Analysis & Synthesis report for Complete_MIPS
Fri Mar 08 12:53:12 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |Complete_MIPS|MIPS:CPU|OpSave
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Memory:MEM|altsyncram:RAM1_rtl_0|altsyncram_5hs1:auto_generated
 17. Source assignments for MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0|altsyncram_ojo1:auto_generated
 18. Source assignments for MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1|altsyncram_ojo1:auto_generated
 19. Parameter Settings for User Entity Instance: pll1Mhz:PLL1|pll1Mhz_0002:pll1mhz_inst|altera_pll:altera_pll_i
 20. Parameter Settings for Inferred Entity Instance: Memory:MEM|altsyncram:RAM1_rtl_0
 21. Parameter Settings for Inferred Entity Instance: MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0
 22. Parameter Settings for Inferred Entity Instance: MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1
 23. Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Div1
 24. Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Mod1
 26. Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Mod0
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "pll1Mhz:PLL1"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Mar 08 12:53:12 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Complete_MIPS                               ;
; Top-level Entity Name           ; Complete_MIPS                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 329                                         ;
; Total pins                      ; 57                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 34,816                                      ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C7     ;                    ;
; Top-level entity name                                                           ; Complete_MIPS      ; Complete_MIPS      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Intel FPGA IP Evaluation Mode                                                   ; Disable            ; Enable             ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                     ; Library ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; pll1Mhz/pll1Mhz_0002.v                        ; yes             ; User Verilog HDL File                                 ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/pll1Mhz/pll1Mhz_0002.v                        ;         ;
; pll1Mhz.vhd                                   ; yes             ; User Wizard-Generated File                            ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/pll1Mhz.vhd                                   ;         ;
; ../src/Complete_MIPS.vhd                      ; yes             ; User VHDL File                                        ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd                                   ;         ;
; ../src/Memory.vhd                             ; yes             ; User VHDL File                                        ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Memory.vhd                                          ;         ;
; ../src/MIPS.vhd                               ; yes             ; User VHDL File                                        ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd                                            ;         ;
; ../src/REG.vhd                                ; yes             ; User VHDL File                                        ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/REG.vhd                                             ;         ;
; ../src/HiLo_Register.vhd                      ; yes             ; User VHDL File                                        ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/HiLo_Register.vhd                                   ;         ;
; ../src/Program.vhd                            ; yes             ; User VHDL File                                        ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Program.vhd                                         ;         ;
; ../src/HEX2Seven.vhd                          ; yes             ; User VHDL File                                        ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/HEX2Seven.vhd                                       ;         ;
; altera_pll.v                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                              ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;         ;
; aglobal171.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                            ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;         ;
; altrom.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                ;         ;
; altram.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                              ;         ;
; db/altsyncram_5hs1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/altsyncram_5hs1.tdf                        ;         ;
; db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif ;         ;
; db/altsyncram_ojo1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/altsyncram_ojo1.tdf                        ;         ;
; db/Complete_MIPS.ram0_REG_15692.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/Complete_MIPS.ram0_REG_15692.hdl.mif       ;         ;
; lpm_divide.tdf                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                            ;         ;
; abs_divider.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                                           ;         ;
; sign_div_unsign.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                       ;         ;
; db/lpm_divide_3dm.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/lpm_divide_3dm.tdf                         ;         ;
; db/sign_div_unsign_9nh.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/sign_div_unsign_9nh.tdf                    ;         ;
; db/alt_u_div_o2f.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/alt_u_div_o2f.tdf                          ;         ;
; db/lpm_divide_rqo.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/lpm_divide_rqo.tdf                         ;         ;
; db/abs_divider_4dg.tdf                        ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/abs_divider_4dg.tdf                        ;         ;
; db/lpm_abs_4p9.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/lpm_abs_4p9.tdf                            ;         ;
; db/lpm_divide_65m.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/lpm_divide_65m.tdf                         ;         ;
; db/lpm_divide_85m.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/lpm_divide_85m.tdf                         ;         ;
; db/sign_div_unsign_bnh.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/sign_div_unsign_bnh.tdf                    ;         ;
; db/alt_u_div_s2f.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/alt_u_div_s2f.tdf                          ;         ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 3085  ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 5759  ;
;     -- 7 input functions                    ; 9     ;
;     -- 6 input functions                    ; 389   ;
;     -- 5 input functions                    ; 2386  ;
;     -- 4 input functions                    ; 2003  ;
;     -- <=3 input functions                  ; 972   ;
;                                             ;       ;
; Dedicated logic registers                   ; 329   ;
;                                             ;       ;
; I/O pins                                    ; 57    ;
; Total MLAB memory bits                      ; 0     ;
; Total block memory bits                     ; 34816 ;
;                                             ;       ;
; Total DSP Blocks                            ; 6     ;
;                                             ;       ;
; Total PLLs                                  ; 2     ;
;     -- PLLs                                 ; 2     ;
;                                             ;       ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 425   ;
; Total fan-out                               ; 29141 ;
; Average fan-out                             ; 4.62  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Complete_MIPS                               ; 5759 (83)           ; 329 (0)                   ; 34816             ; 6          ; 57   ; 0            ; |Complete_MIPS                                                                                                          ; Complete_MIPS       ; work         ;
;    |MIPS:CPU|                                ; 5676 (862)          ; 329 (115)                 ; 2048              ; 6          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU                                                                                                 ; MIPS                ; work         ;
;       |HiLo:ResultReg|                       ; 3 (3)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|HiLo:ResultReg                                                                                  ; HiLo                ; work         ;
;       |REG:A1|                               ; 135 (135)           ; 150 (150)                 ; 2048              ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|REG:A1                                                                                          ; REG                 ; work         ;
;          |altsyncram:Regs_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0                                                                    ; altsyncram          ; work         ;
;             |altsyncram_ojo1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0|altsyncram_ojo1:auto_generated                                     ; altsyncram_ojo1     ; work         ;
;          |altsyncram:Regs_rtl_1|             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1                                                                    ; altsyncram          ; work         ;
;             |altsyncram_ojo1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1|altsyncram_ojo1:auto_generated                                     ; altsyncram_ojo1     ; work         ;
;       |lpm_divide:Div0|                      ; 1215 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_rqo:auto_generated|     ; 1215 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated                                                   ; lpm_divide_rqo      ; work         ;
;             |abs_divider_4dg:divider|        ; 1215 (36)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                           ; abs_divider_4dg     ; work         ;
;                |alt_u_div_o2f:divider|       ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider     ; alt_u_div_o2f       ; work         ;
;                |lpm_abs_4p9:my_abs_den|      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den    ; lpm_abs_4p9         ; work         ;
;                |lpm_abs_4p9:my_abs_num|      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Div1|                      ; 1116 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3dm:auto_generated|     ; 1116 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div1|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm      ; work         ;
;             |sign_div_unsign_9nh:divider|    ; 1116 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|       ; 1116 (1116)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;       |lpm_divide:Mod0|                      ; 1224 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|     ; 1224 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod0|lpm_divide_85m:auto_generated                                                   ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider|    ; 1224 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod0|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|       ; 1224 (1224)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod0|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod1|                      ; 1121 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_65m:auto_generated|     ; 1121 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod1|lpm_divide_65m:auto_generated                                                   ; lpm_divide_65m      ; work         ;
;             |sign_div_unsign_9nh:divider|    ; 1121 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_o2f:divider|       ; 1121 (1121)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|MIPS:CPU|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;    |Memory:MEM|                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Complete_MIPS|Memory:MEM                                                                                               ; Memory              ; work         ;
;       |altsyncram:RAM1_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Complete_MIPS|Memory:MEM|altsyncram:RAM1_rtl_0                                                                         ; altsyncram          ; work         ;
;          |altsyncram_5hs1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Complete_MIPS|Memory:MEM|altsyncram:RAM1_rtl_0|altsyncram_5hs1:auto_generated                                          ; altsyncram_5hs1     ; work         ;
;    |pll1Mhz:PLL1|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|pll1Mhz:PLL1                                                                                             ; pll1Mhz             ; work         ;
;       |pll1Mhz_0002:pll1mhz_inst|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|pll1Mhz:PLL1|pll1Mhz_0002:pll1mhz_inst                                                                   ; pll1Mhz_0002        ; work         ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Complete_MIPS|pll1Mhz:PLL1|pll1Mhz_0002:pll1mhz_inst|altera_pll:altera_pll_i                                           ; altera_pll          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; Name                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                           ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0|altsyncram_ojo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/Complete_MIPS.ram0_REG_15692.hdl.mif       ;
; MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1|altsyncram_ojo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/Complete_MIPS.ram0_REG_15692.hdl.mif       ;
; Memory:MEM|altsyncram:RAM1_rtl_0|altsyncram_5hs1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 4           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 6           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 5           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Complete_MIPS|MIPS:CPU|OpSave                                                                                                                                                           ;
+--------------+-------------+-------------+-------------+------------+--------------+-------------+-----------+------------+------------+------------+------------+------------+------------+-------------+
; Name         ; OpSave.mflo ; OpSave.mfhi ; OpSave.divu ; OpSave.div ; OpSave.multu ; OpSave.mult ; OpSave.jr ; OpSave.shl ; OpSave.shr ; OpSave.slt ; OpSave.sub ; OpSave.add ; OpSave.or1 ; OpSave.and1 ;
+--------------+-------------+-------------+-------------+------------+--------------+-------------+-----------+------------+------------+------------+------------+------------+------------+-------------+
; OpSave.and1  ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0           ;
; OpSave.or1   ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1           ;
; OpSave.add   ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1           ;
; OpSave.sub   ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1           ;
; OpSave.slt   ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.shr   ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.shl   ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.jr    ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.mult  ; 0           ; 0           ; 0           ; 0          ; 0            ; 1           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.multu ; 0           ; 0           ; 0           ; 0          ; 1            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.div   ; 0           ; 0           ; 0           ; 1          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.divu  ; 0           ; 0           ; 1           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.mfhi  ; 0           ; 1           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
; OpSave.mflo  ; 1           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1           ;
+--------------+-------------+-------------+-------------+------------+--------------+-------------+-----------+------------+------------+------------+------------+------------+------------+-------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 329   ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 186   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[12]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[11]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[44]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[43]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[14]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[13]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[46]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[45]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[16]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[15]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[48]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[47]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[18]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[17]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[50]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[49]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[20]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[19]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[52]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[51]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[22]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[21]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[54]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[53]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[24]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[23]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[56]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[55]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[26]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[25]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[58]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[57]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[28]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[27]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[60]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[59]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[30]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[29]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[62]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[61]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[32]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[31]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[64]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[63]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[34]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[33]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[66]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[65]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[36]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[35]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[68]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[67]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[38]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[37]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[70]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[69]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[40]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[39]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[72]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[71]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[42]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[41]     ; 2       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[74]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[73]     ; 3       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[12]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[11]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[34]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[33]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[36]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[35]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[73]     ; 97      ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[74]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[38]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[37]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[40]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[39]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[30]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[29]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[32]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[31]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[58]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[57]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[60]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[59]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[54]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[53]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[56]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[55]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[50]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[49]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[52]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[51]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[46]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[45]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[48]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[47]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[14]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[13]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[16]     ; 4       ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[15]     ; 4       ;
; Total number of inverted registers = 128* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                   ;
+---------------------------------+-----------------------+------+
; Register Name                   ; Megafunction          ; Type ;
+---------------------------------+-----------------------+------+
; Memory:MEM|Mem_Data_Read[0..31] ; Memory:MEM|RAM1_rtl_0 ; RAM  ;
+---------------------------------+-----------------------+------+


+--------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                         ;
+---------------------------------------+----------------------------+
; Register Name                         ; RAM Name                   ;
+---------------------------------------+----------------------------+
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[0]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[1]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[2]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[3]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[4]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[5]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[6]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[7]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[8]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[9]  ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[10] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[11] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[12] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[13] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[14] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[15] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[16] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[17] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[18] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[19] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[20] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[21] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[22] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[23] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[24] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[25] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[26] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[27] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[28] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[29] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[30] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[31] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[32] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[33] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[34] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[35] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[36] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[37] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[38] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[39] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[40] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[41] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[42] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[43] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[44] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[45] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[46] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[47] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[48] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[49] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[50] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[51] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[52] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[53] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[54] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[55] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[56] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[57] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[58] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[59] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[60] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[61] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[62] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[63] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[64] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[65] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[66] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[67] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[68] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[69] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[70] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[71] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[72] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[73] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_0_bypass[74] ; MIPS:CPU|REG:A1|Regs_rtl_0 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[0]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[1]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[2]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[3]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[4]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[5]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[6]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[7]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[8]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[9]  ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[10] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[11] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[12] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[13] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[14] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[15] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[16] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[17] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[18] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[19] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[20] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[21] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[22] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[23] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[24] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[25] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[26] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[27] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[28] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[29] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[30] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[31] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[32] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[33] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[34] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[35] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[36] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[37] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[38] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[39] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[40] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[41] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[42] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[43] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[44] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[45] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[46] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[47] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[48] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[49] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[50] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[51] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[52] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[53] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[54] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[55] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[56] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[57] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[58] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[59] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[60] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[61] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[62] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[63] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[64] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[65] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[66] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[67] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[68] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[69] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[70] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[71] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[72] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[73] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
; MIPS:CPU|REG:A1|Regs_rtl_1_bypass[74] ; MIPS:CPU|REG:A1|Regs_rtl_1 ;
+---------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 9:1                ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |Complete_MIPS|MIPS:CPU|PC[31]                 ;
; 9:1                ; 26 bits   ; 156 LEs       ; 52 LEs               ; 104 LEs                ; Yes        ; |Complete_MIPS|MIPS:CPU|PC[4]                  ;
; 12:1               ; 64 bits   ; 512 LEs       ; 128 LEs              ; 384 LEs                ; Yes        ; |Complete_MIPS|MIPS:CPU|HiLo:ResultReg|REG[34] ;
; 19:1               ; 12 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; Yes        ; |Complete_MIPS|MIPS:CPU|ALU_Result_Save[24]    ;
; 19:1               ; 12 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; Yes        ; |Complete_MIPS|MIPS:CPU|ALU_Result_Save[14]    ;
; 22:1               ; 4 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |Complete_MIPS|MIPS:CPU|ALU_Result_Save[31]    ;
; 22:1               ; 3 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |Complete_MIPS|MIPS:CPU|ALU_Result_Save[3]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Complete_MIPS|HEX0                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|ShiftLeft0             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|ShiftLeft0             ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|ShiftRight0            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|ShiftRight0            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|ShiftRight0            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|ShiftLeft0             ;
; 1:1                ; 17 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Complete_MIPS|MIPS:CPU|Add0                   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Complete_MIPS|displayData[7]                  ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Complete_MIPS|displayData[15]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for Memory:MEM|altsyncram:RAM1_rtl_0|altsyncram_5hs1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0|altsyncram_ojo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1|altsyncram_ojo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1Mhz:PLL1|pll1Mhz_0002:pll1mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                        ;
+--------------------------------------+------------------------+---------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                      ;
; fractional_vco_multiplier            ; false                  ; String                                      ;
; pll_type                             ; General                ; String                                      ;
; pll_subtype                          ; General                ; String                                      ;
; number_of_clocks                     ; 2                      ; Signed Integer                              ;
; operation_mode                       ; direct                 ; String                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                              ;
; data_rate                            ; 0                      ; Signed Integer                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                              ;
; output_clock_frequency0              ; 5.000000 MHz           ; String                                      ;
; phase_shift0                         ; 0 ps                   ; String                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency1              ; 1.000000 MHz           ; String                                      ;
; phase_shift1                         ; 0 ps                   ; String                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                      ;
; phase_shift2                         ; 0 ps                   ; String                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                      ;
; phase_shift3                         ; 0 ps                   ; String                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                      ;
; phase_shift4                         ; 0 ps                   ; String                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                      ;
; phase_shift5                         ; 0 ps                   ; String                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                      ;
; phase_shift6                         ; 0 ps                   ; String                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                      ;
; phase_shift7                         ; 0 ps                   ; String                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                      ;
; phase_shift8                         ; 0 ps                   ; String                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                      ;
; phase_shift9                         ; 0 ps                   ; String                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                      ;
; phase_shift10                        ; 0 ps                   ; String                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                      ;
; phase_shift11                        ; 0 ps                   ; String                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                      ;
; phase_shift12                        ; 0 ps                   ; String                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                      ;
; phase_shift13                        ; 0 ps                   ; String                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                      ;
; phase_shift14                        ; 0 ps                   ; String                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                      ;
; phase_shift15                        ; 0 ps                   ; String                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                      ;
; phase_shift16                        ; 0 ps                   ; String                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                      ;
; phase_shift17                        ; 0 ps                   ; String                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                              ;
; clock_name_0                         ;                        ; String                                      ;
; clock_name_1                         ;                        ; String                                      ;
; clock_name_2                         ;                        ; String                                      ;
; clock_name_3                         ;                        ; String                                      ;
; clock_name_4                         ;                        ; String                                      ;
; clock_name_5                         ;                        ; String                                      ;
; clock_name_6                         ;                        ; String                                      ;
; clock_name_7                         ;                        ; String                                      ;
; clock_name_8                         ;                        ; String                                      ;
; clock_name_global_0                  ; false                  ; String                                      ;
; clock_name_global_1                  ; false                  ; String                                      ;
; clock_name_global_2                  ; false                  ; String                                      ;
; clock_name_global_3                  ; false                  ; String                                      ;
; clock_name_global_4                  ; false                  ; String                                      ;
; clock_name_global_5                  ; false                  ; String                                      ;
; clock_name_global_6                  ; false                  ; String                                      ;
; clock_name_global_7                  ; false                  ; String                                      ;
; clock_name_global_8                  ; false                  ; String                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                              ;
; m_cnt_bypass_en                      ; false                  ; String                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                              ;
; n_cnt_bypass_en                      ; false                  ; String                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                              ;
; pll_slf_rst                          ; false                  ; String                                      ;
; pll_bw_sel                           ; low                    ; String                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                      ;
+--------------------------------------+------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memory:MEM|altsyncram:RAM1_rtl_0                   ;
+------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                     ; Value                                         ; Type           ;
+------------------------------------+-----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped        ;
; WIDTH_A                            ; 32                                            ; Untyped        ;
; WIDTHAD_A                          ; 10                                            ; Untyped        ;
; NUMWORDS_A                         ; 1024                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WIDTH_B                            ; 32                                            ; Untyped        ;
; WIDTHAD_B                          ; 10                                            ; Untyped        ;
; NUMWORDS_B                         ; 1024                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; INIT_FILE                          ; db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_5hs1                               ; Untyped        ;
+------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0        ;
+------------------------------------+-----------------------------------------+----------------+
; Parameter Name                     ; Value                                   ; Type           ;
+------------------------------------+-----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped        ;
; WIDTH_A                            ; 32                                      ; Untyped        ;
; WIDTHAD_A                          ; 5                                       ; Untyped        ;
; NUMWORDS_A                         ; 32                                      ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WIDTH_B                            ; 32                                      ; Untyped        ;
; WIDTHAD_B                          ; 5                                       ; Untyped        ;
; NUMWORDS_B                         ; 32                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; INIT_FILE                          ; db/Complete_MIPS.ram0_REG_15692.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ojo1                         ; Untyped        ;
+------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1        ;
+------------------------------------+-----------------------------------------+----------------+
; Parameter Name                     ; Value                                   ; Type           ;
+------------------------------------+-----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped        ;
; WIDTH_A                            ; 32                                      ; Untyped        ;
; WIDTHAD_A                          ; 5                                       ; Untyped        ;
; NUMWORDS_A                         ; 32                                      ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WIDTH_B                            ; 32                                      ; Untyped        ;
; WIDTHAD_B                          ; 5                                       ; Untyped        ;
; NUMWORDS_B                         ; 32                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; INIT_FILE                          ; db/Complete_MIPS.ram0_REG_15692.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ojo1                         ; Untyped        ;
+------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 32             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 32             ; Untyped                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 32             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS:CPU|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                         ;
; LPM_WIDTHD             ; 33             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                  ;
+-------------------------------------------+---------------------------------------+
; Name                                      ; Value                                 ;
+-------------------------------------------+---------------------------------------+
; Number of entity instances                ; 3                                     ;
; Entity Instance                           ; Memory:MEM|altsyncram:RAM1_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 32                                    ;
;     -- NUMWORDS_A                         ; 1024                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 32                                    ;
;     -- NUMWORDS_B                         ; 1024                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ;
; Entity Instance                           ; MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 32                                    ;
;     -- NUMWORDS_A                         ; 32                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 32                                    ;
;     -- NUMWORDS_B                         ; 32                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
; Entity Instance                           ; MIPS:CPU|REG:A1|altsyncram:Regs_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 32                                    ;
;     -- NUMWORDS_A                         ; 32                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 32                                    ;
;     -- NUMWORDS_B                         ; 32                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ;
+-------------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll1Mhz:PLL1"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 329                         ;
;     ENA               ; 136                         ;
;     ENA SCLR          ; 50                          ;
;     SCLR              ; 3                           ;
;     plain             ; 140                         ;
; arriav_lcell_comb     ; 5765                        ;
;     arith             ; 2746                        ;
;         0 data inputs ; 243                         ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 170                         ;
;         3 data inputs ; 81                          ;
;         4 data inputs ; 156                         ;
;         5 data inputs ; 2082                        ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 2984                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 68                          ;
;         2 data inputs ; 157                         ;
;         3 data inputs ; 223                         ;
;         4 data inputs ; 1841                        ;
;         5 data inputs ; 304                         ;
;         6 data inputs ; 389                         ;
;     shared            ; 26                          ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 6                           ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 57                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 103.90                      ;
; Average LUT depth     ; 80.02                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Mar 08 12:52:44 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_CPU -c Complete_MIPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll1mhz/pll1mhz_0002.v
    Info (12023): Found entity 1: pll1Mhz_0002 File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/pll1Mhz/pll1Mhz_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file pll1mhz.vhd
    Info (12022): Found design unit 1: pll1Mhz-rtl File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/pll1Mhz.vhd Line: 20
    Info (12023): Found entity 1: pll1Mhz File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/pll1Mhz.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/complete_mips.vhd
    Info (12022): Found design unit 1: Complete_MIPS-model File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 18
    Info (12023): Found entity 1: Complete_MIPS File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/memory.vhd
    Info (12022): Found design unit 1: Memory-Internal File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Memory.vhd Line: 13
    Info (12023): Found entity 1: Memory File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/mips.vhd
    Info (12022): Found design unit 1: MIPS-structure File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 13
    Info (12023): Found entity 1: MIPS File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/reg.vhd
    Info (12022): Found design unit 1: REG-Behavioral File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/REG.vhd Line: 13
    Info (12023): Found entity 1: REG File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/REG.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/hilo_register.vhd
    Info (12022): Found design unit 1: HiLo-behavioral File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/HiLo_Register.vhd Line: 12
    Info (12023): Found entity 1: HiLo File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/HiLo_Register.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/program.vhd
    Info (12022): Found design unit 1: mips_program File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Program.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file /documents/school/2019 spring/ece_543/labs/03/lab_03/mips_cpu/mips_cpu/src/hex2seven.vhd
    Info (12022): Found design unit 1: HEX2Seven File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/HEX2Seven.vhd Line: 5
    Info (12022): Found design unit 2: HEX2Seven-body File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/HEX2Seven.vhd Line: 9
Info (12127): Elaborating entity "Complete_MIPS" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Complete_MIPS.vhd(51): object "CLK5" assigned a value but never read File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 51
Info (12128): Elaborating entity "pll1Mhz" for hierarchy "pll1Mhz:PLL1" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 53
Info (12128): Elaborating entity "pll1Mhz_0002" for hierarchy "pll1Mhz:PLL1|pll1Mhz_0002:pll1mhz_inst" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/pll1mhz.vhd Line: 33
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll1Mhz:PLL1|pll1Mhz_0002:pll1mhz_inst|altera_pll:altera_pll_i" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/pll1Mhz/pll1Mhz_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll1Mhz:PLL1|pll1Mhz_0002:pll1mhz_inst|altera_pll:altera_pll_i" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/pll1Mhz/pll1Mhz_0002.v Line: 88
Info (12133): Instantiated megafunction "pll1Mhz:PLL1|pll1Mhz_0002:pll1mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/pll1Mhz/pll1Mhz_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "5.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MIPS" for hierarchy "MIPS:CPU" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 56
Warning (10036): Verilog HDL or VHDL warning at MIPS.vhd(35): object "Writing" assigned a value but never read File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 35
Warning (10492): VHDL Process Statement warning at MIPS.vhd(121): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 121
Warning (10492): VHDL Process Statement warning at MIPS.vhd(122): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 122
Warning (10492): VHDL Process Statement warning at MIPS.vhd(123): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 123
Warning (10492): VHDL Process Statement warning at MIPS.vhd(124): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 124
Warning (10492): VHDL Process Statement warning at MIPS.vhd(125): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 125
Warning (10492): VHDL Process Statement warning at MIPS.vhd(126): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 126
Warning (10492): VHDL Process Statement warning at MIPS.vhd(127): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 127
Warning (10492): VHDL Process Statement warning at MIPS.vhd(128): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 128
Warning (10492): VHDL Process Statement warning at MIPS.vhd(129): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 129
Warning (10492): VHDL Process Statement warning at MIPS.vhd(132): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 132
Warning (10492): VHDL Process Statement warning at MIPS.vhd(135): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 135
Warning (10492): VHDL Process Statement warning at MIPS.vhd(136): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 136
Warning (10492): VHDL Process Statement warning at MIPS.vhd(137): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 137
Warning (10492): VHDL Process Statement warning at MIPS.vhd(146): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 146
Warning (10492): VHDL Process Statement warning at MIPS.vhd(148): signal "OpSave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 148
Info (12128): Elaborating entity "REG" for hierarchy "MIPS:CPU|REG:A1" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 66
Info (12128): Elaborating entity "HiLo" for hierarchy "MIPS:CPU|HiLo:ResultReg" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 67
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:MEM" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 57
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CLK File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 41
Warning (276020): Inferred RAM node "MIPS:CPU|REG:A1|Regs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MIPS:CPU|REG:A1|Regs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memory:MEM|RAM1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MIPS:CPU|REG:A1|Regs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Complete_MIPS.ram0_REG_15692.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MIPS:CPU|REG:A1|Regs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Complete_MIPS.ram0_REG_15692.hdl.mif
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS:CPU|Div1" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 133
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS:CPU|Div0" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 130
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS:CPU|Mod1" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 134
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MIPS:CPU|Mod0" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 131
Info (12130): Elaborated megafunction instantiation "Memory:MEM|altsyncram:RAM1_rtl_0"
Info (12133): Instantiated megafunction "Memory:MEM|altsyncram:RAM1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5hs1.tdf
    Info (12023): Found entity 1: altsyncram_5hs1 File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/altsyncram_5hs1.tdf Line: 27
Warning (113018): Width of data items in "Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif" is greater than the memory width. Truncating data items to fit in memory. File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif Line: 10
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (4) in the Memory Initialization File "E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/Complete_MIPS.ram0_Memory_a0c6519c.hdl.mif" -- setting initial value for remaining addresses to 0 File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0"
Info (12133): Instantiated megafunction "MIPS:CPU|REG:A1|altsyncram:Regs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Complete_MIPS.ram0_REG_15692.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ojo1.tdf
    Info (12023): Found entity 1: altsyncram_ojo1 File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/altsyncram_ojo1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|lpm_divide:Div1" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 133
Info (12133): Instantiated megafunction "MIPS:CPU|lpm_divide:Div1" with the following parameter: File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 133
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/lpm_divide_3dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/alt_u_div_o2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|lpm_divide:Div0" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 130
Info (12133): Instantiated megafunction "MIPS:CPU|lpm_divide:Div0" with the following parameter: File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 130
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf
    Info (12023): Found entity 1: lpm_divide_rqo File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/lpm_divide_rqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/lpm_abs_4p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|lpm_divide:Mod1" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 134
Info (12133): Instantiated megafunction "MIPS:CPU|lpm_divide:Mod1" with the following parameter: File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 134
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/lpm_divide_65m.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "MIPS:CPU|lpm_divide:Mod0" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 131
Info (12133): Instantiated megafunction "MIPS:CPU|lpm_divide:Mod0" with the following parameter: File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/MIPS.vhd Line: 131
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "33"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf
    Info (12023): Found entity 1: lpm_divide_85m File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/lpm_divide_85m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/sign_div_unsign_bnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/synthesis/db/alt_u_div_s2f.tdf Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 11
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 11
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance pll1Mhz:PLL1|pll1Mhz_0002:pll1mhz_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[4]" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[5]" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[6]" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[7]" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[8]" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 8
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/Documents/School/2019 Spring/ECE_543/Labs/03/Lab_03/MIPS_CPU/MIPS_CPU/src/Complete_MIPS.vhd Line: 9
Info (21057): Implemented 6039 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 5878 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4948 megabytes
    Info: Processing ended: Fri Mar 08 12:53:12 2019
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:39


