<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf609 › clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/debugfs.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/timer.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>

<span class="cp">#include &lt;asm/clocks.h&gt;</span>

<span class="cp">#define CGU0_CTL_DF (1 &lt;&lt; 0)</span>

<span class="cp">#define CGU0_CTL_MSEL_SHIFT 8</span>
<span class="cp">#define CGU0_CTL_MSEL_MASK (0x7f &lt;&lt; 8)</span>

<span class="cp">#define CGU0_STAT_PLLEN (1 &lt;&lt; 0)</span>
<span class="cp">#define CGU0_STAT_PLLBP (1 &lt;&lt; 1)</span>
<span class="cp">#define CGU0_STAT_PLLLK (1 &lt;&lt; 2)</span>
<span class="cp">#define CGU0_STAT_CLKSALGN (1 &lt;&lt; 3)</span>
<span class="cp">#define CGU0_STAT_CCBF0 (1 &lt;&lt; 4)</span>
<span class="cp">#define CGU0_STAT_CCBF1 (1 &lt;&lt; 5)</span>
<span class="cp">#define CGU0_STAT_SCBF0 (1 &lt;&lt; 6)</span>
<span class="cp">#define CGU0_STAT_SCBF1 (1 &lt;&lt; 7)</span>
<span class="cp">#define CGU0_STAT_DCBF (1 &lt;&lt; 8)</span>
<span class="cp">#define CGU0_STAT_OCBF (1 &lt;&lt; 9)</span>
<span class="cp">#define CGU0_STAT_ADDRERR (1 &lt;&lt; 16)</span>
<span class="cp">#define CGU0_STAT_LWERR (1 &lt;&lt; 17)</span>
<span class="cp">#define CGU0_STAT_DIVERR (1 &lt;&lt; 18)</span>
<span class="cp">#define CGU0_STAT_WDFMSERR (1 &lt;&lt; 19)</span>
<span class="cp">#define CGU0_STAT_WDIVERR (1 &lt;&lt; 20)</span>
<span class="cp">#define CGU0_STAT_PLOCKERR (1 &lt;&lt; 21)</span>

<span class="cp">#define CGU0_DIV_CSEL_SHIFT 0</span>
<span class="cp">#define CGU0_DIV_CSEL_MASK 0x0000001F</span>
<span class="cp">#define CGU0_DIV_S0SEL_SHIFT 5</span>
<span class="cp">#define CGU0_DIV_S0SEL_MASK (0x3 &lt;&lt; CGU0_DIV_S0SEL_SHIFT)</span>
<span class="cp">#define CGU0_DIV_SYSSEL_SHIFT 8</span>
<span class="cp">#define CGU0_DIV_SYSSEL_MASK (0x1f &lt;&lt; CGU0_DIV_SYSSEL_SHIFT)</span>
<span class="cp">#define CGU0_DIV_S1SEL_SHIFT 13</span>
<span class="cp">#define CGU0_DIV_S1SEL_MASK (0x3 &lt;&lt; CGU0_DIV_S1SEL_SHIFT)</span>
<span class="cp">#define CGU0_DIV_DSEL_SHIFT 16</span>
<span class="cp">#define CGU0_DIV_DSEL_MASK (0x1f &lt;&lt; CGU0_DIV_DSEL_SHIFT)</span>
<span class="cp">#define CGU0_DIV_OSEL_SHIFT 22</span>
<span class="cp">#define CGU0_DIV_OSEL_MASK (0x7f &lt;&lt; CGU0_DIV_OSEL_SHIFT)</span>

<span class="cp">#define CLK(_clk, _devname, _conname)                   \</span>
<span class="cp">	{                                               \</span>
<span class="cp">		.clk    = &amp;_clk,                  \</span>
<span class="cp">		.dev_id = _devname,                     \</span>
<span class="cp">		.con_id = _conname,                     \</span>
<span class="cp">	}</span>

<span class="cp">#define NEEDS_INITIALIZATION 0x11</span>

<span class="k">static</span> <span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">clk_list</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_reg_write_mask</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">val</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val2</span><span class="p">;</span>

	<span class="n">val2</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">val2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">val2</span> <span class="o">|=</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_reg_set_bits</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_reg_clear_bits</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">wait_for_pll_align</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">10000</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">i</span><span class="o">--</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">bfin_read32</span><span class="p">(</span><span class="n">CGU0_STAT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CGU0_STAT_CLKSALGN</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bfin_read32</span><span class="p">(</span><span class="n">CGU0_STAT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CGU0_STAT_CLKSALGN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;fail to align clk</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_enable</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">)</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_disable</span><span class="p">);</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">);</span>

<span class="kt">long</span> <span class="nf">clk_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">round_rate</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_round_rate</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">clk_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_set_rate</span><span class="p">);</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">vco_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">pll_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">df</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">msel</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctl</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">CGU0_CTL</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">stat</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">CGU0_STAT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">CGU0_STAT_PLLBP</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">msel</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">&amp;</span> <span class="n">CGU0_CTL_MSEL_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">CGU0_CTL_MSEL_SHIFT</span><span class="p">;</span>
	<span class="n">df</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">&amp;</span>  <span class="n">CGU0_CTL_DF</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">df</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="n">msel</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">pll_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">div</span><span class="p">;</span>
	<span class="n">div</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">/</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="n">div</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">pll_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">msel</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">stat</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">CGU0_STAT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">CGU0_STAT_PLLEN</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">CGU0_STAT_PLLLK</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wait_for_pll_align</span><span class="p">())</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="n">msel</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">/</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">clk_reg_write_mask</span><span class="p">(</span><span class="n">CGU0_CTL</span><span class="p">,</span> <span class="n">msel</span> <span class="o">&lt;&lt;</span> <span class="n">CGU0_CTL_MSEL_SHIFT</span><span class="p">,</span>
		<span class="n">CGU0_CTL_MSEL_MASK</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">cclk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">sys_clk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">drate</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">msel</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">df</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctl</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">CGU0_CTL</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">div</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">CGU0_DIV</span><span class="p">);</span>
	<span class="n">div</span> <span class="o">=</span> <span class="p">(</span><span class="n">div</span> <span class="o">&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">shift</span><span class="p">;</span>
	<span class="n">msel</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">&amp;</span> <span class="n">CGU0_CTL_MSEL_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">CGU0_CTL_MSEL_SHIFT</span><span class="p">;</span>
	<span class="n">df</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">&amp;</span>  <span class="n">CGU0_CTL_DF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;SYS_CLKIN&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">drate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">df</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">drate</span> <span class="o">*=</span>  <span class="n">msel</span><span class="p">;</span>
		<span class="n">drate</span> <span class="o">/=</span> <span class="n">div</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">drate</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">sys_clk_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">max_rate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">drate</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">msel</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">df</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctl</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">CGU0_CTL</span><span class="p">);</span>

	<span class="n">msel</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">&amp;</span> <span class="n">CGU0_CTL_MSEL_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">CGU0_CTL_MSEL_SHIFT</span><span class="p">;</span>
	<span class="n">df</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">&amp;</span>  <span class="n">CGU0_CTL_DF</span><span class="p">);</span>
	<span class="n">max_rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">df</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="n">msel</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;</span> <span class="n">max_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drate</span> <span class="o">=</span> <span class="n">max_rate</span> <span class="o">/</span> <span class="n">i</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;=</span> <span class="n">drate</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">drate</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">sys_clk_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">div</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">CGU0_DIV</span><span class="p">);</span>
	<span class="n">div</span> <span class="o">=</span> <span class="p">(</span><span class="n">div</span> <span class="o">&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">shift</span><span class="p">;</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="o">*</span> <span class="n">div</span><span class="p">)</span> <span class="o">/</span> <span class="n">rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wait_for_pll_align</span><span class="p">())</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="n">clk_reg_write_mask</span><span class="p">(</span><span class="n">CGU0_DIV</span><span class="p">,</span> <span class="n">div</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">shift</span><span class="p">,</span>
			<span class="n">clk</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">vco_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">vco_get_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">pll_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">pll_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">pll_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">cclk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">cclk_get_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">sys_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">sys_clk_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">sys_clk_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span> <span class="o">=</span> <span class="n">sys_clk_round_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sys_clkin</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;SYS_CLKIN&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="n">CONFIG_CLKIN_HZ</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>        <span class="o">=</span> <span class="o">&amp;</span><span class="n">vco_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;PLLCLK&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">500000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>     <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">NEEDS_INITIALIZATION</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">cclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;CCLK&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">500000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span>       <span class="o">=</span> <span class="n">CGU0_DIV_CSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shift</span>      <span class="o">=</span> <span class="n">CGU0_DIV_CSEL_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>     <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">NEEDS_INITIALIZATION</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">cclk0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;CCLK0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>     <span class="o">=</span> <span class="o">&amp;</span><span class="n">cclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">cclk_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">cclk1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;CCLK1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>     <span class="o">=</span> <span class="o">&amp;</span><span class="n">cclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">cclk_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sysclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;SYSCLK&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">500000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span>       <span class="o">=</span> <span class="n">CGU0_DIV_SYSSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shift</span>      <span class="o">=</span> <span class="n">CGU0_DIV_SYSSEL_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>     <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">NEEDS_INITIALIZATION</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sclk0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;SCLK0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">500000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span>       <span class="o">=</span> <span class="n">CGU0_DIV_S0SEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shift</span>      <span class="o">=</span> <span class="n">CGU0_DIV_S0SEL_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>     <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clk_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sclk1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;SCLK1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">500000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span>       <span class="o">=</span> <span class="n">CGU0_DIV_S1SEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shift</span>      <span class="o">=</span> <span class="n">CGU0_DIV_S1SEL_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>     <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clk_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;DCLK&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">500000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span>       <span class="o">=</span> <span class="n">CGU0_DIV_DSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shift</span>       <span class="o">=</span> <span class="n">CGU0_DIV_DSEL_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>     <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clk_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">oclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;OCLK&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">500000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span>       <span class="o">=</span> <span class="n">CGU0_DIV_OSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shift</span>      <span class="o">=</span> <span class="n">CGU0_DIV_OSEL_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>     <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">bf609_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">sys_clkin</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;SYS_CLKIN&quot;</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">pll_clk</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;PLLCLK&quot;</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">cclk</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;CCLK&quot;</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">cclk0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;CCLK0&quot;</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">cclk1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;CCLK1&quot;</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">sysclk</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;SYSCLK&quot;</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">sclk0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;SCLK0&quot;</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">sclk1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;SCLK1&quot;</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">dclk</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;DCLK&quot;</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="n">oclk</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;OCLK&quot;</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkp</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bf609_clks</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clkp</span> <span class="o">=</span> <span class="n">bf609_clks</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">clk</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clkp</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">NEEDS_INITIALIZATION</span><span class="p">)</span>
			<span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clkp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">bf609_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bf609_clks</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
