/-
Copyright (c) 2026 Pierre Senellart. All rights reserved.
Released under Apache 2.0 license as described in the file LICENSE.
Authors: Pierre Senellart
-/
import DescriptiveComplexity.Problems.Wide.DrawBack
import DescriptiveComplexity.Problems.Wide.DrawVar
import DescriptiveComplexity.Problems.Wide.DrawRunElem

/-!
# One variable's machinery: the run

The run theorem of `DescriptiveComplexity.Draw.Data.varRule` – the spine of
the per-variable evaluation. The two abstract machineries stay abstract: the
gates' run and the matrix's runs enter as *hypotheses*, one per VAL-loop
round, and this file contributes exactly the spine – the entry dispatch, the
VAL clear (`DescriptiveComplexity.Draw.ClearKit`), the rounds of matrix pass,
exhaustion test (`DescriptiveComplexity.Draw.TestKit`) and block-indexed
increment (`DescriptiveComplexity.Draw.IncrKit`) with the fold updates riding
in the dispatches, and the arrival at the exit checkpoint once VAL is
exhausted.

The background conditions every kit reads are bundled once
(`DescriptiveComplexity.Draw.Data.VarBg`); the VAL register's contents over
the rounds are an abstract family `mV` over an abstract enumeration, exactly
as in the element loop's run.

**What indexes the file is a parameter** (`DescriptiveComplexity.Draw.LaidFile`),
because everything the loop carries is a *set of registers* – the VAL register's
contents, a level's block value, the exhaustion pattern – and never an address of
the working area. So a clocked program, whose file has far fewer registers than
the universe has elements, runs this loop unchanged.

**The run comes with its cost** (`var_reachesIn`): the gates' width, the VAL
clear, one matrix pass, and then per round the test, the increment, the pass and
three dispatches – the loop's own count once per element of the enumeration.
`var_run` and `var_run_fail` are the same runs with the budget forgotten: the
widths are read off the caller's own runs
(`DescriptiveComplexity.TMData.exists_reachesIn_of_reflTransGen`) and the
sweeps' off `wideRank_lt_card`, so a space-bounded caller counts nothing.
-/

namespace DescriptiveComplexity

namespace Draw

open FirstOrder

open Language Structure

namespace Data

variable {L : Language.{0, 0}} (dt : Data L)
variable {A R P Q PG PX SG SX : Type}
variable [Fintype Q] [Fintype dt.SlotIx]
variable [LinearOrder A] [LinearOrder R] [LinearOrder P]
variable [Language.wide.Structure (Univ A R P dt.KIx dt.dd)]
variable [Finite A] [Finite R] [Finite P]
variable {ShG : SG → Type} {ShX : SX → Type}
variable {PR : Prog A R P Q dt.SlotIx dt.KIx dt.dd}
variable {I : Type} [Finite I]
variable (RF : LaidFile dt A R P I)

/-- **The background conditions of the VAL loop's kits**, bundled: the
working-cell marker sits at `v`, the register file's marks are in place, and
the VAL slot backs the given track. -/
def VarBg (zero one : A) (v : Univ A R P dt.KIx dt.dd → Prop)
    (gtop : I)
    (rest : (Univ A R P dt.KIx dt.dd → Prop) → dt.SlotIx → A)
    (mval : I → Prop) : Prop :=
  (∀ r, rest r Slot.wk = bitVal zero one (r = v)) ∧
  (∀ r, rest r Slot.reg =
    bitVal zero one (∃ u : I, r = RF.cell u)) ∧
  (∀ r, rest r Slot.regLast = bitVal zero one (r = RF.cell gtop)) ∧
  (∀ (u : I) (b : Option (Fin dt.ko ⊕ Fin dt.ki)),
    rest (RF.cell u) (Slot.blk b) = bitVal zero one (RF.blk u = b)) ∧
  (∀ r, rest r Slot.val = bitVal zero one (bitAtOf RF.cell mval r))

/-- **The exhaustion condition of a VAL-loop round**: the register's bit at
an element is set exactly when the element lies in an inner block – the
“VAL = Kin-top” pattern the exhaustion test decides. -/
def InnerFull {I : Type} (blkOf : I → Option dt.KIx) (mv : I → Prop) (u : I) : Prop :=
  mv u ↔ ∃ j : Fin dt.ki, blkOf u = some (Sum.inr j)

section VarRun

variable {emb : VarPh dt.CarryB PG PX → P}
variable {ruleG : ∀ s : SG, ShG s → Rule A Q dt.SlotIx P}
variable {ruleX : ∀ s : SX, ShX s → Rule A Q dt.SlotIx P}
variable {pgEntry pxEntry exitPh : P}
variable {newSlot : dt.SlotIx} {gateFlag : Q}
variable {accBit : (Q → A) → Prop}
variable {enterSt initSt postFold : (Q → A) → (dt.SlotIx → A) → Q → A}
variable {storeCarry : dt.CarryB → (Q → A) → (dt.SlotIx → A) → Q → A}
variable {rEmb : ∀ i : VarSite SG SX, VarSh SG SX ShG ShX dt.CarryB i → R}
variable (hrules : ∀ (i : VarSite SG SX) (ρ : VarSh SG SX ShG ShX dt.CarryB i),
  PR.rules (rEmb i ρ) = dt.varRule PR.zero PR.one emb ruleG ruleX pgEntry
    pxEntry exitPh newSlot gateFlag accBit enterSt initSt postFold
    storeCarry i ρ)

omit [LinearOrder A] [LinearOrder R] [LinearOrder P]
  [Language.wide.Structure (Univ A R P dt.KIx dt.dd)]
  [Finite A] [Finite R] [Finite P] in
include hrules in
/-- A rule of the machinery with a true guard is a `HasRight` witness. -/
private theorem hasRight_of_rule {i : VarSite SG SX}
    {ρ : VarSh SG SX ShG ShX dt.CarryB i}
    {f f' : Q → A} {g g' : dt.SlotIx → A} {p p' : P}
    (hg : (dt.varRule PR.zero PR.one emb ruleG ruleX pgEntry pxEntry exitPh
      newSlot gateFlag accBit enterSt initSt postFold storeCarry i ρ).guard f g)
    (hp : (dt.varRule PR.zero PR.one emb ruleG ruleX pgEntry pxEntry exitPh
      newSlot gateFlag accBit enterSt initSt postFold storeCarry i ρ).srcPh = p)
    (hp' : (dt.varRule PR.zero PR.one emb ruleG ruleX pgEntry pxEntry exitPh
      newSlot gateFlag accBit enterSt initSt postFold storeCarry i ρ).dstPh = p')
    (hf' : (dt.varRule PR.zero PR.one emb ruleG ruleX pgEntry pxEntry exitPh
      newSlot gateFlag accBit enterSt initSt postFold storeCarry i ρ).dstSt f g
        = f')
    (hg' : (dt.varRule PR.zero PR.one emb ruleG ruleX pgEntry pxEntry exitPh
      newSlot gateFlag accBit enterSt initSt postFold storeCarry i ρ).wr f g
        = g')
    (hmr : (dt.varRule PR.zero PR.one emb ruleG ruleX pgEntry pxEntry exitPh
      newSlot gateFlag accBit enterSt initSt postFold storeCarry i ρ).moveRight) :
    PR.HasRight p f g p' f' g' :=
  ⟨rEmb i ρ, by rw [hrules]; exact hg, by rw [hrules, hp], by rw [hrules, hp'],
    by rw [hrules, hf'], by rw [hrules, hg'], by rw [hrules]; exact hmr⟩

omit [LinearOrder A] [LinearOrder R] [LinearOrder P]
  [Language.wide.Structure (Univ A R P dt.KIx dt.dd)]
  [Finite A] [Finite R] [Finite P] in
include hrules in
/-- A rule of the machinery with a true guard is a `HasLeft` witness. -/
private theorem hasLeft_of_rule {i : VarSite SG SX}
    {ρ : VarSh SG SX ShG ShX dt.CarryB i}
    {f f' : Q → A} {g g' : dt.SlotIx → A} {p p' : P}
    (hg : (dt.varRule PR.zero PR.one emb ruleG ruleX pgEntry pxEntry exitPh
      newSlot gateFlag accBit enterSt initSt postFold storeCarry i ρ).guard f g)
    (hp : (dt.varRule PR.zero PR.one emb ruleG ruleX pgEntry pxEntry exitPh
      newSlot gateFlag accBit enterSt initSt postFold storeCarry i ρ).srcPh = p)
    (hp' : (dt.varRule PR.zero PR.one emb ruleG ruleX pgEntry pxEntry exitPh
      newSlot gateFlag accBit enterSt initSt postFold storeCarry i ρ).dstPh = p')
    (hf' : (dt.varRule PR.zero PR.one emb ruleG ruleX pgEntry pxEntry exitPh
      newSlot gateFlag accBit enterSt initSt postFold storeCarry i ρ).dstSt f g
        = f')
    (hg' : (dt.varRule PR.zero PR.one emb ruleG ruleX pgEntry pxEntry exitPh
      newSlot gateFlag accBit enterSt initSt postFold storeCarry i ρ).wr f g
        = g')
    (hml : ¬(dt.varRule PR.zero PR.one emb ruleG ruleX pgEntry pxEntry exitPh
      newSlot gateFlag accBit enterSt initSt postFold storeCarry i ρ).moveRight) :
    PR.HasLeft p f g p' f' g' :=
  ⟨rEmb i ρ, by rw [hrules]; exact hg, by rw [hrules, hp], by rw [hrules, hp'],
    by rw [hrules, hf'], by rw [hrules, hg'],
    fun hc => hml (by rw [hrules] at hc; exact hc)⟩

variable (hR : PR.table.Reads)
variable (hlin : IsLinOrd (WMLe (A := Univ A R P dt.KIx dt.dd)))
variable (hix : IsLinOrd RF.le)
variable {gtop gbot : I}
variable (htop : ∀ y, RF.le y gtop) (hbot : ∀ y, RF.le gbot y)
-- The program's working area lies below its file. Which addresses count as
-- working ones is the caller's to say – at the elementwise file it is «misses
-- the least element» (`wmSetLt_wmSeg_of_not_bot`), at a program's own file
-- whatever the layout puts below the registers – so the predicate is a
-- parameter and the one thing asked of it is that its addresses lie below
-- every register.
variable {WorkAddr : (Univ A R P dt.KIx dt.dd → Prop) → Prop}
variable (hwork : ∀ {r : Univ A R P dt.KIx dt.dd → Prop},
  WorkAddr r → ∀ u, WMSetLt WMLe r (RF.cell u))
variable {v v' : Univ A R P dt.KIx dt.dd → Prop}
variable (hv : WMSetLt WMLe v (RF.cell gbot)) (hvi : WMIncr WMLe v v')
variable {rest : (Univ A R P dt.KIx dt.dd → Prop) → dt.SlotIx → A}
variable {mval : I → Prop}
variable (hbg : dt.VarBg RF PR.zero PR.one v gtop rest mval)
variable {f₀ fG : Q → A}
-- The widths a caller supplies: the gates' own run, one matrix pass, one
-- sweep of the file, and the gap between consecutive registers.
variable (wG wM wS w : ℕ)
variable (hgap : ∀ u u' : I, IxSucc RF.le u u' →
  wideRank (RF.cell u') - wideRank (RF.cell u) ≤ w)
variable (hGates : (wideData (Univ A R P dt.KIx dt.dd)).ReachesIn wG
  ⟨Sum.inr (PR.stElt pgEntry (enterSt f₀ (rest v))), Sum.inl v',
    wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩
  ⟨Sum.inr (PR.stElt (emb .vchk1) fG), Sum.inl v,
    wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩)

include hrules hR hlin hix hbot hwork hv hvi hbg hGates in
omit hwork [Finite I] in
/-- **The machinery, entered**: from the entry checkpoint at the marker,
through the gates, to the verdict checkpoint. -/
theorem var_reachesIn_gates :
    (wideData (Univ A R P dt.KIx dt.dd)).ReachesIn (1 + wG)
      ⟨Sum.inr (PR.stElt (emb .vchk0) f₀), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt (emb .vchk1) fG), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩ := by
  have hvnr := not_reg_of_lt_bot RF.toIxFile hlin hix hbot hv
  have hne_wk_val : (Slot.wk : dt.SlotIx) ≠ Slot.val := fun h => nomatch h
  have hne_reg_val : (Slot.reg : dt.SlotIx) ≠ Slot.val := fun h => nomatch h
  obtain ⟨hwkS, hrg, -, -, hval⟩ := hbg
  have hentry : (wideData (Univ A R P dt.KIx dt.dd)).Step
      ⟨Sum.inr (PR.stElt (emb .vchk0) f₀), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt pgEntry (enterSt f₀ (rest v))), Sum.inl v',
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩ := by
    refine Prog.step_move hR hlin hvi (fun _ _ => rfl) ?_
    refine hasRight_of_rule dt hrules (i := .vchk0) (ρ := .dspA) ?_ rfl rfl
      ?_ rfl trivial
    · constructor
      · rw [Prog.passTracks_of_ne hne_wk_val, hwkS]
        exact bitVal_pos rfl
      · rw [Prog.passTracks_of_ne hne_reg_val, hrg,
          bitVal_neg (fun hc => hvnr hc.choose hc.choose_spec)]
        exact PR.zero_ne_one
    · change enterSt f₀ (PR.passTracksAt RF.cell Slot.val rest mval v) =
        enterSt f₀ (rest v)
      rw [passTracks_of_back RF.toIxFile hval v]
  exact (TMData.reachesIn_of_step hentry).trans hGates

variable (hflag : fG gateFlag = PR.one)
variable {restC : (Univ A R P dt.KIx dt.dd → Prop) → dt.SlotIx → A}
variable (hbgC : dt.VarBg RF PR.zero PR.one v gtop restC (fun _ => False))
variable (hCoff : ∀ r s, s ≠ Slot.val → restC r s = rest r s)
variable {ιV : Type} [LinearOrder ιV] [Finite ιV] {a₀ aT : ιV}
variable (hbotV : ∀ a, a₀ ≤ a) (htopV : ∀ a, a ≤ aT)
variable {mV : ιV → I → Prop}
variable (hmV0 : mV a₀ = fun _ => False)
variable {restM restO : ιV → (Univ A R P dt.KIx dt.dd → Prop) → dt.SlotIx → A}
variable (hbgM : ∀ a, dt.VarBg RF PR.zero PR.one v gtop (restM a) (mV a))
variable (hbgO : ∀ a, dt.VarBg RF PR.zero PR.one v gtop (restO a) (mV a))
variable (hM0 : restM a₀ = restC)
variable {fM fX : ιV → Q → A}
variable (hfM0 : fM a₀ = initSt fG (restC v))
variable (hMatrix : ∀ a : ιV,
  (wideData (Univ A R P dt.KIx dt.dd)).ReachesIn wM
    ⟨Sum.inr (PR.stElt pxEntry (fM a)), Sum.inl v',
      wideTape (PR.trackTapeAt RF.cell Slot.val (restM a) (mV a)) (PR.syElt PR.blank)⟩
    ⟨Sum.inr (PR.stElt (emb .mchk1) (fX a)), Sum.inl v,
      wideTape (PR.trackTapeAt RF.cell Slot.val (restO a) (mV a)) (PR.syElt PR.blank)⟩)
variable (hIncr : ∀ a a' : ιV, a < a' → (∀ b, ¬(a < b ∧ b < a')) →
  WMIncr RF.le (mV a) (mV a'))
variable (hOMagree : ∀ a a' : ιV, a < a' → (∀ b, ¬(a < b ∧ b < a')) →
  ∀ r s, s ≠ Slot.val → restM a' r s = restO a r s)
variable (hStore : ∀ a a' : ιV, a < a' → (∀ b, ¬(a < b ∧ b < a')) →
  ∀ u₀ : I, ¬mV a u₀ →
    (∀ w, WMLt RF.le u₀ w → mV a w) →
    storeCarry (RF.blk u₀) (postFold (fX a) (restO a v)) (restO a v) = fM a')
variable (hTestT : ∀ u, dt.InnerFull RF.blk (mV aT) u)
variable (hTestF : ∀ a, a < aT → ∃ u, ¬dt.InnerFull RF.blk (mV a) u)

omit hbgM in
include hrules hR hlin hix htop hbot hv hvi hbg hGates hflag hbgC hCoff hbotV htopV
  hmV0 hbgO hM0 hfM0 hMatrix hIncr hOMagree hStore hTestT hTestF hgap in
/-- **One variable's machinery runs**: from the entry checkpoint at the
marker, through the gates, the VAL clear and the rounds of matrix pass, test
and increment, to the exit checkpoint – VAL exhausted, the verdict spelled by
the accumulators the dispatches folded. -/
theorem var_reachesIn (hS : wideRank (RF.cell gtop) + 2 +
      ((ixRank RF.le gtop - ixRank RF.le gbot) * w + 1) +
      wideRank (RF.cell gbot) ≤ wS) :
    (wideData (Univ A R P dt.KIx dt.dd)).ReachesIn
      (wG + wM + 3 * wS + 6 + (2 * wS + wM + 3) * Nat.card ιV)
      ⟨Sum.inr (PR.stElt (emb .vchk0) f₀), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt (emb .vchk2) (postFold (fX aT) (restO aT v))),
        Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val (restO aT) (mV aT))
          (PR.syElt PR.blank)⟩ := by
  classical
  have hvnr := not_reg_of_lt_bot RF.toIxFile hlin hix hbot hv
  have hvv' : v ≠ v' := ne_of_wmIncr hvi
  have hzo := PR.zero_ne_one
  have hne_wk_val : (Slot.wk : dt.SlotIx) ≠ Slot.val := fun h => nomatch h
  have hne_reg_val : (Slot.reg : dt.SlotIx) ≠ Slot.val := fun h => nomatch h
  have hne_blk_val : ∀ b, (Slot.blk b : dt.SlotIx) ≠ Slot.val :=
    fun _ h => nomatch h
  -- marker-side guard facts, for an arbitrary VAL-backed background
  have hgwk : ∀ (rst : (Univ A R P dt.KIx dt.dd → Prop) → dt.SlotIx → A)
      (mv mw : I → Prop),
      dt.VarBg RF PR.zero PR.one v gtop rst mv →
      PR.passTracksAt RF.cell Slot.val rst mw v Slot.wk = PR.one := by
    intro rst mv mw hb
    rw [Prog.passTracks_of_ne hne_wk_val, hb.1]
    exact bitVal_pos rfl
  have hgrg : ∀ (rst : (Univ A R P dt.KIx dt.dd → Prop) → dt.SlotIx → A)
      (mv mw : I → Prop),
      dt.VarBg RF PR.zero PR.one v gtop rst mv →
      PR.passTracksAt RF.cell Slot.val rst mw v Slot.reg ≠ PR.one := by
    intro rst mv mw hb
    rw [Prog.passTracks_of_ne hne_reg_val, hb.2.1,
      bitVal_neg (fun hc => hvnr hc.choose hc.choose_spec)]
    exact hzo
  -- the marker symbol under any VAL-walked presentation is the background's
  have hsym : ∀ (rst : (Univ A R P dt.KIx dt.dd → Prop) → dt.SlotIx → A)
      (mv mw : I → Prop),
      dt.VarBg RF PR.zero PR.one v gtop rst mv →
      PR.passTracksAt RF.cell Slot.val rst mw v = rst v := by
    intro rst mv mw hb
    funext s
    by_cases hs : s = Slot.val
    · rw [hs]
      change (if (Slot.val : dt.SlotIx) = Slot.val
        then bitVal PR.zero PR.one (bitAtOf RF.cell mw v) else rst v Slot.val) =
        rst v Slot.val
      rw [ite_eq_left rfl,
        bitVal_neg (fun hc => hvnr hc.choose hc.choose_spec.1), hb.2.2.2.2,
        bitVal_neg (fun hc => hvnr hc.choose hc.choose_spec.1)]
    · exact Prog.passTracks_of_ne hs mw v
  -- entry through the gates
  have hopen := dt.var_reachesIn_gates RF hrules hR hlin hix hbot hv hvi
    ⟨hbg.1, hbg.2.1, hbg.2.2.1, hbg.2.2.2.1, hbg.2.2.2.2⟩ wG hGates
  -- the dispatch into the VAL clear
  have hdspC : (wideData (Univ A R P dt.KIx dt.dd)).Step
      ⟨Sum.inr (PR.stElt (emb .vchk1) fG), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt (emb (.clearValP .up)) fG), Sum.inl v',
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩ := by
    refine Prog.step_move hR hlin hvi (fun _ _ => rfl) ?_
    exact hasRight_of_rule dt hrules (i := .vchk1) (ρ := .dspA)
      ⟨⟨hgwk rest mval mval hbg, hgrg rest mval mval hbg⟩, hflag⟩
      rfl rfl rfl rfl trivial
  -- the VAL clear
  have hclear := ClearKit.reachesIn
    (F := RF.toIxFile)
      (hsle := RF.toIxFile.le_cell_top_of_le hix hbot
        (wmSetLe_of_wmIncr_of_lt hlin hvi hv))
    (κ := ClearKit.mk (A := A) (Q := Q) Slot.val Slot.reg Slot.regLast Slot.wk
      (fun t => emb (.clearValP t)))
    (fun ρ => hrules .clearVal (Sum.inl ρ)) hR hlin hix
    (fun h => nomatch h) (fun h => nomatch h) (fun h => nomatch h)
    htop hbot hv hbg.2.1 hbg.2.2.1 hbg.1 (fc := fG) (s := v') (m := mval) hgap
  -- hand the cleared track to the cleared background
  have hclearedT : PR.trackTapeAt RF.cell Slot.val rest (fun _ => False) =
      PR.trackTapeAt RF.cell Slot.val restC (fun _ => False) := by
    refine funext fun r => ?_
    change PR.syElt (fun s => if s = Slot.val
        then bitVal PR.zero PR.one (bitAtOf RF.cell (fun _ => False) r) else rest r s) =
      PR.syElt (fun s => if s = Slot.val
        then bitVal PR.zero PR.one (bitAtOf RF.cell (fun _ => False) r) else restC r s)
    refine congrArg _ (funext fun s => ?_)
    by_cases hs : s = Slot.val
    · rw [ite_eq_left hs, ite_eq_left hs]
    · rw [ite_eq_right hs, ite_eq_right hs]
      exact (hCoff r s hs).symm
  -- the dispatch into the first matrix pass
  have hdspM : (wideData (Univ A R P dt.KIx dt.dd)).Step
      ⟨Sum.inr (PR.stElt (emb (.clearValP .run)) fG), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val restC (fun _ => False))
          (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt pxEntry (fM a₀)), Sum.inl v',
        wideTape (PR.trackTapeAt RF.cell Slot.val restC (fun _ => False))
          (PR.syElt PR.blank)⟩ := by
    refine Prog.step_move hR hlin hvi (fun _ _ => rfl) ?_
    refine hasRight_of_rule dt hrules (i := .clearVal) (ρ := Sum.inr ())
      ⟨hgwk restC _ _ hbgC, hgrg restC _ _ hbgC⟩ rfl rfl ?_ rfl trivial
    change initSt fG (PR.passTracksAt RF.cell Slot.val restC (fun _ => False) v) = fM a₀
    rw [hsym restC _ _ hbgC, hfM0]
  -- the tape at the first matrix entry
  have hMT0 : PR.trackTapeAt RF.cell Slot.val restC (fun _ => False) =
      PR.trackTapeAt RF.cell Slot.val (restM a₀) (mV a₀) := by
    rw [hM0, hmV0]
  -- one full round from the post-matrix checkpoint to the next
  have hstepRound : ∀ a a' : ιV, a < a' → (∀ b, ¬(a < b ∧ b < a')) →
      (wideData (Univ A R P dt.KIx dt.dd)).ReachesIn (2 * wS + wM + 3)
        ⟨Sum.inr (PR.stElt (emb .mchk1) (fX a)), Sum.inl v,
          wideTape (PR.trackTapeAt RF.cell Slot.val (restO a) (mV a))
            (PR.syElt PR.blank)⟩
        ⟨Sum.inr (PR.stElt (emb .mchk1) (fX a')), Sum.inl v,
          wideTape (PR.trackTapeAt RF.cell Slot.val (restO a') (mV a'))
            (PR.syElt PR.blank)⟩ := by
    intro a a' hlt hnb
    -- the post-fold dispatch into the exhaustion test
    have hdspT : (wideData (Univ A R P dt.KIx dt.dd)).Step
        ⟨Sum.inr (PR.stElt (emb .mchk1) (fX a)), Sum.inl v,
          wideTape (PR.trackTapeAt RF.cell Slot.val (restO a) (mV a))
            (PR.syElt PR.blank)⟩
        ⟨Sum.inr (PR.stElt (emb (.valTestP .up))
            (postFold (fX a) (restO a v))), Sum.inl v',
          wideTape (PR.trackTapeAt RF.cell Slot.val (restO a) (mV a))
            (PR.syElt PR.blank)⟩ := by
      refine Prog.step_move hR hlin hvi (fun _ _ => rfl) ?_
      refine hasRight_of_rule dt hrules (i := .mchk1) (ρ := .dspA)
        ⟨hgwk (restO a) _ _ (hbgO a), hgrg (restO a) _ _ (hbgO a)⟩
        rfl rfl ?_ rfl trivial
      change postFold (fX a) (PR.passTracksAt RF.cell Slot.val (restO a) (mV a) v) =
        postFold (fX a) (restO a v)
      rw [hsym (restO a) _ _ (hbgO a)]
    -- the failing exhaustion test
    have hcompat : ∀ u : I,
        ((PR.passTracksAt RF.cell Slot.val (restO a) (mV a) (RF.cell u)) Slot.val = PR.one ↔
          ∃ j : Fin dt.ki, (PR.passTracksAt RF.cell Slot.val (restO a) (mV a) (RF.cell u))
            (Slot.blk (some (Sum.inr j))) = PR.one) ↔
          dt.InnerFull RF.blk (mV a) u := by
      intro u
      rw [Prog.passTracks_cell_apply RF.toIxFile hix]
      refine iff_congr (bitVal_iff hzo) (exists_congr fun j => ?_) |>.trans
        Iff.rfl
      rw [Prog.passTracks_of_ne (hne_blk_val _), (hbgO a).2.2.2.1 u]
      exact bitVal_iff hzo
    obtain ⟨u, hu⟩ := hTestF a (lt_of_lt_of_le hlt (htopV a'))
    have htest := TestKit.reachesIn_neg
      (F := RF.toIxFile)
      (hsle := RF.toIxFile.le_cell_top_of_le hix hbot
        (wmSetLe_of_wmIncr_of_lt hlin hvi hv))
      (κ := TestKit.mk (A := A) (Q := Q) Slot.val Slot.reg Slot.regLast Slot.wk
        (fun g => (g Slot.val = PR.one ↔
          ∃ j : Fin dt.ki, g (.blk (some (Sum.inr j))) = PR.one))
        (fun t => emb (.valTestP t)))
      (fun ρ => hrules .valTest (Sum.inl ρ)) hR hlin hix
      (fun h => nomatch h) (fun h => nomatch h) (fun h => nomatch h)
      htop hbot hv (hbgO a).2.1 (hbgO a).2.2.1 (hbgO a).1
      (Test := dt.InnerFull RF.blk (mV a)) hcompat
      (fc := postFold (fX a) (restO a v)) (s := v') hgap hu
    -- the dispatch into the increment
    have hdspI : (wideData (Univ A R P dt.KIx dt.dd)).Step
        ⟨Sum.inr (PR.stElt (emb (.valTestP .tn))
            (postFold (fX a) (restO a v))), Sum.inl v,
          wideTape (PR.trackTapeAt RF.cell Slot.val (restO a) (mV a))
            (PR.syElt PR.blank)⟩
        ⟨Sum.inr (PR.stElt (emb (.valIncrP .up))
            (postFold (fX a) (restO a v))), Sum.inl v',
          wideTape (PR.trackTapeAt RF.cell Slot.val (restO a) (mV a))
            (PR.syElt PR.blank)⟩ := by
      refine Prog.step_move hR hlin hvi (fun _ _ => rfl) ?_
      exact hasRight_of_rule dt hrules (i := .valTest) (ρ := Sum.inr false)
        ⟨hgwk (restO a) _ _ (hbgO a), hgrg (restO a) _ _ (hbgO a)⟩
        rfl rfl rfl rfl trivial
    -- the increment
    obtain ⟨u₀, hu₀, hincr⟩ := IncrKit.reachesIn
      (F := RF.toIxFile)
      (hsle := RF.toIxFile.le_cell_top_of_le hix hbot
        (wmSetLe_of_wmIncr_of_lt hlin hvi hv))
      (κ := IncrKit.mk (A := A) (Q := Q) (B := dt.CarryB) Slot.val Slot.reg
        Slot.regLast Slot.wk (fun b => Slot.blk b) (fun t => emb (.valIncrP t)))
      (fun ρ => hrules .valIncr (Sum.inl ρ)) hR hlin hix
      (fun h => nomatch h) (fun h => nomatch h) (fun h => nomatch h)
      (fun b h => nomatch h) htop hbot hv (hbgO a).2.1 (hbgO a).2.2.1
      (hbgO a).1 (blkOf := RF.blk)
      (fun u b => (hbgO a).2.2.2.1 u b)
      (fc := postFold (fX a) (restO a v)) (s := v') hgap
      (hIncr a a' hlt hnb)
    -- the store dispatch back into the matrix
    have hdspS : (wideData (Univ A R P dt.KIx dt.dd)).Step
        ⟨Sum.inr (PR.stElt (emb (.valIncrP (.pd (RF.blk u₀))))
            (postFold (fX a) (restO a v))), Sum.inl v,
          wideTape (PR.trackTapeAt RF.cell Slot.val (restO a) (mV a'))
            (PR.syElt PR.blank)⟩
        ⟨Sum.inr (PR.stElt pxEntry (fM a')), Sum.inl v',
          wideTape (PR.trackTapeAt RF.cell Slot.val (restO a) (mV a'))
            (PR.syElt PR.blank)⟩ := by
      refine Prog.step_move hR hlin hvi (fun _ _ => rfl) ?_
      refine hasRight_of_rule dt hrules (i := .valIncr)
        (ρ := Sum.inr (RF.blk u₀))
        ⟨hgwk (restO a) _ _ (hbgO a), hgrg (restO a) _ _ (hbgO a)⟩
        rfl rfl ?_ rfl trivial
      change storeCarry (RF.blk u₀) (postFold (fX a) (restO a v))
        (PR.passTracksAt RF.cell Slot.val (restO a) (mV a') v) = fM a'
      rw [hsym (restO a) _ _ (hbgO a)]
      exact hStore a a' hlt hnb u₀ hu₀.1 hu₀.2
    -- hand the incremented track to the next round's background
    have hMT : PR.trackTapeAt RF.cell Slot.val (restO a) (mV a') =
        PR.trackTapeAt RF.cell Slot.val (restM a') (mV a') := by
      refine funext fun r => ?_
      change PR.syElt (fun s => if s = Slot.val
          then bitVal PR.zero PR.one (bitAtOf RF.cell (mV a') r) else restO a r s) =
        PR.syElt (fun s => if s = Slot.val
          then bitVal PR.zero PR.one (bitAtOf RF.cell (mV a') r) else restM a' r s)
      refine congrArg _ (funext fun s => ?_)
      by_cases hs : s = Slot.val
      · rw [ite_eq_left hs, ite_eq_left hs]
      · rw [ite_eq_right hs, ite_eq_right hs]
        exact (hOMagree a a' hlt hnb r s hs).symm
    refine TMData.ReachesIn.mono
      (show 1 + (wS + (1 + (wS + (1 + wM)))) ≤ 2 * wS + wM + 3 by omega) ?_
    refine (TMData.reachesIn_of_step hdspT).trans ?_
    refine (htest.mono hS).trans ?_
    refine (TMData.reachesIn_of_step hdspI).trans ?_
    refine (hincr.mono hS).trans ?_
    refine (TMData.reachesIn_of_step hdspS).trans ?_
    rw [show wideTape (PR.trackTapeAt RF.cell Slot.val (restO a) (mV a'))
        (PR.syElt PR.blank) =
      wideTape (PR.trackTapeAt RF.cell Slot.val (restM a') (mV a'))
        (PR.syElt PR.blank) from
      congrArg (wideTape · (PR.syElt PR.blank)) hMT]
    exact hMatrix a'
  -- the loop over the rounds
  have hloop : (wideData (Univ A R P dt.KIx dt.dd)).ReachesIn
      ((2 * wS + wM + 3) * Nat.card ιV)
      ⟨Sum.inr (PR.stElt (emb .mchk1) (fX a₀)), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val (restO a₀) (mV a₀))
          (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt (emb .mchk1) (fX aT)), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val (restO aT) (mV aT))
          (PR.syElt PR.blank)⟩ := by
    refine reachesIn_of_ordLoop_card (conf := fun a =>
      (⟨Sum.inr (PR.stElt (emb .mchk1) (fX a)), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val (restO a) (mV a))
          (PR.syElt PR.blank)⟩ :
          Config (WPoint (Univ A R P dt.KIx dt.dd)))) ?_ hbotV aT
    exact fun a a' hlt hnb => hstepRound a a' hlt hnb
  -- the passing exhaustion test at the top round
  have hcompatT : ∀ u : I,
      ((PR.passTracksAt RF.cell Slot.val (restO aT) (mV aT) (RF.cell u)) Slot.val =
          PR.one ↔
        ∃ j : Fin dt.ki, (PR.passTracksAt RF.cell Slot.val (restO aT) (mV aT) (RF.cell u))
          (Slot.blk (some (Sum.inr j))) = PR.one) ↔
        dt.InnerFull RF.blk (mV aT) u := by
    intro u
    rw [Prog.passTracks_cell_apply RF.toIxFile hix]
    refine iff_congr (bitVal_iff hzo) (exists_congr fun j => ?_) |>.trans
      Iff.rfl
    rw [Prog.passTracks_of_ne (hne_blk_val _), (hbgO aT).2.2.2.1 u]
    exact bitVal_iff hzo
  have hdspT2 : (wideData (Univ A R P dt.KIx dt.dd)).Step
      ⟨Sum.inr (PR.stElt (emb .mchk1) (fX aT)), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val (restO aT) (mV aT))
          (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt (emb (.valTestP .up))
          (postFold (fX aT) (restO aT v))), Sum.inl v',
        wideTape (PR.trackTapeAt RF.cell Slot.val (restO aT) (mV aT))
          (PR.syElt PR.blank)⟩ := by
    refine Prog.step_move hR hlin hvi (fun _ _ => rfl) ?_
    refine hasRight_of_rule dt hrules (i := .mchk1) (ρ := .dspA)
      ⟨hgwk (restO aT) _ _ (hbgO aT), hgrg (restO aT) _ _ (hbgO aT)⟩
      rfl rfl ?_ rfl trivial
    change postFold (fX aT) (PR.passTracksAt RF.cell Slot.val (restO aT) (mV aT) v) =
      postFold (fX aT) (restO aT v)
    rw [hsym (restO aT) _ _ (hbgO aT)]
  have htestT := TestKit.reachesIn_pos
    (F := RF.toIxFile)
      (hsle := RF.toIxFile.le_cell_top_of_le hix hbot
        (wmSetLe_of_wmIncr_of_lt hlin hvi hv))
    (κ := TestKit.mk (A := A) (Q := Q) Slot.val Slot.reg Slot.regLast Slot.wk
      (fun g => (g Slot.val = PR.one ↔
        ∃ j : Fin dt.ki, g (.blk (some (Sum.inr j))) = PR.one))
      (fun t => emb (.valTestP t)))
    (fun ρ => hrules .valTest (Sum.inl ρ)) hR hlin hix
    (fun h => nomatch h) (fun h => nomatch h) (fun h => nomatch h)
    htop hbot hv (hbgO aT).2.1 (hbgO aT).2.2.1 (hbgO aT).1
    (Test := dt.InnerFull RF.blk (mV aT)) hcompatT
    (fc := postFold (fX aT) (restO aT v)) (s := v') hgap hTestT
  -- the dispatch into the exit checkpoint, and its walk back
  have hdspX : (wideData (Univ A R P dt.KIx dt.dd)).Step
      ⟨Sum.inr (PR.stElt (emb (.valTestP .ty))
          (postFold (fX aT) (restO aT v))), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val (restO aT) (mV aT))
          (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt (emb .vchk2) (postFold (fX aT) (restO aT v))),
        Sum.inl v',
        wideTape (PR.trackTapeAt RF.cell Slot.val (restO aT) (mV aT))
          (PR.syElt PR.blank)⟩ := by
    refine Prog.step_move hR hlin hvi (fun _ _ => rfl) ?_
    exact hasRight_of_rule dt hrules (i := .valTest) (ρ := Sum.inr true)
      ⟨hgwk (restO aT) _ _ (hbgO aT), hgrg (restO aT) _ _ (hbgO aT)⟩
      rfl rfl rfl rfl trivial
  have hbackX : (wideData (Univ A R P dt.KIx dt.dd)).Step
      ⟨Sum.inr (PR.stElt (emb .vchk2) (postFold (fX aT) (restO aT v))),
        Sum.inl v',
        wideTape (PR.trackTapeAt RF.cell Slot.val (restO aT) (mV aT))
          (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt (emb .vchk2) (postFold (fX aT) (restO aT v))),
        Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val (restO aT) (mV aT))
          (PR.syElt PR.blank)⟩ := by
    have hwkv' : PR.passTracksAt RF.cell Slot.val (restO aT) (mV aT) v' Slot.wk ≠
        PR.one := by
      rw [Prog.passTracks_of_ne hne_wk_val, (hbgO aT).1,
        bitVal_neg (Ne.symm hvv')]
      exact hzo
    refine Prog.step_moveBack hR hlin hvi (fun _ _ => rfl) ?_
    exact hasLeft_of_rule dt hrules (i := .vchk2) (ρ := .stay)
      hwkv' rfl rfl rfl rfl not_false
  -- assemble
  refine TMData.ReachesIn.mono
    (show 1 + wG + (1 + (wS + (1 + (wM + ((2 * wS + wM + 3) * Nat.card ιV +
        (1 + (wS + (1 + 1)))))))) ≤
      wG + wM + 3 * wS + 6 + (2 * wS + wM + 3) * Nat.card ιV by omega) ?_
  refine hopen.trans ?_
  refine (TMData.reachesIn_of_step hdspC).trans ?_
  refine (hclear.mono hS).trans ?_
  rw [show wideTape (PR.trackTapeAt RF.cell Slot.val rest (fun _ => False))
      (PR.syElt PR.blank) =
    wideTape (PR.trackTapeAt RF.cell Slot.val restC (fun _ => False))
      (PR.syElt PR.blank) from
    congrArg (wideTape · (PR.syElt PR.blank)) hclearedT]
  refine (TMData.reachesIn_of_step hdspM).trans ?_
  rw [show wideTape (PR.trackTapeAt RF.cell Slot.val restC (fun _ => False))
      (PR.syElt PR.blank) =
    wideTape (PR.trackTapeAt RF.cell Slot.val (restM a₀) (mV a₀))
      (PR.syElt PR.blank) from
    congrArg (wideTape · (PR.syElt PR.blank)) hMT0]
  refine (hMatrix a₀).trans ?_
  refine hloop.trans ?_
  refine (TMData.reachesIn_of_step hdspT2).trans ?_
  refine (htestT.mono hS).trans ?_
  exact (TMData.reachesIn_of_step hdspX).trans
    (TMData.reachesIn_of_step hbackX)

/-! ### The two boundary steps a caller owes

A spine dispatches into the machinery at the successor of the marker, and
receives the exit at the successor again: the walk back into the entry
checkpoint, and the written exit step out of `vchk2`. -/

omit [Finite I] in
include hrules hR hlin hvi in
/-- **The walk back into the entry checkpoint**: arriving from a caller's
dispatch one cell right of the marker, the checkpoint steps back to it. -/
theorem step_var_back
    {rest : (Univ A R P dt.KIx dt.dd → Prop) → dt.SlotIx → A}
    {mval : I → Prop} {f : Q → A}
    (hwk : rest v' Slot.wk = bitVal PR.zero PR.one (v' = v)) :
    (wideData (Univ A R P dt.KIx dt.dd)).Step
      ⟨Sum.inr (PR.stElt (emb .vchk0) f), Sum.inl v',
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt (emb .vchk0) f), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩ := by
  have hvv' : v ≠ v' := ne_of_wmIncr hvi
  have hne_wk_val : (Slot.wk : dt.SlotIx) ≠ Slot.val := fun h => nomatch h
  have hwkv' : PR.passTracksAt RF.cell Slot.val rest mval v' Slot.wk ≠ PR.one := by
    rw [Prog.passTracks_of_ne hne_wk_val, hwk, bitVal_neg (Ne.symm hvv')]
    exact PR.zero_ne_one
  refine Prog.step_moveBack hR hlin hvi (fun _ _ => rfl) ?_
  exact hasLeft_of_rule dt hrules (i := .vchk0) (ρ := .stay)
    hwkv' rfl rfl rfl rfl not_false

omit [Finite I] in
include hrules hR hlin hix hbot hv hvi in
/-- **The written exit step**: at the marker, the exit checkpoint writes
the variable's verdict into its stage slot and leaves right into the exit
phase, the control untouched. -/
theorem step_var_exit
    {rest rest' : (Univ A R P dt.KIx dt.dd → Prop) → dt.SlotIx → A}
    {mval : I → Prop} {f : Q → A}
    (hbgV : dt.VarBg RF PR.zero PR.one v gtop rest mval)
    (hns : newSlot ≠ Slot.val)
    (hoff : ∀ r, r ≠ v → rest' r = rest r)
    (hupd : rest' v = Function.update (rest v) newSlot
      (bitVal PR.zero PR.one (accBit f))) :
    (wideData (Univ A R P dt.KIx dt.dd)).Step
      ⟨Sum.inr (PR.stElt (emb .vchk2) f), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt exitPh f), Sum.inl v',
        wideTape (PR.trackTapeAt RF.cell Slot.val rest' mval) (PR.syElt PR.blank)⟩ := by
  have hvnr := not_reg_of_lt_bot RF.toIxFile hlin hix hbot hv
  have hne_wk_val : (Slot.wk : dt.SlotIx) ≠ Slot.val := fun h => nomatch h
  have hne_reg_val : (Slot.reg : dt.SlotIx) ≠ Slot.val := fun h => nomatch h
  have hupd' : Function.update (PR.passTracksAt RF.cell Slot.val rest mval v) newSlot
      (bitVal PR.zero PR.one (accBit f)) =
        PR.passTracksAt RF.cell Slot.val rest' mval v := by
    funext s
    by_cases hs : s = newSlot
    · subst hs
      rw [Function.update_self, Prog.passTracks_of_ne hns, hupd,
        Function.update_self]
    · rw [Function.update_of_ne hs]
      by_cases hsv : s = Slot.val
      · rw [hsv]
        change (if (Slot.val : dt.SlotIx) = Slot.val
            then bitVal PR.zero PR.one (bitAtOf RF.cell mval v) else rest v Slot.val) =
          (if (Slot.val : dt.SlotIx) = Slot.val
            then bitVal PR.zero PR.one (bitAtOf RF.cell mval v) else rest' v Slot.val)
        rw [ite_eq_left rfl, ite_eq_left rfl]
      · rw [Prog.passTracks_of_ne hsv, Prog.passTracks_of_ne hsv, hupd,
          Function.update_of_ne hs]
  refine Prog.step_move hR hlin hvi hoff ?_
  have h := hasRight_of_rule dt hrules (i := .vchk2) (ρ := .dspA)
    ?_ rfl rfl rfl hupd' trivial
  · exact h
  · constructor
    · rw [Prog.passTracks_of_ne hne_wk_val, hbgV.1]
      exact bitVal_pos rfl
    · rw [Prog.passTracks_of_ne hne_reg_val, hbgV.2.1,
        bitVal_neg (fun hc => hvnr hc.choose hc.choose_spec)]
      exact PR.zero_ne_one

omit [Finite I] in
include hrules hR hlin hix hbot hv hvi in
/-- **The failing exit step**: at the marker with the gates' verdict flag
clear, the verdict checkpoint erases the variable's stage slot and leaves
right into the exit phase, skipping the whole VAL loop. -/
theorem step_var_failExit
    {rest rest' : (Univ A R P dt.KIx dt.dd → Prop) → dt.SlotIx → A}
    {mval : I → Prop} {f : Q → A}
    (hbgV : dt.VarBg RF PR.zero PR.one v gtop rest mval)
    (hflagF : f gateFlag ≠ PR.one)
    (hns : newSlot ≠ Slot.val)
    (hoff : ∀ r, r ≠ v → rest' r = rest r)
    (hupd : rest' v = Function.update (rest v) newSlot PR.zero) :
    (wideData (Univ A R P dt.KIx dt.dd)).Step
      ⟨Sum.inr (PR.stElt (emb .vchk1) f), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt exitPh f), Sum.inl v',
        wideTape (PR.trackTapeAt RF.cell Slot.val rest' mval) (PR.syElt PR.blank)⟩ := by
  have hvnr := not_reg_of_lt_bot RF.toIxFile hlin hix hbot hv
  have hne_wk_val : (Slot.wk : dt.SlotIx) ≠ Slot.val := fun h => nomatch h
  have hne_reg_val : (Slot.reg : dt.SlotIx) ≠ Slot.val := fun h => nomatch h
  have hupd' : Function.update (PR.passTracksAt RF.cell Slot.val rest mval v) newSlot
      PR.zero = PR.passTracksAt RF.cell Slot.val rest' mval v := by
    funext s
    by_cases hs : s = newSlot
    · subst hs
      rw [Function.update_self, Prog.passTracks_of_ne hns, hupd,
        Function.update_self]
    · rw [Function.update_of_ne hs]
      by_cases hsv : s = Slot.val
      · rw [hsv]
        change (if (Slot.val : dt.SlotIx) = Slot.val
            then bitVal PR.zero PR.one (bitAtOf RF.cell mval v) else rest v Slot.val) =
          (if (Slot.val : dt.SlotIx) = Slot.val
            then bitVal PR.zero PR.one (bitAtOf RF.cell mval v) else rest' v Slot.val)
        rw [ite_eq_left rfl, ite_eq_left rfl]
      · rw [Prog.passTracks_of_ne hsv, Prog.passTracks_of_ne hsv, hupd,
          Function.update_of_ne hs]
  refine Prog.step_move hR hlin hvi hoff ?_
  have h := hasRight_of_rule dt hrules (i := .vchk1) (ρ := .dspB)
    (f := f) ?_ rfl rfl rfl hupd' trivial
  · exact h
  · refine ⟨⟨?_, ?_⟩, hflagF⟩
    · rw [Prog.passTracks_of_ne hne_wk_val, hbgV.1]
      exact bitVal_pos rfl
    · rw [Prog.passTracks_of_ne hne_reg_val, hbgV.2.1,
        bitVal_neg (fun hc => hvnr hc.choose hc.choose_spec)]
      exact PR.zero_ne_one

omit [Finite I] in
include hrules hR hlin hix hbot hv hvi hbg hGates in
/-- **The machinery on a failing address**: through the gates to the
verdict checkpoint, whose clear flag routes straight to the exit – the
stage slot erased, the VAL loop never entered. -/
theorem var_reachesIn_fail (hflagF : fG gateFlag ≠ PR.one)
    (hns : newSlot ≠ Slot.val)
    {rest' : (Univ A R P dt.KIx dt.dd → Prop) → dt.SlotIx → A}
    (hoff : ∀ r, r ≠ v → rest' r = rest r)
    (hupd : rest' v = Function.update (rest v) newSlot PR.zero) :
    (wideData (Univ A R P dt.KIx dt.dd)).ReachesIn (1 + wG + 1)
      ⟨Sum.inr (PR.stElt (emb .vchk0) f₀), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt exitPh fG), Sum.inl v',
        wideTape (PR.trackTapeAt RF.cell Slot.val rest' mval) (PR.syElt PR.blank)⟩ :=
  (dt.var_reachesIn_gates RF hrules hR hlin hix hbot hv hvi hbg wG hGates).tail
    (dt.step_var_failExit RF hrules hR hlin hix hbot hv hvi hbg hflagF hns hoff
      hupd)

/-! ### The runs with their budgets forgotten

What a space-bounded caller reads. The widths are recovered from the runs it
supplies (`DescriptiveComplexity.TMData.exists_reachesIn_of_reflTransGen`), the
sweeps' from `wideRank_lt_card`, so nothing has to have been counted. -/

omit [Finite I] in
include hrules hR hlin hix hbot hv hvi hbg in
/-- **The machinery on a failing address**, the budget forgotten. -/
theorem var_run_fail
    (hGatesR : Relation.ReflTransGen (wideData (Univ A R P dt.KIx dt.dd)).Step
      ⟨Sum.inr (PR.stElt pgEntry (enterSt f₀ (rest v))), Sum.inl v',
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt (emb .vchk1) fG), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩)
    (hflagF : fG gateFlag ≠ PR.one) (hns : newSlot ≠ Slot.val)
    {rest' : (Univ A R P dt.KIx dt.dd → Prop) → dt.SlotIx → A}
    (hoff : ∀ r, r ≠ v → rest' r = rest r)
    (hupd : rest' v = Function.update (rest v) newSlot PR.zero) :
    Relation.ReflTransGen (wideData (Univ A R P dt.KIx dt.dd)).Step
      ⟨Sum.inr (PR.stElt (emb .vchk0) f₀), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt exitPh fG), Sum.inl v',
        wideTape (PR.trackTapeAt RF.cell Slot.val rest' mval) (PR.syElt PR.blank)⟩ := by
  obtain ⟨wG, hwG⟩ := TMData.exists_reachesIn_of_reflTransGen hGatesR
  exact (dt.var_reachesIn_fail RF hrules hR hlin hix hbot hv hvi hbg wG hwG hflagF
    hns hoff hupd).reflTransGen

omit hbgM in
include hrules hR hlin hix htop hbot hv hvi hbg hflag hbgC hCoff hbotV htopV
  hmV0 hbgO hM0 hfM0 hIncr hOMagree hStore hTestT hTestF in
/-- **One variable's machinery runs**, the budget forgotten: what a
space-bounded caller reads. -/
theorem var_run
    (hGatesR : Relation.ReflTransGen (wideData (Univ A R P dt.KIx dt.dd)).Step
      ⟨Sum.inr (PR.stElt pgEntry (enterSt f₀ (rest v))), Sum.inl v',
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt (emb .vchk1) fG), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩)
    (hMatrixR : ∀ a : ιV,
      Relation.ReflTransGen (wideData (Univ A R P dt.KIx dt.dd)).Step
        ⟨Sum.inr (PR.stElt pxEntry (fM a)), Sum.inl v',
          wideTape (PR.trackTapeAt RF.cell Slot.val (restM a) (mV a))
            (PR.syElt PR.blank)⟩
        ⟨Sum.inr (PR.stElt (emb .mchk1) (fX a)), Sum.inl v,
          wideTape (PR.trackTapeAt RF.cell Slot.val (restO a) (mV a))
            (PR.syElt PR.blank)⟩) :
    Relation.ReflTransGen (wideData (Univ A R P dt.KIx dt.dd)).Step
      ⟨Sum.inr (PR.stElt (emb .vchk0) f₀), Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val rest mval) (PR.syElt PR.blank)⟩
      ⟨Sum.inr (PR.stElt (emb .vchk2) (postFold (fX aT) (restO aT v))),
        Sum.inl v,
        wideTape (PR.trackTapeAt RF.cell Slot.val (restO aT) (mV aT))
          (PR.syElt PR.blank)⟩ := by
  classical
  let := Fintype.ofFinite ιV
  obtain ⟨wG, hwG⟩ := TMData.exists_reachesIn_of_reflTransGen hGatesR
  choose wOf hwOf using fun a : ιV =>
    TMData.exists_reachesIn_of_reflTransGen (hMatrixR a)
  exact (dt.var_reachesIn RF hrules hR hlin hix htop hbot hv hvi hbg wG
    (Finset.univ.sup wOf)
    (wideRank (RF.cell gtop) + 2 +
      ((ixRank RF.le gtop - ixRank RF.le gbot) *
        Nat.card {q : WPoint (Univ A R P dt.KIx dt.dd) //
          (wideData (Univ A R P dt.KIx dt.dd)).Posn q} + 1) +
      wideRank (RF.cell gbot))
    (Nat.card {q : WPoint (Univ A R P dt.KIx dt.dd) //
      (wideData (Univ A R P dt.KIx dt.dd)).Posn q})
    (fun _ _ _ => le_trans (Nat.sub_le _ _) (Nat.le_of_lt (wideRank_lt_card _)))
    hwG hflag hbgC hCoff hbotV htopV hmV0 hbgO hM0 hfM0
    (fun a => (hwOf a).mono (Finset.le_sup (Finset.mem_univ a)))
    hIncr hOMagree hStore hTestT hTestF (Nat.le_refl _)).reflTransGen

end VarRun

end Data

end Draw

end DescriptiveComplexity
