
CMSIS_tm_cooperative_scheduling_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000634c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000314  080064fc  080064fc  000164fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006810  08006810  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006810  08006810  00016810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006818  08006818  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006818  08006818  00016818  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800681c  0800681c  0001681c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006820  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          0000ce28  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000ce9c  2000ce9c  00020074  2**0
                  ALLOC
 12 ._threadx_heap 00010000  00000000  00000000  00010000  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 14 .debug_info   000191c2  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004e39  00000000  00000000  00039266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ee8  00000000  00000000  0003e0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000b98  00000000  00000000  0003ef88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000284bc  00000000  00000000  0003fb20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000193cd  00000000  00000000  00067fdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dc502  00000000  00000000  000813a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0015d8ab  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000388c  00000000  00000000  0015d8fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080064e4 	.word	0x080064e4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	080064e4 	.word	0x080064e4

080001f0 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 80001f0:	b672      	cpsid	i
@
@    /* Set base of available memory to end of non-initialised RAM area.  */
@
#ifdef USE_DYNAMIC_MEMORY_ALLOCATION
    LDR     r0, =_tx_initialize_unused_memory       @ Build address of unused memory pointer
 80001f2:	481d      	ldr	r0, [pc, #116]	; (8000268 <__tx_DBGHandler+0x6>)
    LDR     r1, =__RAM_segment_used_end__           @ Build first free address
 80001f4:	491d      	ldr	r1, [pc, #116]	; (800026c <__tx_DBGHandler+0xa>)
    ADD     r1, r1, #4                              @
 80001f6:	f101 0104 	add.w	r1, r1, #4
    STR     r1, [r0]                                @ Setup first unused memory pointer
 80001fa:	6001      	str	r1, [r0, #0]
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80001fc:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000200:	491b      	ldr	r1, [pc, #108]	; (8000270 <__tx_DBGHandler+0xe>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000202:	f8c0 1d08 	str.w	r1, [r0, #3336]	; 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000206:	481b      	ldr	r0, [pc, #108]	; (8000274 <__tx_DBGHandler+0x12>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000208:	4919      	ldr	r1, [pc, #100]	; (8000270 <__tx_DBGHandler+0xe>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 800020a:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 800020c:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 800020e:	481a      	ldr	r0, [pc, #104]	; (8000278 <__tx_DBGHandler+0x16>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000210:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000212:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 8000216:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000218:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 800021c:	4917      	ldr	r1, [pc, #92]	; (800027c <__tx_DBGHandler+0x1a>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 800021e:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000220:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 8000224:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 8000226:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 800022a:	f8c0 1d18 	str.w	r1, [r0, #3352]	; 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 800022e:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000232:	f8c0 1d1c 	str.w	r1, [r0, #3356]	; 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 8000236:	4912      	ldr	r1, [pc, #72]	; (8000280 <__tx_DBGHandler+0x1e>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 8000238:	f8c0 1d20 	str.w	r1, [r0, #3360]	; 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 800023c:	4770      	bx	lr

0800023e <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 800023e:	f7ff bffe 	b.w	800023e <__tx_BadHandler>

08000242 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000242:	f7ff bffe 	b.w	8000242 <__tx_HardfaultHandler>

08000246 <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 8000246:	f7ff bffe 	b.w	8000246 <__tx_SVCallHandler>

0800024a <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 800024a:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800024c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000250:	4770      	bx	lr

08000252 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000252:	b501      	push	{r0, lr}
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 8000254:	f000 f8a4 	bl	80003a0 <_tx_timer_interrupt>
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000258:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 800025c:	4770      	bx	lr

0800025e <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 800025e:	f7ff bffe 	b.w	800025e <__tx_NMIHandler>

08000262 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000262:	f7ff bffe 	b.w	8000262 <__tx_DBGHandler>
 8000266:	0000      	.short	0x0000
    LDR     r0, =_tx_initialize_unused_memory       @ Build address of unused memory pointer
 8000268:	2000c7ec 	.word	0x2000c7ec
    LDR     r1, =__RAM_segment_used_end__           @ Build first free address
 800026c:	00000000 	.word	0x00000000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000270:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000274:	2000c7f0 	.word	0x2000c7f0
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000278:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 800027c:	0003d08f 	.word	0x0003d08f
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 8000280:	40ff0000 	.word	0x40ff0000
	...

08000290 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000290:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000294:	4a2e      	ldr	r2, [pc, #184]	; (8000350 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000296:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000298:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800029c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002a0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002a4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002a6:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002aa:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002ae:	f8c1 0d04 	str.w	r0, [r1, #3332]	; 0xd04
    DSB                                             // Complete all memory accesses
 80002b2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002b6:	f3bf 8f6f 	isb	sy

080002ba <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ba:	e7fe      	b.n	80002ba <__tx_wait_here>

080002bc <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002bc:	4825      	ldr	r0, [pc, #148]	; (8000354 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002be:	4a26      	ldr	r2, [pc, #152]	; (8000358 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002c0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002c4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002c6:	b191      	cbz	r1, 80002ee <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002c8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002ca:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002ce:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002d2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002d6:	d101      	bne.n	80002dc <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002d8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002dc <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002dc:	4c1f      	ldr	r4, [pc, #124]	; (800035c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002de:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002e2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002e4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002e8:	b10d      	cbz	r5, 80002ee <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002ea:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002ec:	6023      	str	r3, [r4, #0]

080002ee <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 80002ee:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80002f0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80002f2:	b1b1      	cbz	r1, 8000322 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80002f4:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 80002f6:	b662      	cpsie	i

080002f8 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80002f8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002fa:	4c18      	ldr	r4, [pc, #96]	; (800035c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80002fc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80002fe:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000302:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000304:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000306:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800030a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800030e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000312:	d101      	bne.n	8000318 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000314:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000318 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000318:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800031c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000320:	4770      	bx	lr

08000322 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000322:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000324:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000326:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000328:	b949      	cbnz	r1, 800033e <__tx_ts_ready>

#ifdef TX_LOW_POWER
    PUSH    {r0-r3}
 800032a:	b40f      	push	{r0, r1, r2, r3}
    BL      tx_low_power_enter                      // Possibly enter low power mode
 800032c:	f004 fe58 	bl	8004fe0 <tx_low_power_enter>
    POP     {r0-r3}
 8000330:	bc0f      	pop	{r0, r1, r2, r3}
    WFI                                             // Wait for interrupt
    ISB                                             // Ensure pipeline is flushed
#endif

#ifdef TX_LOW_POWER
    PUSH    {r0-r3}
 8000332:	b40f      	push	{r0, r1, r2, r3}
    BL      tx_low_power_exit                       // Exit low power mode
 8000334:	f004 fe70 	bl	8005018 <tx_low_power_exit>
    POP     {r0-r3}
 8000338:	bc0f      	pop	{r0, r1, r2, r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 800033c:	e7f1      	b.n	8000322 <__tx_ts_wait>

0800033e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800033e:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000342:	f04f 28e0 	mov.w	r8, #3758153728	; 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000346:	f8c8 7d04 	str.w	r7, [r8, #3332]	; 0xd04

    /* Re-enable interrupts and restore new thread.  */

    CPSIE   i                                       // Enable interrupts
 800034a:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 800034c:	e7d4      	b.n	80002f8 <__tx_ts_restore>

0800034e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800034e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000350:	2000c914 	.word	0x2000c914
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000354:	2000c7f4 	.word	0x2000c7f4
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000358:	2000c7f8 	.word	0x2000c7f8
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035c:	2000ce84 	.word	0x2000ce84

08000360 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000360:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000362:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000366:	f1a2 0244 	sub.w	r2, r2, #68	; 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800036a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800036e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000370:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000374:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000376:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000378:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800037a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800037c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800037e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000380:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000382:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000384:	6253      	str	r3, [r2, #36]	; 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000386:	6293      	str	r3, [r2, #40]	; 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000388:	62d3      	str	r3, [r2, #44]	; 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800038a:	6313      	str	r3, [r2, #48]	; 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800038c:	6353      	str	r3, [r2, #52]	; 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800038e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000392:	6393      	str	r3, [r2, #56]	; 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000394:	63d1      	str	r1, [r2, #60]	; 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000396:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800039a:	6413      	str	r3, [r2, #64]	; 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800039c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800039e:	4770      	bx	lr

080003a0 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003a0:	4922      	ldr	r1, [pc, #136]	; (800042c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003a2:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003a4:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 80003a8:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003aa:	4b21      	ldr	r3, [pc, #132]	; (8000430 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 80003ac:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 80003ae:	b13a      	cbz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003b0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003b4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003b6:	b91a      	cbnz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003b8:	4b1e      	ldr	r3, [pc, #120]	; (8000434 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003ba:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003be:	6018      	str	r0, [r3, #0]

080003c0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003c0:	491d      	ldr	r1, [pc, #116]	; (8000438 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003c2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003c4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003c6:	b122      	cbz	r2, 80003d2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003c8:	4b1c      	ldr	r3, [pc, #112]	; (800043c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ca:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003ce:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003d0:	e008      	b.n	80003e4 <__tx_timer_done>

080003d2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003d2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003d6:	4b1a      	ldr	r3, [pc, #104]	; (8000440 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003d8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003da:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003dc:	d101      	bne.n	80003e2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003de:	4b19      	ldr	r3, [pc, #100]	; (8000444 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003e0:	6818      	ldr	r0, [r3, #0]

080003e2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003e2:	6008      	str	r0, [r1, #0]

080003e4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003e4:	4b13      	ldr	r3, [pc, #76]	; (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003e6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003e8:	b912      	cbnz	r2, 80003f0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003ea:	4914      	ldr	r1, [pc, #80]	; (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003ec:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003ee:	b1d0      	cbz	r0, 8000426 <__tx_timer_nothing_expired>

080003f0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003f0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003f4:	4911      	ldr	r1, [pc, #68]	; (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003f6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003f8:	b108      	cbz	r0, 80003fe <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003fa:	f004 f921 	bl	8004640 <_tx_timer_expiration_process>

080003fe <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003fe:	4b0d      	ldr	r3, [pc, #52]	; (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000400:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000402:	b172      	cbz	r2, 8000422 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000404:	f004 f88e 	bl	8004524 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000408:	480f      	ldr	r0, [pc, #60]	; (8000448 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 800040a:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800040c:	b949      	cbnz	r1, 8000422 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800040e:	480f      	ldr	r0, [pc, #60]	; (800044c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000410:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000412:	4a0f      	ldr	r2, [pc, #60]	; (8000450 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000414:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000416:	480f      	ldr	r0, [pc, #60]	; (8000454 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000418:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800041c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800041e:	d000      	beq.n	8000422 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000420:	6002      	str	r2, [r0, #0]

08000422 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000422:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000426 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000426:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800042a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800042c:	2000c920 	.word	0x2000c920
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000430:	2000ce84 	.word	0x2000ce84
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000434:	2000c924 	.word	0x2000c924
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000438:	2000c9b0 	.word	0x2000c9b0
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800043c:	2000c9b4 	.word	0x2000c9b4
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000440:	2000c9ac 	.word	0x2000c9ac
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000444:	2000c9a8 	.word	0x2000c9a8
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000448:	2000c914 	.word	0x2000c914
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800044c:	2000c7f4 	.word	0x2000c7f4
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000450:	2000c7f8 	.word	0x2000c7f8
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000454:	e000ed04 	.word	0xe000ed04
	...

08000460 <memchr>:
 8000460:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000464:	2a10      	cmp	r2, #16
 8000466:	db2b      	blt.n	80004c0 <memchr+0x60>
 8000468:	f010 0f07 	tst.w	r0, #7
 800046c:	d008      	beq.n	8000480 <memchr+0x20>
 800046e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000472:	3a01      	subs	r2, #1
 8000474:	428b      	cmp	r3, r1
 8000476:	d02d      	beq.n	80004d4 <memchr+0x74>
 8000478:	f010 0f07 	tst.w	r0, #7
 800047c:	b342      	cbz	r2, 80004d0 <memchr+0x70>
 800047e:	d1f6      	bne.n	800046e <memchr+0xe>
 8000480:	b4f0      	push	{r4, r5, r6, r7}
 8000482:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000486:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800048a:	f022 0407 	bic.w	r4, r2, #7
 800048e:	f07f 0700 	mvns.w	r7, #0
 8000492:	2300      	movs	r3, #0
 8000494:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000498:	3c08      	subs	r4, #8
 800049a:	ea85 0501 	eor.w	r5, r5, r1
 800049e:	ea86 0601 	eor.w	r6, r6, r1
 80004a2:	fa85 f547 	uadd8	r5, r5, r7
 80004a6:	faa3 f587 	sel	r5, r3, r7
 80004aa:	fa86 f647 	uadd8	r6, r6, r7
 80004ae:	faa5 f687 	sel	r6, r5, r7
 80004b2:	b98e      	cbnz	r6, 80004d8 <memchr+0x78>
 80004b4:	d1ee      	bne.n	8000494 <memchr+0x34>
 80004b6:	bcf0      	pop	{r4, r5, r6, r7}
 80004b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80004bc:	f002 0207 	and.w	r2, r2, #7
 80004c0:	b132      	cbz	r2, 80004d0 <memchr+0x70>
 80004c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80004c6:	3a01      	subs	r2, #1
 80004c8:	ea83 0301 	eor.w	r3, r3, r1
 80004cc:	b113      	cbz	r3, 80004d4 <memchr+0x74>
 80004ce:	d1f8      	bne.n	80004c2 <memchr+0x62>
 80004d0:	2000      	movs	r0, #0
 80004d2:	4770      	bx	lr
 80004d4:	3801      	subs	r0, #1
 80004d6:	4770      	bx	lr
 80004d8:	2d00      	cmp	r5, #0
 80004da:	bf06      	itte	eq
 80004dc:	4635      	moveq	r5, r6
 80004de:	3803      	subeq	r0, #3
 80004e0:	3807      	subne	r0, #7
 80004e2:	f015 0f01 	tst.w	r5, #1
 80004e6:	d107      	bne.n	80004f8 <memchr+0x98>
 80004e8:	3001      	adds	r0, #1
 80004ea:	f415 7f80 	tst.w	r5, #256	; 0x100
 80004ee:	bf02      	ittt	eq
 80004f0:	3001      	addeq	r0, #1
 80004f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80004f6:	3001      	addeq	r0, #1
 80004f8:	bcf0      	pop	{r4, r5, r6, r7}
 80004fa:	3801      	subs	r0, #1
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <__aeabi_uldivmod>:
 8000500:	b953      	cbnz	r3, 8000518 <__aeabi_uldivmod+0x18>
 8000502:	b94a      	cbnz	r2, 8000518 <__aeabi_uldivmod+0x18>
 8000504:	2900      	cmp	r1, #0
 8000506:	bf08      	it	eq
 8000508:	2800      	cmpeq	r0, #0
 800050a:	bf1c      	itt	ne
 800050c:	f04f 31ff 	movne.w	r1, #4294967295
 8000510:	f04f 30ff 	movne.w	r0, #4294967295
 8000514:	f000 b974 	b.w	8000800 <__aeabi_idiv0>
 8000518:	f1ad 0c08 	sub.w	ip, sp, #8
 800051c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000520:	f000 f806 	bl	8000530 <__udivmoddi4>
 8000524:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000528:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800052c:	b004      	add	sp, #16
 800052e:	4770      	bx	lr

08000530 <__udivmoddi4>:
 8000530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000534:	9d08      	ldr	r5, [sp, #32]
 8000536:	4604      	mov	r4, r0
 8000538:	468e      	mov	lr, r1
 800053a:	2b00      	cmp	r3, #0
 800053c:	d14d      	bne.n	80005da <__udivmoddi4+0xaa>
 800053e:	428a      	cmp	r2, r1
 8000540:	4694      	mov	ip, r2
 8000542:	d969      	bls.n	8000618 <__udivmoddi4+0xe8>
 8000544:	fab2 f282 	clz	r2, r2
 8000548:	b152      	cbz	r2, 8000560 <__udivmoddi4+0x30>
 800054a:	fa01 f302 	lsl.w	r3, r1, r2
 800054e:	f1c2 0120 	rsb	r1, r2, #32
 8000552:	fa20 f101 	lsr.w	r1, r0, r1
 8000556:	fa0c fc02 	lsl.w	ip, ip, r2
 800055a:	ea41 0e03 	orr.w	lr, r1, r3
 800055e:	4094      	lsls	r4, r2
 8000560:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000564:	0c21      	lsrs	r1, r4, #16
 8000566:	fbbe f6f8 	udiv	r6, lr, r8
 800056a:	fa1f f78c 	uxth.w	r7, ip
 800056e:	fb08 e316 	mls	r3, r8, r6, lr
 8000572:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000576:	fb06 f107 	mul.w	r1, r6, r7
 800057a:	4299      	cmp	r1, r3
 800057c:	d90a      	bls.n	8000594 <__udivmoddi4+0x64>
 800057e:	eb1c 0303 	adds.w	r3, ip, r3
 8000582:	f106 30ff 	add.w	r0, r6, #4294967295
 8000586:	f080 811f 	bcs.w	80007c8 <__udivmoddi4+0x298>
 800058a:	4299      	cmp	r1, r3
 800058c:	f240 811c 	bls.w	80007c8 <__udivmoddi4+0x298>
 8000590:	3e02      	subs	r6, #2
 8000592:	4463      	add	r3, ip
 8000594:	1a5b      	subs	r3, r3, r1
 8000596:	b2a4      	uxth	r4, r4
 8000598:	fbb3 f0f8 	udiv	r0, r3, r8
 800059c:	fb08 3310 	mls	r3, r8, r0, r3
 80005a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80005a4:	fb00 f707 	mul.w	r7, r0, r7
 80005a8:	42a7      	cmp	r7, r4
 80005aa:	d90a      	bls.n	80005c2 <__udivmoddi4+0x92>
 80005ac:	eb1c 0404 	adds.w	r4, ip, r4
 80005b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80005b4:	f080 810a 	bcs.w	80007cc <__udivmoddi4+0x29c>
 80005b8:	42a7      	cmp	r7, r4
 80005ba:	f240 8107 	bls.w	80007cc <__udivmoddi4+0x29c>
 80005be:	4464      	add	r4, ip
 80005c0:	3802      	subs	r0, #2
 80005c2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80005c6:	1be4      	subs	r4, r4, r7
 80005c8:	2600      	movs	r6, #0
 80005ca:	b11d      	cbz	r5, 80005d4 <__udivmoddi4+0xa4>
 80005cc:	40d4      	lsrs	r4, r2
 80005ce:	2300      	movs	r3, #0
 80005d0:	e9c5 4300 	strd	r4, r3, [r5]
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	428b      	cmp	r3, r1
 80005dc:	d909      	bls.n	80005f2 <__udivmoddi4+0xc2>
 80005de:	2d00      	cmp	r5, #0
 80005e0:	f000 80ef 	beq.w	80007c2 <__udivmoddi4+0x292>
 80005e4:	2600      	movs	r6, #0
 80005e6:	e9c5 0100 	strd	r0, r1, [r5]
 80005ea:	4630      	mov	r0, r6
 80005ec:	4631      	mov	r1, r6
 80005ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005f2:	fab3 f683 	clz	r6, r3
 80005f6:	2e00      	cmp	r6, #0
 80005f8:	d14a      	bne.n	8000690 <__udivmoddi4+0x160>
 80005fa:	428b      	cmp	r3, r1
 80005fc:	d302      	bcc.n	8000604 <__udivmoddi4+0xd4>
 80005fe:	4282      	cmp	r2, r0
 8000600:	f200 80f9 	bhi.w	80007f6 <__udivmoddi4+0x2c6>
 8000604:	1a84      	subs	r4, r0, r2
 8000606:	eb61 0303 	sbc.w	r3, r1, r3
 800060a:	2001      	movs	r0, #1
 800060c:	469e      	mov	lr, r3
 800060e:	2d00      	cmp	r5, #0
 8000610:	d0e0      	beq.n	80005d4 <__udivmoddi4+0xa4>
 8000612:	e9c5 4e00 	strd	r4, lr, [r5]
 8000616:	e7dd      	b.n	80005d4 <__udivmoddi4+0xa4>
 8000618:	b902      	cbnz	r2, 800061c <__udivmoddi4+0xec>
 800061a:	deff      	udf	#255	; 0xff
 800061c:	fab2 f282 	clz	r2, r2
 8000620:	2a00      	cmp	r2, #0
 8000622:	f040 8092 	bne.w	800074a <__udivmoddi4+0x21a>
 8000626:	eba1 010c 	sub.w	r1, r1, ip
 800062a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800062e:	fa1f fe8c 	uxth.w	lr, ip
 8000632:	2601      	movs	r6, #1
 8000634:	0c20      	lsrs	r0, r4, #16
 8000636:	fbb1 f3f7 	udiv	r3, r1, r7
 800063a:	fb07 1113 	mls	r1, r7, r3, r1
 800063e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000642:	fb0e f003 	mul.w	r0, lr, r3
 8000646:	4288      	cmp	r0, r1
 8000648:	d908      	bls.n	800065c <__udivmoddi4+0x12c>
 800064a:	eb1c 0101 	adds.w	r1, ip, r1
 800064e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000652:	d202      	bcs.n	800065a <__udivmoddi4+0x12a>
 8000654:	4288      	cmp	r0, r1
 8000656:	f200 80cb 	bhi.w	80007f0 <__udivmoddi4+0x2c0>
 800065a:	4643      	mov	r3, r8
 800065c:	1a09      	subs	r1, r1, r0
 800065e:	b2a4      	uxth	r4, r4
 8000660:	fbb1 f0f7 	udiv	r0, r1, r7
 8000664:	fb07 1110 	mls	r1, r7, r0, r1
 8000668:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800066c:	fb0e fe00 	mul.w	lr, lr, r0
 8000670:	45a6      	cmp	lr, r4
 8000672:	d908      	bls.n	8000686 <__udivmoddi4+0x156>
 8000674:	eb1c 0404 	adds.w	r4, ip, r4
 8000678:	f100 31ff 	add.w	r1, r0, #4294967295
 800067c:	d202      	bcs.n	8000684 <__udivmoddi4+0x154>
 800067e:	45a6      	cmp	lr, r4
 8000680:	f200 80bb 	bhi.w	80007fa <__udivmoddi4+0x2ca>
 8000684:	4608      	mov	r0, r1
 8000686:	eba4 040e 	sub.w	r4, r4, lr
 800068a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800068e:	e79c      	b.n	80005ca <__udivmoddi4+0x9a>
 8000690:	f1c6 0720 	rsb	r7, r6, #32
 8000694:	40b3      	lsls	r3, r6
 8000696:	fa22 fc07 	lsr.w	ip, r2, r7
 800069a:	ea4c 0c03 	orr.w	ip, ip, r3
 800069e:	fa20 f407 	lsr.w	r4, r0, r7
 80006a2:	fa01 f306 	lsl.w	r3, r1, r6
 80006a6:	431c      	orrs	r4, r3
 80006a8:	40f9      	lsrs	r1, r7
 80006aa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80006ae:	fa00 f306 	lsl.w	r3, r0, r6
 80006b2:	fbb1 f8f9 	udiv	r8, r1, r9
 80006b6:	0c20      	lsrs	r0, r4, #16
 80006b8:	fa1f fe8c 	uxth.w	lr, ip
 80006bc:	fb09 1118 	mls	r1, r9, r8, r1
 80006c0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80006c4:	fb08 f00e 	mul.w	r0, r8, lr
 80006c8:	4288      	cmp	r0, r1
 80006ca:	fa02 f206 	lsl.w	r2, r2, r6
 80006ce:	d90b      	bls.n	80006e8 <__udivmoddi4+0x1b8>
 80006d0:	eb1c 0101 	adds.w	r1, ip, r1
 80006d4:	f108 3aff 	add.w	sl, r8, #4294967295
 80006d8:	f080 8088 	bcs.w	80007ec <__udivmoddi4+0x2bc>
 80006dc:	4288      	cmp	r0, r1
 80006de:	f240 8085 	bls.w	80007ec <__udivmoddi4+0x2bc>
 80006e2:	f1a8 0802 	sub.w	r8, r8, #2
 80006e6:	4461      	add	r1, ip
 80006e8:	1a09      	subs	r1, r1, r0
 80006ea:	b2a4      	uxth	r4, r4
 80006ec:	fbb1 f0f9 	udiv	r0, r1, r9
 80006f0:	fb09 1110 	mls	r1, r9, r0, r1
 80006f4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80006f8:	fb00 fe0e 	mul.w	lr, r0, lr
 80006fc:	458e      	cmp	lr, r1
 80006fe:	d908      	bls.n	8000712 <__udivmoddi4+0x1e2>
 8000700:	eb1c 0101 	adds.w	r1, ip, r1
 8000704:	f100 34ff 	add.w	r4, r0, #4294967295
 8000708:	d26c      	bcs.n	80007e4 <__udivmoddi4+0x2b4>
 800070a:	458e      	cmp	lr, r1
 800070c:	d96a      	bls.n	80007e4 <__udivmoddi4+0x2b4>
 800070e:	3802      	subs	r0, #2
 8000710:	4461      	add	r1, ip
 8000712:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000716:	fba0 9402 	umull	r9, r4, r0, r2
 800071a:	eba1 010e 	sub.w	r1, r1, lr
 800071e:	42a1      	cmp	r1, r4
 8000720:	46c8      	mov	r8, r9
 8000722:	46a6      	mov	lr, r4
 8000724:	d356      	bcc.n	80007d4 <__udivmoddi4+0x2a4>
 8000726:	d053      	beq.n	80007d0 <__udivmoddi4+0x2a0>
 8000728:	b15d      	cbz	r5, 8000742 <__udivmoddi4+0x212>
 800072a:	ebb3 0208 	subs.w	r2, r3, r8
 800072e:	eb61 010e 	sbc.w	r1, r1, lr
 8000732:	fa01 f707 	lsl.w	r7, r1, r7
 8000736:	fa22 f306 	lsr.w	r3, r2, r6
 800073a:	40f1      	lsrs	r1, r6
 800073c:	431f      	orrs	r7, r3
 800073e:	e9c5 7100 	strd	r7, r1, [r5]
 8000742:	2600      	movs	r6, #0
 8000744:	4631      	mov	r1, r6
 8000746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800074a:	f1c2 0320 	rsb	r3, r2, #32
 800074e:	40d8      	lsrs	r0, r3
 8000750:	fa0c fc02 	lsl.w	ip, ip, r2
 8000754:	fa21 f303 	lsr.w	r3, r1, r3
 8000758:	4091      	lsls	r1, r2
 800075a:	4301      	orrs	r1, r0
 800075c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000760:	fa1f fe8c 	uxth.w	lr, ip
 8000764:	fbb3 f0f7 	udiv	r0, r3, r7
 8000768:	fb07 3610 	mls	r6, r7, r0, r3
 800076c:	0c0b      	lsrs	r3, r1, #16
 800076e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000772:	fb00 f60e 	mul.w	r6, r0, lr
 8000776:	429e      	cmp	r6, r3
 8000778:	fa04 f402 	lsl.w	r4, r4, r2
 800077c:	d908      	bls.n	8000790 <__udivmoddi4+0x260>
 800077e:	eb1c 0303 	adds.w	r3, ip, r3
 8000782:	f100 38ff 	add.w	r8, r0, #4294967295
 8000786:	d22f      	bcs.n	80007e8 <__udivmoddi4+0x2b8>
 8000788:	429e      	cmp	r6, r3
 800078a:	d92d      	bls.n	80007e8 <__udivmoddi4+0x2b8>
 800078c:	3802      	subs	r0, #2
 800078e:	4463      	add	r3, ip
 8000790:	1b9b      	subs	r3, r3, r6
 8000792:	b289      	uxth	r1, r1
 8000794:	fbb3 f6f7 	udiv	r6, r3, r7
 8000798:	fb07 3316 	mls	r3, r7, r6, r3
 800079c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007a0:	fb06 f30e 	mul.w	r3, r6, lr
 80007a4:	428b      	cmp	r3, r1
 80007a6:	d908      	bls.n	80007ba <__udivmoddi4+0x28a>
 80007a8:	eb1c 0101 	adds.w	r1, ip, r1
 80007ac:	f106 38ff 	add.w	r8, r6, #4294967295
 80007b0:	d216      	bcs.n	80007e0 <__udivmoddi4+0x2b0>
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d914      	bls.n	80007e0 <__udivmoddi4+0x2b0>
 80007b6:	3e02      	subs	r6, #2
 80007b8:	4461      	add	r1, ip
 80007ba:	1ac9      	subs	r1, r1, r3
 80007bc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80007c0:	e738      	b.n	8000634 <__udivmoddi4+0x104>
 80007c2:	462e      	mov	r6, r5
 80007c4:	4628      	mov	r0, r5
 80007c6:	e705      	b.n	80005d4 <__udivmoddi4+0xa4>
 80007c8:	4606      	mov	r6, r0
 80007ca:	e6e3      	b.n	8000594 <__udivmoddi4+0x64>
 80007cc:	4618      	mov	r0, r3
 80007ce:	e6f8      	b.n	80005c2 <__udivmoddi4+0x92>
 80007d0:	454b      	cmp	r3, r9
 80007d2:	d2a9      	bcs.n	8000728 <__udivmoddi4+0x1f8>
 80007d4:	ebb9 0802 	subs.w	r8, r9, r2
 80007d8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80007dc:	3801      	subs	r0, #1
 80007de:	e7a3      	b.n	8000728 <__udivmoddi4+0x1f8>
 80007e0:	4646      	mov	r6, r8
 80007e2:	e7ea      	b.n	80007ba <__udivmoddi4+0x28a>
 80007e4:	4620      	mov	r0, r4
 80007e6:	e794      	b.n	8000712 <__udivmoddi4+0x1e2>
 80007e8:	4640      	mov	r0, r8
 80007ea:	e7d1      	b.n	8000790 <__udivmoddi4+0x260>
 80007ec:	46d0      	mov	r8, sl
 80007ee:	e77b      	b.n	80006e8 <__udivmoddi4+0x1b8>
 80007f0:	3b02      	subs	r3, #2
 80007f2:	4461      	add	r1, ip
 80007f4:	e732      	b.n	800065c <__udivmoddi4+0x12c>
 80007f6:	4630      	mov	r0, r6
 80007f8:	e709      	b.n	800060e <__udivmoddi4+0xde>
 80007fa:	4464      	add	r4, ip
 80007fc:	3802      	subs	r0, #2
 80007fe:	e742      	b.n	8000686 <__udivmoddi4+0x156>

08000800 <__aeabi_idiv0>:
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop

08000804 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af02      	add	r7, sp, #8
 800080a:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800080c:	2334      	movs	r3, #52	; 0x34
 800080e:	9300      	str	r3, [sp, #0]
 8000810:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000814:	4a08      	ldr	r2, [pc, #32]	; (8000838 <tx_application_define+0x34>)
 8000816:	4909      	ldr	r1, [pc, #36]	; (800083c <tx_application_define+0x38>)
 8000818:	4809      	ldr	r0, [pc, #36]	; (8000840 <tx_application_define+0x3c>)
 800081a:	f004 f9bb 	bl	8004b94 <_txe_byte_pool_create>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d104      	bne.n	800082e <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000824:	4b06      	ldr	r3, [pc, #24]	; (8000840 <tx_application_define+0x3c>)
 8000826:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 8000828:	68f8      	ldr	r0, [r7, #12]
 800082a:	f000 f80b 	bl	8000844 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

}
 800082e:	bf00      	nop
 8000830:	3710      	adds	r7, #16
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	20000090 	.word	0x20000090
 800083c:	080064fc 	.word	0x080064fc
 8000840:	20000490 	.word	0x20000490

08000844 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 800084c:	2300      	movs	r3, #0
 800084e:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	60bb      	str	r3, [r7, #8]
  /* USER CODE BEGIN App_ThreadX_Init */
  (void)byte_pool;

  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000854:	68fb      	ldr	r3, [r7, #12]
}
 8000856:	4618      	mov	r0, r3
 8000858:	3714      	adds	r7, #20
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr

08000862 <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000862:	b580      	push	{r7, lr}
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */


  /* USER CODE END  Before_Kernel_Start */

	osKernelStart();
 8000866:	f002 fa51 	bl	8002d0c <osKernelStart>


  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
	...

08000870 <_write>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	60b9      	str	r1, [r7, #8]
 800087a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	b29a      	uxth	r2, r3
 8000880:	f04f 33ff 	mov.w	r3, #4294967295
 8000884:	68b9      	ldr	r1, [r7, #8]
 8000886:	4804      	ldr	r0, [pc, #16]	; (8000898 <_write+0x28>)
 8000888:	f001 fe03 	bl	8002492 <HAL_UART_Transmit>
  return len;
 800088c:	687b      	ldr	r3, [r7, #4]
}
 800088e:	4618      	mov	r0, r3
 8000890:	3710      	adds	r7, #16
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200004c4 	.word	0x200004c4

0800089c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008a0:	f000 fe08 	bl	80014b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008a4:	f000 f80e 	bl	80008c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008a8:	f000 f8a2 	bl	80009f0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80008ac:	f000 f876 	bl	800099c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  osKernelInitialize();
 80008b0:	f002 fa00 	bl	8002cb4 <osKernelInitialize>
   tm_main();
 80008b4:	f000 fc1c 	bl	80010f0 <tm_main>
   osKernelStart();
 80008b8:	f002 fa28 	bl	8002d0c <osKernelStart>

  MX_ThreadX_Init();
 80008bc:	f7ff ffd1 	bl	8000862 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <main+0x24>
	...

080008c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b094      	sub	sp, #80	; 0x50
 80008c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ca:	f107 0320 	add.w	r3, r7, #32
 80008ce:	2230      	movs	r2, #48	; 0x30
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f004 fca2 	bl	800521c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d8:	f107 030c 	add.w	r3, r7, #12
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e8:	2300      	movs	r3, #0
 80008ea:	60bb      	str	r3, [r7, #8]
 80008ec:	4b29      	ldr	r3, [pc, #164]	; (8000994 <SystemClock_Config+0xd0>)
 80008ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f0:	4a28      	ldr	r2, [pc, #160]	; (8000994 <SystemClock_Config+0xd0>)
 80008f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f6:	6413      	str	r3, [r2, #64]	; 0x40
 80008f8:	4b26      	ldr	r3, [pc, #152]	; (8000994 <SystemClock_Config+0xd0>)
 80008fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000900:	60bb      	str	r3, [r7, #8]
 8000902:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000904:	2300      	movs	r3, #0
 8000906:	607b      	str	r3, [r7, #4]
 8000908:	4b23      	ldr	r3, [pc, #140]	; (8000998 <SystemClock_Config+0xd4>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000910:	4a21      	ldr	r2, [pc, #132]	; (8000998 <SystemClock_Config+0xd4>)
 8000912:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000916:	6013      	str	r3, [r2, #0]
 8000918:	4b1f      	ldr	r3, [pc, #124]	; (8000998 <SystemClock_Config+0xd4>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000920:	607b      	str	r3, [r7, #4]
 8000922:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000924:	2302      	movs	r3, #2
 8000926:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000928:	2301      	movs	r3, #1
 800092a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800092c:	2310      	movs	r3, #16
 800092e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000930:	2302      	movs	r3, #2
 8000932:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000934:	2300      	movs	r3, #0
 8000936:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000938:	2308      	movs	r3, #8
 800093a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800093c:	2332      	movs	r3, #50	; 0x32
 800093e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000940:	2304      	movs	r3, #4
 8000942:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000944:	2307      	movs	r3, #7
 8000946:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000948:	f107 0320 	add.w	r3, r7, #32
 800094c:	4618      	mov	r0, r3
 800094e:	f001 f8bb 	bl	8001ac8 <HAL_RCC_OscConfig>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000958:	f000 faa4 	bl	8000ea4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800095c:	230f      	movs	r3, #15
 800095e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000960:	2302      	movs	r3, #2
 8000962:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000968:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800096c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800096e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000972:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	2100      	movs	r1, #0
 800097a:	4618      	mov	r0, r3
 800097c:	f001 fb1c 	bl	8001fb8 <HAL_RCC_ClockConfig>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000986:	f000 fa8d 	bl	8000ea4 <Error_Handler>
  }
}
 800098a:	bf00      	nop
 800098c:	3750      	adds	r7, #80	; 0x50
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40023800 	.word	0x40023800
 8000998:	40007000 	.word	0x40007000

0800099c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009a0:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009a2:	4a12      	ldr	r2, [pc, #72]	; (80009ec <MX_USART1_UART_Init+0x50>)
 80009a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009a6:	4b10      	ldr	r3, [pc, #64]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009ae:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009b4:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ba:	4b0b      	ldr	r3, [pc, #44]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009c0:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009c2:	220c      	movs	r2, #12
 80009c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c6:	4b08      	ldr	r3, [pc, #32]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009cc:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009d2:	4805      	ldr	r0, [pc, #20]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009d4:	f001 fd10 	bl	80023f8 <HAL_UART_Init>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009de:	f000 fa61 	bl	8000ea4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	200004c4 	.word	0x200004c4
 80009ec:	40011000 	.word	0x40011000

080009f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b08e      	sub	sp, #56	; 0x38
 80009f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	623b      	str	r3, [r7, #32]
 8000a0a:	4bb2      	ldr	r3, [pc, #712]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4ab1      	ldr	r2, [pc, #708]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a10:	f043 0304 	orr.w	r3, r3, #4
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4baf      	ldr	r3, [pc, #700]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0304 	and.w	r3, r3, #4
 8000a1e:	623b      	str	r3, [r7, #32]
 8000a20:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	61fb      	str	r3, [r7, #28]
 8000a26:	4bab      	ldr	r3, [pc, #684]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	4aaa      	ldr	r2, [pc, #680]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a2c:	f043 0320 	orr.w	r3, r3, #32
 8000a30:	6313      	str	r3, [r2, #48]	; 0x30
 8000a32:	4ba8      	ldr	r3, [pc, #672]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	f003 0320 	and.w	r3, r3, #32
 8000a3a:	61fb      	str	r3, [r7, #28]
 8000a3c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61bb      	str	r3, [r7, #24]
 8000a42:	4ba4      	ldr	r3, [pc, #656]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	4aa3      	ldr	r2, [pc, #652]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4e:	4ba1      	ldr	r3, [pc, #644]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a56:	61bb      	str	r3, [r7, #24]
 8000a58:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	617b      	str	r3, [r7, #20]
 8000a5e:	4b9d      	ldr	r3, [pc, #628]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	4a9c      	ldr	r2, [pc, #624]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a64:	f043 0301 	orr.w	r3, r3, #1
 8000a68:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6a:	4b9a      	ldr	r3, [pc, #616]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	f003 0301 	and.w	r3, r3, #1
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	613b      	str	r3, [r7, #16]
 8000a7a:	4b96      	ldr	r3, [pc, #600]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	4a95      	ldr	r2, [pc, #596]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a80:	f043 0302 	orr.w	r3, r3, #2
 8000a84:	6313      	str	r3, [r2, #48]	; 0x30
 8000a86:	4b93      	ldr	r3, [pc, #588]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	f003 0302 	and.w	r3, r3, #2
 8000a8e:	613b      	str	r3, [r7, #16]
 8000a90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	4b8f      	ldr	r3, [pc, #572]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	4a8e      	ldr	r2, [pc, #568]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa2:	4b8c      	ldr	r3, [pc, #560]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60bb      	str	r3, [r7, #8]
 8000ab2:	4b88      	ldr	r3, [pc, #544]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab6:	4a87      	ldr	r2, [pc, #540]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ab8:	f043 0310 	orr.w	r3, r3, #16
 8000abc:	6313      	str	r3, [r2, #48]	; 0x30
 8000abe:	4b85      	ldr	r3, [pc, #532]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	f003 0310 	and.w	r3, r3, #16
 8000ac6:	60bb      	str	r3, [r7, #8]
 8000ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aca:	2300      	movs	r3, #0
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	4b81      	ldr	r3, [pc, #516]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad2:	4a80      	ldr	r2, [pc, #512]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ad4:	f043 0308 	orr.w	r3, r3, #8
 8000ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8000ada:	4b7e      	ldr	r3, [pc, #504]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ade:	f003 0308 	and.w	r3, r3, #8
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2116      	movs	r1, #22
 8000aea:	487b      	ldr	r0, [pc, #492]	; (8000cd8 <MX_GPIO_Init+0x2e8>)
 8000aec:	f000 ffd2 	bl	8001a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2180      	movs	r1, #128	; 0x80
 8000af4:	4879      	ldr	r0, [pc, #484]	; (8000cdc <MX_GPIO_Init+0x2ec>)
 8000af6:	f000 ffcd 	bl	8001a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000b00:	4877      	ldr	r0, [pc, #476]	; (8000ce0 <MX_GPIO_Init+0x2f0>)
 8000b02:	f000 ffc7 	bl	8001a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000b06:	2200      	movs	r2, #0
 8000b08:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000b0c:	4875      	ldr	r0, [pc, #468]	; (8000ce4 <MX_GPIO_Init+0x2f4>)
 8000b0e:	f000 ffc1 	bl	8001a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8000b12:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000b16:	627b      	str	r3, [r7, #36]	; 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b20:	2303      	movs	r3, #3
 8000b22:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b24:	230c      	movs	r3, #12
 8000b26:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	486e      	ldr	r0, [pc, #440]	; (8000ce8 <MX_GPIO_Init+0x2f8>)
 8000b30:	f000 fe04 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SCK_Pin SPI5_MISO_Pin SPI5_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8000b34:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000b38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b42:	2300      	movs	r3, #0
 8000b44:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000b46:	2305      	movs	r3, #5
 8000b48:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4865      	ldr	r0, [pc, #404]	; (8000ce8 <MX_GPIO_Init+0x2f8>)
 8000b52:	f000 fdf3 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 8000b56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	2300      	movs	r3, #0
 8000b62:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b64:	2300      	movs	r3, #0
 8000b66:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b68:	230e      	movs	r3, #14
 8000b6a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000b6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b70:	4619      	mov	r1, r3
 8000b72:	485d      	ldr	r0, [pc, #372]	; (8000ce8 <MX_GPIO_Init+0x2f8>)
 8000b74:	f000 fde2 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b80:	2300      	movs	r3, #0
 8000b82:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b84:	2303      	movs	r3, #3
 8000b86:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b88:	230c      	movs	r3, #12
 8000b8a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8000b8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b90:	4619      	mov	r1, r3
 8000b92:	4851      	ldr	r0, [pc, #324]	; (8000cd8 <MX_GPIO_Init+0x2e8>)
 8000b94:	f000 fdd2 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000b98:	2316      	movs	r3, #22
 8000b9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ba8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bac:	4619      	mov	r1, r3
 8000bae:	484a      	ldr	r0, [pc, #296]	; (8000cd8 <MX_GPIO_Init+0x2e8>)
 8000bb0:	f000 fdc4 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000bb4:	f248 0307 	movw	r3, #32775	; 0x8007
 8000bb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000bba:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000bbe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4844      	ldr	r0, [pc, #272]	; (8000cdc <MX_GPIO_Init+0x2ec>)
 8000bcc:	f000 fdb6 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : B5_Pin VSYNC_Pin G2_Pin R4_Pin
                           R5_Pin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8000bd0:	f641 0358 	movw	r3, #6232	; 0x1858
 8000bd4:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bde:	2300      	movs	r3, #0
 8000be0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000be2:	230e      	movs	r3, #14
 8000be4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bea:	4619      	mov	r1, r3
 8000bec:	483b      	ldr	r0, [pc, #236]	; (8000cdc <MX_GPIO_Init+0x2ec>)
 8000bee:	f000 fda5 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000bf2:	2380      	movs	r3, #128	; 0x80
 8000bf4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c06:	4619      	mov	r1, r3
 8000c08:	4834      	ldr	r0, [pc, #208]	; (8000cdc <MX_GPIO_Init+0x2ec>)
 8000c0a:	f000 fd97 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000c0e:	2320      	movs	r3, #32
 8000c10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c12:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000c16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000c1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c20:	4619      	mov	r1, r3
 8000c22:	482d      	ldr	r0, [pc, #180]	; (8000cd8 <MX_GPIO_Init+0x2e8>)
 8000c24:	f000 fd8a 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : R3_Pin R6_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000c38:	2309      	movs	r3, #9
 8000c3a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c40:	4619      	mov	r1, r3
 8000c42:	482a      	ldr	r0, [pc, #168]	; (8000cec <MX_GPIO_Init+0x2fc>)
 8000c44:	f000 fd7a 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000c48:	2304      	movs	r3, #4
 8000c4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c50:	2300      	movs	r3, #0
 8000c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000c54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4824      	ldr	r0, [pc, #144]	; (8000cec <MX_GPIO_Init+0x2fc>)
 8000c5c:	f000 fd6e 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8000c60:	f248 1333 	movw	r3, #33075	; 0x8133
 8000c64:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000c72:	230c      	movs	r3, #12
 8000c74:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4819      	ldr	r0, [pc, #100]	; (8000ce4 <MX_GPIO_Init+0x2f4>)
 8000c7e:	f000 fd5d 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000c82:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c90:	2303      	movs	r3, #3
 8000c92:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000c94:	230c      	movs	r3, #12
 8000c96:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4814      	ldr	r0, [pc, #80]	; (8000cf0 <MX_GPIO_Init+0x300>)
 8000ca0:	f000 fd4c 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : G4_Pin G5_Pin B6_Pin B7_Pin */
  GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8000ca4:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000ca8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000caa:	2302      	movs	r3, #2
 8000cac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000cb6:	230e      	movs	r3, #14
 8000cb8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	480a      	ldr	r0, [pc, #40]	; (8000cec <MX_GPIO_Init+0x2fc>)
 8000cc2:	f000 fd3b 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8000cc6:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8000cca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	62bb      	str	r3, [r7, #40]	; 0x28
 8000cd0:	e010      	b.n	8000cf4 <MX_GPIO_Init+0x304>
 8000cd2:	bf00      	nop
 8000cd4:	40023800 	.word	0x40023800
 8000cd8:	40020800 	.word	0x40020800
 8000cdc:	40020000 	.word	0x40020000
 8000ce0:	40020c00 	.word	0x40020c00
 8000ce4:	40021800 	.word	0x40021800
 8000ce8:	40021400 	.word	0x40021400
 8000cec:	40020400 	.word	0x40020400
 8000cf0:	40021000 	.word	0x40021000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8000cfc:	230c      	movs	r3, #12
 8000cfe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d04:	4619      	mov	r1, r3
 8000d06:	4862      	ldr	r0, [pc, #392]	; (8000e90 <MX_GPIO_Init+0x4a0>)
 8000d08:	f000 fd18 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8000d0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d12:	2300      	movs	r3, #0
 8000d14:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8000d1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d1e:	4619      	mov	r1, r3
 8000d20:	485b      	ldr	r0, [pc, #364]	; (8000e90 <MX_GPIO_Init+0x4a0>)
 8000d22:	f000 fd0b 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8000d26:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000d2a:	627b      	str	r3, [r7, #36]	; 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d34:	2303      	movs	r3, #3
 8000d36:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d38:	230c      	movs	r3, #12
 8000d3a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d40:	4619      	mov	r1, r3
 8000d42:	4854      	ldr	r0, [pc, #336]	; (8000e94 <MX_GPIO_Init+0x4a4>)
 8000d44:	f000 fcfa 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000d48:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000d56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	484d      	ldr	r0, [pc, #308]	; (8000e94 <MX_GPIO_Init+0x4a4>)
 8000d5e:	f000 fced 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000d62:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000d66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d70:	2300      	movs	r3, #0
 8000d72:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4846      	ldr	r0, [pc, #280]	; (8000e94 <MX_GPIO_Init+0x4a4>)
 8000d7c:	f000 fcde 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin DOTCLK_Pin B3_Pin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8000d80:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8000d84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d86:	2302      	movs	r3, #2
 8000d88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000d92:	230e      	movs	r3, #14
 8000d94:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	483e      	ldr	r0, [pc, #248]	; (8000e98 <MX_GPIO_Init+0x4a8>)
 8000d9e:	f000 fccd 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : HSYNC_Pin G6_Pin R2_Pin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8000da2:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8000da6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da8:	2302      	movs	r3, #2
 8000daa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db0:	2300      	movs	r3, #0
 8000db2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000db4:	230e      	movs	r3, #14
 8000db6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000db8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4837      	ldr	r0, [pc, #220]	; (8000e9c <MX_GPIO_Init+0x4ac>)
 8000dc0:	f000 fcbc 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SDA_Pin */
  GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000dc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dca:	2312      	movs	r3, #18
 8000dcc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000dd6:	2304      	movs	r3, #4
 8000dd8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000dda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dde:	4619      	mov	r1, r3
 8000de0:	482e      	ldr	r0, [pc, #184]	; (8000e9c <MX_GPIO_Init+0x4ac>)
 8000de2:	f000 fcab 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SCL_Pin */
  GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000de6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dec:	2312      	movs	r3, #18
 8000dee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df0:	2300      	movs	r3, #0
 8000df2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df4:	2300      	movs	r3, #0
 8000df6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000df8:	2304      	movs	r3, #4
 8000dfa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e00:	4619      	mov	r1, r3
 8000e02:	4827      	ldr	r0, [pc, #156]	; (8000ea0 <MX_GPIO_Init+0x4b0>)
 8000e04:	f000 fc9a 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : G7_Pin B2_Pin */
  GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8000e08:	2348      	movs	r3, #72	; 0x48
 8000e0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e14:	2300      	movs	r3, #0
 8000e16:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000e18:	230e      	movs	r3, #14
 8000e1a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e20:	4619      	mov	r1, r3
 8000e22:	481c      	ldr	r0, [pc, #112]	; (8000e94 <MX_GPIO_Init+0x4a4>)
 8000e24:	f000 fc8a 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : G3_Pin B4_Pin */
  GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8000e28:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e36:	2300      	movs	r3, #0
 8000e38:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000e3a:	2309      	movs	r3, #9
 8000e3c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e42:	4619      	mov	r1, r3
 8000e44:	4814      	ldr	r0, [pc, #80]	; (8000e98 <MX_GPIO_Init+0x4a8>)
 8000e46:	f000 fc79 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000e4a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000e4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e50:	2301      	movs	r3, #1
 8000e52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e60:	4619      	mov	r1, r3
 8000e62:	480d      	ldr	r0, [pc, #52]	; (8000e98 <MX_GPIO_Init+0x4a8>)
 8000e64:	f000 fc6a 	bl	800173c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8000e68:	2360      	movs	r3, #96	; 0x60
 8000e6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e74:	2303      	movs	r3, #3
 8000e76:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000e78:	230c      	movs	r3, #12
 8000e7a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e80:	4619      	mov	r1, r3
 8000e82:	4803      	ldr	r0, [pc, #12]	; (8000e90 <MX_GPIO_Init+0x4a0>)
 8000e84:	f000 fc5a 	bl	800173c <HAL_GPIO_Init>

}
 8000e88:	bf00      	nop
 8000e8a:	3738      	adds	r7, #56	; 0x38
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40020400 	.word	0x40020400
 8000e94:	40020c00 	.word	0x40020c00
 8000e98:	40021800 	.word	0x40021800
 8000e9c:	40020800 	.word	0x40020800
 8000ea0:	40020000 	.word	0x40020000

08000ea4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea8:	b672      	cpsid	i
}
 8000eaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eac:	e7fe      	b.n	8000eac <Error_Handler+0x8>
	...

08000eb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	607b      	str	r3, [r7, #4]
 8000eba:	4b10      	ldr	r3, [pc, #64]	; (8000efc <HAL_MspInit+0x4c>)
 8000ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ebe:	4a0f      	ldr	r2, [pc, #60]	; (8000efc <HAL_MspInit+0x4c>)
 8000ec0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ec4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ec6:	4b0d      	ldr	r3, [pc, #52]	; (8000efc <HAL_MspInit+0x4c>)
 8000ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	603b      	str	r3, [r7, #0]
 8000ed6:	4b09      	ldr	r3, [pc, #36]	; (8000efc <HAL_MspInit+0x4c>)
 8000ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eda:	4a08      	ldr	r2, [pc, #32]	; (8000efc <HAL_MspInit+0x4c>)
 8000edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ee2:	4b06      	ldr	r3, [pc, #24]	; (8000efc <HAL_MspInit+0x4c>)
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eea:	603b      	str	r3, [r7, #0]
 8000eec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000eee:	2007      	movs	r0, #7
 8000ef0:	f000 fbf0 	bl	80016d4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	40023800 	.word	0x40023800

08000f00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08a      	sub	sp, #40	; 0x28
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	f107 0314 	add.w	r3, r7, #20
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a19      	ldr	r2, [pc, #100]	; (8000f84 <HAL_UART_MspInit+0x84>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d12c      	bne.n	8000f7c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	613b      	str	r3, [r7, #16]
 8000f26:	4b18      	ldr	r3, [pc, #96]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f2a:	4a17      	ldr	r2, [pc, #92]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f2c:	f043 0310 	orr.w	r3, r3, #16
 8000f30:	6453      	str	r3, [r2, #68]	; 0x44
 8000f32:	4b15      	ldr	r3, [pc, #84]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f36:	f003 0310 	and.w	r3, r3, #16
 8000f3a:	613b      	str	r3, [r7, #16]
 8000f3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	4b11      	ldr	r3, [pc, #68]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	4a10      	ldr	r2, [pc, #64]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f48:	f043 0301 	orr.w	r3, r3, #1
 8000f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f4e:	4b0e      	ldr	r3, [pc, #56]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f52:	f003 0301 	and.w	r3, r3, #1
 8000f56:	60fb      	str	r3, [r7, #12]
 8000f58:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000f5a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000f5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f60:	2302      	movs	r3, #2
 8000f62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f6c:	2307      	movs	r3, #7
 8000f6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	4619      	mov	r1, r3
 8000f76:	4805      	ldr	r0, [pc, #20]	; (8000f8c <HAL_UART_MspInit+0x8c>)
 8000f78:	f000 fbe0 	bl	800173c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f7c:	bf00      	nop
 8000f7e:	3728      	adds	r7, #40	; 0x28
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40011000 	.word	0x40011000
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40020000 	.word	0x40020000

08000f90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f94:	e7fe      	b.n	8000f94 <NMI_Handler+0x4>

08000f96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f9a:	e7fe      	b.n	8000f9a <HardFault_Handler+0x4>

08000f9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <MemManage_Handler+0x4>

08000fa2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fa6:	e7fe      	b.n	8000fa6 <BusFault_Handler+0x4>

08000fa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fac:	e7fe      	b.n	8000fac <UsageFault_Handler+0x4>

08000fae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	e00a      	b.n	8000fe4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fce:	f3af 8000 	nop.w
 8000fd2:	4601      	mov	r1, r0
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	1c5a      	adds	r2, r3, #1
 8000fd8:	60ba      	str	r2, [r7, #8]
 8000fda:	b2ca      	uxtb	r2, r1
 8000fdc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	617b      	str	r3, [r7, #20]
 8000fe4:	697a      	ldr	r2, [r7, #20]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	dbf0      	blt.n	8000fce <_read+0x12>
  }

  return len;
 8000fec:	687b      	ldr	r3, [r7, #4]
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3718      	adds	r7, #24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ffe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001002:	4618      	mov	r0, r3
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr

0800100e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800100e:	b480      	push	{r7}
 8001010:	b083      	sub	sp, #12
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
 8001016:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800101e:	605a      	str	r2, [r3, #4]
  return 0;
 8001020:	2300      	movs	r3, #0
}
 8001022:	4618      	mov	r0, r3
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr

0800102e <_isatty>:

int _isatty(int file)
{
 800102e:	b480      	push	{r7}
 8001030:	b083      	sub	sp, #12
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001036:	2301      	movs	r3, #1
}
 8001038:	4618      	mov	r0, r3
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr

08001044 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001044:	b480      	push	{r7}
 8001046:	b085      	sub	sp, #20
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001050:	2300      	movs	r3, #0
}
 8001052:	4618      	mov	r0, r3
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
	...

08001060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001068:	4a14      	ldr	r2, [pc, #80]	; (80010bc <_sbrk+0x5c>)
 800106a:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <_sbrk+0x60>)
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001074:	4b13      	ldr	r3, [pc, #76]	; (80010c4 <_sbrk+0x64>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d102      	bne.n	8001082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800107c:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <_sbrk+0x64>)
 800107e:	4a12      	ldr	r2, [pc, #72]	; (80010c8 <_sbrk+0x68>)
 8001080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001082:	4b10      	ldr	r3, [pc, #64]	; (80010c4 <_sbrk+0x64>)
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4413      	add	r3, r2
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	429a      	cmp	r2, r3
 800108e:	d207      	bcs.n	80010a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001090:	f004 f88c 	bl	80051ac <__errno>
 8001094:	4603      	mov	r3, r0
 8001096:	220c      	movs	r2, #12
 8001098:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800109a:	f04f 33ff 	mov.w	r3, #4294967295
 800109e:	e009      	b.n	80010b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010a0:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <_sbrk+0x64>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010a6:	4b07      	ldr	r3, [pc, #28]	; (80010c4 <_sbrk+0x64>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4413      	add	r3, r2
 80010ae:	4a05      	ldr	r2, [pc, #20]	; (80010c4 <_sbrk+0x64>)
 80010b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010b2:	68fb      	ldr	r3, [r7, #12]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3718      	adds	r7, #24
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20030000 	.word	0x20030000
 80010c0:	00000400 	.word	0x00000400
 80010c4:	20000508 	.word	0x20000508
 80010c8:	2000cea0 	.word	0x2000cea0

080010cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010d0:	4b06      	ldr	r3, [pc, #24]	; (80010ec <SystemInit+0x20>)
 80010d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010d6:	4a05      	ldr	r2, [pc, #20]	; (80010ec <SystemInit+0x20>)
 80010d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	e000ed00 	.word	0xe000ed00

080010f0 <tm_main>:


/* Define main entry point.  */

void tm_main()
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0

    /* Initialize the test.  */
	printf("****This test is running on the STM32F429I Discovery with CMSIS_RTOS_v2 on top of ThreadX **** \n\r");
 80010f4:	4803      	ldr	r0, [pc, #12]	; (8001104 <tm_main+0x14>)
 80010f6:	f004 f899 	bl	800522c <iprintf>
    tm_initialize(tm_cooperative_scheduling_initialize);
 80010fa:	4803      	ldr	r0, [pc, #12]	; (8001108 <tm_main+0x18>)
 80010fc:	f000 f932 	bl	8001364 <tm_initialize>
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	08006510 	.word	0x08006510
 8001108:	0800110d 	.word	0x0800110d

0800110c <tm_cooperative_scheduling_initialize>:


/* Define the cooperative scheduling test initialization.  */

void  tm_cooperative_scheduling_initialize(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0

    /* Create all 5 threads at priority 3.  */
    tm_thread_create(0, 3, tm_cooperative_thread_0_entry);
 8001110:	4a18      	ldr	r2, [pc, #96]	; (8001174 <tm_cooperative_scheduling_initialize+0x68>)
 8001112:	2103      	movs	r1, #3
 8001114:	2000      	movs	r0, #0
 8001116:	f000 f935 	bl	8001384 <tm_thread_create>
    tm_thread_create(1, 3, tm_cooperative_thread_1_entry);
 800111a:	4a17      	ldr	r2, [pc, #92]	; (8001178 <tm_cooperative_scheduling_initialize+0x6c>)
 800111c:	2103      	movs	r1, #3
 800111e:	2001      	movs	r0, #1
 8001120:	f000 f930 	bl	8001384 <tm_thread_create>
    tm_thread_create(2, 3, tm_cooperative_thread_2_entry);
 8001124:	4a15      	ldr	r2, [pc, #84]	; (800117c <tm_cooperative_scheduling_initialize+0x70>)
 8001126:	2103      	movs	r1, #3
 8001128:	2002      	movs	r0, #2
 800112a:	f000 f92b 	bl	8001384 <tm_thread_create>
    tm_thread_create(3, 3, tm_cooperative_thread_3_entry);
 800112e:	4a14      	ldr	r2, [pc, #80]	; (8001180 <tm_cooperative_scheduling_initialize+0x74>)
 8001130:	2103      	movs	r1, #3
 8001132:	2003      	movs	r0, #3
 8001134:	f000 f926 	bl	8001384 <tm_thread_create>
    tm_thread_create(4, 3, tm_cooperative_thread_4_entry);
 8001138:	4a12      	ldr	r2, [pc, #72]	; (8001184 <tm_cooperative_scheduling_initialize+0x78>)
 800113a:	2103      	movs	r1, #3
 800113c:	2004      	movs	r0, #4
 800113e:	f000 f921 	bl	8001384 <tm_thread_create>

    /* Resume all 5 threads.  */
    tm_thread_resume(0);
 8001142:	2000      	movs	r0, #0
 8001144:	f000 f95e 	bl	8001404 <tm_thread_resume>
    tm_thread_resume(1);
 8001148:	2001      	movs	r0, #1
 800114a:	f000 f95b 	bl	8001404 <tm_thread_resume>
    tm_thread_resume(2);
 800114e:	2002      	movs	r0, #2
 8001150:	f000 f958 	bl	8001404 <tm_thread_resume>
    tm_thread_resume(3);
 8001154:	2003      	movs	r0, #3
 8001156:	f000 f955 	bl	8001404 <tm_thread_resume>
    tm_thread_resume(4);
 800115a:	2004      	movs	r0, #4
 800115c:	f000 f952 	bl	8001404 <tm_thread_resume>

    /* Create the reporting thread. It will preempt the other 
       threads and print out the test results.  */
    tm_thread_create(5, 12, tm_cooperative_thread_report);
 8001160:	4a09      	ldr	r2, [pc, #36]	; (8001188 <tm_cooperative_scheduling_initialize+0x7c>)
 8001162:	210c      	movs	r1, #12
 8001164:	2005      	movs	r0, #5
 8001166:	f000 f90d 	bl	8001384 <tm_thread_create>
    tm_thread_resume(5);
 800116a:	2005      	movs	r0, #5
 800116c:	f000 f94a 	bl	8001404 <tm_thread_resume>
}
 8001170:	bf00      	nop
 8001172:	bd80      	pop	{r7, pc}
 8001174:	0800118d 	.word	0x0800118d
 8001178:	080011a5 	.word	0x080011a5
 800117c:	080011bd 	.word	0x080011bd
 8001180:	080011d5 	.word	0x080011d5
 8001184:	080011ed 	.word	0x080011ed
 8001188:	08001205 	.word	0x08001205

0800118c <tm_cooperative_thread_0_entry>:


/* Define the first cooperative thread.  */
void  tm_cooperative_thread_0_entry(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0

    while(1)
    {
      
        /* Relinquish to all other threads at same priority.  */
        tm_thread_relinquish();
 8001190:	f000 f950 	bl	8001434 <tm_thread_relinquish>

        /* Increment this thread's counter.  */
        tm_cooperative_thread_0_counter++;
 8001194:	4b02      	ldr	r3, [pc, #8]	; (80011a0 <tm_cooperative_thread_0_entry+0x14>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	3301      	adds	r3, #1
 800119a:	4a01      	ldr	r2, [pc, #4]	; (80011a0 <tm_cooperative_thread_0_entry+0x14>)
 800119c:	6013      	str	r3, [r2, #0]
        tm_thread_relinquish();
 800119e:	e7f7      	b.n	8001190 <tm_cooperative_thread_0_entry+0x4>
 80011a0:	2000050c 	.word	0x2000050c

080011a4 <tm_cooperative_thread_1_entry>:
    }
}

/* Define the second cooperative thread.  */
void  tm_cooperative_thread_1_entry(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0

    while(1)
    {

        /* Relinquish to all other threads at same priority.  */
        tm_thread_relinquish();
 80011a8:	f000 f944 	bl	8001434 <tm_thread_relinquish>

        /* Increment this thread's counter.  */
        tm_cooperative_thread_1_counter++;
 80011ac:	4b02      	ldr	r3, [pc, #8]	; (80011b8 <tm_cooperative_thread_1_entry+0x14>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	3301      	adds	r3, #1
 80011b2:	4a01      	ldr	r2, [pc, #4]	; (80011b8 <tm_cooperative_thread_1_entry+0x14>)
 80011b4:	6013      	str	r3, [r2, #0]
        tm_thread_relinquish();
 80011b6:	e7f7      	b.n	80011a8 <tm_cooperative_thread_1_entry+0x4>
 80011b8:	20000510 	.word	0x20000510

080011bc <tm_cooperative_thread_2_entry>:
    }
}

/* Define the third cooperative thread.  */
void  tm_cooperative_thread_2_entry(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0

    while(1)
    {

        /* Relinquish to all other threads at same priority.  */
        tm_thread_relinquish();
 80011c0:	f000 f938 	bl	8001434 <tm_thread_relinquish>

        /* Increment this thread's counter.  */
        tm_cooperative_thread_2_counter++;
 80011c4:	4b02      	ldr	r3, [pc, #8]	; (80011d0 <tm_cooperative_thread_2_entry+0x14>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	3301      	adds	r3, #1
 80011ca:	4a01      	ldr	r2, [pc, #4]	; (80011d0 <tm_cooperative_thread_2_entry+0x14>)
 80011cc:	6013      	str	r3, [r2, #0]
        tm_thread_relinquish();
 80011ce:	e7f7      	b.n	80011c0 <tm_cooperative_thread_2_entry+0x4>
 80011d0:	20000514 	.word	0x20000514

080011d4 <tm_cooperative_thread_3_entry>:
}


/* Define the fourth cooperative thread.  */
void  tm_cooperative_thread_3_entry(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0

    while(1)
    {

        /* Relinquish to all other threads at same priority.  */
        tm_thread_relinquish();
 80011d8:	f000 f92c 	bl	8001434 <tm_thread_relinquish>

        /* Increment this thread's counter.  */
        tm_cooperative_thread_3_counter++;
 80011dc:	4b02      	ldr	r3, [pc, #8]	; (80011e8 <tm_cooperative_thread_3_entry+0x14>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	3301      	adds	r3, #1
 80011e2:	4a01      	ldr	r2, [pc, #4]	; (80011e8 <tm_cooperative_thread_3_entry+0x14>)
 80011e4:	6013      	str	r3, [r2, #0]
        tm_thread_relinquish();
 80011e6:	e7f7      	b.n	80011d8 <tm_cooperative_thread_3_entry+0x4>
 80011e8:	20000518 	.word	0x20000518

080011ec <tm_cooperative_thread_4_entry>:
}


/* Define the fifth cooperative thread.  */
void  tm_cooperative_thread_4_entry(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0

    while(1)
    {

        /* Relinquish to all other threads at same priority.  */
        tm_thread_relinquish();
 80011f0:	f000 f920 	bl	8001434 <tm_thread_relinquish>

        /* Increment this thread's counter.  */
        tm_cooperative_thread_4_counter++;
 80011f4:	4b02      	ldr	r3, [pc, #8]	; (8001200 <tm_cooperative_thread_4_entry+0x14>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	3301      	adds	r3, #1
 80011fa:	4a01      	ldr	r2, [pc, #4]	; (8001200 <tm_cooperative_thread_4_entry+0x14>)
 80011fc:	6013      	str	r3, [r2, #0]
        tm_thread_relinquish();
 80011fe:	e7f7      	b.n	80011f0 <tm_cooperative_thread_4_entry+0x4>
 8001200:	2000051c 	.word	0x2000051c

08001204 <tm_cooperative_thread_report>:
}


/* Define the cooperative test reporting thread.  */
void  tm_cooperative_thread_report(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
unsigned long   relative_time;
unsigned long   last_total;
unsigned long   average;

    /* Initialize the last total.  */
    last_total =  0;
 800120a:	2300      	movs	r3, #0
 800120c:	60bb      	str	r3, [r7, #8]

    /* Initialize the relative time.  */
    relative_time =  0;
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
    osThreadResume(tm_thread_array[5]);
 8001212:	4b45      	ldr	r3, [pc, #276]	; (8001328 <tm_cooperative_thread_report+0x124>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	4618      	mov	r0, r3
 8001218:	f001 fef0 	bl	8002ffc <osThreadResume>
    while(1)
    {

        /* Sleep to allow the test to run.  */
        tm_thread_sleep(TM_TEST_DURATION);
 800121c:	201e      	movs	r0, #30
 800121e:	f000 f90f 	bl	8001440 <tm_thread_sleep>

        /* Increment the relative time.  */
        relative_time =  relative_time + TM_TEST_DURATION;
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	331e      	adds	r3, #30
 8001226:	60fb      	str	r3, [r7, #12]

        /* Print results to the stdio window.  */
        printf("**** Thread-Metric Cooperative Scheduling Test **** Relative Time: %lu\n\r", relative_time);
 8001228:	68f9      	ldr	r1, [r7, #12]
 800122a:	4840      	ldr	r0, [pc, #256]	; (800132c <tm_cooperative_thread_report+0x128>)
 800122c:	f003 fffe 	bl	800522c <iprintf>

        /* Calculate the total of all the counters.  */
        total =  tm_cooperative_thread_0_counter + tm_cooperative_thread_1_counter + tm_cooperative_thread_2_counter
 8001230:	4b3f      	ldr	r3, [pc, #252]	; (8001330 <tm_cooperative_thread_report+0x12c>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	4b3f      	ldr	r3, [pc, #252]	; (8001334 <tm_cooperative_thread_report+0x130>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	441a      	add	r2, r3
 800123a:	4b3f      	ldr	r3, [pc, #252]	; (8001338 <tm_cooperative_thread_report+0x134>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	441a      	add	r2, r3
                    + tm_cooperative_thread_3_counter + tm_cooperative_thread_4_counter;
 8001240:	4b3e      	ldr	r3, [pc, #248]	; (800133c <tm_cooperative_thread_report+0x138>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	441a      	add	r2, r3
 8001246:	4b3e      	ldr	r3, [pc, #248]	; (8001340 <tm_cooperative_thread_report+0x13c>)
 8001248:	681b      	ldr	r3, [r3, #0]
        total =  tm_cooperative_thread_0_counter + tm_cooperative_thread_1_counter + tm_cooperative_thread_2_counter
 800124a:	4413      	add	r3, r2
 800124c:	607b      	str	r3, [r7, #4]

        /* Calculate the average of all the counters.  */
        average =  total/5;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a3c      	ldr	r2, [pc, #240]	; (8001344 <tm_cooperative_thread_report+0x140>)
 8001252:	fba2 2303 	umull	r2, r3, r2, r3
 8001256:	089b      	lsrs	r3, r3, #2
 8001258:	603b      	str	r3, [r7, #0]
		
		/* WCC - integrity check */
		printf("tm_cooperative_thread_0_counter: %d\n\r", tm_cooperative_thread_0_counter);
 800125a:	4b35      	ldr	r3, [pc, #212]	; (8001330 <tm_cooperative_thread_report+0x12c>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4619      	mov	r1, r3
 8001260:	4839      	ldr	r0, [pc, #228]	; (8001348 <tm_cooperative_thread_report+0x144>)
 8001262:	f003 ffe3 	bl	800522c <iprintf>
		printf("tm_cooperative_thread_1_counter: %d\n\r", tm_cooperative_thread_1_counter);
 8001266:	4b33      	ldr	r3, [pc, #204]	; (8001334 <tm_cooperative_thread_report+0x130>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4619      	mov	r1, r3
 800126c:	4837      	ldr	r0, [pc, #220]	; (800134c <tm_cooperative_thread_report+0x148>)
 800126e:	f003 ffdd 	bl	800522c <iprintf>
		printf("tm_cooperative_thread_2_counter: %d\n\r", tm_cooperative_thread_2_counter);
 8001272:	4b31      	ldr	r3, [pc, #196]	; (8001338 <tm_cooperative_thread_report+0x134>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4619      	mov	r1, r3
 8001278:	4835      	ldr	r0, [pc, #212]	; (8001350 <tm_cooperative_thread_report+0x14c>)
 800127a:	f003 ffd7 	bl	800522c <iprintf>
		printf("tm_cooperative_thread_3_counter: %d\n\r", tm_cooperative_thread_3_counter);
 800127e:	4b2f      	ldr	r3, [pc, #188]	; (800133c <tm_cooperative_thread_report+0x138>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4619      	mov	r1, r3
 8001284:	4833      	ldr	r0, [pc, #204]	; (8001354 <tm_cooperative_thread_report+0x150>)
 8001286:	f003 ffd1 	bl	800522c <iprintf>
		printf("tm_cooperative_thread_4_counter: %d\n\r", tm_cooperative_thread_4_counter);
 800128a:	4b2d      	ldr	r3, [pc, #180]	; (8001340 <tm_cooperative_thread_report+0x13c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4619      	mov	r1, r3
 8001290:	4831      	ldr	r0, [pc, #196]	; (8001358 <tm_cooperative_thread_report+0x154>)
 8001292:	f003 ffcb 	bl	800522c <iprintf>

        /* See if there are any errors.  */
        if ((tm_cooperative_thread_0_counter < (average - 1)) || 
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	1e5a      	subs	r2, r3, #1
 800129a:	4b25      	ldr	r3, [pc, #148]	; (8001330 <tm_cooperative_thread_report+0x12c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d835      	bhi.n	800130e <tm_cooperative_thread_report+0x10a>
            (tm_cooperative_thread_0_counter > (average + 1)) ||
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	1c5a      	adds	r2, r3, #1
 80012a6:	4b22      	ldr	r3, [pc, #136]	; (8001330 <tm_cooperative_thread_report+0x12c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
        if ((tm_cooperative_thread_0_counter < (average - 1)) || 
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d32f      	bcc.n	800130e <tm_cooperative_thread_report+0x10a>
            (tm_cooperative_thread_1_counter < (average - 1)) || 
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	1e5a      	subs	r2, r3, #1
 80012b2:	4b20      	ldr	r3, [pc, #128]	; (8001334 <tm_cooperative_thread_report+0x130>)
 80012b4:	681b      	ldr	r3, [r3, #0]
            (tm_cooperative_thread_0_counter > (average + 1)) ||
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d829      	bhi.n	800130e <tm_cooperative_thread_report+0x10a>
            (tm_cooperative_thread_1_counter > (average + 1)) ||
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	1c5a      	adds	r2, r3, #1
 80012be:	4b1d      	ldr	r3, [pc, #116]	; (8001334 <tm_cooperative_thread_report+0x130>)
 80012c0:	681b      	ldr	r3, [r3, #0]
            (tm_cooperative_thread_1_counter < (average - 1)) || 
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d323      	bcc.n	800130e <tm_cooperative_thread_report+0x10a>
            (tm_cooperative_thread_2_counter < (average - 1)) || 
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	1e5a      	subs	r2, r3, #1
 80012ca:	4b1b      	ldr	r3, [pc, #108]	; (8001338 <tm_cooperative_thread_report+0x134>)
 80012cc:	681b      	ldr	r3, [r3, #0]
            (tm_cooperative_thread_1_counter > (average + 1)) ||
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d81d      	bhi.n	800130e <tm_cooperative_thread_report+0x10a>
            (tm_cooperative_thread_2_counter > (average + 1)) ||
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	1c5a      	adds	r2, r3, #1
 80012d6:	4b18      	ldr	r3, [pc, #96]	; (8001338 <tm_cooperative_thread_report+0x134>)
 80012d8:	681b      	ldr	r3, [r3, #0]
            (tm_cooperative_thread_2_counter < (average - 1)) || 
 80012da:	429a      	cmp	r2, r3
 80012dc:	d317      	bcc.n	800130e <tm_cooperative_thread_report+0x10a>
            (tm_cooperative_thread_3_counter < (average - 1)) || 
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	1e5a      	subs	r2, r3, #1
 80012e2:	4b16      	ldr	r3, [pc, #88]	; (800133c <tm_cooperative_thread_report+0x138>)
 80012e4:	681b      	ldr	r3, [r3, #0]
            (tm_cooperative_thread_2_counter > (average + 1)) ||
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d811      	bhi.n	800130e <tm_cooperative_thread_report+0x10a>
            (tm_cooperative_thread_3_counter > (average + 1)) ||
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	1c5a      	adds	r2, r3, #1
 80012ee:	4b13      	ldr	r3, [pc, #76]	; (800133c <tm_cooperative_thread_report+0x138>)
 80012f0:	681b      	ldr	r3, [r3, #0]
            (tm_cooperative_thread_3_counter < (average - 1)) || 
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d30b      	bcc.n	800130e <tm_cooperative_thread_report+0x10a>
            (tm_cooperative_thread_4_counter < (average - 1)) || 
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	1e5a      	subs	r2, r3, #1
 80012fa:	4b11      	ldr	r3, [pc, #68]	; (8001340 <tm_cooperative_thread_report+0x13c>)
 80012fc:	681b      	ldr	r3, [r3, #0]
            (tm_cooperative_thread_3_counter > (average + 1)) ||
 80012fe:	429a      	cmp	r2, r3
 8001300:	d805      	bhi.n	800130e <tm_cooperative_thread_report+0x10a>
            (tm_cooperative_thread_4_counter > (average + 1)))
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	1c5a      	adds	r2, r3, #1
 8001306:	4b0e      	ldr	r3, [pc, #56]	; (8001340 <tm_cooperative_thread_report+0x13c>)
 8001308:	681b      	ldr	r3, [r3, #0]
            (tm_cooperative_thread_4_counter < (average - 1)) || 
 800130a:	429a      	cmp	r2, r3
 800130c:	d202      	bcs.n	8001314 <tm_cooperative_thread_report+0x110>
        {

            printf("ERROR: Invalid counter value(s). Cooperative counters should not be more that 1 different than the average!\n\r");
 800130e:	4813      	ldr	r0, [pc, #76]	; (800135c <tm_cooperative_thread_report+0x158>)
 8001310:	f003 ff8c 	bl	800522c <iprintf>
        }

        /* Show the time period total.  */
        printf("Time Period Total:  %lu\n\n\r", total - last_total);
 8001314:	687a      	ldr	r2, [r7, #4]
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	4619      	mov	r1, r3
 800131c:	4810      	ldr	r0, [pc, #64]	; (8001360 <tm_cooperative_thread_report+0x15c>)
 800131e:	f003 ff85 	bl	800522c <iprintf>

        /* Save the last total.  */
        last_total =  total;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	60bb      	str	r3, [r7, #8]
        tm_thread_sleep(TM_TEST_DURATION);
 8001326:	e779      	b.n	800121c <tm_cooperative_thread_report+0x18>
 8001328:	20000520 	.word	0x20000520
 800132c:	08006574 	.word	0x08006574
 8001330:	2000050c 	.word	0x2000050c
 8001334:	20000510 	.word	0x20000510
 8001338:	20000514 	.word	0x20000514
 800133c:	20000518 	.word	0x20000518
 8001340:	2000051c 	.word	0x2000051c
 8001344:	cccccccd 	.word	0xcccccccd
 8001348:	080065c0 	.word	0x080065c0
 800134c:	080065e8 	.word	0x080065e8
 8001350:	08006610 	.word	0x08006610
 8001354:	08006638 	.word	0x08006638
 8001358:	08006660 	.word	0x08006660
 800135c:	08006688 	.word	0x08006688
 8001360:	080066f8 	.word	0x080066f8

08001364 <tm_initialize>:


/* This function called from main performs basic RTOS initialization,
   calls the test initialization function, and then starts the RTOS function. */
void tm_initialize(void (*test_initialization_function)(void))
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
    /* Save the test initialization function. */
    tm_initialization_function = test_initialization_function;
 800136c:	4a04      	ldr	r2, [pc, #16]	; (8001380 <tm_initialize+0x1c>)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6013      	str	r3, [r2, #0]

    /* Call the previously defined initialization function. */
    (tm_initialization_function)();
 8001372:	4b03      	ldr	r3, [pc, #12]	; (8001380 <tm_initialize+0x1c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4798      	blx	r3
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20000548 	.word	0x20000548

08001384 <tm_thread_create>:
/* This function takes a thread ID and priority and attempts to create the
   file in the underlying RTOS. Valid priorities range from 1 through 255,
   where 1 is the highest priority and 255 is the lowest. If successful,
   the function should return TM_SUCCESS. Otherwise, TM_ERROR should be returned. */
int tm_thread_create(int thread_id, int priority, void (*entry_function)(void))
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b0a6      	sub	sp, #152	; 0x98
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	60b9      	str	r1, [r7, #8]
 800138e:	607a      	str	r2, [r7, #4]
	// Remember the actual thread entry.
	   // tm_thread_entry_functions[thread_id] = entry_function;
	    char str[100];
	    sprintf(str, "%d",thread_id);
 8001390:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001394:	68fa      	ldr	r2, [r7, #12]
 8001396:	4919      	ldr	r1, [pc, #100]	; (80013fc <tm_thread_create+0x78>)
 8001398:	4618      	mov	r0, r3
 800139a:	f003 ff5f 	bl	800525c <siprintf>

	    // Create the thread under CMSIS-RTOS.
	    osThreadAttr_t thread_attr = {
 800139e:	f107 0310 	add.w	r3, r7, #16
 80013a2:	2224      	movs	r2, #36	; 0x24
 80013a4:	2100      	movs	r1, #0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f003 ff38 	bl	800521c <memset>
 80013ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80013b0:	613b      	str	r3, [r7, #16]
 80013b2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013b6:	627b      	str	r3, [r7, #36]	; 0x24
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	62bb      	str	r3, [r7, #40]	; 0x28
	        .name = str,
	        //.stack_mem = tm_thread_stack_area[thread_id],
	        .stack_size = 3*1024,
	        .priority = priority
	    };
	    tm_thread_array[thread_id] = osThreadNew((osThreadFunc_t)entry_function, NULL, &thread_attr);
 80013bc:	f107 0310 	add.w	r3, r7, #16
 80013c0:	461a      	mov	r2, r3
 80013c2:	2100      	movs	r1, #0
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f001 fce0 	bl	8002d8a <osThreadNew>
 80013ca:	4602      	mov	r2, r0
 80013cc:	490c      	ldr	r1, [pc, #48]	; (8001400 <tm_thread_create+0x7c>)
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	    // Determine if the thread create was successful.
	    if (tm_thread_array[thread_id] != NULL)
 80013d4:	4a0a      	ldr	r2, [pc, #40]	; (8001400 <tm_thread_create+0x7c>)
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d008      	beq.n	80013f2 <tm_thread_create+0x6e>
	    {
	    	osThreadSuspend(tm_thread_array[thread_id]);
 80013e0:	4a07      	ldr	r2, [pc, #28]	; (8001400 <tm_thread_create+0x7c>)
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f001 fdd7 	bl	8002f9c <osThreadSuspend>

	    	return TM_SUCCESS;
 80013ee:	2300      	movs	r3, #0
 80013f0:	e000      	b.n	80013f4 <tm_thread_create+0x70>
	    }

	    else
	    {

	    	 return TM_ERROR;
 80013f2:	2301      	movs	r3, #1
	    }
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3798      	adds	r7, #152	; 0x98
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	08006714 	.word	0x08006714
 8001400:	20000520 	.word	0x20000520

08001404 <tm_thread_resume>:


/* This function resumes the specified thread.  If successful, the function should
   return TM_SUCCESS. Otherwise, TM_ERROR should be returned.  */
int tm_thread_resume(int thread_id)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
    /* Resume the thread with the specified ID. */
    if (osThreadResume(tm_thread_array[thread_id]) == osOK) {
 800140c:	4a08      	ldr	r2, [pc, #32]	; (8001430 <tm_thread_resume+0x2c>)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001414:	4618      	mov	r0, r3
 8001416:	f001 fdf1 	bl	8002ffc <osThreadResume>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d101      	bne.n	8001424 <tm_thread_resume+0x20>
        /* Thread resume successful. */
        return TM_SUCCESS;
 8001420:	2300      	movs	r3, #0
 8001422:	e000      	b.n	8001426 <tm_thread_resume+0x22>

    }
    /* Thread resume failed. */
    return TM_ERROR;
 8001424:	2301      	movs	r3, #1
}
 8001426:	4618      	mov	r0, r3
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000520 	.word	0x20000520

08001434 <tm_thread_relinquish>:


/* This function relinquishes to other ready threads at the same
   priority.  */
void tm_thread_relinquish(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	osThreadYield();
 8001438:	f001 fd99 	bl	8002f6e <osThreadYield>
}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}

08001440 <tm_thread_sleep>:

/* This function suspends the specified thread for the specified number
   of seconds.  If successful, the function should return TM_SUCCESS.
   Otherwise, TM_ERROR should be returned.  */
void tm_thread_sleep(int seconds)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
	 osDelay(seconds * 100);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2264      	movs	r2, #100	; 0x64
 800144c:	fb02 f303 	mul.w	r3, r2, r3
 8001450:	4618      	mov	r0, r3
 8001452:	f001 fc7f 	bl	8002d54 <osDelay>
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
	...

08001460 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001460:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001498 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001464:	480d      	ldr	r0, [pc, #52]	; (800149c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001466:	490e      	ldr	r1, [pc, #56]	; (80014a0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001468:	4a0e      	ldr	r2, [pc, #56]	; (80014a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800146a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800146c:	e002      	b.n	8001474 <LoopCopyDataInit>

0800146e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800146e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001470:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001472:	3304      	adds	r3, #4

08001474 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001474:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001476:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001478:	d3f9      	bcc.n	800146e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147a:	4a0b      	ldr	r2, [pc, #44]	; (80014a8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800147c:	4c0b      	ldr	r4, [pc, #44]	; (80014ac <LoopFillZerobss+0x26>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001480:	e001      	b.n	8001486 <LoopFillZerobss>

08001482 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001482:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001484:	3204      	adds	r2, #4

08001486 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001486:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001488:	d3fb      	bcc.n	8001482 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800148a:	f7ff fe1f 	bl	80010cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800148e:	f003 fe93 	bl	80051b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001492:	f7ff fa03 	bl	800089c <main>
  bx  lr    
 8001496:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001498:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800149c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014a0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80014a4:	08006820 	.word	0x08006820
  ldr r2, =_sbss
 80014a8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80014ac:	2000ce9c 	.word	0x2000ce9c

080014b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014b0:	e7fe      	b.n	80014b0 <ADC_IRQHandler>
	...

080014b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014b8:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <HAL_Init+0x40>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a0d      	ldr	r2, [pc, #52]	; (80014f4 <HAL_Init+0x40>)
 80014be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014c4:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <HAL_Init+0x40>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a0a      	ldr	r2, [pc, #40]	; (80014f4 <HAL_Init+0x40>)
 80014ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014d0:	4b08      	ldr	r3, [pc, #32]	; (80014f4 <HAL_Init+0x40>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a07      	ldr	r2, [pc, #28]	; (80014f4 <HAL_Init+0x40>)
 80014d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014dc:	2003      	movs	r0, #3
 80014de:	f000 f8f9 	bl	80016d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014e2:	2000      	movs	r0, #0
 80014e4:	f000 f808 	bl	80014f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014e8:	f7ff fce2 	bl	8000eb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	40023c00 	.word	0x40023c00

080014f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001500:	4b12      	ldr	r3, [pc, #72]	; (800154c <HAL_InitTick+0x54>)
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	4b12      	ldr	r3, [pc, #72]	; (8001550 <HAL_InitTick+0x58>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	4619      	mov	r1, r3
 800150a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800150e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001512:	fbb2 f3f3 	udiv	r3, r2, r3
 8001516:	4618      	mov	r0, r3
 8001518:	f000 f903 	bl	8001722 <HAL_SYSTICK_Config>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e00e      	b.n	8001544 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2b0f      	cmp	r3, #15
 800152a:	d80a      	bhi.n	8001542 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800152c:	2200      	movs	r2, #0
 800152e:	6879      	ldr	r1, [r7, #4]
 8001530:	f04f 30ff 	mov.w	r0, #4294967295
 8001534:	f000 f8d9 	bl	80016ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001538:	4a06      	ldr	r2, [pc, #24]	; (8001554 <HAL_InitTick+0x5c>)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800153e:	2300      	movs	r3, #0
 8001540:	e000      	b.n	8001544 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
}
 8001544:	4618      	mov	r0, r3
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	20000000 	.word	0x20000000
 8001550:	20000008 	.word	0x20000008
 8001554:	20000004 	.word	0x20000004

08001558 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  return uwTick;
 800155c:	4b03      	ldr	r3, [pc, #12]	; (800156c <HAL_GetTick+0x14>)
 800155e:	681b      	ldr	r3, [r3, #0]
}
 8001560:	4618      	mov	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	2000054c 	.word	0x2000054c

08001570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f003 0307 	and.w	r3, r3, #7
 800157e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001586:	68ba      	ldr	r2, [r7, #8]
 8001588:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800158c:	4013      	ands	r3, r2
 800158e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001598:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800159c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015a2:	4a04      	ldr	r2, [pc, #16]	; (80015b4 <__NVIC_SetPriorityGrouping+0x44>)
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	60d3      	str	r3, [r2, #12]
}
 80015a8:	bf00      	nop
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015bc:	4b04      	ldr	r3, [pc, #16]	; (80015d0 <__NVIC_GetPriorityGrouping+0x18>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	0a1b      	lsrs	r3, r3, #8
 80015c2:	f003 0307 	and.w	r3, r3, #7
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr
 80015d0:	e000ed00 	.word	0xe000ed00

080015d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	6039      	str	r1, [r7, #0]
 80015de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	db0a      	blt.n	80015fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	490c      	ldr	r1, [pc, #48]	; (8001620 <__NVIC_SetPriority+0x4c>)
 80015ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f2:	0112      	lsls	r2, r2, #4
 80015f4:	b2d2      	uxtb	r2, r2
 80015f6:	440b      	add	r3, r1
 80015f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015fc:	e00a      	b.n	8001614 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	b2da      	uxtb	r2, r3
 8001602:	4908      	ldr	r1, [pc, #32]	; (8001624 <__NVIC_SetPriority+0x50>)
 8001604:	79fb      	ldrb	r3, [r7, #7]
 8001606:	f003 030f 	and.w	r3, r3, #15
 800160a:	3b04      	subs	r3, #4
 800160c:	0112      	lsls	r2, r2, #4
 800160e:	b2d2      	uxtb	r2, r2
 8001610:	440b      	add	r3, r1
 8001612:	761a      	strb	r2, [r3, #24]
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	e000e100 	.word	0xe000e100
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001628:	b480      	push	{r7}
 800162a:	b089      	sub	sp, #36	; 0x24
 800162c:	af00      	add	r7, sp, #0
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	60b9      	str	r1, [r7, #8]
 8001632:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	f1c3 0307 	rsb	r3, r3, #7
 8001642:	2b04      	cmp	r3, #4
 8001644:	bf28      	it	cs
 8001646:	2304      	movcs	r3, #4
 8001648:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	3304      	adds	r3, #4
 800164e:	2b06      	cmp	r3, #6
 8001650:	d902      	bls.n	8001658 <NVIC_EncodePriority+0x30>
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	3b03      	subs	r3, #3
 8001656:	e000      	b.n	800165a <NVIC_EncodePriority+0x32>
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800165c:	f04f 32ff 	mov.w	r2, #4294967295
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	43da      	mvns	r2, r3
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	401a      	ands	r2, r3
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001670:	f04f 31ff 	mov.w	r1, #4294967295
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	fa01 f303 	lsl.w	r3, r1, r3
 800167a:	43d9      	mvns	r1, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001680:	4313      	orrs	r3, r2
         );
}
 8001682:	4618      	mov	r0, r3
 8001684:	3724      	adds	r7, #36	; 0x24
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
	...

08001690 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	3b01      	subs	r3, #1
 800169c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016a0:	d301      	bcc.n	80016a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016a2:	2301      	movs	r3, #1
 80016a4:	e00f      	b.n	80016c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016a6:	4a0a      	ldr	r2, [pc, #40]	; (80016d0 <SysTick_Config+0x40>)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3b01      	subs	r3, #1
 80016ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ae:	210f      	movs	r1, #15
 80016b0:	f04f 30ff 	mov.w	r0, #4294967295
 80016b4:	f7ff ff8e 	bl	80015d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b8:	4b05      	ldr	r3, [pc, #20]	; (80016d0 <SysTick_Config+0x40>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016be:	4b04      	ldr	r3, [pc, #16]	; (80016d0 <SysTick_Config+0x40>)
 80016c0:	2207      	movs	r2, #7
 80016c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	e000e010 	.word	0xe000e010

080016d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f7ff ff47 	bl	8001570 <__NVIC_SetPriorityGrouping>
}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b086      	sub	sp, #24
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	4603      	mov	r3, r0
 80016f2:	60b9      	str	r1, [r7, #8]
 80016f4:	607a      	str	r2, [r7, #4]
 80016f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016f8:	2300      	movs	r3, #0
 80016fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016fc:	f7ff ff5c 	bl	80015b8 <__NVIC_GetPriorityGrouping>
 8001700:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	68b9      	ldr	r1, [r7, #8]
 8001706:	6978      	ldr	r0, [r7, #20]
 8001708:	f7ff ff8e 	bl	8001628 <NVIC_EncodePriority>
 800170c:	4602      	mov	r2, r0
 800170e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001712:	4611      	mov	r1, r2
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff ff5d 	bl	80015d4 <__NVIC_SetPriority>
}
 800171a:	bf00      	nop
 800171c:	3718      	adds	r7, #24
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7ff ffb0 	bl	8001690 <SysTick_Config>
 8001730:	4603      	mov	r3, r0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800173c:	b480      	push	{r7}
 800173e:	b089      	sub	sp, #36	; 0x24
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001746:	2300      	movs	r3, #0
 8001748:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800174a:	2300      	movs	r3, #0
 800174c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800174e:	2300      	movs	r3, #0
 8001750:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001752:	2300      	movs	r3, #0
 8001754:	61fb      	str	r3, [r7, #28]
 8001756:	e177      	b.n	8001a48 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001758:	2201      	movs	r2, #1
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	697a      	ldr	r2, [r7, #20]
 8001768:	4013      	ands	r3, r2
 800176a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	429a      	cmp	r2, r3
 8001772:	f040 8166 	bne.w	8001a42 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	f003 0303 	and.w	r3, r3, #3
 800177e:	2b01      	cmp	r3, #1
 8001780:	d005      	beq.n	800178e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800178a:	2b02      	cmp	r3, #2
 800178c:	d130      	bne.n	80017f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	2203      	movs	r2, #3
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	43db      	mvns	r3, r3
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	4013      	ands	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	68da      	ldr	r2, [r3, #12]
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017c4:	2201      	movs	r2, #1
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	43db      	mvns	r3, r3
 80017ce:	69ba      	ldr	r2, [r7, #24]
 80017d0:	4013      	ands	r3, r2
 80017d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	091b      	lsrs	r3, r3, #4
 80017da:	f003 0201 	and.w	r2, r3, #1
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	69ba      	ldr	r2, [r7, #24]
 80017e6:	4313      	orrs	r3, r2
 80017e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f003 0303 	and.w	r3, r3, #3
 80017f8:	2b03      	cmp	r3, #3
 80017fa:	d017      	beq.n	800182c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	2203      	movs	r2, #3
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	4013      	ands	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	689a      	ldr	r2, [r3, #8]
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	4313      	orrs	r3, r2
 8001824:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	69ba      	ldr	r2, [r7, #24]
 800182a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f003 0303 	and.w	r3, r3, #3
 8001834:	2b02      	cmp	r3, #2
 8001836:	d123      	bne.n	8001880 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	08da      	lsrs	r2, r3, #3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	3208      	adds	r2, #8
 8001840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001844:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	f003 0307 	and.w	r3, r3, #7
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	220f      	movs	r2, #15
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	43db      	mvns	r3, r3
 8001856:	69ba      	ldr	r2, [r7, #24]
 8001858:	4013      	ands	r3, r2
 800185a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	691a      	ldr	r2, [r3, #16]
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	f003 0307 	and.w	r3, r3, #7
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	fa02 f303 	lsl.w	r3, r2, r3
 800186c:	69ba      	ldr	r2, [r7, #24]
 800186e:	4313      	orrs	r3, r2
 8001870:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	08da      	lsrs	r2, r3, #3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3208      	adds	r2, #8
 800187a:	69b9      	ldr	r1, [r7, #24]
 800187c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	2203      	movs	r2, #3
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	43db      	mvns	r3, r3
 8001892:	69ba      	ldr	r2, [r7, #24]
 8001894:	4013      	ands	r3, r2
 8001896:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 0203 	and.w	r2, r3, #3
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	4313      	orrs	r3, r2
 80018ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	69ba      	ldr	r2, [r7, #24]
 80018b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f000 80c0 	beq.w	8001a42 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	4b66      	ldr	r3, [pc, #408]	; (8001a60 <HAL_GPIO_Init+0x324>)
 80018c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ca:	4a65      	ldr	r2, [pc, #404]	; (8001a60 <HAL_GPIO_Init+0x324>)
 80018cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018d0:	6453      	str	r3, [r2, #68]	; 0x44
 80018d2:	4b63      	ldr	r3, [pc, #396]	; (8001a60 <HAL_GPIO_Init+0x324>)
 80018d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018de:	4a61      	ldr	r2, [pc, #388]	; (8001a64 <HAL_GPIO_Init+0x328>)
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	089b      	lsrs	r3, r3, #2
 80018e4:	3302      	adds	r3, #2
 80018e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	f003 0303 	and.w	r3, r3, #3
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	220f      	movs	r2, #15
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	43db      	mvns	r3, r3
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	4013      	ands	r3, r2
 8001900:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a58      	ldr	r2, [pc, #352]	; (8001a68 <HAL_GPIO_Init+0x32c>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d037      	beq.n	800197a <HAL_GPIO_Init+0x23e>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a57      	ldr	r2, [pc, #348]	; (8001a6c <HAL_GPIO_Init+0x330>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d031      	beq.n	8001976 <HAL_GPIO_Init+0x23a>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a56      	ldr	r2, [pc, #344]	; (8001a70 <HAL_GPIO_Init+0x334>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d02b      	beq.n	8001972 <HAL_GPIO_Init+0x236>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a55      	ldr	r2, [pc, #340]	; (8001a74 <HAL_GPIO_Init+0x338>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d025      	beq.n	800196e <HAL_GPIO_Init+0x232>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a54      	ldr	r2, [pc, #336]	; (8001a78 <HAL_GPIO_Init+0x33c>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d01f      	beq.n	800196a <HAL_GPIO_Init+0x22e>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a53      	ldr	r2, [pc, #332]	; (8001a7c <HAL_GPIO_Init+0x340>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d019      	beq.n	8001966 <HAL_GPIO_Init+0x22a>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a52      	ldr	r2, [pc, #328]	; (8001a80 <HAL_GPIO_Init+0x344>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d013      	beq.n	8001962 <HAL_GPIO_Init+0x226>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a51      	ldr	r2, [pc, #324]	; (8001a84 <HAL_GPIO_Init+0x348>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d00d      	beq.n	800195e <HAL_GPIO_Init+0x222>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a50      	ldr	r2, [pc, #320]	; (8001a88 <HAL_GPIO_Init+0x34c>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d007      	beq.n	800195a <HAL_GPIO_Init+0x21e>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a4f      	ldr	r2, [pc, #316]	; (8001a8c <HAL_GPIO_Init+0x350>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d101      	bne.n	8001956 <HAL_GPIO_Init+0x21a>
 8001952:	2309      	movs	r3, #9
 8001954:	e012      	b.n	800197c <HAL_GPIO_Init+0x240>
 8001956:	230a      	movs	r3, #10
 8001958:	e010      	b.n	800197c <HAL_GPIO_Init+0x240>
 800195a:	2308      	movs	r3, #8
 800195c:	e00e      	b.n	800197c <HAL_GPIO_Init+0x240>
 800195e:	2307      	movs	r3, #7
 8001960:	e00c      	b.n	800197c <HAL_GPIO_Init+0x240>
 8001962:	2306      	movs	r3, #6
 8001964:	e00a      	b.n	800197c <HAL_GPIO_Init+0x240>
 8001966:	2305      	movs	r3, #5
 8001968:	e008      	b.n	800197c <HAL_GPIO_Init+0x240>
 800196a:	2304      	movs	r3, #4
 800196c:	e006      	b.n	800197c <HAL_GPIO_Init+0x240>
 800196e:	2303      	movs	r3, #3
 8001970:	e004      	b.n	800197c <HAL_GPIO_Init+0x240>
 8001972:	2302      	movs	r3, #2
 8001974:	e002      	b.n	800197c <HAL_GPIO_Init+0x240>
 8001976:	2301      	movs	r3, #1
 8001978:	e000      	b.n	800197c <HAL_GPIO_Init+0x240>
 800197a:	2300      	movs	r3, #0
 800197c:	69fa      	ldr	r2, [r7, #28]
 800197e:	f002 0203 	and.w	r2, r2, #3
 8001982:	0092      	lsls	r2, r2, #2
 8001984:	4093      	lsls	r3, r2
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	4313      	orrs	r3, r2
 800198a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800198c:	4935      	ldr	r1, [pc, #212]	; (8001a64 <HAL_GPIO_Init+0x328>)
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	089b      	lsrs	r3, r3, #2
 8001992:	3302      	adds	r3, #2
 8001994:	69ba      	ldr	r2, [r7, #24]
 8001996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800199a:	4b3d      	ldr	r3, [pc, #244]	; (8001a90 <HAL_GPIO_Init+0x354>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	43db      	mvns	r3, r3
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	4013      	ands	r3, r2
 80019a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d003      	beq.n	80019be <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019be:	4a34      	ldr	r2, [pc, #208]	; (8001a90 <HAL_GPIO_Init+0x354>)
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019c4:	4b32      	ldr	r3, [pc, #200]	; (8001a90 <HAL_GPIO_Init+0x354>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	43db      	mvns	r3, r3
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	4013      	ands	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d003      	beq.n	80019e8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80019e0:	69ba      	ldr	r2, [r7, #24]
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019e8:	4a29      	ldr	r2, [pc, #164]	; (8001a90 <HAL_GPIO_Init+0x354>)
 80019ea:	69bb      	ldr	r3, [r7, #24]
 80019ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019ee:	4b28      	ldr	r3, [pc, #160]	; (8001a90 <HAL_GPIO_Init+0x354>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	43db      	mvns	r3, r3
 80019f8:	69ba      	ldr	r2, [r7, #24]
 80019fa:	4013      	ands	r3, r2
 80019fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d003      	beq.n	8001a12 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001a0a:	69ba      	ldr	r2, [r7, #24]
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a12:	4a1f      	ldr	r2, [pc, #124]	; (8001a90 <HAL_GPIO_Init+0x354>)
 8001a14:	69bb      	ldr	r3, [r7, #24]
 8001a16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a18:	4b1d      	ldr	r3, [pc, #116]	; (8001a90 <HAL_GPIO_Init+0x354>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	43db      	mvns	r3, r3
 8001a22:	69ba      	ldr	r2, [r7, #24]
 8001a24:	4013      	ands	r3, r2
 8001a26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d003      	beq.n	8001a3c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a3c:	4a14      	ldr	r2, [pc, #80]	; (8001a90 <HAL_GPIO_Init+0x354>)
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	3301      	adds	r3, #1
 8001a46:	61fb      	str	r3, [r7, #28]
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	2b0f      	cmp	r3, #15
 8001a4c:	f67f ae84 	bls.w	8001758 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a50:	bf00      	nop
 8001a52:	bf00      	nop
 8001a54:	3724      	adds	r7, #36	; 0x24
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	40023800 	.word	0x40023800
 8001a64:	40013800 	.word	0x40013800
 8001a68:	40020000 	.word	0x40020000
 8001a6c:	40020400 	.word	0x40020400
 8001a70:	40020800 	.word	0x40020800
 8001a74:	40020c00 	.word	0x40020c00
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	40021400 	.word	0x40021400
 8001a80:	40021800 	.word	0x40021800
 8001a84:	40021c00 	.word	0x40021c00
 8001a88:	40022000 	.word	0x40022000
 8001a8c:	40022400 	.word	0x40022400
 8001a90:	40013c00 	.word	0x40013c00

08001a94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	807b      	strh	r3, [r7, #2]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001aa4:	787b      	ldrb	r3, [r7, #1]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d003      	beq.n	8001ab2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001aaa:	887a      	ldrh	r2, [r7, #2]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ab0:	e003      	b.n	8001aba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ab2:	887b      	ldrh	r3, [r7, #2]
 8001ab4:	041a      	lsls	r2, r3, #16
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	619a      	str	r2, [r3, #24]
}
 8001aba:	bf00      	nop
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
	...

08001ac8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d101      	bne.n	8001ada <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e267      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d075      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ae6:	4b88      	ldr	r3, [pc, #544]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f003 030c 	and.w	r3, r3, #12
 8001aee:	2b04      	cmp	r3, #4
 8001af0:	d00c      	beq.n	8001b0c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001af2:	4b85      	ldr	r3, [pc, #532]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001afa:	2b08      	cmp	r3, #8
 8001afc:	d112      	bne.n	8001b24 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001afe:	4b82      	ldr	r3, [pc, #520]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b0a:	d10b      	bne.n	8001b24 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b0c:	4b7e      	ldr	r3, [pc, #504]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d05b      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x108>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d157      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e242      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b2c:	d106      	bne.n	8001b3c <HAL_RCC_OscConfig+0x74>
 8001b2e:	4b76      	ldr	r3, [pc, #472]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a75      	ldr	r2, [pc, #468]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b38:	6013      	str	r3, [r2, #0]
 8001b3a:	e01d      	b.n	8001b78 <HAL_RCC_OscConfig+0xb0>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b44:	d10c      	bne.n	8001b60 <HAL_RCC_OscConfig+0x98>
 8001b46:	4b70      	ldr	r3, [pc, #448]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a6f      	ldr	r2, [pc, #444]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001b4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b50:	6013      	str	r3, [r2, #0]
 8001b52:	4b6d      	ldr	r3, [pc, #436]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a6c      	ldr	r2, [pc, #432]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	e00b      	b.n	8001b78 <HAL_RCC_OscConfig+0xb0>
 8001b60:	4b69      	ldr	r3, [pc, #420]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a68      	ldr	r2, [pc, #416]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b6a:	6013      	str	r3, [r2, #0]
 8001b6c:	4b66      	ldr	r3, [pc, #408]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a65      	ldr	r2, [pc, #404]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d013      	beq.n	8001ba8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b80:	f7ff fcea 	bl	8001558 <HAL_GetTick>
 8001b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b88:	f7ff fce6 	bl	8001558 <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b64      	cmp	r3, #100	; 0x64
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e207      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b9a:	4b5b      	ldr	r3, [pc, #364]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d0f0      	beq.n	8001b88 <HAL_RCC_OscConfig+0xc0>
 8001ba6:	e014      	b.n	8001bd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba8:	f7ff fcd6 	bl	8001558 <HAL_GetTick>
 8001bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bae:	e008      	b.n	8001bc2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bb0:	f7ff fcd2 	bl	8001558 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	2b64      	cmp	r3, #100	; 0x64
 8001bbc:	d901      	bls.n	8001bc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e1f3      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bc2:	4b51      	ldr	r3, [pc, #324]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d1f0      	bne.n	8001bb0 <HAL_RCC_OscConfig+0xe8>
 8001bce:	e000      	b.n	8001bd2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d063      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bde:	4b4a      	ldr	r3, [pc, #296]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f003 030c 	and.w	r3, r3, #12
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d00b      	beq.n	8001c02 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bea:	4b47      	ldr	r3, [pc, #284]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bf2:	2b08      	cmp	r3, #8
 8001bf4:	d11c      	bne.n	8001c30 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bf6:	4b44      	ldr	r3, [pc, #272]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d116      	bne.n	8001c30 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c02:	4b41      	ldr	r3, [pc, #260]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0302 	and.w	r3, r3, #2
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d005      	beq.n	8001c1a <HAL_RCC_OscConfig+0x152>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d001      	beq.n	8001c1a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e1c7      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c1a:	4b3b      	ldr	r3, [pc, #236]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	691b      	ldr	r3, [r3, #16]
 8001c26:	00db      	lsls	r3, r3, #3
 8001c28:	4937      	ldr	r1, [pc, #220]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c2e:	e03a      	b.n	8001ca6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d020      	beq.n	8001c7a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c38:	4b34      	ldr	r3, [pc, #208]	; (8001d0c <HAL_RCC_OscConfig+0x244>)
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c3e:	f7ff fc8b 	bl	8001558 <HAL_GetTick>
 8001c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c44:	e008      	b.n	8001c58 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c46:	f7ff fc87 	bl	8001558 <HAL_GetTick>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d901      	bls.n	8001c58 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e1a8      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c58:	4b2b      	ldr	r3, [pc, #172]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0302 	and.w	r3, r3, #2
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d0f0      	beq.n	8001c46 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c64:	4b28      	ldr	r3, [pc, #160]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	691b      	ldr	r3, [r3, #16]
 8001c70:	00db      	lsls	r3, r3, #3
 8001c72:	4925      	ldr	r1, [pc, #148]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001c74:	4313      	orrs	r3, r2
 8001c76:	600b      	str	r3, [r1, #0]
 8001c78:	e015      	b.n	8001ca6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c7a:	4b24      	ldr	r3, [pc, #144]	; (8001d0c <HAL_RCC_OscConfig+0x244>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c80:	f7ff fc6a 	bl	8001558 <HAL_GetTick>
 8001c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c86:	e008      	b.n	8001c9a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c88:	f7ff fc66 	bl	8001558 <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d901      	bls.n	8001c9a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e187      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c9a:	4b1b      	ldr	r3, [pc, #108]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0302 	and.w	r3, r3, #2
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d1f0      	bne.n	8001c88 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0308 	and.w	r3, r3, #8
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d036      	beq.n	8001d20 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	695b      	ldr	r3, [r3, #20]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d016      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cba:	4b15      	ldr	r3, [pc, #84]	; (8001d10 <HAL_RCC_OscConfig+0x248>)
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cc0:	f7ff fc4a 	bl	8001558 <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cc6:	e008      	b.n	8001cda <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cc8:	f7ff fc46 	bl	8001558 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e167      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cda:	4b0b      	ldr	r3, [pc, #44]	; (8001d08 <HAL_RCC_OscConfig+0x240>)
 8001cdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cde:	f003 0302 	and.w	r3, r3, #2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d0f0      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x200>
 8001ce6:	e01b      	b.n	8001d20 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ce8:	4b09      	ldr	r3, [pc, #36]	; (8001d10 <HAL_RCC_OscConfig+0x248>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cee:	f7ff fc33 	bl	8001558 <HAL_GetTick>
 8001cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cf4:	e00e      	b.n	8001d14 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cf6:	f7ff fc2f 	bl	8001558 <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d907      	bls.n	8001d14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d04:	2303      	movs	r3, #3
 8001d06:	e150      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	42470000 	.word	0x42470000
 8001d10:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d14:	4b88      	ldr	r3, [pc, #544]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001d16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1ea      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0304 	and.w	r3, r3, #4
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	f000 8097 	beq.w	8001e5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d32:	4b81      	ldr	r3, [pc, #516]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d10f      	bne.n	8001d5e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60bb      	str	r3, [r7, #8]
 8001d42:	4b7d      	ldr	r3, [pc, #500]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d46:	4a7c      	ldr	r2, [pc, #496]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d4e:	4b7a      	ldr	r3, [pc, #488]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d56:	60bb      	str	r3, [r7, #8]
 8001d58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d5e:	4b77      	ldr	r3, [pc, #476]	; (8001f3c <HAL_RCC_OscConfig+0x474>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d118      	bne.n	8001d9c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d6a:	4b74      	ldr	r3, [pc, #464]	; (8001f3c <HAL_RCC_OscConfig+0x474>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a73      	ldr	r2, [pc, #460]	; (8001f3c <HAL_RCC_OscConfig+0x474>)
 8001d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d76:	f7ff fbef 	bl	8001558 <HAL_GetTick>
 8001d7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d7c:	e008      	b.n	8001d90 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d7e:	f7ff fbeb 	bl	8001558 <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d901      	bls.n	8001d90 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	e10c      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d90:	4b6a      	ldr	r3, [pc, #424]	; (8001f3c <HAL_RCC_OscConfig+0x474>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d0f0      	beq.n	8001d7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d106      	bne.n	8001db2 <HAL_RCC_OscConfig+0x2ea>
 8001da4:	4b64      	ldr	r3, [pc, #400]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001da8:	4a63      	ldr	r2, [pc, #396]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001daa:	f043 0301 	orr.w	r3, r3, #1
 8001dae:	6713      	str	r3, [r2, #112]	; 0x70
 8001db0:	e01c      	b.n	8001dec <HAL_RCC_OscConfig+0x324>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	2b05      	cmp	r3, #5
 8001db8:	d10c      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x30c>
 8001dba:	4b5f      	ldr	r3, [pc, #380]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dbe:	4a5e      	ldr	r2, [pc, #376]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001dc0:	f043 0304 	orr.w	r3, r3, #4
 8001dc4:	6713      	str	r3, [r2, #112]	; 0x70
 8001dc6:	4b5c      	ldr	r3, [pc, #368]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001dc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dca:	4a5b      	ldr	r2, [pc, #364]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001dcc:	f043 0301 	orr.w	r3, r3, #1
 8001dd0:	6713      	str	r3, [r2, #112]	; 0x70
 8001dd2:	e00b      	b.n	8001dec <HAL_RCC_OscConfig+0x324>
 8001dd4:	4b58      	ldr	r3, [pc, #352]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dd8:	4a57      	ldr	r2, [pc, #348]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001dda:	f023 0301 	bic.w	r3, r3, #1
 8001dde:	6713      	str	r3, [r2, #112]	; 0x70
 8001de0:	4b55      	ldr	r3, [pc, #340]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001de4:	4a54      	ldr	r2, [pc, #336]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001de6:	f023 0304 	bic.w	r3, r3, #4
 8001dea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d015      	beq.n	8001e20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001df4:	f7ff fbb0 	bl	8001558 <HAL_GetTick>
 8001df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dfa:	e00a      	b.n	8001e12 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dfc:	f7ff fbac 	bl	8001558 <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e0cb      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e12:	4b49      	ldr	r3, [pc, #292]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e16:	f003 0302 	and.w	r3, r3, #2
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d0ee      	beq.n	8001dfc <HAL_RCC_OscConfig+0x334>
 8001e1e:	e014      	b.n	8001e4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e20:	f7ff fb9a 	bl	8001558 <HAL_GetTick>
 8001e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e26:	e00a      	b.n	8001e3e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e28:	f7ff fb96 	bl	8001558 <HAL_GetTick>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e0b5      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e3e:	4b3e      	ldr	r3, [pc, #248]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d1ee      	bne.n	8001e28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e4a:	7dfb      	ldrb	r3, [r7, #23]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d105      	bne.n	8001e5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e50:	4b39      	ldr	r3, [pc, #228]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e54:	4a38      	ldr	r2, [pc, #224]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001e56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	699b      	ldr	r3, [r3, #24]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	f000 80a1 	beq.w	8001fa8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e66:	4b34      	ldr	r3, [pc, #208]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	f003 030c 	and.w	r3, r3, #12
 8001e6e:	2b08      	cmp	r3, #8
 8001e70:	d05c      	beq.n	8001f2c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	699b      	ldr	r3, [r3, #24]
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d141      	bne.n	8001efe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e7a:	4b31      	ldr	r3, [pc, #196]	; (8001f40 <HAL_RCC_OscConfig+0x478>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e80:	f7ff fb6a 	bl	8001558 <HAL_GetTick>
 8001e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e86:	e008      	b.n	8001e9a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e88:	f7ff fb66 	bl	8001558 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e087      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e9a:	4b27      	ldr	r3, [pc, #156]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1f0      	bne.n	8001e88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	69da      	ldr	r2, [r3, #28]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a1b      	ldr	r3, [r3, #32]
 8001eae:	431a      	orrs	r2, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb4:	019b      	lsls	r3, r3, #6
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ebc:	085b      	lsrs	r3, r3, #1
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	041b      	lsls	r3, r3, #16
 8001ec2:	431a      	orrs	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec8:	061b      	lsls	r3, r3, #24
 8001eca:	491b      	ldr	r1, [pc, #108]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ed0:	4b1b      	ldr	r3, [pc, #108]	; (8001f40 <HAL_RCC_OscConfig+0x478>)
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed6:	f7ff fb3f 	bl	8001558 <HAL_GetTick>
 8001eda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001edc:	e008      	b.n	8001ef0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ede:	f7ff fb3b 	bl	8001558 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d901      	bls.n	8001ef0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e05c      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ef0:	4b11      	ldr	r3, [pc, #68]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d0f0      	beq.n	8001ede <HAL_RCC_OscConfig+0x416>
 8001efc:	e054      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001efe:	4b10      	ldr	r3, [pc, #64]	; (8001f40 <HAL_RCC_OscConfig+0x478>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f04:	f7ff fb28 	bl	8001558 <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f0a:	e008      	b.n	8001f1e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f0c:	f7ff fb24 	bl	8001558 <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e045      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f1e:	4b06      	ldr	r3, [pc, #24]	; (8001f38 <HAL_RCC_OscConfig+0x470>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1f0      	bne.n	8001f0c <HAL_RCC_OscConfig+0x444>
 8001f2a:	e03d      	b.n	8001fa8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d107      	bne.n	8001f44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e038      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	40007000 	.word	0x40007000
 8001f40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f44:	4b1b      	ldr	r3, [pc, #108]	; (8001fb4 <HAL_RCC_OscConfig+0x4ec>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	699b      	ldr	r3, [r3, #24]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d028      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d121      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d11a      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001f74:	4013      	ands	r3, r2
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001f7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d111      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8a:	085b      	lsrs	r3, r3, #1
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d107      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d001      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e000      	b.n	8001faa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3718      	adds	r7, #24
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40023800 	.word	0x40023800

08001fb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d101      	bne.n	8001fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e0cc      	b.n	8002166 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fcc:	4b68      	ldr	r3, [pc, #416]	; (8002170 <HAL_RCC_ClockConfig+0x1b8>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 030f 	and.w	r3, r3, #15
 8001fd4:	683a      	ldr	r2, [r7, #0]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d90c      	bls.n	8001ff4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fda:	4b65      	ldr	r3, [pc, #404]	; (8002170 <HAL_RCC_ClockConfig+0x1b8>)
 8001fdc:	683a      	ldr	r2, [r7, #0]
 8001fde:	b2d2      	uxtb	r2, r2
 8001fe0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fe2:	4b63      	ldr	r3, [pc, #396]	; (8002170 <HAL_RCC_ClockConfig+0x1b8>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 030f 	and.w	r3, r3, #15
 8001fea:	683a      	ldr	r2, [r7, #0]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d001      	beq.n	8001ff4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e0b8      	b.n	8002166 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0302 	and.w	r3, r3, #2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d020      	beq.n	8002042 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0304 	and.w	r3, r3, #4
 8002008:	2b00      	cmp	r3, #0
 800200a:	d005      	beq.n	8002018 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800200c:	4b59      	ldr	r3, [pc, #356]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	4a58      	ldr	r2, [pc, #352]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 8002012:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002016:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0308 	and.w	r3, r3, #8
 8002020:	2b00      	cmp	r3, #0
 8002022:	d005      	beq.n	8002030 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002024:	4b53      	ldr	r3, [pc, #332]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	4a52      	ldr	r2, [pc, #328]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 800202a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800202e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002030:	4b50      	ldr	r3, [pc, #320]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	494d      	ldr	r1, [pc, #308]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 800203e:	4313      	orrs	r3, r2
 8002040:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	2b00      	cmp	r3, #0
 800204c:	d044      	beq.n	80020d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	2b01      	cmp	r3, #1
 8002054:	d107      	bne.n	8002066 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002056:	4b47      	ldr	r3, [pc, #284]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d119      	bne.n	8002096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e07f      	b.n	8002166 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	2b02      	cmp	r3, #2
 800206c:	d003      	beq.n	8002076 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002072:	2b03      	cmp	r3, #3
 8002074:	d107      	bne.n	8002086 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002076:	4b3f      	ldr	r3, [pc, #252]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d109      	bne.n	8002096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e06f      	b.n	8002166 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002086:	4b3b      	ldr	r3, [pc, #236]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e067      	b.n	8002166 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002096:	4b37      	ldr	r3, [pc, #220]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f023 0203 	bic.w	r2, r3, #3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	4934      	ldr	r1, [pc, #208]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 80020a4:	4313      	orrs	r3, r2
 80020a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020a8:	f7ff fa56 	bl	8001558 <HAL_GetTick>
 80020ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ae:	e00a      	b.n	80020c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020b0:	f7ff fa52 	bl	8001558 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80020be:	4293      	cmp	r3, r2
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e04f      	b.n	8002166 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020c6:	4b2b      	ldr	r3, [pc, #172]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f003 020c 	and.w	r2, r3, #12
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d1eb      	bne.n	80020b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020d8:	4b25      	ldr	r3, [pc, #148]	; (8002170 <HAL_RCC_ClockConfig+0x1b8>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 030f 	and.w	r3, r3, #15
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d20c      	bcs.n	8002100 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020e6:	4b22      	ldr	r3, [pc, #136]	; (8002170 <HAL_RCC_ClockConfig+0x1b8>)
 80020e8:	683a      	ldr	r2, [r7, #0]
 80020ea:	b2d2      	uxtb	r2, r2
 80020ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ee:	4b20      	ldr	r3, [pc, #128]	; (8002170 <HAL_RCC_ClockConfig+0x1b8>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 030f 	and.w	r3, r3, #15
 80020f6:	683a      	ldr	r2, [r7, #0]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d001      	beq.n	8002100 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e032      	b.n	8002166 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0304 	and.w	r3, r3, #4
 8002108:	2b00      	cmp	r3, #0
 800210a:	d008      	beq.n	800211e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800210c:	4b19      	ldr	r3, [pc, #100]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	4916      	ldr	r1, [pc, #88]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 800211a:	4313      	orrs	r3, r2
 800211c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0308 	and.w	r3, r3, #8
 8002126:	2b00      	cmp	r3, #0
 8002128:	d009      	beq.n	800213e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800212a:	4b12      	ldr	r3, [pc, #72]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	691b      	ldr	r3, [r3, #16]
 8002136:	00db      	lsls	r3, r3, #3
 8002138:	490e      	ldr	r1, [pc, #56]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 800213a:	4313      	orrs	r3, r2
 800213c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800213e:	f000 f821 	bl	8002184 <HAL_RCC_GetSysClockFreq>
 8002142:	4602      	mov	r2, r0
 8002144:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <HAL_RCC_ClockConfig+0x1bc>)
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	091b      	lsrs	r3, r3, #4
 800214a:	f003 030f 	and.w	r3, r3, #15
 800214e:	490a      	ldr	r1, [pc, #40]	; (8002178 <HAL_RCC_ClockConfig+0x1c0>)
 8002150:	5ccb      	ldrb	r3, [r1, r3]
 8002152:	fa22 f303 	lsr.w	r3, r2, r3
 8002156:	4a09      	ldr	r2, [pc, #36]	; (800217c <HAL_RCC_ClockConfig+0x1c4>)
 8002158:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800215a:	4b09      	ldr	r3, [pc, #36]	; (8002180 <HAL_RCC_ClockConfig+0x1c8>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff f9ca 	bl	80014f8 <HAL_InitTick>

  return HAL_OK;
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40023c00 	.word	0x40023c00
 8002174:	40023800 	.word	0x40023800
 8002178:	08006760 	.word	0x08006760
 800217c:	20000000 	.word	0x20000000
 8002180:	20000004 	.word	0x20000004

08002184 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002184:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002188:	b094      	sub	sp, #80	; 0x50
 800218a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800218c:	2300      	movs	r3, #0
 800218e:	647b      	str	r3, [r7, #68]	; 0x44
 8002190:	2300      	movs	r3, #0
 8002192:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002194:	2300      	movs	r3, #0
 8002196:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002198:	2300      	movs	r3, #0
 800219a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800219c:	4b79      	ldr	r3, [pc, #484]	; (8002384 <HAL_RCC_GetSysClockFreq+0x200>)
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f003 030c 	and.w	r3, r3, #12
 80021a4:	2b08      	cmp	r3, #8
 80021a6:	d00d      	beq.n	80021c4 <HAL_RCC_GetSysClockFreq+0x40>
 80021a8:	2b08      	cmp	r3, #8
 80021aa:	f200 80e1 	bhi.w	8002370 <HAL_RCC_GetSysClockFreq+0x1ec>
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d002      	beq.n	80021b8 <HAL_RCC_GetSysClockFreq+0x34>
 80021b2:	2b04      	cmp	r3, #4
 80021b4:	d003      	beq.n	80021be <HAL_RCC_GetSysClockFreq+0x3a>
 80021b6:	e0db      	b.n	8002370 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021b8:	4b73      	ldr	r3, [pc, #460]	; (8002388 <HAL_RCC_GetSysClockFreq+0x204>)
 80021ba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80021bc:	e0db      	b.n	8002376 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80021be:	4b73      	ldr	r3, [pc, #460]	; (800238c <HAL_RCC_GetSysClockFreq+0x208>)
 80021c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80021c2:	e0d8      	b.n	8002376 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021c4:	4b6f      	ldr	r3, [pc, #444]	; (8002384 <HAL_RCC_GetSysClockFreq+0x200>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80021cc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021ce:	4b6d      	ldr	r3, [pc, #436]	; (8002384 <HAL_RCC_GetSysClockFreq+0x200>)
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d063      	beq.n	80022a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021da:	4b6a      	ldr	r3, [pc, #424]	; (8002384 <HAL_RCC_GetSysClockFreq+0x200>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	099b      	lsrs	r3, r3, #6
 80021e0:	2200      	movs	r2, #0
 80021e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80021e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80021e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021ec:	633b      	str	r3, [r7, #48]	; 0x30
 80021ee:	2300      	movs	r3, #0
 80021f0:	637b      	str	r3, [r7, #52]	; 0x34
 80021f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80021f6:	4622      	mov	r2, r4
 80021f8:	462b      	mov	r3, r5
 80021fa:	f04f 0000 	mov.w	r0, #0
 80021fe:	f04f 0100 	mov.w	r1, #0
 8002202:	0159      	lsls	r1, r3, #5
 8002204:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002208:	0150      	lsls	r0, r2, #5
 800220a:	4602      	mov	r2, r0
 800220c:	460b      	mov	r3, r1
 800220e:	4621      	mov	r1, r4
 8002210:	1a51      	subs	r1, r2, r1
 8002212:	6139      	str	r1, [r7, #16]
 8002214:	4629      	mov	r1, r5
 8002216:	eb63 0301 	sbc.w	r3, r3, r1
 800221a:	617b      	str	r3, [r7, #20]
 800221c:	f04f 0200 	mov.w	r2, #0
 8002220:	f04f 0300 	mov.w	r3, #0
 8002224:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002228:	4659      	mov	r1, fp
 800222a:	018b      	lsls	r3, r1, #6
 800222c:	4651      	mov	r1, sl
 800222e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002232:	4651      	mov	r1, sl
 8002234:	018a      	lsls	r2, r1, #6
 8002236:	4651      	mov	r1, sl
 8002238:	ebb2 0801 	subs.w	r8, r2, r1
 800223c:	4659      	mov	r1, fp
 800223e:	eb63 0901 	sbc.w	r9, r3, r1
 8002242:	f04f 0200 	mov.w	r2, #0
 8002246:	f04f 0300 	mov.w	r3, #0
 800224a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800224e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002252:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002256:	4690      	mov	r8, r2
 8002258:	4699      	mov	r9, r3
 800225a:	4623      	mov	r3, r4
 800225c:	eb18 0303 	adds.w	r3, r8, r3
 8002260:	60bb      	str	r3, [r7, #8]
 8002262:	462b      	mov	r3, r5
 8002264:	eb49 0303 	adc.w	r3, r9, r3
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	f04f 0200 	mov.w	r2, #0
 800226e:	f04f 0300 	mov.w	r3, #0
 8002272:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002276:	4629      	mov	r1, r5
 8002278:	024b      	lsls	r3, r1, #9
 800227a:	4621      	mov	r1, r4
 800227c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002280:	4621      	mov	r1, r4
 8002282:	024a      	lsls	r2, r1, #9
 8002284:	4610      	mov	r0, r2
 8002286:	4619      	mov	r1, r3
 8002288:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800228a:	2200      	movs	r2, #0
 800228c:	62bb      	str	r3, [r7, #40]	; 0x28
 800228e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002290:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002294:	f7fe f934 	bl	8000500 <__aeabi_uldivmod>
 8002298:	4602      	mov	r2, r0
 800229a:	460b      	mov	r3, r1
 800229c:	4613      	mov	r3, r2
 800229e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022a0:	e058      	b.n	8002354 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022a2:	4b38      	ldr	r3, [pc, #224]	; (8002384 <HAL_RCC_GetSysClockFreq+0x200>)
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	099b      	lsrs	r3, r3, #6
 80022a8:	2200      	movs	r2, #0
 80022aa:	4618      	mov	r0, r3
 80022ac:	4611      	mov	r1, r2
 80022ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80022b2:	623b      	str	r3, [r7, #32]
 80022b4:	2300      	movs	r3, #0
 80022b6:	627b      	str	r3, [r7, #36]	; 0x24
 80022b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80022bc:	4642      	mov	r2, r8
 80022be:	464b      	mov	r3, r9
 80022c0:	f04f 0000 	mov.w	r0, #0
 80022c4:	f04f 0100 	mov.w	r1, #0
 80022c8:	0159      	lsls	r1, r3, #5
 80022ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022ce:	0150      	lsls	r0, r2, #5
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	4641      	mov	r1, r8
 80022d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80022da:	4649      	mov	r1, r9
 80022dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80022e0:	f04f 0200 	mov.w	r2, #0
 80022e4:	f04f 0300 	mov.w	r3, #0
 80022e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80022ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80022f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80022f4:	ebb2 040a 	subs.w	r4, r2, sl
 80022f8:	eb63 050b 	sbc.w	r5, r3, fp
 80022fc:	f04f 0200 	mov.w	r2, #0
 8002300:	f04f 0300 	mov.w	r3, #0
 8002304:	00eb      	lsls	r3, r5, #3
 8002306:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800230a:	00e2      	lsls	r2, r4, #3
 800230c:	4614      	mov	r4, r2
 800230e:	461d      	mov	r5, r3
 8002310:	4643      	mov	r3, r8
 8002312:	18e3      	adds	r3, r4, r3
 8002314:	603b      	str	r3, [r7, #0]
 8002316:	464b      	mov	r3, r9
 8002318:	eb45 0303 	adc.w	r3, r5, r3
 800231c:	607b      	str	r3, [r7, #4]
 800231e:	f04f 0200 	mov.w	r2, #0
 8002322:	f04f 0300 	mov.w	r3, #0
 8002326:	e9d7 4500 	ldrd	r4, r5, [r7]
 800232a:	4629      	mov	r1, r5
 800232c:	028b      	lsls	r3, r1, #10
 800232e:	4621      	mov	r1, r4
 8002330:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002334:	4621      	mov	r1, r4
 8002336:	028a      	lsls	r2, r1, #10
 8002338:	4610      	mov	r0, r2
 800233a:	4619      	mov	r1, r3
 800233c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800233e:	2200      	movs	r2, #0
 8002340:	61bb      	str	r3, [r7, #24]
 8002342:	61fa      	str	r2, [r7, #28]
 8002344:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002348:	f7fe f8da 	bl	8000500 <__aeabi_uldivmod>
 800234c:	4602      	mov	r2, r0
 800234e:	460b      	mov	r3, r1
 8002350:	4613      	mov	r3, r2
 8002352:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002354:	4b0b      	ldr	r3, [pc, #44]	; (8002384 <HAL_RCC_GetSysClockFreq+0x200>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	0c1b      	lsrs	r3, r3, #16
 800235a:	f003 0303 	and.w	r3, r3, #3
 800235e:	3301      	adds	r3, #1
 8002360:	005b      	lsls	r3, r3, #1
 8002362:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002364:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002368:	fbb2 f3f3 	udiv	r3, r2, r3
 800236c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800236e:	e002      	b.n	8002376 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002370:	4b05      	ldr	r3, [pc, #20]	; (8002388 <HAL_RCC_GetSysClockFreq+0x204>)
 8002372:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002374:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002376:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002378:	4618      	mov	r0, r3
 800237a:	3750      	adds	r7, #80	; 0x50
 800237c:	46bd      	mov	sp, r7
 800237e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002382:	bf00      	nop
 8002384:	40023800 	.word	0x40023800
 8002388:	00f42400 	.word	0x00f42400
 800238c:	007a1200 	.word	0x007a1200

08002390 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002394:	4b03      	ldr	r3, [pc, #12]	; (80023a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002396:	681b      	ldr	r3, [r3, #0]
}
 8002398:	4618      	mov	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	20000000 	.word	0x20000000

080023a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023ac:	f7ff fff0 	bl	8002390 <HAL_RCC_GetHCLKFreq>
 80023b0:	4602      	mov	r2, r0
 80023b2:	4b05      	ldr	r3, [pc, #20]	; (80023c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	0a9b      	lsrs	r3, r3, #10
 80023b8:	f003 0307 	and.w	r3, r3, #7
 80023bc:	4903      	ldr	r1, [pc, #12]	; (80023cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80023be:	5ccb      	ldrb	r3, [r1, r3]
 80023c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	40023800 	.word	0x40023800
 80023cc:	08006770 	.word	0x08006770

080023d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023d4:	f7ff ffdc 	bl	8002390 <HAL_RCC_GetHCLKFreq>
 80023d8:	4602      	mov	r2, r0
 80023da:	4b05      	ldr	r3, [pc, #20]	; (80023f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	0b5b      	lsrs	r3, r3, #13
 80023e0:	f003 0307 	and.w	r3, r3, #7
 80023e4:	4903      	ldr	r1, [pc, #12]	; (80023f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023e6:	5ccb      	ldrb	r3, [r1, r3]
 80023e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40023800 	.word	0x40023800
 80023f4:	08006770 	.word	0x08006770

080023f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e03f      	b.n	800248a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b00      	cmp	r3, #0
 8002414:	d106      	bne.n	8002424 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f7fe fd6e 	bl	8000f00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2224      	movs	r2, #36	; 0x24
 8002428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	68da      	ldr	r2, [r3, #12]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800243a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f000 f929 	bl	8002694 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	691a      	ldr	r2, [r3, #16]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002450:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	695a      	ldr	r2, [r3, #20]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002460:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	68da      	ldr	r2, [r3, #12]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002470:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2220      	movs	r2, #32
 800247c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2220      	movs	r2, #32
 8002484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b08a      	sub	sp, #40	; 0x28
 8002496:	af02      	add	r7, sp, #8
 8002498:	60f8      	str	r0, [r7, #12]
 800249a:	60b9      	str	r1, [r7, #8]
 800249c:	603b      	str	r3, [r7, #0]
 800249e:	4613      	mov	r3, r2
 80024a0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80024a2:	2300      	movs	r3, #0
 80024a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b20      	cmp	r3, #32
 80024b0:	d17c      	bne.n	80025ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d002      	beq.n	80024be <HAL_UART_Transmit+0x2c>
 80024b8:	88fb      	ldrh	r3, [r7, #6]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e075      	b.n	80025ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d101      	bne.n	80024d0 <HAL_UART_Transmit+0x3e>
 80024cc:	2302      	movs	r3, #2
 80024ce:	e06e      	b.n	80025ae <HAL_UART_Transmit+0x11c>
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2200      	movs	r2, #0
 80024dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2221      	movs	r2, #33	; 0x21
 80024e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024e6:	f7ff f837 	bl	8001558 <HAL_GetTick>
 80024ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	88fa      	ldrh	r2, [r7, #6]
 80024f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	88fa      	ldrh	r2, [r7, #6]
 80024f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002500:	d108      	bne.n	8002514 <HAL_UART_Transmit+0x82>
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	691b      	ldr	r3, [r3, #16]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d104      	bne.n	8002514 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800250a:	2300      	movs	r3, #0
 800250c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	61bb      	str	r3, [r7, #24]
 8002512:	e003      	b.n	800251c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002518:	2300      	movs	r3, #0
 800251a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002524:	e02a      	b.n	800257c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	9300      	str	r3, [sp, #0]
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	2200      	movs	r2, #0
 800252e:	2180      	movs	r1, #128	; 0x80
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f000 f840 	bl	80025b6 <UART_WaitOnFlagUntilTimeout>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e036      	b.n	80025ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d10b      	bne.n	800255e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	881b      	ldrh	r3, [r3, #0]
 800254a:	461a      	mov	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002554:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	3302      	adds	r3, #2
 800255a:	61bb      	str	r3, [r7, #24]
 800255c:	e007      	b.n	800256e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	781a      	ldrb	r2, [r3, #0]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	3301      	adds	r3, #1
 800256c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002572:	b29b      	uxth	r3, r3
 8002574:	3b01      	subs	r3, #1
 8002576:	b29a      	uxth	r2, r3
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002580:	b29b      	uxth	r3, r3
 8002582:	2b00      	cmp	r3, #0
 8002584:	d1cf      	bne.n	8002526 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	9300      	str	r3, [sp, #0]
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	2200      	movs	r2, #0
 800258e:	2140      	movs	r1, #64	; 0x40
 8002590:	68f8      	ldr	r0, [r7, #12]
 8002592:	f000 f810 	bl	80025b6 <UART_WaitOnFlagUntilTimeout>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e006      	b.n	80025ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2220      	movs	r2, #32
 80025a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80025a8:	2300      	movs	r3, #0
 80025aa:	e000      	b.n	80025ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80025ac:	2302      	movs	r3, #2
  }
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3720      	adds	r7, #32
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b090      	sub	sp, #64	; 0x40
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	60f8      	str	r0, [r7, #12]
 80025be:	60b9      	str	r1, [r7, #8]
 80025c0:	603b      	str	r3, [r7, #0]
 80025c2:	4613      	mov	r3, r2
 80025c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025c6:	e050      	b.n	800266a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ce:	d04c      	beq.n	800266a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80025d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d007      	beq.n	80025e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80025d6:	f7fe ffbf 	bl	8001558 <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d241      	bcs.n	800266a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	330c      	adds	r3, #12
 80025ec:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025f0:	e853 3f00 	ldrex	r3, [r3]
 80025f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80025f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80025fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	330c      	adds	r3, #12
 8002604:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002606:	637a      	str	r2, [r7, #52]	; 0x34
 8002608:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800260a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800260c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800260e:	e841 2300 	strex	r3, r2, [r1]
 8002612:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1e5      	bne.n	80025e6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	3314      	adds	r3, #20
 8002620:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	e853 3f00 	ldrex	r3, [r3]
 8002628:	613b      	str	r3, [r7, #16]
   return(result);
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	f023 0301 	bic.w	r3, r3, #1
 8002630:	63bb      	str	r3, [r7, #56]	; 0x38
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	3314      	adds	r3, #20
 8002638:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800263a:	623a      	str	r2, [r7, #32]
 800263c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800263e:	69f9      	ldr	r1, [r7, #28]
 8002640:	6a3a      	ldr	r2, [r7, #32]
 8002642:	e841 2300 	strex	r3, r2, [r1]
 8002646:	61bb      	str	r3, [r7, #24]
   return(result);
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1e5      	bne.n	800261a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2220      	movs	r2, #32
 8002652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2220      	movs	r2, #32
 800265a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2200      	movs	r2, #0
 8002662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e00f      	b.n	800268a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	4013      	ands	r3, r2
 8002674:	68ba      	ldr	r2, [r7, #8]
 8002676:	429a      	cmp	r2, r3
 8002678:	bf0c      	ite	eq
 800267a:	2301      	moveq	r3, #1
 800267c:	2300      	movne	r3, #0
 800267e:	b2db      	uxtb	r3, r3
 8002680:	461a      	mov	r2, r3
 8002682:	79fb      	ldrb	r3, [r7, #7]
 8002684:	429a      	cmp	r2, r3
 8002686:	d09f      	beq.n	80025c8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	3740      	adds	r7, #64	; 0x40
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
	...

08002694 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002694:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002698:	b0c0      	sub	sp, #256	; 0x100
 800269a:	af00      	add	r7, sp, #0
 800269c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80026ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026b0:	68d9      	ldr	r1, [r3, #12]
 80026b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	ea40 0301 	orr.w	r3, r0, r1
 80026bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026c2:	689a      	ldr	r2, [r3, #8]
 80026c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	431a      	orrs	r2, r3
 80026cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026d0:	695b      	ldr	r3, [r3, #20]
 80026d2:	431a      	orrs	r2, r3
 80026d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	4313      	orrs	r3, r2
 80026dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80026e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80026ec:	f021 010c 	bic.w	r1, r1, #12
 80026f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80026fa:	430b      	orrs	r3, r1
 80026fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80026fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	695b      	ldr	r3, [r3, #20]
 8002706:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800270a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800270e:	6999      	ldr	r1, [r3, #24]
 8002710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	ea40 0301 	orr.w	r3, r0, r1
 800271a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800271c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	4b8f      	ldr	r3, [pc, #572]	; (8002960 <UART_SetConfig+0x2cc>)
 8002724:	429a      	cmp	r2, r3
 8002726:	d005      	beq.n	8002734 <UART_SetConfig+0xa0>
 8002728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	4b8d      	ldr	r3, [pc, #564]	; (8002964 <UART_SetConfig+0x2d0>)
 8002730:	429a      	cmp	r2, r3
 8002732:	d104      	bne.n	800273e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002734:	f7ff fe4c 	bl	80023d0 <HAL_RCC_GetPCLK2Freq>
 8002738:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800273c:	e003      	b.n	8002746 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800273e:	f7ff fe33 	bl	80023a8 <HAL_RCC_GetPCLK1Freq>
 8002742:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002750:	f040 810c 	bne.w	800296c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002754:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002758:	2200      	movs	r2, #0
 800275a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800275e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002762:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002766:	4622      	mov	r2, r4
 8002768:	462b      	mov	r3, r5
 800276a:	1891      	adds	r1, r2, r2
 800276c:	65b9      	str	r1, [r7, #88]	; 0x58
 800276e:	415b      	adcs	r3, r3
 8002770:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002772:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002776:	4621      	mov	r1, r4
 8002778:	eb12 0801 	adds.w	r8, r2, r1
 800277c:	4629      	mov	r1, r5
 800277e:	eb43 0901 	adc.w	r9, r3, r1
 8002782:	f04f 0200 	mov.w	r2, #0
 8002786:	f04f 0300 	mov.w	r3, #0
 800278a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800278e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002792:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002796:	4690      	mov	r8, r2
 8002798:	4699      	mov	r9, r3
 800279a:	4623      	mov	r3, r4
 800279c:	eb18 0303 	adds.w	r3, r8, r3
 80027a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80027a4:	462b      	mov	r3, r5
 80027a6:	eb49 0303 	adc.w	r3, r9, r3
 80027aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80027ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80027ba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80027be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80027c2:	460b      	mov	r3, r1
 80027c4:	18db      	adds	r3, r3, r3
 80027c6:	653b      	str	r3, [r7, #80]	; 0x50
 80027c8:	4613      	mov	r3, r2
 80027ca:	eb42 0303 	adc.w	r3, r2, r3
 80027ce:	657b      	str	r3, [r7, #84]	; 0x54
 80027d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80027d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80027d8:	f7fd fe92 	bl	8000500 <__aeabi_uldivmod>
 80027dc:	4602      	mov	r2, r0
 80027de:	460b      	mov	r3, r1
 80027e0:	4b61      	ldr	r3, [pc, #388]	; (8002968 <UART_SetConfig+0x2d4>)
 80027e2:	fba3 2302 	umull	r2, r3, r3, r2
 80027e6:	095b      	lsrs	r3, r3, #5
 80027e8:	011c      	lsls	r4, r3, #4
 80027ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80027ee:	2200      	movs	r2, #0
 80027f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80027f4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80027f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80027fc:	4642      	mov	r2, r8
 80027fe:	464b      	mov	r3, r9
 8002800:	1891      	adds	r1, r2, r2
 8002802:	64b9      	str	r1, [r7, #72]	; 0x48
 8002804:	415b      	adcs	r3, r3
 8002806:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002808:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800280c:	4641      	mov	r1, r8
 800280e:	eb12 0a01 	adds.w	sl, r2, r1
 8002812:	4649      	mov	r1, r9
 8002814:	eb43 0b01 	adc.w	fp, r3, r1
 8002818:	f04f 0200 	mov.w	r2, #0
 800281c:	f04f 0300 	mov.w	r3, #0
 8002820:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002824:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002828:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800282c:	4692      	mov	sl, r2
 800282e:	469b      	mov	fp, r3
 8002830:	4643      	mov	r3, r8
 8002832:	eb1a 0303 	adds.w	r3, sl, r3
 8002836:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800283a:	464b      	mov	r3, r9
 800283c:	eb4b 0303 	adc.w	r3, fp, r3
 8002840:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002850:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002854:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002858:	460b      	mov	r3, r1
 800285a:	18db      	adds	r3, r3, r3
 800285c:	643b      	str	r3, [r7, #64]	; 0x40
 800285e:	4613      	mov	r3, r2
 8002860:	eb42 0303 	adc.w	r3, r2, r3
 8002864:	647b      	str	r3, [r7, #68]	; 0x44
 8002866:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800286a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800286e:	f7fd fe47 	bl	8000500 <__aeabi_uldivmod>
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	4611      	mov	r1, r2
 8002878:	4b3b      	ldr	r3, [pc, #236]	; (8002968 <UART_SetConfig+0x2d4>)
 800287a:	fba3 2301 	umull	r2, r3, r3, r1
 800287e:	095b      	lsrs	r3, r3, #5
 8002880:	2264      	movs	r2, #100	; 0x64
 8002882:	fb02 f303 	mul.w	r3, r2, r3
 8002886:	1acb      	subs	r3, r1, r3
 8002888:	00db      	lsls	r3, r3, #3
 800288a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800288e:	4b36      	ldr	r3, [pc, #216]	; (8002968 <UART_SetConfig+0x2d4>)
 8002890:	fba3 2302 	umull	r2, r3, r3, r2
 8002894:	095b      	lsrs	r3, r3, #5
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800289c:	441c      	add	r4, r3
 800289e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028a2:	2200      	movs	r2, #0
 80028a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80028a8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80028ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80028b0:	4642      	mov	r2, r8
 80028b2:	464b      	mov	r3, r9
 80028b4:	1891      	adds	r1, r2, r2
 80028b6:	63b9      	str	r1, [r7, #56]	; 0x38
 80028b8:	415b      	adcs	r3, r3
 80028ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80028c0:	4641      	mov	r1, r8
 80028c2:	1851      	adds	r1, r2, r1
 80028c4:	6339      	str	r1, [r7, #48]	; 0x30
 80028c6:	4649      	mov	r1, r9
 80028c8:	414b      	adcs	r3, r1
 80028ca:	637b      	str	r3, [r7, #52]	; 0x34
 80028cc:	f04f 0200 	mov.w	r2, #0
 80028d0:	f04f 0300 	mov.w	r3, #0
 80028d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80028d8:	4659      	mov	r1, fp
 80028da:	00cb      	lsls	r3, r1, #3
 80028dc:	4651      	mov	r1, sl
 80028de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028e2:	4651      	mov	r1, sl
 80028e4:	00ca      	lsls	r2, r1, #3
 80028e6:	4610      	mov	r0, r2
 80028e8:	4619      	mov	r1, r3
 80028ea:	4603      	mov	r3, r0
 80028ec:	4642      	mov	r2, r8
 80028ee:	189b      	adds	r3, r3, r2
 80028f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80028f4:	464b      	mov	r3, r9
 80028f6:	460a      	mov	r2, r1
 80028f8:	eb42 0303 	adc.w	r3, r2, r3
 80028fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800290c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002910:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002914:	460b      	mov	r3, r1
 8002916:	18db      	adds	r3, r3, r3
 8002918:	62bb      	str	r3, [r7, #40]	; 0x28
 800291a:	4613      	mov	r3, r2
 800291c:	eb42 0303 	adc.w	r3, r2, r3
 8002920:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002922:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002926:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800292a:	f7fd fde9 	bl	8000500 <__aeabi_uldivmod>
 800292e:	4602      	mov	r2, r0
 8002930:	460b      	mov	r3, r1
 8002932:	4b0d      	ldr	r3, [pc, #52]	; (8002968 <UART_SetConfig+0x2d4>)
 8002934:	fba3 1302 	umull	r1, r3, r3, r2
 8002938:	095b      	lsrs	r3, r3, #5
 800293a:	2164      	movs	r1, #100	; 0x64
 800293c:	fb01 f303 	mul.w	r3, r1, r3
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	3332      	adds	r3, #50	; 0x32
 8002946:	4a08      	ldr	r2, [pc, #32]	; (8002968 <UART_SetConfig+0x2d4>)
 8002948:	fba2 2303 	umull	r2, r3, r2, r3
 800294c:	095b      	lsrs	r3, r3, #5
 800294e:	f003 0207 	and.w	r2, r3, #7
 8002952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4422      	add	r2, r4
 800295a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800295c:	e105      	b.n	8002b6a <UART_SetConfig+0x4d6>
 800295e:	bf00      	nop
 8002960:	40011000 	.word	0x40011000
 8002964:	40011400 	.word	0x40011400
 8002968:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800296c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002970:	2200      	movs	r2, #0
 8002972:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002976:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800297a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800297e:	4642      	mov	r2, r8
 8002980:	464b      	mov	r3, r9
 8002982:	1891      	adds	r1, r2, r2
 8002984:	6239      	str	r1, [r7, #32]
 8002986:	415b      	adcs	r3, r3
 8002988:	627b      	str	r3, [r7, #36]	; 0x24
 800298a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800298e:	4641      	mov	r1, r8
 8002990:	1854      	adds	r4, r2, r1
 8002992:	4649      	mov	r1, r9
 8002994:	eb43 0501 	adc.w	r5, r3, r1
 8002998:	f04f 0200 	mov.w	r2, #0
 800299c:	f04f 0300 	mov.w	r3, #0
 80029a0:	00eb      	lsls	r3, r5, #3
 80029a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029a6:	00e2      	lsls	r2, r4, #3
 80029a8:	4614      	mov	r4, r2
 80029aa:	461d      	mov	r5, r3
 80029ac:	4643      	mov	r3, r8
 80029ae:	18e3      	adds	r3, r4, r3
 80029b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80029b4:	464b      	mov	r3, r9
 80029b6:	eb45 0303 	adc.w	r3, r5, r3
 80029ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80029be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80029ca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80029ce:	f04f 0200 	mov.w	r2, #0
 80029d2:	f04f 0300 	mov.w	r3, #0
 80029d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80029da:	4629      	mov	r1, r5
 80029dc:	008b      	lsls	r3, r1, #2
 80029de:	4621      	mov	r1, r4
 80029e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029e4:	4621      	mov	r1, r4
 80029e6:	008a      	lsls	r2, r1, #2
 80029e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80029ec:	f7fd fd88 	bl	8000500 <__aeabi_uldivmod>
 80029f0:	4602      	mov	r2, r0
 80029f2:	460b      	mov	r3, r1
 80029f4:	4b60      	ldr	r3, [pc, #384]	; (8002b78 <UART_SetConfig+0x4e4>)
 80029f6:	fba3 2302 	umull	r2, r3, r3, r2
 80029fa:	095b      	lsrs	r3, r3, #5
 80029fc:	011c      	lsls	r4, r3, #4
 80029fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a02:	2200      	movs	r2, #0
 8002a04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002a08:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002a0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002a10:	4642      	mov	r2, r8
 8002a12:	464b      	mov	r3, r9
 8002a14:	1891      	adds	r1, r2, r2
 8002a16:	61b9      	str	r1, [r7, #24]
 8002a18:	415b      	adcs	r3, r3
 8002a1a:	61fb      	str	r3, [r7, #28]
 8002a1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a20:	4641      	mov	r1, r8
 8002a22:	1851      	adds	r1, r2, r1
 8002a24:	6139      	str	r1, [r7, #16]
 8002a26:	4649      	mov	r1, r9
 8002a28:	414b      	adcs	r3, r1
 8002a2a:	617b      	str	r3, [r7, #20]
 8002a2c:	f04f 0200 	mov.w	r2, #0
 8002a30:	f04f 0300 	mov.w	r3, #0
 8002a34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a38:	4659      	mov	r1, fp
 8002a3a:	00cb      	lsls	r3, r1, #3
 8002a3c:	4651      	mov	r1, sl
 8002a3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a42:	4651      	mov	r1, sl
 8002a44:	00ca      	lsls	r2, r1, #3
 8002a46:	4610      	mov	r0, r2
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	4642      	mov	r2, r8
 8002a4e:	189b      	adds	r3, r3, r2
 8002a50:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002a54:	464b      	mov	r3, r9
 8002a56:	460a      	mov	r2, r1
 8002a58:	eb42 0303 	adc.w	r3, r2, r3
 8002a5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	67bb      	str	r3, [r7, #120]	; 0x78
 8002a6a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002a6c:	f04f 0200 	mov.w	r2, #0
 8002a70:	f04f 0300 	mov.w	r3, #0
 8002a74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002a78:	4649      	mov	r1, r9
 8002a7a:	008b      	lsls	r3, r1, #2
 8002a7c:	4641      	mov	r1, r8
 8002a7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a82:	4641      	mov	r1, r8
 8002a84:	008a      	lsls	r2, r1, #2
 8002a86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002a8a:	f7fd fd39 	bl	8000500 <__aeabi_uldivmod>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	460b      	mov	r3, r1
 8002a92:	4b39      	ldr	r3, [pc, #228]	; (8002b78 <UART_SetConfig+0x4e4>)
 8002a94:	fba3 1302 	umull	r1, r3, r3, r2
 8002a98:	095b      	lsrs	r3, r3, #5
 8002a9a:	2164      	movs	r1, #100	; 0x64
 8002a9c:	fb01 f303 	mul.w	r3, r1, r3
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	3332      	adds	r3, #50	; 0x32
 8002aa6:	4a34      	ldr	r2, [pc, #208]	; (8002b78 <UART_SetConfig+0x4e4>)
 8002aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8002aac:	095b      	lsrs	r3, r3, #5
 8002aae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ab2:	441c      	add	r4, r3
 8002ab4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ab8:	2200      	movs	r2, #0
 8002aba:	673b      	str	r3, [r7, #112]	; 0x70
 8002abc:	677a      	str	r2, [r7, #116]	; 0x74
 8002abe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002ac2:	4642      	mov	r2, r8
 8002ac4:	464b      	mov	r3, r9
 8002ac6:	1891      	adds	r1, r2, r2
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	415b      	adcs	r3, r3
 8002acc:	60fb      	str	r3, [r7, #12]
 8002ace:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ad2:	4641      	mov	r1, r8
 8002ad4:	1851      	adds	r1, r2, r1
 8002ad6:	6039      	str	r1, [r7, #0]
 8002ad8:	4649      	mov	r1, r9
 8002ada:	414b      	adcs	r3, r1
 8002adc:	607b      	str	r3, [r7, #4]
 8002ade:	f04f 0200 	mov.w	r2, #0
 8002ae2:	f04f 0300 	mov.w	r3, #0
 8002ae6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002aea:	4659      	mov	r1, fp
 8002aec:	00cb      	lsls	r3, r1, #3
 8002aee:	4651      	mov	r1, sl
 8002af0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002af4:	4651      	mov	r1, sl
 8002af6:	00ca      	lsls	r2, r1, #3
 8002af8:	4610      	mov	r0, r2
 8002afa:	4619      	mov	r1, r3
 8002afc:	4603      	mov	r3, r0
 8002afe:	4642      	mov	r2, r8
 8002b00:	189b      	adds	r3, r3, r2
 8002b02:	66bb      	str	r3, [r7, #104]	; 0x68
 8002b04:	464b      	mov	r3, r9
 8002b06:	460a      	mov	r2, r1
 8002b08:	eb42 0303 	adc.w	r3, r2, r3
 8002b0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	663b      	str	r3, [r7, #96]	; 0x60
 8002b18:	667a      	str	r2, [r7, #100]	; 0x64
 8002b1a:	f04f 0200 	mov.w	r2, #0
 8002b1e:	f04f 0300 	mov.w	r3, #0
 8002b22:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002b26:	4649      	mov	r1, r9
 8002b28:	008b      	lsls	r3, r1, #2
 8002b2a:	4641      	mov	r1, r8
 8002b2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b30:	4641      	mov	r1, r8
 8002b32:	008a      	lsls	r2, r1, #2
 8002b34:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002b38:	f7fd fce2 	bl	8000500 <__aeabi_uldivmod>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	460b      	mov	r3, r1
 8002b40:	4b0d      	ldr	r3, [pc, #52]	; (8002b78 <UART_SetConfig+0x4e4>)
 8002b42:	fba3 1302 	umull	r1, r3, r3, r2
 8002b46:	095b      	lsrs	r3, r3, #5
 8002b48:	2164      	movs	r1, #100	; 0x64
 8002b4a:	fb01 f303 	mul.w	r3, r1, r3
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	011b      	lsls	r3, r3, #4
 8002b52:	3332      	adds	r3, #50	; 0x32
 8002b54:	4a08      	ldr	r2, [pc, #32]	; (8002b78 <UART_SetConfig+0x4e4>)
 8002b56:	fba2 2303 	umull	r2, r3, r2, r3
 8002b5a:	095b      	lsrs	r3, r3, #5
 8002b5c:	f003 020f 	and.w	r2, r3, #15
 8002b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4422      	add	r2, r4
 8002b68:	609a      	str	r2, [r3, #8]
}
 8002b6a:	bf00      	nop
 8002b6c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002b70:	46bd      	mov	sp, r7
 8002b72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b76:	bf00      	nop
 8002b78:	51eb851f 	.word	0x51eb851f

08002b7c <MemAlloc>:
  * @param  [in] memory size to be allocated from BytePool
  *         [in] to be allocated memory type (Heap or Stack)
  * @retval pointer to the allocated memory or NULL in case of error.
  */
static uint8_t *MemAlloc(uint32_t mem_size, uint8_t pool_type)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	460b      	mov	r3, r1
 8002b86:	70fb      	strb	r3, [r7, #3]
  /* The output pointer to the allocated memory or NULL in case of error */
  uint8_t *mem_ptr;
  /* Allocated memory size */
  uint32_t allocated_mem_size = mem_size;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	617b      	str	r3, [r7, #20]
  /* Pointer to the BytePool to be used for memory allocation */
  TX_BYTE_POOL *byte_pool;

  /* Check if the memory size is invalid or the BytePool type is wrong */
  if ((mem_size == 0) || (pool_type > RTOS2_BYTE_POOL_HEAP_TYPE))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d002      	beq.n	8002b98 <MemAlloc+0x1c>
 8002b92:	78fb      	ldrb	r3, [r7, #3]
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d902      	bls.n	8002b9e <MemAlloc+0x22>
  {
    /* Return NULL in case of error */
    mem_ptr = NULL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	60fb      	str	r3, [r7, #12]
 8002b9c:	e018      	b.n	8002bd0 <MemAlloc+0x54>
  }
  else
  {
    /* If the memory size the be allocated is less then the TX_BYTE_POOL_MIN */
    if (allocated_mem_size < TX_BYTE_POOL_MIN)
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	2b63      	cmp	r3, #99	; 0x63
 8002ba2:	d801      	bhi.n	8002ba8 <MemAlloc+0x2c>
    {
      /* We should at least allocate TX_BYTE_POOL_MIN */
      allocated_mem_size = TX_BYTE_POOL_MIN;
 8002ba4:	2364      	movs	r3, #100	; 0x64
 8002ba6:	617b      	str	r3, [r7, #20]
    }

    /* Assign the BytePool to be used (StackBytePool or HeapBytePool) */
    if (pool_type == RTOS2_BYTE_POOL_STACK_TYPE)
 8002ba8:	78fb      	ldrb	r3, [r7, #3]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d102      	bne.n	8002bb4 <MemAlloc+0x38>
    {
      /* Point to the Stack BytePool */
      byte_pool = &StackBytePool;
 8002bae:	4b0b      	ldr	r3, [pc, #44]	; (8002bdc <MemAlloc+0x60>)
 8002bb0:	613b      	str	r3, [r7, #16]
 8002bb2:	e001      	b.n	8002bb8 <MemAlloc+0x3c>
    }
    else
    {
      /* Point to the Heap BytePool */
      byte_pool = &HeapBytePool;
 8002bb4:	4b0a      	ldr	r3, [pc, #40]	; (8002be0 <MemAlloc+0x64>)
 8002bb6:	613b      	str	r3, [r7, #16]
    }

    /* Allocate the mem_ptr */
    if (tx_byte_allocate(byte_pool, (void **) &mem_ptr, allocated_mem_size, TX_NO_WAIT) != TX_SUCCESS)
 8002bb8:	f107 010c 	add.w	r1, r7, #12
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	697a      	ldr	r2, [r7, #20]
 8002bc0:	6938      	ldr	r0, [r7, #16]
 8002bc2:	f001 ff73 	bl	8004aac <_txe_byte_allocate>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d001      	beq.n	8002bd0 <MemAlloc+0x54>
    {
      /* Return NULL in case of error */
      mem_ptr = NULL;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60fb      	str	r3, [r7, #12]
    }
  }

  return (mem_ptr);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3718      	adds	r7, #24
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	20000588 	.word	0x20000588
 8002be0:	20000554 	.word	0x20000554

08002be4 <MemFree>:
  * @param  [in] memory size to be allocated from BytePool
  *         [in] to be allocated memory type (Heap or Stack)
  * @retval pointer to the allocated memory or NULL in case of error.
  */
static osStatus_t MemFree(VOID *memory_ptr)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* The output status code that indicates the execution status */
  osStatus_t status = osOK;
 8002bec:	2300      	movs	r3, #0
 8002bee:	60fb      	str	r3, [r7, #12]

  /* Check if the memory_ptr is invalid */
  if (memory_ptr == NULL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d103      	bne.n	8002bfe <MemFree+0x1a>
  {
    /* Return osError in case of error */
    status = osError;
 8002bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8002bfa:	60fb      	str	r3, [r7, #12]
 8002bfc:	e008      	b.n	8002c10 <MemFree+0x2c>
  }
  else
  {
    /* Free the allocated memory_ptr */
    if (tx_byte_release(memory_ptr) != TX_SUCCESS)
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f002 f868 	bl	8004cd4 <_txe_byte_release>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d002      	beq.n	8002c10 <MemFree+0x2c>
    {
      /* Return osError in case of error */
      status = osError;
 8002c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c0e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (status);
 8002c10:	68fb      	ldr	r3, [r7, #12]
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
	...

08002c1c <MemInit>:
  *         RTOS2_BYTE_POOL_STACK_SIZE and RTOS2_BYTE_POOL_HEAP_SIZE flags.
  * @param  none.
  * @retval status code that indicates the execution status of the function.
  */
static osStatus_t MemInit(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af02      	add	r7, sp, #8
  /* Allocated memory size */
  uint32_t bytepool_size = RTOS2_BYTE_POOL_STACK_SIZE;
 8002c22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c26:	60fb      	str	r3, [r7, #12]
#ifdef USE_DYNAMIC_MEMORY_ALLOCATION  
  /* Unused memory address */
  CHAR *unused_memory = NULL;
#else
  #ifdef USE_MEMORY_POOL_ALLOCATION
    CHAR *unused_memory_Stack = NULL;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	60bb      	str	r3, [r7, #8]
    CHAR *unused_memory_Heap = NULL;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	607b      	str	r3, [r7, #4]
  #endif
#endif  

  /* If the memory size the be allocated is less then the TX_BYTE_POOL_MIN */
  if (bytepool_size < TX_BYTE_POOL_MIN)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2b63      	cmp	r3, #99	; 0x63
 8002c34:	d801      	bhi.n	8002c3a <MemInit+0x1e>
  {
    /* We should at least allocate TX_BYTE_POOL_MIN */
    bytepool_size = TX_BYTE_POOL_MIN;
 8002c36:	2364      	movs	r3, #100	; 0x64
 8002c38:	60fb      	str	r3, [r7, #12]
  unused_memory = (CHAR *)_tx_initialize_unused_memory;  
#else
  #ifdef USE_MEMORY_POOL_ALLOCATION  
  static CHAR freememStack[RTOS2_BYTE_POOL_STACK_SIZE + RTOS2_INTERNAL_BYTE_POOL_SIZE];
  static CHAR freememHeap[RTOS2_BYTE_POOL_HEAP_SIZE + RTOS2_INTERNAL_BYTE_POOL_SIZE];
  unused_memory_Stack = (CHAR *)freememStack;
 8002c3a:	4b18      	ldr	r3, [pc, #96]	; (8002c9c <MemInit+0x80>)
 8002c3c:	60bb      	str	r3, [r7, #8]
  unused_memory_Heap = (CHAR *)freememHeap;
 8002c3e:	4b18      	ldr	r3, [pc, #96]	; (8002ca0 <MemInit+0x84>)
 8002c40:	607b      	str	r3, [r7, #4]
  
#else
  #ifdef USE_MEMORY_POOL_ALLOCATION 
  /* Create a byte memory pool from which to allocate the timer control
     block */
  if (tx_byte_pool_create(&StackBytePool, "Byte Pool Stack", unused_memory_Stack,
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002c48:	2234      	movs	r2, #52	; 0x34
 8002c4a:	9200      	str	r2, [sp, #0]
 8002c4c:	68ba      	ldr	r2, [r7, #8]
 8002c4e:	4915      	ldr	r1, [pc, #84]	; (8002ca4 <MemInit+0x88>)
 8002c50:	4815      	ldr	r0, [pc, #84]	; (8002ca8 <MemInit+0x8c>)
 8002c52:	f001 ff9f 	bl	8004b94 <_txe_byte_pool_create>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d002      	beq.n	8002c62 <MemInit+0x46>
                          RTOS2_INTERNAL_BYTE_POOL_SIZE + bytepool_size) != TX_SUCCESS)
  {
    /* Return osError in case of error */
    return (osError);
 8002c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c60:	e018      	b.n	8002c94 <MemInit+0x78>
  }
  /* Set bytepool_size to the user configured Heap size */
  bytepool_size = RTOS2_BYTE_POOL_HEAP_SIZE;
 8002c62:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c66:	60fb      	str	r3, [r7, #12]

  /* If the memory size the be allocated is less then the TX_BYTE_POOL_MIN */
  if (bytepool_size < TX_BYTE_POOL_MIN)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2b63      	cmp	r3, #99	; 0x63
 8002c6c:	d801      	bhi.n	8002c72 <MemInit+0x56>
  {
    /* We should at least allocate TX_BYTE_POOL_MIN */
    bytepool_size = TX_BYTE_POOL_MIN;
 8002c6e:	2364      	movs	r3, #100	; 0x64
 8002c70:	60fb      	str	r3, [r7, #12]
  }

  /* Create a byte memory pool from which to allocate the timer control
     block */
  if (tx_byte_pool_create(&HeapBytePool, "Byte Pool Heap", unused_memory_Heap,
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002c78:	2234      	movs	r2, #52	; 0x34
 8002c7a:	9200      	str	r2, [sp, #0]
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	490b      	ldr	r1, [pc, #44]	; (8002cac <MemInit+0x90>)
 8002c80:	480b      	ldr	r0, [pc, #44]	; (8002cb0 <MemInit+0x94>)
 8002c82:	f001 ff87 	bl	8004b94 <_txe_byte_pool_create>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d002      	beq.n	8002c92 <MemInit+0x76>
                          RTOS2_INTERNAL_BYTE_POOL_SIZE + bytepool_size) != TX_SUCCESS)
  {
    /* Return osError in case of error */
    return (osError);
 8002c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c90:	e000      	b.n	8002c94 <MemInit+0x78>
  }
  #endif
#endif  
  return (osOK);
 8002c92:	2300      	movs	r3, #0
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3710      	adds	r7, #16
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	200005bc 	.word	0x200005bc
 8002ca0:	200086bc 	.word	0x200086bc
 8002ca4:	08006718 	.word	0x08006718
 8002ca8:	20000588 	.word	0x20000588
 8002cac:	08006728 	.word	0x08006728
 8002cb0:	20000554 	.word	0x20000554

08002cb4 <osKernelInitialize>:
  *         Routines.
  * @param  none
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osKernelInitialize(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002cba:	f3ef 8305 	mrs	r3, IPSR
 8002cbe:	603b      	str	r3, [r7, #0]
  return(result);
 8002cc0:	683b      	ldr	r3, [r7, #0]
  /* The output status code that indicates the execution status */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d003      	beq.n	8002cce <osKernelInitialize+0x1a>
  {
    /* Return osErrorISR in case of error */
    status = osErrorISR;
 8002cc6:	f06f 0305 	mvn.w	r3, #5
 8002cca:	607b      	str	r3, [r7, #4]
 8002ccc:	e017      	b.n	8002cfe <osKernelInitialize+0x4a>
  }
  else
  {
    /* Check if the kernel state is osKernelInactive */
    if (KernelState == osKernelInactive)
 8002cce:	4b0e      	ldr	r3, [pc, #56]	; (8002d08 <osKernelInitialize+0x54>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d110      	bne.n	8002cf8 <osKernelInitialize+0x44>
    {
      /* Initialize the kernel */
      _tx_initialize_kernel_setup();
 8002cd6:	f000 fe39 	bl	800394c <_tx_initialize_kernel_setup>

      /* Initialize the Heap and stack memory BytePools */
      if (MemInit() == osOK)
 8002cda:	f7ff ff9f 	bl	8002c1c <MemInit>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d105      	bne.n	8002cf0 <osKernelInitialize+0x3c>
      {
        /* Set the kernel state to osKernelReady */
        KernelState = osKernelReady;
 8002ce4:	4b08      	ldr	r3, [pc, #32]	; (8002d08 <osKernelInitialize+0x54>)
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	601a      	str	r2, [r3, #0]

        /* Return osOK in case of success */
        status = osOK;
 8002cea:	2300      	movs	r3, #0
 8002cec:	607b      	str	r3, [r7, #4]
 8002cee:	e006      	b.n	8002cfe <osKernelInitialize+0x4a>
      }
      else
      {
        /* Return osError in case of error */
        status = osError;
 8002cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf4:	607b      	str	r3, [r7, #4]
 8002cf6:	e002      	b.n	8002cfe <osKernelInitialize+0x4a>
      }
    }
    else
    {
      /* Return osError in case of error */
      status = osError;
 8002cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8002cfc:	607b      	str	r3, [r7, #4]
    }
  }

  return (status);
 8002cfe:	687b      	ldr	r3, [r7, #4]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3708      	adds	r7, #8
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	20000550 	.word	0x20000550

08002d0c <osKernelStart>:
  *         Routines.
  * @param  none
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osKernelStart(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d12:	f3ef 8305 	mrs	r3, IPSR
 8002d16:	603b      	str	r3, [r7, #0]
  return(result);
 8002d18:	683b      	ldr	r3, [r7, #0]
  /* The output status code that indicates the execution status */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <osKernelStart+0x1a>
  {
    /* Return osErrorISR in case of error */
    status = osErrorISR;
 8002d1e:	f06f 0305 	mvn.w	r3, #5
 8002d22:	607b      	str	r3, [r7, #4]
 8002d24:	e00e      	b.n	8002d44 <osKernelStart+0x38>
  }
  else
  {
    /* Check if the kernel state is osKernelReady */
    if (KernelState == osKernelReady)
 8002d26:	4b0a      	ldr	r3, [pc, #40]	; (8002d50 <osKernelStart+0x44>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d107      	bne.n	8002d3e <osKernelStart+0x32>
    {
      /* Set the kernel state to osKernelRunning */
      KernelState = osKernelRunning;
 8002d2e:	4b08      	ldr	r3, [pc, #32]	; (8002d50 <osKernelStart+0x44>)
 8002d30:	2202      	movs	r2, #2
 8002d32:	601a      	str	r2, [r3, #0]

      /* Return osOK in case of success */
      status = osOK;
 8002d34:	2300      	movs	r3, #0
 8002d36:	607b      	str	r3, [r7, #4]

      /* Start the Kernel */
      tx_kernel_enter();
 8002d38:	f000 fdde 	bl	80038f8 <_tx_initialize_kernel_enter>
 8002d3c:	e002      	b.n	8002d44 <osKernelStart+0x38>
    }
    else
    {
      /* Return osError in case of error */
      status = osError;
 8002d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d42:	607b      	str	r3, [r7, #4]
    }
  }

  return (status);
 8002d44:	687b      	ldr	r3, [r7, #4]
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3708      	adds	r7, #8
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	20000550 	.word	0x20000550

08002d54 <osDelay>:
  *         Routines.
  * @param  [in]  ticks time ticks value
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osDelay(uint32_t ticks)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d5c:	f3ef 8305 	mrs	r3, IPSR
 8002d60:	60bb      	str	r3, [r7, #8]
  return(result);
 8002d62:	68bb      	ldr	r3, [r7, #8]
  /* The output status code that indicates the execution status */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d003      	beq.n	8002d70 <osDelay+0x1c>
  {
    /* Return osErrorISR in case of error */
    status = osErrorISR;
 8002d68:	f06f 0305 	mvn.w	r3, #5
 8002d6c:	60fb      	str	r3, [r7, #12]
 8002d6e:	e007      	b.n	8002d80 <osDelay+0x2c>
  }
  else
  {
    /* Return osOK in case of success */
    status = osOK;
 8002d70:	2300      	movs	r3, #0
 8002d72:	60fb      	str	r3, [r7, #12]

    /* Check that the input ticks != 0 */
    if (ticks != 0U)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d002      	beq.n	8002d80 <osDelay+0x2c>
    {
      /* Sleep the thread */
      tx_thread_sleep(ticks);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f001 f848 	bl	8003e10 <_tx_thread_sleep>
    }
  }

  return (status);
 8002d80:	68fb      	ldr	r3, [r7, #12]
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <osThreadNew>:
  *               start argument.
  *         [in]  attr  thread attributes; NULL: default values.
  * @retval thread ID for reference by other functions or NULL in case of error.
  */
osThreadId_t osThreadNew(osThreadFunc_t func, void *argument, const osThreadAttr_t *attr)
{
 8002d8a:	b580      	push	{r7, lr}
 8002d8c:	b094      	sub	sp, #80	; 0x50
 8002d8e:	af08      	add	r7, sp, #32
 8002d90:	60f8      	str	r0, [r7, #12]
 8002d92:	60b9      	str	r1, [r7, #8]
 8002d94:	607a      	str	r2, [r7, #4]
  /* For ThreadX the control block pointer is the thread identifier */
  TX_THREAD *thread_ptr = NULL;
 8002d96:	2300      	movs	r3, #0
 8002d98:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Pointer to the thread name */
  CHAR *name_ptr = NULL;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	62bb      	str	r3, [r7, #40]	; 0x28
  /* The thread control block size */
  ULONG cb_size;
  /* The thread priority */
  UINT priority;
  /* The thread entry input */
  ULONG entry_input = 0;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002da2:	f3ef 8305 	mrs	r3, IPSR
 8002da6:	613b      	str	r3, [r7, #16]
  return(result);
 8002da8:	693b      	ldr	r3, [r7, #16]

  /* Check if this API is called from Interrupt Service Routines
     or the thread_id is NULL */
  if (!IS_IRQ_MODE() && (func != NULL))
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	f040 80da 	bne.w	8002f64 <osThreadNew+0x1da>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	f000 80d6 	beq.w	8002f64 <osThreadNew+0x1da>
  {
    /* Initialize the name_ptr to NULL */
    name_ptr = NULL;
 8002db8:	2300      	movs	r3, #0
 8002dba:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check if the attr is not NULL */
    if (attr != NULL)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d06f      	beq.n	8002ea2 <osThreadNew+0x118>
    {
      /* Check if the name_ptr is not NULL */
      if (attr->name != NULL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d002      	beq.n	8002dd0 <osThreadNew+0x46>
      {
        /* Set the thread name_ptr */
        name_ptr = (CHAR *)attr->name;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Check the input priority value and attribute bits for osThreadJoinable
         parameter */
      if ((attr->priority < osPriorityIdle) || (attr->priority > osPriorityISR))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	699b      	ldr	r3, [r3, #24]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	dd03      	ble.n	8002de0 <osThreadNew+0x56>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	2b38      	cmp	r3, #56	; 0x38
 8002dde:	dd01      	ble.n	8002de4 <osThreadNew+0x5a>
      {
        /* Return NULL pointer in case of error */
        return (NULL);
 8002de0:	2300      	movs	r3, #0
 8002de2:	e0c0      	b.n	8002f66 <osThreadNew+0x1dc>
      }
      else
      {
        /* Set the thread priority */
        priority = osPriorityISR - attr->priority;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8002dec:	61bb      	str	r3, [r7, #24]
      }

      /* Check if the argument is not NULL */
      if (argument != NULL)
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d001      	beq.n	8002df8 <osThreadNew+0x6e>
      {
        /* Set the entry_input */
        entry_input = (ULONG) argument;
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	617b      	str	r3, [r7, #20]
      }

      /* Check if the stack size is equal to 0 */
      if (attr->stack_size == 0U)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	695b      	ldr	r3, [r3, #20]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d103      	bne.n	8002e08 <osThreadNew+0x7e>
      {
        /* Set stack size to DEFAULT_THREAD_STACK_SIZE */
        stack_size = RTOS2_DEFAULT_THREAD_STACK_SIZE;
 8002e00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e04:	623b      	str	r3, [r7, #32]
 8002e06:	e009      	b.n	8002e1c <osThreadNew+0x92>
      }
      else if (attr->stack_size < TX_BYTE_POOL_MIN)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	2b63      	cmp	r3, #99	; 0x63
 8002e0e:	d802      	bhi.n	8002e16 <osThreadNew+0x8c>
      {
        /* Set stack size to TX_BYTE_POOL_MIN */
        stack_size = TX_BYTE_POOL_MIN;
 8002e10:	2364      	movs	r3, #100	; 0x64
 8002e12:	623b      	str	r3, [r7, #32]
 8002e14:	e002      	b.n	8002e1c <osThreadNew+0x92>
      }
      else
      {
        /* Set stack size to attr->stack_size */
        stack_size = (ULONG)attr->stack_size;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	623b      	str	r3, [r7, #32]
      }

      /* Check if the input stack pointer is NULL */
      if (attr->stack_mem == NULL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	691b      	ldr	r3, [r3, #16]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d109      	bne.n	8002e38 <osThreadNew+0xae>
      {
        /* Allocate the stack for the thread to be created */
        stack_start = MemAlloc(stack_size, RTOS2_BYTE_POOL_STACK_TYPE);
 8002e24:	2101      	movs	r1, #1
 8002e26:	6a38      	ldr	r0, [r7, #32]
 8002e28:	f7ff fea8 	bl	8002b7c <MemAlloc>
 8002e2c:	6278      	str	r0, [r7, #36]	; 0x24
        if (stack_start == NULL)
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10d      	bne.n	8002e50 <osThreadNew+0xc6>
        {
          /* Return NULL pointer in case of error */
          return (NULL);
 8002e34:	2300      	movs	r3, #0
 8002e36:	e096      	b.n	8002f66 <osThreadNew+0x1dc>
        }
      }
      else
      {
        if (attr->stack_size == 0U)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	695b      	ldr	r3, [r3, #20]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <osThreadNew+0xba>
        {
          /* Return NULL pointer in case of error */
          return (NULL);
 8002e40:	2300      	movs	r3, #0
 8002e42:	e090      	b.n	8002f66 <osThreadNew+0x1dc>
        }
        else
        {
          /* Set stack size to the input attr->stack_size */
          stack_size = (ULONG)attr->stack_size;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	623b      	str	r3, [r7, #32]
        }

        /* The stack shall point to the input stack memory address */
        stack_start = attr->stack_mem;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      /* Check if the control block size is equal to 0 */
      if (attr->cb_size == 0U)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d102      	bne.n	8002e5e <osThreadNew+0xd4>
      {
        /* Set control block size to sizeof(TX_THREAD) */
        cb_size = sizeof(TX_THREAD);
 8002e58:	23b4      	movs	r3, #180	; 0xb4
 8002e5a:	61fb      	str	r3, [r7, #28]
 8002e5c:	e008      	b.n	8002e70 <osThreadNew+0xe6>
      }
      else if (attr->cb_size < sizeof(TX_THREAD))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	2bb3      	cmp	r3, #179	; 0xb3
 8002e64:	d801      	bhi.n	8002e6a <osThreadNew+0xe0>
      {
        /* Return NULL pointer in case of error */
        return (NULL);
 8002e66:	2300      	movs	r3, #0
 8002e68:	e07d      	b.n	8002f66 <osThreadNew+0x1dc>
      }
      else
      {
        /* Set stack size to attr->cb_size */
        cb_size = (ULONG)attr->cb_size;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	61fb      	str	r3, [r7, #28]
      }

      /* Check if the input control block pointer is NULL */
      if (attr->cb_mem == NULL)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d110      	bne.n	8002e9a <osThreadNew+0x110>
      {
        /* Allocate the thread_ptr structure for the thread to be created */
        thread_ptr = (TX_THREAD *)MemAlloc(cb_size, RTOS2_BYTE_POOL_HEAP_TYPE);
 8002e78:	2102      	movs	r1, #2
 8002e7a:	69f8      	ldr	r0, [r7, #28]
 8002e7c:	f7ff fe7e 	bl	8002b7c <MemAlloc>
 8002e80:	62f8      	str	r0, [r7, #44]	; 0x2c
        if (thread_ptr == NULL)
 8002e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d12f      	bne.n	8002ee8 <osThreadNew+0x15e>
        {
          /* Check if the memory for thread stack has been internally
             allocated */
          if (attr->stack_mem == NULL)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	691b      	ldr	r3, [r3, #16]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d102      	bne.n	8002e96 <osThreadNew+0x10c>
          {
            /* Free the already allocated memory for thread stack */
            MemFree(stack_start);
 8002e90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e92:	f7ff fea7 	bl	8002be4 <MemFree>
          }
          /* Return NULL pointer in case of error */
          return (NULL);
 8002e96:	2300      	movs	r3, #0
 8002e98:	e065      	b.n	8002f66 <osThreadNew+0x1dc>
        }
      }
      else
      {
        /* The control block shall point to the input cb_mem memory address */
        thread_ptr = attr->cb_mem;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ea0:	e022      	b.n	8002ee8 <osThreadNew+0x15e>
      }
    }
    else
    {
      /* Set the thread priority to default osPriorityNormal*/
      priority = osPriorityISR - osPriorityNormal;
 8002ea2:	2320      	movs	r3, #32
 8002ea4:	61bb      	str	r3, [r7, #24]

      /* Initialize the name_ptr to NULL */
      name_ptr = NULL;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Initialize the stack_size to RTOS2_DEFAULT_THREAD_STACK_SIZE */
      stack_size = RTOS2_DEFAULT_THREAD_STACK_SIZE;
 8002eaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002eae:	623b      	str	r3, [r7, #32]

      /* Check if the argument is not NULL */
      if (argument != NULL)
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <osThreadNew+0x130>
      {
        /* Set the entry_input */
        entry_input = (ULONG) argument;
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	617b      	str	r3, [r7, #20]
      }

      /* Allocate the stack for the thread to be created */
      stack_start = MemAlloc(stack_size, RTOS2_BYTE_POOL_STACK_TYPE);
 8002eba:	2101      	movs	r1, #1
 8002ebc:	6a38      	ldr	r0, [r7, #32]
 8002ebe:	f7ff fe5d 	bl	8002b7c <MemAlloc>
 8002ec2:	6278      	str	r0, [r7, #36]	; 0x24
      if (stack_start == NULL)
 8002ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <osThreadNew+0x144>
      {
        /* Return NULL pointer in case of error */
        return (NULL);
 8002eca:	2300      	movs	r3, #0
 8002ecc:	e04b      	b.n	8002f66 <osThreadNew+0x1dc>
      }

      /* Allocate the thread_ptr structure for the thread to be created */
      thread_ptr = (TX_THREAD *)MemAlloc(sizeof(TX_THREAD), RTOS2_BYTE_POOL_HEAP_TYPE);
 8002ece:	2102      	movs	r1, #2
 8002ed0:	20b4      	movs	r0, #180	; 0xb4
 8002ed2:	f7ff fe53 	bl	8002b7c <MemAlloc>
 8002ed6:	62f8      	str	r0, [r7, #44]	; 0x2c
      if (thread_ptr == NULL)
 8002ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d104      	bne.n	8002ee8 <osThreadNew+0x15e>
      {
        /* Free the already allocated memory for thread stack */
        MemFree(stack_start);
 8002ede:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ee0:	f7ff fe80 	bl	8002be4 <MemFree>

        /* Return NULL pointer in case of error */
        return (NULL);
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	e03e      	b.n	8002f66 <osThreadNew+0x1dc>

    /* Call the tx_thread_create function to create the new thread.
       Note: By default the preempt_threshold shall be deactivated by setting
       its value to the priority or deactivated using
       TX_DISABLE_PREEMPTION_THRESHOLD */
    if (tx_thread_create(thread_ptr, name_ptr, (void(*)(ULONG))func, entry_input, stack_start, stack_size, priority,
 8002ee8:	23b4      	movs	r3, #180	; 0xb4
 8002eea:	9306      	str	r3, [sp, #24]
 8002eec:	2301      	movs	r3, #1
 8002eee:	9305      	str	r3, [sp, #20]
 8002ef0:	2304      	movs	r3, #4
 8002ef2:	9304      	str	r3, [sp, #16]
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	9303      	str	r3, [sp, #12]
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	9302      	str	r3, [sp, #8]
 8002efc:	6a3b      	ldr	r3, [r7, #32]
 8002efe:	9301      	str	r3, [sp, #4]
 8002f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	68fa      	ldr	r2, [r7, #12]
 8002f08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f0a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002f0c:	f001 ff1e 	bl	8004d4c <_txe_thread_create>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d016      	beq.n	8002f44 <osThreadNew+0x1ba>
                         priority, RTOS2_DEFAULT_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
    {
      /* Check if the memory for thread control block has been internally
         allocated */
      if ((attr->cb_mem == NULL) || (attr == NULL))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d002      	beq.n	8002f24 <osThreadNew+0x19a>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d102      	bne.n	8002f2a <osThreadNew+0x1a0>
      {
        /* Free the already allocated memory for thread control block */
        MemFree(thread_ptr);
 8002f24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002f26:	f7ff fe5d 	bl	8002be4 <MemFree>
      }

      /* Check if the memory for thread stack has been internally allocated */
      if ((attr->stack_mem == NULL) || (attr == NULL))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d002      	beq.n	8002f38 <osThreadNew+0x1ae>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d102      	bne.n	8002f3e <osThreadNew+0x1b4>
      {
        /* Free the already allocated memory for thread stack */
        MemFree(stack_start);
 8002f38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002f3a:	f7ff fe53 	bl	8002be4 <MemFree>
      }

      /* Return NULL pointer in case of error */
      thread_ptr = NULL;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f42:	e00f      	b.n	8002f64 <osThreadNew+0x1da>
    }
    else
    {
      /* Check if the thread shall be created joinable */
      if ((attr != NULL) && (attr->attr_bits == osThreadJoinable))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d008      	beq.n	8002f5c <osThreadNew+0x1d2>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d104      	bne.n	8002f5c <osThreadNew+0x1d2>
      {
        /* Set the thread to Joinable state */
        thread_ptr->tx_thread_detached_joinable = osThreadJoinable;
 8002f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f54:	2201      	movs	r2, #1
 8002f56:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002f5a:	e003      	b.n	8002f64 <osThreadNew+0x1da>
      }
      else
      {
        /* Set the thread to Detached state */
        thread_ptr->tx_thread_detached_joinable = osThreadDetached;
 8002f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      }
    }
  }

  return ((osThreadId_t)thread_ptr);
 8002f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3730      	adds	r7, #48	; 0x30
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <osThreadYield>:
  *         Routines.
  * @param  none.
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osThreadYield(void)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b082      	sub	sp, #8
 8002f72:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002f74:	f3ef 8305 	mrs	r3, IPSR
 8002f78:	603b      	str	r3, [r7, #0]
  return(result);
 8002f7a:	683b      	ldr	r3, [r7, #0]
  /* The returned status or error */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d003      	beq.n	8002f88 <osThreadYield+0x1a>
  {
    /* Return osErrorISR error */
    status = osErrorISR;
 8002f80:	f06f 0305 	mvn.w	r3, #5
 8002f84:	607b      	str	r3, [r7, #4]
 8002f86:	e003      	b.n	8002f90 <osThreadYield+0x22>
  }
  else
  {
    /* Call the tx_thread_relinquish to relinquishes processor control to
       other ready-to-run threads at the same or higher priority. */
    tx_thread_relinquish();
 8002f88:	f001 ffd2 	bl	8004f30 <_txe_thread_relinquish>

    /* Return osOK for success */
    status = osOK;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	607b      	str	r3, [r7, #4]
  }

  return (status);
 8002f90:	687b      	ldr	r3, [r7, #4]
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
	...

08002f9c <osThreadSuspend>:
  *         Routines.
  * @param  [in] thread_id thread ID obtained by osThreadNew or osThreadGetId.
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osThreadSuspend(osThreadId_t thread_id)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  /* For ThreadX the control block pointer is the thread identifier */
  TX_THREAD *thread_ptr = (TX_THREAD *)thread_id;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002fa8:	f3ef 8305 	mrs	r3, IPSR
 8002fac:	60fb      	str	r3, [r7, #12]
  return(result);
 8002fae:	68fb      	ldr	r3, [r7, #12]
  /* The returned status or error */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d003      	beq.n	8002fbc <osThreadSuspend+0x20>
  {
    /* Return osErrorISR error */
    status = osErrorISR;
 8002fb4:	f06f 0305 	mvn.w	r3, #5
 8002fb8:	617b      	str	r3, [r7, #20]
 8002fba:	e017      	b.n	8002fec <osThreadSuspend+0x50>
  }
  /* Check if the thread ID is NULL or (tx_thread_id != TX_THREAD_ID) */
  else if ((thread_id == NULL) || (thread_ptr->tx_thread_id != TX_THREAD_ID))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d004      	beq.n	8002fcc <osThreadSuspend+0x30>
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a0c      	ldr	r2, [pc, #48]	; (8002ff8 <osThreadSuspend+0x5c>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d003      	beq.n	8002fd4 <osThreadSuspend+0x38>
  {
    /* Return osErrorParameter error */
    status = osErrorParameter;
 8002fcc:	f06f 0303 	mvn.w	r3, #3
 8002fd0:	617b      	str	r3, [r7, #20]
 8002fd2:	e00b      	b.n	8002fec <osThreadSuspend+0x50>
  }
  else
  {
    /* Call the tx_thread_suspend to suspends the specified application
      thread. A thread may call this service to suspend itself. */
    if (tx_thread_suspend(thread_ptr) == TX_SUCCESS)
 8002fd4:	6938      	ldr	r0, [r7, #16]
 8002fd6:	f001 ffe5 	bl	8004fa4 <_txe_thread_suspend>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d102      	bne.n	8002fe6 <osThreadSuspend+0x4a>
    {
      /* Return osOK for success */
      status = osOK;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	617b      	str	r3, [r7, #20]
 8002fe4:	e002      	b.n	8002fec <osThreadSuspend+0x50>
    }
    else
    {
      /* Return osErrorResource in case of error */
      status = osErrorResource;
 8002fe6:	f06f 0302 	mvn.w	r3, #2
 8002fea:	617b      	str	r3, [r7, #20]
    }
  }

  return (status);
 8002fec:	697b      	ldr	r3, [r7, #20]
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3718      	adds	r7, #24
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	54485244 	.word	0x54485244

08002ffc <osThreadResume>:
  *         Routines.
  * @param  [in] thread_id thread ID obtained by osThreadNew or osThreadGetId.
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osThreadResume(osThreadId_t thread_id)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  /* For ThreadX the control block pointer is the thread identifier */
  TX_THREAD *thread_ptr = (TX_THREAD *)thread_id;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003008:	f3ef 8305 	mrs	r3, IPSR
 800300c:	60fb      	str	r3, [r7, #12]
  return(result);
 800300e:	68fb      	ldr	r3, [r7, #12]
  /* The returned status or error */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8003010:	2b00      	cmp	r3, #0
 8003012:	d003      	beq.n	800301c <osThreadResume+0x20>
  {
    /* Return osErrorISR error */
    status = osErrorISR;
 8003014:	f06f 0305 	mvn.w	r3, #5
 8003018:	617b      	str	r3, [r7, #20]
 800301a:	e017      	b.n	800304c <osThreadResume+0x50>
  }
  /* Check if the thread ID is NULL or (tx_thread_id != TX_THREAD_ID) */
  else if ((thread_id == NULL) || (thread_ptr->tx_thread_id != TX_THREAD_ID))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d004      	beq.n	800302c <osThreadResume+0x30>
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a0c      	ldr	r2, [pc, #48]	; (8003058 <osThreadResume+0x5c>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d003      	beq.n	8003034 <osThreadResume+0x38>
  {
    /* Return osErrorParameter error */
    status = osErrorParameter;
 800302c:	f06f 0303 	mvn.w	r3, #3
 8003030:	617b      	str	r3, [r7, #20]
 8003032:	e00b      	b.n	800304c <osThreadResume+0x50>
  {
    /* Call the tx_thread_resume to resumes or prepares for execution a thread
      that was previously suspended by a tx_thread_suspend call. In addition,
      this service resumes threads that were created without an automatic
      start. */
    if (tx_thread_resume(thread_ptr) == TX_SUCCESS)
 8003034:	6938      	ldr	r0, [r7, #16]
 8003036:	f001 ff97 	bl	8004f68 <_txe_thread_resume>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d102      	bne.n	8003046 <osThreadResume+0x4a>
    {
      /* Return osOK for success */
      status = osOK;
 8003040:	2300      	movs	r3, #0
 8003042:	617b      	str	r3, [r7, #20]
 8003044:	e002      	b.n	800304c <osThreadResume+0x50>
    }
    else
    {
      /* Return osErrorResource in case of error */
      status = osErrorResource;
 8003046:	f06f 0302 	mvn.w	r3, #2
 800304a:	617b      	str	r3, [r7, #20]
    }
  }

  return (status);
 800304c:	697b      	ldr	r3, [r7, #20]
}
 800304e:	4618      	mov	r0, r3
 8003050:	3718      	adds	r7, #24
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	54485244 	.word	0x54485244

0800305c <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b096      	sub	sp, #88	; 0x58
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
 8003068:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	3303      	adds	r3, #3
 800306e:	f023 0303 	bic.w	r3, r3, #3
 8003072:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003074:	f3ef 8310 	mrs	r3, PRIMASK
 8003078:	637b      	str	r3, [r7, #52]	; 0x34
#endif
    return(posture);
 800307a:	6b7b      	ldr	r3, [r7, #52]	; 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 800307c:	633b      	str	r3, [r7, #48]	; 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800307e:	b672      	cpsid	i
#endif
    return(int_posture);
 8003080:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 8003082:	657b      	str	r3, [r7, #84]	; 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8003084:	4b55      	ldr	r3, [pc, #340]	; (80031dc <_tx_byte_allocate+0x180>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	64bb      	str	r3, [r7, #72]	; 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 800308a:	2300      	movs	r3, #0
 800308c:	64fb      	str	r3, [r7, #76]	; 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003092:	621a      	str	r2, [r3, #32]
 8003094:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003096:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309a:	f383 8810 	msr	PRIMASK, r3
}
 800309e:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 80030a0:	6879      	ldr	r1, [r7, #4]
 80030a2:	68f8      	ldr	r0, [r7, #12]
 80030a4:	f000 f9b2 	bl	800340c <_tx_byte_pool_search>
 80030a8:	6478      	str	r0, [r7, #68]	; 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80030aa:	f3ef 8310 	mrs	r3, PRIMASK
 80030ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 80030b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 80030b2:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80030b4:	b672      	cpsid	i
    return(int_posture);
 80030b6:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 80030b8:	657b      	str	r3, [r7, #84]	; 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 80030ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d002      	beq.n	80030c6 <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 80030c0:	2301      	movs	r3, #1
 80030c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030c4:	e006      	b.n	80030d4 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6a1b      	ldr	r3, [r3, #32]
 80030ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d101      	bne.n	80030d4 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 80030d0:	2301      	movs	r3, #1
 80030d2:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
        }

    } while (finished == TX_FALSE);
 80030d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d0d9      	beq.n	800308e <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80030de:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 80030e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d008      	beq.n	80030f8 <_tx_byte_allocate+0x9c>
 80030e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030e8:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80030ea:	6a3b      	ldr	r3, [r7, #32]
 80030ec:	f383 8810 	msr	PRIMASK, r3
}
 80030f0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 80030f2:	2300      	movs	r3, #0
 80030f4:	653b      	str	r3, [r7, #80]	; 0x50
 80030f6:	e06c      	b.n	80031d2 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d061      	beq.n	80031c2 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 80030fe:	4b38      	ldr	r3, [pc, #224]	; (80031e0 <_tx_byte_allocate+0x184>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d007      	beq.n	8003116 <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 8003106:	2310      	movs	r3, #16
 8003108:	653b      	str	r3, [r7, #80]	; 0x50
 800310a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800310c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	f383 8810 	msr	PRIMASK, r3
}
 8003114:	e05d      	b.n	80031d2 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 8003116:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003118:	4a32      	ldr	r2, [pc, #200]	; (80031e4 <_tx_byte_allocate+0x188>)
 800311a:	669a      	str	r2, [r3, #104]	; 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 800311c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800311e:	68fa      	ldr	r2, [r7, #12]
 8003120:	66da      	str	r2, [r3, #108]	; 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 8003122:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003124:	68ba      	ldr	r2, [r7, #8]
 8003126:	67da      	str	r2, [r3, #124]	; 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 8003128:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	679a      	str	r2, [r3, #120]	; 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800312e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003130:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003134:	1c5a      	adds	r2, r3, #1
 8003136:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003138:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003140:	643b      	str	r3, [r7, #64]	; 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003146:	1c5a      	adds	r2, r3, #1
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	629a      	str	r2, [r3, #40]	; 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800314c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800314e:	2b00      	cmp	r3, #0
 8003150:	d109      	bne.n	8003166 <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003156:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8003158:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800315a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800315c:	671a      	str	r2, [r3, #112]	; 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800315e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003160:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003162:	675a      	str	r2, [r3, #116]	; 0x74
 8003164:	e011      	b.n	800318a <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316a:	63fb      	str	r3, [r7, #60]	; 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800316c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800316e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003170:	671a      	str	r2, [r3, #112]	; 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8003172:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003174:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003176:	63bb      	str	r3, [r7, #56]	; 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8003178:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800317a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800317c:	675a      	str	r2, [r3, #116]	; 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800317e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003180:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003182:	671a      	str	r2, [r3, #112]	; 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8003184:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003186:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003188:	675a      	str	r2, [r3, #116]	; 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 800318a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800318c:	2209      	movs	r2, #9
 800318e:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8003190:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003192:	2201      	movs	r2, #1
 8003194:	639a      	str	r2, [r3, #56]	; 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8003196:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003198:	683a      	ldr	r2, [r7, #0]
 800319a:	64da      	str	r2, [r3, #76]	; 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800319c:	4b10      	ldr	r3, [pc, #64]	; (80031e0 <_tx_byte_allocate+0x184>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	3301      	adds	r3, #1
 80031a2:	4a0f      	ldr	r2, [pc, #60]	; (80031e0 <_tx_byte_allocate+0x184>)
 80031a4:	6013      	str	r3, [r2, #0]
 80031a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031a8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	f383 8810 	msr	PRIMASK, r3
}
 80031b0:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 80031b2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80031b4:	f001 f86e 	bl	8004294 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 80031b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80031be:	653b      	str	r3, [r7, #80]	; 0x50
 80031c0:	e007      	b.n	80031d2 <_tx_byte_allocate+0x176>
 80031c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031c4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	f383 8810 	msr	PRIMASK, r3
}
 80031cc:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 80031ce:	2310      	movs	r3, #16
 80031d0:	653b      	str	r3, [r7, #80]	; 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 80031d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3758      	adds	r7, #88	; 0x58
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	2000c7f4 	.word	0x2000c7f4
 80031e0:	2000c914 	.word	0x2000c914
 80031e4:	080031e9 	.word	0x080031e9

080031e8 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b08e      	sub	sp, #56	; 0x38
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80031f2:	f3ef 8310 	mrs	r3, PRIMASK
 80031f6:	623b      	str	r3, [r7, #32]
    return(posture);
 80031f8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80031fa:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80031fc:	b672      	cpsid	i
    return(int_posture);
 80031fe:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 8003200:	637b      	str	r3, [r7, #52]	; 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003206:	4a33      	ldr	r2, [pc, #204]	; (80032d4 <_tx_byte_pool_cleanup+0xec>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d158      	bne.n	80032be <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003212:	683a      	ldr	r2, [r7, #0]
 8003214:	429a      	cmp	r2, r3
 8003216:	d152      	bne.n	80032be <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800321c:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800321e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003220:	2b00      	cmp	r3, #0
 8003222:	d04c      	beq.n	80032be <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 8003224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a2b      	ldr	r2, [pc, #172]	; (80032d8 <_tx_byte_pool_cleanup+0xf0>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d147      	bne.n	80032be <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800322e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003232:	2b00      	cmp	r3, #0
 8003234:	d043      	beq.n	80032be <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	669a      	str	r2, [r3, #104]	; 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800323c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800323e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003240:	1e5a      	subs	r2, r3, #1
 8003242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003244:	629a      	str	r2, [r3, #40]	; 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8003246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324a:	62fb      	str	r3, [r7, #44]	; 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800324c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800324e:	2b00      	cmp	r3, #0
 8003250:	d103      	bne.n	800325a <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8003252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003254:	2200      	movs	r2, #0
 8003256:	625a      	str	r2, [r3, #36]	; 0x24
 8003258:	e013      	b.n	8003282 <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800325e:	62bb      	str	r3, [r7, #40]	; 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003264:	627b      	str	r3, [r7, #36]	; 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8003266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800326a:	675a      	str	r2, [r3, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800326c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003270:	671a      	str	r2, [r3, #112]	; 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 8003272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	429a      	cmp	r2, r3
 800327a:	d102      	bne.n	8003282 <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 800327c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800327e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003280:	625a      	str	r2, [r3, #36]	; 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	2b09      	cmp	r3, #9
 8003288:	d119      	bne.n	80032be <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2210      	movs	r2, #16
 800328e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8003292:	4b12      	ldr	r3, [pc, #72]	; (80032dc <_tx_byte_pool_cleanup+0xf4>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	3301      	adds	r3, #1
 8003298:	4a10      	ldr	r2, [pc, #64]	; (80032dc <_tx_byte_pool_cleanup+0xf4>)
 800329a:	6013      	str	r3, [r2, #0]
 800329c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800329e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	f383 8810 	msr	PRIMASK, r3
}
 80032a6:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 fedb 	bl	8004064 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80032ae:	f3ef 8310 	mrs	r3, PRIMASK
 80032b2:	61bb      	str	r3, [r7, #24]
    return(posture);
 80032b4:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80032b6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80032b8:	b672      	cpsid	i
    return(int_posture);
 80032ba:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 80032bc:	637b      	str	r3, [r7, #52]	; 0x34
 80032be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032c0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	f383 8810 	msr	PRIMASK, r3
}
 80032c8:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80032ca:	bf00      	nop
 80032cc:	3738      	adds	r7, #56	; 0x38
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	080031e9 	.word	0x080031e9
 80032d8:	42595445 	.word	0x42595445
 80032dc:	2000c914 	.word	0x2000c914

080032e0 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b08e      	sub	sp, #56	; 0x38
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	607a      	str	r2, [r7, #4]
 80032ec:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 80032ee:	2234      	movs	r2, #52	; 0x34
 80032f0:	2100      	movs	r1, #0
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f001 ff92 	bl	800521c <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	f023 0303 	bic.w	r3, r3, #3
 80032fe:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	68ba      	ldr	r2, [r7, #8]
 8003304:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	f1a3 0208 	sub.w	r2, r3, #8
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2202      	movs	r2, #2
 800332c:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	637b      	str	r3, [r7, #52]	; 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8003332:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	4413      	add	r3, r2
 8003338:	637b      	str	r3, [r7, #52]	; 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800333a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800333c:	3b04      	subs	r3, #4
 800333e:	637b      	str	r3, [r7, #52]	; 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	633b      	str	r3, [r7, #48]	; 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8003344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003346:	62fb      	str	r3, [r7, #44]	; 0x2c
    *block_indirect_ptr =  temp_ptr;
 8003348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800334a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800334c:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800334e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003350:	3b04      	subs	r3, #4
 8003352:	637b      	str	r3, [r7, #52]	; 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8003354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003356:	62fb      	str	r3, [r7, #44]	; 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8003358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	633b      	str	r3, [r7, #48]	; 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8003362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003364:	62fb      	str	r3, [r7, #44]	; 0x2c
    *block_indirect_ptr =  block_ptr;
 8003366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003368:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800336a:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	637b      	str	r3, [r7, #52]	; 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8003370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003372:	3304      	adds	r3, #4
 8003374:	637b      	str	r3, [r7, #52]	; 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8003376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003378:	62bb      	str	r3, [r7, #40]	; 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800337a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800337c:	4a1f      	ldr	r2, [pc, #124]	; (80033fc <_tx_byte_pool_create+0x11c>)
 800337e:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003386:	f3ef 8310 	mrs	r3, PRIMASK
 800338a:	61bb      	str	r3, [r7, #24]
    return(posture);
 800338c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800338e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003390:	b672      	cpsid	i
    return(int_posture);
 8003392:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8003394:	627b      	str	r3, [r7, #36]	; 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	4a19      	ldr	r2, [pc, #100]	; (8003400 <_tx_byte_pool_create+0x120>)
 800339a:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 800339c:	4b19      	ldr	r3, [pc, #100]	; (8003404 <_tx_byte_pool_create+0x124>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d109      	bne.n	80033b8 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 80033a4:	4a18      	ldr	r2, [pc, #96]	; (8003408 <_tx_byte_pool_create+0x128>)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	62da      	str	r2, [r3, #44]	; 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	631a      	str	r2, [r3, #48]	; 0x30
 80033b6:	e011      	b.n	80033dc <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 80033b8:	4b13      	ldr	r3, [pc, #76]	; (8003408 <_tx_byte_pool_create+0x128>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 80033be:	6a3b      	ldr	r3, [r7, #32]
 80033c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c2:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 80033c4:	6a3b      	ldr	r3, [r7, #32]
 80033c6:	68fa      	ldr	r2, [r7, #12]
 80033c8:	631a      	str	r2, [r3, #48]	; 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	68fa      	ldr	r2, [r7, #12]
 80033ce:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	69fa      	ldr	r2, [r7, #28]
 80033d4:	631a      	str	r2, [r3, #48]	; 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6a3a      	ldr	r2, [r7, #32]
 80033da:	62da      	str	r2, [r3, #44]	; 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 80033dc:	4b09      	ldr	r3, [pc, #36]	; (8003404 <_tx_byte_pool_create+0x124>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	3301      	adds	r3, #1
 80033e2:	4a08      	ldr	r2, [pc, #32]	; (8003404 <_tx_byte_pool_create+0x124>)
 80033e4:	6013      	str	r3, [r2, #0]
 80033e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	f383 8810 	msr	PRIMASK, r3
}
 80033f0:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80033f2:	2300      	movs	r3, #0
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3738      	adds	r7, #56	; 0x38
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	ffffeeee 	.word	0xffffeeee
 8003400:	42595445 	.word	0x42595445
 8003404:	2000c7e8 	.word	0x2000c7e8
 8003408:	2000c7e4 	.word	0x2000c7e4

0800340c <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800340c:	b480      	push	{r7}
 800340e:	b097      	sub	sp, #92	; 0x5c
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8003416:	2300      	movs	r3, #0
 8003418:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800341a:	f3ef 8310 	mrs	r3, PRIMASK
 800341e:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8003420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 8003422:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003424:	b672      	cpsid	i
    return(int_posture);
 8003426:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 8003428:	657b      	str	r3, [r7, #84]	; 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	689a      	ldr	r2, [r3, #8]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	3b02      	subs	r3, #2
 8003434:	00db      	lsls	r3, r3, #3
 8003436:	4413      	add	r3, r2
 8003438:	643b      	str	r3, [r7, #64]	; 0x40
    if (memory_size >= total_theoretical_available)
 800343a:	683a      	ldr	r2, [r7, #0]
 800343c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800343e:	429a      	cmp	r2, r3
 8003440:	d308      	bcc.n	8003454 <_tx_byte_pool_search+0x48>
 8003442:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003444:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	f383 8810 	msr	PRIMASK, r3
}
 800344c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 800344e:	2300      	movs	r3, #0
 8003450:	653b      	str	r3, [r7, #80]	; 0x50
 8003452:	e0dd      	b.n	8003610 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8003454:	4b72      	ldr	r3, [pc, #456]	; (8003620 <_tx_byte_pool_search+0x214>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800345e:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	695b      	ldr	r3, [r3, #20]
 8003464:	653b      	str	r3, [r7, #80]	; 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	3301      	adds	r3, #1
 800346c:	64bb      	str	r3, [r7, #72]	; 0x48
        available_bytes =  ((ULONG) 0);
 800346e:	2300      	movs	r3, #0
 8003470:	64fb      	str	r3, [r7, #76]	; 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8003472:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003474:	3304      	adds	r3, #4
 8003476:	63bb      	str	r3, [r7, #56]	; 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8003478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800347a:	637b      	str	r3, [r7, #52]	; 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800347c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a68      	ldr	r2, [pc, #416]	; (8003624 <_tx_byte_pool_search+0x218>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d143      	bne.n	800350e <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 8003486:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003488:	2b00      	cmp	r3, #0
 800348a:	d104      	bne.n	8003496 <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003490:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 8003492:	2301      	movs	r3, #1
 8003494:	647b      	str	r3, [r7, #68]	; 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8003496:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003498:	633b      	str	r3, [r7, #48]	; 0x30
                next_ptr =             *this_block_link_ptr;
 800349a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 80034a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	64fb      	str	r3, [r7, #76]	; 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 80034a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034aa:	3b08      	subs	r3, #8
 80034ac:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 80034ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d257      	bcs.n	8003566 <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 80034b6:	2300      	movs	r3, #0
 80034b8:	64fb      	str	r3, [r7, #76]	; 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 80034ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034bc:	3304      	adds	r3, #4
 80034be:	63bb      	str	r3, [r7, #56]	; 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80034c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034c2:	637b      	str	r3, [r7, #52]	; 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 80034c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a56      	ldr	r2, [pc, #344]	; (8003624 <_tx_byte_pool_search+0x218>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d113      	bne.n	80034f6 <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80034ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034d0:	62bb      	str	r3, [r7, #40]	; 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 80034d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034d8:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	1e5a      	subs	r2, r3, #1
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d114      	bne.n	8003518 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80034f2:	615a      	str	r2, [r3, #20]
 80034f4:	e010      	b.n	8003518 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80034f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034f8:	62bb      	str	r3, [r7, #40]	; 0x28
                        current_ptr =  *next_block_link_ptr;
 80034fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	653b      	str	r3, [r7, #80]	; 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 8003500:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003502:	2b00      	cmp	r3, #0
 8003504:	d008      	beq.n	8003518 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 8003506:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003508:	3b01      	subs	r3, #1
 800350a:	64bb      	str	r3, [r7, #72]	; 0x48
 800350c:	e004      	b.n	8003518 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800350e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003510:	633b      	str	r3, [r7, #48]	; 0x30
                current_ptr =  *this_block_link_ptr;
 8003512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	653b      	str	r3, [r7, #80]	; 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 8003518:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800351a:	2b00      	cmp	r3, #0
 800351c:	d002      	beq.n	8003524 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 800351e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003520:	3b01      	subs	r3, #1
 8003522:	64bb      	str	r3, [r7, #72]	; 0x48
 8003524:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003526:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	f383 8810 	msr	PRIMASK, r3
}
 800352e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003530:	f3ef 8310 	mrs	r3, PRIMASK
 8003534:	61bb      	str	r3, [r7, #24]
    return(posture);
 8003536:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8003538:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800353a:	b672      	cpsid	i
    return(int_posture);
 800353c:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 800353e:	657b      	str	r3, [r7, #84]	; 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a1b      	ldr	r3, [r3, #32]
 8003544:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003546:	429a      	cmp	r2, r3
 8003548:	d009      	beq.n	800355e <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	653b      	str	r3, [r7, #80]	; 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	3301      	adds	r3, #1
 8003556:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800355c:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 800355e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003560:	2b00      	cmp	r3, #0
 8003562:	d186      	bne.n	8003472 <_tx_byte_pool_search+0x66>
 8003564:	e000      	b.n	8003568 <_tx_byte_pool_search+0x15c>
                    break;
 8003566:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 8003568:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800356a:	2b00      	cmp	r3, #0
 800356c:	d048      	beq.n	8003600 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 800356e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	2b13      	cmp	r3, #19
 8003576:	d91e      	bls.n	80035b6 <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	3308      	adds	r3, #8
 800357c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800357e:	4413      	add	r3, r2
 8003580:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8003582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003584:	62bb      	str	r3, [r7, #40]	; 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8003586:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003588:	633b      	str	r3, [r7, #48]	; 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 800358a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003590:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8003592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003594:	3304      	adds	r3, #4
 8003596:	63bb      	str	r3, [r7, #56]	; 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8003598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800359a:	637b      	str	r3, [r7, #52]	; 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 800359c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800359e:	4a21      	ldr	r2, [pc, #132]	; (8003624 <_tx_byte_pool_search+0x218>)
 80035a0:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	1c5a      	adds	r2, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 80035ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035b0:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	64fb      	str	r3, [r7, #76]	; 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 80035b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035b8:	3304      	adds	r3, #4
 80035ba:	63bb      	str	r3, [r7, #56]	; 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80035bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035be:	633b      	str	r3, [r7, #48]	; 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80035c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	689a      	ldr	r2, [r3, #8]
 80035ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	f1a3 0208 	sub.w	r2, r3, #8
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80035dc:	429a      	cmp	r2, r3
 80035de:	d105      	bne.n	80035ec <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80035e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035e2:	633b      	str	r3, [r7, #48]	; 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 80035e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	615a      	str	r2, [r3, #20]
 80035ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035ee:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f383 8810 	msr	PRIMASK, r3
}
 80035f6:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 80035f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035fa:	3308      	adds	r3, #8
 80035fc:	653b      	str	r3, [r7, #80]	; 0x50
 80035fe:	e007      	b.n	8003610 <_tx_byte_pool_search+0x204>
 8003600:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003602:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f383 8810 	msr	PRIMASK, r3
}
 800360a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 800360c:	2300      	movs	r3, #0
 800360e:	653b      	str	r3, [r7, #80]	; 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8003610:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 8003612:	4618      	mov	r0, r3
 8003614:	375c      	adds	r7, #92	; 0x5c
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	2000c7f4 	.word	0x2000c7f4
 8003624:	ffffeeee 	.word	0xffffeeee

08003628 <_tx_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_release(VOID *memory_ptr)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b09e      	sub	sp, #120	; 0x78
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
UCHAR               **block_link_ptr;
UCHAR               **suspend_info_ptr;


    /* Default to successful status.  */
    status =  TX_SUCCESS;
 8003630:	2300      	movs	r3, #0
 8003632:	673b      	str	r3, [r7, #112]	; 0x70

    /* Set the pool pointer to NULL.  */
    pool_ptr =  TX_NULL;
 8003634:	2300      	movs	r3, #0
 8003636:	66fb      	str	r3, [r7, #108]	; 0x6c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003638:	f3ef 8310 	mrs	r3, PRIMASK
 800363c:	637b      	str	r3, [r7, #52]	; 0x34
    return(posture);
 800363e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    int_posture = __get_interrupt_posture();
 8003640:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8003642:	b672      	cpsid	i
    return(int_posture);
 8003644:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Lockout interrupts.  */
    TX_DISABLE
 8003646:	677b      	str	r3, [r7, #116]	; 0x74

    /* Determine if the memory pointer is valid.  */
    work_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(memory_ptr);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	66bb      	str	r3, [r7, #104]	; 0x68
    if (work_ptr != TX_NULL)
 800364c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800364e:	2b00      	cmp	r3, #0
 8003650:	d027      	beq.n	80036a2 <_tx_byte_release+0x7a>
    {

        /* Back off the memory pointer to pickup its header.  */
        work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 8003652:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003654:	3b08      	subs	r3, #8
 8003656:	66bb      	str	r3, [r7, #104]	; 0x68

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 8003658:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800365a:	3304      	adds	r3, #4
 800365c:	667b      	str	r3, [r7, #100]	; 0x64
        free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 800365e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003660:	663b      	str	r3, [r7, #96]	; 0x60
        if ((*free_ptr) != TX_BYTE_BLOCK_FREE)
 8003662:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a7e      	ldr	r2, [pc, #504]	; (8003860 <_tx_byte_release+0x238>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d017      	beq.n	800369c <_tx_byte_release+0x74>
        {

            /* Pickup the pool pointer.  */
            temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 800366c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800366e:	3304      	adds	r3, #4
 8003670:	667b      	str	r3, [r7, #100]	; 0x64
            byte_pool_ptr =  TX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
 8003672:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003674:	65fb      	str	r3, [r7, #92]	; 0x5c
            pool_ptr =  *byte_pool_ptr;
 8003676:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	66fb      	str	r3, [r7, #108]	; 0x6c

            /* See if we have a valid pool pointer.  */
            if (pool_ptr == TX_NULL)
 800367c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800367e:	2b00      	cmp	r3, #0
 8003680:	d102      	bne.n	8003688 <_tx_byte_release+0x60>
            {

                /* Return pointer error.  */
                status =  TX_PTR_ERROR;
 8003682:	2303      	movs	r3, #3
 8003684:	673b      	str	r3, [r7, #112]	; 0x70
 8003686:	e00e      	b.n	80036a6 <_tx_byte_release+0x7e>
            }
            else
            {

                /* See if we have a valid pool.  */
                if (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 8003688:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a75      	ldr	r2, [pc, #468]	; (8003864 <_tx_byte_release+0x23c>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d009      	beq.n	80036a6 <_tx_byte_release+0x7e>
                {

                    /* Return pointer error.  */
                    status =  TX_PTR_ERROR;
 8003692:	2303      	movs	r3, #3
 8003694:	673b      	str	r3, [r7, #112]	; 0x70

                    /* Reset the pool pointer is NULL.  */
                    pool_ptr =  TX_NULL;
 8003696:	2300      	movs	r3, #0
 8003698:	66fb      	str	r3, [r7, #108]	; 0x6c
 800369a:	e004      	b.n	80036a6 <_tx_byte_release+0x7e>
        }
        else
        {

            /* Return pointer error.  */
            status =  TX_PTR_ERROR;
 800369c:	2303      	movs	r3, #3
 800369e:	673b      	str	r3, [r7, #112]	; 0x70
 80036a0:	e001      	b.n	80036a6 <_tx_byte_release+0x7e>
    }
    else
    {

        /* Return pointer error.  */
        status =  TX_PTR_ERROR;
 80036a2:	2303      	movs	r3, #3
 80036a4:	673b      	str	r3, [r7, #112]	; 0x70
    }

    /* Determine if the pointer is valid.  */
    if (pool_ptr == TX_NULL)
 80036a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d105      	bne.n	80036b8 <_tx_byte_release+0x90>
 80036ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80036b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036b2:	f383 8810 	msr	PRIMASK, r3
}
 80036b6:	e0cd      	b.n	8003854 <_tx_byte_release+0x22c>
    {

        /* At this point, we know that the pointer is valid.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 80036b8:	4b6b      	ldr	r3, [pc, #428]	; (8003868 <_tx_byte_release+0x240>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	65bb      	str	r3, [r7, #88]	; 0x58

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80036be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80036c2:	621a      	str	r2, [r3, #32]

        /* Log this kernel call.  */
        TX_EL_BYTE_RELEASE_INSERT

        /* Release the memory.  */
        temp_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 80036c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80036c6:	3304      	adds	r3, #4
 80036c8:	667b      	str	r3, [r7, #100]	; 0x64
        free_ptr =   TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 80036ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80036cc:	663b      	str	r3, [r7, #96]	; 0x60
        *free_ptr =  TX_BYTE_BLOCK_FREE;
 80036ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80036d0:	4a63      	ldr	r2, [pc, #396]	; (8003860 <_tx_byte_release+0x238>)
 80036d2:	601a      	str	r2, [r3, #0]

        /* Update the number of available bytes in the pool.  */
        block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80036d4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80036d6:	657b      	str	r3, [r7, #84]	; 0x54
        next_block_ptr =  *block_link_ptr;
 80036d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	653b      	str	r3, [r7, #80]	; 0x50
        pool_ptr -> tx_byte_pool_available =
            pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 80036de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80036e4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80036e6:	1a8a      	subs	r2, r1, r2
 80036e8:	441a      	add	r2, r3
        pool_ptr -> tx_byte_pool_available =
 80036ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036ec:	609a      	str	r2, [r3, #8]

        /* Determine if the free block is prior to current search pointer.  */
        if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 80036ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d202      	bcs.n	80036fe <_tx_byte_release+0xd6>
        {

            /* Yes, update the search pointer to the released block.  */
            pool_ptr -> tx_byte_pool_search =  work_ptr;
 80036f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036fa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80036fc:	615a      	str	r2, [r3, #20]
        }

        /* Determine if there are threads suspended on this byte pool.  */
        if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 80036fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003702:	2b00      	cmp	r3, #0
 8003704:	f000 80a0 	beq.w	8003848 <_tx_byte_release+0x220>
        {

            /* Now examine the suspension list to find threads waiting for
               memory.  Maybe it is now available!  */
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8003708:	e08e      	b.n	8003828 <_tx_byte_release+0x200>
            {

                /* Pickup the first suspended thread pointer.  */
                susp_thread_ptr =  pool_ptr -> tx_byte_pool_suspension_list;
 800370a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800370c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370e:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Pickup the size of the memory the thread is requesting.  */
                memory_size =  susp_thread_ptr -> tx_thread_suspend_info;
 8003710:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003712:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003714:	64bb      	str	r3, [r7, #72]	; 0x48
 8003716:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003718:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800371a:	6a3b      	ldr	r3, [r7, #32]
 800371c:	f383 8810 	msr	PRIMASK, r3
}
 8003720:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* See if the request can be satisfied.  */
                work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 8003722:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003724:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003726:	f7ff fe71 	bl	800340c <_tx_byte_pool_search>
 800372a:	66b8      	str	r0, [r7, #104]	; 0x68
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800372c:	f3ef 8310 	mrs	r3, PRIMASK
 8003730:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8003732:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8003734:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8003736:	b672      	cpsid	i
    return(int_posture);
 8003738:	6a7b      	ldr	r3, [r7, #36]	; 0x24

                /* Optional processing extension.  */
                TX_BYTE_RELEASE_EXTENSION

                /* Disable interrupts.  */
                TX_DISABLE
 800373a:	677b      	str	r3, [r7, #116]	; 0x74

                /* Indicate that this thread is the current owner.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800373c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800373e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003740:	621a      	str	r2, [r3, #32]

                /* If there is not enough memory, break this loop!  */
                if (work_ptr == TX_NULL)
 8003742:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003744:	2b00      	cmp	r3, #0
 8003746:	d075      	beq.n	8003834 <_tx_byte_release+0x20c>
                  /* Break out of the loop.  */
                    break;
                }

                /* Check to make sure the thread is still suspended.  */
                if (susp_thread_ptr ==  pool_ptr -> tx_byte_pool_suspension_list)
 8003748:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800374a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800374e:	429a      	cmp	r2, r3
 8003750:	d147      	bne.n	80037e2 <_tx_byte_release+0x1ba>
                {

                    /* Also, makes sure the memory size is the same.  */
                    if (susp_thread_ptr -> tx_thread_suspend_info == memory_size)
 8003752:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003754:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003756:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003758:	429a      	cmp	r2, r3
 800375a:	d142      	bne.n	80037e2 <_tx_byte_release+0x1ba>
                    {

                        /* Remove the suspended thread from the list.  */

                        /* Decrement the number of threads suspended.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800375c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800375e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003760:	1e5a      	subs	r2, r3, #1
 8003762:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003764:	629a      	str	r2, [r3, #40]	; 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8003766:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800376a:	647b      	str	r3, [r7, #68]	; 0x44

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800376c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800376e:	2b00      	cmp	r3, #0
 8003770:	d103      	bne.n	800377a <_tx_byte_release+0x152>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8003772:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003774:	2200      	movs	r2, #0
 8003776:	625a      	str	r2, [r3, #36]	; 0x24
 8003778:	e00e      	b.n	8003798 <_tx_byte_release+0x170>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the list head pointer.  */
                            next_thread =                                susp_thread_ptr -> tx_thread_suspended_next;
 800377a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800377c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800377e:	643b      	str	r3, [r7, #64]	; 0x40
                            pool_ptr -> tx_byte_pool_suspension_list =   next_thread;
 8003780:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003782:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003784:	625a      	str	r2, [r3, #36]	; 0x24

                            /* Update the links of the adjacent threads.  */
                            previous_thread =                              susp_thread_ptr -> tx_thread_suspended_previous;
 8003786:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003788:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800378a:	63fb      	str	r3, [r7, #60]	; 0x3c
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 800378c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800378e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003790:	675a      	str	r2, [r3, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 8003792:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003794:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003796:	671a      	str	r2, [r3, #112]	; 0x70
                        }

                        /* Prepare for resumption of the thread.  */

                        /* Clear cleanup routine to avoid timeout.  */
                        susp_thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8003798:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800379a:	2200      	movs	r2, #0
 800379c:	669a      	str	r2, [r3, #104]	; 0x68

                        /* Return this block pointer to the suspended thread waiting for
                           a block.  */
                        suspend_info_ptr =   TX_VOID_TO_INDIRECT_UCHAR_POINTER_CONVERT(susp_thread_ptr -> tx_thread_additional_suspend_info);
 800379e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037a2:	63bb      	str	r3, [r7, #56]	; 0x38
                        *suspend_info_ptr =  work_ptr;
 80037a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80037a8:	601a      	str	r2, [r3, #0]

                        /* Clear the memory pointer to indicate that it was given to the suspended thread.  */
                        work_ptr =  TX_NULL;
 80037aa:	2300      	movs	r3, #0
 80037ac:	66bb      	str	r3, [r7, #104]	; 0x68

                        /* Put return status into the thread control block.  */
                        susp_thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 80037ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037b0:	2200      	movs	r2, #0
 80037b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

                        /* Restore interrupts.  */
                        TX_RESTORE
#else
                        /* Temporarily disable preemption.  */
                        _tx_thread_preempt_disable++;
 80037b6:	4b2d      	ldr	r3, [pc, #180]	; (800386c <_tx_byte_release+0x244>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	3301      	adds	r3, #1
 80037bc:	4a2b      	ldr	r2, [pc, #172]	; (800386c <_tx_byte_release+0x244>)
 80037be:	6013      	str	r3, [r2, #0]
 80037c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037c2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	f383 8810 	msr	PRIMASK, r3
}
 80037ca:	bf00      	nop

                        /* Restore interrupts.  */
                        TX_RESTORE

                        /* Resume thread.  */
                        _tx_thread_system_resume(susp_thread_ptr);
 80037cc:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80037ce:	f000 fc49 	bl	8004064 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80037d2:	f3ef 8310 	mrs	r3, PRIMASK
 80037d6:	61fb      	str	r3, [r7, #28]
    return(posture);
 80037d8:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 80037da:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 80037dc:	b672      	cpsid	i
    return(int_posture);
 80037de:	69bb      	ldr	r3, [r7, #24]
#endif

                        /* Lockout interrupts.  */
                        TX_DISABLE
 80037e0:	677b      	str	r3, [r7, #116]	; 0x74
                    }
                }

                /* Determine if the memory was given to the suspended thread.  */
                if (work_ptr != TX_NULL)
 80037e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d01f      	beq.n	8003828 <_tx_byte_release+0x200>

                    /* No, it wasn't given to the suspended thread.  */

                    /* Put the memory back on the available list since this thread is no longer
                       suspended.  */
                    work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 80037e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80037ea:	3b08      	subs	r3, #8
 80037ec:	66bb      	str	r3, [r7, #104]	; 0x68
                    temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 80037ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80037f0:	3304      	adds	r3, #4
 80037f2:	667b      	str	r3, [r7, #100]	; 0x64
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 80037f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80037f6:	663b      	str	r3, [r7, #96]	; 0x60
                    *free_ptr =  TX_BYTE_BLOCK_FREE;
 80037f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80037fa:	4a19      	ldr	r2, [pc, #100]	; (8003860 <_tx_byte_release+0x238>)
 80037fc:	601a      	str	r2, [r3, #0]

                    /* Update the number of available bytes in the pool.  */
                    block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80037fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003800:	657b      	str	r3, [r7, #84]	; 0x54
                    next_block_ptr =  *block_link_ptr;
 8003802:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	653b      	str	r3, [r7, #80]	; 0x50
                    pool_ptr -> tx_byte_pool_available =
                        pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 8003808:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800380e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003810:	1a8a      	subs	r2, r1, r2
 8003812:	441a      	add	r2, r3
                    pool_ptr -> tx_byte_pool_available =
 8003814:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003816:	609a      	str	r2, [r3, #8]

                    /* Determine if the current pointer is before the search pointer.  */
                    if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 8003818:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800381a:	695b      	ldr	r3, [r3, #20]
 800381c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800381e:	429a      	cmp	r2, r3
 8003820:	d202      	bcs.n	8003828 <_tx_byte_release+0x200>
                    {

                        /* Yes, update the search pointer.  */
                        pool_ptr -> tx_byte_pool_search =  work_ptr;
 8003822:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003824:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003826:	615a      	str	r2, [r3, #20]
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8003828:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800382a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800382c:	2b00      	cmp	r3, #0
 800382e:	f47f af6c 	bne.w	800370a <_tx_byte_release+0xe2>
 8003832:	e000      	b.n	8003836 <_tx_byte_release+0x20e>
                    break;
 8003834:	bf00      	nop
 8003836:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003838:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	f383 8810 	msr	PRIMASK, r3
}
 8003840:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Check for preemption.  */
            _tx_thread_system_preempt_check();
 8003842:	f000 fbd5 	bl	8003ff0 <_tx_thread_system_preempt_check>
 8003846:	e005      	b.n	8003854 <_tx_byte_release+0x22c>
 8003848:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800384a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f383 8810 	msr	PRIMASK, r3
}
 8003852:	bf00      	nop
            TX_RESTORE
        }
    }

    /* Return completion status.  */
    return(status);
 8003854:	6f3b      	ldr	r3, [r7, #112]	; 0x70
}
 8003856:	4618      	mov	r0, r3
 8003858:	3778      	adds	r7, #120	; 0x78
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	ffffeeee 	.word	0xffffeeee
 8003864:	42595445 	.word	0x42595445
 8003868:	2000c7f4 	.word	0x2000c7f4
 800386c:	2000c914 	.word	0x2000c914

08003870 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8003874:	f000 f97a 	bl	8003b6c <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8003878:	f000 ff04 	bl	8004684 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 800387c:	4b12      	ldr	r3, [pc, #72]	; (80038c8 <_tx_initialize_high_level+0x58>)
 800387e:	2200      	movs	r2, #0
 8003880:	601a      	str	r2, [r3, #0]
 8003882:	4b12      	ldr	r3, [pc, #72]	; (80038cc <_tx_initialize_high_level+0x5c>)
 8003884:	2200      	movs	r2, #0
 8003886:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8003888:	4b11      	ldr	r3, [pc, #68]	; (80038d0 <_tx_initialize_high_level+0x60>)
 800388a:	2200      	movs	r2, #0
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	4b11      	ldr	r3, [pc, #68]	; (80038d4 <_tx_initialize_high_level+0x64>)
 8003890:	2200      	movs	r2, #0
 8003892:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8003894:	4b10      	ldr	r3, [pc, #64]	; (80038d8 <_tx_initialize_high_level+0x68>)
 8003896:	2200      	movs	r2, #0
 8003898:	601a      	str	r2, [r3, #0]
 800389a:	4b10      	ldr	r3, [pc, #64]	; (80038dc <_tx_initialize_high_level+0x6c>)
 800389c:	2200      	movs	r2, #0
 800389e:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 80038a0:	4b0f      	ldr	r3, [pc, #60]	; (80038e0 <_tx_initialize_high_level+0x70>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	601a      	str	r2, [r3, #0]
 80038a6:	4b0f      	ldr	r3, [pc, #60]	; (80038e4 <_tx_initialize_high_level+0x74>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 80038ac:	4b0e      	ldr	r3, [pc, #56]	; (80038e8 <_tx_initialize_high_level+0x78>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	4b0e      	ldr	r3, [pc, #56]	; (80038ec <_tx_initialize_high_level+0x7c>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 80038b8:	4b0d      	ldr	r3, [pc, #52]	; (80038f0 <_tx_initialize_high_level+0x80>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	601a      	str	r2, [r3, #0]
 80038be:	4b0d      	ldr	r3, [pc, #52]	; (80038f4 <_tx_initialize_high_level+0x84>)
 80038c0:	2200      	movs	r2, #0
 80038c2:	601a      	str	r2, [r3, #0]
#endif
}
 80038c4:	bf00      	nop
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	2000c7bc 	.word	0x2000c7bc
 80038cc:	2000c7c0 	.word	0x2000c7c0
 80038d0:	2000c7c4 	.word	0x2000c7c4
 80038d4:	2000c7c8 	.word	0x2000c7c8
 80038d8:	2000c7cc 	.word	0x2000c7cc
 80038dc:	2000c7d0 	.word	0x2000c7d0
 80038e0:	2000c7dc 	.word	0x2000c7dc
 80038e4:	2000c7e0 	.word	0x2000c7e0
 80038e8:	2000c7e4 	.word	0x2000c7e4
 80038ec:	2000c7e8 	.word	0x2000c7e8
 80038f0:	2000c7d4 	.word	0x2000c7d4
 80038f4:	2000c7d8 	.word	0x2000c7d8

080038f8 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 80038fc:	4b10      	ldr	r3, [pc, #64]	; (8003940 <_tx_initialize_kernel_enter+0x48>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f113 3f0f 	cmn.w	r3, #252645135	; 0xf0f0f0f
 8003904:	d00c      	beq.n	8003920 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8003906:	4b0e      	ldr	r3, [pc, #56]	; (8003940 <_tx_initialize_kernel_enter+0x48>)
 8003908:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 800390c:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 800390e:	f7fc fc6f 	bl	80001f0 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8003912:	f7ff ffad 	bl	8003870 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 8003916:	4b0b      	ldr	r3, [pc, #44]	; (8003944 <_tx_initialize_kernel_enter+0x4c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	3301      	adds	r3, #1
 800391c:	4a09      	ldr	r2, [pc, #36]	; (8003944 <_tx_initialize_kernel_enter+0x4c>)
 800391e:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8003920:	4b07      	ldr	r3, [pc, #28]	; (8003940 <_tx_initialize_kernel_enter+0x48>)
 8003922:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8003926:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8003928:	4b07      	ldr	r3, [pc, #28]	; (8003948 <_tx_initialize_kernel_enter+0x50>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4618      	mov	r0, r3
 800392e:	f7fc ff69 	bl	8000804 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8003932:	4b03      	ldr	r3, [pc, #12]	; (8003940 <_tx_initialize_kernel_enter+0x48>)
 8003934:	2200      	movs	r2, #0
 8003936:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8003938:	f7fc fcaa 	bl	8000290 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800393c:	bf00      	nop
 800393e:	bd80      	pop	{r7, pc}
 8003940:	2000000c 	.word	0x2000000c
 8003944:	2000c914 	.word	0x2000c914
 8003948:	2000c7ec 	.word	0x2000c7ec

0800394c <_tx_initialize_kernel_setup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_setup(VOID)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	af00      	add	r7, sp, #0

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8003950:	4b08      	ldr	r3, [pc, #32]	; (8003974 <_tx_initialize_kernel_setup+0x28>)
 8003952:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8003956:	601a      	str	r2, [r3, #0]
    /* Call any port specific preprocessing.  */
    TX_PORT_SPECIFIC_PRE_INITIALIZATION

    /* Invoke the low-level initialization to handle all processor specific
       initialization issues.  */
    _tx_initialize_low_level();
 8003958:	f7fc fc4a 	bl	80001f0 <_tx_initialize_low_level>

    /* Invoke the high-level initialization to exercise all of the
       ThreadX components and the application's initialization
       function.  */
    _tx_initialize_high_level();
 800395c:	f7ff ff88 	bl	8003870 <_tx_initialize_high_level>

    /* Call any port specific post-processing.  */
    TX_PORT_SPECIFIC_POST_INITIALIZATION
 8003960:	4b05      	ldr	r3, [pc, #20]	; (8003978 <_tx_initialize_kernel_setup+0x2c>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	3301      	adds	r3, #1
 8003966:	4a04      	ldr	r2, [pc, #16]	; (8003978 <_tx_initialize_kernel_setup+0x2c>)
 8003968:	6013      	str	r3, [r2, #0]

    /* Set the system state to indicate initialization is almost done.  */
    _tx_thread_system_state =  TX_INITIALIZE_ALMOST_DONE;
 800396a:	4b02      	ldr	r3, [pc, #8]	; (8003974 <_tx_initialize_kernel_setup+0x28>)
 800396c:	4a03      	ldr	r2, [pc, #12]	; (800397c <_tx_initialize_kernel_setup+0x30>)
 800396e:	601a      	str	r2, [r3, #0]
}
 8003970:	bf00      	nop
 8003972:	bd80      	pop	{r7, pc}
 8003974:	2000000c 	.word	0x2000000c
 8003978:	2000c914 	.word	0x2000c914
 800397c:	f0f0f0f1 	.word	0xf0f0f0f1

08003980 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b092      	sub	sp, #72	; 0x48
 8003984:	af00      	add	r7, sp, #0
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	60b9      	str	r1, [r7, #8]
 800398a:	607a      	str	r2, [r7, #4]
 800398c:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800398e:	2300      	movs	r3, #0
 8003990:	643b      	str	r3, [r7, #64]	; 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8003992:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003994:	21ef      	movs	r1, #239	; 0xef
 8003996:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003998:	f001 fc40 	bl	800521c <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800399c:	22b4      	movs	r2, #180	; 0xb4
 800399e:	2100      	movs	r1, #0
 80039a0:	68f8      	ldr	r0, [r7, #12]
 80039a2:	f001 fc3b 	bl	800521c <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	68ba      	ldr	r2, [r7, #8]
 80039aa:	629a      	str	r2, [r3, #40]	; 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	645a      	str	r2, [r3, #68]	; 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	683a      	ldr	r2, [r7, #0]
 80039b6:	649a      	str	r2, [r3, #72]	; 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80039bc:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80039c2:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80039c8:	62da      	str	r2, [r3, #44]	; 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80039ce:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80039d6:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80039dc:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2240      	movs	r2, #64	; 0x40
 80039e2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 80039e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039e8:	63fb      	str	r3, [r7, #60]	; 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 80039ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039ec:	3b01      	subs	r3, #1
 80039ee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039f0:	4413      	add	r3, r2
 80039f2:	63fb      	str	r3, [r7, #60]	; 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039f8:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 80039fa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80039fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d007      	beq.n	8003a12 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8003a10:	e006      	b.n	8003a20 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a16:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a1c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2203      	movs	r2, #3
 8003a24:	631a      	str	r2, [r3, #48]	; 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	4a48      	ldr	r2, [pc, #288]	; (8003b4c <_tx_thread_create+0x1cc>)
 8003a2a:	655a      	str	r2, [r3, #84]	; 0x54
 8003a2c:	68fa      	ldr	r2, [r7, #12]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	659a      	str	r2, [r3, #88]	; 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8003a32:	4947      	ldr	r1, [pc, #284]	; (8003b50 <_tx_thread_create+0x1d0>)
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	f7fc fc93 	bl	8000360 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003a3a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8003a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 8003a42:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8003a44:	b672      	cpsid	i
    return(int_posture);
 8003a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8003a48:	63bb      	str	r3, [r7, #56]	; 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	4a41      	ldr	r2, [pc, #260]	; (8003b54 <_tx_thread_create+0x1d4>)
 8003a4e:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8003a50:	4b41      	ldr	r3, [pc, #260]	; (8003b58 <_tx_thread_create+0x1d8>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d10b      	bne.n	8003a70 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8003a58:	4a40      	ldr	r2, [pc, #256]	; (8003b5c <_tx_thread_create+0x1dc>)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	68fa      	ldr	r2, [r7, #12]
 8003a62:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	68fa      	ldr	r2, [r7, #12]
 8003a6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8003a6e:	e016      	b.n	8003a9e <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8003a70:	4b3a      	ldr	r3, [pc, #232]	; (8003b5c <_tx_thread_create+0x1dc>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	637b      	str	r3, [r7, #52]	; 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 8003a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a7c:	633b      	str	r3, [r7, #48]	; 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8003a7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 8003a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a92:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8003a9e:	4b2e      	ldr	r3, [pc, #184]	; (8003b58 <_tx_thread_create+0x1d8>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	4a2c      	ldr	r2, [pc, #176]	; (8003b58 <_tx_thread_create+0x1d8>)
 8003aa6:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8003aa8:	4b2d      	ldr	r3, [pc, #180]	; (8003b60 <_tx_thread_create+0x1e0>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	3301      	adds	r3, #1
 8003aae:	4a2c      	ldr	r2, [pc, #176]	; (8003b60 <_tx_thread_create+0x1e0>)
 8003ab0:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8003ab2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d129      	bne.n	8003b0c <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003ab8:	f3ef 8305 	mrs	r3, IPSR
 8003abc:	627b      	str	r3, [r7, #36]	; 0x24
    return(ipsr_value);
 8003abe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8003ac0:	4b28      	ldr	r3, [pc, #160]	; (8003b64 <_tx_thread_create+0x1e4>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8003aca:	d30d      	bcc.n	8003ae8 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8003acc:	4b26      	ldr	r3, [pc, #152]	; (8003b68 <_tx_thread_create+0x1e8>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	647b      	str	r3, [r7, #68]	; 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8003ad2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d009      	beq.n	8003aec <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8003ad8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ada:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003adc:	643b      	str	r3, [r7, #64]	; 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8003ade:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ae0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ae2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ae4:	63da      	str	r2, [r3, #60]	; 0x3c
 8003ae6:	e001      	b.n	8003aec <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	647b      	str	r3, [r7, #68]	; 0x44
 8003aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aee:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003af0:	6a3b      	ldr	r3, [r7, #32]
 8003af2:	f383 8810 	msr	PRIMASK, r3
}
 8003af6:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8003af8:	68f8      	ldr	r0, [r7, #12]
 8003afa:	f000 fab3 	bl	8004064 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8003afe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d01e      	beq.n	8003b42 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8003b04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b06:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b08:	63da      	str	r2, [r3, #60]	; 0x3c
 8003b0a:	e01a      	b.n	8003b42 <_tx_thread_create+0x1c2>
 8003b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b0e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	f383 8810 	msr	PRIMASK, r3
}
 8003b16:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003b18:	f3ef 8310 	mrs	r3, PRIMASK
 8003b1c:	61bb      	str	r3, [r7, #24]
    return(posture);
 8003b1e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8003b20:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003b22:	b672      	cpsid	i
    return(int_posture);
 8003b24:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8003b26:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8003b28:	4b0d      	ldr	r3, [pc, #52]	; (8003b60 <_tx_thread_create+0x1e0>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	3b01      	subs	r3, #1
 8003b2e:	4a0c      	ldr	r2, [pc, #48]	; (8003b60 <_tx_thread_create+0x1e0>)
 8003b30:	6013      	str	r3, [r2, #0]
 8003b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b34:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	f383 8810 	msr	PRIMASK, r3
}
 8003b3c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8003b3e:	f000 fa57 	bl	8003ff0 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8003b42:	2300      	movs	r3, #0
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3748      	adds	r7, #72	; 0x48
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	080045c9 	.word	0x080045c9
 8003b50:	08003d79 	.word	0x08003d79
 8003b54:	54485244 	.word	0x54485244
 8003b58:	2000c800 	.word	0x2000c800
 8003b5c:	2000c7fc 	.word	0x2000c7fc
 8003b60:	2000c914 	.word	0x2000c914
 8003b64:	2000000c 	.word	0x2000000c
 8003b68:	2000c7f8 	.word	0x2000c7f8

08003b6c <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8003b70:	4b14      	ldr	r3, [pc, #80]	; (8003bc4 <_tx_thread_initialize+0x58>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 8003b76:	4b14      	ldr	r3, [pc, #80]	; (8003bc8 <_tx_thread_initialize+0x5c>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 8003b7c:	2208      	movs	r2, #8
 8003b7e:	2100      	movs	r1, #0
 8003b80:	4812      	ldr	r0, [pc, #72]	; (8003bcc <_tx_thread_initialize+0x60>)
 8003b82:	f001 fb4b 	bl	800521c <memset>
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8003b86:	4b12      	ldr	r3, [pc, #72]	; (8003bd0 <_tx_thread_initialize+0x64>)
 8003b88:	2240      	movs	r2, #64	; 0x40
 8003b8a:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8003b8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b90:	2100      	movs	r1, #0
 8003b92:	4810      	ldr	r0, [pc, #64]	; (8003bd4 <_tx_thread_initialize+0x68>)
 8003b94:	f001 fb42 	bl	800521c <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8003b98:	4b0f      	ldr	r3, [pc, #60]	; (8003bd8 <_tx_thread_initialize+0x6c>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8003b9e:	4b0f      	ldr	r3, [pc, #60]	; (8003bdc <_tx_thread_initialize+0x70>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8003ba4:	4b0e      	ldr	r3, [pc, #56]	; (8003be0 <_tx_thread_initialize+0x74>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8003baa:	4b0e      	ldr	r3, [pc, #56]	; (8003be4 <_tx_thread_initialize+0x78>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 8003bb0:	4b0d      	ldr	r3, [pc, #52]	; (8003be8 <_tx_thread_initialize+0x7c>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f043 7302 	orr.w	r3, r3, #34078720	; 0x2080000
 8003bb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    _tx_build_options =  _tx_build_options 
 8003bbc:	4a0a      	ldr	r2, [pc, #40]	; (8003be8 <_tx_thread_initialize+0x7c>)
 8003bbe:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 8003bc0:	bf00      	nop
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	2000c7f4 	.word	0x2000c7f4
 8003bc8:	2000c7f8 	.word	0x2000c7f8
 8003bcc:	2000c804 	.word	0x2000c804
 8003bd0:	2000c810 	.word	0x2000c810
 8003bd4:	2000c814 	.word	0x2000c814
 8003bd8:	2000c7fc 	.word	0x2000c7fc
 8003bdc:	2000c800 	.word	0x2000c800
 8003be0:	2000c914 	.word	0x2000c914
 8003be4:	2000c918 	.word	0x2000c918
 8003be8:	2000c91c 	.word	0x2000c91c

08003bec <_tx_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_relinquish(VOID)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b08b      	sub	sp, #44	; 0x2c
 8003bf0:	af00      	add	r7, sp, #0
UINT            priority;
TX_THREAD       *thread_ptr;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8003bf2:	4b2b      	ldr	r3, [pc, #172]	; (8003ca0 <_tx_thread_relinquish+0xb4>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003bf8:	f3ef 8310 	mrs	r3, PRIMASK
 8003bfc:	61bb      	str	r3, [r7, #24]
    return(posture);
 8003bfe:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8003c00:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003c02:	b672      	cpsid	i
    return(int_posture);
 8003c04:	697b      	ldr	r3, [r7, #20]
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Disable interrupts.  */
    TX_DISABLE
 8003c06:	623b      	str	r3, [r7, #32]

#ifndef TX_NO_TIMER

    /* Reset time slice for current thread.  */
    _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8003c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	4a25      	ldr	r2, [pc, #148]	; (8003ca4 <_tx_thread_relinquish+0xb8>)
 8003c0e:	6013      	str	r3, [r2, #0]
#endif

    /* Pickup the thread's priority.  */
    priority =  thread_ptr -> tx_thread_priority;
 8003c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c14:	61fb      	str	r3, [r7, #28]

    /* Determine if there is another thread at the same priority.  */
    if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8003c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c18:	6a1b      	ldr	r3, [r3, #32]
 8003c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d009      	beq.n	8003c34 <_tx_thread_relinquish+0x48>
    {

        /* Yes, there is another thread at this priority, make it the highest at
           this priority level.  */
        _tx_thread_priority_list[priority] =  thread_ptr -> tx_thread_ready_next;
 8003c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c22:	6a1a      	ldr	r2, [r3, #32]
 8003c24:	4920      	ldr	r1, [pc, #128]	; (8003ca8 <_tx_thread_relinquish+0xbc>)
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Mark the new thread as the one to execute.  */
        _tx_thread_execute_ptr = thread_ptr -> tx_thread_ready_next;
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2e:	6a1b      	ldr	r3, [r3, #32]
 8003c30:	4a1e      	ldr	r2, [pc, #120]	; (8003cac <_tx_thread_relinquish+0xc0>)
 8003c32:	6013      	str	r3, [r2, #0]
    }

    /* Determine if there is a higher-priority thread ready.  */
    if (_tx_thread_highest_priority < priority)
 8003c34:	4b1e      	ldr	r3, [pc, #120]	; (8003cb0 <_tx_thread_relinquish+0xc4>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	69fa      	ldr	r2, [r7, #28]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d906      	bls.n	8003c4c <_tx_thread_relinquish+0x60>
    {

        /* Yes, there is a higher priority thread ready to execute.  Make
           it visible to the thread scheduler.  */
        _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8003c3e:	4b1c      	ldr	r3, [pc, #112]	; (8003cb0 <_tx_thread_relinquish+0xc4>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a19      	ldr	r2, [pc, #100]	; (8003ca8 <_tx_thread_relinquish+0xbc>)
 8003c44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c48:	4a18      	ldr	r2, [pc, #96]	; (8003cac <_tx_thread_relinquish+0xc0>)
 8003c4a:	6013      	str	r3, [r2, #0]
 8003c4c:	6a3b      	ldr	r3, [r7, #32]
 8003c4e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	f383 8810 	msr	PRIMASK, r3
}
 8003c56:	bf00      	nop

    /* Restore previous interrupt posture.  */
    TX_RESTORE

    /* Determine if this thread needs to return to the system.  */
    if (_tx_thread_execute_ptr != thread_ptr)
 8003c58:	4b14      	ldr	r3, [pc, #80]	; (8003cac <_tx_thread_relinquish+0xc0>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d017      	beq.n	8003c92 <_tx_thread_relinquish+0xa6>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8003c62:	4b14      	ldr	r3, [pc, #80]	; (8003cb4 <_tx_thread_relinquish+0xc8>)
 8003c64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c68:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003c6a:	f3ef 8305 	mrs	r3, IPSR
 8003c6e:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8003c70:	68fb      	ldr	r3, [r7, #12]
    if (__get_ipsr_value() == 0)
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d10c      	bne.n	8003c90 <_tx_thread_relinquish+0xa4>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003c76:	f3ef 8310 	mrs	r3, PRIMASK
 8003c7a:	60bb      	str	r3, [r7, #8]
    return(posture);
 8003c7c:	68bb      	ldr	r3, [r7, #8]
    {
        interrupt_save = __get_interrupt_posture();
 8003c7e:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8003c80:	b662      	cpsie	i
}
 8003c82:	bf00      	nop
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	f383 8810 	msr	PRIMASK, r3
}
 8003c8e:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8003c90:	bf00      	nop

        /* Transfer control to the system so the scheduler can execute
           the next thread.  */
        _tx_thread_system_return();
    }
}
 8003c92:	bf00      	nop
 8003c94:	372c      	adds	r7, #44	; 0x2c
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	2000c7f4 	.word	0x2000c7f4
 8003ca4:	2000ce84 	.word	0x2000ce84
 8003ca8:	2000c814 	.word	0x2000c814
 8003cac:	2000c7f8 	.word	0x2000c7f8
 8003cb0:	2000c810 	.word	0x2000c810
 8003cb4:	e000ed04 	.word	0xe000ed04

08003cb8 <_tx_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_resume(TX_THREAD *thread_ptr)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b08c      	sub	sp, #48	; 0x30
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]

TX_INTERRUPT_SAVE_AREA

UINT        status;
TX_THREAD   *saved_thread_ptr;
UINT        saved_threshold =  ((UINT) 0);
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003cc4:	f3ef 8310 	mrs	r3, PRIMASK
 8003cc8:	61fb      	str	r3, [r7, #28]
    return(posture);
 8003cca:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8003ccc:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003cce:	b672      	cpsid	i
    return(int_posture);
 8003cd0:	69bb      	ldr	r3, [r7, #24]
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8003cd2:	623b      	str	r3, [r7, #32]
    /* Log this kernel call.  */
    TX_EL_THREAD_RESUME_INSERT

    /* Determine if the thread is suspended or in the process of suspending.
       If so, call the thread resume processing.  */
    if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd8:	2b03      	cmp	r3, #3
 8003cda:	d12f      	bne.n	8003d3c <_tx_thread_resume+0x84>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003cdc:	f3ef 8305 	mrs	r3, IPSR
 8003ce0:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8003ce2:	697a      	ldr	r2, [r7, #20]
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8003ce4:	4b21      	ldr	r3, [pc, #132]	; (8003d6c <_tx_thread_resume+0xb4>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8003cee:	d30d      	bcc.n	8003d0c <_tx_thread_resume+0x54>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8003cf0:	4b1f      	ldr	r3, [pc, #124]	; (8003d70 <_tx_thread_resume+0xb8>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	62bb      	str	r3, [r7, #40]	; 0x28

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8003cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d009      	beq.n	8003d10 <_tx_thread_resume+0x58>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8003cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d00:	627b      	str	r3, [r7, #36]	; 0x24

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8003d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d08:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d0a:	e001      	b.n	8003d10 <_tx_thread_resume+0x58>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	62bb      	str	r3, [r7, #40]	; 0x28
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8003d10:	4b18      	ldr	r3, [pc, #96]	; (8003d74 <_tx_thread_resume+0xbc>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	3301      	adds	r3, #1
 8003d16:	4a17      	ldr	r2, [pc, #92]	; (8003d74 <_tx_thread_resume+0xbc>)
 8003d18:	6013      	str	r3, [r2, #0]
 8003d1a:	6a3b      	ldr	r3, [r7, #32]
 8003d1c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	f383 8810 	msr	PRIMASK, r3
}
 8003d24:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Call the actual resume service to resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 f99c 	bl	8004064 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8003d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d002      	beq.n	8003d38 <_tx_thread_resume+0x80>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8003d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d36:	63da      	str	r2, [r3, #60]	; 0x3c
        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#else

        /* Return successful completion.  */
        return(TX_SUCCESS);
 8003d38:	2300      	movs	r3, #0
 8003d3a:	e012      	b.n	8003d62 <_tx_thread_resume+0xaa>

        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#endif
    }
    else if (thread_ptr -> tx_thread_delayed_suspend == TX_TRUE)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d105      	bne.n	8003d50 <_tx_thread_resume+0x98>
    {

        /* Clear the delayed suspension.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	635a      	str	r2, [r3, #52]	; 0x34

        /* Setup delayed suspend lifted return status.  */
        status =  TX_SUSPEND_LIFTED;
 8003d4a:	2319      	movs	r3, #25
 8003d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d4e:	e001      	b.n	8003d54 <_tx_thread_resume+0x9c>
    }
    else
    {

        /* Setup invalid resume return status.  */
        status =  TX_RESUME_ERROR;
 8003d50:	2312      	movs	r3, #18
 8003d52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d54:	6a3b      	ldr	r3, [r7, #32]
 8003d56:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f383 8810 	msr	PRIMASK, r3
}
 8003d5e:	bf00      	nop
        }
    }
#endif

    /* Return completion status. */
    return(status);
 8003d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3730      	adds	r7, #48	; 0x30
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	2000000c 	.word	0x2000000c
 8003d70:	2000c7f8 	.word	0x2000c7f8
 8003d74:	2000c914 	.word	0x2000c914

08003d78 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b088      	sub	sp, #32
 8003d7c:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8003d7e:	4b21      	ldr	r3, [pc, #132]	; (8003e04 <_tx_thread_shell_entry+0x8c>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d88:	69fa      	ldr	r2, [r7, #28]
 8003d8a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003d8c:	4610      	mov	r0, r2
 8003d8e:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8003d90:	4b1d      	ldr	r3, [pc, #116]	; (8003e08 <_tx_thread_shell_entry+0x90>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d003      	beq.n	8003da0 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8003d98:	4b1b      	ldr	r3, [pc, #108]	; (8003e08 <_tx_thread_shell_entry+0x90>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	69f8      	ldr	r0, [r7, #28]
 8003d9e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003da0:	f3ef 8310 	mrs	r3, PRIMASK
 8003da4:	607b      	str	r3, [r7, #4]
    return(posture);
 8003da6:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8003da8:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003daa:	b672      	cpsid	i
    return(int_posture);
 8003dac:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 8003dae:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	2201      	movs	r2, #1
 8003db4:	631a      	str	r2, [r3, #48]	; 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	2201      	movs	r2, #1
 8003dba:	639a      	str	r2, [r3, #56]	; 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8003dc2:	4b12      	ldr	r3, [pc, #72]	; (8003e0c <_tx_thread_shell_entry+0x94>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	4a10      	ldr	r2, [pc, #64]	; (8003e0c <_tx_thread_shell_entry+0x94>)
 8003dca:	6013      	str	r3, [r2, #0]
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	f383 8810 	msr	PRIMASK, r3
}
 8003dd6:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8003dd8:	f3ef 8314 	mrs	r3, CONTROL
 8003ddc:	60fb      	str	r3, [r7, #12]
    return(control_value);
 8003dde:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 8003de0:	617b      	str	r3, [r7, #20]
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	f023 0304 	bic.w	r3, r3, #4
 8003de8:	617b      	str	r3, [r7, #20]
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	f383 8814 	msr	CONTROL, r3
}
 8003df4:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8003df6:	69f8      	ldr	r0, [r7, #28]
 8003df8:	f000 fa4c 	bl	8004294 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8003dfc:	bf00      	nop
 8003dfe:	3720      	adds	r7, #32
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	2000c7f4 	.word	0x2000c7f4
 8003e08:	2000c918 	.word	0x2000c918
 8003e0c:	2000c914 	.word	0x2000c914

08003e10 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b08e      	sub	sp, #56	; 0x38
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003e18:	f3ef 8310 	mrs	r3, PRIMASK
 8003e1c:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8003e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8003e20:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8003e22:	b672      	cpsid	i
    return(int_posture);
 8003e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8003e26:	633b      	str	r3, [r7, #48]	; 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8003e28:	4b35      	ldr	r3, [pc, #212]	; (8003f00 <_tx_thread_sleep+0xf0>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 8003e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d108      	bne.n	8003e46 <_tx_thread_sleep+0x36>
 8003e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e36:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003e38:	6a3b      	ldr	r3, [r7, #32]
 8003e3a:	f383 8810 	msr	PRIMASK, r3
}
 8003e3e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8003e40:	2313      	movs	r3, #19
 8003e42:	637b      	str	r3, [r7, #52]	; 0x34
 8003e44:	e056      	b.n	8003ef4 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003e46:	f3ef 8305 	mrs	r3, IPSR
 8003e4a:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8003e4c:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8003e4e:	4b2d      	ldr	r3, [pc, #180]	; (8003f04 <_tx_thread_sleep+0xf4>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d008      	beq.n	8003e6a <_tx_thread_sleep+0x5a>
 8003e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e5a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	f383 8810 	msr	PRIMASK, r3
}
 8003e62:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8003e64:	2313      	movs	r3, #19
 8003e66:	637b      	str	r3, [r7, #52]	; 0x34
 8003e68:	e044      	b.n	8003ef4 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 8003e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e6c:	4a26      	ldr	r2, [pc, #152]	; (8003f08 <_tx_thread_sleep+0xf8>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d108      	bne.n	8003e84 <_tx_thread_sleep+0x74>
 8003e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e74:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	f383 8810 	msr	PRIMASK, r3
}
 8003e7c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8003e7e:	2313      	movs	r3, #19
 8003e80:	637b      	str	r3, [r7, #52]	; 0x34
 8003e82:	e037      	b.n	8003ef4 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d108      	bne.n	8003e9c <_tx_thread_sleep+0x8c>
 8003e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e8c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	f383 8810 	msr	PRIMASK, r3
}
 8003e94:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 8003e96:	2300      	movs	r3, #0
 8003e98:	637b      	str	r3, [r7, #52]	; 0x34
 8003e9a:	e02b      	b.n	8003ef4 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8003e9c:	4b1b      	ldr	r3, [pc, #108]	; (8003f0c <_tx_thread_sleep+0xfc>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d008      	beq.n	8003eb6 <_tx_thread_sleep+0xa6>
 8003ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f383 8810 	msr	PRIMASK, r3
}
 8003eae:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 8003eb0:	2313      	movs	r3, #19
 8003eb2:	637b      	str	r3, [r7, #52]	; 0x34
 8003eb4:	e01e      	b.n	8003ef4 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 8003eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eb8:	2204      	movs	r2, #4
 8003eba:	631a      	str	r2, [r3, #48]	; 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8003ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8003ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 8003eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8003ed0:	4b0e      	ldr	r3, [pc, #56]	; (8003f0c <_tx_thread_sleep+0xfc>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	4a0d      	ldr	r2, [pc, #52]	; (8003f0c <_tx_thread_sleep+0xfc>)
 8003ed8:	6013      	str	r3, [r2, #0]
 8003eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003edc:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	f383 8810 	msr	PRIMASK, r3
}
 8003ee4:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8003ee6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003ee8:	f000 f9d4 	bl	8004294 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8003eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ef2:	637b      	str	r3, [r7, #52]	; 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 8003ef4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3738      	adds	r7, #56	; 0x38
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	2000c7f4 	.word	0x2000c7f4
 8003f04:	2000000c 	.word	0x2000000c
 8003f08:	2000c9c4 	.word	0x2000c9c4
 8003f0c:	2000c914 	.word	0x2000c914

08003f10 <_tx_thread_suspend>:
/*                                            a MISRA compliance issue,   */
/*                                            resulting in version 6.1.1  */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_suspend(TX_THREAD *thread_ptr)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b08a      	sub	sp, #40	; 0x28
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003f18:	f3ef 8310 	mrs	r3, PRIMASK
 8003f1c:	61bb      	str	r3, [r7, #24]
    return(posture);
 8003f1e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8003f20:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003f22:	b672      	cpsid	i
    return(int_posture);
 8003f24:	697b      	ldr	r3, [r7, #20]


#ifndef TX_INLINE_THREAD_RESUME_SUSPEND

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8003f26:	623b      	str	r3, [r7, #32]

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8003f28:	4b2e      	ldr	r3, [pc, #184]	; (8003fe4 <_tx_thread_suspend+0xd4>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	61fb      	str	r3, [r7, #28]

    /* Log this kernel call.  */
    TX_EL_THREAD_SUSPEND_INSERT

    /* Check the specified thread's current status.  */
    if (thread_ptr -> tx_thread_state == TX_READY)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d130      	bne.n	8003f98 <_tx_thread_suspend+0x88>
    {

        /* Initialize status to success.  */
        status =  TX_SUCCESS;
 8003f36:	2300      	movs	r3, #0
 8003f38:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003f3a:	f3ef 8305 	mrs	r3, IPSR
 8003f3e:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8003f40:	693a      	ldr	r2, [r7, #16]

        /* Determine if we are in a thread context.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 8003f42:	4b29      	ldr	r3, [pc, #164]	; (8003fe8 <_tx_thread_suspend+0xd8>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d109      	bne.n	8003f60 <_tx_thread_suspend+0x50>
        {

            /* Yes, we are in a thread context.  */

            /* Determine if the current thread is also the suspending thread.  */
            if (current_thread == thread_ptr)
 8003f4c:	69fa      	ldr	r2, [r7, #28]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d105      	bne.n	8003f60 <_tx_thread_suspend+0x50>
            {

                /* Now determine if the preempt disable flag is non-zero.  */
                if (_tx_thread_preempt_disable != ((UINT) 0))
 8003f54:	4b25      	ldr	r3, [pc, #148]	; (8003fec <_tx_thread_suspend+0xdc>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d001      	beq.n	8003f60 <_tx_thread_suspend+0x50>
                {

                    /* Current thread cannot suspend when the preempt disable flag is non-zero,
                       return an error.  */
                    status =  TX_SUSPEND_ERROR;
 8003f5c:	2314      	movs	r3, #20
 8003f5e:	627b      	str	r3, [r7, #36]	; 0x24
                }
            }
        }

        /* Determine if the status is still successful.  */
        if (status == TX_SUCCESS)
 8003f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d132      	bne.n	8003fcc <_tx_thread_suspend+0xbc>
        {

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SUSPENDED;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2203      	movs	r2, #3
 8003f6a:	631a      	str	r2, [r3, #48]	; 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	639a      	str	r2, [r3, #56]	; 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8003f78:	4b1c      	ldr	r3, [pc, #112]	; (8003fec <_tx_thread_suspend+0xdc>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	4a1b      	ldr	r2, [pc, #108]	; (8003fec <_tx_thread_suspend+0xdc>)
 8003f80:	6013      	str	r3, [r2, #0]
 8003f82:	6a3b      	ldr	r3, [r7, #32]
 8003f84:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f383 8810 	msr	PRIMASK, r3
}
 8003f8c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 f980 	bl	8004294 <_tx_thread_system_suspend>
            /* Return success.  */
            status =  TX_SUCCESS;
#else

            /* If MISRA is not enabled, return directly.  */
            return(TX_SUCCESS);
 8003f94:	2300      	movs	r3, #0
 8003f96:	e020      	b.n	8003fda <_tx_thread_suspend+0xca>
#endif
        }
    }
    else if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d102      	bne.n	8003fa6 <_tx_thread_suspend+0x96>
    {

        /* Thread is terminated.  */
        status =  TX_SUSPEND_ERROR;
 8003fa0:	2314      	movs	r3, #20
 8003fa2:	627b      	str	r3, [r7, #36]	; 0x24
 8003fa4:	e012      	b.n	8003fcc <_tx_thread_suspend+0xbc>
    }
    else if (thread_ptr -> tx_thread_state == TX_COMPLETED)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d102      	bne.n	8003fb4 <_tx_thread_suspend+0xa4>
    {

        /* Thread is completed.  */
        status =  TX_SUSPEND_ERROR;
 8003fae:	2314      	movs	r3, #20
 8003fb0:	627b      	str	r3, [r7, #36]	; 0x24
 8003fb2:	e00b      	b.n	8003fcc <_tx_thread_suspend+0xbc>
    }
    else if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb8:	2b03      	cmp	r3, #3
 8003fba:	d102      	bne.n	8003fc2 <_tx_thread_suspend+0xb2>
    {

        /* Already suspended, just set status to success.  */
        status =  TX_SUCCESS;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	627b      	str	r3, [r7, #36]	; 0x24
 8003fc0:	e004      	b.n	8003fcc <_tx_thread_suspend+0xbc>
    }
    else
    {

        /* Just set the delayed suspension flag.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_TRUE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set status to success.  */
        status =  TX_SUCCESS;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	627b      	str	r3, [r7, #36]	; 0x24
 8003fcc:	6a3b      	ldr	r3, [r7, #32]
 8003fce:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	f383 8810 	msr	PRIMASK, r3
}
 8003fd6:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Always return success, since this function does not perform error
       checking.  */
    return(status);
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    TX_RESTORE

    /* Return completion status.  */
    return(status);
#endif
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3728      	adds	r7, #40	; 0x28
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	2000c7f4 	.word	0x2000c7f4
 8003fe8:	2000000c 	.word	0x2000000c
 8003fec:	2000c914 	.word	0x2000c914

08003ff0 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b089      	sub	sp, #36	; 0x24
 8003ff4:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8003ff6:	4b17      	ldr	r3, [pc, #92]	; (8004054 <_tx_thread_system_preempt_check+0x64>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d121      	bne.n	8004046 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8004002:	4b15      	ldr	r3, [pc, #84]	; (8004058 <_tx_thread_system_preempt_check+0x68>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8004008:	4b14      	ldr	r3, [pc, #80]	; (800405c <_tx_thread_system_preempt_check+0x6c>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800400e:	69ba      	ldr	r2, [r7, #24]
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	429a      	cmp	r2, r3
 8004014:	d017      	beq.n	8004046 <_tx_thread_system_preempt_check+0x56>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8004016:	4b12      	ldr	r3, [pc, #72]	; (8004060 <_tx_thread_system_preempt_check+0x70>)
 8004018:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800401c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800401e:	f3ef 8305 	mrs	r3, IPSR
 8004022:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8004024:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 8004026:	2b00      	cmp	r3, #0
 8004028:	d10c      	bne.n	8004044 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800402a:	f3ef 8310 	mrs	r3, PRIMASK
 800402e:	60fb      	str	r3, [r7, #12]
    return(posture);
 8004030:	68fb      	ldr	r3, [r7, #12]
        interrupt_save = __get_interrupt_posture();
 8004032:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8004034:	b662      	cpsie	i
}
 8004036:	bf00      	nop
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f383 8810 	msr	PRIMASK, r3
}
 8004042:	bf00      	nop
}
 8004044:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8004046:	bf00      	nop
 8004048:	3724      	adds	r7, #36	; 0x24
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	2000c914 	.word	0x2000c914
 8004058:	2000c7f4 	.word	0x2000c7f4
 800405c:	2000c7f8 	.word	0x2000c7f8
 8004060:	e000ed04 	.word	0xe000ed04

08004064 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b098      	sub	sp, #96	; 0x60
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800406c:	f3ef 8310 	mrs	r3, PRIMASK
 8004070:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 8004072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 8004074:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8004076:	b672      	cpsid	i
    return(int_posture);
 8004078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800407a:	65fb      	str	r3, [r7, #92]	; 0x5c

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004080:	2b00      	cmp	r3, #0
 8004082:	d005      	beq.n	8004090 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	334c      	adds	r3, #76	; 0x4c
 8004088:	4618      	mov	r0, r3
 800408a:	f000 fbd9 	bl	8004840 <_tx_timer_system_deactivate>
 800408e:	e002      	b.n	8004096 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	64da      	str	r2, [r3, #76]	; 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8004096:	4b77      	ldr	r3, [pc, #476]	; (8004274 <_tx_thread_system_resume+0x210>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	3b01      	subs	r3, #1
 800409c:	4a75      	ldr	r2, [pc, #468]	; (8004274 <_tx_thread_system_resume+0x210>)
 800409e:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f040 8099 	bne.w	80041dc <_tx_thread_system_resume+0x178>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f000 80ad 	beq.w	800420e <_tx_thread_system_resume+0x1aa>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	f040 8088 	bne.w	80041ce <_tx_thread_system_resume+0x16a>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	631a      	str	r2, [r3, #48]	; 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c8:	65bb      	str	r3, [r7, #88]	; 0x58
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 80040ca:	4a6b      	ldr	r2, [pc, #428]	; (8004278 <_tx_thread_system_resume+0x214>)
 80040cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80040ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040d2:	657b      	str	r3, [r7, #84]	; 0x54
                if (head_ptr == TX_NULL)
 80040d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d169      	bne.n	80041ae <_tx_thread_system_resume+0x14a>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 80040da:	4967      	ldr	r1, [pc, #412]	; (8004278 <_tx_thread_system_resume+0x214>)
 80040dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	625a      	str	r2, [r3, #36]	; 0x24

#if TX_MAX_PRIORITIES > 32

                    /* Calculate the index into the bit map array.  */
                    map_index =  priority/((UINT) 32);
 80040f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80040f2:	095b      	lsrs	r3, r3, #5
 80040f4:	64fb      	str	r3, [r7, #76]	; 0x4c

                    /* Set the active bit to remember that the priority map has something set.  */
                    TX_DIV32_BIT_SET(priority, priority_bit)
 80040f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80040f8:	095b      	lsrs	r3, r3, #5
 80040fa:	2201      	movs	r2, #1
 80040fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004100:	64bb      	str	r3, [r7, #72]	; 0x48
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
 8004102:	4b5e      	ldr	r3, [pc, #376]	; (800427c <_tx_thread_system_resume+0x218>)
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004108:	4313      	orrs	r3, r2
 800410a:	4a5c      	ldr	r2, [pc, #368]	; (800427c <_tx_thread_system_resume+0x218>)
 800410c:	6013      	str	r3, [r2, #0]
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800410e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004110:	f003 031f 	and.w	r3, r3, #31
 8004114:	2201      	movs	r2, #1
 8004116:	fa02 f303 	lsl.w	r3, r2, r3
 800411a:	64bb      	str	r3, [r7, #72]	; 0x48
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800411c:	4a58      	ldr	r2, [pc, #352]	; (8004280 <_tx_thread_system_resume+0x21c>)
 800411e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004120:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004124:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004126:	431a      	orrs	r2, r3
 8004128:	4955      	ldr	r1, [pc, #340]	; (8004280 <_tx_thread_system_resume+0x21c>)
 800412a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800412c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8004130:	4b54      	ldr	r3, [pc, #336]	; (8004284 <_tx_thread_system_resume+0x220>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004136:	429a      	cmp	r2, r3
 8004138:	d269      	bcs.n	800420e <_tx_thread_system_resume+0x1aa>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800413a:	4a52      	ldr	r2, [pc, #328]	; (8004284 <_tx_thread_system_resume+0x220>)
 800413c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800413e:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8004140:	4b51      	ldr	r3, [pc, #324]	; (8004288 <_tx_thread_system_resume+0x224>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	647b      	str	r3, [r7, #68]	; 0x44

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 8004146:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004148:	2b00      	cmp	r3, #0
 800414a:	d103      	bne.n	8004154 <_tx_thread_system_resume+0xf0>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800414c:	4a4e      	ldr	r2, [pc, #312]	; (8004288 <_tx_thread_system_resume+0x224>)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6013      	str	r3, [r2, #0]
 8004152:	e05c      	b.n	800420e <_tx_thread_system_resume+0x1aa>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8004154:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004158:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800415a:	429a      	cmp	r2, r3
 800415c:	d257      	bcs.n	800420e <_tx_thread_system_resume+0x1aa>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800415e:	4a4a      	ldr	r2, [pc, #296]	; (8004288 <_tx_thread_system_resume+0x224>)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6013      	str	r3, [r2, #0]
 8004164:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004166:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800416a:	f383 8810 	msr	PRIMASK, r3
}
 800416e:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004170:	4b40      	ldr	r3, [pc, #256]	; (8004274 <_tx_thread_system_resume+0x210>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	643b      	str	r3, [r7, #64]	; 0x40
                                if (combined_flags == ((ULONG) 0))
 8004176:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004178:	2b00      	cmp	r3, #0
 800417a:	d174      	bne.n	8004266 <_tx_thread_system_resume+0x202>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800417c:	4b43      	ldr	r3, [pc, #268]	; (800428c <_tx_thread_system_resume+0x228>)
 800417e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004182:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004184:	f3ef 8305 	mrs	r3, IPSR
 8004188:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(ipsr_value);
 800418a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    if (__get_ipsr_value() == 0)
 800418c:	2b00      	cmp	r3, #0
 800418e:	d10c      	bne.n	80041aa <_tx_thread_system_resume+0x146>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004190:	f3ef 8310 	mrs	r3, PRIMASK
 8004194:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8004196:	6abb      	ldr	r3, [r7, #40]	; 0x28
        interrupt_save = __get_interrupt_posture();
 8004198:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800419a:	b662      	cpsie	i
}
 800419c:	bf00      	nop
 800419e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a0:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80041a2:	6a3b      	ldr	r3, [r7, #32]
 80041a4:	f383 8810 	msr	PRIMASK, r3
}
 80041a8:	bf00      	nop
}
 80041aa:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 80041ac:	e05b      	b.n	8004266 <_tx_thread_system_resume+0x202>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 80041ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b2:	653b      	str	r3, [r7, #80]	; 0x50
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 80041b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 80041ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80041c4:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80041ca:	621a      	str	r2, [r3, #32]
 80041cc:	e01f      	b.n	800420e <_tx_thread_system_resume+0x1aa>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	635a      	str	r2, [r3, #52]	; 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2203      	movs	r2, #3
 80041d8:	631a      	str	r2, [r3, #48]	; 0x30
 80041da:	e018      	b.n	800420e <_tx_thread_system_resume+0x1aa>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d014      	beq.n	800420e <_tx_thread_system_resume+0x1aa>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d010      	beq.n	800420e <_tx_thread_system_resume+0x1aa>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d106      	bne.n	8004202 <_tx_thread_system_resume+0x19e>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	639a      	str	r2, [r3, #56]	; 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	631a      	str	r2, [r3, #48]	; 0x30
 8004200:	e005      	b.n	800420e <_tx_thread_system_resume+0x1aa>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	635a      	str	r2, [r3, #52]	; 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2203      	movs	r2, #3
 800420c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800420e:	4b20      	ldr	r3, [pc, #128]	; (8004290 <_tx_thread_system_resume+0x22c>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004214:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004216:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	f383 8810 	msr	PRIMASK, r3
}
 800421e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8004220:	4b19      	ldr	r3, [pc, #100]	; (8004288 <_tx_thread_system_resume+0x224>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004226:	429a      	cmp	r2, r3
 8004228:	d020      	beq.n	800426c <_tx_thread_system_resume+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800422a:	4b12      	ldr	r3, [pc, #72]	; (8004274 <_tx_thread_system_resume+0x210>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	643b      	str	r3, [r7, #64]	; 0x40
        if (combined_flags == ((ULONG) 0))
 8004230:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004232:	2b00      	cmp	r3, #0
 8004234:	d11a      	bne.n	800426c <_tx_thread_system_resume+0x208>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8004236:	4b15      	ldr	r3, [pc, #84]	; (800428c <_tx_thread_system_resume+0x228>)
 8004238:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800423c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800423e:	f3ef 8305 	mrs	r3, IPSR
 8004242:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8004244:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 8004246:	2b00      	cmp	r3, #0
 8004248:	d10f      	bne.n	800426a <_tx_thread_system_resume+0x206>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800424a:	f3ef 8310 	mrs	r3, PRIMASK
 800424e:	617b      	str	r3, [r7, #20]
    return(posture);
 8004250:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 8004252:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8004254:	b662      	cpsie	i
}
 8004256:	bf00      	nop
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f383 8810 	msr	PRIMASK, r3
}
 8004262:	bf00      	nop
}
 8004264:	e001      	b.n	800426a <_tx_thread_system_resume+0x206>
                                return;
 8004266:	bf00      	nop
 8004268:	e000      	b.n	800426c <_tx_thread_system_resume+0x208>
 800426a:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800426c:	3760      	adds	r7, #96	; 0x60
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	2000c914 	.word	0x2000c914
 8004278:	2000c814 	.word	0x2000c814
 800427c:	2000c80c 	.word	0x2000c80c
 8004280:	2000c804 	.word	0x2000c804
 8004284:	2000c810 	.word	0x2000c810
 8004288:	2000c7f8 	.word	0x2000c7f8
 800428c:	e000ed04 	.word	0xe000ed04
 8004290:	2000c7f4 	.word	0x2000c7f4

08004294 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b09e      	sub	sp, #120	; 0x78
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800429c:	4b98      	ldr	r3, [pc, #608]	; (8004500 <_tx_thread_system_suspend+0x26c>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	673b      	str	r3, [r7, #112]	; 0x70
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80042a2:	f3ef 8310 	mrs	r3, PRIMASK
 80042a6:	64bb      	str	r3, [r7, #72]	; 0x48
    return(posture);
 80042a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    int_posture = __get_interrupt_posture();
 80042aa:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("CPSID i" : : : "memory");
 80042ac:	b672      	cpsid	i
    return(int_posture);
 80042ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 80042b0:	66fb      	str	r3, [r7, #108]	; 0x6c

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d112      	bne.n	80042e0 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042be:	66bb      	str	r3, [r7, #104]	; 0x68

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 80042c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d008      	beq.n	80042d8 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 80042c6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80042c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042cc:	d004      	beq.n	80042d8 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	334c      	adds	r3, #76	; 0x4c
 80042d2:	4618      	mov	r0, r3
 80042d4:	f000 fa52 	bl	800477c <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	69db      	ldr	r3, [r3, #28]
 80042dc:	4a89      	ldr	r2, [pc, #548]	; (8004504 <_tx_thread_system_suspend+0x270>)
 80042de:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80042e0:	4b89      	ldr	r3, [pc, #548]	; (8004508 <_tx_thread_system_suspend+0x274>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	3b01      	subs	r3, #1
 80042e6:	4a88      	ldr	r2, [pc, #544]	; (8004508 <_tx_thread_system_suspend+0x274>)
 80042e8:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	f040 80d4 	bne.w	800449c <_tx_thread_system_suspend+0x208>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	639a      	str	r2, [r3, #56]	; 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042fe:	667b      	str	r3, [r7, #100]	; 0x64

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a1b      	ldr	r3, [r3, #32]
 8004304:	663b      	str	r3, [r7, #96]	; 0x60

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8004306:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	429a      	cmp	r2, r3
 800430c:	d016      	beq.n	800433c <_tx_thread_system_suspend+0xa8>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004312:	64fb      	str	r3, [r7, #76]	; 0x4c

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8004314:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004316:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004318:	625a      	str	r2, [r3, #36]	; 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800431a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800431c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800431e:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8004320:	4a7a      	ldr	r2, [pc, #488]	; (800450c <_tx_thread_system_suspend+0x278>)
 8004322:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	429a      	cmp	r2, r3
 800432c:	f040 8085 	bne.w	800443a <_tx_thread_system_suspend+0x1a6>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8004330:	4976      	ldr	r1, [pc, #472]	; (800450c <_tx_thread_system_suspend+0x278>)
 8004332:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004334:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800433a:	e07e      	b.n	800443a <_tx_thread_system_suspend+0x1a6>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800433c:	4a73      	ldr	r2, [pc, #460]	; (800450c <_tx_thread_system_suspend+0x278>)
 800433e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004340:	2100      	movs	r1, #0
 8004342:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

#if TX_MAX_PRIORITIES > 32

            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
 8004346:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004348:	095b      	lsrs	r3, r3, #5
 800434a:	677b      	str	r3, [r7, #116]	; 0x74
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800434c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800434e:	f003 031f 	and.w	r3, r3, #31
 8004352:	2201      	movs	r2, #1
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	65fb      	str	r3, [r7, #92]	; 0x5c
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800435a:	4a6d      	ldr	r2, [pc, #436]	; (8004510 <_tx_thread_system_suspend+0x27c>)
 800435c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800435e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004362:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004364:	43db      	mvns	r3, r3
 8004366:	401a      	ands	r2, r3
 8004368:	4969      	ldr	r1, [pc, #420]	; (8004510 <_tx_thread_system_suspend+0x27c>)
 800436a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800436c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

#if TX_MAX_PRIORITIES > 32

            /* Determine if there are any other bits set in this priority map.  */
            if (_tx_thread_priority_maps[MAP_INDEX] == ((ULONG) 0))
 8004370:	4a67      	ldr	r2, [pc, #412]	; (8004510 <_tx_thread_system_suspend+0x27c>)
 8004372:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10c      	bne.n	8004396 <_tx_thread_system_suspend+0x102>
            {

                /* No, clear the active bit to signify this priority map has nothing set.  */
                TX_DIV32_BIT_SET(priority, priority_bit)
 800437c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800437e:	095b      	lsrs	r3, r3, #5
 8004380:	2201      	movs	r2, #1
 8004382:	fa02 f303 	lsl.w	r3, r2, r3
 8004386:	65fb      	str	r3, [r7, #92]	; 0x5c
                _tx_thread_priority_map_active =  _tx_thread_priority_map_active & (~(priority_bit));
 8004388:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800438a:	43da      	mvns	r2, r3
 800438c:	4b61      	ldr	r3, [pc, #388]	; (8004514 <_tx_thread_system_suspend+0x280>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4013      	ands	r3, r2
 8004392:	4a60      	ldr	r2, [pc, #384]	; (8004514 <_tx_thread_system_suspend+0x280>)
 8004394:	6013      	str	r3, [r2, #0]
#endif

#if TX_MAX_PRIORITIES > 32

            /* Calculate the index to find the next highest priority thread ready for execution.  */
            priority_map =    _tx_thread_priority_map_active;
 8004396:	4b5f      	ldr	r3, [pc, #380]	; (8004514 <_tx_thread_system_suspend+0x280>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	65bb      	str	r3, [r7, #88]	; 0x58

            /* Determine if there is anything.   */
            if (priority_map != ((ULONG) 0))
 800439c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d007      	beq.n	80043b2 <_tx_thread_system_suspend+0x11e>
            {

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, map_index)
 80043a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043a4:	fa93 f3a3 	rbit	r3, r3
 80043a8:	65bb      	str	r3, [r7, #88]	; 0x58
 80043aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043ac:	fab3 f383 	clz	r3, r3
 80043b0:	677b      	str	r3, [r7, #116]	; 0x74
            }

            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
 80043b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043b4:	015b      	lsls	r3, r3, #5
 80043b6:	657b      	str	r3, [r7, #84]	; 0x54
            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 80043b8:	4a55      	ldr	r2, [pc, #340]	; (8004510 <_tx_thread_system_suspend+0x27c>)
 80043ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043c0:	65bb      	str	r3, [r7, #88]	; 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 80043c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d12b      	bne.n	8004420 <_tx_thread_system_suspend+0x18c>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80043c8:	4b53      	ldr	r3, [pc, #332]	; (8004518 <_tx_thread_system_suspend+0x284>)
 80043ca:	2240      	movs	r2, #64	; 0x40
 80043cc:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 80043ce:	4b53      	ldr	r3, [pc, #332]	; (800451c <_tx_thread_system_suspend+0x288>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	601a      	str	r2, [r3, #0]
 80043d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043d6:	643b      	str	r3, [r7, #64]	; 0x40
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80043d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043da:	f383 8810 	msr	PRIMASK, r3
}
 80043de:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80043e0:	4b49      	ldr	r3, [pc, #292]	; (8004508 <_tx_thread_system_suspend+0x274>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	653b      	str	r3, [r7, #80]	; 0x50
                if (combined_flags == ((ULONG) 0))
 80043e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	f040 8081 	bne.w	80044f0 <_tx_thread_system_suspend+0x25c>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80043ee:	4b4c      	ldr	r3, [pc, #304]	; (8004520 <_tx_thread_system_suspend+0x28c>)
 80043f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043f4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80043f6:	f3ef 8305 	mrs	r3, IPSR
 80043fa:	63fb      	str	r3, [r7, #60]	; 0x3c
    return(ipsr_value);
 80043fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    if (__get_ipsr_value() == 0)
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d10c      	bne.n	800441c <_tx_thread_system_suspend+0x188>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004402:	f3ef 8310 	mrs	r3, PRIMASK
 8004406:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 8004408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
        interrupt_save = __get_interrupt_posture();
 800440a:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSIE  i": : : "memory");
 800440c:	b662      	cpsie	i
}
 800440e:	bf00      	nop
 8004410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004412:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004416:	f383 8810 	msr	PRIMASK, r3
}
 800441a:	bf00      	nop
}
 800441c:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800441e:	e067      	b.n	80044f0 <_tx_thread_system_suspend+0x25c>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8004420:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004422:	fa93 f3a3 	rbit	r3, r3
 8004426:	65bb      	str	r3, [r7, #88]	; 0x58
 8004428:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800442a:	fab3 f383 	clz	r3, r3
 800442e:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8004430:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004432:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004434:	4413      	add	r3, r2
 8004436:	4a38      	ldr	r2, [pc, #224]	; (8004518 <_tx_thread_system_suspend+0x284>)
 8004438:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800443a:	4b38      	ldr	r3, [pc, #224]	; (800451c <_tx_thread_system_suspend+0x288>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	429a      	cmp	r2, r3
 8004442:	d12b      	bne.n	800449c <_tx_thread_system_suspend+0x208>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8004444:	4b34      	ldr	r3, [pc, #208]	; (8004518 <_tx_thread_system_suspend+0x284>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a30      	ldr	r2, [pc, #192]	; (800450c <_tx_thread_system_suspend+0x278>)
 800444a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800444e:	4a33      	ldr	r2, [pc, #204]	; (800451c <_tx_thread_system_suspend+0x288>)
 8004450:	6013      	str	r3, [r2, #0]
 8004452:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004454:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004458:	f383 8810 	msr	PRIMASK, r3
}
 800445c:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800445e:	4b2a      	ldr	r3, [pc, #168]	; (8004508 <_tx_thread_system_suspend+0x274>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	653b      	str	r3, [r7, #80]	; 0x50
            if (combined_flags == ((ULONG) 0))
 8004464:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004466:	2b00      	cmp	r3, #0
 8004468:	d144      	bne.n	80044f4 <_tx_thread_system_suspend+0x260>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800446a:	4b2d      	ldr	r3, [pc, #180]	; (8004520 <_tx_thread_system_suspend+0x28c>)
 800446c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004470:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004472:	f3ef 8305 	mrs	r3, IPSR
 8004476:	62bb      	str	r3, [r7, #40]	; 0x28
    return(ipsr_value);
 8004478:	6abb      	ldr	r3, [r7, #40]	; 0x28
    if (__get_ipsr_value() == 0)
 800447a:	2b00      	cmp	r3, #0
 800447c:	d10c      	bne.n	8004498 <_tx_thread_system_suspend+0x204>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800447e:	f3ef 8310 	mrs	r3, PRIMASK
 8004482:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8004484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
        interrupt_save = __get_interrupt_posture();
 8004486:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8004488:	b662      	cpsie	i
}
 800448a:	bf00      	nop
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	f383 8810 	msr	PRIMASK, r3
}
 8004496:	bf00      	nop
}
 8004498:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800449a:	e02b      	b.n	80044f4 <_tx_thread_system_suspend+0x260>
 800449c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800449e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	f383 8810 	msr	PRIMASK, r3
}
 80044a6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 80044a8:	4b1c      	ldr	r3, [pc, #112]	; (800451c <_tx_thread_system_suspend+0x288>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d022      	beq.n	80044f8 <_tx_thread_system_suspend+0x264>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80044b2:	4b15      	ldr	r3, [pc, #84]	; (8004508 <_tx_thread_system_suspend+0x274>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	653b      	str	r3, [r7, #80]	; 0x50
        if (combined_flags == ((ULONG) 0))
 80044b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d11c      	bne.n	80044f8 <_tx_thread_system_suspend+0x264>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80044be:	4b18      	ldr	r3, [pc, #96]	; (8004520 <_tx_thread_system_suspend+0x28c>)
 80044c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044c4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80044c6:	f3ef 8305 	mrs	r3, IPSR
 80044ca:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80044cc:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d10c      	bne.n	80044ec <_tx_thread_system_suspend+0x258>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80044d2:	f3ef 8310 	mrs	r3, PRIMASK
 80044d6:	613b      	str	r3, [r7, #16]
    return(posture);
 80044d8:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 80044da:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80044dc:	b662      	cpsie	i
}
 80044de:	bf00      	nop
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f383 8810 	msr	PRIMASK, r3
}
 80044ea:	bf00      	nop
}
 80044ec:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 80044ee:	e003      	b.n	80044f8 <_tx_thread_system_suspend+0x264>
                return;
 80044f0:	bf00      	nop
 80044f2:	e002      	b.n	80044fa <_tx_thread_system_suspend+0x266>
            return;
 80044f4:	bf00      	nop
 80044f6:	e000      	b.n	80044fa <_tx_thread_system_suspend+0x266>
    return;
 80044f8:	bf00      	nop
}
 80044fa:	3778      	adds	r7, #120	; 0x78
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	2000c7f4 	.word	0x2000c7f4
 8004504:	2000ce84 	.word	0x2000ce84
 8004508:	2000c914 	.word	0x2000c914
 800450c:	2000c814 	.word	0x2000c814
 8004510:	2000c804 	.word	0x2000c804
 8004514:	2000c80c 	.word	0x2000c80c
 8004518:	2000c810 	.word	0x2000c810
 800451c:	2000c7f8 	.word	0x2000c7f8
 8004520:	e000ed04 	.word	0xe000ed04

08004524 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8004524:	b480      	push	{r7}
 8004526:	b087      	sub	sp, #28
 8004528:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800452a:	4b21      	ldr	r3, [pc, #132]	; (80045b0 <_tx_thread_time_slice+0x8c>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004530:	f3ef 8310 	mrs	r3, PRIMASK
 8004534:	60fb      	str	r3, [r7, #12]
    return(posture);
 8004536:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8004538:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800453a:	b672      	cpsid	i
    return(int_posture);
 800453c:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800453e:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8004540:	4b1c      	ldr	r3, [pc, #112]	; (80045b4 <_tx_thread_time_slice+0x90>)
 8004542:	2200      	movs	r2, #0
 8004544:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d024      	beq.n	8004596 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004550:	2b00      	cmp	r3, #0
 8004552:	d120      	bne.n	8004596 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	69da      	ldr	r2, [r3, #28]
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	4a15      	ldr	r2, [pc, #84]	; (80045b8 <_tx_thread_time_slice+0x94>)
 8004562:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	6a1b      	ldr	r3, [r3, #32]
 8004568:	697a      	ldr	r2, [r7, #20]
 800456a:	429a      	cmp	r2, r3
 800456c:	d013      	beq.n	8004596 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004576:	429a      	cmp	r2, r3
 8004578:	d10d      	bne.n	8004596 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800457e:	697a      	ldr	r2, [r7, #20]
 8004580:	6a12      	ldr	r2, [r2, #32]
 8004582:	490e      	ldr	r1, [pc, #56]	; (80045bc <_tx_thread_time_slice+0x98>)
 8004584:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8004588:	4b0d      	ldr	r3, [pc, #52]	; (80045c0 <_tx_thread_time_slice+0x9c>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a0b      	ldr	r2, [pc, #44]	; (80045bc <_tx_thread_time_slice+0x98>)
 800458e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004592:	4a0c      	ldr	r2, [pc, #48]	; (80045c4 <_tx_thread_time_slice+0xa0>)
 8004594:	6013      	str	r3, [r2, #0]
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f383 8810 	msr	PRIMASK, r3
}
 80045a0:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 80045a2:	bf00      	nop
 80045a4:	371c      	adds	r7, #28
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	2000c7f4 	.word	0x2000c7f4
 80045b4:	2000c924 	.word	0x2000c924
 80045b8:	2000ce84 	.word	0x2000ce84
 80045bc:	2000c814 	.word	0x2000c814
 80045c0:	2000c810 	.word	0x2000c810
 80045c4:	2000c7f8 	.word	0x2000c7f8

080045c8 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b08a      	sub	sp, #40	; 0x28
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80045d4:	f3ef 8310 	mrs	r3, PRIMASK
 80045d8:	617b      	str	r3, [r7, #20]
    return(posture);
 80045da:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80045dc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80045de:	b672      	cpsid	i
    return(int_posture);
 80045e0:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 80045e2:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 80045e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e8:	2b04      	cmp	r3, #4
 80045ea:	d10e      	bne.n	800460a <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 80045ec:	4b13      	ldr	r3, [pc, #76]	; (800463c <_tx_thread_timeout+0x74>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	3301      	adds	r3, #1
 80045f2:	4a12      	ldr	r2, [pc, #72]	; (800463c <_tx_thread_timeout+0x74>)
 80045f4:	6013      	str	r3, [r2, #0]
 80045f6:	6a3b      	ldr	r3, [r7, #32]
 80045f8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f383 8810 	msr	PRIMASK, r3
}
 8004600:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8004602:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004604:	f7ff fd2e 	bl	8004064 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8004608:	e013      	b.n	8004632 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800460a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800460e:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8004610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004612:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004616:	61bb      	str	r3, [r7, #24]
 8004618:	6a3b      	ldr	r3, [r7, #32]
 800461a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	f383 8810 	msr	PRIMASK, r3
}
 8004622:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d003      	beq.n	8004632 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	69b9      	ldr	r1, [r7, #24]
 800462e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004630:	4798      	blx	r3
}
 8004632:	bf00      	nop
 8004634:	3728      	adds	r7, #40	; 0x28
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	2000c914 	.word	0x2000c914

08004640 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004646:	f3ef 8310 	mrs	r3, PRIMASK
 800464a:	607b      	str	r3, [r7, #4]
    return(posture);
 800464c:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800464e:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004650:	b672      	cpsid	i
    return(int_posture);
 8004652:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8004654:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8004656:	4b09      	ldr	r3, [pc, #36]	; (800467c <_tx_timer_expiration_process+0x3c>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	3301      	adds	r3, #1
 800465c:	4a07      	ldr	r2, [pc, #28]	; (800467c <_tx_timer_expiration_process+0x3c>)
 800465e:	6013      	str	r3, [r2, #0]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	f383 8810 	msr	PRIMASK, r3
}
 800466a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800466c:	4804      	ldr	r0, [pc, #16]	; (8004680 <_tx_timer_expiration_process+0x40>)
 800466e:	f7ff fcf9 	bl	8004064 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8004672:	bf00      	nop
 8004674:	3710      	adds	r7, #16
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	2000c914 	.word	0x2000c914
 8004680:	2000c9c4 	.word	0x2000c9c4

08004684 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8004684:	b590      	push	{r4, r7, lr}
 8004686:	b089      	sub	sp, #36	; 0x24
 8004688:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800468a:	4b28      	ldr	r3, [pc, #160]	; (800472c <_tx_timer_initialize+0xa8>)
 800468c:	2200      	movs	r2, #0
 800468e:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8004690:	4b27      	ldr	r3, [pc, #156]	; (8004730 <_tx_timer_initialize+0xac>)
 8004692:	2200      	movs	r2, #0
 8004694:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8004696:	4b27      	ldr	r3, [pc, #156]	; (8004734 <_tx_timer_initialize+0xb0>)
 8004698:	2200      	movs	r2, #0
 800469a:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800469c:	4b26      	ldr	r3, [pc, #152]	; (8004738 <_tx_timer_initialize+0xb4>)
 800469e:	2200      	movs	r2, #0
 80046a0:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 80046a2:	4b26      	ldr	r3, [pc, #152]	; (800473c <_tx_timer_initialize+0xb8>)
 80046a4:	2200      	movs	r2, #0
 80046a6:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 80046a8:	2280      	movs	r2, #128	; 0x80
 80046aa:	2100      	movs	r1, #0
 80046ac:	4824      	ldr	r0, [pc, #144]	; (8004740 <_tx_timer_initialize+0xbc>)
 80046ae:	f000 fdb5 	bl	800521c <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 80046b2:	4b24      	ldr	r3, [pc, #144]	; (8004744 <_tx_timer_initialize+0xc0>)
 80046b4:	4a22      	ldr	r2, [pc, #136]	; (8004740 <_tx_timer_initialize+0xbc>)
 80046b6:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 80046b8:	4b23      	ldr	r3, [pc, #140]	; (8004748 <_tx_timer_initialize+0xc4>)
 80046ba:	4a21      	ldr	r2, [pc, #132]	; (8004740 <_tx_timer_initialize+0xbc>)
 80046bc:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 80046be:	4b23      	ldr	r3, [pc, #140]	; (800474c <_tx_timer_initialize+0xc8>)
 80046c0:	4a23      	ldr	r2, [pc, #140]	; (8004750 <_tx_timer_initialize+0xcc>)
 80046c2:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 80046c4:	4b21      	ldr	r3, [pc, #132]	; (800474c <_tx_timer_initialize+0xc8>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	3304      	adds	r3, #4
 80046ca:	4a20      	ldr	r2, [pc, #128]	; (800474c <_tx_timer_initialize+0xc8>)
 80046cc:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 80046ce:	4b21      	ldr	r3, [pc, #132]	; (8004754 <_tx_timer_initialize+0xd0>)
 80046d0:	4a21      	ldr	r2, [pc, #132]	; (8004758 <_tx_timer_initialize+0xd4>)
 80046d2:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 80046d4:	4b21      	ldr	r3, [pc, #132]	; (800475c <_tx_timer_initialize+0xd8>)
 80046d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046da:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 80046dc:	4b20      	ldr	r3, [pc, #128]	; (8004760 <_tx_timer_initialize+0xdc>)
 80046de:	2200      	movs	r2, #0
 80046e0:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 80046e2:	4b1c      	ldr	r3, [pc, #112]	; (8004754 <_tx_timer_initialize+0xd0>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a1d      	ldr	r2, [pc, #116]	; (800475c <_tx_timer_initialize+0xd8>)
 80046e8:	6812      	ldr	r2, [r2, #0]
 80046ea:	491d      	ldr	r1, [pc, #116]	; (8004760 <_tx_timer_initialize+0xdc>)
 80046ec:	6809      	ldr	r1, [r1, #0]
 80046ee:	481c      	ldr	r0, [pc, #112]	; (8004760 <_tx_timer_initialize+0xdc>)
 80046f0:	6800      	ldr	r0, [r0, #0]
 80046f2:	2400      	movs	r4, #0
 80046f4:	9405      	str	r4, [sp, #20]
 80046f6:	2400      	movs	r4, #0
 80046f8:	9404      	str	r4, [sp, #16]
 80046fa:	9003      	str	r0, [sp, #12]
 80046fc:	9102      	str	r1, [sp, #8]
 80046fe:	9201      	str	r2, [sp, #4]
 8004700:	9300      	str	r3, [sp, #0]
 8004702:	4b18      	ldr	r3, [pc, #96]	; (8004764 <_tx_timer_initialize+0xe0>)
 8004704:	4a18      	ldr	r2, [pc, #96]	; (8004768 <_tx_timer_initialize+0xe4>)
 8004706:	4919      	ldr	r1, [pc, #100]	; (800476c <_tx_timer_initialize+0xe8>)
 8004708:	4819      	ldr	r0, [pc, #100]	; (8004770 <_tx_timer_initialize+0xec>)
 800470a:	f7ff f939 	bl	8003980 <_tx_thread_create>
 800470e:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1e5      	bne.n	80046e2 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8004716:	4b17      	ldr	r3, [pc, #92]	; (8004774 <_tx_timer_initialize+0xf0>)
 8004718:	2200      	movs	r2, #0
 800471a:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800471c:	4b16      	ldr	r3, [pc, #88]	; (8004778 <_tx_timer_initialize+0xf4>)
 800471e:	2200      	movs	r2, #0
 8004720:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8004722:	bf00      	nop
 8004724:	370c      	adds	r7, #12
 8004726:	46bd      	mov	sp, r7
 8004728:	bd90      	pop	{r4, r7, pc}
 800472a:	bf00      	nop
 800472c:	2000c920 	.word	0x2000c920
 8004730:	2000ce84 	.word	0x2000ce84
 8004734:	2000c924 	.word	0x2000c924
 8004738:	2000c9b4 	.word	0x2000c9b4
 800473c:	2000c9c0 	.word	0x2000c9c0
 8004740:	2000c928 	.word	0x2000c928
 8004744:	2000c9a8 	.word	0x2000c9a8
 8004748:	2000c9b0 	.word	0x2000c9b0
 800474c:	2000c9ac 	.word	0x2000c9ac
 8004750:	2000c9a4 	.word	0x2000c9a4
 8004754:	2000ca78 	.word	0x2000ca78
 8004758:	2000ca84 	.word	0x2000ca84
 800475c:	2000ca7c 	.word	0x2000ca7c
 8004760:	2000ca80 	.word	0x2000ca80
 8004764:	4154494d 	.word	0x4154494d
 8004768:	080048b1 	.word	0x080048b1
 800476c:	0800674c 	.word	0x0800674c
 8004770:	2000c9c4 	.word	0x2000c9c4
 8004774:	2000c9b8 	.word	0x2000c9b8
 8004778:	2000c9bc 	.word	0x2000c9bc

0800477c <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800477c:	b480      	push	{r7}
 800477e:	b089      	sub	sp, #36	; 0x24
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d04a      	beq.n	8004826 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004796:	d046      	beq.n	8004826 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d142      	bne.n	8004826 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	2b20      	cmp	r3, #32
 80047a4:	d902      	bls.n	80047ac <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 80047a6:	231f      	movs	r3, #31
 80047a8:	61bb      	str	r3, [r7, #24]
 80047aa:	e002      	b.n	80047b2 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	3b01      	subs	r3, #1
 80047b0:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 80047b2:	4b20      	ldr	r3, [pc, #128]	; (8004834 <_tx_timer_system_activate+0xb8>)
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	4413      	add	r3, r2
 80047bc:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 80047be:	4b1e      	ldr	r3, [pc, #120]	; (8004838 <_tx_timer_system_activate+0xbc>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	69fa      	ldr	r2, [r7, #28]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d30b      	bcc.n	80047e0 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 80047c8:	4b1b      	ldr	r3, [pc, #108]	; (8004838 <_tx_timer_system_activate+0xbc>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	69fa      	ldr	r2, [r7, #28]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	109b      	asrs	r3, r3, #2
 80047d2:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 80047d4:	4b19      	ldr	r3, [pc, #100]	; (800483c <_tx_timer_system_activate+0xc0>)
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	4413      	add	r3, r2
 80047de:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d109      	bne.n	80047fc <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 80047f4:	69fb      	ldr	r3, [r7, #28]
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	601a      	str	r2, [r3, #0]
 80047fa:	e011      	b.n	8004820 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	68fa      	ldr	r2, [r7, #12]
 8004818:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	69fa      	ldr	r2, [r7, #28]
 8004824:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8004826:	bf00      	nop
 8004828:	3724      	adds	r7, #36	; 0x24
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	2000c9b0 	.word	0x2000c9b0
 8004838:	2000c9ac 	.word	0x2000c9ac
 800483c:	2000c9a8 	.word	0x2000c9a8

08004840 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8004840:	b480      	push	{r7}
 8004842:	b087      	sub	sp, #28
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d026      	beq.n	80048a2 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	691b      	ldr	r3, [r3, #16]
 8004858:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	429a      	cmp	r2, r3
 8004860:	d108      	bne.n	8004874 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	429a      	cmp	r2, r3
 800486a:	d117      	bne.n	800489c <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	2200      	movs	r2, #0
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	e013      	b.n	800489c <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	695b      	ldr	r3, [r3, #20]
 8004878:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	693a      	ldr	r2, [r7, #16]
 8004884:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	429a      	cmp	r2, r3
 800488e:	d105      	bne.n	800489c <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	697a      	ldr	r2, [r7, #20]
 8004894:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2200      	movs	r2, #0
 80048a0:	619a      	str	r2, [r3, #24]
    }
}
 80048a2:	bf00      	nop
 80048a4:	371c      	adds	r7, #28
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
	...

080048b0 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b098      	sub	sp, #96	; 0x60
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 80048b8:	2300      	movs	r3, #0
 80048ba:	657b      	str	r3, [r7, #84]	; 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a73      	ldr	r2, [pc, #460]	; (8004a8c <_tx_timer_thread_entry+0x1dc>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	f040 80de 	bne.w	8004a82 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80048c6:	f3ef 8310 	mrs	r3, PRIMASK
 80048ca:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 80048cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 80048ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 80048d0:	b672      	cpsid	i
    return(int_posture);
 80048d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 80048d4:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 80048d6:	4b6e      	ldr	r3, [pc, #440]	; (8004a90 <_tx_timer_thread_entry+0x1e0>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d003      	beq.n	80048ec <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f107 020c 	add.w	r2, r7, #12
 80048ea:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 80048ec:	4b68      	ldr	r3, [pc, #416]	; (8004a90 <_tx_timer_thread_entry+0x1e0>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2200      	movs	r2, #0
 80048f2:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 80048f4:	4b66      	ldr	r3, [pc, #408]	; (8004a90 <_tx_timer_thread_entry+0x1e0>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	3304      	adds	r3, #4
 80048fa:	4a65      	ldr	r2, [pc, #404]	; (8004a90 <_tx_timer_thread_entry+0x1e0>)
 80048fc:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 80048fe:	4b64      	ldr	r3, [pc, #400]	; (8004a90 <_tx_timer_thread_entry+0x1e0>)
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	4b64      	ldr	r3, [pc, #400]	; (8004a94 <_tx_timer_thread_entry+0x1e4>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	429a      	cmp	r2, r3
 8004908:	d103      	bne.n	8004912 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800490a:	4b63      	ldr	r3, [pc, #396]	; (8004a98 <_tx_timer_thread_entry+0x1e8>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a60      	ldr	r2, [pc, #384]	; (8004a90 <_tx_timer_thread_entry+0x1e0>)
 8004910:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8004912:	4b62      	ldr	r3, [pc, #392]	; (8004a9c <_tx_timer_thread_entry+0x1ec>)
 8004914:	2200      	movs	r2, #0
 8004916:	601a      	str	r2, [r3, #0]
 8004918:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800491a:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800491c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800491e:	f383 8810 	msr	PRIMASK, r3
}
 8004922:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004924:	f3ef 8310 	mrs	r3, PRIMASK
 8004928:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 800492a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 800492c:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800492e:	b672      	cpsid	i
    return(int_posture);
 8004930:	6b7b      	ldr	r3, [r7, #52]	; 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8004932:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8004934:	e07f      	b.n	8004a36 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8004940:	2300      	movs	r3, #0
 8004942:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8004944:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004946:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004948:	429a      	cmp	r2, r3
 800494a:	d102      	bne.n	8004952 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800494c:	2300      	movs	r3, #0
 800494e:	60fb      	str	r3, [r7, #12]
 8004950:	e00e      	b.n	8004970 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 8004952:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004954:	695b      	ldr	r3, [r3, #20]
 8004956:	647b      	str	r3, [r7, #68]	; 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8004958:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800495a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800495c:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800495e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004960:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004962:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 8004964:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004966:	f107 020c 	add.w	r2, r7, #12
 800496a:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800496c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800496e:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8004970:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2b20      	cmp	r3, #32
 8004976:	d911      	bls.n	800499c <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 8004978:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 8004980:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004982:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 8004984:	2300      	movs	r3, #0
 8004986:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8004988:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800498a:	f107 0208 	add.w	r2, r7, #8
 800498e:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8004990:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004992:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004994:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 8004996:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004998:	60bb      	str	r3, [r7, #8]
 800499a:	e01a      	b.n	80049d2 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800499c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	65bb      	str	r3, [r7, #88]	; 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 80049a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	657b      	str	r3, [r7, #84]	; 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 80049a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049aa:	685a      	ldr	r2, [r3, #4]
 80049ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049ae:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 80049b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d009      	beq.n	80049cc <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80049b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049ba:	f107 0208 	add.w	r2, r7, #8
 80049be:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 80049c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80049c4:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 80049c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049c8:	60bb      	str	r3, [r7, #8]
 80049ca:	e002      	b.n	80049d2 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 80049cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049ce:	2200      	movs	r2, #0
 80049d0:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 80049d2:	4a33      	ldr	r2, [pc, #204]	; (8004aa0 <_tx_timer_thread_entry+0x1f0>)
 80049d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049d6:	6013      	str	r3, [r2, #0]
 80049d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049da:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80049dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049de:	f383 8810 	msr	PRIMASK, r3
}
 80049e2:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 80049e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d002      	beq.n	80049f0 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 80049ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049ec:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80049ee:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80049f0:	f3ef 8310 	mrs	r3, PRIMASK
 80049f4:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 80049f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 80049f8:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 80049fa:	b672      	cpsid	i
    return(int_posture);
 80049fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 80049fe:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8004a00:	4b27      	ldr	r3, [pc, #156]	; (8004aa0 <_tx_timer_thread_entry+0x1f0>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d105      	bne.n	8004a1a <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8004a0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a10:	2200      	movs	r2, #0
 8004a12:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8004a14:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004a16:	f7ff feb1 	bl	800477c <_tx_timer_system_activate>
 8004a1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a1c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004a1e:	69bb      	ldr	r3, [r7, #24]
 8004a20:	f383 8810 	msr	PRIMASK, r3
}
 8004a24:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004a26:	f3ef 8310 	mrs	r3, PRIMASK
 8004a2a:	623b      	str	r3, [r7, #32]
    return(posture);
 8004a2c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8004a2e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004a30:	b672      	cpsid	i
    return(int_posture);
 8004a32:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8004a34:	65fb      	str	r3, [r7, #92]	; 0x5c
            while (expired_timers != TX_NULL)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f47f af7c 	bne.w	8004936 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8004a3e:	4b17      	ldr	r3, [pc, #92]	; (8004a9c <_tx_timer_thread_entry+0x1ec>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d116      	bne.n	8004a74 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8004a46:	4b17      	ldr	r3, [pc, #92]	; (8004aa4 <_tx_timer_thread_entry+0x1f4>)
 8004a48:	653b      	str	r3, [r7, #80]	; 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8004a4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a4c:	2203      	movs	r2, #3
 8004a4e:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8004a50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a52:	2201      	movs	r2, #1
 8004a54:	639a      	str	r2, [r3, #56]	; 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8004a56:	4b14      	ldr	r3, [pc, #80]	; (8004aa8 <_tx_timer_thread_entry+0x1f8>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	4a12      	ldr	r2, [pc, #72]	; (8004aa8 <_tx_timer_thread_entry+0x1f8>)
 8004a5e:	6013      	str	r3, [r2, #0]
 8004a60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a62:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	f383 8810 	msr	PRIMASK, r3
}
 8004a6a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8004a6c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8004a6e:	f7ff fc11 	bl	8004294 <_tx_thread_system_suspend>
 8004a72:	e728      	b.n	80048c6 <_tx_timer_thread_entry+0x16>
 8004a74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a76:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	f383 8810 	msr	PRIMASK, r3
}
 8004a7e:	bf00      	nop
            TX_DISABLE
 8004a80:	e721      	b.n	80048c6 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8004a82:	bf00      	nop
 8004a84:	3760      	adds	r7, #96	; 0x60
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	4154494d 	.word	0x4154494d
 8004a90:	2000c9b0 	.word	0x2000c9b0
 8004a94:	2000c9ac 	.word	0x2000c9ac
 8004a98:	2000c9a8 	.word	0x2000c9a8
 8004a9c:	2000c9b4 	.word	0x2000c9b4
 8004aa0:	2000c9c0 	.word	0x2000c9c0
 8004aa4:	2000c9c4 	.word	0x2000c9c4
 8004aa8:	2000c914 	.word	0x2000c914

08004aac <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b08a      	sub	sp, #40	; 0x28
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
 8004ab8:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8004aba:	2300      	movs	r3, #0
 8004abc:	627b      	str	r3, [r7, #36]	; 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d102      	bne.n	8004aca <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	627b      	str	r3, [r7, #36]	; 0x24
 8004ac8:	e029      	b.n	8004b1e <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a2d      	ldr	r2, [pc, #180]	; (8004b84 <_txe_byte_allocate+0xd8>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d002      	beq.n	8004ada <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	627b      	str	r3, [r7, #36]	; 0x24
 8004ad8:	e021      	b.n	8004b1e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d102      	bne.n	8004ae6 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	627b      	str	r3, [r7, #36]	; 0x24
 8004ae4:	e01b      	b.n	8004b1e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d102      	bne.n	8004af2 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8004aec:	2305      	movs	r3, #5
 8004aee:	627b      	str	r3, [r7, #36]	; 0x24
 8004af0:	e015      	b.n	8004b1e <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	69db      	ldr	r3, [r3, #28]
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d902      	bls.n	8004b02 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8004afc:	2305      	movs	r3, #5
 8004afe:	627b      	str	r3, [r7, #36]	; 0x24
 8004b00:	e00d      	b.n	8004b1e <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00a      	beq.n	8004b1e <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004b08:	f3ef 8305 	mrs	r3, IPSR
 8004b0c:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8004b0e:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004b10:	4b1d      	ldr	r3, [pc, #116]	; (8004b88 <_txe_byte_allocate+0xdc>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d001      	beq.n	8004b1e <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8004b1a:	2304      	movs	r3, #4
 8004b1c:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 8004b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d108      	bne.n	8004b36 <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8004b24:	4b19      	ldr	r3, [pc, #100]	; (8004b8c <_txe_byte_allocate+0xe0>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8004b2a:	6a3b      	ldr	r3, [r7, #32]
 8004b2c:	4a18      	ldr	r2, [pc, #96]	; (8004b90 <_txe_byte_allocate+0xe4>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d101      	bne.n	8004b36 <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8004b32:	2313      	movs	r3, #19
 8004b34:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 8004b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d114      	bne.n	8004b66 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004b3c:	f3ef 8305 	mrs	r3, IPSR
 8004b40:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8004b42:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004b44:	4b10      	ldr	r3, [pc, #64]	; (8004b88 <_txe_byte_allocate+0xdc>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00b      	beq.n	8004b66 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004b4e:	f3ef 8305 	mrs	r3, IPSR
 8004b52:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004b54:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004b56:	4b0c      	ldr	r3, [pc, #48]	; (8004b88 <_txe_byte_allocate+0xdc>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004b60:	d201      	bcs.n	8004b66 <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004b62:	2313      	movs	r3, #19
 8004b64:	627b      	str	r3, [r7, #36]	; 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d106      	bne.n	8004b7a <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	68b9      	ldr	r1, [r7, #8]
 8004b72:	68f8      	ldr	r0, [r7, #12]
 8004b74:	f7fe fa72 	bl	800305c <_tx_byte_allocate>
 8004b78:	6278      	str	r0, [r7, #36]	; 0x24
    }

    /* Return completion status.  */
    return(status);
 8004b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3728      	adds	r7, #40	; 0x28
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	42595445 	.word	0x42595445
 8004b88:	2000000c 	.word	0x2000000c
 8004b8c:	2000c7f4 	.word	0x2000c7f4
 8004b90:	2000c9c4 	.word	0x2000c9c4

08004b94 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b092      	sub	sp, #72	; 0x48
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	60f8      	str	r0, [r7, #12]
 8004b9c:	60b9      	str	r1, [r7, #8]
 8004b9e:	607a      	str	r2, [r7, #4]
 8004ba0:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	647b      	str	r3, [r7, #68]	; 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d102      	bne.n	8004bb2 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8004bac:	2302      	movs	r3, #2
 8004bae:	647b      	str	r3, [r7, #68]	; 0x44
 8004bb0:	e075      	b.n	8004c9e <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8004bb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004bb4:	2b34      	cmp	r3, #52	; 0x34
 8004bb6:	d002      	beq.n	8004bbe <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8004bb8:	2302      	movs	r3, #2
 8004bba:	647b      	str	r3, [r7, #68]	; 0x44
 8004bbc:	e06f      	b.n	8004c9e <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004bbe:	f3ef 8310 	mrs	r3, PRIMASK
 8004bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8004bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 8004bc6:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8004bc8:	b672      	cpsid	i
    return(int_posture);
 8004bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8004bcc:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8004bce:	4b3b      	ldr	r3, [pc, #236]	; (8004cbc <_txe_byte_pool_create+0x128>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	4a39      	ldr	r2, [pc, #228]	; (8004cbc <_txe_byte_pool_create+0x128>)
 8004bd6:	6013      	str	r3, [r2, #0]
 8004bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bda:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bde:	f383 8810 	msr	PRIMASK, r3
}
 8004be2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8004be4:	4b36      	ldr	r3, [pc, #216]	; (8004cc0 <_txe_byte_pool_create+0x12c>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8004bea:	2300      	movs	r3, #0
 8004bec:	643b      	str	r3, [r7, #64]	; 0x40
 8004bee:	e009      	b.n	8004c04 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d00b      	beq.n	8004c10 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8004bf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bfc:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8004bfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c00:	3301      	adds	r3, #1
 8004c02:	643b      	str	r3, [r7, #64]	; 0x40
 8004c04:	4b2f      	ldr	r3, [pc, #188]	; (8004cc4 <_txe_byte_pool_create+0x130>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d3f0      	bcc.n	8004bf0 <_txe_byte_pool_create+0x5c>
 8004c0e:	e000      	b.n	8004c12 <_txe_byte_pool_create+0x7e>
                break;
 8004c10:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004c12:	f3ef 8310 	mrs	r3, PRIMASK
 8004c16:	623b      	str	r3, [r7, #32]
    return(posture);
 8004c18:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8004c1a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004c1c:	b672      	cpsid	i
    return(int_posture);
 8004c1e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8004c20:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8004c22:	4b26      	ldr	r3, [pc, #152]	; (8004cbc <_txe_byte_pool_create+0x128>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	3b01      	subs	r3, #1
 8004c28:	4a24      	ldr	r2, [pc, #144]	; (8004cbc <_txe_byte_pool_create+0x128>)
 8004c2a:	6013      	str	r3, [r2, #0]
 8004c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c2e:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c32:	f383 8810 	msr	PRIMASK, r3
}
 8004c36:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8004c38:	f7ff f9da 	bl	8003ff0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d102      	bne.n	8004c4a <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8004c44:	2302      	movs	r3, #2
 8004c46:	647b      	str	r3, [r7, #68]	; 0x44
 8004c48:	e029      	b.n	8004c9e <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d102      	bne.n	8004c56 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8004c50:	2303      	movs	r3, #3
 8004c52:	647b      	str	r3, [r7, #68]	; 0x44
 8004c54:	e023      	b.n	8004c9e <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	2b63      	cmp	r3, #99	; 0x63
 8004c5a:	d802      	bhi.n	8004c62 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8004c5c:	2305      	movs	r3, #5
 8004c5e:	647b      	str	r3, [r7, #68]	; 0x44
 8004c60:	e01d      	b.n	8004c9e <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8004c62:	4b19      	ldr	r3, [pc, #100]	; (8004cc8 <_txe_byte_pool_create+0x134>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	637b      	str	r3, [r7, #52]	; 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8004c68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c6a:	4a18      	ldr	r2, [pc, #96]	; (8004ccc <_txe_byte_pool_create+0x138>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d101      	bne.n	8004c74 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004c70:	2313      	movs	r3, #19
 8004c72:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004c74:	f3ef 8305 	mrs	r3, IPSR
 8004c78:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8004c7a:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004c7c:	4b14      	ldr	r3, [pc, #80]	; (8004cd0 <_txe_byte_pool_create+0x13c>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d00b      	beq.n	8004c9e <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004c86:	f3ef 8305 	mrs	r3, IPSR
 8004c8a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004c8c:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004c8e:	4b10      	ldr	r3, [pc, #64]	; (8004cd0 <_txe_byte_pool_create+0x13c>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004c98:	d201      	bcs.n	8004c9e <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8004c9a:	2313      	movs	r3, #19
 8004c9c:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004c9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d106      	bne.n	8004cb2 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	68b9      	ldr	r1, [r7, #8]
 8004caa:	68f8      	ldr	r0, [r7, #12]
 8004cac:	f7fe fb18 	bl	80032e0 <_tx_byte_pool_create>
 8004cb0:	6478      	str	r0, [r7, #68]	; 0x44
    }

    /* Return completion status.  */
    return(status);
 8004cb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3748      	adds	r7, #72	; 0x48
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	2000c914 	.word	0x2000c914
 8004cc0:	2000c7e4 	.word	0x2000c7e4
 8004cc4:	2000c7e8 	.word	0x2000c7e8
 8004cc8:	2000c7f4 	.word	0x2000c7f4
 8004ccc:	2000c9c4 	.word	0x2000c9c4
 8004cd0:	2000000c 	.word	0x2000000c

08004cd4 <_txe_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_release(VOID *memory_ptr)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b086      	sub	sp, #24
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	617b      	str	r3, [r7, #20]

    /* First check the supplied memory pointer.  */
    if (memory_ptr == TX_NULL)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d102      	bne.n	8004cec <_txe_byte_release+0x18>
    {

        /* The byte memory pointer is invalid, return appropriate status.  */
        status =  TX_PTR_ERROR;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	617b      	str	r3, [r7, #20]
 8004cea:	e01d      	b.n	8004d28 <_txe_byte_release+0x54>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8004cec:	4b14      	ldr	r3, [pc, #80]	; (8004d40 <_txe_byte_release+0x6c>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	613b      	str	r3, [r7, #16]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	4a13      	ldr	r2, [pc, #76]	; (8004d44 <_txe_byte_release+0x70>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d101      	bne.n	8004cfe <_txe_byte_release+0x2a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8004cfa:	2313      	movs	r3, #19
 8004cfc:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004cfe:	f3ef 8305 	mrs	r3, IPSR
 8004d02:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8004d04:	68fa      	ldr	r2, [r7, #12]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004d06:	4b10      	ldr	r3, [pc, #64]	; (8004d48 <_txe_byte_release+0x74>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00b      	beq.n	8004d28 <_txe_byte_release+0x54>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004d10:	f3ef 8305 	mrs	r3, IPSR
 8004d14:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 8004d16:	68ba      	ldr	r2, [r7, #8]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004d18:	4b0b      	ldr	r3, [pc, #44]	; (8004d48 <_txe_byte_release+0x74>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004d22:	d201      	bcs.n	8004d28 <_txe_byte_release+0x54>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004d24:	2313      	movs	r3, #19
 8004d26:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d103      	bne.n	8004d36 <_txe_byte_release+0x62>
    {

        /* Call actual byte release function.  */
        status =  _tx_byte_release(memory_ptr);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f7fe fc7a 	bl	8003628 <_tx_byte_release>
 8004d34:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8004d36:	697b      	ldr	r3, [r7, #20]
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3718      	adds	r7, #24
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	2000c7f4 	.word	0x2000c7f4
 8004d44:	2000c9c4 	.word	0x2000c9c4
 8004d48:	2000000c 	.word	0x2000000c

08004d4c <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b09a      	sub	sp, #104	; 0x68
 8004d50:	af06      	add	r7, sp, #24
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	60b9      	str	r1, [r7, #8]
 8004d56:	607a      	str	r2, [r7, #4]
 8004d58:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	64fb      	str	r3, [r7, #76]	; 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d102      	bne.n	8004d6a <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004d64:	230e      	movs	r3, #14
 8004d66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d68:	e0bb      	b.n	8004ee2 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 8004d6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d6c:	2bb4      	cmp	r3, #180	; 0xb4
 8004d6e:	d002      	beq.n	8004d76 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004d70:	230e      	movs	r3, #14
 8004d72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d74:	e0b5      	b.n	8004ee2 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004d76:	f3ef 8310 	mrs	r3, PRIMASK
 8004d7a:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8004d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8004d7e:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8004d80:	b672      	cpsid	i
    return(int_posture);
 8004d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8004d84:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8004d86:	4b64      	ldr	r3, [pc, #400]	; (8004f18 <_txe_thread_create+0x1cc>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	4a62      	ldr	r2, [pc, #392]	; (8004f18 <_txe_thread_create+0x1cc>)
 8004d8e:	6013      	str	r3, [r2, #0]
 8004d90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d92:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d96:	f383 8810 	msr	PRIMASK, r3
}
 8004d9a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	64bb      	str	r3, [r7, #72]	; 0x48
        next_thread =  _tx_thread_created_ptr;
 8004da0:	4b5e      	ldr	r3, [pc, #376]	; (8004f1c <_txe_thread_create+0x1d0>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	643b      	str	r3, [r7, #64]	; 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8004da6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004da8:	63bb      	str	r3, [r7, #56]	; 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8004daa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dac:	3b01      	subs	r3, #1
 8004dae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004db0:	4413      	add	r3, r2
 8004db2:	63bb      	str	r3, [r7, #56]	; 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8004db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004db6:	637b      	str	r3, [r7, #52]	; 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8004db8:	2300      	movs	r3, #0
 8004dba:	647b      	str	r3, [r7, #68]	; 0x44
 8004dbc:	e02b      	b.n	8004e16 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d101      	bne.n	8004dca <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	64bb      	str	r3, [r7, #72]	; 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8004dca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d028      	beq.n	8004e22 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8004dd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d308      	bcc.n	8004dec <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8004dda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d203      	bcs.n	8004dec <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8004de4:	2300      	movs	r3, #0
 8004de6:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8004de8:	2301      	movs	r3, #1
 8004dea:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8004dec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d308      	bcc.n	8004e08 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8004df6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d203      	bcs.n	8004e08 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8004e00:	2300      	movs	r3, #0
 8004e02:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8004e04:	2301      	movs	r3, #1
 8004e06:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8004e08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e0e:	643b      	str	r3, [r7, #64]	; 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8004e10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e12:	3301      	adds	r3, #1
 8004e14:	647b      	str	r3, [r7, #68]	; 0x44
 8004e16:	4b42      	ldr	r3, [pc, #264]	; (8004f20 <_txe_thread_create+0x1d4>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d3ce      	bcc.n	8004dbe <_txe_thread_create+0x72>
 8004e20:	e000      	b.n	8004e24 <_txe_thread_create+0xd8>
                break;
 8004e22:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004e24:	f3ef 8310 	mrs	r3, PRIMASK
 8004e28:	61fb      	str	r3, [r7, #28]
    return(posture);
 8004e2a:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8004e2c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004e2e:	b672      	cpsid	i
    return(int_posture);
 8004e30:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8004e32:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8004e34:	4b38      	ldr	r3, [pc, #224]	; (8004f18 <_txe_thread_create+0x1cc>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	4a37      	ldr	r2, [pc, #220]	; (8004f18 <_txe_thread_create+0x1cc>)
 8004e3c:	6013      	str	r3, [r2, #0]
 8004e3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e40:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004e42:	6a3b      	ldr	r3, [r7, #32]
 8004e44:	f383 8810 	msr	PRIMASK, r3
}
 8004e48:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8004e4a:	f7ff f8d1 	bl	8003ff0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 8004e4e:	68fa      	ldr	r2, [r7, #12]
 8004e50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d102      	bne.n	8004e5c <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8004e56:	230e      	movs	r3, #14
 8004e58:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e5a:	e042      	b.n	8004ee2 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 8004e5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d102      	bne.n	8004e68 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8004e62:	2303      	movs	r3, #3
 8004e64:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e66:	e03c      	b.n	8004ee2 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d102      	bne.n	8004e74 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e72:	e036      	b.n	8004ee2 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8004e74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e76:	2bc7      	cmp	r3, #199	; 0xc7
 8004e78:	d802      	bhi.n	8004e80 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 8004e7a:	2305      	movs	r3, #5
 8004e7c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e7e:	e030      	b.n	8004ee2 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 8004e80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e82:	2b3f      	cmp	r3, #63	; 0x3f
 8004e84:	d902      	bls.n	8004e8c <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8004e86:	230f      	movs	r3, #15
 8004e88:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e8a:	e02a      	b.n	8004ee2 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8004e8c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004e8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d902      	bls.n	8004e9a <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8004e94:	2318      	movs	r3, #24
 8004e96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e98:	e023      	b.n	8004ee2 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8004e9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d902      	bls.n	8004ea6 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 8004ea0:	2310      	movs	r3, #16
 8004ea2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ea4:	e01d      	b.n	8004ee2 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8004ea6:	4b1f      	ldr	r3, [pc, #124]	; (8004f24 <_txe_thread_create+0x1d8>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8004eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eae:	4a1e      	ldr	r2, [pc, #120]	; (8004f28 <_txe_thread_create+0x1dc>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d101      	bne.n	8004eb8 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004eb4:	2313      	movs	r3, #19
 8004eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004eb8:	f3ef 8305 	mrs	r3, IPSR
 8004ebc:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004ebe:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004ec0:	4b1a      	ldr	r3, [pc, #104]	; (8004f2c <_txe_thread_create+0x1e0>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00b      	beq.n	8004ee2 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004eca:	f3ef 8305 	mrs	r3, IPSR
 8004ece:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8004ed0:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004ed2:	4b16      	ldr	r3, [pc, #88]	; (8004f2c <_txe_thread_create+0x1e0>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004edc:	d201      	bcs.n	8004ee2 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8004ede:	2313      	movs	r3, #19
 8004ee0:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004ee2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d112      	bne.n	8004f0e <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8004ee8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004eea:	9305      	str	r3, [sp, #20]
 8004eec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004eee:	9304      	str	r3, [sp, #16]
 8004ef0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ef2:	9303      	str	r3, [sp, #12]
 8004ef4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ef6:	9302      	str	r3, [sp, #8]
 8004ef8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004efa:	9301      	str	r3, [sp, #4]
 8004efc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004efe:	9300      	str	r3, [sp, #0]
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	68b9      	ldr	r1, [r7, #8]
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f7fe fd3a 	bl	8003980 <_tx_thread_create>
 8004f0c:	64f8      	str	r0, [r7, #76]	; 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 8004f0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3750      	adds	r7, #80	; 0x50
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	2000c914 	.word	0x2000c914
 8004f1c:	2000c7fc 	.word	0x2000c7fc
 8004f20:	2000c800 	.word	0x2000c800
 8004f24:	2000c7f4 	.word	0x2000c7f4
 8004f28:	2000c9c4 	.word	0x2000c9c4
 8004f2c:	2000000c 	.word	0x2000000c

08004f30 <_txe_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _txe_thread_relinquish(VOID)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0

TX_THREAD   *current_thread;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8004f36:	4b0a      	ldr	r3, [pc, #40]	; (8004f60 <_txe_thread_relinquish+0x30>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	607b      	str	r3, [r7, #4]

    /* Make sure a thread is executing.  */
    if (current_thread != TX_NULL)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00a      	beq.n	8004f58 <_txe_thread_relinquish+0x28>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004f42:	f3ef 8305 	mrs	r3, IPSR
 8004f46:	603b      	str	r3, [r7, #0]
    return(ipsr_value);
 8004f48:	683a      	ldr	r2, [r7, #0]
    {

        /* Now make sure the call is not from an ISR or Initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 8004f4a:	4b06      	ldr	r3, [pc, #24]	; (8004f64 <_txe_thread_relinquish+0x34>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d101      	bne.n	8004f58 <_txe_thread_relinquish+0x28>
        {

            /* Okay to call the real relinquish function.  */
            _tx_thread_relinquish();
 8004f54:	f7fe fe4a 	bl	8003bec <_tx_thread_relinquish>
        }
    }
}
 8004f58:	bf00      	nop
 8004f5a:	3708      	adds	r7, #8
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	2000c7f4 	.word	0x2000c7f4
 8004f64:	2000000c 	.word	0x2000000c

08004f68 <_txe_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_resume(TX_THREAD *thread_ptr)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d102      	bne.n	8004f7c <_txe_thread_resume+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004f76:	230e      	movs	r3, #14
 8004f78:	60fb      	str	r3, [r7, #12]
 8004f7a:	e00b      	b.n	8004f94 <_txe_thread_resume+0x2c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a07      	ldr	r2, [pc, #28]	; (8004fa0 <_txe_thread_resume+0x38>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d002      	beq.n	8004f8c <_txe_thread_resume+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004f86:	230e      	movs	r3, #14
 8004f88:	60fb      	str	r3, [r7, #12]
 8004f8a:	e003      	b.n	8004f94 <_txe_thread_resume+0x2c>
    }
    else
    {

        /* Call actual thread resume function.  */
        status =  _tx_thread_resume(thread_ptr);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f7fe fe93 	bl	8003cb8 <_tx_thread_resume>
 8004f92:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8004f94:	68fb      	ldr	r3, [r7, #12]
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3710      	adds	r7, #16
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	54485244 	.word	0x54485244

08004fa4 <_txe_thread_suspend>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_suspend(TX_THREAD *thread_ptr)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d102      	bne.n	8004fb8 <_txe_thread_suspend+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004fb2:	230e      	movs	r3, #14
 8004fb4:	60fb      	str	r3, [r7, #12]
 8004fb6:	e00b      	b.n	8004fd0 <_txe_thread_suspend+0x2c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a07      	ldr	r2, [pc, #28]	; (8004fdc <_txe_thread_suspend+0x38>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d002      	beq.n	8004fc8 <_txe_thread_suspend+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004fc2:	230e      	movs	r3, #14
 8004fc4:	60fb      	str	r3, [r7, #12]
 8004fc6:	e003      	b.n	8004fd0 <_txe_thread_suspend+0x2c>
    }
    else
    {

        /* Call actual thread suspend function.  */
        status =  _tx_thread_suspend(thread_ptr);
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f7fe ffa1 	bl	8003f10 <_tx_thread_suspend>
 8004fce:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3710      	adds	r7, #16
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	54485244 	.word	0x54485244

08004fe0 <tx_low_power_enter>:
/*                                            compiler warning,           */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  tx_low_power_enter(VOID)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004fe6:	f3ef 8310 	mrs	r3, PRIMASK
 8004fea:	607b      	str	r3, [r7, #4]
    return(posture);
 8004fec:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8004fee:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004ff0:	b672      	cpsid	i
    return(int_posture);
 8004ff2:	683b      	ldr	r3, [r7, #0]
ULONG   tx_low_power_next_expiration;   /* The next timer experation (units of ThreadX timer ticks). */
ULONG   timers_active;
#endif

    /* Disable interrupts while we prepare for low power mode.  */
    TX_DISABLE
 8004ff4:	60fb      	str	r3, [r7, #12]


    /* Set the flag indicating that low power has been entered. This 
       flag is checked in tx_low_power_exit to determine if the logic
       used to adjust the ThreadX time is required.  */
    tx_low_power_entered =  TX_TRUE;
 8004ff6:	4b07      	ldr	r3, [pc, #28]	; (8005014 <tx_low_power_enter+0x34>)
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	601a      	str	r2, [r3, #0]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	f383 8810 	msr	PRIMASK, r3
}
 8005006:	bf00      	nop
#ifdef TX_LOW_POWER_USER_ENTER
    TX_LOW_POWER_USER_ENTER;
#endif

    /* If the low power code returns, this routine returns to the tx_thread_schedule loop.  */
}
 8005008:	bf00      	nop
 800500a:	3714      	adds	r7, #20
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr
 8005014:	2000ce88 	.word	0x2000ce88

08005018 <tx_low_power_exit>:
/*                                                                        */
/*  03-02-2021     William E. Lamie         Initial Version 6.1.5         */
/*                                                                        */
/**************************************************************************/
VOID  tx_low_power_exit(VOID)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b082      	sub	sp, #8
 800501c:	af00      	add	r7, sp, #0
/* How many ticks to adjust ThreadX timers after exiting low power mode. */
ULONG   tx_low_power_adjust_ticks;


    /* Determine if the interrupt occurred in low power mode.  */
    if (tx_low_power_entered)
 800501e:	4b09      	ldr	r3, [pc, #36]	; (8005044 <tx_low_power_exit+0x2c>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00a      	beq.n	800503c <tx_low_power_exit+0x24>
    {
        /* Yes, low power mode was interrupted.   */

        /* Clear the low power entered flag.  */
        tx_low_power_entered =  TX_FALSE;
 8005026:	4b07      	ldr	r3, [pc, #28]	; (8005044 <tx_low_power_exit+0x2c>)
 8005028:	2200      	movs	r2, #0
 800502a:	601a      	str	r2, [r3, #0]
#ifdef TX_LOW_POWER_USER_TIMER_ADJUST
        /* Call the user's low-power timer code to obtain the amount of time (in ticks)
           the system has been in low power mode. */
        tx_low_power_adjust_ticks = TX_LOW_POWER_USER_TIMER_ADJUST;
#else
        tx_low_power_adjust_ticks = (ULONG) 0;
 800502c:	2300      	movs	r3, #0
 800502e:	607b      	str	r3, [r7, #4]
#endif

        /* Determine if the ThreadX timer(s) needs incrementing.  */
        if (tx_low_power_adjust_ticks)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d002      	beq.n	800503c <tx_low_power_exit+0x24>
        {
            /* Yes, the ThreadX timer(s) must be incremented.  */
            tx_time_increment(tx_low_power_adjust_ticks);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f000 f806 	bl	8005048 <tx_time_increment>
        }
    }
}
 800503c:	bf00      	nop
 800503e:	3708      	adds	r7, #8
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}
 8005044:	2000ce88 	.word	0x2000ce88

08005048 <tx_time_increment>:
/*                                                                        */
/*  03-02-2021     William E. Lamie         Initial Version 6.1.5         */
/*                                                                        */
/**************************************************************************/
VOID  tx_time_increment(ULONG time_increment)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b08a      	sub	sp, #40	; 0x28
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *temp_list_head;


    /* Determine if there is any time increment.  */
    if (time_increment == 0)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	f000 809b 	beq.w	800518e <tx_time_increment+0x146>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005058:	f3ef 8310 	mrs	r3, PRIMASK
 800505c:	613b      	str	r3, [r7, #16]
    return(posture);
 800505e:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 8005060:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005062:	b672      	cpsid	i
    return(int_posture);
 8005064:	68fb      	ldr	r3, [r7, #12]
        /* Nothing to do, just return.  */
        return;
    }

    /* Disable interrupts.  */
    TX_DISABLE
 8005066:	617b      	str	r3, [r7, #20]

    /* Adjust the system clock.  */
    _tx_timer_system_clock =  _tx_timer_system_clock + time_increment;
 8005068:	4b4b      	ldr	r3, [pc, #300]	; (8005198 <tx_time_increment+0x150>)
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4413      	add	r3, r2
 8005070:	4a49      	ldr	r2, [pc, #292]	; (8005198 <tx_time_increment+0x150>)
 8005072:	6013      	str	r3, [r2, #0]

    /* Adjust the time slice variable.  */
    if (_tx_timer_time_slice)
 8005074:	4b49      	ldr	r3, [pc, #292]	; (800519c <tx_time_increment+0x154>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d00e      	beq.n	800509a <tx_time_increment+0x52>
    {
        /* Decrement the time-slice variable.  */
        if (_tx_timer_time_slice > time_increment)
 800507c:	4b47      	ldr	r3, [pc, #284]	; (800519c <tx_time_increment+0x154>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	429a      	cmp	r2, r3
 8005084:	d206      	bcs.n	8005094 <tx_time_increment+0x4c>
        {
            _tx_timer_time_slice =  _tx_timer_time_slice - time_increment;
 8005086:	4b45      	ldr	r3, [pc, #276]	; (800519c <tx_time_increment+0x154>)
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	4a43      	ldr	r2, [pc, #268]	; (800519c <tx_time_increment+0x154>)
 8005090:	6013      	str	r3, [r2, #0]
 8005092:	e002      	b.n	800509a <tx_time_increment+0x52>
        }
        else
        {
            _tx_timer_time_slice =  1;
 8005094:	4b41      	ldr	r3, [pc, #260]	; (800519c <tx_time_increment+0x154>)
 8005096:	2201      	movs	r2, #1
 8005098:	601a      	str	r2, [r3, #0]
        }
    }

    /* Calculate the proper place to position the timer.  */
    timer_list_head =  _tx_timer_current_ptr;
 800509a:	4b41      	ldr	r3, [pc, #260]	; (80051a0 <tx_time_increment+0x158>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	623b      	str	r3, [r7, #32]

    /* Setup the temporary list pointer.  */
    temp_list_head =  TX_NULL;
 80050a0:	2300      	movs	r3, #0
 80050a2:	61bb      	str	r3, [r7, #24]

    /* Loop to pull all timers off the timer structure and put on the temporary list head.  */
    for (i = 0; i < TX_TIMER_ENTRIES; i++)
 80050a4:	2300      	movs	r3, #0
 80050a6:	627b      	str	r3, [r7, #36]	; 0x24
 80050a8:	e046      	b.n	8005138 <tx_time_increment+0xf0>
    {
        /* Determine if there is a timer list in this entry.  */
        if (*timer_list_head)
 80050aa:	6a3b      	ldr	r3, [r7, #32]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d034      	beq.n	800511c <tx_time_increment+0xd4>
        {
            /* Walk the list and update all the relative times to actual times.  */

            /* Setup the pointer to the expiration list.  */
            next_timer =  *timer_list_head;
 80050b2:	6a3b      	ldr	r3, [r7, #32]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	61fb      	str	r3, [r7, #28]

            /* Loop through the timers active for this relative time slot (determined by i).  */
            do
            {
                /* Determine if the remaining time is larger than the list.  */
                if (next_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2b20      	cmp	r3, #32
 80050be:	d908      	bls.n	80050d2 <tx_time_increment+0x8a>
                {
                    /* Calculate the actual expiration time.  */
                    next_timer -> tx_timer_internal_remaining_ticks =
                                    next_timer -> tx_timer_internal_remaining_ticks - (TX_TIMER_ENTRIES - i) + 1;
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c6:	4413      	add	r3, r2
 80050c8:	f1a3 021f 	sub.w	r2, r3, #31
                    next_timer -> tx_timer_internal_remaining_ticks =
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	601a      	str	r2, [r3, #0]
 80050d0:	e003      	b.n	80050da <tx_time_increment+0x92>
                }
                else
                {
                    /* Calculate the expiration time, which is simply the number of entries in this case.  */
                    next_timer -> tx_timer_internal_remaining_ticks =  i + 1;
 80050d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d4:	1c5a      	adds	r2, r3, #1
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	601a      	str	r2, [r3, #0]
                }

                /* Move to the next entry in the timer list.  */
                next_timer =  next_timer -> tx_timer_internal_active_next;
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	691b      	ldr	r3, [r3, #16]
 80050de:	61fb      	str	r3, [r7, #28]

            } while (next_timer != *timer_list_head);
 80050e0:	6a3b      	ldr	r3, [r7, #32]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	69fa      	ldr	r2, [r7, #28]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d1e6      	bne.n	80050b8 <tx_time_increment+0x70>

            /* NULL terminate the current timer list.  */
            ((*timer_list_head) -> tx_timer_internal_active_previous) -> tx_timer_internal_active_next =  TX_NULL;
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	2200      	movs	r2, #0
 80050f2:	611a      	str	r2, [r3, #16]

            /* Yes, determine if the temporary list is NULL.  */
            if (temp_list_head == TX_NULL)
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d103      	bne.n	8005102 <tx_time_increment+0xba>
            {
                /* First item on the list.  Move the entire linked list.  */
                temp_list_head =  *timer_list_head;
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	61bb      	str	r3, [r7, #24]
 8005100:	e009      	b.n	8005116 <tx_time_increment+0xce>
            }
            else
            {
                /* No, the temp list already has timers on it. Link the next timer list to the end.  */
                (temp_list_head -> tx_timer_internal_active_previous) -> tx_timer_internal_active_next =  *timer_list_head;
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	695b      	ldr	r3, [r3, #20]
 8005106:	6a3a      	ldr	r2, [r7, #32]
 8005108:	6812      	ldr	r2, [r2, #0]
 800510a:	611a      	str	r2, [r3, #16]

                /* Now update the previous to the new list's previous timer pointer.  */
                temp_list_head -> tx_timer_internal_active_previous =  (*timer_list_head) -> tx_timer_internal_active_previous;
 800510c:	6a3b      	ldr	r3, [r7, #32]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	695a      	ldr	r2, [r3, #20]
 8005112:	69bb      	ldr	r3, [r7, #24]
 8005114:	615a      	str	r2, [r3, #20]
            }

            /* Now clear the current timer head pointer.  */
            *timer_list_head =  TX_NULL;
 8005116:	6a3b      	ldr	r3, [r7, #32]
 8005118:	2200      	movs	r2, #0
 800511a:	601a      	str	r2, [r3, #0]
        }
        
        /* Move to next timer entry.  */
        timer_list_head++;
 800511c:	6a3b      	ldr	r3, [r7, #32]
 800511e:	3304      	adds	r3, #4
 8005120:	623b      	str	r3, [r7, #32]

        /* Determine if a wrap around condition has occurred.  */
        if (timer_list_head >= _tx_timer_list_end)
 8005122:	4b20      	ldr	r3, [pc, #128]	; (80051a4 <tx_time_increment+0x15c>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	6a3a      	ldr	r2, [r7, #32]
 8005128:	429a      	cmp	r2, r3
 800512a:	d302      	bcc.n	8005132 <tx_time_increment+0xea>
        {
            /* Wrap from the beginning of the list.  */
            timer_list_head =  _tx_timer_list_start;
 800512c:	4b1e      	ldr	r3, [pc, #120]	; (80051a8 <tx_time_increment+0x160>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	623b      	str	r3, [r7, #32]
    for (i = 0; i < TX_TIMER_ENTRIES; i++)
 8005132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005134:	3301      	adds	r3, #1
 8005136:	627b      	str	r3, [r7, #36]	; 0x24
 8005138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513a:	2b1f      	cmp	r3, #31
 800513c:	d9b5      	bls.n	80050aa <tx_time_increment+0x62>
        }
    }

    /* Set the current timer pointer to the beginning of the list.  */
    _tx_timer_current_ptr =  _tx_timer_list_start;
 800513e:	4b1a      	ldr	r3, [pc, #104]	; (80051a8 <tx_time_increment+0x160>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a17      	ldr	r2, [pc, #92]	; (80051a0 <tx_time_increment+0x158>)
 8005144:	6013      	str	r3, [r2, #0]

    /* Loop to update and reinsert all the timers in the list.  */
    while (temp_list_head)
 8005146:	e019      	b.n	800517c <tx_time_increment+0x134>
    {
        /* Pickup the next timer to update and reinsert.  */
        next_timer =  temp_list_head;
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	61fb      	str	r3, [r7, #28]

        /* Move the temp list head pointer to the next pointer.  */
        temp_list_head =  next_timer -> tx_timer_internal_active_next;
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	691b      	ldr	r3, [r3, #16]
 8005150:	61bb      	str	r3, [r7, #24]

        /* Determine if the remaining time is greater than the time increment
           value - this is the normal case.  */
        if (next_timer -> tx_timer_internal_remaining_ticks > time_increment)
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	429a      	cmp	r2, r3
 800515a:	d206      	bcs.n	800516a <tx_time_increment+0x122>
        {
            /* Decrement the elapsed time.  */
            next_timer -> tx_timer_internal_remaining_ticks =  next_timer -> tx_timer_internal_remaining_ticks - time_increment;
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	1ad2      	subs	r2, r2, r3
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	601a      	str	r2, [r3, #0]
 8005168:	e002      	b.n	8005170 <tx_time_increment+0x128>
        }
        else
        {
            /* Simply set the expiration value to expire on the next tick.  */
            next_timer -> tx_timer_internal_remaining_ticks =  1;
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	2201      	movs	r2, #1
 800516e:	601a      	str	r2, [r3, #0]
        }

        /* Now clear the timer list head pointer for the timer activate function to work properly.  */
        next_timer -> tx_timer_internal_list_head =  TX_NULL;
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	2200      	movs	r2, #0
 8005174:	619a      	str	r2, [r3, #24]

        /* Now re-insert the timer into the list.  */
        _tx_timer_system_activate(next_timer);
 8005176:	69f8      	ldr	r0, [r7, #28]
 8005178:	f7ff fb00 	bl	800477c <_tx_timer_system_activate>
    while (temp_list_head)
 800517c:	69bb      	ldr	r3, [r7, #24]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1e2      	bne.n	8005148 <tx_time_increment+0x100>
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	f383 8810 	msr	PRIMASK, r3
}
 800518c:	e000      	b.n	8005190 <tx_time_increment+0x148>
        return;
 800518e:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
}
 8005190:	3728      	adds	r7, #40	; 0x28
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	2000c920 	.word	0x2000c920
 800519c:	2000ce84 	.word	0x2000ce84
 80051a0:	2000c9b0 	.word	0x2000c9b0
 80051a4:	2000c9ac 	.word	0x2000c9ac
 80051a8:	2000c9a8 	.word	0x2000c9a8

080051ac <__errno>:
 80051ac:	4b01      	ldr	r3, [pc, #4]	; (80051b4 <__errno+0x8>)
 80051ae:	6818      	ldr	r0, [r3, #0]
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	20000010 	.word	0x20000010

080051b8 <__libc_init_array>:
 80051b8:	b570      	push	{r4, r5, r6, lr}
 80051ba:	4d0d      	ldr	r5, [pc, #52]	; (80051f0 <__libc_init_array+0x38>)
 80051bc:	4c0d      	ldr	r4, [pc, #52]	; (80051f4 <__libc_init_array+0x3c>)
 80051be:	1b64      	subs	r4, r4, r5
 80051c0:	10a4      	asrs	r4, r4, #2
 80051c2:	2600      	movs	r6, #0
 80051c4:	42a6      	cmp	r6, r4
 80051c6:	d109      	bne.n	80051dc <__libc_init_array+0x24>
 80051c8:	4d0b      	ldr	r5, [pc, #44]	; (80051f8 <__libc_init_array+0x40>)
 80051ca:	4c0c      	ldr	r4, [pc, #48]	; (80051fc <__libc_init_array+0x44>)
 80051cc:	f001 f98a 	bl	80064e4 <_init>
 80051d0:	1b64      	subs	r4, r4, r5
 80051d2:	10a4      	asrs	r4, r4, #2
 80051d4:	2600      	movs	r6, #0
 80051d6:	42a6      	cmp	r6, r4
 80051d8:	d105      	bne.n	80051e6 <__libc_init_array+0x2e>
 80051da:	bd70      	pop	{r4, r5, r6, pc}
 80051dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80051e0:	4798      	blx	r3
 80051e2:	3601      	adds	r6, #1
 80051e4:	e7ee      	b.n	80051c4 <__libc_init_array+0xc>
 80051e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80051ea:	4798      	blx	r3
 80051ec:	3601      	adds	r6, #1
 80051ee:	e7f2      	b.n	80051d6 <__libc_init_array+0x1e>
 80051f0:	08006818 	.word	0x08006818
 80051f4:	08006818 	.word	0x08006818
 80051f8:	08006818 	.word	0x08006818
 80051fc:	0800681c 	.word	0x0800681c

08005200 <memcpy>:
 8005200:	440a      	add	r2, r1
 8005202:	4291      	cmp	r1, r2
 8005204:	f100 33ff 	add.w	r3, r0, #4294967295
 8005208:	d100      	bne.n	800520c <memcpy+0xc>
 800520a:	4770      	bx	lr
 800520c:	b510      	push	{r4, lr}
 800520e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005212:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005216:	4291      	cmp	r1, r2
 8005218:	d1f9      	bne.n	800520e <memcpy+0xe>
 800521a:	bd10      	pop	{r4, pc}

0800521c <memset>:
 800521c:	4402      	add	r2, r0
 800521e:	4603      	mov	r3, r0
 8005220:	4293      	cmp	r3, r2
 8005222:	d100      	bne.n	8005226 <memset+0xa>
 8005224:	4770      	bx	lr
 8005226:	f803 1b01 	strb.w	r1, [r3], #1
 800522a:	e7f9      	b.n	8005220 <memset+0x4>

0800522c <iprintf>:
 800522c:	b40f      	push	{r0, r1, r2, r3}
 800522e:	4b0a      	ldr	r3, [pc, #40]	; (8005258 <iprintf+0x2c>)
 8005230:	b513      	push	{r0, r1, r4, lr}
 8005232:	681c      	ldr	r4, [r3, #0]
 8005234:	b124      	cbz	r4, 8005240 <iprintf+0x14>
 8005236:	69a3      	ldr	r3, [r4, #24]
 8005238:	b913      	cbnz	r3, 8005240 <iprintf+0x14>
 800523a:	4620      	mov	r0, r4
 800523c:	f000 f886 	bl	800534c <__sinit>
 8005240:	ab05      	add	r3, sp, #20
 8005242:	9a04      	ldr	r2, [sp, #16]
 8005244:	68a1      	ldr	r1, [r4, #8]
 8005246:	9301      	str	r3, [sp, #4]
 8005248:	4620      	mov	r0, r4
 800524a:	f000 fb39 	bl	80058c0 <_vfiprintf_r>
 800524e:	b002      	add	sp, #8
 8005250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005254:	b004      	add	sp, #16
 8005256:	4770      	bx	lr
 8005258:	20000010 	.word	0x20000010

0800525c <siprintf>:
 800525c:	b40e      	push	{r1, r2, r3}
 800525e:	b500      	push	{lr}
 8005260:	b09c      	sub	sp, #112	; 0x70
 8005262:	ab1d      	add	r3, sp, #116	; 0x74
 8005264:	9002      	str	r0, [sp, #8]
 8005266:	9006      	str	r0, [sp, #24]
 8005268:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800526c:	4809      	ldr	r0, [pc, #36]	; (8005294 <siprintf+0x38>)
 800526e:	9107      	str	r1, [sp, #28]
 8005270:	9104      	str	r1, [sp, #16]
 8005272:	4909      	ldr	r1, [pc, #36]	; (8005298 <siprintf+0x3c>)
 8005274:	f853 2b04 	ldr.w	r2, [r3], #4
 8005278:	9105      	str	r1, [sp, #20]
 800527a:	6800      	ldr	r0, [r0, #0]
 800527c:	9301      	str	r3, [sp, #4]
 800527e:	a902      	add	r1, sp, #8
 8005280:	f000 f9f4 	bl	800566c <_svfiprintf_r>
 8005284:	9b02      	ldr	r3, [sp, #8]
 8005286:	2200      	movs	r2, #0
 8005288:	701a      	strb	r2, [r3, #0]
 800528a:	b01c      	add	sp, #112	; 0x70
 800528c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005290:	b003      	add	sp, #12
 8005292:	4770      	bx	lr
 8005294:	20000010 	.word	0x20000010
 8005298:	ffff0208 	.word	0xffff0208

0800529c <std>:
 800529c:	2300      	movs	r3, #0
 800529e:	b510      	push	{r4, lr}
 80052a0:	4604      	mov	r4, r0
 80052a2:	e9c0 3300 	strd	r3, r3, [r0]
 80052a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052aa:	6083      	str	r3, [r0, #8]
 80052ac:	8181      	strh	r1, [r0, #12]
 80052ae:	6643      	str	r3, [r0, #100]	; 0x64
 80052b0:	81c2      	strh	r2, [r0, #14]
 80052b2:	6183      	str	r3, [r0, #24]
 80052b4:	4619      	mov	r1, r3
 80052b6:	2208      	movs	r2, #8
 80052b8:	305c      	adds	r0, #92	; 0x5c
 80052ba:	f7ff ffaf 	bl	800521c <memset>
 80052be:	4b05      	ldr	r3, [pc, #20]	; (80052d4 <std+0x38>)
 80052c0:	6263      	str	r3, [r4, #36]	; 0x24
 80052c2:	4b05      	ldr	r3, [pc, #20]	; (80052d8 <std+0x3c>)
 80052c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80052c6:	4b05      	ldr	r3, [pc, #20]	; (80052dc <std+0x40>)
 80052c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052ca:	4b05      	ldr	r3, [pc, #20]	; (80052e0 <std+0x44>)
 80052cc:	6224      	str	r4, [r4, #32]
 80052ce:	6323      	str	r3, [r4, #48]	; 0x30
 80052d0:	bd10      	pop	{r4, pc}
 80052d2:	bf00      	nop
 80052d4:	08005e69 	.word	0x08005e69
 80052d8:	08005e8b 	.word	0x08005e8b
 80052dc:	08005ec3 	.word	0x08005ec3
 80052e0:	08005ee7 	.word	0x08005ee7

080052e4 <_cleanup_r>:
 80052e4:	4901      	ldr	r1, [pc, #4]	; (80052ec <_cleanup_r+0x8>)
 80052e6:	f000 b8af 	b.w	8005448 <_fwalk_reent>
 80052ea:	bf00      	nop
 80052ec:	080061c1 	.word	0x080061c1

080052f0 <__sfmoreglue>:
 80052f0:	b570      	push	{r4, r5, r6, lr}
 80052f2:	2268      	movs	r2, #104	; 0x68
 80052f4:	1e4d      	subs	r5, r1, #1
 80052f6:	4355      	muls	r5, r2
 80052f8:	460e      	mov	r6, r1
 80052fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80052fe:	f000 f8e5 	bl	80054cc <_malloc_r>
 8005302:	4604      	mov	r4, r0
 8005304:	b140      	cbz	r0, 8005318 <__sfmoreglue+0x28>
 8005306:	2100      	movs	r1, #0
 8005308:	e9c0 1600 	strd	r1, r6, [r0]
 800530c:	300c      	adds	r0, #12
 800530e:	60a0      	str	r0, [r4, #8]
 8005310:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005314:	f7ff ff82 	bl	800521c <memset>
 8005318:	4620      	mov	r0, r4
 800531a:	bd70      	pop	{r4, r5, r6, pc}

0800531c <__sfp_lock_acquire>:
 800531c:	4801      	ldr	r0, [pc, #4]	; (8005324 <__sfp_lock_acquire+0x8>)
 800531e:	f000 b8b3 	b.w	8005488 <__retarget_lock_acquire_recursive>
 8005322:	bf00      	nop
 8005324:	2000ce8d 	.word	0x2000ce8d

08005328 <__sfp_lock_release>:
 8005328:	4801      	ldr	r0, [pc, #4]	; (8005330 <__sfp_lock_release+0x8>)
 800532a:	f000 b8ae 	b.w	800548a <__retarget_lock_release_recursive>
 800532e:	bf00      	nop
 8005330:	2000ce8d 	.word	0x2000ce8d

08005334 <__sinit_lock_acquire>:
 8005334:	4801      	ldr	r0, [pc, #4]	; (800533c <__sinit_lock_acquire+0x8>)
 8005336:	f000 b8a7 	b.w	8005488 <__retarget_lock_acquire_recursive>
 800533a:	bf00      	nop
 800533c:	2000ce8e 	.word	0x2000ce8e

08005340 <__sinit_lock_release>:
 8005340:	4801      	ldr	r0, [pc, #4]	; (8005348 <__sinit_lock_release+0x8>)
 8005342:	f000 b8a2 	b.w	800548a <__retarget_lock_release_recursive>
 8005346:	bf00      	nop
 8005348:	2000ce8e 	.word	0x2000ce8e

0800534c <__sinit>:
 800534c:	b510      	push	{r4, lr}
 800534e:	4604      	mov	r4, r0
 8005350:	f7ff fff0 	bl	8005334 <__sinit_lock_acquire>
 8005354:	69a3      	ldr	r3, [r4, #24]
 8005356:	b11b      	cbz	r3, 8005360 <__sinit+0x14>
 8005358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800535c:	f7ff bff0 	b.w	8005340 <__sinit_lock_release>
 8005360:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005364:	6523      	str	r3, [r4, #80]	; 0x50
 8005366:	4b13      	ldr	r3, [pc, #76]	; (80053b4 <__sinit+0x68>)
 8005368:	4a13      	ldr	r2, [pc, #76]	; (80053b8 <__sinit+0x6c>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	62a2      	str	r2, [r4, #40]	; 0x28
 800536e:	42a3      	cmp	r3, r4
 8005370:	bf04      	itt	eq
 8005372:	2301      	moveq	r3, #1
 8005374:	61a3      	streq	r3, [r4, #24]
 8005376:	4620      	mov	r0, r4
 8005378:	f000 f820 	bl	80053bc <__sfp>
 800537c:	6060      	str	r0, [r4, #4]
 800537e:	4620      	mov	r0, r4
 8005380:	f000 f81c 	bl	80053bc <__sfp>
 8005384:	60a0      	str	r0, [r4, #8]
 8005386:	4620      	mov	r0, r4
 8005388:	f000 f818 	bl	80053bc <__sfp>
 800538c:	2200      	movs	r2, #0
 800538e:	60e0      	str	r0, [r4, #12]
 8005390:	2104      	movs	r1, #4
 8005392:	6860      	ldr	r0, [r4, #4]
 8005394:	f7ff ff82 	bl	800529c <std>
 8005398:	68a0      	ldr	r0, [r4, #8]
 800539a:	2201      	movs	r2, #1
 800539c:	2109      	movs	r1, #9
 800539e:	f7ff ff7d 	bl	800529c <std>
 80053a2:	68e0      	ldr	r0, [r4, #12]
 80053a4:	2202      	movs	r2, #2
 80053a6:	2112      	movs	r1, #18
 80053a8:	f7ff ff78 	bl	800529c <std>
 80053ac:	2301      	movs	r3, #1
 80053ae:	61a3      	str	r3, [r4, #24]
 80053b0:	e7d2      	b.n	8005358 <__sinit+0xc>
 80053b2:	bf00      	nop
 80053b4:	08006778 	.word	0x08006778
 80053b8:	080052e5 	.word	0x080052e5

080053bc <__sfp>:
 80053bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053be:	4607      	mov	r7, r0
 80053c0:	f7ff ffac 	bl	800531c <__sfp_lock_acquire>
 80053c4:	4b1e      	ldr	r3, [pc, #120]	; (8005440 <__sfp+0x84>)
 80053c6:	681e      	ldr	r6, [r3, #0]
 80053c8:	69b3      	ldr	r3, [r6, #24]
 80053ca:	b913      	cbnz	r3, 80053d2 <__sfp+0x16>
 80053cc:	4630      	mov	r0, r6
 80053ce:	f7ff ffbd 	bl	800534c <__sinit>
 80053d2:	3648      	adds	r6, #72	; 0x48
 80053d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80053d8:	3b01      	subs	r3, #1
 80053da:	d503      	bpl.n	80053e4 <__sfp+0x28>
 80053dc:	6833      	ldr	r3, [r6, #0]
 80053de:	b30b      	cbz	r3, 8005424 <__sfp+0x68>
 80053e0:	6836      	ldr	r6, [r6, #0]
 80053e2:	e7f7      	b.n	80053d4 <__sfp+0x18>
 80053e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80053e8:	b9d5      	cbnz	r5, 8005420 <__sfp+0x64>
 80053ea:	4b16      	ldr	r3, [pc, #88]	; (8005444 <__sfp+0x88>)
 80053ec:	60e3      	str	r3, [r4, #12]
 80053ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80053f2:	6665      	str	r5, [r4, #100]	; 0x64
 80053f4:	f000 f847 	bl	8005486 <__retarget_lock_init_recursive>
 80053f8:	f7ff ff96 	bl	8005328 <__sfp_lock_release>
 80053fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005400:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005404:	6025      	str	r5, [r4, #0]
 8005406:	61a5      	str	r5, [r4, #24]
 8005408:	2208      	movs	r2, #8
 800540a:	4629      	mov	r1, r5
 800540c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005410:	f7ff ff04 	bl	800521c <memset>
 8005414:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005418:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800541c:	4620      	mov	r0, r4
 800541e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005420:	3468      	adds	r4, #104	; 0x68
 8005422:	e7d9      	b.n	80053d8 <__sfp+0x1c>
 8005424:	2104      	movs	r1, #4
 8005426:	4638      	mov	r0, r7
 8005428:	f7ff ff62 	bl	80052f0 <__sfmoreglue>
 800542c:	4604      	mov	r4, r0
 800542e:	6030      	str	r0, [r6, #0]
 8005430:	2800      	cmp	r0, #0
 8005432:	d1d5      	bne.n	80053e0 <__sfp+0x24>
 8005434:	f7ff ff78 	bl	8005328 <__sfp_lock_release>
 8005438:	230c      	movs	r3, #12
 800543a:	603b      	str	r3, [r7, #0]
 800543c:	e7ee      	b.n	800541c <__sfp+0x60>
 800543e:	bf00      	nop
 8005440:	08006778 	.word	0x08006778
 8005444:	ffff0001 	.word	0xffff0001

08005448 <_fwalk_reent>:
 8005448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800544c:	4606      	mov	r6, r0
 800544e:	4688      	mov	r8, r1
 8005450:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005454:	2700      	movs	r7, #0
 8005456:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800545a:	f1b9 0901 	subs.w	r9, r9, #1
 800545e:	d505      	bpl.n	800546c <_fwalk_reent+0x24>
 8005460:	6824      	ldr	r4, [r4, #0]
 8005462:	2c00      	cmp	r4, #0
 8005464:	d1f7      	bne.n	8005456 <_fwalk_reent+0xe>
 8005466:	4638      	mov	r0, r7
 8005468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800546c:	89ab      	ldrh	r3, [r5, #12]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d907      	bls.n	8005482 <_fwalk_reent+0x3a>
 8005472:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005476:	3301      	adds	r3, #1
 8005478:	d003      	beq.n	8005482 <_fwalk_reent+0x3a>
 800547a:	4629      	mov	r1, r5
 800547c:	4630      	mov	r0, r6
 800547e:	47c0      	blx	r8
 8005480:	4307      	orrs	r7, r0
 8005482:	3568      	adds	r5, #104	; 0x68
 8005484:	e7e9      	b.n	800545a <_fwalk_reent+0x12>

08005486 <__retarget_lock_init_recursive>:
 8005486:	4770      	bx	lr

08005488 <__retarget_lock_acquire_recursive>:
 8005488:	4770      	bx	lr

0800548a <__retarget_lock_release_recursive>:
 800548a:	4770      	bx	lr

0800548c <sbrk_aligned>:
 800548c:	b570      	push	{r4, r5, r6, lr}
 800548e:	4e0e      	ldr	r6, [pc, #56]	; (80054c8 <sbrk_aligned+0x3c>)
 8005490:	460c      	mov	r4, r1
 8005492:	6831      	ldr	r1, [r6, #0]
 8005494:	4605      	mov	r5, r0
 8005496:	b911      	cbnz	r1, 800549e <sbrk_aligned+0x12>
 8005498:	f000 fcd6 	bl	8005e48 <_sbrk_r>
 800549c:	6030      	str	r0, [r6, #0]
 800549e:	4621      	mov	r1, r4
 80054a0:	4628      	mov	r0, r5
 80054a2:	f000 fcd1 	bl	8005e48 <_sbrk_r>
 80054a6:	1c43      	adds	r3, r0, #1
 80054a8:	d00a      	beq.n	80054c0 <sbrk_aligned+0x34>
 80054aa:	1cc4      	adds	r4, r0, #3
 80054ac:	f024 0403 	bic.w	r4, r4, #3
 80054b0:	42a0      	cmp	r0, r4
 80054b2:	d007      	beq.n	80054c4 <sbrk_aligned+0x38>
 80054b4:	1a21      	subs	r1, r4, r0
 80054b6:	4628      	mov	r0, r5
 80054b8:	f000 fcc6 	bl	8005e48 <_sbrk_r>
 80054bc:	3001      	adds	r0, #1
 80054be:	d101      	bne.n	80054c4 <sbrk_aligned+0x38>
 80054c0:	f04f 34ff 	mov.w	r4, #4294967295
 80054c4:	4620      	mov	r0, r4
 80054c6:	bd70      	pop	{r4, r5, r6, pc}
 80054c8:	2000ce94 	.word	0x2000ce94

080054cc <_malloc_r>:
 80054cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054d0:	1ccd      	adds	r5, r1, #3
 80054d2:	f025 0503 	bic.w	r5, r5, #3
 80054d6:	3508      	adds	r5, #8
 80054d8:	2d0c      	cmp	r5, #12
 80054da:	bf38      	it	cc
 80054dc:	250c      	movcc	r5, #12
 80054de:	2d00      	cmp	r5, #0
 80054e0:	4607      	mov	r7, r0
 80054e2:	db01      	blt.n	80054e8 <_malloc_r+0x1c>
 80054e4:	42a9      	cmp	r1, r5
 80054e6:	d905      	bls.n	80054f4 <_malloc_r+0x28>
 80054e8:	230c      	movs	r3, #12
 80054ea:	603b      	str	r3, [r7, #0]
 80054ec:	2600      	movs	r6, #0
 80054ee:	4630      	mov	r0, r6
 80054f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054f4:	4e2e      	ldr	r6, [pc, #184]	; (80055b0 <_malloc_r+0xe4>)
 80054f6:	f000 ff31 	bl	800635c <__malloc_lock>
 80054fa:	6833      	ldr	r3, [r6, #0]
 80054fc:	461c      	mov	r4, r3
 80054fe:	bb34      	cbnz	r4, 800554e <_malloc_r+0x82>
 8005500:	4629      	mov	r1, r5
 8005502:	4638      	mov	r0, r7
 8005504:	f7ff ffc2 	bl	800548c <sbrk_aligned>
 8005508:	1c43      	adds	r3, r0, #1
 800550a:	4604      	mov	r4, r0
 800550c:	d14d      	bne.n	80055aa <_malloc_r+0xde>
 800550e:	6834      	ldr	r4, [r6, #0]
 8005510:	4626      	mov	r6, r4
 8005512:	2e00      	cmp	r6, #0
 8005514:	d140      	bne.n	8005598 <_malloc_r+0xcc>
 8005516:	6823      	ldr	r3, [r4, #0]
 8005518:	4631      	mov	r1, r6
 800551a:	4638      	mov	r0, r7
 800551c:	eb04 0803 	add.w	r8, r4, r3
 8005520:	f000 fc92 	bl	8005e48 <_sbrk_r>
 8005524:	4580      	cmp	r8, r0
 8005526:	d13a      	bne.n	800559e <_malloc_r+0xd2>
 8005528:	6821      	ldr	r1, [r4, #0]
 800552a:	3503      	adds	r5, #3
 800552c:	1a6d      	subs	r5, r5, r1
 800552e:	f025 0503 	bic.w	r5, r5, #3
 8005532:	3508      	adds	r5, #8
 8005534:	2d0c      	cmp	r5, #12
 8005536:	bf38      	it	cc
 8005538:	250c      	movcc	r5, #12
 800553a:	4629      	mov	r1, r5
 800553c:	4638      	mov	r0, r7
 800553e:	f7ff ffa5 	bl	800548c <sbrk_aligned>
 8005542:	3001      	adds	r0, #1
 8005544:	d02b      	beq.n	800559e <_malloc_r+0xd2>
 8005546:	6823      	ldr	r3, [r4, #0]
 8005548:	442b      	add	r3, r5
 800554a:	6023      	str	r3, [r4, #0]
 800554c:	e00e      	b.n	800556c <_malloc_r+0xa0>
 800554e:	6822      	ldr	r2, [r4, #0]
 8005550:	1b52      	subs	r2, r2, r5
 8005552:	d41e      	bmi.n	8005592 <_malloc_r+0xc6>
 8005554:	2a0b      	cmp	r2, #11
 8005556:	d916      	bls.n	8005586 <_malloc_r+0xba>
 8005558:	1961      	adds	r1, r4, r5
 800555a:	42a3      	cmp	r3, r4
 800555c:	6025      	str	r5, [r4, #0]
 800555e:	bf18      	it	ne
 8005560:	6059      	strne	r1, [r3, #4]
 8005562:	6863      	ldr	r3, [r4, #4]
 8005564:	bf08      	it	eq
 8005566:	6031      	streq	r1, [r6, #0]
 8005568:	5162      	str	r2, [r4, r5]
 800556a:	604b      	str	r3, [r1, #4]
 800556c:	4638      	mov	r0, r7
 800556e:	f104 060b 	add.w	r6, r4, #11
 8005572:	f000 fef9 	bl	8006368 <__malloc_unlock>
 8005576:	f026 0607 	bic.w	r6, r6, #7
 800557a:	1d23      	adds	r3, r4, #4
 800557c:	1af2      	subs	r2, r6, r3
 800557e:	d0b6      	beq.n	80054ee <_malloc_r+0x22>
 8005580:	1b9b      	subs	r3, r3, r6
 8005582:	50a3      	str	r3, [r4, r2]
 8005584:	e7b3      	b.n	80054ee <_malloc_r+0x22>
 8005586:	6862      	ldr	r2, [r4, #4]
 8005588:	42a3      	cmp	r3, r4
 800558a:	bf0c      	ite	eq
 800558c:	6032      	streq	r2, [r6, #0]
 800558e:	605a      	strne	r2, [r3, #4]
 8005590:	e7ec      	b.n	800556c <_malloc_r+0xa0>
 8005592:	4623      	mov	r3, r4
 8005594:	6864      	ldr	r4, [r4, #4]
 8005596:	e7b2      	b.n	80054fe <_malloc_r+0x32>
 8005598:	4634      	mov	r4, r6
 800559a:	6876      	ldr	r6, [r6, #4]
 800559c:	e7b9      	b.n	8005512 <_malloc_r+0x46>
 800559e:	230c      	movs	r3, #12
 80055a0:	603b      	str	r3, [r7, #0]
 80055a2:	4638      	mov	r0, r7
 80055a4:	f000 fee0 	bl	8006368 <__malloc_unlock>
 80055a8:	e7a1      	b.n	80054ee <_malloc_r+0x22>
 80055aa:	6025      	str	r5, [r4, #0]
 80055ac:	e7de      	b.n	800556c <_malloc_r+0xa0>
 80055ae:	bf00      	nop
 80055b0:	2000ce90 	.word	0x2000ce90

080055b4 <__ssputs_r>:
 80055b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055b8:	688e      	ldr	r6, [r1, #8]
 80055ba:	429e      	cmp	r6, r3
 80055bc:	4682      	mov	sl, r0
 80055be:	460c      	mov	r4, r1
 80055c0:	4690      	mov	r8, r2
 80055c2:	461f      	mov	r7, r3
 80055c4:	d838      	bhi.n	8005638 <__ssputs_r+0x84>
 80055c6:	898a      	ldrh	r2, [r1, #12]
 80055c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80055cc:	d032      	beq.n	8005634 <__ssputs_r+0x80>
 80055ce:	6825      	ldr	r5, [r4, #0]
 80055d0:	6909      	ldr	r1, [r1, #16]
 80055d2:	eba5 0901 	sub.w	r9, r5, r1
 80055d6:	6965      	ldr	r5, [r4, #20]
 80055d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80055dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80055e0:	3301      	adds	r3, #1
 80055e2:	444b      	add	r3, r9
 80055e4:	106d      	asrs	r5, r5, #1
 80055e6:	429d      	cmp	r5, r3
 80055e8:	bf38      	it	cc
 80055ea:	461d      	movcc	r5, r3
 80055ec:	0553      	lsls	r3, r2, #21
 80055ee:	d531      	bpl.n	8005654 <__ssputs_r+0xa0>
 80055f0:	4629      	mov	r1, r5
 80055f2:	f7ff ff6b 	bl	80054cc <_malloc_r>
 80055f6:	4606      	mov	r6, r0
 80055f8:	b950      	cbnz	r0, 8005610 <__ssputs_r+0x5c>
 80055fa:	230c      	movs	r3, #12
 80055fc:	f8ca 3000 	str.w	r3, [sl]
 8005600:	89a3      	ldrh	r3, [r4, #12]
 8005602:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005606:	81a3      	strh	r3, [r4, #12]
 8005608:	f04f 30ff 	mov.w	r0, #4294967295
 800560c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005610:	6921      	ldr	r1, [r4, #16]
 8005612:	464a      	mov	r2, r9
 8005614:	f7ff fdf4 	bl	8005200 <memcpy>
 8005618:	89a3      	ldrh	r3, [r4, #12]
 800561a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800561e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005622:	81a3      	strh	r3, [r4, #12]
 8005624:	6126      	str	r6, [r4, #16]
 8005626:	6165      	str	r5, [r4, #20]
 8005628:	444e      	add	r6, r9
 800562a:	eba5 0509 	sub.w	r5, r5, r9
 800562e:	6026      	str	r6, [r4, #0]
 8005630:	60a5      	str	r5, [r4, #8]
 8005632:	463e      	mov	r6, r7
 8005634:	42be      	cmp	r6, r7
 8005636:	d900      	bls.n	800563a <__ssputs_r+0x86>
 8005638:	463e      	mov	r6, r7
 800563a:	6820      	ldr	r0, [r4, #0]
 800563c:	4632      	mov	r2, r6
 800563e:	4641      	mov	r1, r8
 8005640:	f000 fe72 	bl	8006328 <memmove>
 8005644:	68a3      	ldr	r3, [r4, #8]
 8005646:	1b9b      	subs	r3, r3, r6
 8005648:	60a3      	str	r3, [r4, #8]
 800564a:	6823      	ldr	r3, [r4, #0]
 800564c:	4433      	add	r3, r6
 800564e:	6023      	str	r3, [r4, #0]
 8005650:	2000      	movs	r0, #0
 8005652:	e7db      	b.n	800560c <__ssputs_r+0x58>
 8005654:	462a      	mov	r2, r5
 8005656:	f000 fed9 	bl	800640c <_realloc_r>
 800565a:	4606      	mov	r6, r0
 800565c:	2800      	cmp	r0, #0
 800565e:	d1e1      	bne.n	8005624 <__ssputs_r+0x70>
 8005660:	6921      	ldr	r1, [r4, #16]
 8005662:	4650      	mov	r0, sl
 8005664:	f000 fe86 	bl	8006374 <_free_r>
 8005668:	e7c7      	b.n	80055fa <__ssputs_r+0x46>
	...

0800566c <_svfiprintf_r>:
 800566c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005670:	4698      	mov	r8, r3
 8005672:	898b      	ldrh	r3, [r1, #12]
 8005674:	061b      	lsls	r3, r3, #24
 8005676:	b09d      	sub	sp, #116	; 0x74
 8005678:	4607      	mov	r7, r0
 800567a:	460d      	mov	r5, r1
 800567c:	4614      	mov	r4, r2
 800567e:	d50e      	bpl.n	800569e <_svfiprintf_r+0x32>
 8005680:	690b      	ldr	r3, [r1, #16]
 8005682:	b963      	cbnz	r3, 800569e <_svfiprintf_r+0x32>
 8005684:	2140      	movs	r1, #64	; 0x40
 8005686:	f7ff ff21 	bl	80054cc <_malloc_r>
 800568a:	6028      	str	r0, [r5, #0]
 800568c:	6128      	str	r0, [r5, #16]
 800568e:	b920      	cbnz	r0, 800569a <_svfiprintf_r+0x2e>
 8005690:	230c      	movs	r3, #12
 8005692:	603b      	str	r3, [r7, #0]
 8005694:	f04f 30ff 	mov.w	r0, #4294967295
 8005698:	e0d1      	b.n	800583e <_svfiprintf_r+0x1d2>
 800569a:	2340      	movs	r3, #64	; 0x40
 800569c:	616b      	str	r3, [r5, #20]
 800569e:	2300      	movs	r3, #0
 80056a0:	9309      	str	r3, [sp, #36]	; 0x24
 80056a2:	2320      	movs	r3, #32
 80056a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80056a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80056ac:	2330      	movs	r3, #48	; 0x30
 80056ae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005858 <_svfiprintf_r+0x1ec>
 80056b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80056b6:	f04f 0901 	mov.w	r9, #1
 80056ba:	4623      	mov	r3, r4
 80056bc:	469a      	mov	sl, r3
 80056be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056c2:	b10a      	cbz	r2, 80056c8 <_svfiprintf_r+0x5c>
 80056c4:	2a25      	cmp	r2, #37	; 0x25
 80056c6:	d1f9      	bne.n	80056bc <_svfiprintf_r+0x50>
 80056c8:	ebba 0b04 	subs.w	fp, sl, r4
 80056cc:	d00b      	beq.n	80056e6 <_svfiprintf_r+0x7a>
 80056ce:	465b      	mov	r3, fp
 80056d0:	4622      	mov	r2, r4
 80056d2:	4629      	mov	r1, r5
 80056d4:	4638      	mov	r0, r7
 80056d6:	f7ff ff6d 	bl	80055b4 <__ssputs_r>
 80056da:	3001      	adds	r0, #1
 80056dc:	f000 80aa 	beq.w	8005834 <_svfiprintf_r+0x1c8>
 80056e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056e2:	445a      	add	r2, fp
 80056e4:	9209      	str	r2, [sp, #36]	; 0x24
 80056e6:	f89a 3000 	ldrb.w	r3, [sl]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	f000 80a2 	beq.w	8005834 <_svfiprintf_r+0x1c8>
 80056f0:	2300      	movs	r3, #0
 80056f2:	f04f 32ff 	mov.w	r2, #4294967295
 80056f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056fa:	f10a 0a01 	add.w	sl, sl, #1
 80056fe:	9304      	str	r3, [sp, #16]
 8005700:	9307      	str	r3, [sp, #28]
 8005702:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005706:	931a      	str	r3, [sp, #104]	; 0x68
 8005708:	4654      	mov	r4, sl
 800570a:	2205      	movs	r2, #5
 800570c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005710:	4851      	ldr	r0, [pc, #324]	; (8005858 <_svfiprintf_r+0x1ec>)
 8005712:	f7fa fea5 	bl	8000460 <memchr>
 8005716:	9a04      	ldr	r2, [sp, #16]
 8005718:	b9d8      	cbnz	r0, 8005752 <_svfiprintf_r+0xe6>
 800571a:	06d0      	lsls	r0, r2, #27
 800571c:	bf44      	itt	mi
 800571e:	2320      	movmi	r3, #32
 8005720:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005724:	0711      	lsls	r1, r2, #28
 8005726:	bf44      	itt	mi
 8005728:	232b      	movmi	r3, #43	; 0x2b
 800572a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800572e:	f89a 3000 	ldrb.w	r3, [sl]
 8005732:	2b2a      	cmp	r3, #42	; 0x2a
 8005734:	d015      	beq.n	8005762 <_svfiprintf_r+0xf6>
 8005736:	9a07      	ldr	r2, [sp, #28]
 8005738:	4654      	mov	r4, sl
 800573a:	2000      	movs	r0, #0
 800573c:	f04f 0c0a 	mov.w	ip, #10
 8005740:	4621      	mov	r1, r4
 8005742:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005746:	3b30      	subs	r3, #48	; 0x30
 8005748:	2b09      	cmp	r3, #9
 800574a:	d94e      	bls.n	80057ea <_svfiprintf_r+0x17e>
 800574c:	b1b0      	cbz	r0, 800577c <_svfiprintf_r+0x110>
 800574e:	9207      	str	r2, [sp, #28]
 8005750:	e014      	b.n	800577c <_svfiprintf_r+0x110>
 8005752:	eba0 0308 	sub.w	r3, r0, r8
 8005756:	fa09 f303 	lsl.w	r3, r9, r3
 800575a:	4313      	orrs	r3, r2
 800575c:	9304      	str	r3, [sp, #16]
 800575e:	46a2      	mov	sl, r4
 8005760:	e7d2      	b.n	8005708 <_svfiprintf_r+0x9c>
 8005762:	9b03      	ldr	r3, [sp, #12]
 8005764:	1d19      	adds	r1, r3, #4
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	9103      	str	r1, [sp, #12]
 800576a:	2b00      	cmp	r3, #0
 800576c:	bfbb      	ittet	lt
 800576e:	425b      	neglt	r3, r3
 8005770:	f042 0202 	orrlt.w	r2, r2, #2
 8005774:	9307      	strge	r3, [sp, #28]
 8005776:	9307      	strlt	r3, [sp, #28]
 8005778:	bfb8      	it	lt
 800577a:	9204      	strlt	r2, [sp, #16]
 800577c:	7823      	ldrb	r3, [r4, #0]
 800577e:	2b2e      	cmp	r3, #46	; 0x2e
 8005780:	d10c      	bne.n	800579c <_svfiprintf_r+0x130>
 8005782:	7863      	ldrb	r3, [r4, #1]
 8005784:	2b2a      	cmp	r3, #42	; 0x2a
 8005786:	d135      	bne.n	80057f4 <_svfiprintf_r+0x188>
 8005788:	9b03      	ldr	r3, [sp, #12]
 800578a:	1d1a      	adds	r2, r3, #4
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	9203      	str	r2, [sp, #12]
 8005790:	2b00      	cmp	r3, #0
 8005792:	bfb8      	it	lt
 8005794:	f04f 33ff 	movlt.w	r3, #4294967295
 8005798:	3402      	adds	r4, #2
 800579a:	9305      	str	r3, [sp, #20]
 800579c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005868 <_svfiprintf_r+0x1fc>
 80057a0:	7821      	ldrb	r1, [r4, #0]
 80057a2:	2203      	movs	r2, #3
 80057a4:	4650      	mov	r0, sl
 80057a6:	f7fa fe5b 	bl	8000460 <memchr>
 80057aa:	b140      	cbz	r0, 80057be <_svfiprintf_r+0x152>
 80057ac:	2340      	movs	r3, #64	; 0x40
 80057ae:	eba0 000a 	sub.w	r0, r0, sl
 80057b2:	fa03 f000 	lsl.w	r0, r3, r0
 80057b6:	9b04      	ldr	r3, [sp, #16]
 80057b8:	4303      	orrs	r3, r0
 80057ba:	3401      	adds	r4, #1
 80057bc:	9304      	str	r3, [sp, #16]
 80057be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057c2:	4826      	ldr	r0, [pc, #152]	; (800585c <_svfiprintf_r+0x1f0>)
 80057c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80057c8:	2206      	movs	r2, #6
 80057ca:	f7fa fe49 	bl	8000460 <memchr>
 80057ce:	2800      	cmp	r0, #0
 80057d0:	d038      	beq.n	8005844 <_svfiprintf_r+0x1d8>
 80057d2:	4b23      	ldr	r3, [pc, #140]	; (8005860 <_svfiprintf_r+0x1f4>)
 80057d4:	bb1b      	cbnz	r3, 800581e <_svfiprintf_r+0x1b2>
 80057d6:	9b03      	ldr	r3, [sp, #12]
 80057d8:	3307      	adds	r3, #7
 80057da:	f023 0307 	bic.w	r3, r3, #7
 80057de:	3308      	adds	r3, #8
 80057e0:	9303      	str	r3, [sp, #12]
 80057e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057e4:	4433      	add	r3, r6
 80057e6:	9309      	str	r3, [sp, #36]	; 0x24
 80057e8:	e767      	b.n	80056ba <_svfiprintf_r+0x4e>
 80057ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80057ee:	460c      	mov	r4, r1
 80057f0:	2001      	movs	r0, #1
 80057f2:	e7a5      	b.n	8005740 <_svfiprintf_r+0xd4>
 80057f4:	2300      	movs	r3, #0
 80057f6:	3401      	adds	r4, #1
 80057f8:	9305      	str	r3, [sp, #20]
 80057fa:	4619      	mov	r1, r3
 80057fc:	f04f 0c0a 	mov.w	ip, #10
 8005800:	4620      	mov	r0, r4
 8005802:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005806:	3a30      	subs	r2, #48	; 0x30
 8005808:	2a09      	cmp	r2, #9
 800580a:	d903      	bls.n	8005814 <_svfiprintf_r+0x1a8>
 800580c:	2b00      	cmp	r3, #0
 800580e:	d0c5      	beq.n	800579c <_svfiprintf_r+0x130>
 8005810:	9105      	str	r1, [sp, #20]
 8005812:	e7c3      	b.n	800579c <_svfiprintf_r+0x130>
 8005814:	fb0c 2101 	mla	r1, ip, r1, r2
 8005818:	4604      	mov	r4, r0
 800581a:	2301      	movs	r3, #1
 800581c:	e7f0      	b.n	8005800 <_svfiprintf_r+0x194>
 800581e:	ab03      	add	r3, sp, #12
 8005820:	9300      	str	r3, [sp, #0]
 8005822:	462a      	mov	r2, r5
 8005824:	4b0f      	ldr	r3, [pc, #60]	; (8005864 <_svfiprintf_r+0x1f8>)
 8005826:	a904      	add	r1, sp, #16
 8005828:	4638      	mov	r0, r7
 800582a:	f3af 8000 	nop.w
 800582e:	1c42      	adds	r2, r0, #1
 8005830:	4606      	mov	r6, r0
 8005832:	d1d6      	bne.n	80057e2 <_svfiprintf_r+0x176>
 8005834:	89ab      	ldrh	r3, [r5, #12]
 8005836:	065b      	lsls	r3, r3, #25
 8005838:	f53f af2c 	bmi.w	8005694 <_svfiprintf_r+0x28>
 800583c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800583e:	b01d      	add	sp, #116	; 0x74
 8005840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005844:	ab03      	add	r3, sp, #12
 8005846:	9300      	str	r3, [sp, #0]
 8005848:	462a      	mov	r2, r5
 800584a:	4b06      	ldr	r3, [pc, #24]	; (8005864 <_svfiprintf_r+0x1f8>)
 800584c:	a904      	add	r1, sp, #16
 800584e:	4638      	mov	r0, r7
 8005850:	f000 f9d4 	bl	8005bfc <_printf_i>
 8005854:	e7eb      	b.n	800582e <_svfiprintf_r+0x1c2>
 8005856:	bf00      	nop
 8005858:	080067dc 	.word	0x080067dc
 800585c:	080067e6 	.word	0x080067e6
 8005860:	00000000 	.word	0x00000000
 8005864:	080055b5 	.word	0x080055b5
 8005868:	080067e2 	.word	0x080067e2

0800586c <__sfputc_r>:
 800586c:	6893      	ldr	r3, [r2, #8]
 800586e:	3b01      	subs	r3, #1
 8005870:	2b00      	cmp	r3, #0
 8005872:	b410      	push	{r4}
 8005874:	6093      	str	r3, [r2, #8]
 8005876:	da08      	bge.n	800588a <__sfputc_r+0x1e>
 8005878:	6994      	ldr	r4, [r2, #24]
 800587a:	42a3      	cmp	r3, r4
 800587c:	db01      	blt.n	8005882 <__sfputc_r+0x16>
 800587e:	290a      	cmp	r1, #10
 8005880:	d103      	bne.n	800588a <__sfputc_r+0x1e>
 8005882:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005886:	f000 bb33 	b.w	8005ef0 <__swbuf_r>
 800588a:	6813      	ldr	r3, [r2, #0]
 800588c:	1c58      	adds	r0, r3, #1
 800588e:	6010      	str	r0, [r2, #0]
 8005890:	7019      	strb	r1, [r3, #0]
 8005892:	4608      	mov	r0, r1
 8005894:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005898:	4770      	bx	lr

0800589a <__sfputs_r>:
 800589a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800589c:	4606      	mov	r6, r0
 800589e:	460f      	mov	r7, r1
 80058a0:	4614      	mov	r4, r2
 80058a2:	18d5      	adds	r5, r2, r3
 80058a4:	42ac      	cmp	r4, r5
 80058a6:	d101      	bne.n	80058ac <__sfputs_r+0x12>
 80058a8:	2000      	movs	r0, #0
 80058aa:	e007      	b.n	80058bc <__sfputs_r+0x22>
 80058ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058b0:	463a      	mov	r2, r7
 80058b2:	4630      	mov	r0, r6
 80058b4:	f7ff ffda 	bl	800586c <__sfputc_r>
 80058b8:	1c43      	adds	r3, r0, #1
 80058ba:	d1f3      	bne.n	80058a4 <__sfputs_r+0xa>
 80058bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080058c0 <_vfiprintf_r>:
 80058c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058c4:	460d      	mov	r5, r1
 80058c6:	b09d      	sub	sp, #116	; 0x74
 80058c8:	4614      	mov	r4, r2
 80058ca:	4698      	mov	r8, r3
 80058cc:	4606      	mov	r6, r0
 80058ce:	b118      	cbz	r0, 80058d8 <_vfiprintf_r+0x18>
 80058d0:	6983      	ldr	r3, [r0, #24]
 80058d2:	b90b      	cbnz	r3, 80058d8 <_vfiprintf_r+0x18>
 80058d4:	f7ff fd3a 	bl	800534c <__sinit>
 80058d8:	4b89      	ldr	r3, [pc, #548]	; (8005b00 <_vfiprintf_r+0x240>)
 80058da:	429d      	cmp	r5, r3
 80058dc:	d11b      	bne.n	8005916 <_vfiprintf_r+0x56>
 80058de:	6875      	ldr	r5, [r6, #4]
 80058e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80058e2:	07d9      	lsls	r1, r3, #31
 80058e4:	d405      	bmi.n	80058f2 <_vfiprintf_r+0x32>
 80058e6:	89ab      	ldrh	r3, [r5, #12]
 80058e8:	059a      	lsls	r2, r3, #22
 80058ea:	d402      	bmi.n	80058f2 <_vfiprintf_r+0x32>
 80058ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80058ee:	f7ff fdcb 	bl	8005488 <__retarget_lock_acquire_recursive>
 80058f2:	89ab      	ldrh	r3, [r5, #12]
 80058f4:	071b      	lsls	r3, r3, #28
 80058f6:	d501      	bpl.n	80058fc <_vfiprintf_r+0x3c>
 80058f8:	692b      	ldr	r3, [r5, #16]
 80058fa:	b9eb      	cbnz	r3, 8005938 <_vfiprintf_r+0x78>
 80058fc:	4629      	mov	r1, r5
 80058fe:	4630      	mov	r0, r6
 8005900:	f000 fb5a 	bl	8005fb8 <__swsetup_r>
 8005904:	b1c0      	cbz	r0, 8005938 <_vfiprintf_r+0x78>
 8005906:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005908:	07dc      	lsls	r4, r3, #31
 800590a:	d50e      	bpl.n	800592a <_vfiprintf_r+0x6a>
 800590c:	f04f 30ff 	mov.w	r0, #4294967295
 8005910:	b01d      	add	sp, #116	; 0x74
 8005912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005916:	4b7b      	ldr	r3, [pc, #492]	; (8005b04 <_vfiprintf_r+0x244>)
 8005918:	429d      	cmp	r5, r3
 800591a:	d101      	bne.n	8005920 <_vfiprintf_r+0x60>
 800591c:	68b5      	ldr	r5, [r6, #8]
 800591e:	e7df      	b.n	80058e0 <_vfiprintf_r+0x20>
 8005920:	4b79      	ldr	r3, [pc, #484]	; (8005b08 <_vfiprintf_r+0x248>)
 8005922:	429d      	cmp	r5, r3
 8005924:	bf08      	it	eq
 8005926:	68f5      	ldreq	r5, [r6, #12]
 8005928:	e7da      	b.n	80058e0 <_vfiprintf_r+0x20>
 800592a:	89ab      	ldrh	r3, [r5, #12]
 800592c:	0598      	lsls	r0, r3, #22
 800592e:	d4ed      	bmi.n	800590c <_vfiprintf_r+0x4c>
 8005930:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005932:	f7ff fdaa 	bl	800548a <__retarget_lock_release_recursive>
 8005936:	e7e9      	b.n	800590c <_vfiprintf_r+0x4c>
 8005938:	2300      	movs	r3, #0
 800593a:	9309      	str	r3, [sp, #36]	; 0x24
 800593c:	2320      	movs	r3, #32
 800593e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005942:	f8cd 800c 	str.w	r8, [sp, #12]
 8005946:	2330      	movs	r3, #48	; 0x30
 8005948:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005b0c <_vfiprintf_r+0x24c>
 800594c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005950:	f04f 0901 	mov.w	r9, #1
 8005954:	4623      	mov	r3, r4
 8005956:	469a      	mov	sl, r3
 8005958:	f813 2b01 	ldrb.w	r2, [r3], #1
 800595c:	b10a      	cbz	r2, 8005962 <_vfiprintf_r+0xa2>
 800595e:	2a25      	cmp	r2, #37	; 0x25
 8005960:	d1f9      	bne.n	8005956 <_vfiprintf_r+0x96>
 8005962:	ebba 0b04 	subs.w	fp, sl, r4
 8005966:	d00b      	beq.n	8005980 <_vfiprintf_r+0xc0>
 8005968:	465b      	mov	r3, fp
 800596a:	4622      	mov	r2, r4
 800596c:	4629      	mov	r1, r5
 800596e:	4630      	mov	r0, r6
 8005970:	f7ff ff93 	bl	800589a <__sfputs_r>
 8005974:	3001      	adds	r0, #1
 8005976:	f000 80aa 	beq.w	8005ace <_vfiprintf_r+0x20e>
 800597a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800597c:	445a      	add	r2, fp
 800597e:	9209      	str	r2, [sp, #36]	; 0x24
 8005980:	f89a 3000 	ldrb.w	r3, [sl]
 8005984:	2b00      	cmp	r3, #0
 8005986:	f000 80a2 	beq.w	8005ace <_vfiprintf_r+0x20e>
 800598a:	2300      	movs	r3, #0
 800598c:	f04f 32ff 	mov.w	r2, #4294967295
 8005990:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005994:	f10a 0a01 	add.w	sl, sl, #1
 8005998:	9304      	str	r3, [sp, #16]
 800599a:	9307      	str	r3, [sp, #28]
 800599c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80059a0:	931a      	str	r3, [sp, #104]	; 0x68
 80059a2:	4654      	mov	r4, sl
 80059a4:	2205      	movs	r2, #5
 80059a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059aa:	4858      	ldr	r0, [pc, #352]	; (8005b0c <_vfiprintf_r+0x24c>)
 80059ac:	f7fa fd58 	bl	8000460 <memchr>
 80059b0:	9a04      	ldr	r2, [sp, #16]
 80059b2:	b9d8      	cbnz	r0, 80059ec <_vfiprintf_r+0x12c>
 80059b4:	06d1      	lsls	r1, r2, #27
 80059b6:	bf44      	itt	mi
 80059b8:	2320      	movmi	r3, #32
 80059ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059be:	0713      	lsls	r3, r2, #28
 80059c0:	bf44      	itt	mi
 80059c2:	232b      	movmi	r3, #43	; 0x2b
 80059c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059c8:	f89a 3000 	ldrb.w	r3, [sl]
 80059cc:	2b2a      	cmp	r3, #42	; 0x2a
 80059ce:	d015      	beq.n	80059fc <_vfiprintf_r+0x13c>
 80059d0:	9a07      	ldr	r2, [sp, #28]
 80059d2:	4654      	mov	r4, sl
 80059d4:	2000      	movs	r0, #0
 80059d6:	f04f 0c0a 	mov.w	ip, #10
 80059da:	4621      	mov	r1, r4
 80059dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059e0:	3b30      	subs	r3, #48	; 0x30
 80059e2:	2b09      	cmp	r3, #9
 80059e4:	d94e      	bls.n	8005a84 <_vfiprintf_r+0x1c4>
 80059e6:	b1b0      	cbz	r0, 8005a16 <_vfiprintf_r+0x156>
 80059e8:	9207      	str	r2, [sp, #28]
 80059ea:	e014      	b.n	8005a16 <_vfiprintf_r+0x156>
 80059ec:	eba0 0308 	sub.w	r3, r0, r8
 80059f0:	fa09 f303 	lsl.w	r3, r9, r3
 80059f4:	4313      	orrs	r3, r2
 80059f6:	9304      	str	r3, [sp, #16]
 80059f8:	46a2      	mov	sl, r4
 80059fa:	e7d2      	b.n	80059a2 <_vfiprintf_r+0xe2>
 80059fc:	9b03      	ldr	r3, [sp, #12]
 80059fe:	1d19      	adds	r1, r3, #4
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	9103      	str	r1, [sp, #12]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	bfbb      	ittet	lt
 8005a08:	425b      	neglt	r3, r3
 8005a0a:	f042 0202 	orrlt.w	r2, r2, #2
 8005a0e:	9307      	strge	r3, [sp, #28]
 8005a10:	9307      	strlt	r3, [sp, #28]
 8005a12:	bfb8      	it	lt
 8005a14:	9204      	strlt	r2, [sp, #16]
 8005a16:	7823      	ldrb	r3, [r4, #0]
 8005a18:	2b2e      	cmp	r3, #46	; 0x2e
 8005a1a:	d10c      	bne.n	8005a36 <_vfiprintf_r+0x176>
 8005a1c:	7863      	ldrb	r3, [r4, #1]
 8005a1e:	2b2a      	cmp	r3, #42	; 0x2a
 8005a20:	d135      	bne.n	8005a8e <_vfiprintf_r+0x1ce>
 8005a22:	9b03      	ldr	r3, [sp, #12]
 8005a24:	1d1a      	adds	r2, r3, #4
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	9203      	str	r2, [sp, #12]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	bfb8      	it	lt
 8005a2e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a32:	3402      	adds	r4, #2
 8005a34:	9305      	str	r3, [sp, #20]
 8005a36:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005b1c <_vfiprintf_r+0x25c>
 8005a3a:	7821      	ldrb	r1, [r4, #0]
 8005a3c:	2203      	movs	r2, #3
 8005a3e:	4650      	mov	r0, sl
 8005a40:	f7fa fd0e 	bl	8000460 <memchr>
 8005a44:	b140      	cbz	r0, 8005a58 <_vfiprintf_r+0x198>
 8005a46:	2340      	movs	r3, #64	; 0x40
 8005a48:	eba0 000a 	sub.w	r0, r0, sl
 8005a4c:	fa03 f000 	lsl.w	r0, r3, r0
 8005a50:	9b04      	ldr	r3, [sp, #16]
 8005a52:	4303      	orrs	r3, r0
 8005a54:	3401      	adds	r4, #1
 8005a56:	9304      	str	r3, [sp, #16]
 8005a58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a5c:	482c      	ldr	r0, [pc, #176]	; (8005b10 <_vfiprintf_r+0x250>)
 8005a5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a62:	2206      	movs	r2, #6
 8005a64:	f7fa fcfc 	bl	8000460 <memchr>
 8005a68:	2800      	cmp	r0, #0
 8005a6a:	d03f      	beq.n	8005aec <_vfiprintf_r+0x22c>
 8005a6c:	4b29      	ldr	r3, [pc, #164]	; (8005b14 <_vfiprintf_r+0x254>)
 8005a6e:	bb1b      	cbnz	r3, 8005ab8 <_vfiprintf_r+0x1f8>
 8005a70:	9b03      	ldr	r3, [sp, #12]
 8005a72:	3307      	adds	r3, #7
 8005a74:	f023 0307 	bic.w	r3, r3, #7
 8005a78:	3308      	adds	r3, #8
 8005a7a:	9303      	str	r3, [sp, #12]
 8005a7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a7e:	443b      	add	r3, r7
 8005a80:	9309      	str	r3, [sp, #36]	; 0x24
 8005a82:	e767      	b.n	8005954 <_vfiprintf_r+0x94>
 8005a84:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a88:	460c      	mov	r4, r1
 8005a8a:	2001      	movs	r0, #1
 8005a8c:	e7a5      	b.n	80059da <_vfiprintf_r+0x11a>
 8005a8e:	2300      	movs	r3, #0
 8005a90:	3401      	adds	r4, #1
 8005a92:	9305      	str	r3, [sp, #20]
 8005a94:	4619      	mov	r1, r3
 8005a96:	f04f 0c0a 	mov.w	ip, #10
 8005a9a:	4620      	mov	r0, r4
 8005a9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005aa0:	3a30      	subs	r2, #48	; 0x30
 8005aa2:	2a09      	cmp	r2, #9
 8005aa4:	d903      	bls.n	8005aae <_vfiprintf_r+0x1ee>
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d0c5      	beq.n	8005a36 <_vfiprintf_r+0x176>
 8005aaa:	9105      	str	r1, [sp, #20]
 8005aac:	e7c3      	b.n	8005a36 <_vfiprintf_r+0x176>
 8005aae:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ab2:	4604      	mov	r4, r0
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e7f0      	b.n	8005a9a <_vfiprintf_r+0x1da>
 8005ab8:	ab03      	add	r3, sp, #12
 8005aba:	9300      	str	r3, [sp, #0]
 8005abc:	462a      	mov	r2, r5
 8005abe:	4b16      	ldr	r3, [pc, #88]	; (8005b18 <_vfiprintf_r+0x258>)
 8005ac0:	a904      	add	r1, sp, #16
 8005ac2:	4630      	mov	r0, r6
 8005ac4:	f3af 8000 	nop.w
 8005ac8:	4607      	mov	r7, r0
 8005aca:	1c78      	adds	r0, r7, #1
 8005acc:	d1d6      	bne.n	8005a7c <_vfiprintf_r+0x1bc>
 8005ace:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ad0:	07d9      	lsls	r1, r3, #31
 8005ad2:	d405      	bmi.n	8005ae0 <_vfiprintf_r+0x220>
 8005ad4:	89ab      	ldrh	r3, [r5, #12]
 8005ad6:	059a      	lsls	r2, r3, #22
 8005ad8:	d402      	bmi.n	8005ae0 <_vfiprintf_r+0x220>
 8005ada:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005adc:	f7ff fcd5 	bl	800548a <__retarget_lock_release_recursive>
 8005ae0:	89ab      	ldrh	r3, [r5, #12]
 8005ae2:	065b      	lsls	r3, r3, #25
 8005ae4:	f53f af12 	bmi.w	800590c <_vfiprintf_r+0x4c>
 8005ae8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005aea:	e711      	b.n	8005910 <_vfiprintf_r+0x50>
 8005aec:	ab03      	add	r3, sp, #12
 8005aee:	9300      	str	r3, [sp, #0]
 8005af0:	462a      	mov	r2, r5
 8005af2:	4b09      	ldr	r3, [pc, #36]	; (8005b18 <_vfiprintf_r+0x258>)
 8005af4:	a904      	add	r1, sp, #16
 8005af6:	4630      	mov	r0, r6
 8005af8:	f000 f880 	bl	8005bfc <_printf_i>
 8005afc:	e7e4      	b.n	8005ac8 <_vfiprintf_r+0x208>
 8005afe:	bf00      	nop
 8005b00:	0800679c 	.word	0x0800679c
 8005b04:	080067bc 	.word	0x080067bc
 8005b08:	0800677c 	.word	0x0800677c
 8005b0c:	080067dc 	.word	0x080067dc
 8005b10:	080067e6 	.word	0x080067e6
 8005b14:	00000000 	.word	0x00000000
 8005b18:	0800589b 	.word	0x0800589b
 8005b1c:	080067e2 	.word	0x080067e2

08005b20 <_printf_common>:
 8005b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b24:	4616      	mov	r6, r2
 8005b26:	4699      	mov	r9, r3
 8005b28:	688a      	ldr	r2, [r1, #8]
 8005b2a:	690b      	ldr	r3, [r1, #16]
 8005b2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b30:	4293      	cmp	r3, r2
 8005b32:	bfb8      	it	lt
 8005b34:	4613      	movlt	r3, r2
 8005b36:	6033      	str	r3, [r6, #0]
 8005b38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b3c:	4607      	mov	r7, r0
 8005b3e:	460c      	mov	r4, r1
 8005b40:	b10a      	cbz	r2, 8005b46 <_printf_common+0x26>
 8005b42:	3301      	adds	r3, #1
 8005b44:	6033      	str	r3, [r6, #0]
 8005b46:	6823      	ldr	r3, [r4, #0]
 8005b48:	0699      	lsls	r1, r3, #26
 8005b4a:	bf42      	ittt	mi
 8005b4c:	6833      	ldrmi	r3, [r6, #0]
 8005b4e:	3302      	addmi	r3, #2
 8005b50:	6033      	strmi	r3, [r6, #0]
 8005b52:	6825      	ldr	r5, [r4, #0]
 8005b54:	f015 0506 	ands.w	r5, r5, #6
 8005b58:	d106      	bne.n	8005b68 <_printf_common+0x48>
 8005b5a:	f104 0a19 	add.w	sl, r4, #25
 8005b5e:	68e3      	ldr	r3, [r4, #12]
 8005b60:	6832      	ldr	r2, [r6, #0]
 8005b62:	1a9b      	subs	r3, r3, r2
 8005b64:	42ab      	cmp	r3, r5
 8005b66:	dc26      	bgt.n	8005bb6 <_printf_common+0x96>
 8005b68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005b6c:	1e13      	subs	r3, r2, #0
 8005b6e:	6822      	ldr	r2, [r4, #0]
 8005b70:	bf18      	it	ne
 8005b72:	2301      	movne	r3, #1
 8005b74:	0692      	lsls	r2, r2, #26
 8005b76:	d42b      	bmi.n	8005bd0 <_printf_common+0xb0>
 8005b78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b7c:	4649      	mov	r1, r9
 8005b7e:	4638      	mov	r0, r7
 8005b80:	47c0      	blx	r8
 8005b82:	3001      	adds	r0, #1
 8005b84:	d01e      	beq.n	8005bc4 <_printf_common+0xa4>
 8005b86:	6823      	ldr	r3, [r4, #0]
 8005b88:	68e5      	ldr	r5, [r4, #12]
 8005b8a:	6832      	ldr	r2, [r6, #0]
 8005b8c:	f003 0306 	and.w	r3, r3, #6
 8005b90:	2b04      	cmp	r3, #4
 8005b92:	bf08      	it	eq
 8005b94:	1aad      	subeq	r5, r5, r2
 8005b96:	68a3      	ldr	r3, [r4, #8]
 8005b98:	6922      	ldr	r2, [r4, #16]
 8005b9a:	bf0c      	ite	eq
 8005b9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ba0:	2500      	movne	r5, #0
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	bfc4      	itt	gt
 8005ba6:	1a9b      	subgt	r3, r3, r2
 8005ba8:	18ed      	addgt	r5, r5, r3
 8005baa:	2600      	movs	r6, #0
 8005bac:	341a      	adds	r4, #26
 8005bae:	42b5      	cmp	r5, r6
 8005bb0:	d11a      	bne.n	8005be8 <_printf_common+0xc8>
 8005bb2:	2000      	movs	r0, #0
 8005bb4:	e008      	b.n	8005bc8 <_printf_common+0xa8>
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	4652      	mov	r2, sl
 8005bba:	4649      	mov	r1, r9
 8005bbc:	4638      	mov	r0, r7
 8005bbe:	47c0      	blx	r8
 8005bc0:	3001      	adds	r0, #1
 8005bc2:	d103      	bne.n	8005bcc <_printf_common+0xac>
 8005bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005bc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bcc:	3501      	adds	r5, #1
 8005bce:	e7c6      	b.n	8005b5e <_printf_common+0x3e>
 8005bd0:	18e1      	adds	r1, r4, r3
 8005bd2:	1c5a      	adds	r2, r3, #1
 8005bd4:	2030      	movs	r0, #48	; 0x30
 8005bd6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005bda:	4422      	add	r2, r4
 8005bdc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005be0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005be4:	3302      	adds	r3, #2
 8005be6:	e7c7      	b.n	8005b78 <_printf_common+0x58>
 8005be8:	2301      	movs	r3, #1
 8005bea:	4622      	mov	r2, r4
 8005bec:	4649      	mov	r1, r9
 8005bee:	4638      	mov	r0, r7
 8005bf0:	47c0      	blx	r8
 8005bf2:	3001      	adds	r0, #1
 8005bf4:	d0e6      	beq.n	8005bc4 <_printf_common+0xa4>
 8005bf6:	3601      	adds	r6, #1
 8005bf8:	e7d9      	b.n	8005bae <_printf_common+0x8e>
	...

08005bfc <_printf_i>:
 8005bfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c00:	7e0f      	ldrb	r7, [r1, #24]
 8005c02:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c04:	2f78      	cmp	r7, #120	; 0x78
 8005c06:	4691      	mov	r9, r2
 8005c08:	4680      	mov	r8, r0
 8005c0a:	460c      	mov	r4, r1
 8005c0c:	469a      	mov	sl, r3
 8005c0e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005c12:	d807      	bhi.n	8005c24 <_printf_i+0x28>
 8005c14:	2f62      	cmp	r7, #98	; 0x62
 8005c16:	d80a      	bhi.n	8005c2e <_printf_i+0x32>
 8005c18:	2f00      	cmp	r7, #0
 8005c1a:	f000 80d8 	beq.w	8005dce <_printf_i+0x1d2>
 8005c1e:	2f58      	cmp	r7, #88	; 0x58
 8005c20:	f000 80a3 	beq.w	8005d6a <_printf_i+0x16e>
 8005c24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c2c:	e03a      	b.n	8005ca4 <_printf_i+0xa8>
 8005c2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c32:	2b15      	cmp	r3, #21
 8005c34:	d8f6      	bhi.n	8005c24 <_printf_i+0x28>
 8005c36:	a101      	add	r1, pc, #4	; (adr r1, 8005c3c <_printf_i+0x40>)
 8005c38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c3c:	08005c95 	.word	0x08005c95
 8005c40:	08005ca9 	.word	0x08005ca9
 8005c44:	08005c25 	.word	0x08005c25
 8005c48:	08005c25 	.word	0x08005c25
 8005c4c:	08005c25 	.word	0x08005c25
 8005c50:	08005c25 	.word	0x08005c25
 8005c54:	08005ca9 	.word	0x08005ca9
 8005c58:	08005c25 	.word	0x08005c25
 8005c5c:	08005c25 	.word	0x08005c25
 8005c60:	08005c25 	.word	0x08005c25
 8005c64:	08005c25 	.word	0x08005c25
 8005c68:	08005db5 	.word	0x08005db5
 8005c6c:	08005cd9 	.word	0x08005cd9
 8005c70:	08005d97 	.word	0x08005d97
 8005c74:	08005c25 	.word	0x08005c25
 8005c78:	08005c25 	.word	0x08005c25
 8005c7c:	08005dd7 	.word	0x08005dd7
 8005c80:	08005c25 	.word	0x08005c25
 8005c84:	08005cd9 	.word	0x08005cd9
 8005c88:	08005c25 	.word	0x08005c25
 8005c8c:	08005c25 	.word	0x08005c25
 8005c90:	08005d9f 	.word	0x08005d9f
 8005c94:	682b      	ldr	r3, [r5, #0]
 8005c96:	1d1a      	adds	r2, r3, #4
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	602a      	str	r2, [r5, #0]
 8005c9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ca0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e0a3      	b.n	8005df0 <_printf_i+0x1f4>
 8005ca8:	6820      	ldr	r0, [r4, #0]
 8005caa:	6829      	ldr	r1, [r5, #0]
 8005cac:	0606      	lsls	r6, r0, #24
 8005cae:	f101 0304 	add.w	r3, r1, #4
 8005cb2:	d50a      	bpl.n	8005cca <_printf_i+0xce>
 8005cb4:	680e      	ldr	r6, [r1, #0]
 8005cb6:	602b      	str	r3, [r5, #0]
 8005cb8:	2e00      	cmp	r6, #0
 8005cba:	da03      	bge.n	8005cc4 <_printf_i+0xc8>
 8005cbc:	232d      	movs	r3, #45	; 0x2d
 8005cbe:	4276      	negs	r6, r6
 8005cc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cc4:	485e      	ldr	r0, [pc, #376]	; (8005e40 <_printf_i+0x244>)
 8005cc6:	230a      	movs	r3, #10
 8005cc8:	e019      	b.n	8005cfe <_printf_i+0x102>
 8005cca:	680e      	ldr	r6, [r1, #0]
 8005ccc:	602b      	str	r3, [r5, #0]
 8005cce:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005cd2:	bf18      	it	ne
 8005cd4:	b236      	sxthne	r6, r6
 8005cd6:	e7ef      	b.n	8005cb8 <_printf_i+0xbc>
 8005cd8:	682b      	ldr	r3, [r5, #0]
 8005cda:	6820      	ldr	r0, [r4, #0]
 8005cdc:	1d19      	adds	r1, r3, #4
 8005cde:	6029      	str	r1, [r5, #0]
 8005ce0:	0601      	lsls	r1, r0, #24
 8005ce2:	d501      	bpl.n	8005ce8 <_printf_i+0xec>
 8005ce4:	681e      	ldr	r6, [r3, #0]
 8005ce6:	e002      	b.n	8005cee <_printf_i+0xf2>
 8005ce8:	0646      	lsls	r6, r0, #25
 8005cea:	d5fb      	bpl.n	8005ce4 <_printf_i+0xe8>
 8005cec:	881e      	ldrh	r6, [r3, #0]
 8005cee:	4854      	ldr	r0, [pc, #336]	; (8005e40 <_printf_i+0x244>)
 8005cf0:	2f6f      	cmp	r7, #111	; 0x6f
 8005cf2:	bf0c      	ite	eq
 8005cf4:	2308      	moveq	r3, #8
 8005cf6:	230a      	movne	r3, #10
 8005cf8:	2100      	movs	r1, #0
 8005cfa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005cfe:	6865      	ldr	r5, [r4, #4]
 8005d00:	60a5      	str	r5, [r4, #8]
 8005d02:	2d00      	cmp	r5, #0
 8005d04:	bfa2      	ittt	ge
 8005d06:	6821      	ldrge	r1, [r4, #0]
 8005d08:	f021 0104 	bicge.w	r1, r1, #4
 8005d0c:	6021      	strge	r1, [r4, #0]
 8005d0e:	b90e      	cbnz	r6, 8005d14 <_printf_i+0x118>
 8005d10:	2d00      	cmp	r5, #0
 8005d12:	d04d      	beq.n	8005db0 <_printf_i+0x1b4>
 8005d14:	4615      	mov	r5, r2
 8005d16:	fbb6 f1f3 	udiv	r1, r6, r3
 8005d1a:	fb03 6711 	mls	r7, r3, r1, r6
 8005d1e:	5dc7      	ldrb	r7, [r0, r7]
 8005d20:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005d24:	4637      	mov	r7, r6
 8005d26:	42bb      	cmp	r3, r7
 8005d28:	460e      	mov	r6, r1
 8005d2a:	d9f4      	bls.n	8005d16 <_printf_i+0x11a>
 8005d2c:	2b08      	cmp	r3, #8
 8005d2e:	d10b      	bne.n	8005d48 <_printf_i+0x14c>
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	07de      	lsls	r6, r3, #31
 8005d34:	d508      	bpl.n	8005d48 <_printf_i+0x14c>
 8005d36:	6923      	ldr	r3, [r4, #16]
 8005d38:	6861      	ldr	r1, [r4, #4]
 8005d3a:	4299      	cmp	r1, r3
 8005d3c:	bfde      	ittt	le
 8005d3e:	2330      	movle	r3, #48	; 0x30
 8005d40:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d44:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005d48:	1b52      	subs	r2, r2, r5
 8005d4a:	6122      	str	r2, [r4, #16]
 8005d4c:	f8cd a000 	str.w	sl, [sp]
 8005d50:	464b      	mov	r3, r9
 8005d52:	aa03      	add	r2, sp, #12
 8005d54:	4621      	mov	r1, r4
 8005d56:	4640      	mov	r0, r8
 8005d58:	f7ff fee2 	bl	8005b20 <_printf_common>
 8005d5c:	3001      	adds	r0, #1
 8005d5e:	d14c      	bne.n	8005dfa <_printf_i+0x1fe>
 8005d60:	f04f 30ff 	mov.w	r0, #4294967295
 8005d64:	b004      	add	sp, #16
 8005d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d6a:	4835      	ldr	r0, [pc, #212]	; (8005e40 <_printf_i+0x244>)
 8005d6c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005d70:	6829      	ldr	r1, [r5, #0]
 8005d72:	6823      	ldr	r3, [r4, #0]
 8005d74:	f851 6b04 	ldr.w	r6, [r1], #4
 8005d78:	6029      	str	r1, [r5, #0]
 8005d7a:	061d      	lsls	r5, r3, #24
 8005d7c:	d514      	bpl.n	8005da8 <_printf_i+0x1ac>
 8005d7e:	07df      	lsls	r7, r3, #31
 8005d80:	bf44      	itt	mi
 8005d82:	f043 0320 	orrmi.w	r3, r3, #32
 8005d86:	6023      	strmi	r3, [r4, #0]
 8005d88:	b91e      	cbnz	r6, 8005d92 <_printf_i+0x196>
 8005d8a:	6823      	ldr	r3, [r4, #0]
 8005d8c:	f023 0320 	bic.w	r3, r3, #32
 8005d90:	6023      	str	r3, [r4, #0]
 8005d92:	2310      	movs	r3, #16
 8005d94:	e7b0      	b.n	8005cf8 <_printf_i+0xfc>
 8005d96:	6823      	ldr	r3, [r4, #0]
 8005d98:	f043 0320 	orr.w	r3, r3, #32
 8005d9c:	6023      	str	r3, [r4, #0]
 8005d9e:	2378      	movs	r3, #120	; 0x78
 8005da0:	4828      	ldr	r0, [pc, #160]	; (8005e44 <_printf_i+0x248>)
 8005da2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005da6:	e7e3      	b.n	8005d70 <_printf_i+0x174>
 8005da8:	0659      	lsls	r1, r3, #25
 8005daa:	bf48      	it	mi
 8005dac:	b2b6      	uxthmi	r6, r6
 8005dae:	e7e6      	b.n	8005d7e <_printf_i+0x182>
 8005db0:	4615      	mov	r5, r2
 8005db2:	e7bb      	b.n	8005d2c <_printf_i+0x130>
 8005db4:	682b      	ldr	r3, [r5, #0]
 8005db6:	6826      	ldr	r6, [r4, #0]
 8005db8:	6961      	ldr	r1, [r4, #20]
 8005dba:	1d18      	adds	r0, r3, #4
 8005dbc:	6028      	str	r0, [r5, #0]
 8005dbe:	0635      	lsls	r5, r6, #24
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	d501      	bpl.n	8005dc8 <_printf_i+0x1cc>
 8005dc4:	6019      	str	r1, [r3, #0]
 8005dc6:	e002      	b.n	8005dce <_printf_i+0x1d2>
 8005dc8:	0670      	lsls	r0, r6, #25
 8005dca:	d5fb      	bpl.n	8005dc4 <_printf_i+0x1c8>
 8005dcc:	8019      	strh	r1, [r3, #0]
 8005dce:	2300      	movs	r3, #0
 8005dd0:	6123      	str	r3, [r4, #16]
 8005dd2:	4615      	mov	r5, r2
 8005dd4:	e7ba      	b.n	8005d4c <_printf_i+0x150>
 8005dd6:	682b      	ldr	r3, [r5, #0]
 8005dd8:	1d1a      	adds	r2, r3, #4
 8005dda:	602a      	str	r2, [r5, #0]
 8005ddc:	681d      	ldr	r5, [r3, #0]
 8005dde:	6862      	ldr	r2, [r4, #4]
 8005de0:	2100      	movs	r1, #0
 8005de2:	4628      	mov	r0, r5
 8005de4:	f7fa fb3c 	bl	8000460 <memchr>
 8005de8:	b108      	cbz	r0, 8005dee <_printf_i+0x1f2>
 8005dea:	1b40      	subs	r0, r0, r5
 8005dec:	6060      	str	r0, [r4, #4]
 8005dee:	6863      	ldr	r3, [r4, #4]
 8005df0:	6123      	str	r3, [r4, #16]
 8005df2:	2300      	movs	r3, #0
 8005df4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005df8:	e7a8      	b.n	8005d4c <_printf_i+0x150>
 8005dfa:	6923      	ldr	r3, [r4, #16]
 8005dfc:	462a      	mov	r2, r5
 8005dfe:	4649      	mov	r1, r9
 8005e00:	4640      	mov	r0, r8
 8005e02:	47d0      	blx	sl
 8005e04:	3001      	adds	r0, #1
 8005e06:	d0ab      	beq.n	8005d60 <_printf_i+0x164>
 8005e08:	6823      	ldr	r3, [r4, #0]
 8005e0a:	079b      	lsls	r3, r3, #30
 8005e0c:	d413      	bmi.n	8005e36 <_printf_i+0x23a>
 8005e0e:	68e0      	ldr	r0, [r4, #12]
 8005e10:	9b03      	ldr	r3, [sp, #12]
 8005e12:	4298      	cmp	r0, r3
 8005e14:	bfb8      	it	lt
 8005e16:	4618      	movlt	r0, r3
 8005e18:	e7a4      	b.n	8005d64 <_printf_i+0x168>
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	4632      	mov	r2, r6
 8005e1e:	4649      	mov	r1, r9
 8005e20:	4640      	mov	r0, r8
 8005e22:	47d0      	blx	sl
 8005e24:	3001      	adds	r0, #1
 8005e26:	d09b      	beq.n	8005d60 <_printf_i+0x164>
 8005e28:	3501      	adds	r5, #1
 8005e2a:	68e3      	ldr	r3, [r4, #12]
 8005e2c:	9903      	ldr	r1, [sp, #12]
 8005e2e:	1a5b      	subs	r3, r3, r1
 8005e30:	42ab      	cmp	r3, r5
 8005e32:	dcf2      	bgt.n	8005e1a <_printf_i+0x21e>
 8005e34:	e7eb      	b.n	8005e0e <_printf_i+0x212>
 8005e36:	2500      	movs	r5, #0
 8005e38:	f104 0619 	add.w	r6, r4, #25
 8005e3c:	e7f5      	b.n	8005e2a <_printf_i+0x22e>
 8005e3e:	bf00      	nop
 8005e40:	080067ed 	.word	0x080067ed
 8005e44:	080067fe 	.word	0x080067fe

08005e48 <_sbrk_r>:
 8005e48:	b538      	push	{r3, r4, r5, lr}
 8005e4a:	4d06      	ldr	r5, [pc, #24]	; (8005e64 <_sbrk_r+0x1c>)
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	4604      	mov	r4, r0
 8005e50:	4608      	mov	r0, r1
 8005e52:	602b      	str	r3, [r5, #0]
 8005e54:	f7fb f904 	bl	8001060 <_sbrk>
 8005e58:	1c43      	adds	r3, r0, #1
 8005e5a:	d102      	bne.n	8005e62 <_sbrk_r+0x1a>
 8005e5c:	682b      	ldr	r3, [r5, #0]
 8005e5e:	b103      	cbz	r3, 8005e62 <_sbrk_r+0x1a>
 8005e60:	6023      	str	r3, [r4, #0]
 8005e62:	bd38      	pop	{r3, r4, r5, pc}
 8005e64:	2000ce98 	.word	0x2000ce98

08005e68 <__sread>:
 8005e68:	b510      	push	{r4, lr}
 8005e6a:	460c      	mov	r4, r1
 8005e6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e70:	f000 fafc 	bl	800646c <_read_r>
 8005e74:	2800      	cmp	r0, #0
 8005e76:	bfab      	itete	ge
 8005e78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005e7a:	89a3      	ldrhlt	r3, [r4, #12]
 8005e7c:	181b      	addge	r3, r3, r0
 8005e7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005e82:	bfac      	ite	ge
 8005e84:	6563      	strge	r3, [r4, #84]	; 0x54
 8005e86:	81a3      	strhlt	r3, [r4, #12]
 8005e88:	bd10      	pop	{r4, pc}

08005e8a <__swrite>:
 8005e8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e8e:	461f      	mov	r7, r3
 8005e90:	898b      	ldrh	r3, [r1, #12]
 8005e92:	05db      	lsls	r3, r3, #23
 8005e94:	4605      	mov	r5, r0
 8005e96:	460c      	mov	r4, r1
 8005e98:	4616      	mov	r6, r2
 8005e9a:	d505      	bpl.n	8005ea8 <__swrite+0x1e>
 8005e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f000 f9c8 	bl	8006238 <_lseek_r>
 8005ea8:	89a3      	ldrh	r3, [r4, #12]
 8005eaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005eae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005eb2:	81a3      	strh	r3, [r4, #12]
 8005eb4:	4632      	mov	r2, r6
 8005eb6:	463b      	mov	r3, r7
 8005eb8:	4628      	mov	r0, r5
 8005eba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ebe:	f000 b869 	b.w	8005f94 <_write_r>

08005ec2 <__sseek>:
 8005ec2:	b510      	push	{r4, lr}
 8005ec4:	460c      	mov	r4, r1
 8005ec6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eca:	f000 f9b5 	bl	8006238 <_lseek_r>
 8005ece:	1c43      	adds	r3, r0, #1
 8005ed0:	89a3      	ldrh	r3, [r4, #12]
 8005ed2:	bf15      	itete	ne
 8005ed4:	6560      	strne	r0, [r4, #84]	; 0x54
 8005ed6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005eda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005ede:	81a3      	strheq	r3, [r4, #12]
 8005ee0:	bf18      	it	ne
 8005ee2:	81a3      	strhne	r3, [r4, #12]
 8005ee4:	bd10      	pop	{r4, pc}

08005ee6 <__sclose>:
 8005ee6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eea:	f000 b8d3 	b.w	8006094 <_close_r>
	...

08005ef0 <__swbuf_r>:
 8005ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ef2:	460e      	mov	r6, r1
 8005ef4:	4614      	mov	r4, r2
 8005ef6:	4605      	mov	r5, r0
 8005ef8:	b118      	cbz	r0, 8005f02 <__swbuf_r+0x12>
 8005efa:	6983      	ldr	r3, [r0, #24]
 8005efc:	b90b      	cbnz	r3, 8005f02 <__swbuf_r+0x12>
 8005efe:	f7ff fa25 	bl	800534c <__sinit>
 8005f02:	4b21      	ldr	r3, [pc, #132]	; (8005f88 <__swbuf_r+0x98>)
 8005f04:	429c      	cmp	r4, r3
 8005f06:	d12b      	bne.n	8005f60 <__swbuf_r+0x70>
 8005f08:	686c      	ldr	r4, [r5, #4]
 8005f0a:	69a3      	ldr	r3, [r4, #24]
 8005f0c:	60a3      	str	r3, [r4, #8]
 8005f0e:	89a3      	ldrh	r3, [r4, #12]
 8005f10:	071a      	lsls	r2, r3, #28
 8005f12:	d52f      	bpl.n	8005f74 <__swbuf_r+0x84>
 8005f14:	6923      	ldr	r3, [r4, #16]
 8005f16:	b36b      	cbz	r3, 8005f74 <__swbuf_r+0x84>
 8005f18:	6923      	ldr	r3, [r4, #16]
 8005f1a:	6820      	ldr	r0, [r4, #0]
 8005f1c:	1ac0      	subs	r0, r0, r3
 8005f1e:	6963      	ldr	r3, [r4, #20]
 8005f20:	b2f6      	uxtb	r6, r6
 8005f22:	4283      	cmp	r3, r0
 8005f24:	4637      	mov	r7, r6
 8005f26:	dc04      	bgt.n	8005f32 <__swbuf_r+0x42>
 8005f28:	4621      	mov	r1, r4
 8005f2a:	4628      	mov	r0, r5
 8005f2c:	f000 f948 	bl	80061c0 <_fflush_r>
 8005f30:	bb30      	cbnz	r0, 8005f80 <__swbuf_r+0x90>
 8005f32:	68a3      	ldr	r3, [r4, #8]
 8005f34:	3b01      	subs	r3, #1
 8005f36:	60a3      	str	r3, [r4, #8]
 8005f38:	6823      	ldr	r3, [r4, #0]
 8005f3a:	1c5a      	adds	r2, r3, #1
 8005f3c:	6022      	str	r2, [r4, #0]
 8005f3e:	701e      	strb	r6, [r3, #0]
 8005f40:	6963      	ldr	r3, [r4, #20]
 8005f42:	3001      	adds	r0, #1
 8005f44:	4283      	cmp	r3, r0
 8005f46:	d004      	beq.n	8005f52 <__swbuf_r+0x62>
 8005f48:	89a3      	ldrh	r3, [r4, #12]
 8005f4a:	07db      	lsls	r3, r3, #31
 8005f4c:	d506      	bpl.n	8005f5c <__swbuf_r+0x6c>
 8005f4e:	2e0a      	cmp	r6, #10
 8005f50:	d104      	bne.n	8005f5c <__swbuf_r+0x6c>
 8005f52:	4621      	mov	r1, r4
 8005f54:	4628      	mov	r0, r5
 8005f56:	f000 f933 	bl	80061c0 <_fflush_r>
 8005f5a:	b988      	cbnz	r0, 8005f80 <__swbuf_r+0x90>
 8005f5c:	4638      	mov	r0, r7
 8005f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f60:	4b0a      	ldr	r3, [pc, #40]	; (8005f8c <__swbuf_r+0x9c>)
 8005f62:	429c      	cmp	r4, r3
 8005f64:	d101      	bne.n	8005f6a <__swbuf_r+0x7a>
 8005f66:	68ac      	ldr	r4, [r5, #8]
 8005f68:	e7cf      	b.n	8005f0a <__swbuf_r+0x1a>
 8005f6a:	4b09      	ldr	r3, [pc, #36]	; (8005f90 <__swbuf_r+0xa0>)
 8005f6c:	429c      	cmp	r4, r3
 8005f6e:	bf08      	it	eq
 8005f70:	68ec      	ldreq	r4, [r5, #12]
 8005f72:	e7ca      	b.n	8005f0a <__swbuf_r+0x1a>
 8005f74:	4621      	mov	r1, r4
 8005f76:	4628      	mov	r0, r5
 8005f78:	f000 f81e 	bl	8005fb8 <__swsetup_r>
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	d0cb      	beq.n	8005f18 <__swbuf_r+0x28>
 8005f80:	f04f 37ff 	mov.w	r7, #4294967295
 8005f84:	e7ea      	b.n	8005f5c <__swbuf_r+0x6c>
 8005f86:	bf00      	nop
 8005f88:	0800679c 	.word	0x0800679c
 8005f8c:	080067bc 	.word	0x080067bc
 8005f90:	0800677c 	.word	0x0800677c

08005f94 <_write_r>:
 8005f94:	b538      	push	{r3, r4, r5, lr}
 8005f96:	4d07      	ldr	r5, [pc, #28]	; (8005fb4 <_write_r+0x20>)
 8005f98:	4604      	mov	r4, r0
 8005f9a:	4608      	mov	r0, r1
 8005f9c:	4611      	mov	r1, r2
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	602a      	str	r2, [r5, #0]
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	f7fa fc64 	bl	8000870 <_write>
 8005fa8:	1c43      	adds	r3, r0, #1
 8005faa:	d102      	bne.n	8005fb2 <_write_r+0x1e>
 8005fac:	682b      	ldr	r3, [r5, #0]
 8005fae:	b103      	cbz	r3, 8005fb2 <_write_r+0x1e>
 8005fb0:	6023      	str	r3, [r4, #0]
 8005fb2:	bd38      	pop	{r3, r4, r5, pc}
 8005fb4:	2000ce98 	.word	0x2000ce98

08005fb8 <__swsetup_r>:
 8005fb8:	4b32      	ldr	r3, [pc, #200]	; (8006084 <__swsetup_r+0xcc>)
 8005fba:	b570      	push	{r4, r5, r6, lr}
 8005fbc:	681d      	ldr	r5, [r3, #0]
 8005fbe:	4606      	mov	r6, r0
 8005fc0:	460c      	mov	r4, r1
 8005fc2:	b125      	cbz	r5, 8005fce <__swsetup_r+0x16>
 8005fc4:	69ab      	ldr	r3, [r5, #24]
 8005fc6:	b913      	cbnz	r3, 8005fce <__swsetup_r+0x16>
 8005fc8:	4628      	mov	r0, r5
 8005fca:	f7ff f9bf 	bl	800534c <__sinit>
 8005fce:	4b2e      	ldr	r3, [pc, #184]	; (8006088 <__swsetup_r+0xd0>)
 8005fd0:	429c      	cmp	r4, r3
 8005fd2:	d10f      	bne.n	8005ff4 <__swsetup_r+0x3c>
 8005fd4:	686c      	ldr	r4, [r5, #4]
 8005fd6:	89a3      	ldrh	r3, [r4, #12]
 8005fd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005fdc:	0719      	lsls	r1, r3, #28
 8005fde:	d42c      	bmi.n	800603a <__swsetup_r+0x82>
 8005fe0:	06dd      	lsls	r5, r3, #27
 8005fe2:	d411      	bmi.n	8006008 <__swsetup_r+0x50>
 8005fe4:	2309      	movs	r3, #9
 8005fe6:	6033      	str	r3, [r6, #0]
 8005fe8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005fec:	81a3      	strh	r3, [r4, #12]
 8005fee:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff2:	e03e      	b.n	8006072 <__swsetup_r+0xba>
 8005ff4:	4b25      	ldr	r3, [pc, #148]	; (800608c <__swsetup_r+0xd4>)
 8005ff6:	429c      	cmp	r4, r3
 8005ff8:	d101      	bne.n	8005ffe <__swsetup_r+0x46>
 8005ffa:	68ac      	ldr	r4, [r5, #8]
 8005ffc:	e7eb      	b.n	8005fd6 <__swsetup_r+0x1e>
 8005ffe:	4b24      	ldr	r3, [pc, #144]	; (8006090 <__swsetup_r+0xd8>)
 8006000:	429c      	cmp	r4, r3
 8006002:	bf08      	it	eq
 8006004:	68ec      	ldreq	r4, [r5, #12]
 8006006:	e7e6      	b.n	8005fd6 <__swsetup_r+0x1e>
 8006008:	0758      	lsls	r0, r3, #29
 800600a:	d512      	bpl.n	8006032 <__swsetup_r+0x7a>
 800600c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800600e:	b141      	cbz	r1, 8006022 <__swsetup_r+0x6a>
 8006010:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006014:	4299      	cmp	r1, r3
 8006016:	d002      	beq.n	800601e <__swsetup_r+0x66>
 8006018:	4630      	mov	r0, r6
 800601a:	f000 f9ab 	bl	8006374 <_free_r>
 800601e:	2300      	movs	r3, #0
 8006020:	6363      	str	r3, [r4, #52]	; 0x34
 8006022:	89a3      	ldrh	r3, [r4, #12]
 8006024:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006028:	81a3      	strh	r3, [r4, #12]
 800602a:	2300      	movs	r3, #0
 800602c:	6063      	str	r3, [r4, #4]
 800602e:	6923      	ldr	r3, [r4, #16]
 8006030:	6023      	str	r3, [r4, #0]
 8006032:	89a3      	ldrh	r3, [r4, #12]
 8006034:	f043 0308 	orr.w	r3, r3, #8
 8006038:	81a3      	strh	r3, [r4, #12]
 800603a:	6923      	ldr	r3, [r4, #16]
 800603c:	b94b      	cbnz	r3, 8006052 <__swsetup_r+0x9a>
 800603e:	89a3      	ldrh	r3, [r4, #12]
 8006040:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006044:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006048:	d003      	beq.n	8006052 <__swsetup_r+0x9a>
 800604a:	4621      	mov	r1, r4
 800604c:	4630      	mov	r0, r6
 800604e:	f000 f92b 	bl	80062a8 <__smakebuf_r>
 8006052:	89a0      	ldrh	r0, [r4, #12]
 8006054:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006058:	f010 0301 	ands.w	r3, r0, #1
 800605c:	d00a      	beq.n	8006074 <__swsetup_r+0xbc>
 800605e:	2300      	movs	r3, #0
 8006060:	60a3      	str	r3, [r4, #8]
 8006062:	6963      	ldr	r3, [r4, #20]
 8006064:	425b      	negs	r3, r3
 8006066:	61a3      	str	r3, [r4, #24]
 8006068:	6923      	ldr	r3, [r4, #16]
 800606a:	b943      	cbnz	r3, 800607e <__swsetup_r+0xc6>
 800606c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006070:	d1ba      	bne.n	8005fe8 <__swsetup_r+0x30>
 8006072:	bd70      	pop	{r4, r5, r6, pc}
 8006074:	0781      	lsls	r1, r0, #30
 8006076:	bf58      	it	pl
 8006078:	6963      	ldrpl	r3, [r4, #20]
 800607a:	60a3      	str	r3, [r4, #8]
 800607c:	e7f4      	b.n	8006068 <__swsetup_r+0xb0>
 800607e:	2000      	movs	r0, #0
 8006080:	e7f7      	b.n	8006072 <__swsetup_r+0xba>
 8006082:	bf00      	nop
 8006084:	20000010 	.word	0x20000010
 8006088:	0800679c 	.word	0x0800679c
 800608c:	080067bc 	.word	0x080067bc
 8006090:	0800677c 	.word	0x0800677c

08006094 <_close_r>:
 8006094:	b538      	push	{r3, r4, r5, lr}
 8006096:	4d06      	ldr	r5, [pc, #24]	; (80060b0 <_close_r+0x1c>)
 8006098:	2300      	movs	r3, #0
 800609a:	4604      	mov	r4, r0
 800609c:	4608      	mov	r0, r1
 800609e:	602b      	str	r3, [r5, #0]
 80060a0:	f7fa ffa9 	bl	8000ff6 <_close>
 80060a4:	1c43      	adds	r3, r0, #1
 80060a6:	d102      	bne.n	80060ae <_close_r+0x1a>
 80060a8:	682b      	ldr	r3, [r5, #0]
 80060aa:	b103      	cbz	r3, 80060ae <_close_r+0x1a>
 80060ac:	6023      	str	r3, [r4, #0]
 80060ae:	bd38      	pop	{r3, r4, r5, pc}
 80060b0:	2000ce98 	.word	0x2000ce98

080060b4 <__sflush_r>:
 80060b4:	898a      	ldrh	r2, [r1, #12]
 80060b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060ba:	4605      	mov	r5, r0
 80060bc:	0710      	lsls	r0, r2, #28
 80060be:	460c      	mov	r4, r1
 80060c0:	d458      	bmi.n	8006174 <__sflush_r+0xc0>
 80060c2:	684b      	ldr	r3, [r1, #4]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	dc05      	bgt.n	80060d4 <__sflush_r+0x20>
 80060c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	dc02      	bgt.n	80060d4 <__sflush_r+0x20>
 80060ce:	2000      	movs	r0, #0
 80060d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060d6:	2e00      	cmp	r6, #0
 80060d8:	d0f9      	beq.n	80060ce <__sflush_r+0x1a>
 80060da:	2300      	movs	r3, #0
 80060dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060e0:	682f      	ldr	r7, [r5, #0]
 80060e2:	602b      	str	r3, [r5, #0]
 80060e4:	d032      	beq.n	800614c <__sflush_r+0x98>
 80060e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060e8:	89a3      	ldrh	r3, [r4, #12]
 80060ea:	075a      	lsls	r2, r3, #29
 80060ec:	d505      	bpl.n	80060fa <__sflush_r+0x46>
 80060ee:	6863      	ldr	r3, [r4, #4]
 80060f0:	1ac0      	subs	r0, r0, r3
 80060f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060f4:	b10b      	cbz	r3, 80060fa <__sflush_r+0x46>
 80060f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060f8:	1ac0      	subs	r0, r0, r3
 80060fa:	2300      	movs	r3, #0
 80060fc:	4602      	mov	r2, r0
 80060fe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006100:	6a21      	ldr	r1, [r4, #32]
 8006102:	4628      	mov	r0, r5
 8006104:	47b0      	blx	r6
 8006106:	1c43      	adds	r3, r0, #1
 8006108:	89a3      	ldrh	r3, [r4, #12]
 800610a:	d106      	bne.n	800611a <__sflush_r+0x66>
 800610c:	6829      	ldr	r1, [r5, #0]
 800610e:	291d      	cmp	r1, #29
 8006110:	d82c      	bhi.n	800616c <__sflush_r+0xb8>
 8006112:	4a2a      	ldr	r2, [pc, #168]	; (80061bc <__sflush_r+0x108>)
 8006114:	40ca      	lsrs	r2, r1
 8006116:	07d6      	lsls	r6, r2, #31
 8006118:	d528      	bpl.n	800616c <__sflush_r+0xb8>
 800611a:	2200      	movs	r2, #0
 800611c:	6062      	str	r2, [r4, #4]
 800611e:	04d9      	lsls	r1, r3, #19
 8006120:	6922      	ldr	r2, [r4, #16]
 8006122:	6022      	str	r2, [r4, #0]
 8006124:	d504      	bpl.n	8006130 <__sflush_r+0x7c>
 8006126:	1c42      	adds	r2, r0, #1
 8006128:	d101      	bne.n	800612e <__sflush_r+0x7a>
 800612a:	682b      	ldr	r3, [r5, #0]
 800612c:	b903      	cbnz	r3, 8006130 <__sflush_r+0x7c>
 800612e:	6560      	str	r0, [r4, #84]	; 0x54
 8006130:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006132:	602f      	str	r7, [r5, #0]
 8006134:	2900      	cmp	r1, #0
 8006136:	d0ca      	beq.n	80060ce <__sflush_r+0x1a>
 8006138:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800613c:	4299      	cmp	r1, r3
 800613e:	d002      	beq.n	8006146 <__sflush_r+0x92>
 8006140:	4628      	mov	r0, r5
 8006142:	f000 f917 	bl	8006374 <_free_r>
 8006146:	2000      	movs	r0, #0
 8006148:	6360      	str	r0, [r4, #52]	; 0x34
 800614a:	e7c1      	b.n	80060d0 <__sflush_r+0x1c>
 800614c:	6a21      	ldr	r1, [r4, #32]
 800614e:	2301      	movs	r3, #1
 8006150:	4628      	mov	r0, r5
 8006152:	47b0      	blx	r6
 8006154:	1c41      	adds	r1, r0, #1
 8006156:	d1c7      	bne.n	80060e8 <__sflush_r+0x34>
 8006158:	682b      	ldr	r3, [r5, #0]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d0c4      	beq.n	80060e8 <__sflush_r+0x34>
 800615e:	2b1d      	cmp	r3, #29
 8006160:	d001      	beq.n	8006166 <__sflush_r+0xb2>
 8006162:	2b16      	cmp	r3, #22
 8006164:	d101      	bne.n	800616a <__sflush_r+0xb6>
 8006166:	602f      	str	r7, [r5, #0]
 8006168:	e7b1      	b.n	80060ce <__sflush_r+0x1a>
 800616a:	89a3      	ldrh	r3, [r4, #12]
 800616c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006170:	81a3      	strh	r3, [r4, #12]
 8006172:	e7ad      	b.n	80060d0 <__sflush_r+0x1c>
 8006174:	690f      	ldr	r7, [r1, #16]
 8006176:	2f00      	cmp	r7, #0
 8006178:	d0a9      	beq.n	80060ce <__sflush_r+0x1a>
 800617a:	0793      	lsls	r3, r2, #30
 800617c:	680e      	ldr	r6, [r1, #0]
 800617e:	bf08      	it	eq
 8006180:	694b      	ldreq	r3, [r1, #20]
 8006182:	600f      	str	r7, [r1, #0]
 8006184:	bf18      	it	ne
 8006186:	2300      	movne	r3, #0
 8006188:	eba6 0807 	sub.w	r8, r6, r7
 800618c:	608b      	str	r3, [r1, #8]
 800618e:	f1b8 0f00 	cmp.w	r8, #0
 8006192:	dd9c      	ble.n	80060ce <__sflush_r+0x1a>
 8006194:	6a21      	ldr	r1, [r4, #32]
 8006196:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006198:	4643      	mov	r3, r8
 800619a:	463a      	mov	r2, r7
 800619c:	4628      	mov	r0, r5
 800619e:	47b0      	blx	r6
 80061a0:	2800      	cmp	r0, #0
 80061a2:	dc06      	bgt.n	80061b2 <__sflush_r+0xfe>
 80061a4:	89a3      	ldrh	r3, [r4, #12]
 80061a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061aa:	81a3      	strh	r3, [r4, #12]
 80061ac:	f04f 30ff 	mov.w	r0, #4294967295
 80061b0:	e78e      	b.n	80060d0 <__sflush_r+0x1c>
 80061b2:	4407      	add	r7, r0
 80061b4:	eba8 0800 	sub.w	r8, r8, r0
 80061b8:	e7e9      	b.n	800618e <__sflush_r+0xda>
 80061ba:	bf00      	nop
 80061bc:	20400001 	.word	0x20400001

080061c0 <_fflush_r>:
 80061c0:	b538      	push	{r3, r4, r5, lr}
 80061c2:	690b      	ldr	r3, [r1, #16]
 80061c4:	4605      	mov	r5, r0
 80061c6:	460c      	mov	r4, r1
 80061c8:	b913      	cbnz	r3, 80061d0 <_fflush_r+0x10>
 80061ca:	2500      	movs	r5, #0
 80061cc:	4628      	mov	r0, r5
 80061ce:	bd38      	pop	{r3, r4, r5, pc}
 80061d0:	b118      	cbz	r0, 80061da <_fflush_r+0x1a>
 80061d2:	6983      	ldr	r3, [r0, #24]
 80061d4:	b90b      	cbnz	r3, 80061da <_fflush_r+0x1a>
 80061d6:	f7ff f8b9 	bl	800534c <__sinit>
 80061da:	4b14      	ldr	r3, [pc, #80]	; (800622c <_fflush_r+0x6c>)
 80061dc:	429c      	cmp	r4, r3
 80061de:	d11b      	bne.n	8006218 <_fflush_r+0x58>
 80061e0:	686c      	ldr	r4, [r5, #4]
 80061e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d0ef      	beq.n	80061ca <_fflush_r+0xa>
 80061ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80061ec:	07d0      	lsls	r0, r2, #31
 80061ee:	d404      	bmi.n	80061fa <_fflush_r+0x3a>
 80061f0:	0599      	lsls	r1, r3, #22
 80061f2:	d402      	bmi.n	80061fa <_fflush_r+0x3a>
 80061f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061f6:	f7ff f947 	bl	8005488 <__retarget_lock_acquire_recursive>
 80061fa:	4628      	mov	r0, r5
 80061fc:	4621      	mov	r1, r4
 80061fe:	f7ff ff59 	bl	80060b4 <__sflush_r>
 8006202:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006204:	07da      	lsls	r2, r3, #31
 8006206:	4605      	mov	r5, r0
 8006208:	d4e0      	bmi.n	80061cc <_fflush_r+0xc>
 800620a:	89a3      	ldrh	r3, [r4, #12]
 800620c:	059b      	lsls	r3, r3, #22
 800620e:	d4dd      	bmi.n	80061cc <_fflush_r+0xc>
 8006210:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006212:	f7ff f93a 	bl	800548a <__retarget_lock_release_recursive>
 8006216:	e7d9      	b.n	80061cc <_fflush_r+0xc>
 8006218:	4b05      	ldr	r3, [pc, #20]	; (8006230 <_fflush_r+0x70>)
 800621a:	429c      	cmp	r4, r3
 800621c:	d101      	bne.n	8006222 <_fflush_r+0x62>
 800621e:	68ac      	ldr	r4, [r5, #8]
 8006220:	e7df      	b.n	80061e2 <_fflush_r+0x22>
 8006222:	4b04      	ldr	r3, [pc, #16]	; (8006234 <_fflush_r+0x74>)
 8006224:	429c      	cmp	r4, r3
 8006226:	bf08      	it	eq
 8006228:	68ec      	ldreq	r4, [r5, #12]
 800622a:	e7da      	b.n	80061e2 <_fflush_r+0x22>
 800622c:	0800679c 	.word	0x0800679c
 8006230:	080067bc 	.word	0x080067bc
 8006234:	0800677c 	.word	0x0800677c

08006238 <_lseek_r>:
 8006238:	b538      	push	{r3, r4, r5, lr}
 800623a:	4d07      	ldr	r5, [pc, #28]	; (8006258 <_lseek_r+0x20>)
 800623c:	4604      	mov	r4, r0
 800623e:	4608      	mov	r0, r1
 8006240:	4611      	mov	r1, r2
 8006242:	2200      	movs	r2, #0
 8006244:	602a      	str	r2, [r5, #0]
 8006246:	461a      	mov	r2, r3
 8006248:	f7fa fefc 	bl	8001044 <_lseek>
 800624c:	1c43      	adds	r3, r0, #1
 800624e:	d102      	bne.n	8006256 <_lseek_r+0x1e>
 8006250:	682b      	ldr	r3, [r5, #0]
 8006252:	b103      	cbz	r3, 8006256 <_lseek_r+0x1e>
 8006254:	6023      	str	r3, [r4, #0]
 8006256:	bd38      	pop	{r3, r4, r5, pc}
 8006258:	2000ce98 	.word	0x2000ce98

0800625c <__swhatbuf_r>:
 800625c:	b570      	push	{r4, r5, r6, lr}
 800625e:	460e      	mov	r6, r1
 8006260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006264:	2900      	cmp	r1, #0
 8006266:	b096      	sub	sp, #88	; 0x58
 8006268:	4614      	mov	r4, r2
 800626a:	461d      	mov	r5, r3
 800626c:	da08      	bge.n	8006280 <__swhatbuf_r+0x24>
 800626e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	602a      	str	r2, [r5, #0]
 8006276:	061a      	lsls	r2, r3, #24
 8006278:	d410      	bmi.n	800629c <__swhatbuf_r+0x40>
 800627a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800627e:	e00e      	b.n	800629e <__swhatbuf_r+0x42>
 8006280:	466a      	mov	r2, sp
 8006282:	f000 f905 	bl	8006490 <_fstat_r>
 8006286:	2800      	cmp	r0, #0
 8006288:	dbf1      	blt.n	800626e <__swhatbuf_r+0x12>
 800628a:	9a01      	ldr	r2, [sp, #4]
 800628c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006290:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006294:	425a      	negs	r2, r3
 8006296:	415a      	adcs	r2, r3
 8006298:	602a      	str	r2, [r5, #0]
 800629a:	e7ee      	b.n	800627a <__swhatbuf_r+0x1e>
 800629c:	2340      	movs	r3, #64	; 0x40
 800629e:	2000      	movs	r0, #0
 80062a0:	6023      	str	r3, [r4, #0]
 80062a2:	b016      	add	sp, #88	; 0x58
 80062a4:	bd70      	pop	{r4, r5, r6, pc}
	...

080062a8 <__smakebuf_r>:
 80062a8:	898b      	ldrh	r3, [r1, #12]
 80062aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80062ac:	079d      	lsls	r5, r3, #30
 80062ae:	4606      	mov	r6, r0
 80062b0:	460c      	mov	r4, r1
 80062b2:	d507      	bpl.n	80062c4 <__smakebuf_r+0x1c>
 80062b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80062b8:	6023      	str	r3, [r4, #0]
 80062ba:	6123      	str	r3, [r4, #16]
 80062bc:	2301      	movs	r3, #1
 80062be:	6163      	str	r3, [r4, #20]
 80062c0:	b002      	add	sp, #8
 80062c2:	bd70      	pop	{r4, r5, r6, pc}
 80062c4:	ab01      	add	r3, sp, #4
 80062c6:	466a      	mov	r2, sp
 80062c8:	f7ff ffc8 	bl	800625c <__swhatbuf_r>
 80062cc:	9900      	ldr	r1, [sp, #0]
 80062ce:	4605      	mov	r5, r0
 80062d0:	4630      	mov	r0, r6
 80062d2:	f7ff f8fb 	bl	80054cc <_malloc_r>
 80062d6:	b948      	cbnz	r0, 80062ec <__smakebuf_r+0x44>
 80062d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062dc:	059a      	lsls	r2, r3, #22
 80062de:	d4ef      	bmi.n	80062c0 <__smakebuf_r+0x18>
 80062e0:	f023 0303 	bic.w	r3, r3, #3
 80062e4:	f043 0302 	orr.w	r3, r3, #2
 80062e8:	81a3      	strh	r3, [r4, #12]
 80062ea:	e7e3      	b.n	80062b4 <__smakebuf_r+0xc>
 80062ec:	4b0d      	ldr	r3, [pc, #52]	; (8006324 <__smakebuf_r+0x7c>)
 80062ee:	62b3      	str	r3, [r6, #40]	; 0x28
 80062f0:	89a3      	ldrh	r3, [r4, #12]
 80062f2:	6020      	str	r0, [r4, #0]
 80062f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062f8:	81a3      	strh	r3, [r4, #12]
 80062fa:	9b00      	ldr	r3, [sp, #0]
 80062fc:	6163      	str	r3, [r4, #20]
 80062fe:	9b01      	ldr	r3, [sp, #4]
 8006300:	6120      	str	r0, [r4, #16]
 8006302:	b15b      	cbz	r3, 800631c <__smakebuf_r+0x74>
 8006304:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006308:	4630      	mov	r0, r6
 800630a:	f000 f8d3 	bl	80064b4 <_isatty_r>
 800630e:	b128      	cbz	r0, 800631c <__smakebuf_r+0x74>
 8006310:	89a3      	ldrh	r3, [r4, #12]
 8006312:	f023 0303 	bic.w	r3, r3, #3
 8006316:	f043 0301 	orr.w	r3, r3, #1
 800631a:	81a3      	strh	r3, [r4, #12]
 800631c:	89a0      	ldrh	r0, [r4, #12]
 800631e:	4305      	orrs	r5, r0
 8006320:	81a5      	strh	r5, [r4, #12]
 8006322:	e7cd      	b.n	80062c0 <__smakebuf_r+0x18>
 8006324:	080052e5 	.word	0x080052e5

08006328 <memmove>:
 8006328:	4288      	cmp	r0, r1
 800632a:	b510      	push	{r4, lr}
 800632c:	eb01 0402 	add.w	r4, r1, r2
 8006330:	d902      	bls.n	8006338 <memmove+0x10>
 8006332:	4284      	cmp	r4, r0
 8006334:	4623      	mov	r3, r4
 8006336:	d807      	bhi.n	8006348 <memmove+0x20>
 8006338:	1e43      	subs	r3, r0, #1
 800633a:	42a1      	cmp	r1, r4
 800633c:	d008      	beq.n	8006350 <memmove+0x28>
 800633e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006342:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006346:	e7f8      	b.n	800633a <memmove+0x12>
 8006348:	4402      	add	r2, r0
 800634a:	4601      	mov	r1, r0
 800634c:	428a      	cmp	r2, r1
 800634e:	d100      	bne.n	8006352 <memmove+0x2a>
 8006350:	bd10      	pop	{r4, pc}
 8006352:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006356:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800635a:	e7f7      	b.n	800634c <memmove+0x24>

0800635c <__malloc_lock>:
 800635c:	4801      	ldr	r0, [pc, #4]	; (8006364 <__malloc_lock+0x8>)
 800635e:	f7ff b893 	b.w	8005488 <__retarget_lock_acquire_recursive>
 8006362:	bf00      	nop
 8006364:	2000ce8c 	.word	0x2000ce8c

08006368 <__malloc_unlock>:
 8006368:	4801      	ldr	r0, [pc, #4]	; (8006370 <__malloc_unlock+0x8>)
 800636a:	f7ff b88e 	b.w	800548a <__retarget_lock_release_recursive>
 800636e:	bf00      	nop
 8006370:	2000ce8c 	.word	0x2000ce8c

08006374 <_free_r>:
 8006374:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006376:	2900      	cmp	r1, #0
 8006378:	d044      	beq.n	8006404 <_free_r+0x90>
 800637a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800637e:	9001      	str	r0, [sp, #4]
 8006380:	2b00      	cmp	r3, #0
 8006382:	f1a1 0404 	sub.w	r4, r1, #4
 8006386:	bfb8      	it	lt
 8006388:	18e4      	addlt	r4, r4, r3
 800638a:	f7ff ffe7 	bl	800635c <__malloc_lock>
 800638e:	4a1e      	ldr	r2, [pc, #120]	; (8006408 <_free_r+0x94>)
 8006390:	9801      	ldr	r0, [sp, #4]
 8006392:	6813      	ldr	r3, [r2, #0]
 8006394:	b933      	cbnz	r3, 80063a4 <_free_r+0x30>
 8006396:	6063      	str	r3, [r4, #4]
 8006398:	6014      	str	r4, [r2, #0]
 800639a:	b003      	add	sp, #12
 800639c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80063a0:	f7ff bfe2 	b.w	8006368 <__malloc_unlock>
 80063a4:	42a3      	cmp	r3, r4
 80063a6:	d908      	bls.n	80063ba <_free_r+0x46>
 80063a8:	6825      	ldr	r5, [r4, #0]
 80063aa:	1961      	adds	r1, r4, r5
 80063ac:	428b      	cmp	r3, r1
 80063ae:	bf01      	itttt	eq
 80063b0:	6819      	ldreq	r1, [r3, #0]
 80063b2:	685b      	ldreq	r3, [r3, #4]
 80063b4:	1949      	addeq	r1, r1, r5
 80063b6:	6021      	streq	r1, [r4, #0]
 80063b8:	e7ed      	b.n	8006396 <_free_r+0x22>
 80063ba:	461a      	mov	r2, r3
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	b10b      	cbz	r3, 80063c4 <_free_r+0x50>
 80063c0:	42a3      	cmp	r3, r4
 80063c2:	d9fa      	bls.n	80063ba <_free_r+0x46>
 80063c4:	6811      	ldr	r1, [r2, #0]
 80063c6:	1855      	adds	r5, r2, r1
 80063c8:	42a5      	cmp	r5, r4
 80063ca:	d10b      	bne.n	80063e4 <_free_r+0x70>
 80063cc:	6824      	ldr	r4, [r4, #0]
 80063ce:	4421      	add	r1, r4
 80063d0:	1854      	adds	r4, r2, r1
 80063d2:	42a3      	cmp	r3, r4
 80063d4:	6011      	str	r1, [r2, #0]
 80063d6:	d1e0      	bne.n	800639a <_free_r+0x26>
 80063d8:	681c      	ldr	r4, [r3, #0]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	6053      	str	r3, [r2, #4]
 80063de:	4421      	add	r1, r4
 80063e0:	6011      	str	r1, [r2, #0]
 80063e2:	e7da      	b.n	800639a <_free_r+0x26>
 80063e4:	d902      	bls.n	80063ec <_free_r+0x78>
 80063e6:	230c      	movs	r3, #12
 80063e8:	6003      	str	r3, [r0, #0]
 80063ea:	e7d6      	b.n	800639a <_free_r+0x26>
 80063ec:	6825      	ldr	r5, [r4, #0]
 80063ee:	1961      	adds	r1, r4, r5
 80063f0:	428b      	cmp	r3, r1
 80063f2:	bf04      	itt	eq
 80063f4:	6819      	ldreq	r1, [r3, #0]
 80063f6:	685b      	ldreq	r3, [r3, #4]
 80063f8:	6063      	str	r3, [r4, #4]
 80063fa:	bf04      	itt	eq
 80063fc:	1949      	addeq	r1, r1, r5
 80063fe:	6021      	streq	r1, [r4, #0]
 8006400:	6054      	str	r4, [r2, #4]
 8006402:	e7ca      	b.n	800639a <_free_r+0x26>
 8006404:	b003      	add	sp, #12
 8006406:	bd30      	pop	{r4, r5, pc}
 8006408:	2000ce90 	.word	0x2000ce90

0800640c <_realloc_r>:
 800640c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006410:	4680      	mov	r8, r0
 8006412:	4614      	mov	r4, r2
 8006414:	460e      	mov	r6, r1
 8006416:	b921      	cbnz	r1, 8006422 <_realloc_r+0x16>
 8006418:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800641c:	4611      	mov	r1, r2
 800641e:	f7ff b855 	b.w	80054cc <_malloc_r>
 8006422:	b92a      	cbnz	r2, 8006430 <_realloc_r+0x24>
 8006424:	f7ff ffa6 	bl	8006374 <_free_r>
 8006428:	4625      	mov	r5, r4
 800642a:	4628      	mov	r0, r5
 800642c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006430:	f000 f850 	bl	80064d4 <_malloc_usable_size_r>
 8006434:	4284      	cmp	r4, r0
 8006436:	4607      	mov	r7, r0
 8006438:	d802      	bhi.n	8006440 <_realloc_r+0x34>
 800643a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800643e:	d812      	bhi.n	8006466 <_realloc_r+0x5a>
 8006440:	4621      	mov	r1, r4
 8006442:	4640      	mov	r0, r8
 8006444:	f7ff f842 	bl	80054cc <_malloc_r>
 8006448:	4605      	mov	r5, r0
 800644a:	2800      	cmp	r0, #0
 800644c:	d0ed      	beq.n	800642a <_realloc_r+0x1e>
 800644e:	42bc      	cmp	r4, r7
 8006450:	4622      	mov	r2, r4
 8006452:	4631      	mov	r1, r6
 8006454:	bf28      	it	cs
 8006456:	463a      	movcs	r2, r7
 8006458:	f7fe fed2 	bl	8005200 <memcpy>
 800645c:	4631      	mov	r1, r6
 800645e:	4640      	mov	r0, r8
 8006460:	f7ff ff88 	bl	8006374 <_free_r>
 8006464:	e7e1      	b.n	800642a <_realloc_r+0x1e>
 8006466:	4635      	mov	r5, r6
 8006468:	e7df      	b.n	800642a <_realloc_r+0x1e>
	...

0800646c <_read_r>:
 800646c:	b538      	push	{r3, r4, r5, lr}
 800646e:	4d07      	ldr	r5, [pc, #28]	; (800648c <_read_r+0x20>)
 8006470:	4604      	mov	r4, r0
 8006472:	4608      	mov	r0, r1
 8006474:	4611      	mov	r1, r2
 8006476:	2200      	movs	r2, #0
 8006478:	602a      	str	r2, [r5, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	f7fa fd9e 	bl	8000fbc <_read>
 8006480:	1c43      	adds	r3, r0, #1
 8006482:	d102      	bne.n	800648a <_read_r+0x1e>
 8006484:	682b      	ldr	r3, [r5, #0]
 8006486:	b103      	cbz	r3, 800648a <_read_r+0x1e>
 8006488:	6023      	str	r3, [r4, #0]
 800648a:	bd38      	pop	{r3, r4, r5, pc}
 800648c:	2000ce98 	.word	0x2000ce98

08006490 <_fstat_r>:
 8006490:	b538      	push	{r3, r4, r5, lr}
 8006492:	4d07      	ldr	r5, [pc, #28]	; (80064b0 <_fstat_r+0x20>)
 8006494:	2300      	movs	r3, #0
 8006496:	4604      	mov	r4, r0
 8006498:	4608      	mov	r0, r1
 800649a:	4611      	mov	r1, r2
 800649c:	602b      	str	r3, [r5, #0]
 800649e:	f7fa fdb6 	bl	800100e <_fstat>
 80064a2:	1c43      	adds	r3, r0, #1
 80064a4:	d102      	bne.n	80064ac <_fstat_r+0x1c>
 80064a6:	682b      	ldr	r3, [r5, #0]
 80064a8:	b103      	cbz	r3, 80064ac <_fstat_r+0x1c>
 80064aa:	6023      	str	r3, [r4, #0]
 80064ac:	bd38      	pop	{r3, r4, r5, pc}
 80064ae:	bf00      	nop
 80064b0:	2000ce98 	.word	0x2000ce98

080064b4 <_isatty_r>:
 80064b4:	b538      	push	{r3, r4, r5, lr}
 80064b6:	4d06      	ldr	r5, [pc, #24]	; (80064d0 <_isatty_r+0x1c>)
 80064b8:	2300      	movs	r3, #0
 80064ba:	4604      	mov	r4, r0
 80064bc:	4608      	mov	r0, r1
 80064be:	602b      	str	r3, [r5, #0]
 80064c0:	f7fa fdb5 	bl	800102e <_isatty>
 80064c4:	1c43      	adds	r3, r0, #1
 80064c6:	d102      	bne.n	80064ce <_isatty_r+0x1a>
 80064c8:	682b      	ldr	r3, [r5, #0]
 80064ca:	b103      	cbz	r3, 80064ce <_isatty_r+0x1a>
 80064cc:	6023      	str	r3, [r4, #0]
 80064ce:	bd38      	pop	{r3, r4, r5, pc}
 80064d0:	2000ce98 	.word	0x2000ce98

080064d4 <_malloc_usable_size_r>:
 80064d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064d8:	1f18      	subs	r0, r3, #4
 80064da:	2b00      	cmp	r3, #0
 80064dc:	bfbc      	itt	lt
 80064de:	580b      	ldrlt	r3, [r1, r0]
 80064e0:	18c0      	addlt	r0, r0, r3
 80064e2:	4770      	bx	lr

080064e4 <_init>:
 80064e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064e6:	bf00      	nop
 80064e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064ea:	bc08      	pop	{r3}
 80064ec:	469e      	mov	lr, r3
 80064ee:	4770      	bx	lr

080064f0 <_fini>:
 80064f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064f2:	bf00      	nop
 80064f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064f6:	bc08      	pop	{r3}
 80064f8:	469e      	mov	lr, r3
 80064fa:	4770      	bx	lr
