#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x56054ef31b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56054ef31d00 .scope module, "tb" "tb" 3 3;
 .timescale -9 -12;
v0x56054ef93b90_0 .var/i "addr", 31 0;
v0x56054ef93c90_0 .var "byte_val", 7 0;
v0x56054ef93d70_0 .var "clk", 0 0;
v0x56054ef93ed0_0 .net "done", 0 0, v0x56054ef91070_0;  1 drivers
v0x56054ef93f70_0 .var/i "fail_count", 31 0;
v0x56054ef94030_0 .var/i "fd_img", 31 0;
v0x56054ef94110_0 .var/i "fd_mem", 31 0;
v0x56054ef941f0_0 .net "final_class", 3 0, v0x56054ef91130_0;  1 drivers
v0x56054ef94300_0 .var/i "img", 31 0;
v0x56054ef94470_0 .var/str "img_path";
v0x56054ef94530_0 .var/i "label", 31 0;
v0x56054ef94610_0 .var/str "mem_path";
v0x56054ef946d0_0 .var/i "pass_count", 31 0;
v0x56054ef947b0_0 .var "rst_n", 0 0;
v0x56054ef94850_0 .var "start", 0 0;
v0x56054ef948f0_0 .var/i "status", 31 0;
v0x56054ef949d0_0 .var/i "total_tests", 31 0;
v0x56054ef94ab0_0 .var "wr_addr", 13 0;
v0x56054ef94bc0_0 .var "wr_data", 7 0;
v0x56054ef94cd0_0 .var "wr_en", 0 0;
E_0x56054ef204e0 .event anyedge, v0x56054ef91070_0;
S_0x56054ef49ad0 .scope module, "uut" "top_module" 3 11, 4 1 0, S_0x56054ef31d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 14 "wr_addr";
    .port_info 5 /INPUT 8 "wr_data";
    .port_info 6 /OUTPUT 4 "final_class";
    .port_info 7 /OUTPUT 1 "done";
v0x56054ef8f260_0 .array/port v0x56054ef8f260, 0;
L_0x56054ef95880 .functor BUFZ 26, v0x56054ef8f260_0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_1 .array/port v0x56054ef8f260, 1;
L_0x56054ef95920 .functor BUFZ 26, v0x56054ef8f260_1, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_2 .array/port v0x56054ef8f260, 2;
L_0x56054ef95a80 .functor BUFZ 26, v0x56054ef8f260_2, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_3 .array/port v0x56054ef8f260, 3;
L_0x56054ef95b40 .functor BUFZ 26, v0x56054ef8f260_3, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_4 .array/port v0x56054ef8f260, 4;
L_0x56054ef95cb0 .functor BUFZ 26, v0x56054ef8f260_4, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_5 .array/port v0x56054ef8f260, 5;
L_0x56054ef95d70 .functor BUFZ 26, v0x56054ef8f260_5, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_6 .array/port v0x56054ef8f260, 6;
L_0x56054ef95ef0 .functor BUFZ 26, v0x56054ef8f260_6, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_7 .array/port v0x56054ef8f260, 7;
L_0x56054ef95fb0 .functor BUFZ 26, v0x56054ef8f260_7, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_8 .array/port v0x56054ef8f260, 8;
L_0x56054ef96140 .functor BUFZ 26, v0x56054ef8f260_8, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_9 .array/port v0x56054ef8f260, 9;
L_0x56054ef96200 .functor BUFZ 26, v0x56054ef8f260_9, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_10 .array/port v0x56054ef8f260, 10;
L_0x56054ef963a0 .functor BUFZ 26, v0x56054ef8f260_10, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_11 .array/port v0x56054ef8f260, 11;
L_0x56054ef96460 .functor BUFZ 26, v0x56054ef8f260_11, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_12 .array/port v0x56054ef8f260, 12;
L_0x56054ef96610 .functor BUFZ 26, v0x56054ef8f260_12, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_13 .array/port v0x56054ef8f260, 13;
L_0x56054ef966d0 .functor BUFZ 26, v0x56054ef8f260_13, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_14 .array/port v0x56054ef8f260, 14;
L_0x56054ef96890 .functor BUFZ 26, v0x56054ef8f260_14, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef8f260_15 .array/port v0x56054ef8f260, 15;
L_0x56054ef96950 .functor BUFZ 26, v0x56054ef8f260_15, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x56054ef92c90_0 .net "clk", 0 0, v0x56054ef93d70_0;  1 drivers
v0x56054ef92d50_0 .net "data_out_l1", 7 0, v0x56054ef925f0_0;  1 drivers
v0x56054ef92e10_0 .net "data_out_l2", 7 0, v0x56054ef926c0_0;  1 drivers
v0x56054ef92f00_0 .net "done", 0 0, v0x56054ef91070_0;  alias, 1 drivers
v0x56054ef92fa0_0 .net "final_class", 3 0, v0x56054ef91130_0;  alias, 1 drivers
v0x56054ef93090 .array "layer1_outputs", 15 0;
v0x56054ef93090_0 .net/s v0x56054ef93090 0, 25 0, v0x56054ef8f260_0; 1 drivers
v0x56054ef93090_1 .net/s v0x56054ef93090 1, 25 0, v0x56054ef8f260_1; 1 drivers
v0x56054ef93090_2 .net/s v0x56054ef93090 2, 25 0, v0x56054ef8f260_2; 1 drivers
v0x56054ef93090_3 .net/s v0x56054ef93090 3, 25 0, v0x56054ef8f260_3; 1 drivers
v0x56054ef93090_4 .net/s v0x56054ef93090 4, 25 0, v0x56054ef8f260_4; 1 drivers
v0x56054ef93090_5 .net/s v0x56054ef93090 5, 25 0, v0x56054ef8f260_5; 1 drivers
v0x56054ef93090_6 .net/s v0x56054ef93090 6, 25 0, v0x56054ef8f260_6; 1 drivers
v0x56054ef93090_7 .net/s v0x56054ef93090 7, 25 0, v0x56054ef8f260_7; 1 drivers
v0x56054ef93090_8 .net/s v0x56054ef93090 8, 25 0, v0x56054ef8f260_8; 1 drivers
v0x56054ef93090_9 .net/s v0x56054ef93090 9, 25 0, v0x56054ef8f260_9; 1 drivers
v0x56054ef93090_10 .net/s v0x56054ef93090 10, 25 0, v0x56054ef8f260_10; 1 drivers
v0x56054ef93090_11 .net/s v0x56054ef93090 11, 25 0, v0x56054ef8f260_11; 1 drivers
v0x56054ef93090_12 .net/s v0x56054ef93090 12, 25 0, v0x56054ef8f260_12; 1 drivers
v0x56054ef93090_13 .net/s v0x56054ef93090 13, 25 0, v0x56054ef8f260_13; 1 drivers
v0x56054ef93090_14 .net/s v0x56054ef93090 14, 25 0, v0x56054ef8f260_14; 1 drivers
v0x56054ef93090_15 .net/s v0x56054ef93090 15, 25 0, v0x56054ef8f260_15; 1 drivers
v0x56054ef933c0_0 .net "layer_one_done", 0 0, v0x56054ef0f030_0;  1 drivers
v0x56054ef934b0_0 .net "mem_addr_l1", 13 0, v0x56054ef8efc0_0;  1 drivers
v0x56054ef935c0_0 .net "mem_addr_l2", 13 0, v0x56054ef919a0_0;  1 drivers
v0x56054ef93710_0 .net "rst_n", 0 0, v0x56054ef947b0_0;  1 drivers
v0x56054ef93800_0 .net "start", 0 0, v0x56054ef94850_0;  1 drivers
v0x56054ef938a0_0 .net "wr_addr", 13 0, v0x56054ef94ab0_0;  1 drivers
v0x56054ef93940_0 .net "wr_data", 7 0, v0x56054ef94bc0_0;  1 drivers
v0x56054ef939e0_0 .net "wr_en", 0 0, v0x56054ef94cd0_0;  1 drivers
S_0x56054ef49d30 .scope module, "layer1_inst" "neuron_layer_one_fsm" 4 32, 5 1 0, S_0x56054ef49ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "data_from_mem";
    .port_info 4 /OUTPUT 14 "mem_addr";
    .port_info 5 /OUTPUT 416 "outputs";
    .port_info 6 /OUTPUT 1 "done";
P_0x56054ef72c60 .param/l "ADDR_WIDTH" 0 5 4, +C4<00000000000000000000000000001110>;
P_0x56054ef72ca0 .param/l "BIAS1_BASE" 1 5 42, C4<00001100010000>;
P_0x56054ef72ce0 .param/l "DONE" 1 5 29, C4<1001>;
P_0x56054ef72d20 .param/l "IDLE" 1 5 15, C4<0000>;
P_0x56054ef72d60 .param/l "INPUT_BASE" 1 5 41, C4<00000000000000>;
P_0x56054ef72da0 .param/l "LOAD_BIAS_ADDR" 1 5 16, C4<0001>;
P_0x56054ef72de0 .param/l "LOAD_BIAS_BFFR" 1 5 17, C4<1010>;
P_0x56054ef72e20 .param/l "LOAD_BIAS_WAIT" 1 5 18, C4<0010>;
P_0x56054ef72e60 .param/l "M" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x56054ef72ea0 .param/l "MAC_PREPARE_BFFR" 1 5 27, C4<1110>;
P_0x56054ef72ee0 .param/l "MAC_PREPARE_MULT" 1 5 26, C4<0111>;
P_0x56054ef72f20 .param/l "MAC_READ_WEIGHT_ADDR" 1 5 22, C4<0101>;
P_0x56054ef72f60 .param/l "MAC_READ_WEIGHT_BFFR" 1 5 23, C4<1100>;
P_0x56054ef72fa0 .param/l "MAC_READ_WEIGHT_WAIT" 1 5 24, C4<0110>;
P_0x56054ef72fe0 .param/l "MAC_SAFETY_BFFR" 1 5 25, C4<1101>;
P_0x56054ef73020 .param/l "MAC_UPDATE" 1 5 28, C4<1000>;
P_0x56054ef73060 .param/l "N" 0 5 2, +C4<00000000000000000000001100010000>;
P_0x56054ef730a0 .param/l "READ_INPUT_ADDR" 1 5 19, C4<0011>;
P_0x56054ef730e0 .param/l "READ_INPUT_BFFR" 1 5 20, C4<1011>;
P_0x56054ef73120 .param/l "READ_INPUT_WAIT" 1 5 21, C4<0100>;
P_0x56054ef73160 .param/l "WEIGHT1_BASE" 1 5 43, C4<00001100100000>;
v0x56054ef6e300 .array/s "accum", 15 0, 25 0;
v0x56054ef6e8a0_0 .var "bias_count", 3 0;
v0x56054ef6f050_0 .net "clk", 0 0, v0x56054ef93d70_0;  alias, 1 drivers
v0x56054ef6f720_0 .net "data_from_mem", 7 0, v0x56054ef925f0_0;  alias, 1 drivers
v0x56054ef0f030_0 .var "done", 0 0;
v0x56054ef65a80_0 .var "i", 9 0;
v0x56054ef65b20_0 .var "input_byte", 7 0;
v0x56054ef8eee0_0 .var/i "k", 31 0;
v0x56054ef8efc0_0 .var "mem_addr", 13 0;
v0x56054ef8f0a0_0 .var/s "mult_result", 16 0;
v0x56054ef8f180_0 .var "n", 3 0;
v0x56054ef8f260 .array/s "outputs", 15 0, 25 0;
v0x56054ef8f5b0_0 .net "rst_n", 0 0, v0x56054ef947b0_0;  alias, 1 drivers
v0x56054ef8f670_0 .net "start", 0 0, v0x56054ef94850_0;  alias, 1 drivers
v0x56054ef8f730_0 .var "state", 3 0;
v0x56054ef8f810_0 .var/s "weight_byte", 7 0;
E_0x56054ef1ee10/0 .event negedge, v0x56054ef8f5b0_0;
E_0x56054ef1ee10/1 .event posedge, v0x56054ef6f050_0;
E_0x56054ef1ee10 .event/or E_0x56054ef1ee10/0, E_0x56054ef1ee10/1;
S_0x56054ef8f9d0 .scope module, "layer2_inst" "neuron_layer_two_fsm" 4 43, 6 1 0, S_0x56054ef49ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "data_from_mem";
    .port_info 4 /OUTPUT 14 "mem_addr";
    .port_info 5 /INPUT 416 "layer1_outputs";
    .port_info 6 /OUTPUT 4 "final_class";
    .port_info 7 /OUTPUT 1 "done";
P_0x56054ef8fb80 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000001110>;
P_0x56054ef8fbc0 .param/l "BIAS2_BASE" 1 6 49, C4<11010000100000>;
P_0x56054ef8fc00 .param/l "COPY_L1" 1 6 17, C4<0001>;
P_0x56054ef8fc40 .param/l "DONE_COMPARE" 1 6 31, C4<1001>;
P_0x56054ef8fc80 .param/l "DONE_COMPARE_BFFR" 1 6 30, C4<1110>;
P_0x56054ef8fcc0 .param/l "DONE_START" 1 6 28, C4<1000>;
P_0x56054ef8fd00 .param/l "DONE_START_BFFR" 1 6 29, C4<1101>;
P_0x56054ef8fd40 .param/l "IDLE" 1 6 16, C4<0000>;
P_0x56054ef8fd80 .param/l "LOAD_BIAS_ADDR" 1 6 18, C4<0010>;
P_0x56054ef8fdc0 .param/l "LOAD_BIAS_BFFR" 1 6 19, C4<1010>;
P_0x56054ef8fe00 .param/l "LOAD_BIAS_WAIT" 1 6 20, C4<0011>;
P_0x56054ef8fe40 .param/l "M1" 0 6 2, +C4<00000000000000000000000000010000>;
P_0x56054ef8fe80 .param/l "M2" 0 6 3, +C4<00000000000000000000000000001010>;
P_0x56054ef8fec0 .param/l "MAC_PARTIAL_SUM_BFFR" 1 6 26, C4<1100>;
P_0x56054ef8ff00 .param/l "MAC_READ_WEIGHT_ADDR" 1 6 23, C4<0101>;
P_0x56054ef8ff40 .param/l "MAC_READ_WEIGHT_BFFR" 1 6 24, C4<1111>;
P_0x56054ef8ff80 .param/l "MAC_READ_WEIGHT_WAIT" 1 6 25, C4<0110>;
P_0x56054ef8ffc0 .param/l "MAC_START" 1 6 21, C4<0100>;
P_0x56054ef90000 .param/l "MAC_START_BFFR" 1 6 22, C4<1011>;
P_0x56054ef90040 .param/l "MAC_UPDATE" 1 6 27, C4<0111>;
P_0x56054ef90080 .param/l "WEIGHT2_BASE" 1 6 50, C4<11010000101010>;
v0x56054ef90b30 .array/s "accum", 9 0, 40 0;
v0x56054ef90c10_0 .var "bias_count", 3 0;
v0x56054ef90cf0_0 .net "clk", 0 0, v0x56054ef93d70_0;  alias, 1 drivers
v0x56054ef90dc0_0 .var "compare_idx", 3 0;
v0x56054ef90e60_0 .var "copy_idx", 3 0;
v0x56054ef90f90_0 .net "data_from_mem", 7 0, v0x56054ef926c0_0;  alias, 1 drivers
v0x56054ef91070_0 .var "done", 0 0;
v0x56054ef91130_0 .var "final_class", 3 0;
v0x56054ef91210_0 .var "j", 3 0;
v0x56054ef912f0_0 .var/i "k", 31 0;
v0x56054ef913d0 .array/s "l1_cache", 15 0, 25 0;
v0x56054ef91490 .array "layer1_outputs", 15 0;
v0x56054ef91490_0 .net/s v0x56054ef91490 0, 25 0, L_0x56054ef95880; 1 drivers
v0x56054ef91490_1 .net/s v0x56054ef91490 1, 25 0, L_0x56054ef95920; 1 drivers
v0x56054ef91490_2 .net/s v0x56054ef91490 2, 25 0, L_0x56054ef95a80; 1 drivers
v0x56054ef91490_3 .net/s v0x56054ef91490 3, 25 0, L_0x56054ef95b40; 1 drivers
v0x56054ef91490_4 .net/s v0x56054ef91490 4, 25 0, L_0x56054ef95cb0; 1 drivers
v0x56054ef91490_5 .net/s v0x56054ef91490 5, 25 0, L_0x56054ef95d70; 1 drivers
v0x56054ef91490_6 .net/s v0x56054ef91490 6, 25 0, L_0x56054ef95ef0; 1 drivers
v0x56054ef91490_7 .net/s v0x56054ef91490 7, 25 0, L_0x56054ef95fb0; 1 drivers
v0x56054ef91490_8 .net/s v0x56054ef91490 8, 25 0, L_0x56054ef96140; 1 drivers
v0x56054ef91490_9 .net/s v0x56054ef91490 9, 25 0, L_0x56054ef96200; 1 drivers
v0x56054ef91490_10 .net/s v0x56054ef91490 10, 25 0, L_0x56054ef963a0; 1 drivers
v0x56054ef91490_11 .net/s v0x56054ef91490 11, 25 0, L_0x56054ef96460; 1 drivers
v0x56054ef91490_12 .net/s v0x56054ef91490 12, 25 0, L_0x56054ef96610; 1 drivers
v0x56054ef91490_13 .net/s v0x56054ef91490 13, 25 0, L_0x56054ef966d0; 1 drivers
v0x56054ef91490_14 .net/s v0x56054ef91490 14, 25 0, L_0x56054ef96890; 1 drivers
v0x56054ef91490_15 .net/s v0x56054ef91490 15, 25 0, L_0x56054ef96950; 1 drivers
v0x56054ef917e0_0 .var "max_idx", 3 0;
v0x56054ef918c0_0 .var/s "max_val", 40 0;
v0x56054ef919a0_0 .var "mem_addr", 13 0;
v0x56054ef91a80_0 .var "n", 3 0;
v0x56054ef91b60_0 .var/s "partial_sum", 40 0;
v0x56054ef91c40_0 .net "rst_n", 0 0, v0x56054ef947b0_0;  alias, 1 drivers
v0x56054ef91ce0_0 .net "start", 0 0, v0x56054ef0f030_0;  alias, 1 drivers
v0x56054ef91db0_0 .var "state", 3 0;
v0x56054ef91e50_0 .var/s "weight_byte", 7 0;
S_0x56054ef92030 .scope module, "mem_inst" "unified_mem" 4 20, 7 1 0, S_0x56054ef49ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 14 "wr_addr";
    .port_info 3 /INPUT 14 "rd_addr_l1";
    .port_info 4 /INPUT 14 "rd_addr_l2";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /OUTPUT 8 "data_out_l1";
    .port_info 7 /OUTPUT 8 "data_out_l2";
P_0x56054ef921f0 .param/l "ADDR_WIDTH" 0 7 1, +C4<00000000000000000000000000001110>;
v0x56054ef92400_0 .net "clk", 0 0, v0x56054ef93d70_0;  alias, 1 drivers
v0x56054ef92510_0 .net "data_in", 7 0, v0x56054ef94bc0_0;  alias, 1 drivers
v0x56054ef925f0_0 .var "data_out_l1", 7 0;
v0x56054ef926c0_0 .var "data_out_l2", 7 0;
v0x56054ef92790 .array "memory", 16383 0, 7 0;
v0x56054ef92880_0 .net "rd_addr_l1", 13 0, v0x56054ef8efc0_0;  alias, 1 drivers
v0x56054ef92940_0 .net "rd_addr_l2", 13 0, v0x56054ef919a0_0;  alias, 1 drivers
v0x56054ef92a10_0 .net "wr_addr", 13 0, v0x56054ef94ab0_0;  alias, 1 drivers
v0x56054ef92ad0_0 .net "wr_en", 0 0, v0x56054ef94cd0_0;  alias, 1 drivers
E_0x56054ef21610 .event posedge, v0x56054ef6f050_0;
    .scope S_0x56054ef92030;
T_0 ;
    %wait E_0x56054ef21610;
    %load/vec4 v0x56054ef92ad0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x56054ef92510_0;
    %xor/r;
    %pushi/vec4 1, 1, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x56054ef92510_0;
    %load/vec4 v0x56054ef92a10_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56054ef92790, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56054ef92030;
T_1 ;
    %wait E_0x56054ef21610;
    %load/vec4 v0x56054ef92880_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x56054ef92790, 4;
    %assign/vec4 v0x56054ef925f0_0, 0;
    %load/vec4 v0x56054ef92940_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x56054ef92790, 4;
    %assign/vec4 v0x56054ef926c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56054ef49d30;
T_2 ;
    %wait E_0x56054ef1ee10;
    %load/vec4 v0x56054ef8f5b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56054ef65a80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef8f180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef6e8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56054ef0f030_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x56054ef8efc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56054ef65b20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56054ef8f810_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x56054ef8f0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56054ef8eee0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x56054ef8eee0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 26;
    %ix/getv/s 3, v0x56054ef8eee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56054ef6e300, 0, 4;
    %pushi/vec4 0, 0, 26;
    %ix/getv/s 3, v0x56054ef8eee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56054ef8f260, 0, 4;
    %load/vec4 v0x56054ef8eee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56054ef8eee0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56054ef8f730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56054ef0f030_0, 0;
    %jmp T_2.20;
T_2.4 ;
    %load/vec4 v0x56054ef8f670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56054ef65a80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef8f180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef6e8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56054ef0f030_0, 0;
    %pushi/vec4 784, 0, 14;
    %assign/vec4 v0x56054ef8efc0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.22;
T_2.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56054ef0f030_0, 0;
T_2.22 ;
    %jmp T_2.20;
T_2.5 ;
    %pushi/vec4 784, 0, 14;
    %load/vec4 v0x56054ef6e8a0_0;
    %pad/u 14;
    %add;
    %assign/vec4 v0x56054ef8efc0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.20;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.20;
T_2.7 ;
    %load/vec4 v0x56054ef6f720_0;
    %parti/s 1, 7, 4;
    %replicate 18;
    %load/vec4 v0x56054ef6f720_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x56054ef6e8a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56054ef6e300, 0, 4;
    %load/vec4 v0x56054ef6e8a0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.23, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56054ef65a80_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v0x56054ef6e8a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56054ef6e8a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
T_2.24 ;
    %jmp T_2.20;
T_2.8 ;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v0x56054ef65a80_0;
    %pad/u 14;
    %add;
    %assign/vec4 v0x56054ef8efc0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.20;
T_2.9 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.20;
T_2.10 ;
    %load/vec4 v0x56054ef6f720_0;
    %assign/vec4 v0x56054ef65b20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef8f180_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.20;
T_2.11 ;
    %pushi/vec4 800, 0, 32;
    %load/vec4 v0x56054ef8f180_0;
    %pad/u 32;
    %muli 784, 0, 32;
    %add;
    %load/vec4 v0x56054ef65a80_0;
    %pad/u 32;
    %add;
    %pad/u 14;
    %assign/vec4 v0x56054ef8efc0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.20;
T_2.12 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.20;
T_2.13 ;
    %load/vec4 v0x56054ef6f720_0;
    %assign/vec4 v0x56054ef8f810_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.20;
T_2.14 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.20;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56054ef65b20_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 17;
    %load/vec4 v0x56054ef8f810_0;
    %pad/s 17;
    %mul;
    %assign/vec4 v0x56054ef8f0a0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.20;
T_2.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.20;
T_2.17 ;
    %load/vec4 v0x56054ef8f180_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56054ef6e300, 4;
    %load/vec4 v0x56054ef8f0a0_0;
    %parti/s 1, 16, 6;
    %replicate 9;
    %load/vec4 v0x56054ef8f0a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x56054ef8f180_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56054ef6e300, 0, 4;
    %load/vec4 v0x56054ef8f180_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef8f180_0, 0;
    %load/vec4 v0x56054ef65a80_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.28;
T_2.27 ;
    %load/vec4 v0x56054ef65a80_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x56054ef65a80_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
T_2.28 ;
    %jmp T_2.26;
T_2.25 ;
    %load/vec4 v0x56054ef8f180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56054ef8f180_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
T_2.26 ;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56054ef8eee0_0, 0, 32;
T_2.29 ;
    %load/vec4 v0x56054ef8eee0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.30, 5;
    %ix/getv/s 4, v0x56054ef8eee0_0;
    %load/vec4a v0x56054ef6e300, 4;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.31, 8;
    %pushi/vec4 0, 0, 26;
    %jmp/1 T_2.32, 8;
T_2.31 ; End of true expr.
    %ix/getv/s 4, v0x56054ef8eee0_0;
    %load/vec4a v0x56054ef6e300, 4;
    %jmp/0 T_2.32, 8;
 ; End of false expr.
    %blend;
T_2.32;
    %ix/getv/s 3, v0x56054ef8eee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56054ef8f260, 0, 4;
    %load/vec4 v0x56054ef8eee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56054ef8eee0_0, 0, 32;
    %jmp T_2.29;
T_2.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56054ef0f030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef8f730_0, 0;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56054ef8f9d0;
T_3 ;
    %wait E_0x56054ef1ee10;
    %load/vec4 v0x56054ef91c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef91210_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef91a80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef90c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56054ef91070_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x56054ef919a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56054ef91e50_0, 0;
    %pushi/vec4 0, 0, 41;
    %assign/vec4 v0x56054ef91b60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef91130_0, 0;
    %pushi/vec4 0, 0, 41;
    %assign/vec4 v0x56054ef918c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef90dc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef917e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef90e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56054ef912f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x56054ef912f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 41;
    %ix/getv/s 3, v0x56054ef912f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56054ef90b30, 0, 4;
    %load/vec4 v0x56054ef912f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56054ef912f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56054ef91db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.21;
T_3.4 ;
    %load/vec4 v0x56054ef91ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef91210_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef91a80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef90c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56054ef91070_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef91130_0, 0;
    %pushi/vec4 0, 0, 41;
    %assign/vec4 v0x56054ef918c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef90dc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef917e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef90e60_0, 0;
    %pushi/vec4 13344, 0, 14;
    %assign/vec4 v0x56054ef919a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
T_3.22 ;
    %jmp T_3.21;
T_3.5 ;
    %load/vec4 v0x56054ef90e60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56054ef91490, 4;
    %load/vec4 v0x56054ef90e60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56054ef913d0, 0, 4;
    %load/vec4 v0x56054ef90e60_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0x56054ef90e60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56054ef90e60_0, 0;
T_3.25 ;
    %jmp T_3.21;
T_3.6 ;
    %pushi/vec4 13344, 0, 14;
    %load/vec4 v0x56054ef90c10_0;
    %pad/u 14;
    %add;
    %assign/vec4 v0x56054ef919a0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.21;
T_3.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.21;
T_3.8 ;
    %load/vec4 v0x56054ef90f90_0;
    %pad/s 41;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x56054ef90c10_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56054ef90b30, 0, 4;
    %load/vec4 v0x56054ef90c10_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef91210_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x56054ef90c10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56054ef90c10_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
T_3.27 ;
    %jmp T_3.21;
T_3.9 ;
    %pushi/vec4 13354, 0, 32;
    %load/vec4 v0x56054ef91a80_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %load/vec4 v0x56054ef91210_0;
    %pad/u 32;
    %add;
    %pad/u 14;
    %assign/vec4 v0x56054ef919a0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.21;
T_3.10 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.21;
T_3.11 ;
    %load/vec4 v0x56054ef90f90_0;
    %assign/vec4 v0x56054ef91e50_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.21;
T_3.12 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.21;
T_3.13 ;
    %load/vec4 v0x56054ef91210_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56054ef913d0, 4;
    %pad/s 41;
    %load/vec4 v0x56054ef91e50_0;
    %pad/s 41;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %mul;
    %store/vec4 v0x56054ef91b60_0, 0, 41;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.21;
T_3.14 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.21;
T_3.15 ;
    %load/vec4 v0x56054ef91a80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x56054ef90b30, 4;
    %load/vec4 v0x56054ef91b60_0;
    %add;
    %load/vec4 v0x56054ef91a80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56054ef90b30, 0, 4;
    %load/vec4 v0x56054ef91a80_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef91a80_0, 0;
    %load/vec4 v0x56054ef91210_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x56054ef91210_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56054ef91210_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
T_3.31 ;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x56054ef91a80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56054ef91a80_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
T_3.29 ;
    %jmp T_3.21;
T_3.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.21;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56054ef90dc0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56054ef90b30, 4;
    %parti/s 1, 40, 7;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.32, 8;
    %pushi/vec4 0, 0, 41;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56054ef90b30, 4;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %assign/vec4 v0x56054ef918c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef917e0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.21;
T_3.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x56054ef90dc0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_3.34, 5;
    %load/vec4 v0x56054ef90dc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x56054ef90b30, 4;
    %parti/s 1, 40, 7;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.38, 4;
    %load/vec4 v0x56054ef918c0_0;
    %load/vec4 v0x56054ef90dc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x56054ef90b30, 4;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.36, 8;
    %load/vec4 v0x56054ef90dc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x56054ef90b30, 4;
    %assign/vec4 v0x56054ef918c0_0, 0;
    %load/vec4 v0x56054ef90dc0_0;
    %assign/vec4 v0x56054ef917e0_0, 0;
T_3.36 ;
    %load/vec4 v0x56054ef90dc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56054ef90dc0_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %load/vec4 v0x56054ef917e0_0;
    %assign/vec4 v0x56054ef91130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56054ef91070_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56054ef91db0_0, 0;
T_3.35 ;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56054ef31d00;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x56054ef93d70_0;
    %inv;
    %store/vec4 v0x56054ef93d70_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56054ef31d00;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56054ef93d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56054ef947b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56054ef94850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56054ef94cd0_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x56054ef94ab0_0, 0, 14;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56054ef94bc0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56054ef949d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56054ef946d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56054ef93f70_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56054ef947b0_0, 0, 1;
    %pushi/str "combined_mem.hex";
    %store/str v0x56054ef94610_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56054ef94530_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x56054ef94530_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56054ef94300_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x56054ef94300_0;
    %cmpi/s 800, 0, 32;
    %jmp/0xz T_5.3, 5;
    %vpi_func/s 3 49 "$sformatf", "rdm_img_hex/label_%0d/image_%0d.hex", v0x56054ef94530_0, v0x56054ef94300_0 {0 0 0};
    %store/str v0x56054ef94470_0;
    %vpi_call/w 3 50 "$display", v0x56054ef94470_0 {0 0 0};
    %vpi_func 3 51 "$fopen" 32, v0x56054ef94470_0, "r" {0 0 0};
    %store/vec4 v0x56054ef94030_0, 0, 32;
    %load/vec4 v0x56054ef94030_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %vpi_call/w 3 54 "$display", "Skipping missing file: %s", v0x56054ef94470_0 {0 0 0};
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x56054ef949d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56054ef949d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56054ef94cd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56054ef93b90_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x56054ef93b90_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_5.7, 5;
    %vpi_func 3 61 "$fscanf" 32, v0x56054ef94030_0, "%h\012", v0x56054ef93c90_0 {0 0 0};
    %store/vec4 v0x56054ef948f0_0, 0, 32;
    %load/vec4 v0x56054ef948f0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %vpi_call/w 3 63 "$display", "Error reading image file at addr %0d", v0x56054ef93b90_0 {0 0 0};
    %vpi_call/w 3 64 "$finish" {0 0 0};
T_5.8 ;
    %wait E_0x56054ef21610;
    %load/vec4 v0x56054ef93b90_0;
    %pad/s 14;
    %store/vec4 v0x56054ef94ab0_0, 0, 14;
    %load/vec4 v0x56054ef93c90_0;
    %store/vec4 v0x56054ef94bc0_0, 0, 8;
    %delay 1000, 0;
    %wait E_0x56054ef21610;
    %load/vec4 v0x56054ef93b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56054ef93b90_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %vpi_call/w 3 73 "$fclose", v0x56054ef94030_0 {0 0 0};
    %vpi_call/w 3 75 "$display", "[INFO] Image loaded successfully." {0 0 0};
    %vpi_func 3 78 "$fopen" 32, v0x56054ef94610_0, "r" {0 0 0};
    %store/vec4 v0x56054ef94110_0, 0, 32;
    %load/vec4 v0x56054ef94110_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %vpi_call/w 3 80 "$display", "ERROR: Cannot open %s", v0x56054ef94610_0 {0 0 0};
    %vpi_call/w 3 81 "$finish" {0 0 0};
T_5.10 ;
    %pushi/vec4 784, 0, 32;
    %store/vec4 v0x56054ef93b90_0, 0, 32;
T_5.12 ;
    %vpi_func 3 85 "$feof" 32, v0x56054ef94110_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.13, 8;
    %vpi_func 3 86 "$fscanf" 32, v0x56054ef94110_0, "%h\012", v0x56054ef93c90_0 {0 0 0};
    %store/vec4 v0x56054ef948f0_0, 0, 32;
    %load/vec4 v0x56054ef948f0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %wait E_0x56054ef21610;
    %load/vec4 v0x56054ef93b90_0;
    %pad/s 14;
    %store/vec4 v0x56054ef94ab0_0, 0, 14;
    %load/vec4 v0x56054ef93c90_0;
    %store/vec4 v0x56054ef94bc0_0, 0, 8;
    %delay 1000, 0;
    %wait E_0x56054ef21610;
    %load/vec4 v0x56054ef93b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56054ef93b90_0, 0, 32;
T_5.14 ;
    %jmp T_5.12;
T_5.13 ;
    %wait E_0x56054ef21610;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56054ef94cd0_0, 0, 1;
    %vpi_call/w 3 100 "$fclose", v0x56054ef94110_0 {0 0 0};
    %vpi_call/w 3 102 "$display", "[INFO] Loaded %0d bytes into memory.", v0x56054ef93b90_0 {0 0 0};
    %wait E_0x56054ef21610;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56054ef94850_0, 0, 1;
    %wait E_0x56054ef21610;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56054ef94850_0, 0, 1;
T_5.16 ;
    %load/vec4 v0x56054ef93ed0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.17, 6;
    %wait E_0x56054ef204e0;
    %jmp T_5.16;
T_5.17 ;
    %wait E_0x56054ef21610;
    %vpi_call/w 3 114 "$display", "Expected Class: %0d, DUT Output: %0d", v0x56054ef94530_0, v0x56054ef941f0_0 {0 0 0};
    %load/vec4 v0x56054ef941f0_0;
    %pad/u 32;
    %load/vec4 v0x56054ef94530_0;
    %cmp/e;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v0x56054ef946d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56054ef946d0_0, 0, 32;
    %vpi_call/w 3 118 "$display", "PASS\012" {0 0 0};
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x56054ef93f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56054ef93f70_0, 0, 32;
    %vpi_call/w 3 121 "$display", "FAIL\012" {0 0 0};
T_5.19 ;
T_5.5 ;
    %load/vec4 v0x56054ef94300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56054ef94300_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %load/vec4 v0x56054ef94530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56054ef94530_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call/w 3 127 "$display", "==== TEST SUMMARY ====" {0 0 0};
    %vpi_call/w 3 128 "$display", "Total Tests : %0d", v0x56054ef949d0_0 {0 0 0};
    %vpi_call/w 3 129 "$display", "Pass Count  : %0d", v0x56054ef946d0_0 {0 0 0};
    %vpi_call/w 3 130 "$display", "Fail Count  : %0d", v0x56054ef93f70_0 {0 0 0};
    %vpi_call/w 3 131 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "tb.sv";
    "top_module.v";
    "layer_one_fsm1.v";
    "layer_two_fsm1.v";
    "memory.v";
