

================================================================
== Vitis HLS Report for 'vecTrans3'
================================================================
* Date:           Sun Jun 23 03:49:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    51004|    51004|  0.255 ms|  0.255 ms|  51005|  51005|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |    51002|    51002|        54|         51|          1|  1000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 51, depth = 54


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 1
  Pipeline-0 : II = 51, D = 54, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 57 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 58 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4]   --->   Operation 59 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:3]   --->   Operation 60 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln4 = store i10 0, i10 %i" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4]   --->   Operation 67 'store' 'store_ln4' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln4 = br void %for.inc" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4]   --->   Operation 70 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4]   --->   Operation 71 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.93ns)   --->   "%icmp_ln4 = icmp_eq  i10 %i_1, i10 1000" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4]   --->   Operation 72 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.93ns)   --->   "%add_ln4 = add i10 %i_1, i10 1" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4]   --->   Operation 73 'add' 'add_ln4' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %for.inc.split, void %for.end" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4]   --->   Operation 74 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i10 %i_1" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4]   --->   Operation 75 'zext' 'zext_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln4" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6]   --->   Operation 76 'getelementptr' 'in_r_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (1.29ns)   --->   "%in_r_load = load i10 %in_r_addr" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6]   --->   Operation 77 'load' 'in_r_load' <Predicate = (!icmp_ln4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 78 [1/1] (0.46ns)   --->   "%store_ln4 = store i10 %add_ln4, i10 %i" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4]   --->   Operation 78 'store' 'store_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 79 [1/2] (1.29ns)   --->   "%in_r_load = load i10 %in_r_addr" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6]   --->   Operation 79 'load' 'in_r_load' <Predicate = (!icmp_ln4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i32 %in_r_load" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6]   --->   Operation 80 'zext' 'zext_ln6' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln6" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6]   --->   Operation 81 'getelementptr' 'A_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (1.29ns)   --->   "%A_load = load i11 %A_addr" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6]   --->   Operation 82 'load' 'A_load' <Predicate = (!icmp_ln4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 83 'load' 'reuse_reg_load' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 84 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (1.29ns)   --->   "%A_load = load i11 %A_addr" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6]   --->   Operation 85 'load' 'A_load' <Predicate = (!icmp_ln4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_3 : Operation 86 [1/1] (1.36ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln6" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6]   --->   Operation 86 'icmp' 'addr_cmp' <Predicate = (!icmp_ln4)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.28ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6]   --->   Operation 87 'select' 'reuse_select' <Predicate = (!icmp_ln4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln9 = ret" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:9]   --->   Operation 152 'ret' 'ret_ln9' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%d = bitcast i32 %reuse_select" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6]   --->   Operation 88 'bitcast' 'd' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_4 : Operation 89 [5/5] (3.57ns)   --->   "%add_i = fadd i32 %d, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 89 'fadd' 'add_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.57>
ST_5 : Operation 90 [4/5] (3.57ns)   --->   "%add_i = fadd i32 %d, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 90 'fadd' 'add_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.57>
ST_6 : Operation 91 [3/5] (3.57ns)   --->   "%add_i = fadd i32 %d, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 91 'fadd' 'add_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 92 [2/5] (3.57ns)   --->   "%add_i = fadd i32 %d, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 92 'fadd' 'add_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 93 [1/5] (3.57ns)   --->   "%add_i = fadd i32 %d, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 93 'fadd' 'add_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 94 [4/4] (2.78ns)   --->   "%mul_i = fmul i32 %add_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 94 'fmul' 'mul_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.78>
ST_10 : Operation 95 [3/4] (2.78ns)   --->   "%mul_i = fmul i32 %add_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 95 'fmul' 'mul_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 96 [2/4] (2.78ns)   --->   "%mul_i = fmul i32 %add_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 96 'fmul' 'mul_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.78>
ST_12 : Operation 97 [1/4] (2.78ns)   --->   "%mul_i = fmul i32 %add_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 97 'fmul' 'mul_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 98 [5/5] (3.57ns)   --->   "%add1_i = fadd i32 %mul_i, i32 0.3" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 98 'fadd' 'add1_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 99 [4/5] (3.57ns)   --->   "%add1_i = fadd i32 %mul_i, i32 0.3" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 99 'fadd' 'add1_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 100 [3/5] (3.57ns)   --->   "%add1_i = fadd i32 %mul_i, i32 0.3" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 100 'fadd' 'add1_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 101 [2/5] (3.57ns)   --->   "%add1_i = fadd i32 %mul_i, i32 0.3" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 101 'fadd' 'add1_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 102 [1/5] (3.57ns)   --->   "%add1_i = fadd i32 %mul_i, i32 0.3" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 102 'fadd' 'add1_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.78>
ST_18 : Operation 103 [4/4] (2.78ns)   --->   "%mul2_i = fmul i32 %add1_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 103 'fmul' 'mul2_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.78>
ST_19 : Operation 104 [3/4] (2.78ns)   --->   "%mul2_i = fmul i32 %add1_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 104 'fmul' 'mul2_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.78>
ST_20 : Operation 105 [2/4] (2.78ns)   --->   "%mul2_i = fmul i32 %add1_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 105 'fmul' 'mul2_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.78>
ST_21 : Operation 106 [1/4] (2.78ns)   --->   "%mul2_i = fmul i32 %add1_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 106 'fmul' 'mul2_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.57>
ST_22 : Operation 107 [5/5] (3.57ns)   --->   "%add3_i = fadd i32 %mul2_i, i32 0.6" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 107 'fadd' 'add3_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.57>
ST_23 : Operation 108 [4/5] (3.57ns)   --->   "%add3_i = fadd i32 %mul2_i, i32 0.6" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 108 'fadd' 'add3_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.57>
ST_24 : Operation 109 [3/5] (3.57ns)   --->   "%add3_i = fadd i32 %mul2_i, i32 0.6" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 109 'fadd' 'add3_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.57>
ST_25 : Operation 110 [2/5] (3.57ns)   --->   "%add3_i = fadd i32 %mul2_i, i32 0.6" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 110 'fadd' 'add3_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.57>
ST_26 : Operation 111 [1/5] (3.57ns)   --->   "%add3_i = fadd i32 %mul2_i, i32 0.6" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 111 'fadd' 'add3_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.78>
ST_27 : Operation 112 [4/4] (2.78ns)   --->   "%mul4_i = fmul i32 %add3_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 112 'fmul' 'mul4_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.78>
ST_28 : Operation 113 [3/4] (2.78ns)   --->   "%mul4_i = fmul i32 %add3_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 113 'fmul' 'mul4_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.78>
ST_29 : Operation 114 [2/4] (2.78ns)   --->   "%mul4_i = fmul i32 %add3_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 114 'fmul' 'mul4_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.78>
ST_30 : Operation 115 [1/4] (2.78ns)   --->   "%mul4_i = fmul i32 %add3_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 115 'fmul' 'mul4_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.57>
ST_31 : Operation 116 [5/5] (3.57ns)   --->   "%add5_i = fadd i32 %mul4_i, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 116 'fadd' 'add5_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.57>
ST_32 : Operation 117 [4/5] (3.57ns)   --->   "%add5_i = fadd i32 %mul4_i, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 117 'fadd' 'add5_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.57>
ST_33 : Operation 118 [3/5] (3.57ns)   --->   "%add5_i = fadd i32 %mul4_i, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 118 'fadd' 'add5_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.57>
ST_34 : Operation 119 [2/5] (3.57ns)   --->   "%add5_i = fadd i32 %mul4_i, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 119 'fadd' 'add5_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.57>
ST_35 : Operation 120 [1/5] (3.57ns)   --->   "%add5_i = fadd i32 %mul4_i, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 120 'fadd' 'add5_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.78>
ST_36 : Operation 121 [4/4] (2.78ns)   --->   "%mul6_i = fmul i32 %add5_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 121 'fmul' 'mul6_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.78>
ST_37 : Operation 122 [3/4] (2.78ns)   --->   "%mul6_i = fmul i32 %add5_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 122 'fmul' 'mul6_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.78>
ST_38 : Operation 123 [2/4] (2.78ns)   --->   "%mul6_i = fmul i32 %add5_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 123 'fmul' 'mul6_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.78>
ST_39 : Operation 124 [1/4] (2.78ns)   --->   "%mul6_i = fmul i32 %add5_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 124 'fmul' 'mul6_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.57>
ST_40 : Operation 125 [5/5] (3.57ns)   --->   "%add7_i = fadd i32 %mul6_i, i32 0.7" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 125 'fadd' 'add7_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.57>
ST_41 : Operation 126 [4/5] (3.57ns)   --->   "%add7_i = fadd i32 %mul6_i, i32 0.7" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 126 'fadd' 'add7_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.57>
ST_42 : Operation 127 [3/5] (3.57ns)   --->   "%add7_i = fadd i32 %mul6_i, i32 0.7" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 127 'fadd' 'add7_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.57>
ST_43 : Operation 128 [2/5] (3.57ns)   --->   "%add7_i = fadd i32 %mul6_i, i32 0.7" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 128 'fadd' 'add7_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.57>
ST_44 : Operation 129 [1/5] (3.57ns)   --->   "%add7_i = fadd i32 %mul6_i, i32 0.7" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 129 'fadd' 'add7_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.78>
ST_45 : Operation 130 [4/4] (2.78ns)   --->   "%mul8_i = fmul i32 %add7_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 130 'fmul' 'mul8_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.78>
ST_46 : Operation 131 [3/4] (2.78ns)   --->   "%mul8_i = fmul i32 %add7_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 131 'fmul' 'mul8_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.78>
ST_47 : Operation 132 [2/4] (2.78ns)   --->   "%mul8_i = fmul i32 %add7_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 132 'fmul' 'mul8_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.78>
ST_48 : Operation 133 [1/4] (2.78ns)   --->   "%mul8_i = fmul i32 %add7_i, i32 %d" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 133 'fmul' 'mul8_i' <Predicate = (!icmp_ln4)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.57>
ST_49 : Operation 134 [5/5] (3.57ns)   --->   "%add9_i = fadd i32 %mul8_i, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 134 'fadd' 'add9_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.57>
ST_50 : Operation 135 [4/5] (3.57ns)   --->   "%add9_i = fadd i32 %mul8_i, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 135 'fadd' 'add9_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.57>
ST_51 : Operation 136 [3/5] (3.57ns)   --->   "%add9_i = fadd i32 %mul8_i, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 136 'fadd' 'add9_i' <Predicate = (!icmp_ln4)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.57>
ST_52 : Operation 137 [2/5] (3.57ns)   --->   "%add9_i = fadd i32 %mul8_i, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 137 'fadd' 'add9_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 138 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln4" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 138 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 139 [2/2] (1.29ns)   --->   "%out_r_load = load i10 %out_r_addr" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 139 'load' 'out_r_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 53 <SV = 52> <Delay = 3.57>
ST_53 : Operation 140 [1/5] (3.57ns)   --->   "%add9_i = fadd i32 %mul8_i, i32 0.2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 140 'fadd' 'add9_i' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 141 [1/2] (1.29ns)   --->   "%out_r_load = load i10 %out_r_addr" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 141 'load' 'out_r_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_53 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i32 %out_r_load" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 142 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 143 [1/1] (0.46ns)   --->   "%store_ln7 = store i64 %zext_ln7, i64 %reuse_addr_reg" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 143 'store' 'store_ln7' <Predicate = true> <Delay = 0.46>

State 54 <SV = 53> <Delay = 1.29>
ST_54 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4]   --->   Operation 144 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4]   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4]   --->   Operation 146 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %add9_i" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 147 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 148 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln7" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 148 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 149 [1/1] (1.29ns)   --->   "%store_ln7 = store i32 %bitcast_ln7, i11 %A_addr_1" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 149 'store' 'store_ln7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_54 : Operation 150 [1/1] (0.46ns)   --->   "%store_ln7 = store i32 %bitcast_ln7, i32 %reuse_reg" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7]   --->   Operation 150 'store' 'store_ln7' <Predicate = true> <Delay = 0.46>
ST_54 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln4 = br void %for.inc" [HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4]   --->   Operation 151 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.853ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln4', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4) of constant 0 on local variable 'i', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4 [14]  (0.460 ns)
	'load' operation 10 bit ('i', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4) on local variable 'i', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln4', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4) [20]  (0.933 ns)
	'store' operation 0 bit ('store_ln4', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4) of variable 'add_ln4', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4 on local variable 'i', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:4 [57]  (0.460 ns)

 <State 2>: 2.594ns
The critical path consists of the following:
	'load' operation 32 bit ('in_r_load', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6) on array 'in_r' [29]  (1.297 ns)
	'getelementptr' operation 11 bit ('A_addr', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6) [31]  (0.000 ns)
	'load' operation 32 bit ('A_load', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6) on array 'A' [34]  (1.297 ns)

 <State 3>: 1.648ns
The critical path consists of the following:
	'load' operation 64 bit ('reuse_addr_reg_load') on local variable 'reuse_addr_reg' [33]  (0.000 ns)
	'icmp' operation 1 bit ('addr_cmp', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6) [35]  (1.362 ns)
	'select' operation 32 bit ('reuse_select', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:6) [36]  (0.286 ns)

 <State 4>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [38]  (3.579 ns)

 <State 5>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [38]  (3.579 ns)

 <State 6>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [38]  (3.579 ns)

 <State 7>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [38]  (3.579 ns)

 <State 8>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [38]  (3.579 ns)

 <State 9>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [39]  (2.787 ns)

 <State 10>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [39]  (2.787 ns)

 <State 11>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [39]  (2.787 ns)

 <State 12>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [39]  (2.787 ns)

 <State 13>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [40]  (3.579 ns)

 <State 14>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [40]  (3.579 ns)

 <State 15>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [40]  (3.579 ns)

 <State 16>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [40]  (3.579 ns)

 <State 17>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [40]  (3.579 ns)

 <State 18>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [41]  (2.787 ns)

 <State 19>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [41]  (2.787 ns)

 <State 20>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [41]  (2.787 ns)

 <State 21>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [41]  (2.787 ns)

 <State 22>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [42]  (3.579 ns)

 <State 23>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [42]  (3.579 ns)

 <State 24>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [42]  (3.579 ns)

 <State 25>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [42]  (3.579 ns)

 <State 26>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [42]  (3.579 ns)

 <State 27>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [43]  (2.787 ns)

 <State 28>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [43]  (2.787 ns)

 <State 29>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [43]  (2.787 ns)

 <State 30>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul4_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [43]  (2.787 ns)

 <State 31>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [44]  (3.579 ns)

 <State 32>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [44]  (3.579 ns)

 <State 33>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [44]  (3.579 ns)

 <State 34>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [44]  (3.579 ns)

 <State 35>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [44]  (3.579 ns)

 <State 36>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul6_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [45]  (2.787 ns)

 <State 37>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul6_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [45]  (2.787 ns)

 <State 38>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul6_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [45]  (2.787 ns)

 <State 39>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul6_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [45]  (2.787 ns)

 <State 40>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add7_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [46]  (3.579 ns)

 <State 41>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add7_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [46]  (3.579 ns)

 <State 42>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add7_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [46]  (3.579 ns)

 <State 43>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add7_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [46]  (3.579 ns)

 <State 44>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add7_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [46]  (3.579 ns)

 <State 45>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul8_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [47]  (2.787 ns)

 <State 46>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul8_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [47]  (2.787 ns)

 <State 47>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul8_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [47]  (2.787 ns)

 <State 48>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul8_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [47]  (2.787 ns)

 <State 49>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add9_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [48]  (3.579 ns)

 <State 50>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add9_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [48]  (3.579 ns)

 <State 51>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add9_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [48]  (3.579 ns)

 <State 52>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add9_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [48]  (3.579 ns)

 <State 53>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add9_i', HLS-benchmarks/PNAnalyser/vecTrans3/src/g.cpp:5->HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) [48]  (3.579 ns)

 <State 54>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln7', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7) of variable 'bitcast_ln7', HLS-benchmarks/PNAnalyser/vecTrans3/src/vecTrans3.cpp:7 on array 'A' [54]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
