Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Sun Nov 26 23:33:31 2023
| Host             : linuxvdi-28.ece.iastate.edu running 64-bit Red Hat Enterprise Linux release 8.8 (Ootpa)
| Command          : report_power -file mlp_system_design_wrapper_power_routed.rpt -pb mlp_system_design_wrapper_power_summary_routed.pb -rpx mlp_system_design_wrapper_power_routed.rpx
| Design           : mlp_system_design_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.814        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.664        |
| Device Static (W)        | 0.150        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.1         |
| Junction Temperature (C) | 45.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.035 |        3 |       --- |             --- |
| Slice Logic              |     0.012 |    28266 |       --- |             --- |
|   LUT as Logic           |     0.010 |    10212 |     53200 |           19.20 |
|   Register               |    <0.001 |    12213 |    106400 |           11.48 |
|   CARRY4                 |    <0.001 |      195 |     13300 |            1.47 |
|   LUT as Distributed RAM |    <0.001 |      394 |     17400 |            2.26 |
|   F7/F8 Muxes            |    <0.001 |      413 |     53200 |            0.78 |
|   LUT as Shift Register  |    <0.001 |      384 |     17400 |            2.21 |
|   Others                 |     0.000 |     1078 |       --- |             --- |
| Signals                  |     0.015 |    20263 |       --- |             --- |
| Block RAM                |     0.069 |       51 |       140 |           36.43 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.150 |          |           |                 |
| Total                    |     1.814 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.143 |       0.125 |      0.018 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.010 |       0.006 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.754 |       0.722 |      0.032 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                            | Constraint (ns) |
+------------+-------------------------------------------------------------------+-----------------+
| clk_fpga_0 | mlp_system_design_i/processing_system/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| mlp_system_design_wrapper |     1.664 |
|   mlp_system_design_i     |     1.664 |
|     input_blk_mem         |     0.025 |
|       U0                  |     0.025 |
|     input_bram_ctrl       |     0.002 |
|       U0                  |     0.002 |
|     mlp_conv_0            |     0.009 |
|       U0                  |     0.009 |
|     output_blk_mem        |     0.015 |
|       U0                  |     0.015 |
|     output_bram_ctrl      |     0.002 |
|       U0                  |     0.002 |
|     periph_intercon       |     0.041 |
|       m00_couplers        |     0.004 |
|       m01_couplers        |     0.005 |
|       m02_couplers        |     0.001 |
|       m03_couplers        |     0.003 |
|       m04_couplers        |     0.002 |
|       m05_couplers        |     0.002 |
|       m06_couplers        |     0.004 |
|       m07_couplers        |     0.003 |
|       m08_couplers        |     0.004 |
|       s00_couplers        |     0.002 |
|       s01_couplers        |     0.003 |
|       s02_couplers        |     0.001 |
|       xbar                |     0.008 |
|     processing_system     |     1.535 |
|       inst                |     1.535 |
|     system_dma            |     0.007 |
|       U0                  |     0.007 |
|     weight_blk_mem        |     0.025 |
|       U0                  |     0.025 |
|     weight_bram_ctrl      |     0.002 |
|       U0                  |     0.002 |
+---------------------------+-----------+


