#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001920a16acd0 .scope module, "sipo_register_tb" "sipo_register_tb" 2 4;
 .timescale -9 -12;
P_000001920a062de0 .param/l "CLK_PERIOD" 0 2 8, +C4<00000000000000000000000000001010>;
P_000001920a062e18 .param/l "WIDTH" 0 2 7, +C4<00000000000000000000000000001000>;
v000001920a16be10_0 .var "clk", 0 0;
v000001920a16beb0_0 .net "parallel_out", 7 0, v000001920a0969a0_0;  1 drivers
v000001920a16b1a0_0 .var "reset", 0 0;
v000001920a16b240_0 .var "serial_in", 0 0;
S_000001920a16bb40 .scope module, "uut" "sipo_register" 2 17, 3 1 0, S_000001920a16acd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "serial_in";
    .port_info 3 /OUTPUT 8 "parallel_out";
P_000001920a098a10 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
v000001920a062fe0_0 .net "clk", 0 0, v000001920a16be10_0;  1 drivers
v000001920a0969a0_0 .var "parallel_out", 7 0;
v000001920a16bcd0_0 .net "reset", 0 0, v000001920a16b1a0_0;  1 drivers
v000001920a16bd70_0 .net "serial_in", 0 0, v000001920a16b240_0;  1 drivers
E_000001920a098fd0 .event posedge, v000001920a16bcd0_0, v000001920a062fe0_0;
    .scope S_000001920a16bb40;
T_0 ;
    %wait E_000001920a098fd0;
    %load/vec4 v000001920a16bcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001920a0969a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001920a0969a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001920a16bd70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001920a0969a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001920a16acd0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001920a16be10_0, 0;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v000001920a16be10_0;
    %inv;
    %assign/vec4 v000001920a16be10_0, 0;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001920a16acd0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001920a16b1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001920a16b240_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001920a16b1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001920a16b240_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001920a16b240_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001920a16b240_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001920a16b240_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001920a16b240_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001920a16b240_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001920a16b240_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001920a16b240_0, 0, 1;
    %delay 10000, 0;
    %delay 1000, 0;
    %load/vec4 v000001920a16beb0_0;
    %cmpi/e 205, 0, 8;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 60 "$display", "Test passed! Output: %b", v000001920a16beb0_0 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 62 "$display", "Test failed! Expected 11001101, got %b", v000001920a16beb0_0 {0 0 0};
T_2.1 ;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./reg-sipo.v";
