

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:55:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        los
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.118 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance    | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_los_fu_236  |los    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_417_1  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     66|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    4433|   7377|    -|
|Memory           |       16|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    281|    -|
|Register         |        -|    -|      45|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       16|    0|    4478|   7724|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    0|       4|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------+-------+---------+----+------+------+-----+
    |    Instance    | Module| BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------+-------+---------+----+------+------+-----+
    |grp_los_fu_236  |los    |        0|   0|  4433|  7377|    0|
    +----------------+-------+---------+----+------+------+-----+
    |Total           |       |        0|   0|  4433|  7377|    0|
    +----------------+-------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |obstacles_0_U  |obstacles_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |obstacles_1_U  |obstacles_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |obstacles_2_U  |obstacles_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |obstacles_3_U  |obstacles_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |obstacles_4_U  |obstacles_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |obstacles_5_U  |obstacles_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |obstacles_6_U  |obstacles_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |obstacles_7_U  |obstacles_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |results_0_U    |results_0_RAM_AUTO_0R0W    |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |results_1_U    |results_0_RAM_AUTO_0R0W    |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |results_2_U    |results_0_RAM_AUTO_0R0W    |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |results_3_U    |results_0_RAM_AUTO_0R0W    |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |results_4_U    |results_0_RAM_AUTO_0R0W    |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |results_5_U    |results_0_RAM_AUTO_0R0W    |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |results_6_U    |results_0_RAM_AUTO_0R0W    |        1|  0|   0|    0|  1024|    1|     1|         1024|
    |results_7_U    |results_0_RAM_AUTO_0R0W    |        1|  0|   0|    0|  1024|    1|     1|         1024|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |       16|  0|   0|    0| 16384|   16|    16|        16384|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln417_fu_275_p2      |         +|   0|  0|  12|          11|           1|
    |icmp_ln417_fu_269_p2     |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |xor_ln19_10_fu_436_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_11_fu_450_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_12_fu_456_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_13_fu_470_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_14_fu_476_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_15_fu_490_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_16_fu_496_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_17_fu_520_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_18_fu_526_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_1_fu_331_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_2_fu_343_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_3_fu_376_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_4_fu_382_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_5_fu_388_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_6_fu_403_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_7_fu_409_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_8_fu_415_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_9_fu_430_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln19_fu_337_p2       |       xor|   0|  0|   2|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  66|          44|          35|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |i_fu_68                  |   9|          2|   11|         22|
    |lfsr_0_fu_72             |   9|          2|   16|         32|
    |obstacles_0_address0     |  14|          3|   10|         30|
    |obstacles_0_ce0          |  14|          3|    1|          3|
    |obstacles_1_address0     |  14|          3|   10|         30|
    |obstacles_1_ce0          |  14|          3|    1|          3|
    |obstacles_2_address0     |  14|          3|   10|         30|
    |obstacles_2_ce0          |  14|          3|    1|          3|
    |obstacles_3_address0     |  14|          3|   10|         30|
    |obstacles_3_ce0          |  14|          3|    1|          3|
    |obstacles_4_address0     |  14|          3|   10|         30|
    |obstacles_4_ce0          |  14|          3|    1|          3|
    |obstacles_5_address0     |  14|          3|   10|         30|
    |obstacles_5_ce0          |  14|          3|    1|          3|
    |obstacles_6_address0     |  14|          3|   10|         30|
    |obstacles_6_ce0          |  14|          3|    1|          3|
    |obstacles_7_address0     |  14|          3|   10|         30|
    |obstacles_7_ce0          |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 281|         60|  117|        326|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |grp_los_fu_236_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_573                  |  11|   0|   11|          0|
    |i_fu_68                      |  11|   0|   11|          0|
    |lfsr_0_fu_72                 |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  45|   0|   45|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

