$comment
	File created using the following command:
		vcd file FD_relogio.msim.vcd -direction
$end
$date
	Mon Jul 11 09:55:21 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module FD_relogio_vlg_vec_tst $end
$var reg 1 ! Define $end
$var reg 1 " Incrementa $end
$var reg 1 # Min_Seg_Prog_0 $end
$var reg 1 $ Min_Seg_Prog_1 $end
$var reg 1 % Min_Seg_Prog_2 $end
$var reg 1 & Min_Seg_Prog_3 $end
$var reg 1 ' Min_Seg_Prog_4 $end
$var reg 1 ( Min_Seg_Prog_5 $end
$var reg 1 ) Min_Seg_Prog_6 $end
$var reg 1 * Min_Seg_Prog_7 $end
$var reg 1 + Min_Seg_Prog_8 $end
$var reg 1 , Min_Seg_Prog_9 $end
$var reg 1 - Min_Seg_Prog_10 $end
$var reg 1 . Min_Seg_Prog_11 $end
$var reg 1 / Min_Seg_Prog_12 $end
$var reg 1 0 Min_Seg_Prog_13 $end
$var reg 1 1 Zera $end
$var wire 1 2 Min_Seg_Real_0 $end
$var wire 1 3 Min_Seg_Real_1 $end
$var wire 1 4 Min_Seg_Real_2 $end
$var wire 1 5 Min_Seg_Real_3 $end
$var wire 1 6 Min_Seg_Real_4 $end
$var wire 1 7 Min_Seg_Real_5 $end
$var wire 1 8 Min_Seg_Real_6 $end
$var wire 1 9 Min_Seg_Real_7 $end
$var wire 1 : Min_Seg_Real_8 $end
$var wire 1 ; Min_Seg_Real_9 $end
$var wire 1 < Min_Seg_Real_10 $end
$var wire 1 = Min_Seg_Real_11 $end
$var wire 1 > Min_Seg_Real_12 $end
$var wire 1 ? Min_Seg_Real_13 $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var tri1 1 C devclrn $end
$var tri1 1 D devpor $end
$var tri1 1 E devoe $end
$var wire 1 F Min_Seg_Real_0~output_o $end
$var wire 1 G Min_Seg_Real_1~output_o $end
$var wire 1 H Min_Seg_Real_2~output_o $end
$var wire 1 I Min_Seg_Real_3~output_o $end
$var wire 1 J Min_Seg_Real_4~output_o $end
$var wire 1 K Min_Seg_Real_5~output_o $end
$var wire 1 L Min_Seg_Real_6~output_o $end
$var wire 1 M Min_Seg_Real_7~output_o $end
$var wire 1 N Min_Seg_Real_8~output_o $end
$var wire 1 O Min_Seg_Real_9~output_o $end
$var wire 1 P Min_Seg_Real_10~output_o $end
$var wire 1 Q Min_Seg_Real_11~output_o $end
$var wire 1 R Min_Seg_Real_12~output_o $end
$var wire 1 S Min_Seg_Real_13~output_o $end
$var wire 1 T Incrementa~input_o $end
$var wire 1 U inst44|sub|9~_wirecell_combout $end
$var wire 1 V Min_Seg_Prog_0~input_o $end
$var wire 1 W Zera~input_o $end
$var wire 1 X inst44|sub|90~combout $end
$var wire 1 Y Min_Seg_Prog_1~input_o $end
$var wire 1 Z Define~input_o $end
$var wire 1 [ inst44|sub|87~q $end
$var wire 1 \ inst44|sub|97~combout $end
$var wire 1 ] Min_Seg_Prog_2~input_o $end
$var wire 1 ^ inst44|sub|99~q $end
$var wire 1 _ inst44|sub|107~combout $end
$var wire 1 ` Min_Seg_Prog_3~input_o $end
$var wire 1 a inst44|sub|110~q $end
$var wire 1 b inst~combout $end
$var wire 1 c inst43~combout $end
$var wire 1 d inst44|sub|9~q $end
$var wire 1 e inst1|sub|9~_wirecell_combout $end
$var wire 1 f Min_Seg_Prog_4~input_o $end
$var wire 1 g inst1|sub|90~combout $end
$var wire 1 h Min_Seg_Prog_5~input_o $end
$var wire 1 i inst1|sub|87~q $end
$var wire 1 j inst1|sub|97~combout $end
$var wire 1 k Min_Seg_Prog_6~input_o $end
$var wire 1 l inst1|sub|99~q $end
$var wire 1 m inst9~combout $end
$var wire 1 n inst6~combout $end
$var wire 1 o inst1|sub|9~q $end
$var wire 1 p inst2|sub|9~_wirecell_combout $end
$var wire 1 q Min_Seg_Prog_7~input_o $end
$var wire 1 r inst2|sub|90~combout $end
$var wire 1 s Min_Seg_Prog_8~input_o $end
$var wire 1 t inst2|sub|87~q $end
$var wire 1 u inst2|sub|97~combout $end
$var wire 1 v Min_Seg_Prog_9~input_o $end
$var wire 1 w inst2|sub|99~q $end
$var wire 1 x inst2|sub|107~combout $end
$var wire 1 y Min_Seg_Prog_10~input_o $end
$var wire 1 z inst2|sub|110~q $end
$var wire 1 { inst8~combout $end
$var wire 1 | inst7~combout $end
$var wire 1 } inst2|sub|9~q $end
$var wire 1 ~ inst3|sub|9~_wirecell_combout $end
$var wire 1 !! Min_Seg_Prog_11~input_o $end
$var wire 1 "! inst3|sub|90~combout $end
$var wire 1 #! Min_Seg_Prog_12~input_o $end
$var wire 1 $! inst3|sub|87~q $end
$var wire 1 %! inst3|sub|97~combout $end
$var wire 1 &! Min_Seg_Prog_13~input_o $end
$var wire 1 '! inst3|sub|99~q $end
$var wire 1 (! inst50~combout $end
$var wire 1 )! inst3|sub|9~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
0%
1&
1'
0(
1)
1*
0+
0,
1-
1.
0/
10
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
xB
1C
1D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
1U
0V
1W
0X
0Y
1Z
0[
0\
0]
0^
0_
1`
0a
0b
0c
0d
1e
1f
0g
0h
0i
0j
1k
0l
0m
0n
0o
1p
1q
0r
0s
0t
0u
0v
0w
0x
1y
0z
0{
0|
0}
1~
1!!
0"!
0#!
0$!
0%!
1&!
0'!
0(!
0)!
$end
#10000
1"
1T
1d
1F
12
1X
0U
#20000
0"
0T
#30000
1"
1T
0d
1[
1G
0F
02
13
1U
#40000
0"
0T
#50000
1"
1T
1d
1F
12
1\
0X
0U
#60000
0"
0T
#70000
1"
1T
0d
1^
0[
0G
1H
0F
02
14
03
1U
#80000
0"
0T
#90000
1"
1T
1d
1F
12
1X
0U
#100000
0"
0T
#110000
1"
1T
0d
1[
1G
0F
02
13
1U
#120000
0"
0T
#130000
1"
1T
1d
1F
12
1_
0\
0X
0U
#140000
01
0"
0W
0T
#150000
1"
1T
0d
1a
0^
0[
0G
0H
1I
0F
02
15
04
03
1U
#160000
11
0"
1W
0T
#170000
0!
0Z
#190000
1!
1Z
#220000
1"
1T
1d
1F
12
1X
0U
#230000
0"
0T
#240000
1"
1T
0d
1[
1G
0F
02
13
1b
1U
1o
1J
16
1g
0e
#250000
0"
0T
#260000
1"
1T
1d
1F
12
1\
0X
0U
#270000
0"
0T
#280000
1"
1T
0d
1^
0[
0G
1H
0F
02
14
03
0b
1U
#290000
0"
0T
#300000
1"
1T
1d
1F
12
1X
0U
#310000
0"
0T
#1000000
