0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_arbiter_0_0/sim/design_1_arbiter_0_0.v,1607524452,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_dsp_0_0/sim/design_1_dsp_0_0.v,,design_1_arbiter_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_bus_0_0/sim/design_1_bus_0_0.v,1607524452,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_arbiter_0_0/sim/design_1_arbiter_0_0.v,,design_1_bus_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_dsp_0_0/sim/design_1_dsp_0_0.v,1607524452,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v,,design_1_dsp_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v,1607524494,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.srcs/sim_1/new/simulare.v,1606923842,verilog,,,,simulare,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1607524494,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_2/project_2.srcs/sim_1/new/simulare.v,,design_1_wrapper,,,,,,,,
