// Generated by CIRCT firtool-1.56.1
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FetchBuffer(
  input         clock,
                reset,
                io_enq_valid,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input  [2:0]  io_enq_bits_btb_resp_cfiType,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input         io_enq_bits_btb_resp_taken,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input  [3:0]  io_enq_bits_btb_resp_mask,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input  [1:0]  io_enq_bits_btb_resp_bridx,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input  [38:0] io_enq_bits_btb_resp_target,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input  [4:0]  io_enq_bits_btb_resp_entry,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input  [19:0] io_enq_bits_btb_resp_bht_history,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input  [1:0]  io_enq_bits_btb_resp_bht_value,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input         io_enq_bits_btb_resp_bht_hasBias,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input  [39:0] io_enq_bits_pcs_0,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_pcs_1,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_pcs_2,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_pcs_3,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input  [31:0] io_enq_bits_inst_exp_0,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_inst_exp_1,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_inst_exp_2,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_inst_exp_3,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input         io_enq_bits_inst_mask_0,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_inst_mask_1,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_inst_mask_2,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_inst_mask_3,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input  [31:0] io_enq_bits_raw_insts_0,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_raw_insts_1,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_raw_insts_2,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_raw_insts_3,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input         io_enq_bits_rvc_0,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_rvc_1,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_rvc_2,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_rvc_3,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_xcpt_pf_inst,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_xcpt_ae_inst,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_enq_bits_replay,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_0_ready,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_1_ready,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_flush,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  input  [39:0] io_redirect_pc,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output        io_enq_ready,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_0_valid,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [2:0]  io_deq_0_bits_btb_cfiType,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output        io_deq_0_bits_btb_taken,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [3:0]  io_deq_0_bits_btb_mask,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [1:0]  io_deq_0_bits_btb_bridx,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [38:0] io_deq_0_bits_btb_target,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [4:0]  io_deq_0_bits_btb_entry,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [19:0] io_deq_0_bits_btb_bht_history,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [1:0]  io_deq_0_bits_btb_bht_value,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output        io_deq_0_bits_btb_bht_hasBias,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [39:0] io_deq_0_bits_pc,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_0_bits_next_pc,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [31:0] io_deq_0_bits_inst,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_0_bits_raw_inst,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output        io_deq_0_bits_rvc,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_0_bits_xcpt_pf_inst,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_0_bits_xcpt_ae_inst,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_0_bits_replay,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_1_valid,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [2:0]  io_deq_1_bits_btb_cfiType,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output        io_deq_1_bits_btb_taken,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [3:0]  io_deq_1_bits_btb_mask,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [1:0]  io_deq_1_bits_btb_bridx,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [38:0] io_deq_1_bits_btb_target,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [4:0]  io_deq_1_bits_btb_entry,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [19:0] io_deq_1_bits_btb_bht_history,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [1:0]  io_deq_1_bits_btb_bht_value,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output        io_deq_1_bits_btb_bht_hasBias,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [39:0] io_deq_1_bits_pc,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_1_bits_next_pc,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [31:0] io_deq_1_bits_inst,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_1_bits_raw_inst,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output        io_deq_1_bits_rvc,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_1_bits_xcpt_pf_inst,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_1_bits_xcpt_ae_inst,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
                io_deq_1_bits_replay,	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
  output [6:0]  io_mask	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
);

  wire        deq_ptr_newFlag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:88:23
  wire        newFlag_5;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23
  wire        next_pc_newFlag_1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23
  wire        newFlag_4;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23
  wire        next_pc_newFlag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23
  wire        enq_ptr_newFlag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:88:23
  wire        newFlag_3;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23
  wire        newFlag_2;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23
  wire        newFlag_1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23
  wire        newFlag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23
  wire [2:0]  enq_data_0_bits_btb_cfiType = io_enq_bits_btb_resp_cfiType;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_0_bits_btb_taken = io_enq_bits_btb_resp_taken;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [3:0]  enq_data_0_bits_btb_mask = io_enq_bits_btb_resp_mask;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [1:0]  enq_data_0_bits_btb_bridx = io_enq_bits_btb_resp_bridx;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [38:0] enq_data_0_bits_btb_target = io_enq_bits_btb_resp_target;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [4:0]  enq_data_0_bits_btb_entry = io_enq_bits_btb_resp_entry;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [19:0] enq_data_0_bits_btb_bht_history = io_enq_bits_btb_resp_bht_history;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [1:0]  enq_data_0_bits_btb_bht_value = io_enq_bits_btb_resp_bht_value;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_0_bits_btb_bht_hasBias = io_enq_bits_btb_resp_bht_hasBias;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [39:0] enq_data_0_bits_pc = io_enq_bits_pcs_0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [31:0] enq_data_0_bits_inst = io_enq_bits_inst_exp_0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [31:0] enq_data_0_bits_raw_inst = io_enq_bits_raw_insts_0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_0_bits_rvc = io_enq_bits_rvc_0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_0_bits_xcpt_pf_inst = io_enq_bits_xcpt_pf_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_0_bits_xcpt_ae_inst = io_enq_bits_xcpt_ae_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_0_bits_replay = io_enq_bits_replay;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [2:0]  enq_data_1_bits_btb_cfiType = io_enq_bits_btb_resp_cfiType;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_1_bits_btb_taken = io_enq_bits_btb_resp_taken;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [3:0]  enq_data_1_bits_btb_mask = io_enq_bits_btb_resp_mask;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [1:0]  enq_data_1_bits_btb_bridx = io_enq_bits_btb_resp_bridx;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [38:0] enq_data_1_bits_btb_target = io_enq_bits_btb_resp_target;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [4:0]  enq_data_1_bits_btb_entry = io_enq_bits_btb_resp_entry;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [19:0] enq_data_1_bits_btb_bht_history = io_enq_bits_btb_resp_bht_history;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [1:0]  enq_data_1_bits_btb_bht_value = io_enq_bits_btb_resp_bht_value;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_1_bits_btb_bht_hasBias = io_enq_bits_btb_resp_bht_hasBias;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [39:0] enq_data_1_bits_pc = io_enq_bits_pcs_1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [31:0] enq_data_1_bits_inst = io_enq_bits_inst_exp_1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [31:0] enq_data_1_bits_raw_inst = io_enq_bits_raw_insts_1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_1_bits_rvc = io_enq_bits_rvc_1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_1_bits_xcpt_pf_inst = io_enq_bits_xcpt_pf_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_1_bits_xcpt_ae_inst = io_enq_bits_xcpt_ae_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_1_bits_replay = io_enq_bits_replay;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [2:0]  enq_data_2_bits_btb_cfiType = io_enq_bits_btb_resp_cfiType;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_2_bits_btb_taken = io_enq_bits_btb_resp_taken;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [3:0]  enq_data_2_bits_btb_mask = io_enq_bits_btb_resp_mask;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [1:0]  enq_data_2_bits_btb_bridx = io_enq_bits_btb_resp_bridx;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [38:0] enq_data_2_bits_btb_target = io_enq_bits_btb_resp_target;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [4:0]  enq_data_2_bits_btb_entry = io_enq_bits_btb_resp_entry;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [19:0] enq_data_2_bits_btb_bht_history = io_enq_bits_btb_resp_bht_history;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [1:0]  enq_data_2_bits_btb_bht_value = io_enq_bits_btb_resp_bht_value;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_2_bits_btb_bht_hasBias = io_enq_bits_btb_resp_bht_hasBias;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [39:0] enq_data_2_bits_pc = io_enq_bits_pcs_2;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [31:0] enq_data_2_bits_inst = io_enq_bits_inst_exp_2;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [31:0] enq_data_2_bits_raw_inst = io_enq_bits_raw_insts_2;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_2_bits_rvc = io_enq_bits_rvc_2;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_2_bits_xcpt_pf_inst = io_enq_bits_xcpt_pf_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_2_bits_xcpt_ae_inst = io_enq_bits_xcpt_ae_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_2_bits_replay = io_enq_bits_replay;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [2:0]  enq_data_3_bits_btb_cfiType = io_enq_bits_btb_resp_cfiType;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_3_bits_btb_taken = io_enq_bits_btb_resp_taken;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [3:0]  enq_data_3_bits_btb_mask = io_enq_bits_btb_resp_mask;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [1:0]  enq_data_3_bits_btb_bridx = io_enq_bits_btb_resp_bridx;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [38:0] enq_data_3_bits_btb_target = io_enq_bits_btb_resp_target;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [4:0]  enq_data_3_bits_btb_entry = io_enq_bits_btb_resp_entry;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [19:0] enq_data_3_bits_btb_bht_history = io_enq_bits_btb_resp_bht_history;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [1:0]  enq_data_3_bits_btb_bht_value = io_enq_bits_btb_resp_bht_value;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_3_bits_btb_bht_hasBias = io_enq_bits_btb_resp_bht_hasBias;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [39:0] enq_data_3_bits_pc = io_enq_bits_pcs_3;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [31:0] enq_data_3_bits_inst = io_enq_bits_inst_exp_3;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [31:0] enq_data_3_bits_raw_inst = io_enq_bits_raw_insts_3;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_3_bits_rvc = io_enq_bits_rvc_3;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_3_bits_xcpt_pf_inst = io_enq_bits_xcpt_pf_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_3_bits_xcpt_ae_inst = io_enq_bits_xcpt_ae_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_data_3_bits_replay = io_enq_bits_replay;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        enq_ptr_ptr_bundle_flag = 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:54:28, :60:28
  wire        deq_ptr_ptr_bundle_flag = 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:54:28, :60:28
  wire [6:0]  enq_ptr_ptr_bundle_ptr = 7'h1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:54:28, :60:28
  wire [6:0]  deq_ptr_ptr_bundle_ptr = 7'h1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:54:28, :60:28
  wire [39:0] enq_data_0_bits_next_pc = 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:59, :104:22
  wire [39:0] enq_data_1_bits_next_pc = 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:59, :104:22
  wire [39:0] enq_data_2_bits_next_pc = 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:59, :104:22
  wire [39:0] enq_data_3_bits_next_pc = 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:59, :104:22
  wire        deq_data_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        deq_data_1_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73
  reg         fb_0_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [2:0]  fb_0_bits_btb_cfiType;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_0_bits_btb_taken;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [3:0]  fb_0_bits_btb_mask;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_0_bits_btb_bridx;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [38:0] fb_0_bits_btb_target;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [4:0]  fb_0_bits_btb_entry;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [19:0] fb_0_bits_btb_bht_history;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_0_bits_btb_bht_value;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_0_bits_btb_bht_hasBias;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_0_bits_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_0_bits_next_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_0_bits_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_0_bits_raw_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_0_bits_rvc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_0_bits_xcpt_pf_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_0_bits_xcpt_ae_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_0_bits_replay;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_1_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [2:0]  fb_1_bits_btb_cfiType;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_1_bits_btb_taken;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [3:0]  fb_1_bits_btb_mask;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_1_bits_btb_bridx;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [38:0] fb_1_bits_btb_target;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [4:0]  fb_1_bits_btb_entry;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [19:0] fb_1_bits_btb_bht_history;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_1_bits_btb_bht_value;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_1_bits_btb_bht_hasBias;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_1_bits_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_1_bits_next_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_1_bits_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_1_bits_raw_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_1_bits_rvc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_1_bits_xcpt_pf_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_1_bits_xcpt_ae_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_1_bits_replay;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_2_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [2:0]  fb_2_bits_btb_cfiType;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_2_bits_btb_taken;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [3:0]  fb_2_bits_btb_mask;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_2_bits_btb_bridx;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [38:0] fb_2_bits_btb_target;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [4:0]  fb_2_bits_btb_entry;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [19:0] fb_2_bits_btb_bht_history;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_2_bits_btb_bht_value;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_2_bits_btb_bht_hasBias;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_2_bits_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_2_bits_next_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_2_bits_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_2_bits_raw_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_2_bits_rvc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_2_bits_xcpt_pf_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_2_bits_xcpt_ae_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_2_bits_replay;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_3_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [2:0]  fb_3_bits_btb_cfiType;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_3_bits_btb_taken;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [3:0]  fb_3_bits_btb_mask;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_3_bits_btb_bridx;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [38:0] fb_3_bits_btb_target;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [4:0]  fb_3_bits_btb_entry;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [19:0] fb_3_bits_btb_bht_history;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_3_bits_btb_bht_value;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_3_bits_btb_bht_hasBias;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_3_bits_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_3_bits_next_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_3_bits_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_3_bits_raw_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_3_bits_rvc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_3_bits_xcpt_pf_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_3_bits_xcpt_ae_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_3_bits_replay;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_4_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [2:0]  fb_4_bits_btb_cfiType;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_4_bits_btb_taken;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [3:0]  fb_4_bits_btb_mask;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_4_bits_btb_bridx;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [38:0] fb_4_bits_btb_target;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [4:0]  fb_4_bits_btb_entry;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [19:0] fb_4_bits_btb_bht_history;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_4_bits_btb_bht_value;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_4_bits_btb_bht_hasBias;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_4_bits_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_4_bits_next_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_4_bits_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_4_bits_raw_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_4_bits_rvc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_4_bits_xcpt_pf_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_4_bits_xcpt_ae_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_4_bits_replay;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_5_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [2:0]  fb_5_bits_btb_cfiType;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_5_bits_btb_taken;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [3:0]  fb_5_bits_btb_mask;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_5_bits_btb_bridx;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [38:0] fb_5_bits_btb_target;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [4:0]  fb_5_bits_btb_entry;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [19:0] fb_5_bits_btb_bht_history;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_5_bits_btb_bht_value;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_5_bits_btb_bht_hasBias;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_5_bits_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_5_bits_next_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_5_bits_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_5_bits_raw_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_5_bits_rvc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_5_bits_xcpt_pf_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_5_bits_xcpt_ae_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_5_bits_replay;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_6_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [2:0]  fb_6_bits_btb_cfiType;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_6_bits_btb_taken;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [3:0]  fb_6_bits_btb_mask;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_6_bits_btb_bridx;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [38:0] fb_6_bits_btb_target;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [4:0]  fb_6_bits_btb_entry;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [19:0] fb_6_bits_btb_bht_history;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [1:0]  fb_6_bits_btb_bht_value;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_6_bits_btb_bht_hasBias;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_6_bits_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [39:0] fb_6_bits_next_pc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_6_bits_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg  [31:0] fb_6_bits_raw_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_6_bits_rvc;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_6_bits_xcpt_pf_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_6_bits_xcpt_ae_inst;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  reg         fb_6_bits_replay;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
  wire [1:0]  _io_enq_ready_T_1 = {1'h0, fb_1_valid} + {1'h0, fb_2_valid};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :47:30, :54:28, :60:28
  wire [1:0]  _GEN = {1'h0, fb_0_valid};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :47:30, :54:28, :60:28
  wire [2:0]  _GEN_0 = {1'h0, {1'h0, fb_3_valid} + {1'h0, fb_4_valid}};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :47:30, :54:28, :60:28
  wire [2:0]  _GEN_1 = {1'h0, {1'h0, fb_5_valid} + {1'h0, fb_6_valid}};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :47:30, :54:28, :60:28
  wire [2:0]  validCount = {1'h0, _GEN + _io_enq_ready_T_1} + _GEN_0 + _GEN_1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:47:30, :54:28, :60:28
  wire [7:0]  _io_mask_T_1 = 8'h1 << validCount;	// src/main/scala/gpcFrontend/FetchBuffer.scala:47:30, :49:50
  reg  [6:0]  enq_ptr_ptr;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26
  reg         enq_ptr_flag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26
  reg  [6:0]  deq_ptr_ptr;	// src/main/scala/gpcFrontend/FetchBuffer.scala:59:26
  reg         deq_ptr_flag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:59:26
  wire [2:0]  _GEN_2 =
    {1'h0, {1'h0, io_enq_bits_inst_mask_0} + {1'h0, io_enq_bits_inst_mask_1}};	// src/main/scala/gpcFrontend/FetchBuffer.scala:54:28, :60:28, :66:58
  wire [2:0]  _GEN_3 =
    {1'h0, {1'h0, io_enq_bits_inst_mask_2} + {1'h0, io_enq_bits_inst_mask_3}};	// src/main/scala/gpcFrontend/FetchBuffer.scala:54:28, :60:28, :66:58
  wire [3:0]  _io_enq_ready_T_18 =
    {1'h0, {1'h0, _GEN + _io_enq_ready_T_1} + _GEN_0 + _GEN_1} + {1'h0, _GEN_2 + _GEN_3};	// src/main/scala/gpcFrontend/FetchBuffer.scala:47:30, :54:28, :60:28, :66:{29,47,58}
  wire        _io_enq_ready_output = ~(_io_enq_ready_T_18[3]);	// src/main/scala/gpcFrontend/FetchBuffer.scala:66:{47,82}
  wire        enq_data_0_valid = io_enq_valid & io_enq_bits_inst_mask_0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :106:39
  wire        enq_data_1_valid = io_enq_valid & io_enq_bits_inst_mask_1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :106:39
  wire        enq_data_2_valid = io_enq_valid & io_enq_bits_inst_mask_2;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :106:39
  wire        enq_data_3_valid = io_enq_valid & io_enq_bits_inst_mask_3;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :106:39
  wire        write_mask_0_0 = enq_ptr_ptr[0] & enq_data_0_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :104:22, :119:24, :124:{37,41}
  wire        write_mask_1_0 = enq_ptr_ptr[1] & enq_data_0_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :104:22, :119:24, :124:{37,41}
  wire        write_mask_2_0 = enq_ptr_ptr[2] & enq_data_0_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :104:22, :119:24, :124:{37,41}
  wire        write_mask_3_0 = enq_ptr_ptr[3] & enq_data_0_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :104:22, :119:24, :124:{37,41}
  wire        write_mask_4_0 = enq_ptr_ptr[4] & enq_data_0_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :104:22, :119:24, :124:{37,41}
  wire        write_mask_5_0 = enq_ptr_ptr[5] & enq_data_0_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :104:22, :119:24, :124:{37,41}
  wire        write_mask_6_0 = enq_ptr_ptr[6] & enq_data_0_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :104:22, :119:24, :124:{37,41}
  wire [6:0]  rotatedPtr = {enq_ptr_ptr[5:0], enq_ptr_ptr[6]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :69:51, :124:37
  wire [6:0]  result_ptr = rotatedPtr;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :77:22
  wire        result_flag = newFlag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23, :77:22
  assign newFlag = enq_ptr_ptr[6] & ~(rotatedPtr[6]) ? ~enq_ptr_flag : ~enq_ptr_flag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :69:51, :70:23, :71:{24,27,38,44}, :72:{19,22}, :74:{19,22}, :124:37
  wire [6:0]  _GEN_4 = enq_data_0_valid ? result_ptr : enq_ptr_ptr;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :77:22, :104:22, :126:17
  wire        _GEN_5 = enq_data_0_valid ? result_flag : enq_ptr_flag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :77:22, :104:22, :126:17
  wire        write_mask_0_1 = _GEN_4[0] & enq_data_1_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_1_1 = _GEN_4[1] & enq_data_1_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_2_1 = _GEN_4[2] & enq_data_1_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_3_1 = _GEN_4[3] & enq_data_1_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_4_1 = _GEN_4[4] & enq_data_1_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_5_1 = _GEN_4[5] & enq_data_1_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_6_1 = _GEN_4[6] & enq_data_1_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire [6:0]  rotatedPtr_1 = {_GEN_4[5:0], _GEN_4[6]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :124:37, :126:17
  wire [6:0]  result_1_ptr = rotatedPtr_1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :77:22
  wire        result_1_flag = newFlag_1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23, :77:22
  assign newFlag_1 = _GEN_4[6] & ~(rotatedPtr_1[6]) ? ~_GEN_5 : ~_GEN_5;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :70:23, :71:{24,27,38,44}, :72:{19,22}, :74:{19,22}, :124:37, :126:17
  wire [6:0]  _GEN_6 = enq_data_1_valid ? result_1_ptr : _GEN_4;	// src/main/scala/gpcFrontend/FetchBuffer.scala:77:22, :104:22, :126:17
  wire        _GEN_7 = enq_data_1_valid ? result_1_flag : _GEN_5;	// src/main/scala/gpcFrontend/FetchBuffer.scala:77:22, :104:22, :126:17
  wire        write_mask_0_2 = _GEN_6[0] & enq_data_2_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_1_2 = _GEN_6[1] & enq_data_2_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_2_2 = _GEN_6[2] & enq_data_2_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_3_2 = _GEN_6[3] & enq_data_2_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_4_2 = _GEN_6[4] & enq_data_2_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_5_2 = _GEN_6[5] & enq_data_2_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_6_2 = _GEN_6[6] & enq_data_2_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire [6:0]  rotatedPtr_2 = {_GEN_6[5:0], _GEN_6[6]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :124:37, :126:17
  wire [6:0]  result_2_ptr = rotatedPtr_2;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :77:22
  wire        result_2_flag = newFlag_2;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23, :77:22
  assign newFlag_2 = _GEN_6[6] & ~(rotatedPtr_2[6]) ? ~_GEN_7 : ~_GEN_7;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :70:23, :71:{24,27,38,44}, :72:{19,22}, :74:{19,22}, :124:37, :126:17
  wire [6:0]  _GEN_8 = enq_data_2_valid ? result_2_ptr : _GEN_6;	// src/main/scala/gpcFrontend/FetchBuffer.scala:77:22, :104:22, :126:17
  wire        _GEN_9 = enq_data_2_valid ? result_2_flag : _GEN_7;	// src/main/scala/gpcFrontend/FetchBuffer.scala:77:22, :104:22, :126:17
  wire        write_mask_0_3 = _GEN_8[0] & enq_data_3_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_1_3 = _GEN_8[1] & enq_data_3_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_2_3 = _GEN_8[2] & enq_data_3_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_3_3 = _GEN_8[3] & enq_data_3_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_4_3 = _GEN_8[4] & enq_data_3_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_5_3 = _GEN_8[5] & enq_data_3_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire        write_mask_6_3 = _GEN_8[6] & enq_data_3_valid;	// src/main/scala/gpcFrontend/FetchBuffer.scala:104:22, :119:24, :124:{37,41}, :126:17
  wire [6:0]  rotatedPtr_3 = {_GEN_8[5:0], _GEN_8[6]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :124:37, :126:17
  wire [6:0]  result_3_ptr = rotatedPtr_3;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :77:22
  wire        result_3_flag = newFlag_3;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23, :77:22
  assign newFlag_3 = _GEN_8[6] & ~(rotatedPtr_3[6]) ? ~_GEN_9 : ~_GEN_9;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :70:23, :71:{24,27,38,44}, :72:{19,22}, :74:{19,22}, :124:37, :126:17
  wire        _GEN_10 = _io_enq_ready_output & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire [13:0] enq_ptr_full = {7'h0, enq_ptr_ptr} << _GEN_2 + _GEN_3;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :66:58, :85:20, :86:20, :129:44, :149:45
  wire        enq_ptr_result_flag = enq_ptr_newFlag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:88:23, :95:22
  assign enq_ptr_newFlag = (|(enq_ptr_full[13:7])) ? ~enq_ptr_flag : ~enq_ptr_flag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :85:20, :88:23, :89:{17,30,34}, :90:{19,22}, :92:{19,22}
  wire [6:0]  enq_ptr_result_ptr = enq_ptr_full[6:0] | enq_ptr_full[13:7];	// src/main/scala/gpcFrontend/FetchBuffer.scala:85:20, :95:22, :96:{24,32,40}
  wire        _io_deq_0_valid_output = deq_data_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        deq_data_bits_replay =
    deq_ptr_ptr[0] & fb_0_bits_replay | deq_ptr_ptr[1] & fb_1_bits_replay | deq_ptr_ptr[2]
    & fb_2_bits_replay | deq_ptr_ptr[3] & fb_3_bits_replay | deq_ptr_ptr[4]
    & fb_4_bits_replay | deq_ptr_ptr[5] & fb_5_bits_replay | deq_ptr_ptr[6]
    & fb_6_bits_replay;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :59:26
  wire        deq_data_bits_xcpt_ae_inst =
    deq_ptr_ptr[0] & fb_0_bits_xcpt_ae_inst | deq_ptr_ptr[1] & fb_1_bits_xcpt_ae_inst
    | deq_ptr_ptr[2] & fb_2_bits_xcpt_ae_inst | deq_ptr_ptr[3] & fb_3_bits_xcpt_ae_inst
    | deq_ptr_ptr[4] & fb_4_bits_xcpt_ae_inst | deq_ptr_ptr[5] & fb_5_bits_xcpt_ae_inst
    | deq_ptr_ptr[6] & fb_6_bits_xcpt_ae_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :59:26
  wire        deq_data_bits_xcpt_pf_inst =
    deq_ptr_ptr[0] & fb_0_bits_xcpt_pf_inst | deq_ptr_ptr[1] & fb_1_bits_xcpt_pf_inst
    | deq_ptr_ptr[2] & fb_2_bits_xcpt_pf_inst | deq_ptr_ptr[3] & fb_3_bits_xcpt_pf_inst
    | deq_ptr_ptr[4] & fb_4_bits_xcpt_pf_inst | deq_ptr_ptr[5] & fb_5_bits_xcpt_pf_inst
    | deq_ptr_ptr[6] & fb_6_bits_xcpt_pf_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :59:26
  wire        deq_data_bits_rvc =
    deq_ptr_ptr[0] & fb_0_bits_rvc | deq_ptr_ptr[1] & fb_1_bits_rvc | deq_ptr_ptr[2]
    & fb_2_bits_rvc | deq_ptr_ptr[3] & fb_3_bits_rvc | deq_ptr_ptr[4] & fb_4_bits_rvc
    | deq_ptr_ptr[5] & fb_5_bits_rvc | deq_ptr_ptr[6] & fb_6_bits_rvc;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :59:26
  wire [31:0] deq_data_bits_raw_inst =
    (deq_ptr_ptr[0] ? fb_0_bits_raw_inst : 32'h0)
    | (deq_ptr_ptr[1] ? fb_1_bits_raw_inst : 32'h0)
    | (deq_ptr_ptr[2] ? fb_2_bits_raw_inst : 32'h0)
    | (deq_ptr_ptr[3] ? fb_3_bits_raw_inst : 32'h0)
    | (deq_ptr_ptr[4] ? fb_4_bits_raw_inst : 32'h0)
    | (deq_ptr_ptr[5] ? fb_5_bits_raw_inst : 32'h0)
    | (deq_ptr_ptr[6] ? fb_6_bits_raw_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :59:26
  wire [31:0] deq_data_bits_inst =
    (deq_ptr_ptr[0] ? fb_0_bits_inst : 32'h0) | (deq_ptr_ptr[1] ? fb_1_bits_inst : 32'h0)
    | (deq_ptr_ptr[2] ? fb_2_bits_inst : 32'h0)
    | (deq_ptr_ptr[3] ? fb_3_bits_inst : 32'h0)
    | (deq_ptr_ptr[4] ? fb_4_bits_inst : 32'h0)
    | (deq_ptr_ptr[5] ? fb_5_bits_inst : 32'h0)
    | (deq_ptr_ptr[6] ? fb_6_bits_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :59:26
  wire [39:0] deq_data_bits_next_pc =
    (deq_ptr_ptr[0] ? fb_0_bits_next_pc : 40'h0)
    | (deq_ptr_ptr[1] ? fb_1_bits_next_pc : 40'h0)
    | (deq_ptr_ptr[2] ? fb_2_bits_next_pc : 40'h0)
    | (deq_ptr_ptr[3] ? fb_3_bits_next_pc : 40'h0)
    | (deq_ptr_ptr[4] ? fb_4_bits_next_pc : 40'h0)
    | (deq_ptr_ptr[5] ? fb_5_bits_next_pc : 40'h0)
    | (deq_ptr_ptr[6] ? fb_6_bits_next_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :59:26
  wire [39:0] deq_data_bits_pc =
    (deq_ptr_ptr[0] ? fb_0_bits_pc : 40'h0) | (deq_ptr_ptr[1] ? fb_1_bits_pc : 40'h0)
    | (deq_ptr_ptr[2] ? fb_2_bits_pc : 40'h0) | (deq_ptr_ptr[3] ? fb_3_bits_pc : 40'h0)
    | (deq_ptr_ptr[4] ? fb_4_bits_pc : 40'h0) | (deq_ptr_ptr[5] ? fb_5_bits_pc : 40'h0)
    | (deq_ptr_ptr[6] ? fb_6_bits_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :59:26
  wire        deq_data_bits_btb_bht_hasBias =
    deq_ptr_ptr[0] & fb_0_bits_btb_bht_hasBias | deq_ptr_ptr[1]
    & fb_1_bits_btb_bht_hasBias | deq_ptr_ptr[2] & fb_2_bits_btb_bht_hasBias
    | deq_ptr_ptr[3] & fb_3_bits_btb_bht_hasBias | deq_ptr_ptr[4]
    & fb_4_bits_btb_bht_hasBias | deq_ptr_ptr[5] & fb_5_bits_btb_bht_hasBias
    | deq_ptr_ptr[6] & fb_6_bits_btb_bht_hasBias;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :59:26
  wire [1:0]  deq_data_bits_btb_bht_value =
    (deq_ptr_ptr[0] ? fb_0_bits_btb_bht_value : 2'h0)
    | (deq_ptr_ptr[1] ? fb_1_bits_btb_bht_value : 2'h0)
    | (deq_ptr_ptr[2] ? fb_2_bits_btb_bht_value : 2'h0)
    | (deq_ptr_ptr[3] ? fb_3_bits_btb_bht_value : 2'h0)
    | (deq_ptr_ptr[4] ? fb_4_bits_btb_bht_value : 2'h0)
    | (deq_ptr_ptr[5] ? fb_5_bits_btb_bht_value : 2'h0)
    | (deq_ptr_ptr[6] ? fb_6_bits_btb_bht_value : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :59:26
  wire [19:0] deq_data_bits_btb_bht_history =
    (deq_ptr_ptr[0] ? fb_0_bits_btb_bht_history : 20'h0)
    | (deq_ptr_ptr[1] ? fb_1_bits_btb_bht_history : 20'h0)
    | (deq_ptr_ptr[2] ? fb_2_bits_btb_bht_history : 20'h0)
    | (deq_ptr_ptr[3] ? fb_3_bits_btb_bht_history : 20'h0)
    | (deq_ptr_ptr[4] ? fb_4_bits_btb_bht_history : 20'h0)
    | (deq_ptr_ptr[5] ? fb_5_bits_btb_bht_history : 20'h0)
    | (deq_ptr_ptr[6] ? fb_6_bits_btb_bht_history : 20'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :59:26
  wire [4:0]  deq_data_bits_btb_entry =
    (deq_ptr_ptr[0] ? fb_0_bits_btb_entry : 5'h0)
    | (deq_ptr_ptr[1] ? fb_1_bits_btb_entry : 5'h0)
    | (deq_ptr_ptr[2] ? fb_2_bits_btb_entry : 5'h0)
    | (deq_ptr_ptr[3] ? fb_3_bits_btb_entry : 5'h0)
    | (deq_ptr_ptr[4] ? fb_4_bits_btb_entry : 5'h0)
    | (deq_ptr_ptr[5] ? fb_5_bits_btb_entry : 5'h0)
    | (deq_ptr_ptr[6] ? fb_6_bits_btb_entry : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :59:26
  wire [38:0] deq_data_bits_btb_target =
    (deq_ptr_ptr[0] ? fb_0_bits_btb_target : 39'h0)
    | (deq_ptr_ptr[1] ? fb_1_bits_btb_target : 39'h0)
    | (deq_ptr_ptr[2] ? fb_2_bits_btb_target : 39'h0)
    | (deq_ptr_ptr[3] ? fb_3_bits_btb_target : 39'h0)
    | (deq_ptr_ptr[4] ? fb_4_bits_btb_target : 39'h0)
    | (deq_ptr_ptr[5] ? fb_5_bits_btb_target : 39'h0)
    | (deq_ptr_ptr[6] ? fb_6_bits_btb_target : 39'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :59:26
  wire [1:0]  deq_data_bits_btb_bridx =
    (deq_ptr_ptr[0] ? fb_0_bits_btb_bridx : 2'h0)
    | (deq_ptr_ptr[1] ? fb_1_bits_btb_bridx : 2'h0)
    | (deq_ptr_ptr[2] ? fb_2_bits_btb_bridx : 2'h0)
    | (deq_ptr_ptr[3] ? fb_3_bits_btb_bridx : 2'h0)
    | (deq_ptr_ptr[4] ? fb_4_bits_btb_bridx : 2'h0)
    | (deq_ptr_ptr[5] ? fb_5_bits_btb_bridx : 2'h0)
    | (deq_ptr_ptr[6] ? fb_6_bits_btb_bridx : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :59:26
  wire [3:0]  deq_data_bits_btb_mask =
    (deq_ptr_ptr[0] ? fb_0_bits_btb_mask : 4'h0)
    | (deq_ptr_ptr[1] ? fb_1_bits_btb_mask : 4'h0)
    | (deq_ptr_ptr[2] ? fb_2_bits_btb_mask : 4'h0)
    | (deq_ptr_ptr[3] ? fb_3_bits_btb_mask : 4'h0)
    | (deq_ptr_ptr[4] ? fb_4_bits_btb_mask : 4'h0)
    | (deq_ptr_ptr[5] ? fb_5_bits_btb_mask : 4'h0)
    | (deq_ptr_ptr[6] ? fb_6_bits_btb_mask : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :59:26
  wire        deq_data_bits_btb_taken =
    deq_ptr_ptr[0] & fb_0_bits_btb_taken | deq_ptr_ptr[1] & fb_1_bits_btb_taken
    | deq_ptr_ptr[2] & fb_2_bits_btb_taken | deq_ptr_ptr[3] & fb_3_bits_btb_taken
    | deq_ptr_ptr[4] & fb_4_bits_btb_taken | deq_ptr_ptr[5] & fb_5_bits_btb_taken
    | deq_ptr_ptr[6] & fb_6_bits_btb_taken;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :59:26
  wire [2:0]  deq_data_bits_btb_cfiType =
    (deq_ptr_ptr[0] ? fb_0_bits_btb_cfiType : 3'h0)
    | (deq_ptr_ptr[1] ? fb_1_bits_btb_cfiType : 3'h0)
    | (deq_ptr_ptr[2] ? fb_2_bits_btb_cfiType : 3'h0)
    | (deq_ptr_ptr[3] ? fb_3_bits_btb_cfiType : 3'h0)
    | (deq_ptr_ptr[4] ? fb_4_bits_btb_cfiType : 3'h0)
    | (deq_ptr_ptr[5] ? fb_5_bits_btb_cfiType : 3'h0)
    | (deq_ptr_ptr[6] ? fb_6_bits_btb_cfiType : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :59:26
  assign deq_data_valid =
    deq_ptr_ptr[0] & fb_0_valid | deq_ptr_ptr[1] & fb_1_valid | deq_ptr_ptr[2]
    & fb_2_valid | deq_ptr_ptr[3] & fb_3_valid | deq_ptr_ptr[4] & fb_4_valid
    | deq_ptr_ptr[5] & fb_5_valid | deq_ptr_ptr[6] & fb_6_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :59:26
  wire [6:0]  _GEN_11 = {deq_ptr_ptr[5:0], deq_ptr_ptr[6]};	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:59:26, :69:51
  wire [6:0]  next_pc_rotatedPtr;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51
  assign next_pc_rotatedPtr = _GEN_11;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51
  wire [6:0]  rotatedPtr_4;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51
  assign rotatedPtr_4 = _GEN_11;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51
  wire [6:0]  next_pc_result_ptr = next_pc_rotatedPtr;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :77:22
  wire        next_pc_result_flag = next_pc_newFlag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23, :77:22
  assign next_pc_newFlag =
    deq_ptr_ptr[6] & ~(next_pc_rotatedPtr[6]) ? ~deq_ptr_flag : ~deq_ptr_flag;	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:59:26, :69:51, :70:23, :71:{24,27,38,44}, :72:{19,22}, :74:{19,22}
  wire [39:0] next_pc =
    (next_pc_result_ptr[0] ? fb_0_bits_pc : 40'h0)
    | (next_pc_result_ptr[1] ? fb_1_bits_pc : 40'h0)
    | (next_pc_result_ptr[2] ? fb_2_bits_pc : 40'h0)
    | (next_pc_result_ptr[3] ? fb_3_bits_pc : 40'h0)
    | (next_pc_result_ptr[4] ? fb_4_bits_pc : 40'h0)
    | (next_pc_result_ptr[5] ? fb_5_bits_pc : 40'h0)
    | (next_pc_result_ptr[6] ? fb_6_bits_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :77:22
  wire [39:0] _Notyet_inq_npc_T_2 =
    enq_data_2_valid ? enq_data_2_bits_pc : enq_data_3_bits_pc;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire [39:0] Notyet_inq_npc =
    enq_data_0_valid
      ? enq_data_0_bits_pc
      : enq_data_1_valid ? enq_data_1_bits_pc : _Notyet_inq_npc_T_2;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        _deq_ptr_T = io_deq_0_ready & _io_deq_0_valid_output;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire [6:0]  result_4_ptr = rotatedPtr_4;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :77:22
  wire        result_4_flag = newFlag_4;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23, :77:22
  assign newFlag_4 = deq_ptr_ptr[6] & ~(rotatedPtr_4[6]) ? ~deq_ptr_flag : ~deq_ptr_flag;	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:59:26, :69:51, :70:23, :71:{24,27,38,44}, :72:{19,22}, :74:{19,22}
  wire        _io_deq_1_valid_output = deq_data_1_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        deq_data_1_bits_replay =
    result_4_ptr[0] & fb_0_bits_replay | result_4_ptr[1] & fb_1_bits_replay
    | result_4_ptr[2] & fb_2_bits_replay | result_4_ptr[3] & fb_3_bits_replay
    | result_4_ptr[4] & fb_4_bits_replay | result_4_ptr[5] & fb_5_bits_replay
    | result_4_ptr[6] & fb_6_bits_replay;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :77:22
  wire        deq_data_1_bits_xcpt_ae_inst =
    result_4_ptr[0] & fb_0_bits_xcpt_ae_inst | result_4_ptr[1] & fb_1_bits_xcpt_ae_inst
    | result_4_ptr[2] & fb_2_bits_xcpt_ae_inst | result_4_ptr[3] & fb_3_bits_xcpt_ae_inst
    | result_4_ptr[4] & fb_4_bits_xcpt_ae_inst | result_4_ptr[5] & fb_5_bits_xcpt_ae_inst
    | result_4_ptr[6] & fb_6_bits_xcpt_ae_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :77:22
  wire        deq_data_1_bits_xcpt_pf_inst =
    result_4_ptr[0] & fb_0_bits_xcpt_pf_inst | result_4_ptr[1] & fb_1_bits_xcpt_pf_inst
    | result_4_ptr[2] & fb_2_bits_xcpt_pf_inst | result_4_ptr[3] & fb_3_bits_xcpt_pf_inst
    | result_4_ptr[4] & fb_4_bits_xcpt_pf_inst | result_4_ptr[5] & fb_5_bits_xcpt_pf_inst
    | result_4_ptr[6] & fb_6_bits_xcpt_pf_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :77:22
  wire        deq_data_1_bits_rvc =
    result_4_ptr[0] & fb_0_bits_rvc | result_4_ptr[1] & fb_1_bits_rvc | result_4_ptr[2]
    & fb_2_bits_rvc | result_4_ptr[3] & fb_3_bits_rvc | result_4_ptr[4] & fb_4_bits_rvc
    | result_4_ptr[5] & fb_5_bits_rvc | result_4_ptr[6] & fb_6_bits_rvc;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :77:22
  wire [31:0] deq_data_1_bits_raw_inst =
    (result_4_ptr[0] ? fb_0_bits_raw_inst : 32'h0)
    | (result_4_ptr[1] ? fb_1_bits_raw_inst : 32'h0)
    | (result_4_ptr[2] ? fb_2_bits_raw_inst : 32'h0)
    | (result_4_ptr[3] ? fb_3_bits_raw_inst : 32'h0)
    | (result_4_ptr[4] ? fb_4_bits_raw_inst : 32'h0)
    | (result_4_ptr[5] ? fb_5_bits_raw_inst : 32'h0)
    | (result_4_ptr[6] ? fb_6_bits_raw_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :77:22
  wire [31:0] deq_data_1_bits_inst =
    (result_4_ptr[0] ? fb_0_bits_inst : 32'h0)
    | (result_4_ptr[1] ? fb_1_bits_inst : 32'h0)
    | (result_4_ptr[2] ? fb_2_bits_inst : 32'h0)
    | (result_4_ptr[3] ? fb_3_bits_inst : 32'h0)
    | (result_4_ptr[4] ? fb_4_bits_inst : 32'h0)
    | (result_4_ptr[5] ? fb_5_bits_inst : 32'h0)
    | (result_4_ptr[6] ? fb_6_bits_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :77:22
  wire [39:0] deq_data_1_bits_next_pc =
    (result_4_ptr[0] ? fb_0_bits_next_pc : 40'h0)
    | (result_4_ptr[1] ? fb_1_bits_next_pc : 40'h0)
    | (result_4_ptr[2] ? fb_2_bits_next_pc : 40'h0)
    | (result_4_ptr[3] ? fb_3_bits_next_pc : 40'h0)
    | (result_4_ptr[4] ? fb_4_bits_next_pc : 40'h0)
    | (result_4_ptr[5] ? fb_5_bits_next_pc : 40'h0)
    | (result_4_ptr[6] ? fb_6_bits_next_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :77:22
  wire [39:0] deq_data_1_bits_pc =
    (result_4_ptr[0] ? fb_0_bits_pc : 40'h0) | (result_4_ptr[1] ? fb_1_bits_pc : 40'h0)
    | (result_4_ptr[2] ? fb_2_bits_pc : 40'h0) | (result_4_ptr[3] ? fb_3_bits_pc : 40'h0)
    | (result_4_ptr[4] ? fb_4_bits_pc : 40'h0) | (result_4_ptr[5] ? fb_5_bits_pc : 40'h0)
    | (result_4_ptr[6] ? fb_6_bits_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :77:22
  wire        deq_data_1_bits_btb_bht_hasBias =
    result_4_ptr[0] & fb_0_bits_btb_bht_hasBias | result_4_ptr[1]
    & fb_1_bits_btb_bht_hasBias | result_4_ptr[2] & fb_2_bits_btb_bht_hasBias
    | result_4_ptr[3] & fb_3_bits_btb_bht_hasBias | result_4_ptr[4]
    & fb_4_bits_btb_bht_hasBias | result_4_ptr[5] & fb_5_bits_btb_bht_hasBias
    | result_4_ptr[6] & fb_6_bits_btb_bht_hasBias;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :77:22
  wire [1:0]  deq_data_1_bits_btb_bht_value =
    (result_4_ptr[0] ? fb_0_bits_btb_bht_value : 2'h0)
    | (result_4_ptr[1] ? fb_1_bits_btb_bht_value : 2'h0)
    | (result_4_ptr[2] ? fb_2_bits_btb_bht_value : 2'h0)
    | (result_4_ptr[3] ? fb_3_bits_btb_bht_value : 2'h0)
    | (result_4_ptr[4] ? fb_4_bits_btb_bht_value : 2'h0)
    | (result_4_ptr[5] ? fb_5_bits_btb_bht_value : 2'h0)
    | (result_4_ptr[6] ? fb_6_bits_btb_bht_value : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :77:22
  wire [19:0] deq_data_1_bits_btb_bht_history =
    (result_4_ptr[0] ? fb_0_bits_btb_bht_history : 20'h0)
    | (result_4_ptr[1] ? fb_1_bits_btb_bht_history : 20'h0)
    | (result_4_ptr[2] ? fb_2_bits_btb_bht_history : 20'h0)
    | (result_4_ptr[3] ? fb_3_bits_btb_bht_history : 20'h0)
    | (result_4_ptr[4] ? fb_4_bits_btb_bht_history : 20'h0)
    | (result_4_ptr[5] ? fb_5_bits_btb_bht_history : 20'h0)
    | (result_4_ptr[6] ? fb_6_bits_btb_bht_history : 20'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :77:22
  wire [4:0]  deq_data_1_bits_btb_entry =
    (result_4_ptr[0] ? fb_0_bits_btb_entry : 5'h0)
    | (result_4_ptr[1] ? fb_1_bits_btb_entry : 5'h0)
    | (result_4_ptr[2] ? fb_2_bits_btb_entry : 5'h0)
    | (result_4_ptr[3] ? fb_3_bits_btb_entry : 5'h0)
    | (result_4_ptr[4] ? fb_4_bits_btb_entry : 5'h0)
    | (result_4_ptr[5] ? fb_5_bits_btb_entry : 5'h0)
    | (result_4_ptr[6] ? fb_6_bits_btb_entry : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :77:22
  wire [38:0] deq_data_1_bits_btb_target =
    (result_4_ptr[0] ? fb_0_bits_btb_target : 39'h0)
    | (result_4_ptr[1] ? fb_1_bits_btb_target : 39'h0)
    | (result_4_ptr[2] ? fb_2_bits_btb_target : 39'h0)
    | (result_4_ptr[3] ? fb_3_bits_btb_target : 39'h0)
    | (result_4_ptr[4] ? fb_4_bits_btb_target : 39'h0)
    | (result_4_ptr[5] ? fb_5_bits_btb_target : 39'h0)
    | (result_4_ptr[6] ? fb_6_bits_btb_target : 39'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :77:22
  wire [1:0]  deq_data_1_bits_btb_bridx =
    (result_4_ptr[0] ? fb_0_bits_btb_bridx : 2'h0)
    | (result_4_ptr[1] ? fb_1_bits_btb_bridx : 2'h0)
    | (result_4_ptr[2] ? fb_2_bits_btb_bridx : 2'h0)
    | (result_4_ptr[3] ? fb_3_bits_btb_bridx : 2'h0)
    | (result_4_ptr[4] ? fb_4_bits_btb_bridx : 2'h0)
    | (result_4_ptr[5] ? fb_5_bits_btb_bridx : 2'h0)
    | (result_4_ptr[6] ? fb_6_bits_btb_bridx : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :77:22
  wire [3:0]  deq_data_1_bits_btb_mask =
    (result_4_ptr[0] ? fb_0_bits_btb_mask : 4'h0)
    | (result_4_ptr[1] ? fb_1_bits_btb_mask : 4'h0)
    | (result_4_ptr[2] ? fb_2_bits_btb_mask : 4'h0)
    | (result_4_ptr[3] ? fb_3_bits_btb_mask : 4'h0)
    | (result_4_ptr[4] ? fb_4_bits_btb_mask : 4'h0)
    | (result_4_ptr[5] ? fb_5_bits_btb_mask : 4'h0)
    | (result_4_ptr[6] ? fb_6_bits_btb_mask : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :77:22
  wire        deq_data_1_bits_btb_taken =
    result_4_ptr[0] & fb_0_bits_btb_taken | result_4_ptr[1] & fb_1_bits_btb_taken
    | result_4_ptr[2] & fb_2_bits_btb_taken | result_4_ptr[3] & fb_3_bits_btb_taken
    | result_4_ptr[4] & fb_4_bits_btb_taken | result_4_ptr[5] & fb_5_bits_btb_taken
    | result_4_ptr[6] & fb_6_bits_btb_taken;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :77:22
  wire [2:0]  deq_data_1_bits_btb_cfiType =
    (result_4_ptr[0] ? fb_0_bits_btb_cfiType : 3'h0)
    | (result_4_ptr[1] ? fb_1_bits_btb_cfiType : 3'h0)
    | (result_4_ptr[2] ? fb_2_bits_btb_cfiType : 3'h0)
    | (result_4_ptr[3] ? fb_3_bits_btb_cfiType : 3'h0)
    | (result_4_ptr[4] ? fb_4_bits_btb_cfiType : 3'h0)
    | (result_4_ptr[5] ? fb_5_bits_btb_cfiType : 3'h0)
    | (result_4_ptr[6] ? fb_6_bits_btb_cfiType : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :77:22
  assign deq_data_1_valid =
    result_4_ptr[0] & fb_0_valid | result_4_ptr[1] & fb_1_valid | result_4_ptr[2]
    & fb_2_valid | result_4_ptr[3] & fb_3_valid | result_4_ptr[4] & fb_4_valid
    | result_4_ptr[5] & fb_5_valid | result_4_ptr[6] & fb_6_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :77:22
  wire [6:0]  _GEN_12 = {result_4_ptr[5:0], result_4_ptr[6]};	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :77:22
  wire [6:0]  next_pc_rotatedPtr_1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51
  assign next_pc_rotatedPtr_1 = _GEN_12;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51
  wire [6:0]  rotatedPtr_5;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51
  assign rotatedPtr_5 = _GEN_12;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51
  wire [6:0]  next_pc_result_1_ptr = next_pc_rotatedPtr_1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :77:22
  wire        next_pc_result_1_flag = next_pc_newFlag_1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23, :77:22
  assign next_pc_newFlag_1 =
    result_4_ptr[6] & ~(next_pc_rotatedPtr_1[6]) ? ~result_4_flag : ~result_4_flag;	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :70:23, :71:{24,27,38,44}, :72:{19,22}, :74:{19,22}, :77:22
  wire [39:0] next_pc_1 =
    (next_pc_result_1_ptr[0] ? fb_0_bits_pc : 40'h0)
    | (next_pc_result_1_ptr[1] ? fb_1_bits_pc : 40'h0)
    | (next_pc_result_1_ptr[2] ? fb_2_bits_pc : 40'h0)
    | (next_pc_result_1_ptr[3] ? fb_3_bits_pc : 40'h0)
    | (next_pc_result_1_ptr[4] ? fb_4_bits_pc : 40'h0)
    | (next_pc_result_1_ptr[5] ? fb_5_bits_pc : 40'h0)
    | (next_pc_result_1_ptr[6] ? fb_6_bits_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :77:22
  wire [39:0] Notyet_inq_npc_1 =
    enq_data_0_valid
      ? enq_data_0_bits_pc
      : enq_data_1_valid ? enq_data_1_bits_pc : _Notyet_inq_npc_T_2;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/gpcFrontend/FetchBuffer.scala:104:22
  wire        _deq_ptr_T_1 = io_deq_1_ready & _io_deq_1_valid_output;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire [6:0]  result_5_ptr = rotatedPtr_5;	// src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :77:22
  wire        result_5_flag = newFlag_5;	// src/main/scala/gpcFrontend/FetchBuffer.scala:70:23, :77:22
  assign newFlag_5 =
    result_4_ptr[6] & ~(rotatedPtr_5[6]) ? ~result_4_flag : ~result_4_flag;	// src/main/scala/chisel3/util/Mux.scala:32:36, src/main/scala/gpcFrontend/FetchBuffer.scala:69:51, :70:23, :71:{24,27,38,44}, :72:{19,22}, :74:{19,22}, :77:22
  wire [13:0] deq_ptr_full =
    {4'h0, {3'h0, deq_ptr_ptr} << {1'h0, _deq_ptr_T} + {1'h0, _deq_ptr_T_1}};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcFrontend/FetchBuffer.scala:46:59, :54:28, :59:26, :60:28, :85:20, :86:{10,20}, :159:42
  wire        deq_ptr_result_flag = deq_ptr_newFlag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:88:23, :95:22
  assign deq_ptr_newFlag = (|(deq_ptr_full[13:7])) ? ~deq_ptr_flag : ~deq_ptr_flag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:59:26, :85:20, :88:23, :89:{17,30,34}, :90:{19,22}, :92:{19,22}
  wire [6:0]  deq_ptr_result_ptr = deq_ptr_full[6:0] | deq_ptr_full[13:7];	// src/main/scala/gpcFrontend/FetchBuffer.scala:85:20, :95:22, :96:{24,32,40}
  `ifndef SYNTHESIS	// src/main/scala/gpcFrontend/FetchBuffer.scala:162:13
    always @(posedge clock) begin	// src/main/scala/gpcFrontend/FetchBuffer.scala:162:13
      if (io_deq_1_ready & ~reset & ~io_deq_0_ready) begin	// src/main/scala/gpcFrontend/FetchBuffer.scala:162:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/gpcFrontend/FetchBuffer.scala:162:13
          $error("Assertion failed\n    at FetchBuffer.scala:162 assert(io.deq.take(i).map(_.ready).reduce(_&&_))\n");	// src/main/scala/gpcFrontend/FetchBuffer.scala:162:13
        if (`STOP_COND_)	// src/main/scala/gpcFrontend/FetchBuffer.scala:162:13
          $fatal;	// src/main/scala/gpcFrontend/FetchBuffer.scala:162:13
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin
    if (reset) begin
      fb_0_valid <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_0_bits_btb_cfiType <= 3'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_0_bits_btb_taken <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_0_bits_btb_mask <= 4'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_0_bits_btb_bridx <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_0_bits_btb_target <= 39'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_0_bits_btb_entry <= 5'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_0_bits_btb_bht_history <= 20'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_0_bits_btb_bht_value <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_0_bits_btb_bht_hasBias <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_0_bits_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_0_bits_next_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_0_bits_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_0_bits_raw_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_0_bits_rvc <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_0_bits_xcpt_pf_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_0_bits_xcpt_ae_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_0_bits_replay <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_1_valid <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_1_bits_btb_cfiType <= 3'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_1_bits_btb_taken <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_1_bits_btb_mask <= 4'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_1_bits_btb_bridx <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_1_bits_btb_target <= 39'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_1_bits_btb_entry <= 5'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_1_bits_btb_bht_history <= 20'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_1_bits_btb_bht_value <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_1_bits_btb_bht_hasBias <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_1_bits_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_1_bits_next_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_1_bits_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_1_bits_raw_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_1_bits_rvc <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_1_bits_xcpt_pf_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_1_bits_xcpt_ae_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_1_bits_replay <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_2_valid <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_2_bits_btb_cfiType <= 3'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_2_bits_btb_taken <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_2_bits_btb_mask <= 4'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_2_bits_btb_bridx <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_2_bits_btb_target <= 39'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_2_bits_btb_entry <= 5'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_2_bits_btb_bht_history <= 20'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_2_bits_btb_bht_value <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_2_bits_btb_bht_hasBias <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_2_bits_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_2_bits_next_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_2_bits_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_2_bits_raw_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_2_bits_rvc <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_2_bits_xcpt_pf_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_2_bits_xcpt_ae_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_2_bits_replay <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_3_valid <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_3_bits_btb_cfiType <= 3'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_3_bits_btb_taken <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_3_bits_btb_mask <= 4'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_3_bits_btb_bridx <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_3_bits_btb_target <= 39'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_3_bits_btb_entry <= 5'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_3_bits_btb_bht_history <= 20'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_3_bits_btb_bht_value <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_3_bits_btb_bht_hasBias <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_3_bits_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_3_bits_next_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_3_bits_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_3_bits_raw_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_3_bits_rvc <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_3_bits_xcpt_pf_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_3_bits_xcpt_ae_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_3_bits_replay <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_4_valid <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_4_bits_btb_cfiType <= 3'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_4_bits_btb_taken <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_4_bits_btb_mask <= 4'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_4_bits_btb_bridx <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_4_bits_btb_target <= 39'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_4_bits_btb_entry <= 5'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_4_bits_btb_bht_history <= 20'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_4_bits_btb_bht_value <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_4_bits_btb_bht_hasBias <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_4_bits_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_4_bits_next_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_4_bits_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_4_bits_raw_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_4_bits_rvc <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_4_bits_xcpt_pf_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_4_bits_xcpt_ae_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_4_bits_replay <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_5_valid <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_5_bits_btb_cfiType <= 3'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_5_bits_btb_taken <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_5_bits_btb_mask <= 4'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_5_bits_btb_bridx <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_5_bits_btb_target <= 39'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_5_bits_btb_entry <= 5'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_5_bits_btb_bht_history <= 20'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_5_bits_btb_bht_value <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_5_bits_btb_bht_hasBias <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_5_bits_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_5_bits_next_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_5_bits_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_5_bits_raw_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_5_bits_rvc <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_5_bits_xcpt_pf_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_5_bits_xcpt_ae_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_5_bits_replay <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_6_valid <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_6_bits_btb_cfiType <= 3'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_6_bits_btb_taken <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_6_bits_btb_mask <= 4'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_6_bits_btb_bridx <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_6_bits_btb_target <= 39'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_6_bits_btb_entry <= 5'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_6_bits_btb_bht_history <= 20'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_6_bits_btb_bht_value <= 2'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_6_bits_btb_bht_hasBias <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_6_bits_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_6_bits_next_pc <= 40'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_6_bits_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_6_bits_raw_inst <= 32'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}
      fb_6_bits_rvc <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_6_bits_xcpt_pf_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_6_bits_xcpt_ae_inst <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      fb_6_bits_replay <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :54:28, :60:28
      enq_ptr_ptr <= 7'h1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :54:28, :60:28
      enq_ptr_flag <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :54:28, :60:28
      deq_ptr_ptr <= 7'h1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:54:28, :59:26, :60:28
      deq_ptr_flag <= 1'h0;	// src/main/scala/gpcFrontend/FetchBuffer.scala:54:28, :59:26, :60:28
    end
    else begin
      automatic logic       _GEN_13;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
      automatic logic       _GEN_14;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
      automatic logic       _GEN_15;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
      automatic logic       _GEN_16;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
      automatic logic       _GEN_17;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
      automatic logic       _GEN_18;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
      automatic logic       _GEN_19;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
      automatic logic [6:0] _GEN_20;	// src/main/scala/gpcFrontend/FetchBuffer.scala:149:19
      _GEN_13 = _GEN_10 & ~fb_0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:{13,27}, :132:15, :134:15
      _GEN_14 = _GEN_10 & ~fb_1_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:{13,27}, :132:15, :134:15
      _GEN_15 = _GEN_10 & ~fb_2_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:{13,27}, :132:15, :134:15
      _GEN_16 = _GEN_10 & ~fb_3_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:{13,27}, :132:15, :134:15
      _GEN_17 = _GEN_10 & ~fb_4_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:{13,27}, :132:15, :134:15
      _GEN_18 = _GEN_10 & ~fb_5_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:{13,27}, :132:15, :134:15
      _GEN_19 = _GEN_10 & ~fb_6_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:{13,27}, :132:15, :134:15
      _GEN_20 = {7{_deq_ptr_T_1}} & result_4_ptr | (_deq_ptr_T ? deq_ptr_ptr : 7'h0);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcFrontend/FetchBuffer.scala:59:26, :77:22, :149:{19,45}
      fb_0_valid <=
        ~(io_flush | _GEN_20[0])
        & (_GEN_13
             ? write_mask_0_0 & enq_data_0_valid | write_mask_0_1 & enq_data_1_valid
               | write_mask_0_2 & enq_data_2_valid | write_mask_0_3 & enq_data_3_valid
             : fb_0_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24, :128:20, :131:27, :132:15, :134:15, :149:19, :154:{19,24}, :155:19, :166:19, :171:24
      if (_GEN_13) begin	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
        fb_0_bits_btb_cfiType <=
          (write_mask_0_0 ? enq_data_0_bits_btb_cfiType : 3'h0)
          | (write_mask_0_1 ? enq_data_1_bits_btb_cfiType : 3'h0)
          | (write_mask_0_2 ? enq_data_2_bits_btb_cfiType : 3'h0)
          | (write_mask_0_3 ? enq_data_3_bits_btb_cfiType : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_0_bits_btb_taken <=
          write_mask_0_0 & enq_data_0_bits_btb_taken | write_mask_0_1
          & enq_data_1_bits_btb_taken | write_mask_0_2 & enq_data_2_bits_btb_taken
          | write_mask_0_3 & enq_data_3_bits_btb_taken;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_0_bits_btb_mask <=
          (write_mask_0_0 ? enq_data_0_bits_btb_mask : 4'h0)
          | (write_mask_0_1 ? enq_data_1_bits_btb_mask : 4'h0)
          | (write_mask_0_2 ? enq_data_2_bits_btb_mask : 4'h0)
          | (write_mask_0_3 ? enq_data_3_bits_btb_mask : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_0_bits_btb_bridx <=
          (write_mask_0_0 ? enq_data_0_bits_btb_bridx : 2'h0)
          | (write_mask_0_1 ? enq_data_1_bits_btb_bridx : 2'h0)
          | (write_mask_0_2 ? enq_data_2_bits_btb_bridx : 2'h0)
          | (write_mask_0_3 ? enq_data_3_bits_btb_bridx : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_0_bits_btb_target <=
          (write_mask_0_0 ? enq_data_0_bits_btb_target : 39'h0)
          | (write_mask_0_1 ? enq_data_1_bits_btb_target : 39'h0)
          | (write_mask_0_2 ? enq_data_2_bits_btb_target : 39'h0)
          | (write_mask_0_3 ? enq_data_3_bits_btb_target : 39'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_0_bits_btb_entry <=
          (write_mask_0_0 ? enq_data_0_bits_btb_entry : 5'h0)
          | (write_mask_0_1 ? enq_data_1_bits_btb_entry : 5'h0)
          | (write_mask_0_2 ? enq_data_2_bits_btb_entry : 5'h0)
          | (write_mask_0_3 ? enq_data_3_bits_btb_entry : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_0_bits_btb_bht_history <=
          (write_mask_0_0 ? enq_data_0_bits_btb_bht_history : 20'h0)
          | (write_mask_0_1 ? enq_data_1_bits_btb_bht_history : 20'h0)
          | (write_mask_0_2 ? enq_data_2_bits_btb_bht_history : 20'h0)
          | (write_mask_0_3 ? enq_data_3_bits_btb_bht_history : 20'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_0_bits_btb_bht_value <=
          (write_mask_0_0 ? enq_data_0_bits_btb_bht_value : 2'h0)
          | (write_mask_0_1 ? enq_data_1_bits_btb_bht_value : 2'h0)
          | (write_mask_0_2 ? enq_data_2_bits_btb_bht_value : 2'h0)
          | (write_mask_0_3 ? enq_data_3_bits_btb_bht_value : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_0_bits_btb_bht_hasBias <=
          write_mask_0_0 & enq_data_0_bits_btb_bht_hasBias | write_mask_0_1
          & enq_data_1_bits_btb_bht_hasBias | write_mask_0_2
          & enq_data_2_bits_btb_bht_hasBias | write_mask_0_3
          & enq_data_3_bits_btb_bht_hasBias;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_0_bits_pc <=
          (write_mask_0_0 ? enq_data_0_bits_pc : 40'h0)
          | (write_mask_0_1 ? enq_data_1_bits_pc : 40'h0)
          | (write_mask_0_2 ? enq_data_2_bits_pc : 40'h0)
          | (write_mask_0_3 ? enq_data_3_bits_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_0_bits_next_pc <=
          (write_mask_0_0 ? enq_data_0_bits_next_pc : 40'h0)
          | (write_mask_0_1 ? enq_data_1_bits_next_pc : 40'h0)
          | (write_mask_0_2 ? enq_data_2_bits_next_pc : 40'h0)
          | (write_mask_0_3 ? enq_data_3_bits_next_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_0_bits_inst <=
          (write_mask_0_0 ? enq_data_0_bits_inst : 32'h0)
          | (write_mask_0_1 ? enq_data_1_bits_inst : 32'h0)
          | (write_mask_0_2 ? enq_data_2_bits_inst : 32'h0)
          | (write_mask_0_3 ? enq_data_3_bits_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_0_bits_raw_inst <=
          (write_mask_0_0 ? enq_data_0_bits_raw_inst : 32'h0)
          | (write_mask_0_1 ? enq_data_1_bits_raw_inst : 32'h0)
          | (write_mask_0_2 ? enq_data_2_bits_raw_inst : 32'h0)
          | (write_mask_0_3 ? enq_data_3_bits_raw_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_0_bits_rvc <=
          write_mask_0_0 & enq_data_0_bits_rvc | write_mask_0_1 & enq_data_1_bits_rvc
          | write_mask_0_2 & enq_data_2_bits_rvc | write_mask_0_3 & enq_data_3_bits_rvc;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_0_bits_xcpt_pf_inst <=
          write_mask_0_0 & enq_data_0_bits_xcpt_pf_inst | write_mask_0_1
          & enq_data_1_bits_xcpt_pf_inst | write_mask_0_2 & enq_data_2_bits_xcpt_pf_inst
          | write_mask_0_3 & enq_data_3_bits_xcpt_pf_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_0_bits_xcpt_ae_inst <=
          write_mask_0_0 & enq_data_0_bits_xcpt_ae_inst | write_mask_0_1
          & enq_data_1_bits_xcpt_ae_inst | write_mask_0_2 & enq_data_2_bits_xcpt_ae_inst
          | write_mask_0_3 & enq_data_3_bits_xcpt_ae_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_0_bits_replay <=
          write_mask_0_0 & enq_data_0_bits_replay | write_mask_0_1
          & enq_data_1_bits_replay | write_mask_0_2 & enq_data_2_bits_replay
          | write_mask_0_3 & enq_data_3_bits_replay;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
      end
      fb_1_valid <=
        ~(io_flush | _GEN_20[1])
        & (_GEN_14
             ? write_mask_1_0 & enq_data_0_valid | write_mask_1_1 & enq_data_1_valid
               | write_mask_1_2 & enq_data_2_valid | write_mask_1_3 & enq_data_3_valid
             : fb_1_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24, :128:20, :131:27, :132:15, :134:15, :149:19, :154:{19,24}, :155:19, :166:19, :171:24
      if (_GEN_14) begin	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
        fb_1_bits_btb_cfiType <=
          (write_mask_1_0 ? enq_data_0_bits_btb_cfiType : 3'h0)
          | (write_mask_1_1 ? enq_data_1_bits_btb_cfiType : 3'h0)
          | (write_mask_1_2 ? enq_data_2_bits_btb_cfiType : 3'h0)
          | (write_mask_1_3 ? enq_data_3_bits_btb_cfiType : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_1_bits_btb_taken <=
          write_mask_1_0 & enq_data_0_bits_btb_taken | write_mask_1_1
          & enq_data_1_bits_btb_taken | write_mask_1_2 & enq_data_2_bits_btb_taken
          | write_mask_1_3 & enq_data_3_bits_btb_taken;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_1_bits_btb_mask <=
          (write_mask_1_0 ? enq_data_0_bits_btb_mask : 4'h0)
          | (write_mask_1_1 ? enq_data_1_bits_btb_mask : 4'h0)
          | (write_mask_1_2 ? enq_data_2_bits_btb_mask : 4'h0)
          | (write_mask_1_3 ? enq_data_3_bits_btb_mask : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_1_bits_btb_bridx <=
          (write_mask_1_0 ? enq_data_0_bits_btb_bridx : 2'h0)
          | (write_mask_1_1 ? enq_data_1_bits_btb_bridx : 2'h0)
          | (write_mask_1_2 ? enq_data_2_bits_btb_bridx : 2'h0)
          | (write_mask_1_3 ? enq_data_3_bits_btb_bridx : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_1_bits_btb_target <=
          (write_mask_1_0 ? enq_data_0_bits_btb_target : 39'h0)
          | (write_mask_1_1 ? enq_data_1_bits_btb_target : 39'h0)
          | (write_mask_1_2 ? enq_data_2_bits_btb_target : 39'h0)
          | (write_mask_1_3 ? enq_data_3_bits_btb_target : 39'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_1_bits_btb_entry <=
          (write_mask_1_0 ? enq_data_0_bits_btb_entry : 5'h0)
          | (write_mask_1_1 ? enq_data_1_bits_btb_entry : 5'h0)
          | (write_mask_1_2 ? enq_data_2_bits_btb_entry : 5'h0)
          | (write_mask_1_3 ? enq_data_3_bits_btb_entry : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_1_bits_btb_bht_history <=
          (write_mask_1_0 ? enq_data_0_bits_btb_bht_history : 20'h0)
          | (write_mask_1_1 ? enq_data_1_bits_btb_bht_history : 20'h0)
          | (write_mask_1_2 ? enq_data_2_bits_btb_bht_history : 20'h0)
          | (write_mask_1_3 ? enq_data_3_bits_btb_bht_history : 20'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_1_bits_btb_bht_value <=
          (write_mask_1_0 ? enq_data_0_bits_btb_bht_value : 2'h0)
          | (write_mask_1_1 ? enq_data_1_bits_btb_bht_value : 2'h0)
          | (write_mask_1_2 ? enq_data_2_bits_btb_bht_value : 2'h0)
          | (write_mask_1_3 ? enq_data_3_bits_btb_bht_value : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_1_bits_btb_bht_hasBias <=
          write_mask_1_0 & enq_data_0_bits_btb_bht_hasBias | write_mask_1_1
          & enq_data_1_bits_btb_bht_hasBias | write_mask_1_2
          & enq_data_2_bits_btb_bht_hasBias | write_mask_1_3
          & enq_data_3_bits_btb_bht_hasBias;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_1_bits_pc <=
          (write_mask_1_0 ? enq_data_0_bits_pc : 40'h0)
          | (write_mask_1_1 ? enq_data_1_bits_pc : 40'h0)
          | (write_mask_1_2 ? enq_data_2_bits_pc : 40'h0)
          | (write_mask_1_3 ? enq_data_3_bits_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_1_bits_next_pc <=
          (write_mask_1_0 ? enq_data_0_bits_next_pc : 40'h0)
          | (write_mask_1_1 ? enq_data_1_bits_next_pc : 40'h0)
          | (write_mask_1_2 ? enq_data_2_bits_next_pc : 40'h0)
          | (write_mask_1_3 ? enq_data_3_bits_next_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_1_bits_inst <=
          (write_mask_1_0 ? enq_data_0_bits_inst : 32'h0)
          | (write_mask_1_1 ? enq_data_1_bits_inst : 32'h0)
          | (write_mask_1_2 ? enq_data_2_bits_inst : 32'h0)
          | (write_mask_1_3 ? enq_data_3_bits_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_1_bits_raw_inst <=
          (write_mask_1_0 ? enq_data_0_bits_raw_inst : 32'h0)
          | (write_mask_1_1 ? enq_data_1_bits_raw_inst : 32'h0)
          | (write_mask_1_2 ? enq_data_2_bits_raw_inst : 32'h0)
          | (write_mask_1_3 ? enq_data_3_bits_raw_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_1_bits_rvc <=
          write_mask_1_0 & enq_data_0_bits_rvc | write_mask_1_1 & enq_data_1_bits_rvc
          | write_mask_1_2 & enq_data_2_bits_rvc | write_mask_1_3 & enq_data_3_bits_rvc;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_1_bits_xcpt_pf_inst <=
          write_mask_1_0 & enq_data_0_bits_xcpt_pf_inst | write_mask_1_1
          & enq_data_1_bits_xcpt_pf_inst | write_mask_1_2 & enq_data_2_bits_xcpt_pf_inst
          | write_mask_1_3 & enq_data_3_bits_xcpt_pf_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_1_bits_xcpt_ae_inst <=
          write_mask_1_0 & enq_data_0_bits_xcpt_ae_inst | write_mask_1_1
          & enq_data_1_bits_xcpt_ae_inst | write_mask_1_2 & enq_data_2_bits_xcpt_ae_inst
          | write_mask_1_3 & enq_data_3_bits_xcpt_ae_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_1_bits_replay <=
          write_mask_1_0 & enq_data_0_bits_replay | write_mask_1_1
          & enq_data_1_bits_replay | write_mask_1_2 & enq_data_2_bits_replay
          | write_mask_1_3 & enq_data_3_bits_replay;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
      end
      fb_2_valid <=
        ~(io_flush | _GEN_20[2])
        & (_GEN_15
             ? write_mask_2_0 & enq_data_0_valid | write_mask_2_1 & enq_data_1_valid
               | write_mask_2_2 & enq_data_2_valid | write_mask_2_3 & enq_data_3_valid
             : fb_2_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24, :128:20, :131:27, :132:15, :134:15, :149:19, :154:{19,24}, :155:19, :166:19, :171:24
      if (_GEN_15) begin	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
        fb_2_bits_btb_cfiType <=
          (write_mask_2_0 ? enq_data_0_bits_btb_cfiType : 3'h0)
          | (write_mask_2_1 ? enq_data_1_bits_btb_cfiType : 3'h0)
          | (write_mask_2_2 ? enq_data_2_bits_btb_cfiType : 3'h0)
          | (write_mask_2_3 ? enq_data_3_bits_btb_cfiType : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_2_bits_btb_taken <=
          write_mask_2_0 & enq_data_0_bits_btb_taken | write_mask_2_1
          & enq_data_1_bits_btb_taken | write_mask_2_2 & enq_data_2_bits_btb_taken
          | write_mask_2_3 & enq_data_3_bits_btb_taken;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_2_bits_btb_mask <=
          (write_mask_2_0 ? enq_data_0_bits_btb_mask : 4'h0)
          | (write_mask_2_1 ? enq_data_1_bits_btb_mask : 4'h0)
          | (write_mask_2_2 ? enq_data_2_bits_btb_mask : 4'h0)
          | (write_mask_2_3 ? enq_data_3_bits_btb_mask : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_2_bits_btb_bridx <=
          (write_mask_2_0 ? enq_data_0_bits_btb_bridx : 2'h0)
          | (write_mask_2_1 ? enq_data_1_bits_btb_bridx : 2'h0)
          | (write_mask_2_2 ? enq_data_2_bits_btb_bridx : 2'h0)
          | (write_mask_2_3 ? enq_data_3_bits_btb_bridx : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_2_bits_btb_target <=
          (write_mask_2_0 ? enq_data_0_bits_btb_target : 39'h0)
          | (write_mask_2_1 ? enq_data_1_bits_btb_target : 39'h0)
          | (write_mask_2_2 ? enq_data_2_bits_btb_target : 39'h0)
          | (write_mask_2_3 ? enq_data_3_bits_btb_target : 39'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_2_bits_btb_entry <=
          (write_mask_2_0 ? enq_data_0_bits_btb_entry : 5'h0)
          | (write_mask_2_1 ? enq_data_1_bits_btb_entry : 5'h0)
          | (write_mask_2_2 ? enq_data_2_bits_btb_entry : 5'h0)
          | (write_mask_2_3 ? enq_data_3_bits_btb_entry : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_2_bits_btb_bht_history <=
          (write_mask_2_0 ? enq_data_0_bits_btb_bht_history : 20'h0)
          | (write_mask_2_1 ? enq_data_1_bits_btb_bht_history : 20'h0)
          | (write_mask_2_2 ? enq_data_2_bits_btb_bht_history : 20'h0)
          | (write_mask_2_3 ? enq_data_3_bits_btb_bht_history : 20'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_2_bits_btb_bht_value <=
          (write_mask_2_0 ? enq_data_0_bits_btb_bht_value : 2'h0)
          | (write_mask_2_1 ? enq_data_1_bits_btb_bht_value : 2'h0)
          | (write_mask_2_2 ? enq_data_2_bits_btb_bht_value : 2'h0)
          | (write_mask_2_3 ? enq_data_3_bits_btb_bht_value : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_2_bits_btb_bht_hasBias <=
          write_mask_2_0 & enq_data_0_bits_btb_bht_hasBias | write_mask_2_1
          & enq_data_1_bits_btb_bht_hasBias | write_mask_2_2
          & enq_data_2_bits_btb_bht_hasBias | write_mask_2_3
          & enq_data_3_bits_btb_bht_hasBias;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_2_bits_pc <=
          (write_mask_2_0 ? enq_data_0_bits_pc : 40'h0)
          | (write_mask_2_1 ? enq_data_1_bits_pc : 40'h0)
          | (write_mask_2_2 ? enq_data_2_bits_pc : 40'h0)
          | (write_mask_2_3 ? enq_data_3_bits_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_2_bits_next_pc <=
          (write_mask_2_0 ? enq_data_0_bits_next_pc : 40'h0)
          | (write_mask_2_1 ? enq_data_1_bits_next_pc : 40'h0)
          | (write_mask_2_2 ? enq_data_2_bits_next_pc : 40'h0)
          | (write_mask_2_3 ? enq_data_3_bits_next_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_2_bits_inst <=
          (write_mask_2_0 ? enq_data_0_bits_inst : 32'h0)
          | (write_mask_2_1 ? enq_data_1_bits_inst : 32'h0)
          | (write_mask_2_2 ? enq_data_2_bits_inst : 32'h0)
          | (write_mask_2_3 ? enq_data_3_bits_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_2_bits_raw_inst <=
          (write_mask_2_0 ? enq_data_0_bits_raw_inst : 32'h0)
          | (write_mask_2_1 ? enq_data_1_bits_raw_inst : 32'h0)
          | (write_mask_2_2 ? enq_data_2_bits_raw_inst : 32'h0)
          | (write_mask_2_3 ? enq_data_3_bits_raw_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_2_bits_rvc <=
          write_mask_2_0 & enq_data_0_bits_rvc | write_mask_2_1 & enq_data_1_bits_rvc
          | write_mask_2_2 & enq_data_2_bits_rvc | write_mask_2_3 & enq_data_3_bits_rvc;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_2_bits_xcpt_pf_inst <=
          write_mask_2_0 & enq_data_0_bits_xcpt_pf_inst | write_mask_2_1
          & enq_data_1_bits_xcpt_pf_inst | write_mask_2_2 & enq_data_2_bits_xcpt_pf_inst
          | write_mask_2_3 & enq_data_3_bits_xcpt_pf_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_2_bits_xcpt_ae_inst <=
          write_mask_2_0 & enq_data_0_bits_xcpt_ae_inst | write_mask_2_1
          & enq_data_1_bits_xcpt_ae_inst | write_mask_2_2 & enq_data_2_bits_xcpt_ae_inst
          | write_mask_2_3 & enq_data_3_bits_xcpt_ae_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_2_bits_replay <=
          write_mask_2_0 & enq_data_0_bits_replay | write_mask_2_1
          & enq_data_1_bits_replay | write_mask_2_2 & enq_data_2_bits_replay
          | write_mask_2_3 & enq_data_3_bits_replay;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
      end
      fb_3_valid <=
        ~(io_flush | _GEN_20[3])
        & (_GEN_16
             ? write_mask_3_0 & enq_data_0_valid | write_mask_3_1 & enq_data_1_valid
               | write_mask_3_2 & enq_data_2_valid | write_mask_3_3 & enq_data_3_valid
             : fb_3_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24, :128:20, :131:27, :132:15, :134:15, :149:19, :154:{19,24}, :155:19, :166:19, :171:24
      if (_GEN_16) begin	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
        fb_3_bits_btb_cfiType <=
          (write_mask_3_0 ? enq_data_0_bits_btb_cfiType : 3'h0)
          | (write_mask_3_1 ? enq_data_1_bits_btb_cfiType : 3'h0)
          | (write_mask_3_2 ? enq_data_2_bits_btb_cfiType : 3'h0)
          | (write_mask_3_3 ? enq_data_3_bits_btb_cfiType : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_3_bits_btb_taken <=
          write_mask_3_0 & enq_data_0_bits_btb_taken | write_mask_3_1
          & enq_data_1_bits_btb_taken | write_mask_3_2 & enq_data_2_bits_btb_taken
          | write_mask_3_3 & enq_data_3_bits_btb_taken;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_3_bits_btb_mask <=
          (write_mask_3_0 ? enq_data_0_bits_btb_mask : 4'h0)
          | (write_mask_3_1 ? enq_data_1_bits_btb_mask : 4'h0)
          | (write_mask_3_2 ? enq_data_2_bits_btb_mask : 4'h0)
          | (write_mask_3_3 ? enq_data_3_bits_btb_mask : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_3_bits_btb_bridx <=
          (write_mask_3_0 ? enq_data_0_bits_btb_bridx : 2'h0)
          | (write_mask_3_1 ? enq_data_1_bits_btb_bridx : 2'h0)
          | (write_mask_3_2 ? enq_data_2_bits_btb_bridx : 2'h0)
          | (write_mask_3_3 ? enq_data_3_bits_btb_bridx : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_3_bits_btb_target <=
          (write_mask_3_0 ? enq_data_0_bits_btb_target : 39'h0)
          | (write_mask_3_1 ? enq_data_1_bits_btb_target : 39'h0)
          | (write_mask_3_2 ? enq_data_2_bits_btb_target : 39'h0)
          | (write_mask_3_3 ? enq_data_3_bits_btb_target : 39'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_3_bits_btb_entry <=
          (write_mask_3_0 ? enq_data_0_bits_btb_entry : 5'h0)
          | (write_mask_3_1 ? enq_data_1_bits_btb_entry : 5'h0)
          | (write_mask_3_2 ? enq_data_2_bits_btb_entry : 5'h0)
          | (write_mask_3_3 ? enq_data_3_bits_btb_entry : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_3_bits_btb_bht_history <=
          (write_mask_3_0 ? enq_data_0_bits_btb_bht_history : 20'h0)
          | (write_mask_3_1 ? enq_data_1_bits_btb_bht_history : 20'h0)
          | (write_mask_3_2 ? enq_data_2_bits_btb_bht_history : 20'h0)
          | (write_mask_3_3 ? enq_data_3_bits_btb_bht_history : 20'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_3_bits_btb_bht_value <=
          (write_mask_3_0 ? enq_data_0_bits_btb_bht_value : 2'h0)
          | (write_mask_3_1 ? enq_data_1_bits_btb_bht_value : 2'h0)
          | (write_mask_3_2 ? enq_data_2_bits_btb_bht_value : 2'h0)
          | (write_mask_3_3 ? enq_data_3_bits_btb_bht_value : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_3_bits_btb_bht_hasBias <=
          write_mask_3_0 & enq_data_0_bits_btb_bht_hasBias | write_mask_3_1
          & enq_data_1_bits_btb_bht_hasBias | write_mask_3_2
          & enq_data_2_bits_btb_bht_hasBias | write_mask_3_3
          & enq_data_3_bits_btb_bht_hasBias;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_3_bits_pc <=
          (write_mask_3_0 ? enq_data_0_bits_pc : 40'h0)
          | (write_mask_3_1 ? enq_data_1_bits_pc : 40'h0)
          | (write_mask_3_2 ? enq_data_2_bits_pc : 40'h0)
          | (write_mask_3_3 ? enq_data_3_bits_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_3_bits_next_pc <=
          (write_mask_3_0 ? enq_data_0_bits_next_pc : 40'h0)
          | (write_mask_3_1 ? enq_data_1_bits_next_pc : 40'h0)
          | (write_mask_3_2 ? enq_data_2_bits_next_pc : 40'h0)
          | (write_mask_3_3 ? enq_data_3_bits_next_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_3_bits_inst <=
          (write_mask_3_0 ? enq_data_0_bits_inst : 32'h0)
          | (write_mask_3_1 ? enq_data_1_bits_inst : 32'h0)
          | (write_mask_3_2 ? enq_data_2_bits_inst : 32'h0)
          | (write_mask_3_3 ? enq_data_3_bits_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_3_bits_raw_inst <=
          (write_mask_3_0 ? enq_data_0_bits_raw_inst : 32'h0)
          | (write_mask_3_1 ? enq_data_1_bits_raw_inst : 32'h0)
          | (write_mask_3_2 ? enq_data_2_bits_raw_inst : 32'h0)
          | (write_mask_3_3 ? enq_data_3_bits_raw_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_3_bits_rvc <=
          write_mask_3_0 & enq_data_0_bits_rvc | write_mask_3_1 & enq_data_1_bits_rvc
          | write_mask_3_2 & enq_data_2_bits_rvc | write_mask_3_3 & enq_data_3_bits_rvc;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_3_bits_xcpt_pf_inst <=
          write_mask_3_0 & enq_data_0_bits_xcpt_pf_inst | write_mask_3_1
          & enq_data_1_bits_xcpt_pf_inst | write_mask_3_2 & enq_data_2_bits_xcpt_pf_inst
          | write_mask_3_3 & enq_data_3_bits_xcpt_pf_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_3_bits_xcpt_ae_inst <=
          write_mask_3_0 & enq_data_0_bits_xcpt_ae_inst | write_mask_3_1
          & enq_data_1_bits_xcpt_ae_inst | write_mask_3_2 & enq_data_2_bits_xcpt_ae_inst
          | write_mask_3_3 & enq_data_3_bits_xcpt_ae_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_3_bits_replay <=
          write_mask_3_0 & enq_data_0_bits_replay | write_mask_3_1
          & enq_data_1_bits_replay | write_mask_3_2 & enq_data_2_bits_replay
          | write_mask_3_3 & enq_data_3_bits_replay;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
      end
      fb_4_valid <=
        ~(io_flush | _GEN_20[4])
        & (_GEN_17
             ? write_mask_4_0 & enq_data_0_valid | write_mask_4_1 & enq_data_1_valid
               | write_mask_4_2 & enq_data_2_valid | write_mask_4_3 & enq_data_3_valid
             : fb_4_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24, :128:20, :131:27, :132:15, :134:15, :149:19, :154:{19,24}, :155:19, :166:19, :171:24
      if (_GEN_17) begin	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
        fb_4_bits_btb_cfiType <=
          (write_mask_4_0 ? enq_data_0_bits_btb_cfiType : 3'h0)
          | (write_mask_4_1 ? enq_data_1_bits_btb_cfiType : 3'h0)
          | (write_mask_4_2 ? enq_data_2_bits_btb_cfiType : 3'h0)
          | (write_mask_4_3 ? enq_data_3_bits_btb_cfiType : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_4_bits_btb_taken <=
          write_mask_4_0 & enq_data_0_bits_btb_taken | write_mask_4_1
          & enq_data_1_bits_btb_taken | write_mask_4_2 & enq_data_2_bits_btb_taken
          | write_mask_4_3 & enq_data_3_bits_btb_taken;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_4_bits_btb_mask <=
          (write_mask_4_0 ? enq_data_0_bits_btb_mask : 4'h0)
          | (write_mask_4_1 ? enq_data_1_bits_btb_mask : 4'h0)
          | (write_mask_4_2 ? enq_data_2_bits_btb_mask : 4'h0)
          | (write_mask_4_3 ? enq_data_3_bits_btb_mask : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_4_bits_btb_bridx <=
          (write_mask_4_0 ? enq_data_0_bits_btb_bridx : 2'h0)
          | (write_mask_4_1 ? enq_data_1_bits_btb_bridx : 2'h0)
          | (write_mask_4_2 ? enq_data_2_bits_btb_bridx : 2'h0)
          | (write_mask_4_3 ? enq_data_3_bits_btb_bridx : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_4_bits_btb_target <=
          (write_mask_4_0 ? enq_data_0_bits_btb_target : 39'h0)
          | (write_mask_4_1 ? enq_data_1_bits_btb_target : 39'h0)
          | (write_mask_4_2 ? enq_data_2_bits_btb_target : 39'h0)
          | (write_mask_4_3 ? enq_data_3_bits_btb_target : 39'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_4_bits_btb_entry <=
          (write_mask_4_0 ? enq_data_0_bits_btb_entry : 5'h0)
          | (write_mask_4_1 ? enq_data_1_bits_btb_entry : 5'h0)
          | (write_mask_4_2 ? enq_data_2_bits_btb_entry : 5'h0)
          | (write_mask_4_3 ? enq_data_3_bits_btb_entry : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_4_bits_btb_bht_history <=
          (write_mask_4_0 ? enq_data_0_bits_btb_bht_history : 20'h0)
          | (write_mask_4_1 ? enq_data_1_bits_btb_bht_history : 20'h0)
          | (write_mask_4_2 ? enq_data_2_bits_btb_bht_history : 20'h0)
          | (write_mask_4_3 ? enq_data_3_bits_btb_bht_history : 20'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_4_bits_btb_bht_value <=
          (write_mask_4_0 ? enq_data_0_bits_btb_bht_value : 2'h0)
          | (write_mask_4_1 ? enq_data_1_bits_btb_bht_value : 2'h0)
          | (write_mask_4_2 ? enq_data_2_bits_btb_bht_value : 2'h0)
          | (write_mask_4_3 ? enq_data_3_bits_btb_bht_value : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_4_bits_btb_bht_hasBias <=
          write_mask_4_0 & enq_data_0_bits_btb_bht_hasBias | write_mask_4_1
          & enq_data_1_bits_btb_bht_hasBias | write_mask_4_2
          & enq_data_2_bits_btb_bht_hasBias | write_mask_4_3
          & enq_data_3_bits_btb_bht_hasBias;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_4_bits_pc <=
          (write_mask_4_0 ? enq_data_0_bits_pc : 40'h0)
          | (write_mask_4_1 ? enq_data_1_bits_pc : 40'h0)
          | (write_mask_4_2 ? enq_data_2_bits_pc : 40'h0)
          | (write_mask_4_3 ? enq_data_3_bits_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_4_bits_next_pc <=
          (write_mask_4_0 ? enq_data_0_bits_next_pc : 40'h0)
          | (write_mask_4_1 ? enq_data_1_bits_next_pc : 40'h0)
          | (write_mask_4_2 ? enq_data_2_bits_next_pc : 40'h0)
          | (write_mask_4_3 ? enq_data_3_bits_next_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_4_bits_inst <=
          (write_mask_4_0 ? enq_data_0_bits_inst : 32'h0)
          | (write_mask_4_1 ? enq_data_1_bits_inst : 32'h0)
          | (write_mask_4_2 ? enq_data_2_bits_inst : 32'h0)
          | (write_mask_4_3 ? enq_data_3_bits_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_4_bits_raw_inst <=
          (write_mask_4_0 ? enq_data_0_bits_raw_inst : 32'h0)
          | (write_mask_4_1 ? enq_data_1_bits_raw_inst : 32'h0)
          | (write_mask_4_2 ? enq_data_2_bits_raw_inst : 32'h0)
          | (write_mask_4_3 ? enq_data_3_bits_raw_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_4_bits_rvc <=
          write_mask_4_0 & enq_data_0_bits_rvc | write_mask_4_1 & enq_data_1_bits_rvc
          | write_mask_4_2 & enq_data_2_bits_rvc | write_mask_4_3 & enq_data_3_bits_rvc;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_4_bits_xcpt_pf_inst <=
          write_mask_4_0 & enq_data_0_bits_xcpt_pf_inst | write_mask_4_1
          & enq_data_1_bits_xcpt_pf_inst | write_mask_4_2 & enq_data_2_bits_xcpt_pf_inst
          | write_mask_4_3 & enq_data_3_bits_xcpt_pf_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_4_bits_xcpt_ae_inst <=
          write_mask_4_0 & enq_data_0_bits_xcpt_ae_inst | write_mask_4_1
          & enq_data_1_bits_xcpt_ae_inst | write_mask_4_2 & enq_data_2_bits_xcpt_ae_inst
          | write_mask_4_3 & enq_data_3_bits_xcpt_ae_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_4_bits_replay <=
          write_mask_4_0 & enq_data_0_bits_replay | write_mask_4_1
          & enq_data_1_bits_replay | write_mask_4_2 & enq_data_2_bits_replay
          | write_mask_4_3 & enq_data_3_bits_replay;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
      end
      fb_5_valid <=
        ~(io_flush | _GEN_20[5])
        & (_GEN_18
             ? write_mask_5_0 & enq_data_0_valid | write_mask_5_1 & enq_data_1_valid
               | write_mask_5_2 & enq_data_2_valid | write_mask_5_3 & enq_data_3_valid
             : fb_5_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24, :128:20, :131:27, :132:15, :134:15, :149:19, :154:{19,24}, :155:19, :166:19, :171:24
      if (_GEN_18) begin	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
        fb_5_bits_btb_cfiType <=
          (write_mask_5_0 ? enq_data_0_bits_btb_cfiType : 3'h0)
          | (write_mask_5_1 ? enq_data_1_bits_btb_cfiType : 3'h0)
          | (write_mask_5_2 ? enq_data_2_bits_btb_cfiType : 3'h0)
          | (write_mask_5_3 ? enq_data_3_bits_btb_cfiType : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_5_bits_btb_taken <=
          write_mask_5_0 & enq_data_0_bits_btb_taken | write_mask_5_1
          & enq_data_1_bits_btb_taken | write_mask_5_2 & enq_data_2_bits_btb_taken
          | write_mask_5_3 & enq_data_3_bits_btb_taken;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_5_bits_btb_mask <=
          (write_mask_5_0 ? enq_data_0_bits_btb_mask : 4'h0)
          | (write_mask_5_1 ? enq_data_1_bits_btb_mask : 4'h0)
          | (write_mask_5_2 ? enq_data_2_bits_btb_mask : 4'h0)
          | (write_mask_5_3 ? enq_data_3_bits_btb_mask : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_5_bits_btb_bridx <=
          (write_mask_5_0 ? enq_data_0_bits_btb_bridx : 2'h0)
          | (write_mask_5_1 ? enq_data_1_bits_btb_bridx : 2'h0)
          | (write_mask_5_2 ? enq_data_2_bits_btb_bridx : 2'h0)
          | (write_mask_5_3 ? enq_data_3_bits_btb_bridx : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_5_bits_btb_target <=
          (write_mask_5_0 ? enq_data_0_bits_btb_target : 39'h0)
          | (write_mask_5_1 ? enq_data_1_bits_btb_target : 39'h0)
          | (write_mask_5_2 ? enq_data_2_bits_btb_target : 39'h0)
          | (write_mask_5_3 ? enq_data_3_bits_btb_target : 39'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_5_bits_btb_entry <=
          (write_mask_5_0 ? enq_data_0_bits_btb_entry : 5'h0)
          | (write_mask_5_1 ? enq_data_1_bits_btb_entry : 5'h0)
          | (write_mask_5_2 ? enq_data_2_bits_btb_entry : 5'h0)
          | (write_mask_5_3 ? enq_data_3_bits_btb_entry : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_5_bits_btb_bht_history <=
          (write_mask_5_0 ? enq_data_0_bits_btb_bht_history : 20'h0)
          | (write_mask_5_1 ? enq_data_1_bits_btb_bht_history : 20'h0)
          | (write_mask_5_2 ? enq_data_2_bits_btb_bht_history : 20'h0)
          | (write_mask_5_3 ? enq_data_3_bits_btb_bht_history : 20'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_5_bits_btb_bht_value <=
          (write_mask_5_0 ? enq_data_0_bits_btb_bht_value : 2'h0)
          | (write_mask_5_1 ? enq_data_1_bits_btb_bht_value : 2'h0)
          | (write_mask_5_2 ? enq_data_2_bits_btb_bht_value : 2'h0)
          | (write_mask_5_3 ? enq_data_3_bits_btb_bht_value : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_5_bits_btb_bht_hasBias <=
          write_mask_5_0 & enq_data_0_bits_btb_bht_hasBias | write_mask_5_1
          & enq_data_1_bits_btb_bht_hasBias | write_mask_5_2
          & enq_data_2_bits_btb_bht_hasBias | write_mask_5_3
          & enq_data_3_bits_btb_bht_hasBias;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_5_bits_pc <=
          (write_mask_5_0 ? enq_data_0_bits_pc : 40'h0)
          | (write_mask_5_1 ? enq_data_1_bits_pc : 40'h0)
          | (write_mask_5_2 ? enq_data_2_bits_pc : 40'h0)
          | (write_mask_5_3 ? enq_data_3_bits_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_5_bits_next_pc <=
          (write_mask_5_0 ? enq_data_0_bits_next_pc : 40'h0)
          | (write_mask_5_1 ? enq_data_1_bits_next_pc : 40'h0)
          | (write_mask_5_2 ? enq_data_2_bits_next_pc : 40'h0)
          | (write_mask_5_3 ? enq_data_3_bits_next_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_5_bits_inst <=
          (write_mask_5_0 ? enq_data_0_bits_inst : 32'h0)
          | (write_mask_5_1 ? enq_data_1_bits_inst : 32'h0)
          | (write_mask_5_2 ? enq_data_2_bits_inst : 32'h0)
          | (write_mask_5_3 ? enq_data_3_bits_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_5_bits_raw_inst <=
          (write_mask_5_0 ? enq_data_0_bits_raw_inst : 32'h0)
          | (write_mask_5_1 ? enq_data_1_bits_raw_inst : 32'h0)
          | (write_mask_5_2 ? enq_data_2_bits_raw_inst : 32'h0)
          | (write_mask_5_3 ? enq_data_3_bits_raw_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_5_bits_rvc <=
          write_mask_5_0 & enq_data_0_bits_rvc | write_mask_5_1 & enq_data_1_bits_rvc
          | write_mask_5_2 & enq_data_2_bits_rvc | write_mask_5_3 & enq_data_3_bits_rvc;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_5_bits_xcpt_pf_inst <=
          write_mask_5_0 & enq_data_0_bits_xcpt_pf_inst | write_mask_5_1
          & enq_data_1_bits_xcpt_pf_inst | write_mask_5_2 & enq_data_2_bits_xcpt_pf_inst
          | write_mask_5_3 & enq_data_3_bits_xcpt_pf_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_5_bits_xcpt_ae_inst <=
          write_mask_5_0 & enq_data_0_bits_xcpt_ae_inst | write_mask_5_1
          & enq_data_1_bits_xcpt_ae_inst | write_mask_5_2 & enq_data_2_bits_xcpt_ae_inst
          | write_mask_5_3 & enq_data_3_bits_xcpt_ae_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_5_bits_replay <=
          write_mask_5_0 & enq_data_0_bits_replay | write_mask_5_1
          & enq_data_1_bits_replay | write_mask_5_2 & enq_data_2_bits_replay
          | write_mask_5_3 & enq_data_3_bits_replay;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
      end
      fb_6_valid <=
        ~(io_flush | _GEN_20[6])
        & (_GEN_19
             ? write_mask_6_0 & enq_data_0_valid | write_mask_6_1 & enq_data_1_valid
               | write_mask_6_2 & enq_data_2_valid | write_mask_6_3 & enq_data_3_valid
             : fb_6_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24, :128:20, :131:27, :132:15, :134:15, :149:19, :154:{19,24}, :155:19, :166:19, :171:24
      if (_GEN_19) begin	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :128:20, :131:27, :132:15, :134:15
        fb_6_bits_btb_cfiType <=
          (write_mask_6_0 ? enq_data_0_bits_btb_cfiType : 3'h0)
          | (write_mask_6_1 ? enq_data_1_bits_btb_cfiType : 3'h0)
          | (write_mask_6_2 ? enq_data_2_bits_btb_cfiType : 3'h0)
          | (write_mask_6_3 ? enq_data_3_bits_btb_cfiType : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_6_bits_btb_taken <=
          write_mask_6_0 & enq_data_0_bits_btb_taken | write_mask_6_1
          & enq_data_1_bits_btb_taken | write_mask_6_2 & enq_data_2_bits_btb_taken
          | write_mask_6_3 & enq_data_3_bits_btb_taken;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_6_bits_btb_mask <=
          (write_mask_6_0 ? enq_data_0_bits_btb_mask : 4'h0)
          | (write_mask_6_1 ? enq_data_1_bits_btb_mask : 4'h0)
          | (write_mask_6_2 ? enq_data_2_bits_btb_mask : 4'h0)
          | (write_mask_6_3 ? enq_data_3_bits_btb_mask : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_6_bits_btb_bridx <=
          (write_mask_6_0 ? enq_data_0_bits_btb_bridx : 2'h0)
          | (write_mask_6_1 ? enq_data_1_bits_btb_bridx : 2'h0)
          | (write_mask_6_2 ? enq_data_2_bits_btb_bridx : 2'h0)
          | (write_mask_6_3 ? enq_data_3_bits_btb_bridx : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_6_bits_btb_target <=
          (write_mask_6_0 ? enq_data_0_bits_btb_target : 39'h0)
          | (write_mask_6_1 ? enq_data_1_bits_btb_target : 39'h0)
          | (write_mask_6_2 ? enq_data_2_bits_btb_target : 39'h0)
          | (write_mask_6_3 ? enq_data_3_bits_btb_target : 39'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_6_bits_btb_entry <=
          (write_mask_6_0 ? enq_data_0_bits_btb_entry : 5'h0)
          | (write_mask_6_1 ? enq_data_1_bits_btb_entry : 5'h0)
          | (write_mask_6_2 ? enq_data_2_bits_btb_entry : 5'h0)
          | (write_mask_6_3 ? enq_data_3_bits_btb_entry : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_6_bits_btb_bht_history <=
          (write_mask_6_0 ? enq_data_0_bits_btb_bht_history : 20'h0)
          | (write_mask_6_1 ? enq_data_1_bits_btb_bht_history : 20'h0)
          | (write_mask_6_2 ? enq_data_2_bits_btb_bht_history : 20'h0)
          | (write_mask_6_3 ? enq_data_3_bits_btb_bht_history : 20'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_6_bits_btb_bht_value <=
          (write_mask_6_0 ? enq_data_0_bits_btb_bht_value : 2'h0)
          | (write_mask_6_1 ? enq_data_1_bits_btb_bht_value : 2'h0)
          | (write_mask_6_2 ? enq_data_2_bits_btb_bht_value : 2'h0)
          | (write_mask_6_3 ? enq_data_3_bits_btb_bht_value : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_6_bits_btb_bht_hasBias <=
          write_mask_6_0 & enq_data_0_bits_btb_bht_hasBias | write_mask_6_1
          & enq_data_1_bits_btb_bht_hasBias | write_mask_6_2
          & enq_data_2_bits_btb_bht_hasBias | write_mask_6_3
          & enq_data_3_bits_btb_bht_hasBias;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_6_bits_pc <=
          (write_mask_6_0 ? enq_data_0_bits_pc : 40'h0)
          | (write_mask_6_1 ? enq_data_1_bits_pc : 40'h0)
          | (write_mask_6_2 ? enq_data_2_bits_pc : 40'h0)
          | (write_mask_6_3 ? enq_data_3_bits_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_6_bits_next_pc <=
          (write_mask_6_0 ? enq_data_0_bits_next_pc : 40'h0)
          | (write_mask_6_1 ? enq_data_1_bits_next_pc : 40'h0)
          | (write_mask_6_2 ? enq_data_2_bits_next_pc : 40'h0)
          | (write_mask_6_3 ? enq_data_3_bits_next_pc : 40'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_6_bits_inst <=
          (write_mask_6_0 ? enq_data_0_bits_inst : 32'h0)
          | (write_mask_6_1 ? enq_data_1_bits_inst : 32'h0)
          | (write_mask_6_2 ? enq_data_2_bits_inst : 32'h0)
          | (write_mask_6_3 ? enq_data_3_bits_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_6_bits_raw_inst <=
          (write_mask_6_0 ? enq_data_0_bits_raw_inst : 32'h0)
          | (write_mask_6_1 ? enq_data_1_bits_raw_inst : 32'h0)
          | (write_mask_6_2 ? enq_data_2_bits_raw_inst : 32'h0)
          | (write_mask_6_3 ? enq_data_3_bits_raw_inst : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:{21,59}, :104:22, :119:24
        fb_6_bits_rvc <=
          write_mask_6_0 & enq_data_0_bits_rvc | write_mask_6_1 & enq_data_1_bits_rvc
          | write_mask_6_2 & enq_data_2_bits_rvc | write_mask_6_3 & enq_data_3_bits_rvc;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_6_bits_xcpt_pf_inst <=
          write_mask_6_0 & enq_data_0_bits_xcpt_pf_inst | write_mask_6_1
          & enq_data_1_bits_xcpt_pf_inst | write_mask_6_2 & enq_data_2_bits_xcpt_pf_inst
          | write_mask_6_3 & enq_data_3_bits_xcpt_pf_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_6_bits_xcpt_ae_inst <=
          write_mask_6_0 & enq_data_0_bits_xcpt_ae_inst | write_mask_6_1
          & enq_data_1_bits_xcpt_ae_inst | write_mask_6_2 & enq_data_2_bits_xcpt_ae_inst
          | write_mask_6_3 & enq_data_3_bits_xcpt_ae_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
        fb_6_bits_replay <=
          write_mask_6_0 & enq_data_0_bits_replay | write_mask_6_1
          & enq_data_1_bits_replay | write_mask_6_2 & enq_data_2_bits_replay
          | write_mask_6_3 & enq_data_3_bits_replay;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :104:22, :119:24
      end
      if (io_flush) begin	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
        enq_ptr_ptr <= 7'h1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :54:28, :60:28
        deq_ptr_ptr <= 7'h1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:54:28, :59:26, :60:28
      end
      else begin	// src/main/scala/gpcFrontend/FetchBuffer.scala:36:16
        if (_GEN_10)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
          enq_ptr_ptr <= enq_ptr_result_ptr;	// src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :95:22
        deq_ptr_ptr <= deq_ptr_result_ptr;	// src/main/scala/gpcFrontend/FetchBuffer.scala:59:26, :95:22
      end
      enq_ptr_flag <= ~io_flush & (_GEN_10 ? enq_ptr_result_flag : enq_ptr_flag);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/gpcFrontend/FetchBuffer.scala:53:26, :95:22, :128:20, :129:13, :166:19, :168:18
      deq_ptr_flag <= ~io_flush & deq_ptr_result_flag;	// src/main/scala/gpcFrontend/FetchBuffer.scala:59:26, :95:22, :128:20, :159:11, :166:19, :168:18, :170:18
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:49];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h32; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        fb_0_valid = _RANDOM[6'h0][0];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_btb_cfiType = _RANDOM[6'h0][3:1];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_btb_taken = _RANDOM[6'h0][4];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_btb_mask = _RANDOM[6'h0][8:5];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_btb_bridx = _RANDOM[6'h0][10:9];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_btb_target = {_RANDOM[6'h0][31:11], _RANDOM[6'h1][17:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_btb_entry = _RANDOM[6'h1][22:18];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_btb_bht_history = {_RANDOM[6'h1][31:23], _RANDOM[6'h2][10:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_btb_bht_value = _RANDOM[6'h2][12:11];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_btb_bht_hasBias = _RANDOM[6'h2][13];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_pc = {_RANDOM[6'h2][31:14], _RANDOM[6'h3][21:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_next_pc = {_RANDOM[6'h3][31:22], _RANDOM[6'h4][29:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_inst = {_RANDOM[6'h4][31:30], _RANDOM[6'h5][29:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_raw_inst = {_RANDOM[6'h5][31:30], _RANDOM[6'h6][29:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_rvc = _RANDOM[6'h6][30];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_xcpt_pf_inst = _RANDOM[6'h6][31];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_xcpt_ae_inst = _RANDOM[6'h7][0];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_0_bits_replay = _RANDOM[6'h7][1];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_valid = _RANDOM[6'h7][2];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_btb_cfiType = _RANDOM[6'h7][5:3];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_btb_taken = _RANDOM[6'h7][6];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_btb_mask = _RANDOM[6'h7][10:7];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_btb_bridx = _RANDOM[6'h7][12:11];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_btb_target = {_RANDOM[6'h7][31:13], _RANDOM[6'h8][19:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_btb_entry = _RANDOM[6'h8][24:20];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_btb_bht_history = {_RANDOM[6'h8][31:25], _RANDOM[6'h9][12:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_btb_bht_value = _RANDOM[6'h9][14:13];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_btb_bht_hasBias = _RANDOM[6'h9][15];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_pc = {_RANDOM[6'h9][31:16], _RANDOM[6'hA][23:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_next_pc = {_RANDOM[6'hA][31:24], _RANDOM[6'hB]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_inst = _RANDOM[6'hC];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_raw_inst = _RANDOM[6'hD];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_rvc = _RANDOM[6'hE][0];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_xcpt_pf_inst = _RANDOM[6'hE][1];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_xcpt_ae_inst = _RANDOM[6'hE][2];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_1_bits_replay = _RANDOM[6'hE][3];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_valid = _RANDOM[6'hE][4];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_btb_cfiType = _RANDOM[6'hE][7:5];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_btb_taken = _RANDOM[6'hE][8];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_btb_mask = _RANDOM[6'hE][12:9];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_btb_bridx = _RANDOM[6'hE][14:13];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_btb_target = {_RANDOM[6'hE][31:15], _RANDOM[6'hF][21:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_btb_entry = _RANDOM[6'hF][26:22];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_btb_bht_history = {_RANDOM[6'hF][31:27], _RANDOM[6'h10][14:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_btb_bht_value = _RANDOM[6'h10][16:15];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_btb_bht_hasBias = _RANDOM[6'h10][17];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_pc = {_RANDOM[6'h10][31:18], _RANDOM[6'h11][25:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_next_pc = {_RANDOM[6'h11][31:26], _RANDOM[6'h12], _RANDOM[6'h13][1:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_inst = {_RANDOM[6'h13][31:2], _RANDOM[6'h14][1:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_raw_inst = {_RANDOM[6'h14][31:2], _RANDOM[6'h15][1:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_rvc = _RANDOM[6'h15][2];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_xcpt_pf_inst = _RANDOM[6'h15][3];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_xcpt_ae_inst = _RANDOM[6'h15][4];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_2_bits_replay = _RANDOM[6'h15][5];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_valid = _RANDOM[6'h15][6];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_btb_cfiType = _RANDOM[6'h15][9:7];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_btb_taken = _RANDOM[6'h15][10];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_btb_mask = _RANDOM[6'h15][14:11];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_btb_bridx = _RANDOM[6'h15][16:15];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_btb_target = {_RANDOM[6'h15][31:17], _RANDOM[6'h16][23:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_btb_entry = _RANDOM[6'h16][28:24];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_btb_bht_history = {_RANDOM[6'h16][31:29], _RANDOM[6'h17][16:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_btb_bht_value = _RANDOM[6'h17][18:17];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_btb_bht_hasBias = _RANDOM[6'h17][19];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_pc = {_RANDOM[6'h17][31:20], _RANDOM[6'h18][27:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_next_pc = {_RANDOM[6'h18][31:28], _RANDOM[6'h19], _RANDOM[6'h1A][3:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_inst = {_RANDOM[6'h1A][31:4], _RANDOM[6'h1B][3:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_raw_inst = {_RANDOM[6'h1B][31:4], _RANDOM[6'h1C][3:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_rvc = _RANDOM[6'h1C][4];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_xcpt_pf_inst = _RANDOM[6'h1C][5];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_xcpt_ae_inst = _RANDOM[6'h1C][6];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_3_bits_replay = _RANDOM[6'h1C][7];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_valid = _RANDOM[6'h1C][8];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_btb_cfiType = _RANDOM[6'h1C][11:9];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_btb_taken = _RANDOM[6'h1C][12];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_btb_mask = _RANDOM[6'h1C][16:13];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_btb_bridx = _RANDOM[6'h1C][18:17];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_btb_target = {_RANDOM[6'h1C][31:19], _RANDOM[6'h1D][25:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_btb_entry = _RANDOM[6'h1D][30:26];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_btb_bht_history = {_RANDOM[6'h1D][31], _RANDOM[6'h1E][18:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_btb_bht_value = _RANDOM[6'h1E][20:19];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_btb_bht_hasBias = _RANDOM[6'h1E][21];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_pc = {_RANDOM[6'h1E][31:22], _RANDOM[6'h1F][29:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_next_pc = {_RANDOM[6'h1F][31:30], _RANDOM[6'h20], _RANDOM[6'h21][5:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_inst = {_RANDOM[6'h21][31:6], _RANDOM[6'h22][5:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_raw_inst = {_RANDOM[6'h22][31:6], _RANDOM[6'h23][5:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_rvc = _RANDOM[6'h23][6];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_xcpt_pf_inst = _RANDOM[6'h23][7];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_xcpt_ae_inst = _RANDOM[6'h23][8];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_4_bits_replay = _RANDOM[6'h23][9];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_valid = _RANDOM[6'h23][10];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_btb_cfiType = _RANDOM[6'h23][13:11];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_btb_taken = _RANDOM[6'h23][14];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_btb_mask = _RANDOM[6'h23][18:15];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_btb_bridx = _RANDOM[6'h23][20:19];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_btb_target = {_RANDOM[6'h23][31:21], _RANDOM[6'h24][27:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_btb_entry = {_RANDOM[6'h24][31:28], _RANDOM[6'h25][0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_btb_bht_history = _RANDOM[6'h25][20:1];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_btb_bht_value = _RANDOM[6'h25][22:21];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_btb_bht_hasBias = _RANDOM[6'h25][23];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_pc = {_RANDOM[6'h25][31:24], _RANDOM[6'h26]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_next_pc = {_RANDOM[6'h27], _RANDOM[6'h28][7:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_inst = {_RANDOM[6'h28][31:8], _RANDOM[6'h29][7:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_raw_inst = {_RANDOM[6'h29][31:8], _RANDOM[6'h2A][7:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_rvc = _RANDOM[6'h2A][8];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_xcpt_pf_inst = _RANDOM[6'h2A][9];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_xcpt_ae_inst = _RANDOM[6'h2A][10];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_5_bits_replay = _RANDOM[6'h2A][11];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_valid = _RANDOM[6'h2A][12];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_btb_cfiType = _RANDOM[6'h2A][15:13];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_btb_taken = _RANDOM[6'h2A][16];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_btb_mask = _RANDOM[6'h2A][20:17];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_btb_bridx = _RANDOM[6'h2A][22:21];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_btb_target = {_RANDOM[6'h2A][31:23], _RANDOM[6'h2B][29:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_btb_entry = {_RANDOM[6'h2B][31:30], _RANDOM[6'h2C][2:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_btb_bht_history = _RANDOM[6'h2C][22:3];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_btb_bht_value = _RANDOM[6'h2C][24:23];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_btb_bht_hasBias = _RANDOM[6'h2C][25];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_pc = {_RANDOM[6'h2C][31:26], _RANDOM[6'h2D], _RANDOM[6'h2E][1:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_next_pc = {_RANDOM[6'h2E][31:2], _RANDOM[6'h2F][9:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_inst = {_RANDOM[6'h2F][31:10], _RANDOM[6'h30][9:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_raw_inst = {_RANDOM[6'h30][31:10], _RANDOM[6'h31][9:0]};	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_rvc = _RANDOM[6'h31][10];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_xcpt_pf_inst = _RANDOM[6'h31][11];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_xcpt_ae_inst = _RANDOM[6'h31][12];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        fb_6_bits_replay = _RANDOM[6'h31][13];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21
        enq_ptr_ptr = _RANDOM[6'h31][20:14];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :53:26
        enq_ptr_flag = _RANDOM[6'h31][21];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :53:26
        deq_ptr_ptr = _RANDOM[6'h31][28:22];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :59:26
        deq_ptr_flag = _RANDOM[6'h31][29];	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:21, :59:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = _io_enq_ready_output;
  assign io_deq_0_valid = _io_deq_0_valid_output;
  assign io_deq_0_bits_btb_cfiType = deq_data_bits_btb_cfiType;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_btb_taken = deq_data_bits_btb_taken;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_btb_mask = deq_data_bits_btb_mask;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_btb_bridx = deq_data_bits_btb_bridx;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_btb_target = deq_data_bits_btb_target;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_btb_entry = deq_data_bits_btb_entry;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_btb_bht_history = deq_data_bits_btb_bht_history;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_btb_bht_value = deq_data_bits_btb_bht_value;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_btb_bht_hasBias = deq_data_bits_btb_bht_hasBias;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_pc = deq_data_bits_pc;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_next_pc =
    (|next_pc) ? next_pc : io_flush ? io_redirect_pc : Notyet_inq_npc;	// src/main/scala/chisel3/util/Mux.scala:30:73, :50:70, src/main/scala/gpcFrontend/FetchBuffer.scala:148:{34,43,64}
  assign io_deq_0_bits_inst = deq_data_bits_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_raw_inst = deq_data_bits_raw_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_rvc = deq_data_bits_rvc;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_xcpt_pf_inst = deq_data_bits_xcpt_pf_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_xcpt_ae_inst = deq_data_bits_xcpt_ae_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_0_bits_replay = deq_data_bits_replay;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_valid = _io_deq_1_valid_output;
  assign io_deq_1_bits_btb_cfiType = deq_data_1_bits_btb_cfiType;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_btb_taken = deq_data_1_bits_btb_taken;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_btb_mask = deq_data_1_bits_btb_mask;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_btb_bridx = deq_data_1_bits_btb_bridx;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_btb_target = deq_data_1_bits_btb_target;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_btb_entry = deq_data_1_bits_btb_entry;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_btb_bht_history = deq_data_1_bits_btb_bht_history;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_btb_bht_value = deq_data_1_bits_btb_bht_value;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_btb_bht_hasBias = deq_data_1_bits_btb_bht_hasBias;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_pc = deq_data_1_bits_pc;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_next_pc =
    (|next_pc_1) ? next_pc_1 : io_flush ? io_redirect_pc : Notyet_inq_npc_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, :50:70, src/main/scala/gpcFrontend/FetchBuffer.scala:148:{34,43,64}
  assign io_deq_1_bits_inst = deq_data_1_bits_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_raw_inst = deq_data_1_bits_raw_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_rvc = deq_data_1_bits_rvc;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_xcpt_pf_inst = deq_data_1_bits_xcpt_pf_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_xcpt_ae_inst = deq_data_1_bits_xcpt_ae_inst;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_deq_1_bits_replay = deq_data_1_bits_replay;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_mask = validCount == 3'h0 ? 7'h0 : _io_mask_T_1[6:0] - 7'h1;	// src/main/scala/gpcFrontend/FetchBuffer.scala:46:59, :47:30, :49:{19,31,50,65}, :149:45
endmodule

