INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/Four_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/InsParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc5processor
WARNING: [VRFC 10-3248] data object 'ZERO_EX' is already declared [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:89]
WARNING: [VRFC 10-3703] second declaration of 'ZERO_EX' ignored [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:89]
INFO: [VRFC 10-2458] undeclared symbol branch, assumed default net type wire [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol ALUsrc_ID, assumed default net type wire [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol AlU_Op_ID, assumed default net type wire [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:125]
INFO: [VRFC 10-2458] undeclared symbol ALU_Op_ID, assumed default net type wire [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:128]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg_MEM, assumed default net type wire [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sim_1/new/risc5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc5tb
