#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec  6 15:52:19 2024
# Process ID: 263715
# Current directory: /home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 3111.488 MHz, CPU Physical cores: 4, Host memory: 16570 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1321.941 ; gain = 0.023 ; free physical = 8015 ; free virtual = 15986
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/fluctlights/Escritorio/PERTE/Dise√±o_de_Circuitos/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 263780
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2064.695 ; gain = 401.715 ; free physical = 6976 ; free virtual = 14993
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:22]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/.Xil/Vivado-263715-ubuntu/realtime/design_1_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/.Xil/Vivado-263715-ubuntu/realtime/design_1_clk_wiz_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/synth/design_1.v:34]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 4 connections declared, but only 3 given [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/synth/design_1.v:34]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/.Xil/Vivado-263715-ubuntu/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (0#1) [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/.Xil/Vivado-263715-ubuntu/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_1_0' [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/.Xil/Vivado-263715-ubuntu/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_1_0' (0#1) [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/.Xil/Vivado-263715-ubuntu/realtime/design_1_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_nano_rv32i_0_0' [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/.Xil/Vivado-263715-ubuntu/realtime/design_1_nano_rv32i_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_nano_rv32i_0_0' (0#1) [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/.Xil/Vivado-263715-ubuntu/realtime/design_1_nano_rv32i_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/synth/design_1.v:63]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/.Xil/Vivado-263715-ubuntu/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (0#1) [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/.Xil/Vivado-263715-ubuntu/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'd_mem'. This will prevent further optimization [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/synth/design_1.v:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/synth/design_1.v:63]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'nano_rv32i_0'. This will prevent further optimization [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/synth/design_1.v:52]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i_mem'. This will prevent further optimization [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/synth/design_1.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'design_1_i'. This will prevent further optimization [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:22]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_0'. This will prevent further optimization [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/synth/design_1.v:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2142.664 ; gain = 479.684 ; free physical = 6874 ; free virtual = 14892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2154.539 ; gain = 491.559 ; free physical = 6874 ; free virtual = 14892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2154.539 ; gain = 491.559 ; free physical = 6874 ; free virtual = 14892
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2154.539 ; gain = 0.000 ; free physical = 6874 ; free virtual = 14892
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_nano_rv32i_0_0/design_1_nano_rv32i_0_0/design_1_nano_rv32i_0_0_in_context.xdc] for cell 'design_1_i/nano_rv32i_0'
Finished Parsing XDC File [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_nano_rv32i_0_0/design_1_nano_rv32i_0_0/design_1_nano_rv32i_0_0_in_context.xdc] for cell 'design_1_i/nano_rv32i_0'
Parsing XDC File [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/d_mem'
Finished Parsing XDC File [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/d_mem'
Parsing XDC File [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/i_mem'
Finished Parsing XDC File [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0_in_context.xdc] for cell 'design_1_i/i_mem'
Parsing XDC File [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [/home/fluctlights/Escritorio/PERTE/Dise√±o_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/constraints.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command '5' found in constraint file. [/home/fluctlights/Escritorio/PERTE/Dise√±o_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/constraints.xdc:4]
Finished Parsing XDC File [/home/fluctlights/Escritorio/PERTE/Dise√±o_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fluctlights/Escritorio/PERTE/Dise√±o_de_Circuitos/Lab3/nano-rv32i-solucion/nano-rv32i/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.508 ; gain = 0.000 ; free physical = 6866 ; free virtual = 14885
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.543 ; gain = 0.000 ; free physical = 6866 ; free virtual = 14885
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6863 ; free virtual = 14883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6863 ; free virtual = 14883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/nano_rv32i_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/d_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/i_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/system_ila_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6863 ; free virtual = 14883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6863 ; free virtual = 14884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6859 ; free virtual = 14883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6868 ; free virtual = 14893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6868 ; free virtual = 14893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6868 ; free virtual = 14893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6874 ; free virtual = 14899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6874 ; free virtual = 14899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6874 ; free virtual = 14899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6874 ; free virtual = 14899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6874 ; free virtual = 14899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6874 ; free virtual = 14899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |design_1_clk_wiz_0_0     |         1|
|2     |design_1_blk_mem_gen_0_0 |         1|
|3     |design_1_blk_mem_gen_1_0 |         1|
|4     |design_1_nano_rv32i_0_0  |         1|
|5     |design_1_system_ila_0_0  |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |design_1_blk_mem_gen_0 |     1|
|2     |design_1_blk_mem_gen_1 |     1|
|3     |design_1_clk_wiz_0     |     1|
|4     |design_1_nano_rv32i_0  |     1|
|5     |design_1_system_ila_0  |     1|
|6     |IBUF                   |     1|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6874 ; free virtual = 14899
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2224.543 ; gain = 491.559 ; free physical = 6876 ; free virtual = 14901
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2224.543 ; gain = 561.562 ; free physical = 6876 ; free virtual = 14901
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.543 ; gain = 0.000 ; free physical = 6876 ; free virtual = 14901
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.543 ; gain = 0.000 ; free physical = 7159 ; free virtual = 15184
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 655bdddb
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2224.543 ; gain = 902.602 ; free physical = 7159 ; free virtual = 15184
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1846.804; main = 1523.348; forked = 378.790
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3189.395; main = 2192.496; forked = 996.898
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.543 ; gain = 0.000 ; free physical = 7159 ; free virtual = 15184
INFO: [Common 17-1381] The checkpoint '/home/fluctlights/VivadoProjects/sesion_nano_rv32i/sesion_nano_rv32i.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 15:52:54 2024...
