`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 23.11.2022 18:28:53
// Design Name: 
// Module Name: MUX_16to1_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module MUX_16to1_tb();
reg [15:0]a;
reg [3:0]s;
wire out;

MUX_16to1 MUX16to1_1(a, s, out);
initial
begin
a=16'b0000000000000001; s=4'b0000; 
#20 a=16'b0000000000000010; s=4'b0001; 
#20 a=16'b0000000000000100; s=4'b0010;
#20 a=16'b0000000000001000; s=4'b0011;
#20 a=16'b0000000000010000; s=4'b0100; 
#20 a=16'b0000000000100000; s=4'b0101; 
#20 a=16'b0000000001000000; s=4'b0110;
#20 a=16'b0000000010000000; s=4'b0111;
#20 a=16'b0000000100000000; s=4'b1000;
#20 a=16'b0000001000000000; s=4'b1001;
#20 a=16'b0000010000000000; s=4'b1010; 
#20 a=16'b0000100000000000; s=4'b1011;
#20 a=16'b0001000000000000; s=4'b1100; 
#20 a=16'b0010000000000000; s=4'b1101; 
#20 a=16'b0100000000000000; s=4'b1110; 
#20 a=16'b1000000000000000; s=4'b1111;
end 
endmodule