===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3605 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3132 ( 18.8%)    0.3132 ( 23.0%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2729 ( 16.4%)    0.2729 ( 20.1%)    Parse modules
    0.0371 (  2.2%)    0.0371 (  2.7%)    Verify circuit
    1.1729 ( 70.4%)    0.8678 ( 63.8%)  'firrtl.circuit' Pipeline
    0.0357 (  2.1%)    0.0357 (  2.6%)    LowerFIRRTLAnnotations
    0.1824 ( 11.0%)    0.1003 (  7.4%)    'firrtl.module' Pipeline
    0.0696 (  4.2%)    0.0404 (  3.0%)      DropName
    0.1128 (  6.8%)    0.0599 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0075 (  0.4%)    0.0075 (  0.5%)    'firrtl.module' Pipeline
    0.0074 (  0.4%)    0.0074 (  0.5%)      LowerCHIRRTLPass
    0.0125 (  0.8%)    0.0125 (  0.9%)    InferWidths
    0.0333 (  2.0%)    0.0333 (  2.4%)    MemToRegOfVec
    0.0584 (  3.5%)    0.0584 (  4.3%)    InferResets
    0.0048 (  0.3%)    0.0048 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0093 (  0.6%)    0.0093 (  0.7%)    WireDFT
    0.0458 (  2.7%)    0.0256 (  1.9%)    'firrtl.module' Pipeline
    0.0458 (  2.7%)    0.0255 (  1.9%)      FlattenMemory
    0.0606 (  3.6%)    0.0606 (  4.5%)    LowerFIRRTLTypes
    0.0694 (  4.2%)    0.0379 (  2.8%)    'firrtl.module' Pipeline
    0.0675 (  4.1%)    0.0369 (  2.7%)      ExpandWhens
    0.0019 (  0.1%)    0.0010 (  0.1%)      SFCCompat
    0.0280 (  1.7%)    0.0280 (  2.1%)    Inliner
    0.0201 (  1.2%)    0.0201 (  1.5%)    'firrtl.module' Pipeline
    0.0200 (  1.2%)    0.0200 (  1.5%)      RandomizeRegisterInit
    0.0113 (  0.7%)    0.0113 (  0.8%)    CheckCombCycles
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1701 ( 10.2%)    0.1701 ( 12.5%)    'firrtl.module' Pipeline
    0.1609 (  9.7%)    0.1609 ( 11.8%)      Canonicalizer
    0.0092 (  0.6%)    0.0092 (  0.7%)      InferReadWrite
    0.0039 (  0.2%)    0.0039 (  0.3%)    PrefixModules
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0277 (  1.7%)    0.0277 (  2.0%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0101 (  0.6%)    0.0101 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0010 (  0.1%)    0.0010 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0140 (  0.8%)    0.0140 (  1.0%)    SymbolDCE
    0.0010 (  0.1%)    0.0010 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1259 (  7.6%)    0.1259 (  9.3%)    'firrtl.module' Pipeline
    0.0084 (  0.5%)    0.0084 (  0.6%)      DropName
    0.1175 (  7.1%)    0.1175 (  8.6%)      Canonicalizer
    0.0142 (  0.9%)    0.0142 (  1.0%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0021 (  0.1%)    0.0021 (  0.2%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0068 (  0.4%)    0.0068 (  0.5%)    LowerXMR
    0.0007 (  0.0%)    0.0007 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0310 (  1.9%)    0.0310 (  2.3%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0455 (  2.7%)    0.0455 (  3.3%)  'hw.module' Pipeline
    0.0091 (  0.5%)    0.0091 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0156 (  0.9%)    0.0156 (  1.1%)    Canonicalizer
    0.0058 (  0.3%)    0.0058 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0150 (  0.9%)    0.0150 (  1.1%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0384 (  2.3%)    0.0384 (  2.8%)  'hw.module' Pipeline
    0.0129 (  0.8%)    0.0129 (  0.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0123 (  0.7%)    0.0123 (  0.9%)    Canonicalizer
    0.0082 (  0.5%)    0.0082 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0050 (  0.3%)    0.0050 (  0.4%)    HWCleanup
    0.0074 (  0.4%)    0.0074 (  0.5%)  'hw.module' Pipeline
    0.0003 (  0.0%)    0.0003 (  0.0%)    HWLegalizeModules
    0.0071 (  0.4%)    0.0071 (  0.5%)    PrettifyVerilog
    0.0066 (  0.4%)    0.0066 (  0.5%)  StripDebugInfoWithPred
    0.0466 (  2.8%)    0.0466 (  3.4%)  ExportVerilog
    0.0144 (  0.9%)    0.0144 (  1.1%)  'builtin.module' Pipeline
    0.0133 (  0.8%)    0.0133 (  1.0%)    'hw.module' Pipeline
    0.0133 (  0.8%)    0.0133 (  1.0%)      PrepareForEmission
   -0.0131 ( -0.8%)   -0.0131 ( -1.0%)  Rest
    1.6655 (100.0%)    1.3605 (100.0%)  Total

{
  totalTime: 1.374,
  maxMemory: 72687616
}
