vendor_name = ModelSim
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/or_gate.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/validation.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/tb.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/reminder.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/quotient.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/pkg_system_mdr.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/pipo_y.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/pipo_x.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/mux_rq.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/mux_reminder.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/mux_rd.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/mux_quotient.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/mux_data.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/mdr.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/if_mdr.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/data.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/control.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/compA2_reminder.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/compA2_quotient.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/compA2_data.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/alu_operation.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/alu.sv
source_file = 1, C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/project/db/MDR.cbx.xml
design_name = mdr
instance = comp, \clk~input\, clk~input, mdr, 1
instance = comp, \rst~input\, rst~input, mdr, 1
