# Awesome-FPGA-List
[![Awesome](https://cdn.rawgit.com/sindresorhus/awesome/d7305f38d29fed78fa85652e3a63e154dd8e8829/media/badge.svg)](https://github.com/sindresorhus/awesome)

ğŸ”¥ğŸ”¥ğŸ”¥ This repository lists some awesome public HDL and FPGA projects.

## Contents
- [Awesome-FPGA-List](#awesome-fpga-list)
  - [Summary](#summary)
    - [Awesome List](#awesome-list)
    - [Learning Resources](#learning-resources)
  - [Hardware Description Language](#hardware-description-language)
    - [Scala HDL](#scals-hdl)
    - [Rust HDL](#rust-hdl)
    - [Python HDL](#python-hdl)
  - [FPGA Applications](#fpga-applications)
    - [Processor Chip](#processor-chip)
      - [CPU](#cpu)
        - [RISC-V](#risc-v)
      - [GPU](#gpu)
    - [IP Core](#ip-core)
      - [IP Generator](#ip-generator)
      - [PCIe Core](#pcie-core)
      - [DDR Core](#ddr-core)
    - [Camera Firmware](#camera-firmware)
    - [Spiking Neural Network](#spiking-neural-network)
    - [Convolutional Neural Network](#convolutional-neural-network)
    - [Object Detection](#object-detection)
  - [Blogs](#blogs)



## Summary

  - ### Awesome List

    - [drom/awesome-hdl](https://github.com/drom/awesome-hdl) <img src="https://img.shields.io/github/stars/drom/awesome-hdl?style=social"/> : A curated list of amazingly awesome hardware description language projects.

    - [ben-marshall/awesome-open-hardware-verification](https://github.com/ben-marshall/awesome-open-hardware-verification) <img src="https://img.shields.io/github/stars/ben-marshall/awesome-open-hardware-verification?style=social"/> : A curated List of Free and Open Source hardware verification tools and frameworks.

    - [Vitorian/awesome-fpga](https://github.com/Vitorian/awesome-fpga) <img src="https://img.shields.io/github/stars/Vitorian/awesome-fpga?style=social"/> : A collection of resources on FPGA devices and development in general.

    - [kelu124/awesome-latticeFPGAs](https://github.com/kelu124/awesome-latticeFPGAs) <img src="https://img.shields.io/github/stars/kelu124/awesome-latticeFPGAs?style=social"/> : ğŸ“– List of FPGA Lattice boards using open tools.

    - [FPGA-Systems/fpga-awesome-list](https://github.com/FPGA-Systems/fpga-awesome-list) <img src="https://img.shields.io/github/stars/FPGA-Systems/fpga-awesome-list?style=social"/> : fpga-awesome-list. ĞŸĞ¾Ğ»ĞµĞ·Ğ½Ñ‹Ğµ Ñ€ĞµÑÑƒÑ€ÑÑ‹ Ğ¿Ğ¾ Ñ‚ĞµĞ¼Ğ°Ñ‚Ğ¸ĞºĞµ FPGA / ĞŸĞ›Ğ˜Ğ¡.

    - [hdl/awesome](https://github.com/hdl/awesome) <img src="https://img.shields.io/github/stars/hdl/awesome?style=social"/> : A curated list of awesome resources for HDL design and verification.

    - [vhdl/awesome-vhdl](https://github.com/vhdl/awesome-vhdl) <img src="https://img.shields.io/github/stars/vhdl/awesome-vhdl?style=social"/> : A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.

    - [clin99/awesome-eda](https://github.com/clin99/awesome-eda) <img src="https://img.shields.io/github/stars/clin99/awesome-eda?style=social"/> : A curated list of EDA open source projects.

    - [iDoka/awesome-fpga-boards](https://github.com/iDoka/awesome-fpga-boards) <img src="https://img.shields.io/github/stars/iDoka/awesome-fpga-boards?style=social"/> : List of Repurposed FPGA boards which getting Second life in DYI or Hobby projects.

    - [TM90/awesome-hwd-tools](https://github.com/TM90/awesome-hwd-tools) <img src="https://img.shields.io/github/stars/TM90/awesome-hwd-tools?style=social"/> : A curated list of awesome open source hardware design tools.

    - [qninth/awesome-digital-ic](https://github.com/qninth/awesome-digital-ic) <img src="https://img.shields.io/github/stars/qninth/awesome-digital-ic?style=social"/> : A collection of great digital IC project/tutorial/website etc..

    - [emanueledelsozzo/awesome-fpga-programming](https://github.com/emanueledelsozzo/awesome-fpga-programming) <img src="https://img.shields.io/github/stars/emanueledelsozzo/awesome-fpga-programming?style=social"/> : A curated list of awesome languages and tools to program FPGAs. 

    - [fukatani/awesome-hdl](https://github.com/fukatani/awesome-hdl) <img src="https://img.shields.io/github/stars/fukatani/awesome-hdl?style=social"/> : A curated list of awesome HDL, libraries, typical implementation and references.

    - [mikeroyal/VHDL-Guide](https://github.com/mikeroyal/VHDL-Guide) <img src="https://img.shields.io/github/stars/mikeroyal/VHDL-Guide?style=social"/> : A guide covering VHDL including the applications, libraries and tools that will make you a better and more efficient with VHDL development.

    - [mikeroyal/Verilog-SystemVerilog-Guide](https://github.com/mikeroyal/Verilog-SystemVerilog-Guide) <img src="https://img.shields.io/github/stars/mikeroyal/Verilog-SystemVerilog-Guide?style=social"/> : Verilog/SystemVerilog Guide. A guide covering Verilog & SystemVerilog including the applications, libraries and tools that will make you a better and more efficient developer by having a better understanding of how hardware works on the lowest level.



  - ### Learning Resources

    - [sipeed/TangPrimer-20K-example#cam2lcd](https://github.com/sipeed/TangPrimer-20K-example#cam2lcd) <img src="https://img.shields.io/github/stars/sipeed/TangPrimer-20K-example#cam2lcd?style=social"/> : AIoT opensource hardware platform. TangPrimer-20K-example project.






## Hardware Description Language

  - ### Scala HDL

    - [Chisel](https://github.com/chipsalliance/chisel) <img src="https://img.shields.io/github/stars/chipsalliance/chisel3?style=social"/> : Chisel: A Modern Hardware Design Language. [www.chisel-lang.org/](www.chisel-lang.org/)

    - [SpinalHDL](https://github.com/SpinalHDL/SpinalHDL) <img src="https://img.shields.io/github/stars/SpinalHDL/SpinalHDL?style=social"/> : Scala based HDL.



  - ### Rust HDL

    - [Veryl](https://github.com/dalance/veryl) <img src="https://img.shields.io/github/stars/dalance/veryl?style=social"/> : Veryl: A Modern Hardware Description Language.

    - [VHDL-LS/rust_hdl](https://github.com/VHDL-LS/rust_hdl) <img src="https://img.shields.io/github/stars/VHDL-LS/rust_hdl?style=social"/> : This repository contains a fast VHDL language server and analysis library written in Rust.




  - ### Python HDL

    - [nMigen](https://github.com/amaranth-lang/amaranth) <img src="https://img.shields.io/github/stars/amaranth-lang/amaranth?style=social"/> : A modern hardware definition language and toolchain based on Python.

    - [Migen](https://github.com/m-labs/migen) <img src="https://img.shields.io/github/stars/m-labs/migen?style=social"/> : A Python toolbox for building complex digital hardware.

    - [MyHDL](https://github.com/myhdl/myhdl) <img src="https://img.shields.io/github/stars/myhdl/myhdl?style=social"/> : MyHDL is a free, open-source package for using Python as a hardware description and verification language.

    - [Magma](https://github.com/phanrahan/magma/) <img src="https://img.shields.io/github/stars/phanrahan/magma?style=social"/> : Magma is a hardware design language embedded in python.

    - [PyRTL](https://github.com/UCSBarchlab/PyRTL) <img src="https://img.shields.io/github/stars/UCSBarchlab/PyRTL?style=social"/> : PyRTL provides a collection of classes for pythonic register-transfer level design, simulation, tracing, and testing suitable for teaching and research.

    - [Veriloggen](https://github.com/PyHDI/veriloggen) <img src="https://img.shields.io/github/stars/PyHDI/veriloggen?style=social"/> : Veriloggen: A Mixed-Paradigm Hardware Construction Framework.

    - [HWT](https://github.com/Nic30/hwt) <img src="https://img.shields.io/github/stars/Nic30/hwt?style=social"/> : VHDL/Verilog/SystemC code generator, simulator API written in python/c++.

    - [HDL21](https://github.com/dan-fritchman/Hdl21) <img src="https://img.shields.io/github/stars/dan-fritchman/Hdl21?style=social"/> : Analog Hardware Description Library in Python.





## FPGA Applications

  - ### Processor Chip

    - #### CPU

      - ##### RISC-V

        - [XiangShan (é¦™å±±)](https://github.com/OpenXiangShan/XiangShan) <img src="https://img.shields.io/github/stars/OpenXiangShan/XiangShan?style=social"/> : XiangShan (é¦™å±±) is an open-source high-performance RISC-V processor project. "Towards Developing High Performance RISC-V Processors Using Agile Methodology". (**[MICRO 2022](https://ieeexplore.ieee.org/abstract/document/9923860/)**)

        - [Rocket Chip](https://github.com/chipsalliance/rocket-chip) <img src="https://img.shields.io/github/stars/chipsalliance/rocket-chip?style=social"/> : Rocket Chip Generator ğŸš€. This repository contains the Rocket chip generator necessary to instantiate the RISC-V Rocket Core. 

        - [MoonbaseOtago/vroom](https://github.com/MoonbaseOtago/vroom) <img src="https://img.shields.io/github/stars/MoonbaseOtago/vroom?style=social"/> : VRoom! RISC-V CPU. A new high-end RISC-V implementation.

        - [SpinalHDL/VexRiscv](https://github.com/SpinalHDL/VexRiscv) <img src="https://img.shields.io/github/stars/SpinalHDL/VexRiscv?style=social"/> : SpinalHDL/VexRiscv.

        - [DarkRISCV](https://github.com/darklife/darkriscv) <img src="https://img.shields.io/github/stars/darklife/darkriscv?style=social"/> : opensouce RISC-V cpu core implemented in Verilog from scratch in one night! 

        - [stnolting/neorv32](https://github.com/stnolting/neorv32) <img src="https://img.shields.io/github/stars/stnolting/neorv32?style=social"/> : The NEORV32 RISC-V Processor. ğŸ–¥ï¸ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL. 

        - [ZipCPU/zipcpu](https://github.com/ZipCPU/zipcpu) <img src="https://img.shields.io/github/stars/ZipCPU/zipcpu?style=social"/> : The Zip CPU is a small, light-weight, RISC CPU.

        - [olofk/serv](https://github.com/olofk/serv) <img src="https://img.shields.io/github/stars/olofk/serv?style=social"/> : SERV - The SErial RISC-V CPU.

        - [riscv-mcu/e203_hbirdv2](https://github.com/riscv-mcu/e203_hbirdv2) <img src="https://img.shields.io/github/stars/riscv-mcu/e203_hbirdv2?style=social"/> : The Ultra-Low Power RISC-V Core. [doc.nucleisys.com/hbirdv2](https://doc.nucleisys.com/hbirdv2/)

        - [ultraembedded/riscv](https://github.com/ultraembedded/riscv) <img src="https://img.shields.io/github/stars/ultraembedded/riscv?style=social"/> : RISC-V CPU Core (RV32IM).

        - [ultraembedded/biriscv](https://github.com/ultraembedded/biriscv) <img src="https://img.shields.io/github/stars/ultraembedded/biriscv?style=social"/> : 32-bit Superscalar RISC-V CPU.




    - #### GPU
      - [Ventus(æ‰¿å½±)](https://github.com/THU-DSP-LAB/ventus-gpgpu) <img src="https://img.shields.io/github/stars/THU-DSP-LAB/ventus-gpgpu?style=social"/> : Ventus(æ‰¿å½±) GPGPU. GPGPU processor supporting RISCV-V extension, developed with [Chisel](https://github.com/chipsalliance/chisel) HDL.








  - ### IP Core


    - #### IP Generator

      - [lnis-uofu/OpenFPGA](https://github.com/lnis-uofu/OpenFPGA) <img src="https://img.shields.io/github/stars/lnis-uofu/OpenFPGA?style=social"/> : The award-winning OpenFPGA framework is the first open-source FPGA IP generator with silicon proofs supporting highly-customizable FPGA architectures. OpenFPGA provides complete EDA support for customized FPGAs, including Verilog-to-bitstream generation and self-testing verification. OpenFPGA opens the door to democratizing FPGA technology and EDA techniques with agile prototyping approaches and constantly evolving EDA tools for chip designers and researchers. [openfpga.readthedocs.io/en/master/](openfpga.readthedocs.io/en/master/). "OpenFPGA: An Open-Source Framework for Agile Prototyping Customizable FPGAs". (**[IEEE Micro, 2020](https://ieeexplore.ieee.org/abstract/document/9098028/)**)



    - #### PCIe Core

      - [Reconfigurable-Computing/Xilinx-FPGA-PCIe-XDMA-Tutorial](https://github.com/Reconfigurable-Computing/Xilinx-FPGA-PCIe-XDMA-Tutorial) <img src="https://img.shields.io/github/stars/Reconfigurable-Computing/Xilinx-FPGA-PCIe-XDMA-Tutorial?style=social"/> : Xilinx FPGA PCIe ä¿å§†çº§æ•™ç¨‹ â€”â€”åŸºäº PCIe XDMA IPæ ¸ã€‚

      - [enjoy-digital/litepcie](https://github.com/enjoy-digital/litepcie) <img src="https://img.shields.io/github/stars/enjoy-digital/litepcie?style=social"/> : LitePCIe provides a small footprint and configurable PCIe core.

      - [alexforencich/verilog-pcie](https://github.com/alexforencich/verilog-pcie) <img src="https://img.shields.io/github/stars/alexforencich/verilog-pcie?style=social"/> : Verilog PCI Express Components Readme.



    - #### DDR Core

      - [ultraembedded/core_ddr3_controller](https://github.com/ultraembedded/core_ddr3_controller) <img src="https://img.shields.io/github/stars/ultraembedded/core_ddr3_controller?style=social"/> : A DDR3 memory controller in Verilog for various FPGAs.

      - [WangXuan95/FPGA-DDR-SDRAM](https://github.com/WangXuan95/FPGA-DDR-SDRAM) <img src="https://img.shields.io/github/stars/WangXuan95/FPGA-DDR-SDRAM?style=social"/> : An AXI4-based DDR1 controller to realize mass, cheap memory for FPGA. åŸºäºFPGAçš„DDR1æ§åˆ¶å™¨ï¼Œä¸ºä½ç«¯FPGAåµŒå…¥å¼ç³»ç»Ÿæä¾›å»‰ä»·ã€å¤§å®¹é‡çš„å­˜å‚¨ã€‚ 

      - [adibis/DDR2_Controller](https://github.com/adibis/DDR2_Controller) <img src="https://img.shields.io/github/stars/adibis/DDR2_Controller?style=social"/> : DDR2 memory controller written in Verilog.

      - [BrianHGinc/BrianHG-DDR3-Controller](https://github.com/BrianHGinc/BrianHG-DDR3-Controller) <img src="https://img.shields.io/github/stars/BrianHGinc/BrianHG-DDR3-Controller?style=social"/> : DDR3 Controller v1.60, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow video controller with alpha-blended layers. Docs & TBs included. 

      - [someone755/ddr3-controller](https://github.com/someone755/ddr3-controller) <img src="https://img.shields.io/github/stars/someone755/ddr3-controller?style=social"/> : A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs.





  - ### Camera Firmware

    - [apertus-open-source-cinema/axiom-firmware](https://github.com/apertus-open-source-cinema/axiom-firmware) <img src="https://img.shields.io/github/stars/apertus-open-source-cinema/axiom-firmware?style=social"/> : AXIOM Beta Software. Firmware required to boot & operate the [apertusÂ° AXIOM Beta Camera](https://www.apertus.org/axiom-beta). "å¾®ä¿¡å…¬ä¼—å·ã€ŒOpenFPGAã€ã€Š[ä¸–ç•Œä¸Šæœ€ä¼Ÿå¤§çš„å¼€æºä½œå“-åŸºäºFPGAçš„å¼€æºæ‘„å½±æœº--Axiom Camera](https://mp.weixin.qq.com/s/MVLeBwgpCvKlrqwaNzv4dA)ã€‹"ã€‚




  - ### Spiking Neural Network

    - [ChFrenkel/tinyODIN](https://github.com/ChFrenkel/tinyODIN) <img src="https://img.shields.io/github/stars/ChFrenkel/tinyODIN?style=social"/> : tinyODIN Low-Cost Digital Spiking Neural Network (SNN) Processor.

    - [ChFrenkel/ODIN](https://github.com/ChFrenkel/ODIN) <img src="https://img.shields.io/github/stars/ChFrenkel/ODIN?style=social"/> : ODIN Spiking Neural Network (SNN) Processor.

    - [ChFrenkel/ReckOn](https://github.com/ChFrenkel/ReckOn) <img src="https://img.shields.io/github/stars/ChFrenkel/ReckOn?style=social"/> : ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales.



  - ### Convolutional Neural Network

    - [Xilinx/Vitis-AI](https://github.com/Xilinx/Vitis-AI/tree/master/demo) <img src="https://img.shields.io/github/stars/Xilinx/Vitis-AI?style=social"/> : Vitis AI offers a unified set of high-level C++/Python programming APIs to run AI applications across edge-to-cloud platforms, including DPU for Alveo, and DPU for Zynq Ultrascale+ MPSoC and Zynq-7000. It brings the benefits to easily port AI applications from cloud to edge and vice versa. 10 samples in [VART Samples](https://github.com/Xilinx/Vitis-AI/tree/master/demo/VART) are available to help you get familiar with the unfied programming APIs. [Vitis-AI-Library](https://github.com/Xilinx/Vitis-AI/tree/master/demo/Vitis-AI-Library) provides an easy-to-use and unified interface by encapsulating many efficient and high-quality neural networks.

    - [tensil-ai/tensil](https://github.com/tensil-ai/tensil) <img src="https://img.shields.io/github/stars/tensil-ai/tensil?style=social"/> : Open source machine learning accelerators. [www.tensil.ai](https://www.tensil.ai/)

    - [19801201/SpinalHDL_CNN_Accelerator](https://github.com/19801201/SpinalHDL_CNN_Accelerator) <img src="https://img.shields.io/github/stars/19801201/SpinalHDL_CNN_Accelerator?style=social"/> : CNN accelerator implemented with Spinal HDL.

    - [ZFTurbo/MobileNet-in-FPGA](https://github.com/ZFTurbo/MobileNet-in-FPGA) <img src="https://img.shields.io/github/stars/ZFTurbo/MobileNet-in-FPGA?style=social"/> : Generator of verilog description for FPGA MobileNet implementation.

    - [MasLiang/CNN-On-FPGA](https://github.com/MasLiang/CNN-On-FPGA) <img src="https://img.shields.io/github/stars/MasLiang/CNN-On-FPGA?style=social"/> : This is the code of the CNN on FPGA.But this can only be used for reference at present for some files are write coarsly using ISE.




  - ### Object Detection

    - [dhm2013724/yolov2_xilinx_fpga](https://github.com/dhm2013724/yolov2_xilinx_fpga) <img src="https://img.shields.io/github/stars/dhm2013724/yolov2_xilinx_fpga?style=social"/> : YOLOv2 Accelerator in Xilinx's Zynq-7000 Soc(PYNQ-z2, Zedboard and ZCU102). (**[ç¡•å£«è®ºæ–‡ 2019](https://kns.cnki.net/KCMS/detail/detail.aspx?dbcode=CMFD&dbname=CMFDTEMP&filename=1019228234.nh&uid=WEEvREcwSlJHSldRa1FhdXNXaEhoOGhUTzA5T0tESzdFZ2pyR1NJR1ZBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!&v=MjE5NTN5dmdXN3JBVkYyNkY3RzZGdFBQcTVFYlBJUjhlWDFMdXhZUzdEaDFUM3FUcldNMUZyQ1VSTE9lWnVkdUY=), [ç”µå­æŠ€æœ¯åº”ç”¨ 2019](https://kns.cnki.net/KCMS/detail/detail.aspx?dbcode=CJFQ&dbname=CJFDLAST2019&filename=DZJY201908009&uid=WEEvREcwSlJHSldRa1FhdXNXaEhoOGhUTzA5T0tESzdFZ2pyR1NJR1ZBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!&v=MDU0NDJDVVJMT2VadWR1Rnl2Z1c3ck1JVGZCZDdHNEg5ak1wNDlGYllSOGVYMUx1eFlTN0RoMVQzcVRyV00xRnI=), [è®¡ç®—æœºç§‘å­¦ä¸æ¢ç´¢ 2019](https://kns.cnki.net/KCMS/detail/detail.aspx?dbcode=CJFQ&dbname=CJFDTEMP&filename=KXTS201910005&uid=WEEvREcwSlJHSldRa1FhdXNXaEhoOGhUTzA5T0tESzdFZ2pyR1NJR1ZBaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!&v=MjkwNzdXTTFGckNVUkxPZVp1ZHVGeXZnVzdyT0xqWGZmYkc0SDlqTnI0OUZZWVI4ZVgxTHV4WVM3RGgxVDNxVHI=)**)

    - [Yu-Zhewen/Tiny_YOLO_v3_ZYNQ](https://github.com/Yu-Zhewen/Tiny_YOLO_v3_ZYNQ) <img src="https://img.shields.io/github/stars/Yu-Zhewen/Tiny_YOLO_v3_ZYNQ?style=social"/> : Implement Tiny YOLO v3 on ZYNQ. "A Parameterisable FPGA-Tailored Architecture for YOLOv3-Tiny". (**[ARC 2020](https://link.springer.com/chapter/10.1007/978-3-030-44534-8_25)**)

    - [HSqure/ultralytics-pt-yolov3-vitis-ai-edge](https://github.com/HSqure/ultralytics-pt-yolov3-vitis-ai-edge) <img src="https://img.shields.io/github/stars/HSqure/ultralytics-pt-yolov3-vitis-ai-edge?style=social"/> : This demo is only used for inference testing of Vitis AI v1.4 and quantitative compilation of DPU. It is compatible with the training results of [ultralytics/yolov3](https://github.com/ultralytics/yolov3) v9.5.0 (it needs to use the model saving method of Pytorch V1.4).

    - [mcedrdiego/Kria_yolov3_ppe](https://github.com/mcedrdiego/Kria_yolov3_ppe) <img src="https://img.shields.io/github/stars/mcedrdiego/Kria_yolov3_ppe?style=social"/> : Kria KV260 Real-Time Personal Protective Equipment Detection. "Deep Learning for Site Safety: Real-Time Detection of Personal Protective Equipment". (**[Automation in Construction 2020](https://www.sciencedirect.com/science/article/abs/pii/S0926580519308325)**)

    - [xlsjdjdk/Ship-Detection-based-on-YOLOv3-and-KV260](https://github.com/xlsjdjdk/Ship-Detection-based-on-YOLOv3-and-KV260) <img src="https://img.shields.io/github/stars/xlsjdjdk/Ship-Detection-based-on-YOLOv3-and-KV260?style=social"/> : This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sensing images, and deploys DPU on the KV260 platform to achieve hardware acceleration. 

    - [Pomiculture/YOLOv4-Vitis-AI](https://github.com/Pomiculture/YOLOv4-Vitis-AI) <img src="https://img.shields.io/github/stars/Pomiculture/YOLOv4-Vitis-AI?style=social"/> : Custom YOLOv4 for apple recognition (clean/damaged) on Alveo U280 accelerator card using Vitis AI framework. 

    - [mkshuvo2/ZCU104_YOLOv3_Post_Processing](https://github.com/mkshuvo2/ZCU104_YOLOv3_Post_Processing) <img src="https://img.shields.io/github/stars/mkshuvo2/ZCU104_YOLOv3_Post_Processing?style=social"/> : Tensor outputs form Vitis AI Runner Class for YOLOv3.
    
    - [puffdrum/v4tiny_pt_quant](https://github.com/puffdrum/v4tiny_pt_quant) <img src="https://img.shields.io/github/stars/puffdrum/v4tiny_pt_quant?style=social"/> : quantization for yolo with xilinx/vitis-ai-pytorch.     

    - [chanshann/LITE_YOLOV3_TINY_VITISAI](https://github.com/chanshann/LITE_YOLOV3_TINY_VITISAI) <img src="https://img.shields.io/github/stars/chanshann/LITE_YOLOV3_TINY_VITISAI?style=social"/> : LITE_YOLOV3_TINY_VITISAI. 

    - [LukiBa/zybo_yolo](https://github.com/LukiBa/zybo_yolo) <img src="https://img.shields.io/github/stars/LukiBa/zybo_yolo?style=social"/> : YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board.

    - [matsuda-slab/YOLO_ZYNQ_MASTER](https://github.com/matsuda-slab/YOLO_ZYNQ_MASTER) <img src="https://img.shields.io/github/stars/matsuda-slab/YOLO_ZYNQ_MASTER?style=social"/> : Implementation of YOLOv3-tiny on FPGA.   

    - [AramisOposich/tiny_YOLO_Zedboard](https://github.com/AramisOposich/tiny_YOLO_Zedboard) <img src="https://img.shields.io/github/stars/AramisOposich/tiny_YOLO_Zedboard?style=social"/> : tiny_YOLO_Zedboard.

    - [FerberZhang/Yolov2-FPGA-CNN-](https://github.com/FerberZhang/Yolov2-FPGA-CNN-) <img src="https://img.shields.io/github/stars/FerberZhang/Yolov2-FPGA-CNN-?style=social"/> : A demo for accelerating YOLOv2 in xilinx's fpga PYNQ.

    - [Prithvi-Velicheti/FPGA-Accelerator-for-TinyYolov3](https://github.com/Prithvi-Velicheti/FPGA-Accelerator-for-TinyYolov3) <img src="https://img.shields.io/github/stars/Prithvi-Velicheti/FPGA-Accelerator-for-TinyYolov3?style=social"/> : An FPGA-Accelerator-for-TinyYolov3.

    - [ChainZeeLi/FPGA_DPU](https://github.com/ChainZeeLi/FPGA_DPU) <img src="https://img.shields.io/github/stars/ChainZeeLi/FPGA_DPU?style=social"/> : This project is to implement YOLO v3 on Xilinx FPGA with DPU.

    - [xbdxwyh/yolov3_fpga_project](https://github.com/xbdxwyh/yolov3_fpga_project) <img src="https://img.shields.io/github/stars/xbdxwyh/yolov3_fpga_project?style=social"/> : yolov3_fpga_project.

    - [ZLkanyo009/Yolo-compression-and-deployment-in-FPGA](https://github.com/ZLkanyo009/Yolo-compression-and-deployment-in-FPGA) <img src="https://img.shields.io/github/stars/ZLkanyo009/Yolo-compression-and-deployment-in-FPGA?style=social"/> : åŸºäºFPGAé‡åŒ–çš„äººè„¸å£ç½©æ£€æµ‹ã€‚

    - [xiying-boy/yolov3-AX7350](https://github.com/xiying-boy/yolov3-AX7350) <img src="https://img.shields.io/github/stars/xiying-boy/yolov3-AX7350?style=social"/> : åŸºäºHLS_YOLOV3çš„é©±åŠ¨æ–‡ä»¶ã€‚

    - [himewel/yolowell](https://github.com/himewel/yolowell) <img src="https://img.shields.io/github/stars/himewel/yolowell?style=social"/> : A set of hardware architectures to build a co-design of convolutional neural networks inference at FPGA devices.

    - [embedeep/Free-TPU](https://github.com/embedeep/Free-TPU) <img src="https://img.shields.io/github/stars/embedeep/Free-TPU?style=social"/> : Free TPU for FPGA with Lenet, MobileNet, Squeezenet, Resnet, Inception V3, YOLO V3, and ICNet. Deep learning acceleration using Xilinx zynq (Zedboard or ZC702 ) or kintex-7 to solve image classification, detection, and segmentation problem.

    - [yarakigit/design_contest_yolo_change_ps_to_pl](https://github.com/yarakigit/design_contest_yolo_change_ps_to_pl) <img src="https://img.shields.io/github/stars/yarakigit/design_contest_yolo_change_ps_to_pl?style=social"/> : Converts pytorch yolo format weights to C header files for bare-metal (FPGA implementation).

    - [adamgallas/fpga_accelerator_yolov3tiny](https://github.com/adamgallas/fpga_accelerator_yolov3tiny) <img src="https://img.shields.io/github/stars/adamgallas/fpga_accelerator_yolov3tiny?style=social"/> : fpga_accelerator_yolov3tiny.

    - [ylk678910/tiny-yolov3-fpga](https://github.com/ylk678910/tiny-yolov3-fpga) <img src="https://img.shields.io/github/stars/ylk678910/tiny-yolov3-fpga?style=social"/> : Use an all-programmable SoC board to implement locating and tracking tasks. The hardware algorithm, a row-stationary-like strategy, can parallel calculate and reduce the storage buffer area on FPGA.

    - [zhen8838/K210_Yolo_framework](https://github.com/zhen8838/K210_Yolo_framework) <img src="https://img.shields.io/github/stars/zhen8838/K210_Yolo_framework?style=social"/> : Yolo v3 framework base on tensorflow, support multiple models, multiple datasets, any number of output layers, any number of anchors, model prune, and portable model to K210 !

    - [SEASKY-Master/SEASKY_K210](https://github.com/SEASKY-Master/SEASKY_K210) <img src="https://img.shields.io/github/stars/SEASKY-Master/SEASKY_K210?style=social"/> : K210 PCB YOLO.

    - [SEASKY-Master/Yolo-for-k210](https://github.com/SEASKY-Master/Yolo-for-k210) <img src="https://img.shields.io/github/stars/SEASKY-Master/Yolo-for-k210?style=social"/> : Yolo-for-k210.

    - [TonyZ1Min/yolo-for-k210](https://github.com/TonyZ1Min/yolo-for-k210) <img src="https://img.shields.io/github/stars/TonyZ1Min/yolo-for-k210?style=social"/> : keras-yolo-for-k210.

    - [vseasky/yolo-for-k210](https://github.com/vseasky/yolo-for-k210) <img src="https://img.shields.io/github/stars/vseasky/yolo-for-k210?style=social"/> : Yolo-for-k210.

    - [shilicon/kr260_robotic_arm](https://github.com/shilicon/kr260_robotic_arm) <img src="https://img.shields.io/github/stars/shilicon/kr260_robotic_arm?style=social"/> : A robotic arm controller design based on AMD/Xilinx KR260 FPGA dev-kit. è¿™æ˜¯ä¸€ä¸ªåœ¨AMD/Xilinx Kria KR260 FPGAæ¿å¡ä¸Šå®ç°æœºæ¢°è‡‚æŠ“å–ç‰©ä½“çš„å·¥ç¨‹ã€‚



## Blogs

  - [bilibiliã€Œè€çŸ³è°ˆèŠ¯ã€| å¾®ä¿¡å…¬ä¼—å·ã€Œè€çŸ³è°ˆèŠ¯ã€](https://space.bilibili.com/612932327)
    - [2020-06-27ï¼ŒFPGAèŠ¯ç‰‡åœ¨äººå·¥æ™ºèƒ½æ—¶ä»£çš„ç‹¬ç‰¹ä¼˜åŠ¿](https://www.bilibili.com/video/BV1EK4y1s7wP/?spm_id_from=333.788)
    - [2020-07-05ï¼ŒFPGAèŠ¯ç‰‡å‘å±•çš„ä¸‰ä¸ªé˜¶æ®µ](https://www.bilibili.com/video/BV1Q5411W7sW/?spm_id_from=333.788)
    - [2020-08-10ï¼Œä»€ä¹ˆæ˜¯æ•°æ®ä¸­å¿ƒï¼Ÿ](https://www.bilibili.com/video/BV1h54y1i7u3/?spm_id_from=333.999.0.0)
    - [2020-09-20ï¼Œã€èŠ¯ç‰‡ç§‘æ™®ã€‘å›½äº§èŠ¯ç‰‡çš„æ˜æ˜¾çŸ­æ¿ï¼šFPGA](https://www.bilibili.com/video/BV1ih411X7QD/?spm_id_from=333.788)
    - [2020-11-04ï¼Œå…¥è¡Œåå¹´ï¼Œæˆ‘æ€»ç»“äº†è¿™ä»½FPGAå­¦ä¹ è·¯çº¿ï¼šæå®šè¿™å››ç‚¹ï¼Œä½ ä¹Ÿèƒ½è½»æ¾è¿›é˜¶](https://www.bilibili.com/video/BV1aK4y1E7nc/?spm_id_from=333.788)
    - [2020-11-30ï¼ŒèŠ¯ç‰‡å·¥ç¨‹å¸ˆçš„ä¸€å¤© | æˆ‘å¦‚ä½•æ¯å¤©é«˜æ•ˆå·¥ä½œ12å°æ—¶](https://www.bilibili.com/video/BV1Fv411b7gs/?spm_id_from=333.999.0.0)
    - [2020-12-27ï¼Œæƒ³å»ä¸€çº¿å¤§å‚åšFPGAèŠ¯ç‰‡å¼€å‘ï¼Ÿè¿™äº›æ˜¯ä½ è¯¥å­¦çš„çŸ¥è¯†](https://www.bilibili.com/video/BV11y4y1i7Lv/?spm_id_from=333.788)
    - [2021-01-11ï¼Œã€èŠ¯ç‰‡å‰æ²¿ã€‘è‹±ç‰¹å°”çš„è¿™ä¸ªAIèŠ¯ç‰‡ï¼Œæ€§èƒ½å¦‚ä½•è¶…è¿‡è‹±ä¼Ÿè¾¾20å€ï¼Ÿ](https://www.bilibili.com/video/BV11U4y1x7hH/?spm_id_from=333.788)
    - [2021-01-17ï¼Œä¸ºä»€ä¹ˆæˆ‘ä¸éœ€è¦ä¸€ä¸ªâ€œå®Œç¾â€çš„æ¡Œé¢ï¼Ÿ | é™„å®Œæ•´æ¡Œé¢è®¾å¤‡æ¸…å•](https://www.bilibili.com/video/BV1Jh411y7WS/?spm_id_from=333.999.0.0)
    - [2021-03-07ï¼Œè¿™å°±æ˜¯æœ€æ£’çš„æ•ˆç‡è½¯ä»¶ï¼å¦‚æœä¸æ˜¯ï¼Œæˆ‘å€’æƒ³è¯•è¯•ä½ çš„ | Notionä½¿ç”¨æŠ€å·§åˆ†äº«](https://www.bilibili.com/video/BV1aV411v7te/?spm_id_from=333.999.0.0)
    - [2021-04-04ï¼Œå¾®è½¯å¦‚ä½•æˆä¸ºFPGAèŠ¯ç‰‡çš„å…¨çƒç¬¬ä¸€å¤§å®¢æˆ· | æ·±åº¦è§£æå¾®è½¯Catapult FPGAé¡¹ç›®](https://www.bilibili.com/video/BV1ny4y1x7ix/?spm_id_from=333.788)
    - [2021-04-26ï¼Œã€Vlogã€‘èŠ¯ç‰‡å·¥ç¨‹å¸ˆä¼‘æ¯çš„ä¸€å¤© | é«˜æ•ˆæ”¾æ¾èº«å¿ƒçš„äº”ä¸ªæ–¹æ³•](https://www.bilibili.com/video/BV1GZ4y1F7z7/?spm_id_from=333.999.0.0)
    - [2021-06-15ï¼Œæˆ‘ç”¨äº†ä¸¤å¹´ï¼Œå†™äº†ä¸€æœ¬æ²¡æœ‰ä»£ç çš„èŠ¯ç‰‡ä¹¦](https://www.bilibili.com/video/BV1Zv411p74J/?spm_id_from=333.788)
    - [2021-07-04ï¼Œæ­ç§˜â€œé¦™å±±â€ï¼šé«˜æ€§èƒ½å¼€æºRISC-Vå¤„ç†å™¨ | å¯¹è¯ä¸­ç§‘é™¢è®¡ç®—æ‰€åŒ…äº‘å²—ç ”ç©¶å‘˜](https://www.bilibili.com/video/BV1Mf4y1b7hm/?spm_id_from=333.999.0.0)
    - [2021-07-28ï¼Œã€èŠ¯ç‰‡ç¡¬æ ¸ã€‘å¦‚ä½•è®¾è®¡ä¸€ä¸ªé«˜æ€§èƒ½CPUï¼Ÿ](https://www.bilibili.com/video/BV1t341167VV/?spm_id_from=333.999.0.0)
    - [2021-12-03ï¼Œã€èŠ¯ç‰‡ç¡¬æ ¸ã€‘å­¦ä¹ æ¨¡æ•°è½¬æ¢èŠ¯ç‰‡ADCï¼Ÿè¿™äº›æ˜¯ä½ è¯¥æŒæ¡çš„çŸ¥è¯†](https://www.bilibili.com/video/BV11r4y1Q7EJ/?spm_id_from=333.999.0.0)
    - [2022-02-12ï¼Œå¦‚ä½•ç”¨Notionä¿æŒå…¨å¹´è‡ªå¾‹ï¼Ÿä½ è¯¥è¯•è¯•è¿™ä¸ªåŸåˆ™](https://www.bilibili.com/video/BV1Gb4y177no/?spm_id_from=333.999.0.0)
    - [2022-03-20ï¼Œé£å£æ¥äº†ï¼Ÿä¸€ä¸ªè§†é¢‘è®²é€ç”µå­ä¿¡æ¯ç±»æ‰€æœ‰ä¸“ä¸š/è¡Œä¸šï¼](https://www.bilibili.com/video/BV1g44y1N7iQ/?spm_id_from=333.999.0.0)
    - [2022-03-26ï¼ŒAMDå¤©ä»·æ”¶è´­èµ›çµæ€ï¼Œç«Ÿæ˜¯ä¸ºäº†è¿™ä¸ªèŠ¯ç‰‡ï¼Ÿ](https://www.bilibili.com/video/BV17L411A7Cw/?spm_id_from=333.788)
    - [2022-11-25ï¼Œç¬¬ä¸€æ¬¡çœ‹åˆ°å…‰åˆ»æœºï¼Œç«Ÿç„¶è¿™æ ·ï¼Ÿï¼](https://www.bilibili.com/video/BV1Av4y1272D/?spm_id_from=333.999.0.0)
    - [2022-12-11ï¼Œç”¨è½¯ä»¶å¼€å‘FPGAï¼šæœºæ¢°è‡‚è®¾è®¡ä¿å§†çº§æ•™ç¨‹+æºç ](https://www.bilibili.com/video/BV1se411P7Xv/?spm_id_from=333.788)
    - [2023-04-21ï¼ŒèŠèŠæˆ‘å‘çš„è®ºæ–‡ï¼šå¦‚ä½•å°†èŠ¯ç‰‡éªŒè¯é€Ÿåº¦æå‡4ä¸‡å€ï¼Ÿç”¨FPGAï¼](https://www.bilibili.com/video/BV1Do4y1b7mC/?spm_id_from=333.999.0.0)
    - [2019-01-28ï¼Œä»€ä¹ˆæ˜¯FPGAå·¥ç¨‹å¸ˆçš„æ ¸å¿ƒç«äº‰åŠ›](https://mp.weixin.qq.com/s/tMl3GNRxqjY5IX36YhOY4w)
    - [2020-02-28ï¼ŒFPGAæœ€æœ‰å½±å“åŠ›çš„25ä¸ªç ”ç©¶æˆæœ â€“ ç³»ç»Ÿæ¶æ„ç¯‡](https://mp.weixin.qq.com/s/2ctLcsJf9GifaRchpvoAug)
    - [2020-03-02ï¼ŒFPGA20å¹´æœ€æœ‰å½±å“åŠ›çš„25ä¸ªç ”ç©¶æˆæœ â€“ å¾®æ¶æ„ç¯‡](https://mp.weixin.qq.com/s/a0rGav-SFF-d7r2pe1tsJQ)
    - [2020-11-09ï¼Œå…¥è¡Œ10å¹´åï¼Œæˆ‘æ€»ç»“äº†è¿™ä»½FPGAå­¦ä¹ è·¯çº¿](https://mp.weixin.qq.com/s/x_hTZQIxFsKmsaEn4DMUcQ)
    - [2021-01-18ï¼ŒStratix10 NXï¼šè¶…è¶ŠGPUçš„äººå·¥æ™ºèƒ½æ—¶ä»£â€œæœ€å¼ºâ€FPGAï¼Ÿ](https://mp.weixin.qq.com/s/Ftv0IDQ3rTpW85wGLwsSGw)
    - [2021-07-20ï¼ŒèŠ¯ç‰‡å¼€å‘è¯­è¨€ï¼šVerilogåœ¨å·¦ï¼ŒChiselåœ¨å³](https://mp.weixin.qq.com/s/EKzYUofPaN-3CDG8LEl4HA)
    - [2021-10-30ï¼Œæˆ‘åœ¨éš”ç¦»é…’åº—ï¼Œâ€œåšäº†â€ä¸€ä¸ªAIè§†è§‰åŠ é€Ÿå™¨](https://mp.weixin.qq.com/s/chBWjUdBRRfZOSs74lWmNQ)
    - [2021-12-16ï¼Œæœªæ¥çš„åå¹´ï¼Œæ˜¯ä¸­å›½èŠ¯ç‰‡è¡Œä¸šçš„é»„é‡‘åå¹´](https://mp.weixin.qq.com/s/aCebZn6P0SDelZ1YkNDcDQ)
    - [2022-02-14ï¼Œä½ èƒ½æ•™æ•™æˆ‘ä»¬ï¼ŒäºŒæœ¬å¦‚ä½•å»ä¸­ç§‘é™¢å®ä¹ å—ï¼Ÿ](https://mp.weixin.qq.com/s/hteiQebZizHKJaVLvEx5_A)
    - [2022-02-17ï¼Œ490äº¿åˆ€ï¼AMDæ”¶è´­èµ›çµæ€ï¼ŒåŠ¨äº†è°çš„è›‹ç³•ï¼Ÿ](https://mp.weixin.qq.com/s/A3OTAvVA_BiUghJ_X6lljQ)
    - [2022-04-07ï¼ŒACAPï¼šä¸æ˜¯FPGAï¼Œèƒœä¼¼FPGA](https://mp.weixin.qq.com/s/FvS9QkT7SV4pK4gc86vovg)
    - [2022-05-18ï¼Œè£¸è¾å›å›½+æ”¾å¼ƒç™¾wå¹´è–ªï¼Œæˆ‘æ˜¯ä¸æ˜¯ç–¯äº†ï¼Ÿ](https://mp.weixin.qq.com/s/j100HqS__26h_zhUml5pQg)
    - [2022-08-01ï¼Œå¦‚ä½•è®¾è®¡ä¸€ä¸ªRISC-Vå¤„ç†å™¨ï¼Ÿ](https://mp.weixin.qq.com/s/ordM_ITgTBW61RHGld1HAw)
    - [2022-12-14ï¼Œç”¨è½¯ä»¶å¼€å‘FPGAï¼šæœºæ¢°è‡‚è®¾è®¡ä¿å§†çº§æ•™ç¨‹](https://mp.weixin.qq.com/s/s3rES6-aDKscRvVR2LZlAw)
  - å¾®ä¿¡å…¬ä¼—å·ã€ŒOpenFPGAã€
    - [2022-05-31ï¼Œä¼˜ç§€çš„ Verilog/FPGAå¼€æºé¡¹ç›®ä»‹ç»ï¼ˆäºŒåå››ï¼‰- è„‰å†²ç¥ç»ç½‘ç»œ (SNN)](https://mp.weixin.qq.com/s/-sCsRLK7uh5jZZ4FSc1t6g)
    - [2023-01-06ï¼Œä¼˜ç§€çš„ Verilog/FPGAå¼€æºé¡¹ç›®ä»‹ç»ï¼ˆä¸‰åå…­ï¼‰-RISC-Vï¼ˆæ–°å¢ä¸€ï¼‰](https://mp.weixin.qq.com/s/cbgGrGdKS1tUBQc1j3Fhpw)
    - [2023-01-30ï¼Œä»FPGAè¯´èµ·çš„æ·±åº¦å­¦ä¹ ï¼ˆä¸€ï¼‰](https://mp.weixin.qq.com/s/oDmwGnVEaZvLSoSincjLFA)
    - [2023-02-08ï¼Œä»FPGAè¯´èµ·çš„æ·±åº¦å­¦ä¹ ï¼ˆäºŒï¼‰](https://mp.weixin.qq.com/s/4faZFvilJjPJyjHnARF0og)
    - [2023-02-15ï¼Œä»FPGAè¯´èµ·çš„æ·±åº¦å­¦ä¹ ï¼ˆä¸‰ï¼‰](https://mp.weixin.qq.com/s/ecSer6VrTAsh_6_J5jEidQ)
    - [2023-03-02ï¼Œä»FPGAè¯´èµ·çš„æ·±åº¦å­¦ä¹ ï¼ˆå››ï¼‰](https://mp.weixin.qq.com/s/cjObRscNt1rs-RMAqHbnTg)
    - [2023-03-10ï¼Œä»FPGAè¯´èµ·çš„æ·±åº¦å­¦ä¹ ï¼ˆäº”ï¼‰](https://mp.weixin.qq.com/s/WoSe5hn_G-2jQU31lvd9SQ)
    - [2023-04-12ï¼Œä»FPGAè¯´èµ·çš„æ·±åº¦å­¦ä¹ ï¼ˆå…­ï¼‰-ä»»åŠ¡å¹¶è¡Œæ€§](https://mp.weixin.qq.com/s/P6M4nd-svjC95J9qIy_4yQ)
    - [2023-04-17ï¼Œä»FPGAè¯´èµ·çš„æ·±åº¦å­¦ä¹ ï¼ˆä¸ƒï¼‰-å¾ªç¯å¹¶è¡ŒåŒ–](https://mp.weixin.qq.com/s/xe-SHMNI8a5iH7jrkDB1pA)
    - [2023-03-13ï¼Œåœ¨FPGAè®¾è®¡ä¸­æ€ä¹ˆåº”ç”¨ChatGPTï¼Ÿ](https://mp.weixin.qq.com/s/BvCFoAi9tAvSs4QS4BFRdA)
    - [2023-03-17ï¼Œå§æ§½ï¼Œè¿™æ‰æ˜¯æœ€å¼ºVerilogåˆ·é¢˜ç½‘ç«™ï¼](https://mp.weixin.qq.com/s/vRBxv3-2GOclFeELhdT62w)
    - [2023-03-17ï¼Œè¿˜åœ¨ä¸ºæ²¡æœ‰é¡¹ç›®åšå‘æ„ï¼Ÿè¿™å‡ ä¸ªç¥çº§å¼€æºç½‘ç«™ï¼Œéƒ½æ˜¯FPGA/ICé¡¹ç›®](https://mp.weixin.qq.com/s/mbx8l6nRilcVOMjMQU7iUA)    
    - [2023-03-20ï¼Œã€å›½äº§FPGAã€‘å›½äº§FPGAæ­å»ºå›¾åƒå¤„ç†å¹³å°](https://mp.weixin.qq.com/s/Azg69UrhiwKrRtgzaJlCZg)
    - [2023-03-22ï¼Œã€å¼€æºç¡¬ä»¶ã€‘FPGA PCIeåŠ é€Ÿå¡å¼€æºç¡¬ä»¶åŠä¾‹ç¨‹ï¼ˆRIFFA\XDMA\HDMI\SDIï¼‰ä»‹ç»](https://mp.weixin.qq.com/s/t7gTzUN2Z6l_fGWyk0gODg)
    - [2023-03-23ï¼Œæƒ³ç”¨FPGAåŠ é€Ÿç¥ç»ç½‘ç»œï¼Œè¿™ä¸¤ä¸ªå¼€æºé¡¹ç›®ä½ å¿…é¡»è¦äº†è§£](https://mp.weixin.qq.com/s/n9GREgdKNyRrJy9-mSX8wg)
    - [2023-03-27ï¼ŒChatGPTæ¨èçš„å¼€æºé¡¹ç›®ï¼Œåˆ°åº•é ä¸é è°±ï¼Ÿ](https://mp.weixin.qq.com/s/_ERFebXaLUbF3EQs_ZyPIQ)
    - [2023-03-31ï¼Œç‰›å®¢ç½‘å‘å¸ƒäº†å…¨æ–°æ•°å­—é€»è¾‘é¢˜åº“ï¼ä¼šä¸ä¼šå¯¼è‡´ä»Šå¹´FPGA/ICè¡Œä¸šæ›´å·ï¼Ÿï¼ï¼](https://mp.weixin.qq.com/s/3aMAveRN6rakI30NuNydxQ)
    - [2023-04-03ï¼ŒFPGAæœ‰å“ªäº›ä¼˜è´¨çš„å¸¦æºç çš„IPå¼€æºç½‘ç«™?](https://mp.weixin.qq.com/s/-JdGJyUVznAHhqKyr_xM2A)
    - [2023-04-06ï¼Œä¸–ç•Œä¸Šæœ€ä¼Ÿå¤§çš„å¼€æºä½œå“-åŸºäºFPGAçš„å¼€æºæ‘„å½±æœº--Axiom Camera](https://mp.weixin.qq.com/s/MVLeBwgpCvKlrqwaNzv4dA)
    - [2023-04-19ï¼ŒåŸºäº FPGA çš„ä½æˆæœ¬ã€ä½å»¶æ—¶æˆåƒç³»ç»Ÿ](https://mp.weixin.qq.com/s/kSC5Y_0vpmMhy718PhUVsw)
    - [2023-04-21ï¼ŒMIPIæ‘„åƒå¤´å·¥ç¨‹=7ç³»åˆ—FPGA + OV5640(MIPI) + 15 åˆ†é’Ÿ + VITIS](https://mp.weixin.qq.com/s/h3hbl7pynhml2t4sOg9tHw)
  - å¾®ä¿¡å…¬ä¼—å·ã€ŒFPGAä¹‹æ—…ã€
    - [2022-08-29ï¼ŒFPGAç‚¹äº®LEDç¯](https://mp.weixin.qq.com/s/OtBMm6iy8jrpHAl-FUI7XA)
    - [2022-08-29ï¼ŒFPGAå®ç°æŒ‰é”®æ¨¡å—](https://mp.weixin.qq.com/s/wgOKGlKHXeyX2FNhTRzfIA)
    - [2022-08-29ï¼ŒFPGAå®ç°UARTä¸²å£é€šä¿¡](https://mp.weixin.qq.com/s/N_BaLoVY97LdoWiL8XlSNQ)
    - [2022-08-16ï¼ŒFPGAå®ç°ä¸²å£å¤šæ¯”ç‰¹å‘é€æ¥æ”¶æ¨¡å—](https://mp.weixin.qq.com/s/-SgBkJTbW-nRkG_eqjatWQ)
    - [2022-08-20ï¼ŒFPGAå®ç°IICåè®®](https://mp.weixin.qq.com/s/3qwZRqjHEZzj4V8uMo0T4g)
    - [2022-08-29ï¼ŒFPGAå®ç°æ•°ç ç®¡æ˜¾ç¤º](https://mp.weixin.qq.com/s/mcT0rhKOOhjV5KOwDxi8zA)
    - [2022-02-26ï¼ŒFPGAæ•°å­—æ—¶é’Ÿ](https://mp.weixin.qq.com/s/ZqE81Ciw8NHc0hu2FyvKzQ)
    - [2022-08-30ï¼ŒFPGAå®ç°DS18B20æ¸©åº¦é‡‡é›†](https://mp.weixin.qq.com/s/medhKIQCo-KB904mXzwmpw)
    - [2022-08-31ï¼ŒFPGAé©±åŠ¨OLEDå±å¹•](https://mp.weixin.qq.com/s/HPubkS3-EVhbcsShtyBCIQ)
    - [2022-09-04ï¼Œä¸²å£ä¸Šä½æœºæ¨¡æ‹ŸOLEDå±](https://mp.weixin.qq.com/s/_6IMXK_hM0udLnciTAc75A)
    - [2022-09-06ï¼ŒFPGAé©±åŠ¨OLEDæ˜¾ç¤ºå­—ç¬¦](https://mp.weixin.qq.com/s/5EpWq_-2dbDlKml-shzmKQ)
    - [2022-09-07ï¼ŒFPGAé‡‡é›†DHT11æ¸©æ¹¿åº¦](https://mp.weixin.qq.com/s/D2uBEG6cA4Q9kqO6mWcsgA)
    - [2022-09-08ï¼ŒFPGAåœ¨OLEDä¸Šæ˜¾ç¤ºDHT11æ•°æ®](https://mp.weixin.qq.com/s/MKEMUNB7Bvc40aBPHt6dJQ)
    - [2022-09-14ï¼ŒFPGAè§£æçº¢å¤–é¥æ§ä¿¡å·](https://mp.weixin.qq.com/s/8ozdSrNjoYQrfiQjhRhj_w)
    - [2022-09-24ï¼ŒFPGAå®ç°è¶…å£°æ³¢æµ‹è·](https://mp.weixin.qq.com/s/5YYTZtk8WSU25LwgbpiaTw)
    - [2022-10-02ï¼ŒFPGAèˆµæœºé©±åŠ¨](https://mp.weixin.qq.com/s/j0fv2Lhz4myCcJ70tumDtA)
    - [2022-10-06ï¼ŒFPGAé©±åŠ¨VGAæ˜¾ç¤ºå±](https://mp.weixin.qq.com/s/HFHb4kDVQe3cm93JKnVb5A)
    - [2022-10-09ï¼ŒOV5640æ‘„åƒå¤´ç®€ä»‹ä¸SCCBæ—¶åº](https://mp.weixin.qq.com/s/Yr4-88xnwLqQKpCXEa7ysQ)
    - [2022-10-14ï¼ŒFPGAé©±åŠ¨OV5640ä¸Šç”µåŠåˆå§‹åŒ–](https://mp.weixin.qq.com/s/m0JAqdng35-FC8E5pItlQA)
    - [2022-10-16ï¼ŒFPGAå®ç°SDRAMæ§åˆ¶å™¨](https://mp.weixin.qq.com/s/gPttDvm6XVBrimx1AAKvhQ)
    - [2022-10-22ï¼Œä¸²å£VGAæ­é…SDRAM_FIFOæ˜¾ç¤ºå›¾ç‰‡](https://mp.weixin.qq.com/s/C5tK3S8KJL2hHQam-6E-sA)
    - [2022-11-06ï¼Œâ€‹FPGAå®ç°Sobelç®—æ³•è¿›è¡Œè¾¹æ²¿æ£€æµ‹](https://mp.weixin.qq.com/s/aF0-jXrvwIva03-wX9Sh3Q)
    - [2022-12-03ï¼Œâ€‹FPGAçš„å·¥ä½œåŸç†ï¼Œä¸€ç¯‡å…¨æŒæ¡ï¼](https://mp.weixin.qq.com/s/pE-M9acv_oiIyMnr0gAomw)
  - å¾®ä¿¡å…¬ä¼—å·ã€ŒFPGAæŠ€æœ¯æ±Ÿæ¹–ã€
    - [2023-02-12ï¼Œâ€‹å¾€æœŸç²¾é€‰ï¼šåŸºäºFPGAçš„ç”µå­è®¡ç®—å™¨ç³»ç»Ÿè®¾è®¡ï¼ˆé™„ä»£ç ï¼‰](https://mp.weixin.qq.com/s/SW1YBrB6ujVuAO3YjS1ywQ)
    - [2023-02-14ï¼Œâ€‹å›½äº§èŠ¯ç‰‡ç”Ÿæ€å›¾è°±ï¼ˆ2022æœ€æ–°ç‰ˆï¼‰](https://mp.weixin.qq.com/s/CJW3aARsnyHSc6Iw8eRLJg)
    - [2023-04-21ï¼Œâ€‹ä¸‡èƒ½èŠ¯ç‰‡ â€” FPGA](https://mp.weixin.qq.com/s/RVDMBGV605msuDbyGscf4Q)
  - å¾®ä¿¡å…¬ä¼—å·ã€Œç–¯ç‹‚çš„FPGAã€
    - [2023-03-09ï¼Œã€ŠFPGAå›¾åƒåŠ é€Ÿã€‹ç¬¬äºŒç« -bilibiliå›æ’­å…¥å£](https://mp.weixin.qq.com/s/GEKZkMgKLYlhMSR6TCyUhQ)
    - [2023-04-11ï¼Œå›½å†…å”¯ä¸€çš„çº¯FPGAè®ºå›ï¼Œå‘å¸ƒ](https://mp.weixin.qq.com/s/a6vliiR-XOftaBA-r6fGYw)
    - [2023-04-21ï¼Œä»å…¥é—¨åˆ°æ”¾å¼ƒï¼ŒåšæŒä¸€å¹´æ—¶é—´å¾ˆéš¾](https://mp.weixin.qq.com/s/O2Cv3qIOnkA8Qhgg6r9o4w)
  - å¾®ä¿¡å…¬ä¼—å·ã€ŒFPGAæ¢ç´¢è€…ã€
    - [2023-04-06ï¼Œå¾€å¹´FPGAã€æ•°å­—ICå®ä¹ ç§‹æ‹›é¢è¯•æ±‡æ€»è´´ + å¤ä¹ å»ºè®®ï¼Œæ”¶è—ï¼](https://mp.weixin.qq.com/s/mAs857VDUrUtLA2fytlT9A)
  - å¾®ä¿¡å…¬ä¼—å·ã€ŒFPGAä¹‹å®¶ã€
    - [2023-01-20ï¼ŒFPGAç›¸å…³çŸ¥è¯†ç³»ç»Ÿä»‹ç»](https://mp.weixin.qq.com/s/WF6uofAdSzMRPeEZ029KLQ)   
  - å¾®ä¿¡å…¬ä¼—å·ã€Œæ·±è“AIã€
    - [2023-04-05ï¼Œç¨šæ™–å›çš„æœºå™¨äººåˆ›ä¸šå›¢é˜Ÿæ‹›è˜](https://mp.weixin.qq.com/s/zu0JMOdWYk79YRMdr1Q3gg)
  - å¾®ä¿¡å…¬ä¼—å·ã€ŒAIIC Xidianã€
    - [2022-10-16ï¼Œç ”è¯»|åŸºäºFPGAè„‰å†²ç¥ç»ç½‘ç»œæ¨¡å‹è®¾è®¡ä¸å®ç°](https://mp.weixin.qq.com/s/kkFeerMgtdnj--7AoOHV4A)
  - å¾®ä¿¡å…¬ä¼—å·ã€ŒFPGAè®¾è®¡è®ºå›ã€
    - [2023-03-08ï¼Œæœªæ¥çš„é«˜æ€§èƒ½FPGAæ˜¯å¦ä¼šä¼˜äºGPUï¼Ÿ](https://mp.weixin.qq.com/s/-UvhpvHid8GwzC4y5_WTLg)
    - [2023-04-22ï¼ŒFPGAä¸å¤„ç†å™¨æŠ€æœ¯çš„çš„åº”ç”¨é¢†åŸŸ](https://mp.weixin.qq.com/s/k9JeLNyHVkQfIBPmEzVtdw)
  - å¾®ä¿¡å…¬ä¼—å·ã€Œæ•°å­—ICæ‰“å·¥äººã€
    - [2023-03-17ï¼Œã€è¡Œä¸šå¹²è´§ã€‘ICå„ç»†åˆ†é¢†åŸŸå…¬å¸ç®€ä»‹ä»¥åŠè–ªèµ„è°ƒç ”ï¼ˆGPUç¯‡ï¼‰](https://mp.weixin.qq.com/s/ZPuqE9wWu_jCQNFXPwGyzA)
  - å¾®ä¿¡å…¬ä¼—å·ã€Œä¸­å›½è®¡ç®—æœºå­¦ä¼šã€
    - [2023-04-10ï¼ŒFPGAåœ¨äººå·¥æ™ºèƒ½æ—¶ä»£çš„ç‹¬ç‰¹ä¼˜åŠ¿ï½œSPPç¬¬38æœŸ](https://mp.weixin.qq.com/s/NleJburD5jvst8ijJUXcNQ)
  - å¾®ä¿¡å…¬ä¼—å·ã€Œç¡¬ä»¶èµ·æºã€
    - [2023-03-17ï¼Œå›½äº§åŒ–æµªæ½®ä¸­çš„å›½äº§FPGA](https://mp.weixin.qq.com/s/P2JjulFeOaHDwBvOJpROnQ)
  - å¾®ä¿¡å…¬ä¼—å·ã€ŒèŠ¯ä¸œè¥¿ã€
    - [2023-04-07ï¼Œé›·å†›æŠ•èµ„çš„ç¬¬ä¸€å®¶èŠ¯ç‰‡å…¬å¸ï¼Œä¸Šå¸‚äº†ï¼](https://mp.weixin.qq.com/s/eLwBoiFlzTnn7rsdtQaIxQ)
    - [2023-04-10ï¼ŒæŠŠGPTæ—¶ä»£å¼•æ“æ‹‰æ»¡ï¼Œå›½äº§AIå¤§ç®—åŠ›èŠ¯ç‰‡æ¢é“ç‹‚é£™](https://mp.weixin.qq.com/s/IBsY3Mwdnj4U-9hI4weqzA)
  - å¾®ä¿¡å…¬ä¼—å·ã€ŒITæœåŠ¡åœˆå„¿ã€
    - [2023-04-09ï¼Œæ‘©å°”å®šå¾‹ä¹‹çˆ¶94å²ä»™é€ï¼æ‚¼å¿µä¸€ä»£åŠå¯¼ä½“å…ˆé©±ã€è‹±ç‰¹å°”åˆ›å§‹äººæˆˆç™»Â·æ‘©å°”](https://mp.weixin.qq.com/s/Xn_HE9O3nBLtNIk3zZfqrQ)
  - å¾®ä¿¡å…¬ä¼—å·ã€Œç”µå­å·¥ç¨‹ä¸“è¾‘ã€
    - [2023-04-07ï¼Œè¯¦ç»†è§£è¯»AspenCore 2023 ä¸­å›½ICè®¾è®¡ Fabless100 æ’è¡Œæ¦œ](https://mp.weixin.qq.com/s/xHC8otX8lvnjei5bxkqkxA)
  - å¾®ä¿¡å…¬ä¼—å·ã€Œå»ºçº¦è½¦è¯„ã€
    - [2023-03-29ï¼Œä»æ™ºèƒ½ç”µè½¦åˆ°AIè®¡ç®—æœº](https://mp.weixin.qq.com/s/qwyJMhYE4Nv7J0QoVxW1gA)
  - å¾®ä¿¡å…¬ä¼—å·ã€Œittbankã€
    - [2023-04-10ï¼Œä¸‡èƒ½èŠ¯ç‰‡ â€”â€” FPGA](https://mp.weixin.qq.com/s/1cBSgtkZ0lK9Gx8xs49yZQ)
  - å¾®ä¿¡å…¬ä¼—å·ã€ŒåŠå¯¼ä½“èŠ¯é—»ã€
    - [2023-04-18ï¼ŒRISCâ€“Vå¸‚åœºè¿æ¥èŠ¯ç‰‡å·¨å¤´](https://mp.weixin.qq.com/s/2Hm9b3JHXaB234E1Yc9mFw)
  - å¾®ä¿¡å…¬ä¼—å·ã€ŒAIæ™ºèƒœæœªæ¥ã€
    - [2023-04-17ï¼Œæˆ‘å›½äººå·¥æ™ºèƒ½ç¡¬ä»¶äº§ä¸šç°çŠ¶åˆ†æ](https://mp.weixin.qq.com/s/IdYCjJgxCrP_cTVff6zuzw)
  - å¾®ä¿¡å…¬ä¼—å·ã€Œæœºå™¨ä¹‹å¿ƒã€
    - [2022-07-04ï¼Œè¶…ä½åŠŸè€—AIèŠ¯ç‰‡ï¼šç¥ç»è„‰å†²åªéœ€åŒç±»ç¥ç»ç½‘ç»œèƒ½é‡çš„0.02%](https://mp.weixin.qq.com/s/aVV4JyxblCYD6PWPsnnGuQ)
  - å¾®ä¿¡å…¬ä¼—å·ã€ŒåŠå¯¼ä½“è¡Œä¸šè§‚å¯Ÿã€
    - [2023-02-09ï¼Œâ€œæ²¡æœ‰ä»€ä¹ˆèƒ½é˜»æ­¢RISC-Vâ€](https://mp.weixin.qq.com/s/zBKU4z5Vh4zKUigUNq-bHg)
    - [2023-03-24ï¼Œå¯¹æ ‡EDAä¸‰å·¨å¤´ï¼Œæ€å°”èŠ¯æ¨å‡ºå›½äº§ç¡¬ä»¶ä»¿çœŸç³»ç»Ÿ](https://mp.weixin.qq.com/s/kU2bKAnloDhpYB1eMy_lGw)
  - å¾®ä¿¡å…¬ä¼—å·ã€ŒåµŒå…¥å¼Linuxã€
    - [2023-03-03ï¼Œå¾ˆå¿«ï¼ŒRISC-VèŠ¯ç‰‡å°†æ— å¤„ä¸åœ¨](https://mp.weixin.qq.com/s/H-F5cZ7e-0XMDwSXGy_uAA)
  - å¾®ä¿¡å…¬ä¼—å·ã€Œç¡…å†œäºšå†å±±å¤§ã€
    - [2023-02-28ï¼ŒRVåŒå‘¨æŠ¥ï¼šRISC-Vè¿›å…¥é«˜æ€§èƒ½è®¡ç®—å…ƒå¹´ï¼Œå¾®è½¯.NET Runtimeåˆæ­¥æ”¯æŒRVæ¶æ„(ç¬¬54æœŸ-20230228)](https://mp.weixin.qq.com/s/kkVWz76Exy-ZNz8tOegeaQ)
  - å¾®ä¿¡å…¬ä¼—å·ã€Œä¼ æ„Ÿå™¨ä¸“å®¶ç½‘ã€
    - [2023-02-02ï¼Œä¼ æ„Ÿå™¨ä¸Šã€Šæ–°é—»è”æ’­ã€‹äº†ï¼è¢«åˆ—ä¸º10å¤§ç§‘æŠ€ä¹‹é¦–ï¼Œé‡è¦æ€§å ªæ¯”èŠ¯ç‰‡](https://mp.weixin.qq.com/s/lBCx60toLJl02VFYR2jJzA)
  - å¾®ä¿¡å…¬ä¼—å·ã€Œæ³°æ™“ç§‘æŠ€ã€
    - [2023-01-20ï¼Œè®¿è°ˆ | RISC-V å¼€å‘æ¿ AI åº”ç”¨å¼€å‘å®è·µ](https://mp.weixin.qq.com/s/rDaYQTrD7mVHVVaEV3hLXw)
  - å¾®ä¿¡å…¬ä¼—å·ã€Œä½æ€æ±½è½¦ç ”ç©¶ã€
    - [2023-03-30ï¼Œæ™ºèƒ½æ±½è½¦å…¨æ™¯å›¾â€”æ ¸å¿ƒèŠ¯ç‰‡å¾®é—¨æˆ·](https://mp.weixin.qq.com/s/pYDFF77MaLxu4nCYwDha7w)