# Generated 05/12/2024 GMT

# Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC.INI
#	This file defines the memory sizes and organization
#	of a PIC10/12/16 device
#
#	All values are in hexadecimal unless otherwise stated.
#
#	Fields used are:
#
#	ARCH=<processor_architecture>
#			PIC12, PIC14 or PIC16, corresponding to baseline,
#			midrange and high end respectively
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (words) in hex
#	BANKS=<num_banks>
#			Number of data memory banks used (for the
#			midrange, this will always be at least 2)
#	RAMBANK=<range_start>,<range_end>
#			This field may appear multiple times and
#			specifies a RAM bank memory range. e.g. A0,BF
#	COMMON=<range_start>,<range_end>
#			Specifies an area of RAM that is mirrored in all
#			banks, i.e. is accessible regardless of RPn settings.
#	ICD1RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD
#	ICD2RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD3RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	ICD1ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD
#	ICD2ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	ICD3ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	DATABANK=<bank>
#			Identifies which bank the EEDATA/PMDATA register is found.
#			Used for library selection.
#
#	FLASHTYPE=<string>
#			Indicates if and how this midrange processor is capable of reading
#			and how a device can write to its own program memory.
#			READ - Read only
#			READWRITE_1 - Writes one word at a time, erasure is automatic
#			READWRITE_A - Writes done in blocks of words, block erasure automatic
#			READWRITE_B - Writes done in blocks, erasure is separate step
#
#	FLASH_READ=<size>
#			The number of words read in a flash-read operation. Default is zero.
#
#	FLASH_WRITE=<size>
#			The number of words in flash writing block. Default is zero.
#
#	FLASH_ERASE=<size>
#			The number of words in a flash-erase block. Default is FLASH_WRITE size.
#
#	EEPROM=<range_start-range_end>
#			Identifies the range (bytes) of EEPROM available to this device
#
#	FLASHDATA=<range_start-range_end>
#			Defines the range of flash memory used to access EEPROM data
#
#	OSCCAL=<address>
#			The address where the OSCCAL sfr is located.
#
#	OSCCON=<address>
#			The address where the OSCCON sfr is located.
#
#	OSCHOW=<string>
#			How does the device calibrate its oscillator?
#			RETLW - The device's oscillator calibration constant is stored at the top
#			of program memory in a RETLW instruction, the compiler can assign this
#			to the OSCCAL sfr which is located at OSCCAL.
#			CALWORD - The device stores the oscillator constant in a calibration
#			word located in flash program memory.  The word is read from program
#			memory and assigned to OSCCAL.  The compiler does not perform this
#			operation.  It must be done by the user's program.
#
#	CONFIG=<range_start-range_end>
#			Define a new address range for the configuration register region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	IDLOC=<range_start-range_end>
#			Define a new address range for the user ID location region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 2 for baseline PICs, 8 for midrange PICs and 16 for
#			high-end PICs and enhanced mid-range PICs.
#
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#
#	BANKSIZE=<size>
#			Maximum number of bytes in a RAM bank.
#
#	PAGESIZE=<size>
#			Maximum number of words in a program memory page.
#
#	LINEARBASE=<addr>
#			Base address of the virtual linear data memory, exclusive to enhanced mid-range devices.
#
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#
#   EEADRBITS=<number of bits>
#           How many bits are available to address data EEPROM, if any.
#
#   BANKSELBITS=<number of bits>
#           Number of bits available for bank-selection.
#
#   EEPROMINT=<EEREG_INT|NVMREG_INT>
#   		Which register interface is used to access the device's EEPROM, if any.
#
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-field of the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#
#	CONFIGPROG=<num_regs>,<delta>,<alignment>
#	IDLOCPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[12LF1840T39A]
ARCH=PIC14E
BANKS=20
BANKSELBITS=0x5
BANKSIZE=0x80
COMMON=70-7F,F0-FF,170-17F,1F0-1FF,270-27F,2F0-2FF,370-37F,3F0-3FF,470-47F,4F0-4FF,570-57F,5F0-5FF,670-67F,6F0-6FF,770-77F,7F0-7FF,870-87F,8F0-8FF,970-97F,9F0-9FF,A70-A7F,AF0-AFF,B70-B7F,BF0-BFF,C70-C7F,CF0-CFF,D70-D7F,DF0-DFF,E70-E7F,EF0-EFF,F70-F7F,FF0-FFF
CONFIG=8007-8008
CONFIGPROG=1,1,1
DATABANK=3
EEADRBITS=0x8
EEPROM=F000-F0FF
EEPROMINT=EEREG_INT
FLASHTYPE=READWRITE_A
FLASH_ERASE=20
FLASH_READ=1
FLASH_WRITE=20
ICD3RAM=160-16F
IDLOC=8000-8003
IDLOCPROG=1,1,1
LINEARBASE=0x2000
MAKE=MICROCHIP
OSCCON=99
PAGESIZE=0x800
PCBITS=0xF
PROCID=C840
RAMBANK=20-7F,A0-EF,120-16F
ROMSIZE=1000
SFR=INDF0,0,8
SFR=INDF1,1,8
SFR=PCL,2,8
SFR=STATUS,3,8
SFR=FSR0,4,16
SFR=FSR0L,4,8
SFR=FSR0H,5,8
SFR=FSR1,6,16
SFR=FSR1L,6,8
SFR=FSR1H,7,8
SFR=BSR,8,8
SFR=WREG,9,8
SFR=PCLATH,A,8
SFR=INTCON,B,8
SFR=PORTA,C,8
SFR=PIR1,11,8
SFR=PIR2,12,8
SFR=TMR0,15,8
SFR=TMR1,16,16
SFR=TMR1L,16,8
SFR=TMR1H,17,8
SFR=T1CON,18,8
SFR=T1GCON,19,8
SFR=TMR2,1A,8
SFR=PR2,1B,8
SFR=T2CON,1C,8
SFR=CPSCON0,1E,8
SFR=CPSCON1,1F,8
SFR=TRISA,8C,8
SFR=PIE1,91,8
SFR=PIE2,92,8
SFR=OPTION_REG,95,8
SFR=PCON,96,8
SFR=WDTCON,97,8
SFR=OSCTUNE,98,8
SFR=OSCCON,99,8
SFR=OSCSTAT,9A,8
SFR=ADRES,9B,16
SFR=ADRESL,9B,8
SFR=ADRESH,9C,8
SFR=ADCON0,9D,8
SFR=ADCON1,9E,8
SFR=LATA,10C,8
SFR=CM1CON0,111,8
SFR=CM1CON1,112,8
SFR=CMOUT,115,8
SFR=BORCON,116,8
SFR=FVRCON,117,8
SFR=DACCON0,118,8
SFR=DACCON1,119,8
SFR=SRCON0,11A,8
SFR=SRCON1,11B,8
SFR=APFCON,11D,8
SFR=APFCON0,11D,8
SFR=ANSELA,18C,8
SFR=EEADR,191,16
SFR=EEADRL,191,8
SFR=EEADRH,192,8
SFR=EEDAT,193,16
SFR=EEDATL,193,8
SFR=EEDATA,193,8
SFR=EEDATH,194,8
SFR=EECON1,195,8
SFR=EECON2,196,8
SFR=RCREG,199,8
SFR=TXREG,19A,8
SFR=SP1BRG,19B,16
SFR=SP1BRGL,19B,8
SFR=SPBRG,19B,8
SFR=SPBRGL,19B,8
SFR=SP1BRGH,19C,8
SFR=SPBRGH,19C,8
SFR=RCSTA,19D,8
SFR=TXSTA,19E,8
SFR=BAUDCON,19F,8
SFR=WPUA,20C,8
SFR=SSP1BUF,211,8
SFR=SSPBUF,211,8
SFR=SSP1ADD,212,8
SFR=SSPADD,212,8
SFR=SSP1MSK,213,8
SFR=SSPMSK,213,8
SFR=SSP1STAT,214,8
SFR=SSPSTAT,214,8
SFR=SSP1CON1,215,8
SFR=SSPCON1,215,8
SFR=SSPCON,215,8
SFR=SSP1CON2,216,8
SFR=SSPCON2,216,8
SFR=SSP1CON3,217,8
SFR=SSPCON3,217,8
SFR=CCPR1,291,16
SFR=CCPR1L,291,8
SFR=CCPR1H,292,8
SFR=CCP1CON,293,8
SFR=PWM1CON,294,8
SFR=CCP1AS,295,8
SFR=ECCP1AS,295,8
SFR=PSTR1CON,296,8
SFR=IOCAP,391,8
SFR=IOCAN,392,8
SFR=IOCAF,393,8
SFR=CLKRCON,39A,8
SFR=MDCON,39C,8
SFR=MDSRC,39D,8
SFR=MDCARL,39E,8
SFR=MDCARH,39F,8
SFR=STATUS_SHAD,FE4,8
SFR=WREG_SHAD,FE5,8
SFR=BSR_SHAD,FE6,8
SFR=PCLATH_SHAD,FE7,8
SFR=FSR0L_SHAD,FE8,8
SFR=FSR0H_SHAD,FE9,8
SFR=FSR1L_SHAD,FEA,8
SFR=FSR1H_SHAD,FEB,8
SFR=STKPTR,FED,8
SFR=TOSL,FEE,8
SFR=TOSH,FEF,8
SFRFLD=INDF0,0,0,8
SFRFLD=INDF1,1,0,8
SFRFLD=PCL,2,0,8
SFRFLD=C,3,0,1
SFRFLD=DC,3,1,1
SFRFLD=Z,3,2,1
SFRFLD=nPD,3,3,1
SFRFLD=nTO,3,4,1
SFRFLD=CARRY,3,0,1
SFRFLD=ZERO,3,2,1
SFRFLD=FSR0L,4,0,8
SFRFLD=FSR0H,5,0,8
SFRFLD=FSR1L,6,0,8
SFRFLD=FSR1H,7,0,8
SFRFLD=BSR0,8,0,1
SFRFLD=BSR1,8,1,1
SFRFLD=BSR2,8,2,1
SFRFLD=BSR3,8,3,1
SFRFLD=BSR4,8,4,1
SFRFLD=BSR,8,0,5
SFRFLD=WREG0,9,0,8
SFRFLD=PCLATH,A,0,7
SFRFLD=IOCIF,B,0,1
SFRFLD=INTF,B,1,1
SFRFLD=TMR0IF,B,2,1
SFRFLD=IOCIE,B,3,1
SFRFLD=INTE,B,4,1
SFRFLD=TMR0IE,B,5,1
SFRFLD=PEIE,B,6,1
SFRFLD=GIE,B,7,1
SFRFLD=T0IF,B,2,1
SFRFLD=T0IE,B,5,1
SFRFLD=RA0,C,0,1
SFRFLD=RA1,C,1,1
SFRFLD=RA2,C,2,1
SFRFLD=RA3,C,3,1
SFRFLD=RA4,C,4,1
SFRFLD=RA5,C,5,1
SFRFLD=TMR1IF,11,0,1
SFRFLD=TMR2IF,11,1,1
SFRFLD=CCP1IF,11,2,1
SFRFLD=SSP1IF,11,3,1
SFRFLD=TXIF,11,4,1
SFRFLD=RCIF,11,5,1
SFRFLD=ADIF,11,6,1
SFRFLD=TMR1GIF,11,7,1
SFRFLD=BCL1IF,12,3,1
SFRFLD=EEIF,12,4,1
SFRFLD=C1IF,12,5,1
SFRFLD=OSFIF,12,7,1
SFRFLD=TMR0,15,0,8
SFRFLD=TMR1,16,0,16
SFRFLD=TMR1L,16,0,8
SFRFLD=TMR1H,17,0,8
SFRFLD=TMR1ON,18,0,1
SFRFLD=nT1SYNC,18,2,1
SFRFLD=T1OSCEN,18,3,1
SFRFLD=T1CKPS0,18,4,1
SFRFLD=T1CKPS1,18,5,1
SFRFLD=TMR1CS0,18,6,1
SFRFLD=TMR1CS1,18,7,1
SFRFLD=T1CKPS,18,4,2
SFRFLD=TMR1CS,18,6,2
SFRFLD=T1GSS0,19,0,1
SFRFLD=T1GSS1,19,1,1
SFRFLD=T1GVAL,19,2,1
SFRFLD=T1GGO,19,3,1
SFRFLD=T1GSPM,19,4,1
SFRFLD=T1GTM,19,5,1
SFRFLD=T1GPOL,19,6,1
SFRFLD=TMR1GE,19,7,1
SFRFLD=T1GSS,19,0,2
SFRFLD=TMR2,1A,0,8
SFRFLD=PR2,1B,0,8
SFRFLD=T2CKPS0,1C,0,1
SFRFLD=T2CKPS1,1C,1,1
SFRFLD=TMR2ON,1C,2,1
SFRFLD=T2OUTPS0,1C,3,1
SFRFLD=T2OUTPS1,1C,4,1
SFRFLD=T2OUTPS2,1C,5,1
SFRFLD=T2OUTPS3,1C,6,1
SFRFLD=T2CKPS,1C,0,2
SFRFLD=T2OUTPS,1C,3,4
SFRFLD=T0XCS,1E,0,1
SFRFLD=CPSOUT,1E,1,1
SFRFLD=CPSRNG0,1E,2,1
SFRFLD=CPSRNG1,1E,3,1
SFRFLD=CPSRM,1E,6,1
SFRFLD=CPSON,1E,7,1
SFRFLD=CPSRNG,1E,2,2
SFRFLD=CPSCH0,1F,0,1
SFRFLD=CPSCH1,1F,1,1
SFRFLD=CPSCH,1F,0,2
SFRFLD=TRISA0,8C,0,1
SFRFLD=TRISA1,8C,1,1
SFRFLD=TRISA2,8C,2,1
SFRFLD=TRISA3,8C,3,1
SFRFLD=TRISA4,8C,4,1
SFRFLD=TRISA5,8C,5,1
SFRFLD=TMR1IE,91,0,1
SFRFLD=TMR2IE,91,1,1
SFRFLD=CCP1IE,91,2,1
SFRFLD=SSP1IE,91,3,1
SFRFLD=TXIE,91,4,1
SFRFLD=RCIE,91,5,1
SFRFLD=ADIE,91,6,1
SFRFLD=TMR1GIE,91,7,1
SFRFLD=BCL1IE,92,3,1
SFRFLD=EEIE,92,4,1
SFRFLD=C1IE,92,5,1
SFRFLD=OSFIE,92,7,1
SFRFLD=PS0,95,0,1
SFRFLD=PS1,95,1,1
SFRFLD=PS2,95,2,1
SFRFLD=PSA,95,3,1
SFRFLD=TMR0SE,95,4,1
SFRFLD=TMR0CS,95,5,1
SFRFLD=INTEDG,95,6,1
SFRFLD=nWPUEN,95,7,1
SFRFLD=PS,95,0,3
SFRFLD=T0SE,95,4,1
SFRFLD=T0CS,95,5,1
SFRFLD=nBOR,96,0,1
SFRFLD=nPOR,96,1,1
SFRFLD=nRI,96,2,1
SFRFLD=nRMCLR,96,3,1
SFRFLD=STKUNF,96,6,1
SFRFLD=STKOVF,96,7,1
SFRFLD=SWDTEN,97,0,1
SFRFLD=WDTPS0,97,1,1
SFRFLD=WDTPS1,97,2,1
SFRFLD=WDTPS2,97,3,1
SFRFLD=WDTPS3,97,4,1
SFRFLD=WDTPS4,97,5,1
SFRFLD=WDTPS,97,1,5
SFRFLD=TUN0,98,0,1
SFRFLD=TUN1,98,1,1
SFRFLD=TUN2,98,2,1
SFRFLD=TUN3,98,3,1
SFRFLD=TUN4,98,4,1
SFRFLD=TUN5,98,5,1
SFRFLD=TUN,98,0,6
SFRFLD=SCS0,99,0,1
SFRFLD=SCS1,99,1,1
SFRFLD=IRCF0,99,3,1
SFRFLD=IRCF1,99,4,1
SFRFLD=IRCF2,99,5,1
SFRFLD=IRCF3,99,6,1
SFRFLD=SPLLEN,99,7,1
SFRFLD=SCS,99,0,2
SFRFLD=IRCF,99,3,4
SFRFLD=HFIOFS,9A,0,1
SFRFLD=LFIOFR,9A,1,1
SFRFLD=MFIOFR,9A,2,1
SFRFLD=HFIOFL,9A,3,1
SFRFLD=HFIOFR,9A,4,1
SFRFLD=OSTS,9A,5,1
SFRFLD=PLLR,9A,6,1
SFRFLD=T1OSCR,9A,7,1
SFRFLD=ADRESL,9B,0,8
SFRFLD=ADRESH,9C,0,8
SFRFLD=ADON,9D,0,1
SFRFLD=GO_nDONE,9D,1,1
SFRFLD=CHS0,9D,2,1
SFRFLD=CHS1,9D,3,1
SFRFLD=CHS2,9D,4,1
SFRFLD=CHS3,9D,5,1
SFRFLD=CHS4,9D,6,1
SFRFLD=ADGO,9D,1,1
SFRFLD=CHS,9D,2,5
SFRFLD=GO,9D,1,1
SFRFLD=ADPREF0,9E,0,1
SFRFLD=ADPREF1,9E,1,1
SFRFLD=ADCS0,9E,4,1
SFRFLD=ADCS1,9E,5,1
SFRFLD=ADCS2,9E,6,1
SFRFLD=ADFM,9E,7,1
SFRFLD=ADPREF,9E,0,2
SFRFLD=ADCS,9E,4,3
SFRFLD=LATA0,10C,0,1
SFRFLD=LATA1,10C,1,1
SFRFLD=LATA2,10C,2,1
SFRFLD=LATA4,10C,4,1
SFRFLD=LATA5,10C,5,1
SFRFLD=C1SYNC,111,0,1
SFRFLD=C1HYS,111,1,1
SFRFLD=C1SP,111,2,1
SFRFLD=C1POL,111,4,1
SFRFLD=C1OE,111,5,1
SFRFLD=C1OUT,111,6,1
SFRFLD=C1ON,111,7,1
SFRFLD=C1NCH,112,0,1
SFRFLD=C1PCH0,112,4,1
SFRFLD=C1PCH1,112,5,1
SFRFLD=C1INTN,112,6,1
SFRFLD=C1INTP,112,7,1
SFRFLD=C1NCH0,112,0,1
SFRFLD=C1PCH,112,4,2
SFRFLD=MC1OUT,115,0,1
SFRFLD=BORRDY,116,0,1
SFRFLD=BORFS,116,6,1
SFRFLD=SBOREN,116,7,1
SFRFLD=ADFVR0,117,0,1
SFRFLD=ADFVR1,117,1,1
SFRFLD=CDAFVR0,117,2,1
SFRFLD=CDAFVR1,117,3,1
SFRFLD=TSRNG,117,4,1
SFRFLD=TSEN,117,5,1
SFRFLD=FVRRDY,117,6,1
SFRFLD=FVREN,117,7,1
SFRFLD=ADFVR,117,0,2
SFRFLD=CDAFVR,117,2,2
SFRFLD=DACPSS0,118,2,1
SFRFLD=DACPSS1,118,3,1
SFRFLD=DACOE,118,5,1
SFRFLD=DACLPS,118,6,1
SFRFLD=DACEN,118,7,1
SFRFLD=DACPSS,118,2,2
SFRFLD=DACR0,119,0,1
SFRFLD=DACR1,119,1,1
SFRFLD=DACR2,119,2,1
SFRFLD=DACR3,119,3,1
SFRFLD=DACR4,119,4,1
SFRFLD=DACR,119,0,5
SFRFLD=SRPR,11A,0,1
SFRFLD=SRPS,11A,1,1
SFRFLD=SRNQEN,11A,2,1
SFRFLD=SRQEN,11A,3,1
SFRFLD=SRCLK0,11A,4,1
SFRFLD=SRCLK1,11A,5,1
SFRFLD=SRCLK2,11A,6,1
SFRFLD=SRLEN,11A,7,1
SFRFLD=SRCLK,11A,4,3
SFRFLD=SRRC1E,11B,0,1
SFRFLD=SRRCKE,11B,2,1
SFRFLD=SRRPE,11B,3,1
SFRFLD=SRSC1E,11B,4,1
SFRFLD=SRSCKE,11B,6,1
SFRFLD=SRSPE,11B,7,1
SFRFLD=CCP1SEL,11D,0,1
SFRFLD=P1BSEL,11D,1,1
SFRFLD=TXCKSEL,11D,2,1
SFRFLD=T1GSEL,11D,3,1
SFRFLD=SSSEL,11D,5,1
SFRFLD=SDOSEL,11D,6,1
SFRFLD=RXDTSEL,11D,7,1
SFRFLD=SS1SEL,11D,5,1
SFRFLD=SDO1SEL,11D,6,1
SFRFLD=ANSA0,18C,0,1
SFRFLD=ANSA1,18C,1,1
SFRFLD=ANSA2,18C,2,1
SFRFLD=ANSA4,18C,4,1
SFRFLD=ANSELA,18C,0,5
SFRFLD=EEADRL,191,0,8
SFRFLD=EEADRH,192,0,7
SFRFLD=EEDATL,193,0,8
SFRFLD=EEDATH,194,0,6
SFRFLD=RD,195,0,1
SFRFLD=WR,195,1,1
SFRFLD=WREN,195,2,1
SFRFLD=WRERR,195,3,1
SFRFLD=FREE,195,4,1
SFRFLD=LWLO,195,5,1
SFRFLD=CFGS,195,6,1
SFRFLD=EEPGD,195,7,1
SFRFLD=EECON2,196,0,8
SFRFLD=RCREG,199,0,8
SFRFLD=TXREG,19A,0,8
SFRFLD=SPBRGL,19B,0,8
SFRFLD=SPBRGH,19C,0,8
SFRFLD=RX9D,19D,0,1
SFRFLD=OERR,19D,1,1
SFRFLD=FERR,19D,2,1
SFRFLD=ADDEN,19D,3,1
SFRFLD=CREN,19D,4,1
SFRFLD=SREN,19D,5,1
SFRFLD=RX9,19D,6,1
SFRFLD=SPEN,19D,7,1
SFRFLD=TX9D,19E,0,1
SFRFLD=TRMT,19E,1,1
SFRFLD=BRGH,19E,2,1
SFRFLD=SENDB,19E,3,1
SFRFLD=SYNC,19E,4,1
SFRFLD=TXEN,19E,5,1
SFRFLD=TX9,19E,6,1
SFRFLD=CSRC,19E,7,1
SFRFLD=ABDEN,19F,0,1
SFRFLD=WUE,19F,1,1
SFRFLD=BRG16,19F,3,1
SFRFLD=SCKP,19F,4,1
SFRFLD=RCIDL,19F,6,1
SFRFLD=ABDOVF,19F,7,1
SFRFLD=WPUA0,20C,0,1
SFRFLD=WPUA1,20C,1,1
SFRFLD=WPUA2,20C,2,1
SFRFLD=WPUA3,20C,3,1
SFRFLD=WPUA4,20C,4,1
SFRFLD=WPUA5,20C,5,1
SFRFLD=WPUA,20C,0,6
SFRFLD=SSPBUF,211,0,8
SFRFLD=SSPADD,212,0,8
SFRFLD=SSPMSK,213,0,8
SFRFLD=BF,214,0,1
SFRFLD=UA,214,1,1
SFRFLD=R_nW,214,2,1
SFRFLD=S,214,3,1
SFRFLD=P,214,4,1
SFRFLD=D_nA,214,5,1
SFRFLD=CKE,214,6,1
SFRFLD=SMP,214,7,1
SFRFLD=SSPM0,215,0,1
SFRFLD=SSPM1,215,1,1
SFRFLD=SSPM2,215,2,1
SFRFLD=SSPM3,215,3,1
SFRFLD=CKP,215,4,1
SFRFLD=SSPEN,215,5,1
SFRFLD=SSPOV,215,6,1
SFRFLD=WCOL,215,7,1
SFRFLD=SSPM,215,0,4
SFRFLD=SEN,216,0,1
SFRFLD=RSEN,216,1,1
SFRFLD=PEN,216,2,1
SFRFLD=RCEN,216,3,1
SFRFLD=ACKEN,216,4,1
SFRFLD=ACKDT,216,5,1
SFRFLD=ACKSTAT,216,6,1
SFRFLD=GCEN,216,7,1
SFRFLD=DHEN,217,0,1
SFRFLD=AHEN,217,1,1
SFRFLD=SBCDE,217,2,1
SFRFLD=SDAHT,217,3,1
SFRFLD=BOEN,217,4,1
SFRFLD=SCIE,217,5,1
SFRFLD=PCIE,217,6,1
SFRFLD=ACKTIM,217,7,1
SFRFLD=CCPR1L,291,0,8
SFRFLD=CCPR1H,292,0,8
SFRFLD=CCP1M0,293,0,1
SFRFLD=CCP1M1,293,1,1
SFRFLD=CCP1M2,293,2,1
SFRFLD=CCP1M3,293,3,1
SFRFLD=DC1B0,293,4,1
SFRFLD=DC1B1,293,5,1
SFRFLD=P1M0,293,6,1
SFRFLD=P1M1,293,7,1
SFRFLD=CCP1M,293,0,4
SFRFLD=DC1B,293,4,2
SFRFLD=P1M,293,6,2
SFRFLD=P1DC0,294,0,1
SFRFLD=P1DC1,294,1,1
SFRFLD=P1DC2,294,2,1
SFRFLD=P1DC3,294,3,1
SFRFLD=P1DC4,294,4,1
SFRFLD=P1DC5,294,5,1
SFRFLD=P1DC6,294,6,1
SFRFLD=P1RSEN,294,7,1
SFRFLD=P1DC,294,0,7
SFRFLD=PSS1BD0,295,0,1
SFRFLD=PSS1BD1,295,1,1
SFRFLD=PSS1AC0,295,2,1
SFRFLD=PSS1AC1,295,3,1
SFRFLD=CCP1AS0,295,4,1
SFRFLD=CCP1AS1,295,5,1
SFRFLD=CCP1AS2,295,6,1
SFRFLD=CCP1ASE,295,7,1
SFRFLD=PSS1BD,295,0,2
SFRFLD=PSS1AC,295,2,2
SFRFLD=CCP1AS,295,4,3
SFRFLD=STR1A,296,0,1
SFRFLD=STR1B,296,1,1
SFRFLD=STR1C,296,2,1
SFRFLD=STR1D,296,3,1
SFRFLD=STR1SYNC,296,4,1
SFRFLD=IOCAP0,391,0,1
SFRFLD=IOCAP1,391,1,1
SFRFLD=IOCAP2,391,2,1
SFRFLD=IOCAP3,391,3,1
SFRFLD=IOCAP4,391,4,1
SFRFLD=IOCAP5,391,5,1
SFRFLD=IOCAP,391,0,6
SFRFLD=IOCAN0,392,0,1
SFRFLD=IOCAN1,392,1,1
SFRFLD=IOCAN2,392,2,1
SFRFLD=IOCAN3,392,3,1
SFRFLD=IOCAN4,392,4,1
SFRFLD=IOCAN5,392,5,1
SFRFLD=IOCAN,392,0,6
SFRFLD=IOCAF0,393,0,1
SFRFLD=IOCAF1,393,1,1
SFRFLD=IOCAF2,393,2,1
SFRFLD=IOCAF3,393,3,1
SFRFLD=IOCAF4,393,4,1
SFRFLD=IOCAF5,393,5,1
SFRFLD=IOCAF,393,0,6
SFRFLD=CLKRDIV0,39A,0,1
SFRFLD=CLKRDIV1,39A,1,1
SFRFLD=CLKRDIV2,39A,2,1
SFRFLD=CLKRDC0,39A,3,1
SFRFLD=CLKRDC1,39A,4,1
SFRFLD=CLKRSLR,39A,5,1
SFRFLD=CLKROE,39A,6,1
SFRFLD=CLKREN,39A,7,1
SFRFLD=CLKRDIV,39A,0,3
SFRFLD=CLKRDC,39A,3,2
SFRFLD=MDBIT,39C,0,1
SFRFLD=MDOUT,39C,3,1
SFRFLD=MDOPOL,39C,4,1
SFRFLD=MDSLR,39C,5,1
SFRFLD=MDOE,39C,6,1
SFRFLD=MDEN,39C,7,1
SFRFLD=MDMS0,39D,0,1
SFRFLD=MDMS1,39D,1,1
SFRFLD=MDMS2,39D,2,1
SFRFLD=MDMS3,39D,3,1
SFRFLD=MDMSODIS,39D,7,1
SFRFLD=MDMS,39D,0,4
SFRFLD=MDCL0,39E,0,1
SFRFLD=MDCL1,39E,1,1
SFRFLD=MDCL2,39E,2,1
SFRFLD=MDCL3,39E,3,1
SFRFLD=MDCLSYNC,39E,5,1
SFRFLD=MDCLPOL,39E,6,1
SFRFLD=MDCLODIS,39E,7,1
SFRFLD=MDCL,39E,0,4
SFRFLD=MDCH0,39F,0,1
SFRFLD=MDCH1,39F,1,1
SFRFLD=MDCH2,39F,2,1
SFRFLD=MDCH3,39F,3,1
SFRFLD=MDCHSYNC,39F,5,1
SFRFLD=MDCHPOL,39F,6,1
SFRFLD=MDCHODIS,39F,7,1
SFRFLD=MDCH,39F,0,4
SFRFLD=C_SHAD,FE4,0,1
SFRFLD=DC_SHAD,FE4,1,1
SFRFLD=Z_SHAD,FE4,2,1
SFRFLD=WREG_SHAD,FE5,0,8
SFRFLD=BSR_SHAD,FE6,0,5
SFRFLD=PCLATH_SHAD,FE7,0,7
SFRFLD=FSR0L_SHAD,FE8,0,8
SFRFLD=FSR0H_SHAD,FE9,0,8
SFRFLD=FSR1L_SHAD,FEA,0,8
SFRFLD=FSR1H_SHAD,FEB,0,8
SFRFLD=STKPTR,FED,0,5
SFRFLD=TOSL,FEE,0,8
SFRFLD=TOSH,FEF,0,7
STACKDEPTH=10
VOLSFRS=195-196,F8C-F8E,F90-F91,FE3-FEB,FED-FEF
