objects =  alu.v alucontrol.v control.v datamemory.v instrmemory.v main.v regfile.v shiftleft.v signextend.v
build:
	iverilog -o output -g 2012 $(objects)
clean:
	rm out