// Seed: 106348080
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  initial if (id_3) if (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 'b0;
  assign id_1 = id_3;
  module_0(
      id_3, id_3, id_5, id_4, id_3
  ); id_6(
      1, id_1, id_3
  );
  wire id_7;
endmodule
