Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 26 22:15:56 2023
| Host         : DESKTOP-S40PLRF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file watch_main_control_sets_placed.rpt
| Design       : watch_main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   196 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              43 |           22 |
| No           | Yes                   | No                     |               9 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------+-----------------------------+------------------+----------------+--------------+
|         Clock Signal         |     Enable Signal     |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-----------------------+-----------------------------+------------------+----------------+--------------+
|  uc1/seg0_reg[3]_LDC_i_1_n_0 |                       | uc1/seg0_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  uc1/seg2_reg[0]_LDC_i_1_n_0 |                       | uc1/seg2_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  uc1/seg2_reg[1]_LDC_i_1_n_0 |                       | uc1/seg2_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  uc1/seg2_reg[2]_LDC_i_1_n_0 |                       | uc1/seg2_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  uc1/seg2_reg[3]_LDC_i_1_n_0 |                       | uc1/seg2_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  uc1/seg3_reg[0]_LDC_i_1_n_0 |                       | uc1/seg3_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  uc1/seg3_reg[2]_LDC_i_1_n_0 |                       | uc1/seg3_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  uc1/seg3_reg[3]_LDC_i_1_n_0 |                       | uc1/seg3_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  uc1/seg3_reg[1]_LDC_i_1_n_0 |                       | uc1/seg3_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |                       | uc1/seg2_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |                       | uc1/seg2_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |                       | uc1/seg2_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |                       | uc1/seg2_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |                       | uc1/seg3_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |                       | uc1/seg3_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |                       | uc1/seg3_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |                       | uc1/seg3_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | uc1/seg2[3]_P_i_1_n_0 | uc1/seg2_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | uc1/seg2[3]_P_i_1_n_0 | uc1/seg2_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | uc1/seg2[3]_P_i_1_n_0 | uc1/seg2_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | uc1/seg2[3]_P_i_1_n_0 | uc1/seg2_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | uc1/seg3[3]_P_i_1_n_0 | uc1/seg3_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | uc1/seg3[3]_P_i_1_n_0 | uc1/seg3_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | uc1/seg3[3]_P_i_1_n_0 | uc1/seg3_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | uc1/seg3[3]_P_i_1_n_0 | uc1/seg3_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  cd1/CLK                     |                       | reset_IBUF                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG               |                       | uc1/seg0_reg[3]_LDC_i_1_n_0 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG               |                       | uc1/seg0_reg[3]_LDC_i_2_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               |                       | reset_IBUF                  |                8 |             25 |         3.12 |
+------------------------------+-----------------------+-----------------------------+------------------+----------------+--------------+


