
*** Running vivado
    with args -log jesd204_tx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jesd204_tx.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source jesd204_tx.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1002.703 ; gain = 98.723
Command: synth_design -top jesd204_tx -part xczu7ev-fbvb900-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2736
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'link_reset_n', assumed default net type 'wire' [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_tx.v:208]
INFO: [Synth 8-11241] undeclared symbol 'device_tx_next_mf_ready', assumed default net type 'wire' [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_tx.v:248]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2111.324 ; gain = 368.109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx' [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_tx.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_lmfc' [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_lmfc.v:10]
	Parameter LINK_MODE bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lmfc' (0#1) [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_lmfc.v:10]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [C:/GitHub/jesd204/ips/jesd204_tx/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (0#1) [C:/GitHub/jesd204/ips/jesd204_tx/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [C:/GitHub/jesd204/ips/jesd204_tx/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [C:/GitHub/jesd204/ips/jesd204_tx/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (0#1) [C:/GitHub/jesd204/ips/jesd204_tx/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (0#1) [C:/GitHub/jesd204/ips/jesd204_tx/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx_gearbox' [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_tx_gearbox.v:14]
	Parameter IN_DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter OUT_DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter NUM_LANES bound to: 1 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_gearbox' (0#1) [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_tx_gearbox.v:14]
INFO: [Synth 8-6157] synthesizing module 'jesd204_frame_mark' [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_frame_mark.v:19]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_frame_mark' (0#1) [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_frame_mark.v:19]
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx_lane' [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_tx_lane.v:10]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter ENABLE_CHAR_REPLACE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'jesd204_scrambler' [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_scrambler.v:10]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_scrambler' (0#1) [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_scrambler.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage' [C:/GitHub/jesd204/ips/jesd204_tx/pipeline_stage.v:10]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage' (0#1) [C:/GitHub/jesd204/ips/jesd204_tx/pipeline_stage.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_frame_align_replace' [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_frame_align_replace.v:14]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter IS_RX bound to: 1'b0 
	Parameter ENABLED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_frame_align_replace' (0#1) [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_frame_align_replace.v:14]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_lane' (0#1) [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_tx_lane.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_tx_ctrl' [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_tx_ctrl.v:10]
	Parameter NUM_LANES bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx_ctrl' (0#1) [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_tx_ctrl.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized0' [C:/GitHub/jesd204/ips/jesd204_tx/pipeline_stage.v:10]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized0' (0#1) [C:/GitHub/jesd204/ips/jesd204_tx/pipeline_stage.v:10]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_tx' (0#1) [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_tx.v:10]
WARNING: [Synth 8-6014] Unused sequential element mf_phase_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_frame_mark.v:203]
WARNING: [Synth 8-6014] Unused sequential element char_is_align_d1_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_frame_align_replace.v:81]
WARNING: [Synth 8-6014] Unused sequential element char_is_align_d2_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_frame_align_replace.v:82]
WARNING: [Synth 8-6014] Unused sequential element data_prev_eof_single_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_frame_align_replace.v:100]
WARNING: [Synth 8-6014] Unused sequential element char_is_align_prev_single_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_frame_align_replace.v:110]
WARNING: [Synth 8-6014] Unused sequential element tx_sof_fm_d1_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_tx.v:309]
WARNING: [Synth 8-6014] Unused sequential element tx_sof_fm_d2_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_tx/jesd204_tx.v:313]
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[31] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[30] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[29] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[28] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[27] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[26] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[25] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[24] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[23] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[22] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[21] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[20] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[19] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[18] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[17] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[16] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[15] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[14] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[13] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[12] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[11] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[10] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[9] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[8] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[7] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[6] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[5] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[4] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[3] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[2] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[1] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params0[0] driven by constant 1
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[31] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[30] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[29] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[28] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[27] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[26] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[25] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[24] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[23] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[22] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[21] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[20] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[19] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[18] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[17] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[16] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[15] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[14] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[13] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[12] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[11] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[10] driven by constant 1
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[9] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[8] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[7] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[6] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[5] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[4] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[3] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[2] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[1] driven by constant 1
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params1[0] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[31] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[30] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[29] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[28] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[27] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[26] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[25] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[24] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[23] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[22] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[21] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[20] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[19] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[18] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[17] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[16] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[15] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[14] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[13] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[12] driven by constant 1
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[11] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[10] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[9] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[8] driven by constant 1
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[7] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[6] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[5] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[4] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[3] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[2] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[1] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port status_synth_params2[0] driven by constant 1
WARNING: [Synth 8-7129] Port clk in module pipeline_stage__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[9] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[8] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[7] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[6] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[5] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[4] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[3] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[2] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[1] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[0] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[9] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[8] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[7] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[6] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[5] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[4] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[3] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[2] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[1] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[0] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port somf[3] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port somf[2] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port somf[1] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port somf[0] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port somf_early2[3] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port somf_early2[2] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port somf_early2[1] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port eomf[3] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port eomf[2] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port eomf[1] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port eomf[0] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[9] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[8] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[7] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[6] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[5] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[4] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[3] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[2] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[1] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[0] in module jesd204_tx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[7] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[6] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[5] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[4] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_disable_char_replacement in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_disable_scrambler in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port eof[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port eof[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port eof[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port eof[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_a[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_a[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_a[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_a[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_f[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_f[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_f[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_f[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_eomf[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_eomf[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_eomf[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_eomf[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module jesd204_tx_gearbox is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_valid in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[7] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[6] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[5] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[4] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[3] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[2] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[1] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[0] in module jesd204_tx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2206.781 ; gain = 463.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2224.688 ; gain = 481.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-fbvb900-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-fbvb900-1-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2224.715 ; gain = 481.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "jesd204_tx_gearbox:/mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2233.785 ; gain = 490.570
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               78 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 63    
+---RAMs : 
	              256 Bit	(8 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 9     
	   6 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 23    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "jesd204_tx/dual_lmfc_mode.i_tx_gearbox/mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design jesd204_tx has port phy_header[1] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port phy_header[0] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port tx_somf[3] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_tx has port tx_somf[2] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port tx_valid in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[1] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[0] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_disable_char_replacement in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_octets_per_multiframe[1] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_octets_per_multiframe[0] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[7] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[6] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[5] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[4] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[3] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[2] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[1] in module jesd204_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[0] in module jesd204_tx is either unconnected or has no load
INFO: [Synth 8-6904] The RAM "jesd204_tx/dual_lmfc_mode.i_tx_gearbox/mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 3141.562 ; gain = 1398.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                          | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------+-----------+----------------------+---------------+
|jesd204_tx  | dual_lmfc_mode.i_tx_gearbox/mem_reg | Implied   | 8 x 32               | RAM32M16 x 3  | 
+------------+-------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 3141.562 ; gain = 1398.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                          | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------+-----------+----------------------+---------------+
|jesd204_tx  | dual_lmfc_mode.i_tx_gearbox/mem_reg | Implied   | 8 x 32               | RAM32M16 x 3  | 
+------------+-------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 3141.562 ; gain = 1398.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3141.562 ; gain = 1398.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3141.562 ; gain = 1398.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3141.562 ; gain = 1398.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3141.562 ; gain = 1398.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3141.562 ; gain = 1398.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3141.562 ; gain = 1398.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|jesd204_tx  | mode_8b10b.tx_eomf_fm_d3_reg[3] | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|jesd204_tx  | mode_8b10b.tx_eof_fm_d3_reg[3]  | 3      | 4     | NO           | NO                 | NO                | 4      | 0       | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |LUT1     |    13|
|3     |LUT2     |    34|
|4     |LUT3     |    80|
|5     |LUT4     |    58|
|6     |LUT5     |    51|
|7     |LUT6     |    82|
|8     |RAM32M   |     1|
|9     |RAM32M16 |     2|
|10    |SRL16E   |     5|
|11    |FDRE     |   265|
|12    |FDSE     |    37|
|13    |IBUF     |   127|
|14    |OBUF     |   161|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------+------+
|      |Instance                                 |Module                      |Cells |
+------+-----------------------------------------+----------------------------+------+
|1     |top                                      |                            |   918|
|2     |  \dual_lmfc_mode.i_device_frame_mark    |jesd204_frame_mark          |    43|
|3     |  \dual_lmfc_mode.i_link_lmfc            |jesd204_lmfc                |    26|
|4     |  \dual_lmfc_mode.i_link_reset_done_cdc  |sync_bits                   |     3|
|5     |  \dual_lmfc_mode.i_next_mf_ready_cdc    |sync_bits_0                 |     3|
|6     |  \dual_lmfc_mode.i_sync_lmfc            |sync_event                  |    12|
|7     |    i_sync_in                            |sync_bits__parameterized0_4 |     4|
|8     |    i_sync_out                           |sync_bits__parameterized0_5 |     3|
|9     |  \dual_lmfc_mode.i_tx_gearbox           |jesd204_tx_gearbox          |    72|
|10    |    i_sync_ready                         |sync_bits__parameterized0   |     3|
|11    |  i_frame_mark                           |jesd204_frame_mark_1        |    37|
|12    |  i_lmfc                                 |jesd204_lmfc_2              |    54|
|13    |  \mode_8b10b.gen_lane[0].i_lane         |jesd204_tx_lane             |   206|
|14    |    i_lane_pipeline_stage                |pipeline_stage              |   117|
|15    |    i_scrambler                          |jesd204_scrambler           |    53|
|16    |  \mode_8b10b.i_tx_ctrl                  |jesd204_tx_ctrl             |   156|
|17    |    i_cdc_sync                           |sync_bits_3                 |     2|
+------+-----------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3141.562 ; gain = 1398.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 302 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3141.562 ; gain = 1398.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3141.562 ; gain = 1398.348
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3141.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3199.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 127 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances

Synth Design complete, checksum: f59dc7f5
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:01:11 . Memory (MB): peak = 3199.496 ; gain = 1479.176
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/jesd204/ips/jesd204_tx/jesd204_tx.runs/synth_1/jesd204_tx.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file jesd204_tx_utilization_synth.rpt -pb jesd204_tx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 13:37:28 2024...
