<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/smartio/prt/ctl.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>ctl.rs - source</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../settings.html" title="settings"><img src="../../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
</pre><pre class="rust">
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Register `CTL` reader&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">R</span>(<span class="kw">crate</span><span class="ident">::R</span><span class="op">&lt;</span><span class="ident">CTL_SPEC</span><span class="op">&gt;</span>);
<span class="kw">impl</span> <span class="ident">core::ops::Deref</span> <span class="kw">for</span> <span class="ident">R</span> {
    <span class="kw">type</span> <span class="ident">Target</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::R</span><span class="op">&lt;</span><span class="ident">CTL_SPEC</span><span class="op">&gt;</span>;
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">deref</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">Self</span><span class="ident">::Target</span> {
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="number">0</span>
    }
}
<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="kw">crate</span><span class="ident">::R</span><span class="op">&lt;</span><span class="ident">CTL_SPEC</span><span class="op">&gt;</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">R</span> {
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">reader</span>: <span class="kw">crate</span><span class="ident">::R</span><span class="op">&lt;</span><span class="ident">CTL_SPEC</span><span class="op">&gt;</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="ident">R</span>(<span class="ident">reader</span>)
    }
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Register `CTL` writer&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">W</span>(<span class="kw">crate</span><span class="ident">::W</span><span class="op">&lt;</span><span class="ident">CTL_SPEC</span><span class="op">&gt;</span>);
<span class="kw">impl</span> <span class="ident">core::ops::Deref</span> <span class="kw">for</span> <span class="ident">W</span> {
    <span class="kw">type</span> <span class="ident">Target</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::W</span><span class="op">&lt;</span><span class="ident">CTL_SPEC</span><span class="op">&gt;</span>;
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">deref</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">Self</span><span class="ident">::Target</span> {
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="number">0</span>
    }
}
<span class="kw">impl</span> <span class="ident">core::ops::DerefMut</span> <span class="kw">for</span> <span class="ident">W</span> {
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">deref_mut</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">Self</span><span class="ident">::Target</span> {
        <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="number">0</span>
    }
}
<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="kw">crate</span><span class="ident">::W</span><span class="op">&lt;</span><span class="ident">CTL_SPEC</span><span class="op">&gt;</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">W</span> {
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">writer</span>: <span class="kw">crate</span><span class="ident">::W</span><span class="op">&lt;</span><span class="ident">CTL_SPEC</span><span class="op">&gt;</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="ident">W</span>(<span class="ident">writer</span>)
    }
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Field `BYPASS` reader - Bypass of the programmable IO, one bit for each IO pin: BYPASS\\[i\\]
is for IO pin i. When ENABLED is &#39;1&#39;, this field is used. When ENABLED is &#39;0&#39;, this field is NOT used and SMARTIO fabric is always bypassed. &#39;0&#39;: No bypass (programmable SMARTIO fabric is exposed). &#39;1&#39;: Bypass (programmable SMARTIOIO fabric is hidden).&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">BYPASS_R</span>(<span class="kw">crate</span><span class="ident">::FieldReader</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">u8</span><span class="op">&gt;</span>);
<span class="kw">impl</span> <span class="ident">BYPASS_R</span> {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">bits</span>: <span class="ident">u8</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="ident">BYPASS_R</span>(<span class="kw">crate</span><span class="ident">::FieldReader::new</span>(<span class="ident">bits</span>))
    }
}
<span class="kw">impl</span> <span class="ident">core::ops::Deref</span> <span class="kw">for</span> <span class="ident">BYPASS_R</span> {
    <span class="kw">type</span> <span class="ident">Target</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::FieldReader</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">u8</span><span class="op">&gt;</span>;
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">deref</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">Self</span><span class="ident">::Target</span> {
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="number">0</span>
    }
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Field `BYPASS` writer - Bypass of the programmable IO, one bit for each IO pin: BYPASS\\[i\\]
is for IO pin i. When ENABLED is &#39;1&#39;, this field is used. When ENABLED is &#39;0&#39;, this field is NOT used and SMARTIO fabric is always bypassed. &#39;0&#39;: No bypass (programmable SMARTIO fabric is exposed). &#39;1&#39;: Bypass (programmable SMARTIOIO fabric is hidden).&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">BYPASS_W</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> {
    <span class="ident">w</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span>,
}
<span class="kw">impl</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> <span class="ident">BYPASS_W</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Writes raw bits to the field&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">bits</span>(<span class="self">self</span>, <span class="ident">value</span>: <span class="ident">u8</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span> {
        <span class="self">self</span>.<span class="ident">w</span>.<span class="ident">bits</span> <span class="op">=</span> (<span class="self">self</span>.<span class="ident">w</span>.<span class="ident">bits</span> <span class="op">&amp;</span> <span class="op">!</span><span class="number">0xff</span>) <span class="op">|</span> (<span class="ident">value</span> <span class="kw">as</span> <span class="ident">u32</span> <span class="op">&amp;</span> <span class="number">0xff</span>);
        <span class="self">self</span>.<span class="ident">w</span>
    }
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Field `CLOCK_SRC` reader - Clock (&#39;clk_fabric&#39;) and reset (&#39;rst_fabric_n&#39;) source selection: &#39;0&#39;: io_data_in\\[0\\]/&#39;1&#39;. ... &#39;7&#39;: io_data_in\\[7\\]/&#39;1&#39;. &#39;8&#39;: chip_data\\[0\\]/&#39;1&#39;. ... &#39;15&#39;: chip_data\\[7\\]/&#39;1&#39;. &#39;16&#39;: clk_smartio/rst_sys_act_n. Used for both Active functionality synchronous logic on &#39;clk_smartio&#39;. This selection is intended for synchronous operation on a PCLK specified clock frequency (&#39;clock_smartio_pos_en&#39;). Note that the fabric&#39;s clocked elements are frequency aligned, but NOT phase aligned to &#39;clk_sys&#39;. &#39;17&#39;: clk_smartio/rst_sys_dpslp_n. Used for both DeepSleep functionality synchronous logic on &#39;clk_smartio&#39; (note that &#39;clk_smartio&#39; is NOT available in DeepSleep and Hibernate power modes). This selection is intended for synchronous operation on a PCLK specified clock frequency (&#39;clock_smartio_pos_en&#39;). Note that the fabric&#39;s clocked elements are frequency aligned, but NOT phase aligned to &#39;clk_sys&#39;. &#39;18&#39;: Same as &#39;17&#39;. Note that the M0S8 SMARTIO version used the Hibernate reset for this value, but the MXS40 SMARTIO version does not support Hibernate functionality. &#39;19&#39;: clk_lf/rst_lf_dpslp_n (note that &#39;clk_lf&#39; is available in DeepSleep power mode). This selection is intended for synchronous operation on&#39;clk_lf&#39;. Note that the fabric&#39;s clocked elements are frequency aligned, but NOT phase aligned to other &#39;clk_lf&#39; clocked elements. &#39;20&#39;-&#39;30&#39;: Clock source is constant &#39;0&#39;. Any of these clock sources should be selected when the IP is disabled to ensure low power consumption. &#39;31&#39;: asynchronous mode/&#39;1&#39;. Select this when clockless operation is configured. NOTE: Two positive edges of the selected clock are required for the block to be enabled (to deactivate reset). In asynchronous (clockless) mode clk_sys is used to enable the block, but is not available for clocking.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">CLOCK_SRC_R</span>(<span class="kw">crate</span><span class="ident">::FieldReader</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">u8</span><span class="op">&gt;</span>);
<span class="kw">impl</span> <span class="ident">CLOCK_SRC_R</span> {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">bits</span>: <span class="ident">u8</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="ident">CLOCK_SRC_R</span>(<span class="kw">crate</span><span class="ident">::FieldReader::new</span>(<span class="ident">bits</span>))
    }
}
<span class="kw">impl</span> <span class="ident">core::ops::Deref</span> <span class="kw">for</span> <span class="ident">CLOCK_SRC_R</span> {
    <span class="kw">type</span> <span class="ident">Target</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::FieldReader</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="ident">u8</span><span class="op">&gt;</span>;
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">deref</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">Self</span><span class="ident">::Target</span> {
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="number">0</span>
    }
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Field `CLOCK_SRC` writer - Clock (&#39;clk_fabric&#39;) and reset (&#39;rst_fabric_n&#39;) source selection: &#39;0&#39;: io_data_in\\[0\\]/&#39;1&#39;. ... &#39;7&#39;: io_data_in\\[7\\]/&#39;1&#39;. &#39;8&#39;: chip_data\\[0\\]/&#39;1&#39;. ... &#39;15&#39;: chip_data\\[7\\]/&#39;1&#39;. &#39;16&#39;: clk_smartio/rst_sys_act_n. Used for both Active functionality synchronous logic on &#39;clk_smartio&#39;. This selection is intended for synchronous operation on a PCLK specified clock frequency (&#39;clock_smartio_pos_en&#39;). Note that the fabric&#39;s clocked elements are frequency aligned, but NOT phase aligned to &#39;clk_sys&#39;. &#39;17&#39;: clk_smartio/rst_sys_dpslp_n. Used for both DeepSleep functionality synchronous logic on &#39;clk_smartio&#39; (note that &#39;clk_smartio&#39; is NOT available in DeepSleep and Hibernate power modes). This selection is intended for synchronous operation on a PCLK specified clock frequency (&#39;clock_smartio_pos_en&#39;). Note that the fabric&#39;s clocked elements are frequency aligned, but NOT phase aligned to &#39;clk_sys&#39;. &#39;18&#39;: Same as &#39;17&#39;. Note that the M0S8 SMARTIO version used the Hibernate reset for this value, but the MXS40 SMARTIO version does not support Hibernate functionality. &#39;19&#39;: clk_lf/rst_lf_dpslp_n (note that &#39;clk_lf&#39; is available in DeepSleep power mode). This selection is intended for synchronous operation on&#39;clk_lf&#39;. Note that the fabric&#39;s clocked elements are frequency aligned, but NOT phase aligned to other &#39;clk_lf&#39; clocked elements. &#39;20&#39;-&#39;30&#39;: Clock source is constant &#39;0&#39;. Any of these clock sources should be selected when the IP is disabled to ensure low power consumption. &#39;31&#39;: asynchronous mode/&#39;1&#39;. Select this when clockless operation is configured. NOTE: Two positive edges of the selected clock are required for the block to be enabled (to deactivate reset). In asynchronous (clockless) mode clk_sys is used to enable the block, but is not available for clocking.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">CLOCK_SRC_W</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> {
    <span class="ident">w</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span>,
}
<span class="kw">impl</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> <span class="ident">CLOCK_SRC_W</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Writes raw bits to the field&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">bits</span>(<span class="self">self</span>, <span class="ident">value</span>: <span class="ident">u8</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span> {
        <span class="self">self</span>.<span class="ident">w</span>.<span class="ident">bits</span> <span class="op">=</span> (<span class="self">self</span>.<span class="ident">w</span>.<span class="ident">bits</span> <span class="op">&amp;</span> <span class="op">!</span>(<span class="number">0x1f</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>)) <span class="op">|</span> ((<span class="ident">value</span> <span class="kw">as</span> <span class="ident">u32</span> <span class="op">&amp;</span> <span class="number">0x1f</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>);
        <span class="self">self</span>.<span class="ident">w</span>
    }
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Field `HLD_OVR` reader - IO cell hold override functionality. In DeepSleep power mode, the HSIOM holds the IO cell output and output enable signals if Active functionality is connected to the IO pads. This is undesirable if the SMARTIO is supposed to deliver DeepSleep output functionality on these IO pads. This field is used to control the hold override functionality from the SMARTIO: &#39;0&#39;: The HSIOM controls the IO cell hold override functionality (&#39;hsiom_hld_ovr&#39;). &#39;1&#39;: The SMARTIO controls the IO cel hold override functionality: - In bypass mode (ENABLED is &#39;0&#39; or BYPASS\\[i\\]
is &#39;1&#39;), the HSIOM control is used. - In NON bypass mode (ENABLED is &#39;1&#39; and BYPASS\\[i\\]
is &#39;0&#39;), the SMARTIO sets hold override to &#39;pwr_hld_ovr_hib&#39; to enable SMARTIO functionality in DeepSleep power mode (but disables it in Hibernate or Stop power mode).&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">HLD_OVR_R</span>(<span class="kw">crate</span><span class="ident">::FieldReader</span><span class="op">&lt;</span><span class="ident">bool</span>, <span class="ident">bool</span><span class="op">&gt;</span>);
<span class="kw">impl</span> <span class="ident">HLD_OVR_R</span> {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">bits</span>: <span class="ident">bool</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="ident">HLD_OVR_R</span>(<span class="kw">crate</span><span class="ident">::FieldReader::new</span>(<span class="ident">bits</span>))
    }
}
<span class="kw">impl</span> <span class="ident">core::ops::Deref</span> <span class="kw">for</span> <span class="ident">HLD_OVR_R</span> {
    <span class="kw">type</span> <span class="ident">Target</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::FieldReader</span><span class="op">&lt;</span><span class="ident">bool</span>, <span class="ident">bool</span><span class="op">&gt;</span>;
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">deref</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">Self</span><span class="ident">::Target</span> {
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="number">0</span>
    }
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Field `HLD_OVR` writer - IO cell hold override functionality. In DeepSleep power mode, the HSIOM holds the IO cell output and output enable signals if Active functionality is connected to the IO pads. This is undesirable if the SMARTIO is supposed to deliver DeepSleep output functionality on these IO pads. This field is used to control the hold override functionality from the SMARTIO: &#39;0&#39;: The HSIOM controls the IO cell hold override functionality (&#39;hsiom_hld_ovr&#39;). &#39;1&#39;: The SMARTIO controls the IO cel hold override functionality: - In bypass mode (ENABLED is &#39;0&#39; or BYPASS\\[i\\]
is &#39;1&#39;), the HSIOM control is used. - In NON bypass mode (ENABLED is &#39;1&#39; and BYPASS\\[i\\]
is &#39;0&#39;), the SMARTIO sets hold override to &#39;pwr_hld_ovr_hib&#39; to enable SMARTIO functionality in DeepSleep power mode (but disables it in Hibernate or Stop power mode).&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">HLD_OVR_W</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> {
    <span class="ident">w</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span>,
}
<span class="kw">impl</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> <span class="ident">HLD_OVR_W</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Sets the field bit&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_bit</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span> {
        <span class="self">self</span>.<span class="ident">bit</span>(<span class="bool-val">true</span>)
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Clears the field bit&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">clear_bit</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span> {
        <span class="self">self</span>.<span class="ident">bit</span>(<span class="bool-val">false</span>)
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Writes raw bits to the field&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">bit</span>(<span class="self">self</span>, <span class="ident">value</span>: <span class="ident">bool</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span> {
        <span class="self">self</span>.<span class="ident">w</span>.<span class="ident">bits</span> <span class="op">=</span> (<span class="self">self</span>.<span class="ident">w</span>.<span class="ident">bits</span> <span class="op">&amp;</span> <span class="op">!</span>(<span class="number">0x01</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">24</span>)) <span class="op">|</span> ((<span class="ident">value</span> <span class="kw">as</span> <span class="ident">u32</span> <span class="op">&amp;</span> <span class="number">0x01</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">24</span>);
        <span class="self">self</span>.<span class="ident">w</span>
    }
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Field `PIPELINE_EN` reader - Enable for pipeline register: &#39;0&#39;: Disabled (register is bypassed). &#39;1&#39;: Enabled.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">PIPELINE_EN_R</span>(<span class="kw">crate</span><span class="ident">::FieldReader</span><span class="op">&lt;</span><span class="ident">bool</span>, <span class="ident">bool</span><span class="op">&gt;</span>);
<span class="kw">impl</span> <span class="ident">PIPELINE_EN_R</span> {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">bits</span>: <span class="ident">bool</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="ident">PIPELINE_EN_R</span>(<span class="kw">crate</span><span class="ident">::FieldReader::new</span>(<span class="ident">bits</span>))
    }
}
<span class="kw">impl</span> <span class="ident">core::ops::Deref</span> <span class="kw">for</span> <span class="ident">PIPELINE_EN_R</span> {
    <span class="kw">type</span> <span class="ident">Target</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::FieldReader</span><span class="op">&lt;</span><span class="ident">bool</span>, <span class="ident">bool</span><span class="op">&gt;</span>;
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">deref</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">Self</span><span class="ident">::Target</span> {
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="number">0</span>
    }
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Field `PIPELINE_EN` writer - Enable for pipeline register: &#39;0&#39;: Disabled (register is bypassed). &#39;1&#39;: Enabled.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">PIPELINE_EN_W</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> {
    <span class="ident">w</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span>,
}
<span class="kw">impl</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> <span class="ident">PIPELINE_EN_W</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Sets the field bit&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_bit</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span> {
        <span class="self">self</span>.<span class="ident">bit</span>(<span class="bool-val">true</span>)
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Clears the field bit&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">clear_bit</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span> {
        <span class="self">self</span>.<span class="ident">bit</span>(<span class="bool-val">false</span>)
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Writes raw bits to the field&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">bit</span>(<span class="self">self</span>, <span class="ident">value</span>: <span class="ident">bool</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span> {
        <span class="self">self</span>.<span class="ident">w</span>.<span class="ident">bits</span> <span class="op">=</span> (<span class="self">self</span>.<span class="ident">w</span>.<span class="ident">bits</span> <span class="op">&amp;</span> <span class="op">!</span>(<span class="number">0x01</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>)) <span class="op">|</span> ((<span class="ident">value</span> <span class="kw">as</span> <span class="ident">u32</span> <span class="op">&amp;</span> <span class="number">0x01</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>);
        <span class="self">self</span>.<span class="ident">w</span>
    }
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Field `ENABLED` reader - Enable for programmable IO. Should only be set to &#39;1&#39; when the programmable IO is completely configured: &#39;0&#39;: Disabled (signals are bypassed; behavior as if BYPASS is 0xFF). When disabled, the fabric (data unit and LUTs) reset is activated. If the IP is disabled: - The PIPELINE_EN register field should be set to &#39;1&#39;, to ensure low power consumption by preventing combinatorial loops. - The CLOCK_SRC register field should be set to &#39;20&#39;-&#39;30&#39; (clock is constant &#39;0&#39;), to ensure low power consumption. &#39;1&#39;: Enabled. Once enabled, it takes 3 &#39;clk_fabric&#39; clock cycles till the fabric reset is de-activated and the fabric becomes fully functional. This ensures that the IO pins&#39; input synchronizer states are flushed when the fabric is fully functional.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">ENABLED_R</span>(<span class="kw">crate</span><span class="ident">::FieldReader</span><span class="op">&lt;</span><span class="ident">bool</span>, <span class="ident">bool</span><span class="op">&gt;</span>);
<span class="kw">impl</span> <span class="ident">ENABLED_R</span> {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">bits</span>: <span class="ident">bool</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="ident">ENABLED_R</span>(<span class="kw">crate</span><span class="ident">::FieldReader::new</span>(<span class="ident">bits</span>))
    }
}
<span class="kw">impl</span> <span class="ident">core::ops::Deref</span> <span class="kw">for</span> <span class="ident">ENABLED_R</span> {
    <span class="kw">type</span> <span class="ident">Target</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::FieldReader</span><span class="op">&lt;</span><span class="ident">bool</span>, <span class="ident">bool</span><span class="op">&gt;</span>;
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">deref</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">Self</span><span class="ident">::Target</span> {
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="number">0</span>
    }
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Field `ENABLED` writer - Enable for programmable IO. Should only be set to &#39;1&#39; when the programmable IO is completely configured: &#39;0&#39;: Disabled (signals are bypassed; behavior as if BYPASS is 0xFF). When disabled, the fabric (data unit and LUTs) reset is activated. If the IP is disabled: - The PIPELINE_EN register field should be set to &#39;1&#39;, to ensure low power consumption by preventing combinatorial loops. - The CLOCK_SRC register field should be set to &#39;20&#39;-&#39;30&#39; (clock is constant &#39;0&#39;), to ensure low power consumption. &#39;1&#39;: Enabled. Once enabled, it takes 3 &#39;clk_fabric&#39; clock cycles till the fabric reset is de-activated and the fabric becomes fully functional. This ensures that the IO pins&#39; input synchronizer states are flushed when the fabric is fully functional.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">ENABLED_W</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> {
    <span class="ident">w</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span>,
}
<span class="kw">impl</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> <span class="ident">ENABLED_W</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Sets the field bit&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_bit</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span> {
        <span class="self">self</span>.<span class="ident">bit</span>(<span class="bool-val">true</span>)
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Clears the field bit&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">clear_bit</span>(<span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span> {
        <span class="self">self</span>.<span class="ident">bit</span>(<span class="bool-val">false</span>)
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Writes raw bits to the field&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">bit</span>(<span class="self">self</span>, <span class="ident">value</span>: <span class="ident">bool</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">W</span> {
        <span class="self">self</span>.<span class="ident">w</span>.<span class="ident">bits</span> <span class="op">=</span> (<span class="self">self</span>.<span class="ident">w</span>.<span class="ident">bits</span> <span class="op">&amp;</span> <span class="op">!</span>(<span class="number">0x01</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">31</span>)) <span class="op">|</span> ((<span class="ident">value</span> <span class="kw">as</span> <span class="ident">u32</span> <span class="op">&amp;</span> <span class="number">0x01</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">31</span>);
        <span class="self">self</span>.<span class="ident">w</span>
    }
}
<span class="kw">impl</span> <span class="ident">R</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Bits 0:7 - Bypass of the programmable IO, one bit for each IO pin: BYPASS\\[i\\]
is for IO pin i. When ENABLED is &#39;1&#39;, this field is used. When ENABLED is &#39;0&#39;, this field is NOT used and SMARTIO fabric is always bypassed. &#39;0&#39;: No bypass (programmable SMARTIO fabric is exposed). &#39;1&#39;: Bypass (programmable SMARTIOIO fabric is hidden).&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">bypass</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">BYPASS_R</span> {
        <span class="ident">BYPASS_R::new</span>((<span class="self">self</span>.<span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0xff</span>) <span class="kw">as</span> <span class="ident">u8</span>)
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Bits 8:12 - Clock (&#39;clk_fabric&#39;) and reset (&#39;rst_fabric_n&#39;) source selection: &#39;0&#39;: io_data_in\\[0\\]/&#39;1&#39;. ... &#39;7&#39;: io_data_in\\[7\\]/&#39;1&#39;. &#39;8&#39;: chip_data\\[0\\]/&#39;1&#39;. ... &#39;15&#39;: chip_data\\[7\\]/&#39;1&#39;. &#39;16&#39;: clk_smartio/rst_sys_act_n. Used for both Active functionality synchronous logic on &#39;clk_smartio&#39;. This selection is intended for synchronous operation on a PCLK specified clock frequency (&#39;clock_smartio_pos_en&#39;). Note that the fabric&#39;s clocked elements are frequency aligned, but NOT phase aligned to &#39;clk_sys&#39;. &#39;17&#39;: clk_smartio/rst_sys_dpslp_n. Used for both DeepSleep functionality synchronous logic on &#39;clk_smartio&#39; (note that &#39;clk_smartio&#39; is NOT available in DeepSleep and Hibernate power modes). This selection is intended for synchronous operation on a PCLK specified clock frequency (&#39;clock_smartio_pos_en&#39;). Note that the fabric&#39;s clocked elements are frequency aligned, but NOT phase aligned to &#39;clk_sys&#39;. &#39;18&#39;: Same as &#39;17&#39;. Note that the M0S8 SMARTIO version used the Hibernate reset for this value, but the MXS40 SMARTIO version does not support Hibernate functionality. &#39;19&#39;: clk_lf/rst_lf_dpslp_n (note that &#39;clk_lf&#39; is available in DeepSleep power mode). This selection is intended for synchronous operation on&#39;clk_lf&#39;. Note that the fabric&#39;s clocked elements are frequency aligned, but NOT phase aligned to other &#39;clk_lf&#39; clocked elements. &#39;20&#39;-&#39;30&#39;: Clock source is constant &#39;0&#39;. Any of these clock sources should be selected when the IP is disabled to ensure low power consumption. &#39;31&#39;: asynchronous mode/&#39;1&#39;. Select this when clockless operation is configured. NOTE: Two positive edges of the selected clock are required for the block to be enabled (to deactivate reset). In asynchronous (clockless) mode clk_sys is used to enable the block, but is not available for clocking.&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">clock_src</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">CLOCK_SRC_R</span> {
        <span class="ident">CLOCK_SRC_R::new</span>(((<span class="self">self</span>.<span class="ident">bits</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">8</span>) <span class="op">&amp;</span> <span class="number">0x1f</span>) <span class="kw">as</span> <span class="ident">u8</span>)
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Bit 24 - IO cell hold override functionality. In DeepSleep power mode, the HSIOM holds the IO cell output and output enable signals if Active functionality is connected to the IO pads. This is undesirable if the SMARTIO is supposed to deliver DeepSleep output functionality on these IO pads. This field is used to control the hold override functionality from the SMARTIO: &#39;0&#39;: The HSIOM controls the IO cell hold override functionality (&#39;hsiom_hld_ovr&#39;). &#39;1&#39;: The SMARTIO controls the IO cel hold override functionality: - In bypass mode (ENABLED is &#39;0&#39; or BYPASS\\[i\\]
is &#39;1&#39;), the HSIOM control is used. - In NON bypass mode (ENABLED is &#39;1&#39; and BYPASS\\[i\\]
is &#39;0&#39;), the SMARTIO sets hold override to &#39;pwr_hld_ovr_hib&#39; to enable SMARTIO functionality in DeepSleep power mode (but disables it in Hibernate or Stop power mode).&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">hld_ovr</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">HLD_OVR_R</span> {
        <span class="ident">HLD_OVR_R::new</span>(((<span class="self">self</span>.<span class="ident">bits</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">24</span>) <span class="op">&amp;</span> <span class="number">0x01</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>)
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Bit 25 - Enable for pipeline register: &#39;0&#39;: Disabled (register is bypassed). &#39;1&#39;: Enabled.&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">pipeline_en</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">PIPELINE_EN_R</span> {
        <span class="ident">PIPELINE_EN_R::new</span>(((<span class="self">self</span>.<span class="ident">bits</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">25</span>) <span class="op">&amp;</span> <span class="number">0x01</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>)
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Bit 31 - Enable for programmable IO. Should only be set to &#39;1&#39; when the programmable IO is completely configured: &#39;0&#39;: Disabled (signals are bypassed; behavior as if BYPASS is 0xFF). When disabled, the fabric (data unit and LUTs) reset is activated. If the IP is disabled: - The PIPELINE_EN register field should be set to &#39;1&#39;, to ensure low power consumption by preventing combinatorial loops. - The CLOCK_SRC register field should be set to &#39;20&#39;-&#39;30&#39; (clock is constant &#39;0&#39;), to ensure low power consumption. &#39;1&#39;: Enabled. Once enabled, it takes 3 &#39;clk_fabric&#39; clock cycles till the fabric reset is de-activated and the fabric becomes fully functional. This ensures that the IO pins&#39; input synchronizer states are flushed when the fabric is fully functional.&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">enabled</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">ENABLED_R</span> {
        <span class="ident">ENABLED_R::new</span>(((<span class="self">self</span>.<span class="ident">bits</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">31</span>) <span class="op">&amp;</span> <span class="number">0x01</span>) <span class="op">!</span><span class="op">=</span> <span class="number">0</span>)
    }
}
<span class="kw">impl</span> <span class="ident">W</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Bits 0:7 - Bypass of the programmable IO, one bit for each IO pin: BYPASS\\[i\\]
is for IO pin i. When ENABLED is &#39;1&#39;, this field is used. When ENABLED is &#39;0&#39;, this field is NOT used and SMARTIO fabric is always bypassed. &#39;0&#39;: No bypass (programmable SMARTIO fabric is exposed). &#39;1&#39;: Bypass (programmable SMARTIOIO fabric is hidden).&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">bypass</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">BYPASS_W</span> {
        <span class="ident">BYPASS_W</span> { <span class="ident">w</span>: <span class="self">self</span> }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Bits 8:12 - Clock (&#39;clk_fabric&#39;) and reset (&#39;rst_fabric_n&#39;) source selection: &#39;0&#39;: io_data_in\\[0\\]/&#39;1&#39;. ... &#39;7&#39;: io_data_in\\[7\\]/&#39;1&#39;. &#39;8&#39;: chip_data\\[0\\]/&#39;1&#39;. ... &#39;15&#39;: chip_data\\[7\\]/&#39;1&#39;. &#39;16&#39;: clk_smartio/rst_sys_act_n. Used for both Active functionality synchronous logic on &#39;clk_smartio&#39;. This selection is intended for synchronous operation on a PCLK specified clock frequency (&#39;clock_smartio_pos_en&#39;). Note that the fabric&#39;s clocked elements are frequency aligned, but NOT phase aligned to &#39;clk_sys&#39;. &#39;17&#39;: clk_smartio/rst_sys_dpslp_n. Used for both DeepSleep functionality synchronous logic on &#39;clk_smartio&#39; (note that &#39;clk_smartio&#39; is NOT available in DeepSleep and Hibernate power modes). This selection is intended for synchronous operation on a PCLK specified clock frequency (&#39;clock_smartio_pos_en&#39;). Note that the fabric&#39;s clocked elements are frequency aligned, but NOT phase aligned to &#39;clk_sys&#39;. &#39;18&#39;: Same as &#39;17&#39;. Note that the M0S8 SMARTIO version used the Hibernate reset for this value, but the MXS40 SMARTIO version does not support Hibernate functionality. &#39;19&#39;: clk_lf/rst_lf_dpslp_n (note that &#39;clk_lf&#39; is available in DeepSleep power mode). This selection is intended for synchronous operation on&#39;clk_lf&#39;. Note that the fabric&#39;s clocked elements are frequency aligned, but NOT phase aligned to other &#39;clk_lf&#39; clocked elements. &#39;20&#39;-&#39;30&#39;: Clock source is constant &#39;0&#39;. Any of these clock sources should be selected when the IP is disabled to ensure low power consumption. &#39;31&#39;: asynchronous mode/&#39;1&#39;. Select this when clockless operation is configured. NOTE: Two positive edges of the selected clock are required for the block to be enabled (to deactivate reset). In asynchronous (clockless) mode clk_sys is used to enable the block, but is not available for clocking.&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">clock_src</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">CLOCK_SRC_W</span> {
        <span class="ident">CLOCK_SRC_W</span> { <span class="ident">w</span>: <span class="self">self</span> }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Bit 24 - IO cell hold override functionality. In DeepSleep power mode, the HSIOM holds the IO cell output and output enable signals if Active functionality is connected to the IO pads. This is undesirable if the SMARTIO is supposed to deliver DeepSleep output functionality on these IO pads. This field is used to control the hold override functionality from the SMARTIO: &#39;0&#39;: The HSIOM controls the IO cell hold override functionality (&#39;hsiom_hld_ovr&#39;). &#39;1&#39;: The SMARTIO controls the IO cel hold override functionality: - In bypass mode (ENABLED is &#39;0&#39; or BYPASS\\[i\\]
is &#39;1&#39;), the HSIOM control is used. - In NON bypass mode (ENABLED is &#39;1&#39; and BYPASS\\[i\\]
is &#39;0&#39;), the SMARTIO sets hold override to &#39;pwr_hld_ovr_hib&#39; to enable SMARTIO functionality in DeepSleep power mode (but disables it in Hibernate or Stop power mode).&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">hld_ovr</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">HLD_OVR_W</span> {
        <span class="ident">HLD_OVR_W</span> { <span class="ident">w</span>: <span class="self">self</span> }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Bit 25 - Enable for pipeline register: &#39;0&#39;: Disabled (register is bypassed). &#39;1&#39;: Enabled.&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">pipeline_en</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">PIPELINE_EN_W</span> {
        <span class="ident">PIPELINE_EN_W</span> { <span class="ident">w</span>: <span class="self">self</span> }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Bit 31 - Enable for programmable IO. Should only be set to &#39;1&#39; when the programmable IO is completely configured: &#39;0&#39;: Disabled (signals are bypassed; behavior as if BYPASS is 0xFF). When disabled, the fabric (data unit and LUTs) reset is activated. If the IP is disabled: - The PIPELINE_EN register field should be set to &#39;1&#39;, to ensure low power consumption by preventing combinatorial loops. - The CLOCK_SRC register field should be set to &#39;20&#39;-&#39;30&#39; (clock is constant &#39;0&#39;), to ensure low power consumption. &#39;1&#39;: Enabled. Once enabled, it takes 3 &#39;clk_fabric&#39; clock cycles till the fabric reset is de-activated and the fabric becomes fully functional. This ensures that the IO pins&#39; input synchronizer states are flushed when the fabric is fully functional.&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">enabled</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">ENABLED_W</span> {
        <span class="ident">ENABLED_W</span> { <span class="ident">w</span>: <span class="self">self</span> }
    }
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Writes raw bits to the register.&quot;</span>]</span>
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">bits</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">bits</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">Self</span> {
        <span class="self">self</span>.<span class="number">0</span>.<span class="ident">bits</span>(<span class="ident">bits</span>);
        <span class="self">self</span>
    }
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Control register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ctl](index.html) module&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">CTL_SPEC</span>;
<span class="kw">impl</span> <span class="kw">crate</span><span class="ident">::RegisterSpec</span> <span class="kw">for</span> <span class="ident">CTL_SPEC</span> {
    <span class="kw">type</span> <span class="ident">Ux</span> <span class="op">=</span> <span class="ident">u32</span>;
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`read()` method returns [ctl::R](R) reader structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span><span class="ident">::Readable</span> <span class="kw">for</span> <span class="ident">CTL_SPEC</span> {
    <span class="kw">type</span> <span class="ident">Reader</span> <span class="op">=</span> <span class="ident">R</span>;
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`write(|w| ..)` method takes [ctl::W](W) writer structure&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span><span class="ident">::Writable</span> <span class="kw">for</span> <span class="ident">CTL_SPEC</span> {
    <span class="kw">type</span> <span class="ident">Writer</span> <span class="op">=</span> <span class="ident">W</span>;
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;`reset()` method sets CTL to value 0x0200_1400&quot;</span>]</span>
<span class="kw">impl</span> <span class="kw">crate</span><span class="ident">::Resettable</span> <span class="kw">for</span> <span class="ident">CTL_SPEC</span> {
    <span class="attribute">#[<span class="ident">inline</span>(<span class="ident">always</span>)]</span>
    <span class="kw">fn</span> <span class="ident">reset_value</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span><span class="ident">::Ux</span> {
        <span class="number">0x0200_1400</span>
    }
}
</pre></div>
</section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../../search-index.js" data-search-js="../../../../search.js"></div><script src="../../../../main.js"></script><script src="../../../../source-script.js"></script><script src="../../../../source-files.js"></script></body></html>