/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_DMA_H
#define TRACE_TRACE_HW_DMA_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_ESPDMA_MEMORY_READ 0
#define TRACE_ESPDMA_MEMORY_READ_ENABLED 0
#define TRACE_ESPDMA_MEMORY_READ_BACKEND_DSTATE() (0)
static inline void trace_espdma_memory_read(uint32_t addr, int len) {
    (void)addr;
    (void)len;
}
#define TRACE_ESPDMA_MEMORY_WRITE 0
#define TRACE_ESPDMA_MEMORY_WRITE_ENABLED 0
#define TRACE_ESPDMA_MEMORY_WRITE_BACKEND_DSTATE() (0)
static inline void trace_espdma_memory_write(uint32_t addr, int len) {
    (void)addr;
    (void)len;
}
#define TRACE_I8257_UNREGISTERED_DMA 0
#define TRACE_I8257_UNREGISTERED_DMA_ENABLED 0
#define TRACE_I8257_UNREGISTERED_DMA_BACKEND_DSTATE() (0)
static inline void trace_i8257_unregistered_dma(int nchan, int dma_pos, int dma_len) {
    (void)nchan;
    (void)dma_pos;
    (void)dma_len;
}
#define TRACE_JAZZIO_READ 0
#define TRACE_JAZZIO_READ_ENABLED 0
#define TRACE_JAZZIO_READ_BACKEND_DSTATE() (0)
static inline void trace_jazzio_read(uint64_t addr, uint32_t ret) {
    (void)addr;
    (void)ret;
}
#define TRACE_JAZZIO_WRITE 0
#define TRACE_JAZZIO_WRITE_ENABLED 0
#define TRACE_JAZZIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_jazzio_write(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_LEDMA_MEMORY_READ 0
#define TRACE_LEDMA_MEMORY_READ_ENABLED 0
#define TRACE_LEDMA_MEMORY_READ_BACKEND_DSTATE() (0)
static inline void trace_ledma_memory_read(uint64_t addr, int len) {
    (void)addr;
    (void)len;
}
#define TRACE_LEDMA_MEMORY_WRITE 0
#define TRACE_LEDMA_MEMORY_WRITE_ENABLED 0
#define TRACE_LEDMA_MEMORY_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ledma_memory_write(uint64_t addr, int len) {
    (void)addr;
    (void)len;
}
#define TRACE_PL330_CHAN_EXEC_UNDEF 0
#define TRACE_PL330_CHAN_EXEC_UNDEF_ENABLED 0
#define TRACE_PL330_CHAN_EXEC_UNDEF_BACKEND_DSTATE() (0)
static inline void trace_pl330_chan_exec_undef(void) {
}
#define TRACE_PL330_DEBUG_EXEC 0
#define TRACE_PL330_DEBUG_EXEC_ENABLED 0
#define TRACE_PL330_DEBUG_EXEC_BACKEND_DSTATE() (0)
static inline void trace_pl330_debug_exec(uint8_t ch) {
    (void)ch;
}
#define TRACE_PL330_DEBUG_EXEC_STALL 0
#define TRACE_PL330_DEBUG_EXEC_STALL_ENABLED 0
#define TRACE_PL330_DEBUG_EXEC_STALL_BACKEND_DSTATE() (0)
static inline void trace_pl330_debug_exec_stall(void) {
}
#define TRACE_PL330_DMAEND 0
#define TRACE_PL330_DMAEND_ENABLED 0
#define TRACE_PL330_DMAEND_BACKEND_DSTATE() (0)
static inline void trace_pl330_dmaend(void) {
}
#define TRACE_PL330_DMAGO 0
#define TRACE_PL330_DMAGO_ENABLED 0
#define TRACE_PL330_DMAGO_BACKEND_DSTATE() (0)
static inline void trace_pl330_dmago(void) {
}
#define TRACE_PL330_DMAKILL 0
#define TRACE_PL330_DMAKILL_ENABLED 0
#define TRACE_PL330_DMAKILL_BACKEND_DSTATE() (0)
static inline void trace_pl330_dmakill(void) {
}
#define TRACE_PL330_DMALD 0
#define TRACE_PL330_DMALD_ENABLED 0
#define TRACE_PL330_DMALD_BACKEND_DSTATE() (0)
static inline void trace_pl330_dmald(uint8_t chan, uint32_t addr, uint32_t size, uint32_t num, char ch) {
    (void)chan;
    (void)addr;
    (void)size;
    (void)num;
    (void)ch;
}
#define TRACE_PL330_DMALPEND 0
#define TRACE_PL330_DMALPEND_ENABLED 0
#define TRACE_PL330_DMALPEND_BACKEND_DSTATE() (0)
static inline void trace_pl330_dmalpend(uint8_t nf, uint8_t bs, uint8_t lc, uint8_t ch, uint8_t flag) {
    (void)nf;
    (void)bs;
    (void)lc;
    (void)ch;
    (void)flag;
}
#define TRACE_PL330_DMALPFALLTHROUGH 0
#define TRACE_PL330_DMALPFALLTHROUGH_ENABLED 0
#define TRACE_PL330_DMALPFALLTHROUGH_BACKEND_DSTATE() (0)
static inline void trace_pl330_dmalpfallthrough(void) {
}
#define TRACE_PL330_DMALPITER 0
#define TRACE_PL330_DMALPITER_ENABLED 0
#define TRACE_PL330_DMALPITER_BACKEND_DSTATE() (0)
static inline void trace_pl330_dmalpiter(void) {
}
#define TRACE_PL330_DMASEV_EVENT 0
#define TRACE_PL330_DMASEV_EVENT_ENABLED 0
#define TRACE_PL330_DMASEV_EVENT_BACKEND_DSTATE() (0)
static inline void trace_pl330_dmasev_event(uint8_t ev_id) {
    (void)ev_id;
}
#define TRACE_PL330_DMASEV_EVIRQ 0
#define TRACE_PL330_DMASEV_EVIRQ_ENABLED 0
#define TRACE_PL330_DMASEV_EVIRQ_BACKEND_DSTATE() (0)
static inline void trace_pl330_dmasev_evirq(uint8_t ev_id) {
    (void)ev_id;
}
#define TRACE_PL330_DMAST 0
#define TRACE_PL330_DMAST_ENABLED 0
#define TRACE_PL330_DMAST_BACKEND_DSTATE() (0)
static inline void trace_pl330_dmast(uint8_t chan, uint32_t addr, uint32_t sz, uint32_t num, char ch) {
    (void)chan;
    (void)addr;
    (void)sz;
    (void)num;
    (void)ch;
}
#define TRACE_PL330_DMAWFE 0
#define TRACE_PL330_DMAWFE_ENABLED 0
#define TRACE_PL330_DMAWFE_BACKEND_DSTATE() (0)
static inline void trace_pl330_dmawfe(uint8_t ev_id) {
    (void)ev_id;
}
#define TRACE_PL330_EXEC 0
#define TRACE_PL330_EXEC_ENABLED 0
#define TRACE_PL330_EXEC_BACKEND_DSTATE() (0)
static inline void trace_pl330_exec(void) {
}
#define TRACE_PL330_EXEC_CYCLE 0
#define TRACE_PL330_EXEC_CYCLE_ENABLED 0
#define TRACE_PL330_EXEC_CYCLE_BACKEND_DSTATE() (0)
static inline void trace_pl330_exec_cycle(uint32_t addr, uint32_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_PL330_FAULT 0
#define TRACE_PL330_FAULT_ENABLED 0
#define TRACE_PL330_FAULT_BACKEND_DSTATE() (0)
static inline void trace_pl330_fault(void *ptr, uint32_t flags) {
    (void)ptr;
    (void)flags;
}
#define TRACE_PL330_FAULT_ABORT 0
#define TRACE_PL330_FAULT_ABORT_ENABLED 0
#define TRACE_PL330_FAULT_ABORT_BACKEND_DSTATE() (0)
static inline void trace_pl330_fault_abort(void) {
}
#define TRACE_PL330_HEXDUMP 0
#define TRACE_PL330_HEXDUMP_ENABLED 0
#define TRACE_PL330_HEXDUMP_BACKEND_DSTATE() (0)
static inline void trace_pl330_hexdump(uint32_t offset, char *str) {
    (void)offset;
    (void)str;
}
#define TRACE_PL330_IOMEM_READ 0
#define TRACE_PL330_IOMEM_READ_ENABLED 0
#define TRACE_PL330_IOMEM_READ_BACKEND_DSTATE() (0)
static inline void trace_pl330_iomem_read(uint32_t addr, uint32_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_PL330_IOMEM_WRITE 0
#define TRACE_PL330_IOMEM_WRITE_ENABLED 0
#define TRACE_PL330_IOMEM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pl330_iomem_write(uint32_t offset, uint32_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_PL330_IOMEM_WRITE_CLR 0
#define TRACE_PL330_IOMEM_WRITE_CLR_ENABLED 0
#define TRACE_PL330_IOMEM_WRITE_CLR_BACKEND_DSTATE() (0)
static inline void trace_pl330_iomem_write_clr(int i) {
    (void)i;
}
#define TRACE_RC4030_READ 0
#define TRACE_RC4030_READ_ENABLED 0
#define TRACE_RC4030_READ_BACKEND_DSTATE() (0)
static inline void trace_rc4030_read(uint64_t addr, uint32_t ret) {
    (void)addr;
    (void)ret;
}
#define TRACE_RC4030_WRITE 0
#define TRACE_RC4030_WRITE_ENABLED 0
#define TRACE_RC4030_WRITE_BACKEND_DSTATE() (0)
static inline void trace_rc4030_write(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SPARC32_DMA_ENABLE_LOWER 0
#define TRACE_SPARC32_DMA_ENABLE_LOWER_ENABLED 0
#define TRACE_SPARC32_DMA_ENABLE_LOWER_BACKEND_DSTATE() (0)
static inline void trace_sparc32_dma_enable_lower(void) {
}
#define TRACE_SPARC32_DMA_ENABLE_RAISE 0
#define TRACE_SPARC32_DMA_ENABLE_RAISE_ENABLED 0
#define TRACE_SPARC32_DMA_ENABLE_RAISE_BACKEND_DSTATE() (0)
static inline void trace_sparc32_dma_enable_raise(void) {
}
#define TRACE_SPARC32_DMA_MEM_READL 0
#define TRACE_SPARC32_DMA_MEM_READL_ENABLED 0
#define TRACE_SPARC32_DMA_MEM_READL_BACKEND_DSTATE() (0)
static inline void trace_sparc32_dma_mem_readl(uint64_t addr, uint32_t ret) {
    (void)addr;
    (void)ret;
}
#define TRACE_SPARC32_DMA_MEM_WRITEL 0
#define TRACE_SPARC32_DMA_MEM_WRITEL_ENABLED 0
#define TRACE_SPARC32_DMA_MEM_WRITEL_BACKEND_DSTATE() (0)
static inline void trace_sparc32_dma_mem_writel(uint64_t addr, uint32_t old, uint32_t val) {
    (void)addr;
    (void)old;
    (void)val;
}
#define TRACE_SPARC32_DMA_SET_IRQ_LOWER 0
#define TRACE_SPARC32_DMA_SET_IRQ_LOWER_ENABLED 0
#define TRACE_SPARC32_DMA_SET_IRQ_LOWER_BACKEND_DSTATE() (0)
static inline void trace_sparc32_dma_set_irq_lower(void) {
}
#define TRACE_SPARC32_DMA_SET_IRQ_RAISE 0
#define TRACE_SPARC32_DMA_SET_IRQ_RAISE_ENABLED 0
#define TRACE_SPARC32_DMA_SET_IRQ_RAISE_BACKEND_DSTATE() (0)
static inline void trace_sparc32_dma_set_irq_raise(void) {
}
#define TRACE_XILINX_AXIDMA_LOADING_DESC_FAIL 0
#define TRACE_XILINX_AXIDMA_LOADING_DESC_FAIL_ENABLED 0
#define TRACE_XILINX_AXIDMA_LOADING_DESC_FAIL_BACKEND_DSTATE() (0)
static inline void trace_xilinx_axidma_loading_desc_fail(uint32_t res) {
    (void)res;
}

#endif