# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UD_counter.srcs/sources_1/new/UD_counter.vhd" \
"../../../../UD_counter.srcs/sim_1/new/C_UD_tb.vhd" \

# Do not sort compile order
nosort
