/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az801-431
+ date
Fri Nov 17 20:08:46 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1700251726
+ CACTUS_STARTTIME=1700251726
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Nov 17 2023 (20:05:42)
Run date:          Nov 17 2023 (20:08:47+0000)
Run host:          fv-az801-431.jplelvhbra5e3n4vadtwxrmqqe.phxx.internal.cloudapp.net (pid=130603)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az801-431
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16365036KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=5d805f8e-367a-8e4a-9506-729a803aee1c, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1015-azure, OSVersion="#15~22.04.1-Ubuntu SMP Fri Oct  6 13:20:44 UTC 2023", HostName=fv-az801-431, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16365036KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00123926 sec
      iterations=10000000... time=0.0124361 sec
      iterations=100000000... time=0.123735 sec
      iterations=900000000... time=1.11359 sec
      iterations=900000000... time=0.835966 sec
      result: 6.48368 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197679 sec
      iterations=10000000... time=0.0197276 sec
      iterations=100000000... time=0.197184 sec
      iterations=600000000... time=1.18351 sec
      result: 16.223 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186863 sec
      iterations=10000000... time=0.0185531 sec
      iterations=100000000... time=0.185584 sec
      iterations=600000000... time=1.11347 sec
      result: 8.62169 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125643 sec
      iterations=10000... time=0.00123597 sec
      iterations=100000... time=0.0123591 sec
      iterations=1000000... time=0.123673 sec
      iterations=9000000... time=1.11306 sec
      result: 1.23673 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000512779 sec
      iterations=10000... time=0.00482058 sec
      iterations=100000... time=0.0479221 sec
      iterations=1000000... time=0.481789 sec
      iterations=2000000... time=0.961362 sec
      iterations=4000000... time=1.93519 sec
      result: 4.83797 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.41e-07 sec
      iterations=10... time=3.446e-06 sec
      iterations=100... time=3.7339e-05 sec
      iterations=1000... time=0.000296549 sec
      iterations=10000... time=0.0025611 sec
      iterations=100000... time=0.0244062 sec
      iterations=1000000... time=0.243809 sec
      iterations=5000000... time=1.22057 sec
      result: 100.674 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.102e-06 sec
      iterations=10... time=5.2547e-05 sec
      iterations=100... time=0.000496338 sec
      iterations=1000... time=0.00494887 sec
      iterations=10000... time=0.0496964 sec
      iterations=100000... time=0.500958 sec
      iterations=200000... time=0.997551 sec
      iterations=400000... time=1.99847 sec
      result: 78.7032 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.975e-06 sec
      iterations=10000... time=3.1728e-05 sec
      iterations=100000... time=0.00025384 sec
      iterations=1000000... time=0.00247522 sec
      iterations=10000000... time=0.0247731 sec
      iterations=100000000... time=0.247402 sec
      iterations=400000000... time=0.995218 sec
      iterations=800000000... time=1.97953 sec
      result: 0.309301 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.1511e-05 sec
      iterations=10000... time=0.000107628 sec
      iterations=100000... time=0.00161166 sec
      iterations=1000000... time=0.0161215 sec
      iterations=10000000... time=0.161504 sec
      iterations=70000000... time=1.12841 sec
      result: 2.01503 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.71e-07 sec
      iterations=10... time=3.597e-06 sec
      iterations=100... time=3.7268e-05 sec
      iterations=1000... time=0.000284807 sec
      iterations=10000... time=0.00277625 sec
      iterations=100000... time=0.0276633 sec
      iterations=1000000... time=0.27841 sec
      iterations=4000000... time=1.10738 sec
      result: 88.7713 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.423e-06 sec
      iterations=10... time=5.8058e-05 sec
      iterations=100... time=0.000514823 sec
      iterations=1000... time=0.00448472 sec
      iterations=10000... time=0.044636 sec
      iterations=100000... time=0.449218 sec
      iterations=200000... time=0.900382 sec
      iterations=400000... time=1.79426 sec
      result: 87.6609 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.2199e-05 sec
      iterations=10... time=0.000344828 sec
      iterations=100... time=0.00332051 sec
      iterations=1000... time=0.034977 sec
      iterations=10000... time=0.339521 sec
      iterations=30000... time=1.02853 sec
      result: 0.050402 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000153684 sec
      iterations=10... time=0.00152313 sec
      iterations=100... time=0.0152646 sec
      iterations=1000... time=0.15455 sec
      iterations=7000... time=1.13975 sec
      result: 0.14979 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00410156 sec
      iterations=10... time=0.0407974 sec
      iterations=100... time=0.414558 sec
      iterations=300... time=1.28972 sec
      result: 0.363078 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00126757 sec
      iterations=10000000... time=0.0124045 sec
      iterations=100000000... time=0.123806 sec
      iterations=900000000... time=1.11396 sec
      iterations=900000000... time=0.837199 sec
      result: 6.50385 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197628 sec
      iterations=10000000... time=0.0197326 sec
      iterations=100000000... time=0.19726 sec
      iterations=600000000... time=1.18362 sec
      result: 16.2214 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187516 sec
      iterations=10000000... time=0.0185467 sec
      iterations=100000000... time=0.185587 sec
      iterations=600000000... time=1.11582 sec
      result: 8.60356 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124341 sec
      iterations=10000... time=0.00123427 sec
      iterations=100000... time=0.0123655 sec
      iterations=1000000... time=0.123651 sec
      iterations=9000000... time=1.1131 sec
      result: 1.23678 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000445049 sec
      iterations=10000... time=0.00407708 sec
      iterations=100000... time=0.0408 sec
      iterations=1000000... time=0.406631 sec
      iterations=3000000... time=1.21853 sec
      result: 4.06176 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.905e-07 sec
      iterations=10... time=3.4565e-06 sec
      iterations=100... time=3.54455e-05 sec
      iterations=1000... time=0.000320117 sec
      iterations=10000... time=0.00263903 sec
      iterations=100000... time=0.0243644 sec
      iterations=1000000... time=0.243645 sec
      iterations=5000000... time=1.21966 sec
      result: 100.75 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=7.9045e-06 sec
      iterations=10... time=5.33085e-05 sec
      iterations=100... time=0.000496528 sec
      iterations=1000... time=0.00498351 sec
      iterations=10000... time=0.0497774 sec
      iterations=100000... time=0.493471 sec
      iterations=200000... time=0.987886 sec
      iterations=400000... time=1.9928 sec
      result: 78.9275 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.111e-06 sec
      iterations=10000... time=3.1303e-05 sec
      iterations=100000... time=0.000280254 sec
      iterations=1000000... time=0.00246948 sec
      iterations=10000000... time=0.0247987 sec
      iterations=100000000... time=0.247975 sec
      iterations=400000000... time=0.990778 sec
      iterations=800000000... time=1.98268 sec
      result: 0.309793 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.18565e-05 sec
      iterations=10000... time=0.000106622 sec
      iterations=100000... time=0.00121546 sec
      iterations=1000000... time=0.0123596 sec
      iterations=10000000... time=0.123449 sec
      iterations=90000000... time=1.1018 sec
      result: 1.53028 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.355e-07 sec
      iterations=10... time=3.5215e-06 sec
      iterations=100... time=3.42435e-05 sec
      iterations=1000... time=0.000306261 sec
      iterations=10000... time=0.00276038 sec
      iterations=100000... time=0.0268877 sec
      iterations=1000000... time=0.26883 sec
      iterations=4000000... time=1.07611 sec
      result: 91.3516 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.2575e-06 sec
      iterations=10... time=7.16275e-05 sec
      iterations=100... time=0.000634348 sec
      iterations=1000... time=0.0057997 sec
      iterations=10000... time=0.0452986 sec
      iterations=100000... time=0.448192 sec
      iterations=200000... time=0.897827 sec
      iterations=400000... time=1.79134 sec
      result: 87.8038 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=6.312e-06 sec
      iterations=10... time=8.921e-05 sec
      iterations=100... time=0.000873381 sec
      iterations=1000... time=0.00885861 sec
      iterations=10000... time=0.0917648 sec
      iterations=100000... time=0.920956 sec
      iterations=200000... time=1.82468 sec
      result: 0.189403 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.30095e-05 sec
      iterations=10... time=0.000469147 sec
      iterations=100... time=0.00453196 sec
      iterations=1000... time=0.0424505 sec
      iterations=10000... time=0.434199 sec
      iterations=30000... time=1.24596 sec
      result: 0.587232 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000931007 sec
      iterations=10... time=0.0113665 sec
      iterations=100... time=0.11831 sec
      iterations=900...cactus_sim: /home/runner/work/tests/tests/master/configs/sim/build/Cactus/main/RDWR.cc:332: int cctki_RDWR::CCTK_HasAccess(const cGH*, int): Assertion `current_function->RDWR' failed.
[fv-az801-431:130603] *** Process received signal ***
[fv-az801-431:130603] Signal: Aborted (6)
[fv-az801-431:130603] Signal code:  (-6)
[fv-az801-431:130603] [ 0] /lib/x86_64-linux-gnu/libc.so.6(+0x42520)[0x7f4d76042520]
[fv-az801-431:130603] [ 1] /lib/x86_64-linux-gnu/libc.so.6(pthread_kill+0x12c)[0x7f4d760969fc]
[fv-az801-431:130603] [ 2] /lib/x86_64-linux-gnu/libc.so.6(raise+0x16)[0x7f4d76042476]
[fv-az801-431:130603] [ 3] /lib/x86_64-linux-gnu/libc.so.6(abort+0xd3)[0x7f4d760287f3]
[fv-az801-431:130603] [ 4] /lib/x86_64-linux-gnu/libc.so.6(+0x2871b)[0x7f4d7602871b]
[fv-az801-431:130603] [ 5] /lib/x86_64-linux-gnu/libc.so.6(+0x39e96)[0x7f4d76039e96]
[fv-az801-431:130603] [ 6] /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim(CCTK_HasAccess+0x1f4)[0x55bee0166ac4]
[fv-az801-431:130603] [ 7] /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim(CCTKi_VarDataPtrI+0x28)[0x55bee01604c8]
[fv-az801-431:130603] [ 8] /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim(Vectors_Test+0x3a)[0x55bee009495a]
[fv-az801-431:130603] [ 9] /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim(CCTK_CallFunction+0xd6)[0x55bee01678d6]
[fv-az801-431:130603] [10] /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim(+0x2b58f84)[0x55bee0167f84]
[fv-az801-431:130603] [11] /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim(+0x2b5fae9)[0x55bee016eae9]
[fv-az801-431:130603] [12] /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim(CCTKi_DoScheduleTraverse+0x84)[0x55bee016ed94]
[fv-az801-431:130603] [13] /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim(+0x2b58cd1)[0x55bee0167cd1]
[fv-az801-431:130603] [14] /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim(CCTK_ScheduleTraverse+0xee)[0x55bee0168b0e]
[fv-az801-431:130603] [15] /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim(CCTKi_ScheduleTraverseGHExtensions+0x3c)[0x55bee015c97c]
[fv-az801-431:130603] [16] /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim(CactusDefaultInitialise+0xac)[0x55bee0157ecc]
[fv-az801-431:130603] [17] /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim(main+0x49)[0x55bedde13a89]
[fv-az801-431:130603] [18] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90)[0x7f4d76029d90]
[fv-az801-431:130603] [19] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80)[0x7f4d76029e40]
[fv-az801-431:130603] [20] /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim(_start+0x25)[0x55bedde7eed5]
[fv-az801-431:130603] *** End of error message ***
/home/runner/simulations/TestJob01_temp_1/output-0000/SIMFACTORY/RunScript: line 36: 130603 Aborted                 (core dumped) /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 ${TESTSUITE_PARFILE}
  Elapsed time: 62.9 s
