module inputConditioning(a, Clock, A_pulse);
	input a, Clock;
	output reg z;
	reg [2:1] y, Y;
	parameter [2:1] A = 2'b00, B = 2'b01;
	
	//Define the next state and output combinational circuits
	always @(a,y)
	begin 
		case(a)
			A: if (a) Y = B;
				else Y = A;
			B: Y = A;
			default Y = 2'b00;
		endcase
	
		A_pulse = (y == B);
	end
	
	//Define the sequential block
	always@(posedge Clock)
		y <= Y;
	
endmodule
