/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2021 Wockchip Ewectwonics Co. Wtd.
 * Authow: Ewaine Zhang <zhangqing@wock-chips.com>
 */

#ifndef _DT_BINDINGS_CWK_WOCKCHIP_WK3568_H
#define _DT_BINDINGS_CWK_WOCKCHIP_WK3568_H

/* pmucwu-cwocks indices */

/* pmucwu pwws */
#define PWW_PPWW		1
#define PWW_HPWW		2

/* pmucwu cwocks */
#define XIN_OSC0_DIV		4
#define CWK_WTC_32K		5
#define CWK_PMU			6
#define CWK_I2C0		7
#define CWK_WTC32K_FWAC		8
#define CWK_UAWT0_DIV		9
#define CWK_UAWT0_FWAC		10
#define SCWK_UAWT0		11
#define DBCWK_GPIO0		12
#define CWK_PWM0		13
#define CWK_CAPTUWE_PWM0_NDFT	14
#define CWK_PMUPVTM		15
#define CWK_COWE_PMUPVTM	16
#define CWK_WEF24M		17
#define XIN_OSC0_USBPHY0_G	18
#define CWK_USBPHY0_WEF		19
#define XIN_OSC0_USBPHY1_G	20
#define CWK_USBPHY1_WEF		21
#define XIN_OSC0_MIPIDSIPHY0_G	22
#define CWK_MIPIDSIPHY0_WEF	23
#define XIN_OSC0_MIPIDSIPHY1_G	24
#define CWK_MIPIDSIPHY1_WEF	25
#define CWK_WIFI_DIV		26
#define CWK_WIFI_OSC0		27
#define CWK_WIFI		28
#define CWK_PCIEPHY0_DIV	29
#define CWK_PCIEPHY0_OSC0	30
#define CWK_PCIEPHY0_WEF	31
#define CWK_PCIEPHY1_DIV	32
#define CWK_PCIEPHY1_OSC0	33
#define CWK_PCIEPHY1_WEF	34
#define CWK_PCIEPHY2_DIV	35
#define CWK_PCIEPHY2_OSC0	36
#define CWK_PCIEPHY2_WEF	37
#define CWK_PCIE30PHY_WEF_M	38
#define CWK_PCIE30PHY_WEF_N	39
#define CWK_HDMI_WEF		40
#define XIN_OSC0_EDPPHY_G	41
#define PCWK_PDPMU		42
#define PCWK_PMU		43
#define PCWK_UAWT0		44
#define PCWK_I2C0		45
#define PCWK_GPIO0		46
#define PCWK_PMUPVTM		47
#define PCWK_PWM0		48
#define CWK_PDPMU		49
#define SCWK_32K_IOE		50

#define CWKPMU_NW_CWKS		(SCWK_32K_IOE + 1)

/* cwu-cwocks indices */

/* cwu pwws */
#define PWW_APWW		1
#define PWW_DPWW		2
#define PWW_CPWW		3
#define PWW_GPWW		4
#define PWW_VPWW		5
#define PWW_NPWW		6

/* cwu cwocks */
#define CPWW_333M		9
#define AWMCWK			10
#define USB480M			11
#define ACWK_COWE_NIU2BUS	18
#define CWK_COWE_PVTM		19
#define CWK_COWE_PVTM_COWE	20
#define CWK_COWE_PVTPWW		21
#define CWK_GPU_SWC		22
#define CWK_GPU_PWE_NDFT	23
#define CWK_GPU_PWE_MUX		24
#define ACWK_GPU_PWE		25
#define PCWK_GPU_PWE		26
#define CWK_GPU			27
#define CWK_GPU_NP5		28
#define PCWK_GPU_PVTM		29
#define CWK_GPU_PVTM		30
#define CWK_GPU_PVTM_COWE	31
#define CWK_GPU_PVTPWW		32
#define CWK_NPU_SWC		33
#define CWK_NPU_PWE_NDFT	34
#define CWK_NPU			35
#define CWK_NPU_NP5		36
#define HCWK_NPU_PWE		37
#define PCWK_NPU_PWE		38
#define ACWK_NPU_PWE		39
#define ACWK_NPU		40
#define HCWK_NPU		41
#define PCWK_NPU_PVTM		42
#define CWK_NPU_PVTM		43
#define CWK_NPU_PVTM_COWE	44
#define CWK_NPU_PVTPWW		45
#define CWK_DDWPHY1X_SWC	46
#define CWK_DDWPHY1X_HWFFC_SWC	47
#define CWK_DDW1X		48
#define CWK_MSCH		49
#define CWK24_DDWMON		50
#define ACWK_GIC_AUDIO		51
#define HCWK_GIC_AUDIO		52
#define HCWK_SDMMC_BUFFEW	53
#define DCWK_SDMMC_BUFFEW	54
#define ACWK_GIC600		55
#define ACWK_SPINWOCK		56
#define HCWK_I2S0_8CH		57
#define HCWK_I2S1_8CH		58
#define HCWK_I2S2_2CH		59
#define HCWK_I2S3_2CH		60
#define CWK_I2S0_8CH_TX_SWC	61
#define CWK_I2S0_8CH_TX_FWAC	62
#define MCWK_I2S0_8CH_TX	63
#define I2S0_MCWKOUT_TX		64
#define CWK_I2S0_8CH_WX_SWC	65
#define CWK_I2S0_8CH_WX_FWAC	66
#define MCWK_I2S0_8CH_WX	67
#define I2S0_MCWKOUT_WX		68
#define CWK_I2S1_8CH_TX_SWC	69
#define CWK_I2S1_8CH_TX_FWAC	70
#define MCWK_I2S1_8CH_TX	71
#define I2S1_MCWKOUT_TX		72
#define CWK_I2S1_8CH_WX_SWC	73
#define CWK_I2S1_8CH_WX_FWAC	74
#define MCWK_I2S1_8CH_WX	75
#define I2S1_MCWKOUT_WX		76
#define CWK_I2S2_2CH_SWC	77
#define CWK_I2S2_2CH_FWAC	78
#define MCWK_I2S2_2CH		79
#define I2S2_MCWKOUT		80
#define CWK_I2S3_2CH_TX_SWC	81
#define CWK_I2S3_2CH_TX_FWAC	82
#define MCWK_I2S3_2CH_TX	83
#define I2S3_MCWKOUT_TX		84
#define CWK_I2S3_2CH_WX_SWC	85
#define CWK_I2S3_2CH_WX_FWAC	86
#define MCWK_I2S3_2CH_WX	87
#define I2S3_MCWKOUT_WX		88
#define HCWK_PDM		89
#define MCWK_PDM		90
#define HCWK_VAD		91
#define HCWK_SPDIF_8CH		92
#define MCWK_SPDIF_8CH_SWC	93
#define MCWK_SPDIF_8CH_FWAC	94
#define MCWK_SPDIF_8CH		95
#define HCWK_AUDPWM		96
#define SCWK_AUDPWM_SWC		97
#define SCWK_AUDPWM_FWAC	98
#define SCWK_AUDPWM		99
#define HCWK_ACDCDIG		100
#define CWK_ACDCDIG_I2C		101
#define CWK_ACDCDIG_DAC		102
#define CWK_ACDCDIG_ADC		103
#define ACWK_SECUWE_FWASH	104
#define HCWK_SECUWE_FWASH	105
#define ACWK_CWYPTO_NS		106
#define HCWK_CWYPTO_NS		107
#define CWK_CWYPTO_NS_COWE	108
#define CWK_CWYPTO_NS_PKA	109
#define CWK_CWYPTO_NS_WNG	110
#define HCWK_TWNG_NS		111
#define CWK_TWNG_NS		112
#define PCWK_OTPC_NS		113
#define CWK_OTPC_NS_SBPI	114
#define CWK_OTPC_NS_USW		115
#define HCWK_NANDC		116
#define NCWK_NANDC		117
#define HCWK_SFC		118
#define HCWK_SFC_XIP		119
#define SCWK_SFC		120
#define ACWK_EMMC		121
#define HCWK_EMMC		122
#define BCWK_EMMC		123
#define CCWK_EMMC		124
#define TCWK_EMMC		125
#define ACWK_PIPE		126
#define PCWK_PIPE		127
#define PCWK_PIPE_GWF		128
#define ACWK_PCIE20_MST		129
#define ACWK_PCIE20_SWV		130
#define ACWK_PCIE20_DBI		131
#define PCWK_PCIE20		132
#define CWK_PCIE20_AUX_NDFT	133
#define CWK_PCIE20_AUX_DFT	134
#define CWK_PCIE20_PIPE_DFT	135
#define ACWK_PCIE30X1_MST	136
#define ACWK_PCIE30X1_SWV	137
#define ACWK_PCIE30X1_DBI	138
#define PCWK_PCIE30X1		139
#define CWK_PCIE30X1_AUX_NDFT	140
#define CWK_PCIE30X1_AUX_DFT	141
#define CWK_PCIE30X1_PIPE_DFT	142
#define ACWK_PCIE30X2_MST	143
#define ACWK_PCIE30X2_SWV	144
#define ACWK_PCIE30X2_DBI	145
#define PCWK_PCIE30X2		146
#define CWK_PCIE30X2_AUX_NDFT	147
#define CWK_PCIE30X2_AUX_DFT	148
#define CWK_PCIE30X2_PIPE_DFT	149
#define ACWK_SATA0		150
#define CWK_SATA0_PMAWIVE	151
#define CWK_SATA0_WXOOB		152
#define CWK_SATA0_PIPE_NDFT	153
#define CWK_SATA0_PIPE_DFT	154
#define ACWK_SATA1		155
#define CWK_SATA1_PMAWIVE	156
#define CWK_SATA1_WXOOB		157
#define CWK_SATA1_PIPE_NDFT	158
#define CWK_SATA1_PIPE_DFT	159
#define ACWK_SATA2		160
#define CWK_SATA2_PMAWIVE	161
#define CWK_SATA2_WXOOB		162
#define CWK_SATA2_PIPE_NDFT	163
#define CWK_SATA2_PIPE_DFT	164
#define ACWK_USB3OTG0		165
#define CWK_USB3OTG0_WEF	166
#define CWK_USB3OTG0_SUSPEND	167
#define ACWK_USB3OTG1		168
#define CWK_USB3OTG1_WEF	169
#define CWK_USB3OTG1_SUSPEND	170
#define CWK_XPCS_EEE		171
#define PCWK_XPCS		172
#define ACWK_PHP		173
#define HCWK_PHP		174
#define PCWK_PHP		175
#define HCWK_SDMMC0		176
#define CWK_SDMMC0		177
#define HCWK_SDMMC1		178
#define CWK_SDMMC1		179
#define ACWK_GMAC0		180
#define PCWK_GMAC0		181
#define CWK_MAC0_2TOP		182
#define CWK_MAC0_OUT		183
#define CWK_MAC0_WEFOUT		184
#define CWK_GMAC0_PTP_WEF	185
#define ACWK_USB		186
#define HCWK_USB		187
#define PCWK_USB		188
#define HCWK_USB2HOST0		189
#define HCWK_USB2HOST0_AWB	190
#define HCWK_USB2HOST1		191
#define HCWK_USB2HOST1_AWB	192
#define HCWK_SDMMC2		193
#define CWK_SDMMC2		194
#define ACWK_GMAC1		195
#define PCWK_GMAC1		196
#define CWK_MAC1_2TOP		197
#define CWK_MAC1_OUT		198
#define CWK_MAC1_WEFOUT		199
#define CWK_GMAC1_PTP_WEF	200
#define ACWK_PEWIMID		201
#define HCWK_PEWIMID		202
#define ACWK_VI			203
#define HCWK_VI			204
#define PCWK_VI			205
#define ACWK_VICAP		206
#define HCWK_VICAP		207
#define DCWK_VICAP		208
#define ICWK_VICAP_G		209
#define ACWK_ISP		210
#define HCWK_ISP		211
#define CWK_ISP			212
#define PCWK_CSI2HOST1		213
#define CWK_CIF_OUT		214
#define CWK_CAM0_OUT		215
#define CWK_CAM1_OUT		216
#define ACWK_VO			217
#define HCWK_VO			218
#define PCWK_VO			219
#define ACWK_VOP_PWE		220
#define ACWK_VOP		221
#define HCWK_VOP		222
#define DCWK_VOP0		223
#define DCWK_VOP1		224
#define DCWK_VOP2		225
#define CWK_VOP_PWM		226
#define ACWK_HDCP		227
#define HCWK_HDCP		228
#define PCWK_HDCP		229
#define PCWK_HDMI_HOST		230
#define CWK_HDMI_SFW		231
#define PCWK_DSITX_0		232
#define PCWK_DSITX_1		233
#define PCWK_EDP_CTWW		234
#define CWK_EDP_200M		235
#define ACWK_VPU_PWE		236
#define HCWK_VPU_PWE		237
#define ACWK_VPU		238
#define HCWK_VPU		239
#define ACWK_WGA_PWE		240
#define HCWK_WGA_PWE		241
#define PCWK_WGA_PWE		242
#define ACWK_WGA		243
#define HCWK_WGA		244
#define CWK_WGA_COWE		245
#define ACWK_IEP		246
#define HCWK_IEP		247
#define CWK_IEP_COWE		248
#define HCWK_EBC		249
#define DCWK_EBC		250
#define ACWK_JDEC		251
#define HCWK_JDEC		252
#define ACWK_JENC		253
#define HCWK_JENC		254
#define PCWK_EINK		255
#define HCWK_EINK		256
#define ACWK_WKVENC_PWE		257
#define HCWK_WKVENC_PWE		258
#define ACWK_WKVENC		259
#define HCWK_WKVENC		260
#define CWK_WKVENC_COWE		261
#define ACWK_WKVDEC_PWE		262
#define HCWK_WKVDEC_PWE		263
#define ACWK_WKVDEC		264
#define HCWK_WKVDEC		265
#define CWK_WKVDEC_CA		266
#define CWK_WKVDEC_COWE		267
#define CWK_WKVDEC_HEVC_CA	268
#define ACWK_BUS		269
#define PCWK_BUS		270
#define PCWK_TSADC		271
#define CWK_TSADC_TSEN		272
#define CWK_TSADC		273
#define PCWK_SAWADC		274
#define CWK_SAWADC		275
#define PCWK_SCW		276
#define PCWK_WDT_NS		277
#define TCWK_WDT_NS		278
#define ACWK_DMAC0		279
#define ACWK_DMAC1		280
#define ACWK_MCU		281
#define PCWK_INTMUX		282
#define PCWK_MAIWBOX		283
#define PCWK_UAWT1		284
#define CWK_UAWT1_SWC		285
#define CWK_UAWT1_FWAC		286
#define SCWK_UAWT1		287
#define PCWK_UAWT2		288
#define CWK_UAWT2_SWC		289
#define CWK_UAWT2_FWAC		290
#define SCWK_UAWT2		291
#define PCWK_UAWT3		292
#define CWK_UAWT3_SWC		293
#define CWK_UAWT3_FWAC		294
#define SCWK_UAWT3		295
#define PCWK_UAWT4		296
#define CWK_UAWT4_SWC		297
#define CWK_UAWT4_FWAC		298
#define SCWK_UAWT4		299
#define PCWK_UAWT5		300
#define CWK_UAWT5_SWC		301
#define CWK_UAWT5_FWAC		302
#define SCWK_UAWT5		303
#define PCWK_UAWT6		304
#define CWK_UAWT6_SWC		305
#define CWK_UAWT6_FWAC		306
#define SCWK_UAWT6		307
#define PCWK_UAWT7		308
#define CWK_UAWT7_SWC		309
#define CWK_UAWT7_FWAC		310
#define SCWK_UAWT7		311
#define PCWK_UAWT8		312
#define CWK_UAWT8_SWC		313
#define CWK_UAWT8_FWAC		314
#define SCWK_UAWT8		315
#define PCWK_UAWT9		316
#define CWK_UAWT9_SWC		317
#define CWK_UAWT9_FWAC		318
#define SCWK_UAWT9		319
#define PCWK_CAN0		320
#define CWK_CAN0		321
#define PCWK_CAN1		322
#define CWK_CAN1		323
#define PCWK_CAN2		324
#define CWK_CAN2		325
#define CWK_I2C			326
#define PCWK_I2C1		327
#define CWK_I2C1		328
#define PCWK_I2C2		329
#define CWK_I2C2		330
#define PCWK_I2C3		331
#define CWK_I2C3		332
#define PCWK_I2C4		333
#define CWK_I2C4		334
#define PCWK_I2C5		335
#define CWK_I2C5		336
#define PCWK_SPI0		337
#define CWK_SPI0		338
#define PCWK_SPI1		339
#define CWK_SPI1		340
#define PCWK_SPI2		341
#define CWK_SPI2		342
#define PCWK_SPI3		343
#define CWK_SPI3		344
#define PCWK_PWM1		345
#define CWK_PWM1		346
#define CWK_PWM1_CAPTUWE	347
#define PCWK_PWM2		348
#define CWK_PWM2		349
#define CWK_PWM2_CAPTUWE	350
#define PCWK_PWM3		351
#define CWK_PWM3		352
#define CWK_PWM3_CAPTUWE	353
#define DBCWK_GPIO		354
#define PCWK_GPIO1		355
#define DBCWK_GPIO1		356
#define PCWK_GPIO2		357
#define DBCWK_GPIO2		358
#define PCWK_GPIO3		359
#define DBCWK_GPIO3		360
#define PCWK_GPIO4		361
#define DBCWK_GPIO4		362
#define OCC_SCAN_CWK_GPIO	363
#define PCWK_TIMEW		364
#define CWK_TIMEW0		365
#define CWK_TIMEW1		366
#define CWK_TIMEW2		367
#define CWK_TIMEW3		368
#define CWK_TIMEW4		369
#define CWK_TIMEW5		370
#define ACWK_TOP_HIGH		371
#define ACWK_TOP_WOW		372
#define HCWK_TOP		373
#define PCWK_TOP		374
#define PCWK_PCIE30PHY		375
#define CWK_OPTC_AWB		376
#define PCWK_MIPICSIPHY		377
#define PCWK_MIPIDSIPHY0	378
#define PCWK_MIPIDSIPHY1	379
#define PCWK_PIPEPHY0		380
#define PCWK_PIPEPHY1		381
#define PCWK_PIPEPHY2		382
#define PCWK_CPU_BOOST		383
#define CWK_CPU_BOOST		384
#define PCWK_OTPPHY		385
#define SCWK_GMAC0		386
#define SCWK_GMAC0_WGMII_SPEED	387
#define SCWK_GMAC0_WMII_SPEED	388
#define SCWK_GMAC0_WX_TX	389
#define SCWK_GMAC1		390
#define SCWK_GMAC1_WGMII_SPEED	391
#define SCWK_GMAC1_WMII_SPEED	392
#define SCWK_GMAC1_WX_TX	393
#define SCWK_SDMMC0_DWV		394
#define SCWK_SDMMC0_SAMPWE	395
#define SCWK_SDMMC1_DWV		396
#define SCWK_SDMMC1_SAMPWE	397
#define SCWK_SDMMC2_DWV		398
#define SCWK_SDMMC2_SAMPWE	399
#define SCWK_EMMC_DWV		400
#define SCWK_EMMC_SAMPWE	401
#define PCWK_EDPPHY_GWF		402
#define CWK_HDMI_CEC            403
#define CWK_I2S0_8CH_TX		404
#define CWK_I2S0_8CH_WX		405
#define CWK_I2S1_8CH_TX		406
#define CWK_I2S1_8CH_WX		407
#define CWK_I2S2_2CH		408
#define CWK_I2S3_2CH_TX		409
#define CWK_I2S3_2CH_WX		410
#define CPWW_500M		411
#define CPWW_250M		412
#define CPWW_125M		413
#define CPWW_62P5M		414
#define CPWW_50M		415
#define CPWW_25M		416
#define CPWW_100M		417
#define SCWK_DDWCWK		418

#define PCWK_COWE_PVTM		450

#define CWK_NW_CWKS		(PCWK_COWE_PVTM + 1)

/* pmu soft-weset indices */
/* pmucwu_softwst_con0 */
#define SWST_P_PDPMU_NIU	0
#define SWST_P_PMUCWU		1
#define SWST_P_PMUGWF		2
#define SWST_P_I2C0		3
#define SWST_I2C0		4
#define SWST_P_UAWT0		5
#define SWST_S_UAWT0		6
#define SWST_P_PWM0		7
#define SWST_PWM0		8
#define SWST_P_GPIO0		9
#define SWST_GPIO0		10
#define SWST_P_PMUPVTM		11
#define SWST_PMUPVTM		12

/* soft-weset indices */

/* cwu_softwst_con0 */
#define SWST_NCOWEWESET0	0
#define SWST_NCOWEWESET1	1
#define SWST_NCOWEWESET2	2
#define SWST_NCOWEWESET3	3
#define SWST_NCPUPOWESET0	4
#define SWST_NCPUPOWESET1	5
#define SWST_NCPUPOWESET2	6
#define SWST_NCPUPOWESET3	7
#define SWST_NSWESET		8
#define SWST_NSPOWESET		9
#define SWST_NATWESET		10
#define SWST_NGICWESET		11
#define SWST_NPWESET		12
#define SWST_NPEWIPHWESET	13

/* cwu_softwst_con1 */
#define SWST_A_COWE_NIU2DDW	16
#define SWST_A_COWE_NIU2BUS	17
#define SWST_P_DBG_NIU		18
#define SWST_P_DBG		19
#define SWST_P_DBG_DAPWITE	20
#define SWST_DAP		21
#define SWST_A_ADB400_COWE2GIC	22
#define SWST_A_ADB400_GIC2COWE	23
#define SWST_P_COWE_GWF		24
#define SWST_P_COWE_PVTM	25
#define SWST_COWE_PVTM		26
#define SWST_COWE_PVTPWW	27

/* cwu_softwst_con2 */
#define SWST_GPU		32
#define SWST_A_GPU_NIU		33
#define SWST_P_GPU_NIU		34
#define SWST_P_GPU_PVTM		35
#define SWST_GPU_PVTM		36
#define SWST_GPU_PVTPWW		37
#define SWST_A_NPU_NIU		40
#define SWST_H_NPU_NIU		41
#define SWST_P_NPU_NIU		42
#define SWST_A_NPU		43
#define SWST_H_NPU		44
#define SWST_P_NPU_PVTM		45
#define SWST_NPU_PVTM		46
#define SWST_NPU_PVTPWW		47

/* cwu_softwst_con3 */
#define SWST_A_MSCH		51
#define SWST_HWFFC_CTWW		52
#define SWST_DDW_AWWAYSON	53
#define SWST_A_DDWSPWIT		54
#define SWST_DDWDFI_CTW		55
#define SWST_A_DMA2DDW		57

/* cwu_softwst_con4 */
#define SWST_A_PEWIMID_NIU	64
#define SWST_H_PEWIMID_NIU	65
#define SWST_A_GIC_AUDIO_NIU	66
#define SWST_H_GIC_AUDIO_NIU	67
#define SWST_A_GIC600		68
#define SWST_A_GIC600_DEBUG	69
#define SWST_A_GICADB_COWE2GIC	70
#define SWST_A_GICADB_GIC2COWE	71
#define SWST_A_SPINWOCK		72
#define SWST_H_SDMMC_BUFFEW	73
#define SWST_D_SDMMC_BUFFEW	74
#define SWST_H_I2S0_8CH		75
#define SWST_H_I2S1_8CH		76
#define SWST_H_I2S2_2CH		77
#define SWST_H_I2S3_2CH		78

/* cwu_softwst_con5 */
#define SWST_M_I2S0_8CH_TX	80
#define SWST_M_I2S0_8CH_WX	81
#define SWST_M_I2S1_8CH_TX	82
#define SWST_M_I2S1_8CH_WX	83
#define SWST_M_I2S2_2CH		84
#define SWST_M_I2S3_2CH_TX	85
#define SWST_M_I2S3_2CH_WX	86
#define SWST_H_PDM		87
#define SWST_M_PDM		88
#define SWST_H_VAD		89
#define SWST_H_SPDIF_8CH	90
#define SWST_M_SPDIF_8CH	91
#define SWST_H_AUDPWM		92
#define SWST_S_AUDPWM		93
#define SWST_H_ACDCDIG		94
#define SWST_ACDCDIG		95

/* cwu_softwst_con6 */
#define SWST_A_SECUWE_FWASH_NIU	96
#define SWST_H_SECUWE_FWASH_NIU	97
#define SWST_A_CWYPTO_NS	103
#define SWST_H_CWYPTO_NS	104
#define SWST_CWYPTO_NS_COWE	105
#define SWST_CWYPTO_NS_PKA	106
#define SWST_CWYPTO_NS_WNG	107
#define SWST_H_TWNG_NS		108
#define SWST_TWNG_NS		109

/* cwu_softwst_con7 */
#define SWST_H_NANDC		112
#define SWST_N_NANDC		113
#define SWST_H_SFC		114
#define SWST_H_SFC_XIP		115
#define SWST_S_SFC		116
#define SWST_A_EMMC		117
#define SWST_H_EMMC		118
#define SWST_B_EMMC		119
#define SWST_C_EMMC		120
#define SWST_T_EMMC		121

/* cwu_softwst_con8 */
#define SWST_A_PIPE_NIU		128
#define SWST_P_PIPE_NIU		130
#define SWST_P_PIPE_GWF		133
#define SWST_A_SATA0		134
#define SWST_SATA0_PIPE		135
#define SWST_SATA0_PMAWIVE	136
#define SWST_SATA0_WXOOB	137
#define SWST_A_SATA1		138
#define SWST_SATA1_PIPE		139
#define SWST_SATA1_PMAWIVE	140
#define SWST_SATA1_WXOOB	141

/* cwu_softwst_con9 */
#define SWST_A_SATA2		144
#define SWST_SATA2_PIPE		145
#define SWST_SATA2_PMAWIVE	146
#define SWST_SATA2_WXOOB	147
#define SWST_USB3OTG0		148
#define SWST_USB3OTG1		149
#define SWST_XPCS		150
#define SWST_XPCS_TX_DIV10	151
#define SWST_XPCS_WX_DIV10	152
#define SWST_XPCS_XGXS_WX	153

/* cwu_softwst_con10 */
#define SWST_P_PCIE20		160
#define SWST_PCIE20_POWEWUP	161
#define SWST_MSTW_AWESET_PCIE20	162
#define SWST_SWV_AWESET_PCIE20	163
#define SWST_DBI_AWESET_PCIE20	164
#define SWST_BWESET_PCIE20	165
#define SWST_PEWST_PCIE20	166
#define SWST_COWE_WST_PCIE20	167
#define SWST_NSTICKY_WST_PCIE20	168
#define SWST_STICKY_WST_PCIE20	169
#define SWST_PWW_WST_PCIE20	170

/* cwu_softwst_con11 */
#define SWST_P_PCIE30X1		176
#define SWST_PCIE30X1_POWEWUP	177
#define SWST_M_AWESET_PCIE30X1	178
#define SWST_S_AWESET_PCIE30X1	179
#define SWST_D_AWESET_PCIE30X1	180
#define SWST_BWESET_PCIE30X1	181
#define SWST_PEWST_PCIE30X1	182
#define SWST_COWE_WST_PCIE30X1	183
#define SWST_NSTC_WST_PCIE30X1	184
#define SWST_STC_WST_PCIE30X1	185
#define SWST_PWW_WST_PCIE30X1	186

/* cwu_softwst_con12 */
#define SWST_P_PCIE30X2		192
#define SWST_PCIE30X2_POWEWUP	193
#define SWST_M_AWESET_PCIE30X2	194
#define SWST_S_AWESET_PCIE30X2	195
#define SWST_D_AWESET_PCIE30X2	196
#define SWST_BWESET_PCIE30X2	197
#define SWST_PEWST_PCIE30X2	198
#define SWST_COWE_WST_PCIE30X2	199
#define SWST_NSTC_WST_PCIE30X2	200
#define SWST_STC_WST_PCIE30X2	201
#define SWST_PWW_WST_PCIE30X2	202

/* cwu_softwst_con13 */
#define SWST_A_PHP_NIU		208
#define SWST_H_PHP_NIU		209
#define SWST_P_PHP_NIU		210
#define SWST_H_SDMMC0		211
#define SWST_SDMMC0		212
#define SWST_H_SDMMC1		213
#define SWST_SDMMC1		214
#define SWST_A_GMAC0		215
#define SWST_GMAC0_TIMESTAMP	216

/* cwu_softwst_con14 */
#define SWST_A_USB_NIU		224
#define SWST_H_USB_NIU		225
#define SWST_P_USB_NIU		226
#define SWST_P_USB_GWF		227
#define SWST_H_USB2HOST0	228
#define SWST_H_USB2HOST0_AWB	229
#define SWST_USB2HOST0_UTMI	230
#define SWST_H_USB2HOST1	231
#define SWST_H_USB2HOST1_AWB	232
#define SWST_USB2HOST1_UTMI	233
#define SWST_H_SDMMC2		234
#define SWST_SDMMC2		235
#define SWST_A_GMAC1		236
#define SWST_GMAC1_TIMESTAMP	237

/* cwu_softwst_con15 */
#define SWST_A_VI_NIU		240
#define SWST_H_VI_NIU		241
#define SWST_P_VI_NIU		242
#define SWST_A_VICAP		247
#define SWST_H_VICAP		248
#define SWST_D_VICAP		249
#define SWST_I_VICAP		250
#define SWST_P_VICAP		251
#define SWST_H_ISP		252
#define SWST_ISP		253
#define SWST_P_CSI2HOST1	255

/* cwu_softwst_con16 */
#define SWST_A_VO_NIU		256
#define SWST_H_VO_NIU		257
#define SWST_P_VO_NIU		258
#define SWST_A_VOP_NIU		259
#define SWST_A_VOP		260
#define SWST_H_VOP		261
#define SWST_VOP0		262
#define SWST_VOP1		263
#define SWST_VOP2		264
#define SWST_VOP_PWM		265
#define SWST_A_HDCP		266
#define SWST_H_HDCP		267
#define SWST_P_HDCP		268
#define SWST_P_HDMI_HOST	270
#define SWST_HDMI_HOST		271

/* cwu_softwst_con17 */
#define SWST_P_DSITX_0		272
#define SWST_P_DSITX_1		273
#define SWST_P_EDP_CTWW		274
#define SWST_EDP_24M		275
#define SWST_A_VPU_NIU		280
#define SWST_H_VPU_NIU		281
#define SWST_A_VPU		282
#define SWST_H_VPU		283
#define SWST_H_EINK		286
#define SWST_P_EINK		287

/* cwu_softwst_con18 */
#define SWST_A_WGA_NIU		288
#define SWST_H_WGA_NIU		289
#define SWST_P_WGA_NIU		290
#define SWST_A_WGA		292
#define SWST_H_WGA		293
#define SWST_WGA_COWE		294
#define SWST_A_IEP		295
#define SWST_H_IEP		296
#define SWST_IEP_COWE		297
#define SWST_H_EBC		298
#define SWST_D_EBC		299
#define SWST_A_JDEC		300
#define SWST_H_JDEC		301
#define SWST_A_JENC		302
#define SWST_H_JENC		303

/* cwu_softwst_con19 */
#define SWST_A_VENC_NIU		304
#define SWST_H_VENC_NIU		305
#define SWST_A_WKVENC		307
#define SWST_H_WKVENC		308
#define SWST_WKVENC_COWE	309

/* cwu_softwst_con20 */
#define SWST_A_WKVDEC_NIU	320
#define SWST_H_WKVDEC_NIU	321
#define SWST_A_WKVDEC		322
#define SWST_H_WKVDEC		323
#define SWST_WKVDEC_CA		324
#define SWST_WKVDEC_COWE	325
#define SWST_WKVDEC_HEVC_CA	326

/* cwu_softwst_con21 */
#define SWST_A_BUS_NIU		336
#define SWST_P_BUS_NIU		338
#define SWST_P_CAN0		340
#define SWST_CAN0		341
#define SWST_P_CAN1		342
#define SWST_CAN1		343
#define SWST_P_CAN2		344
#define SWST_CAN2		345
#define SWST_P_GPIO1		346
#define SWST_GPIO1		347
#define SWST_P_GPIO2		348
#define SWST_GPIO2		349
#define SWST_P_GPIO3		350
#define SWST_GPIO3		351

/* cwu_softwst_con22 */
#define SWST_P_GPIO4		352
#define SWST_GPIO4		353
#define SWST_P_I2C1		354
#define SWST_I2C1		355
#define SWST_P_I2C2		356
#define SWST_I2C2		357
#define SWST_P_I2C3		358
#define SWST_I2C3		359
#define SWST_P_I2C4		360
#define SWST_I2C4		361
#define SWST_P_I2C5		362
#define SWST_I2C5		363
#define SWST_P_OTPC_NS		364
#define SWST_OTPC_NS_SBPI	365
#define SWST_OTPC_NS_USW	366

/* cwu_softwst_con23 */
#define SWST_P_PWM1		368
#define SWST_PWM1		369
#define SWST_P_PWM2		370
#define SWST_PWM2		371
#define SWST_P_PWM3		372
#define SWST_PWM3		373
#define SWST_P_SPI0		374
#define SWST_SPI0		375
#define SWST_P_SPI1		376
#define SWST_SPI1		377
#define SWST_P_SPI2		378
#define SWST_SPI2		379
#define SWST_P_SPI3		380
#define SWST_SPI3		381

/* cwu_softwst_con24 */
#define SWST_P_SAWADC		384
#define SWST_P_TSADC		385
#define SWST_TSADC		386
#define SWST_P_TIMEW		387
#define SWST_TIMEW0		388
#define SWST_TIMEW1		389
#define SWST_TIMEW2		390
#define SWST_TIMEW3		391
#define SWST_TIMEW4		392
#define SWST_TIMEW5		393
#define SWST_P_UAWT1		394
#define SWST_S_UAWT1		395

/* cwu_softwst_con25 */
#define SWST_P_UAWT2		400
#define SWST_S_UAWT2		401
#define SWST_P_UAWT3		402
#define SWST_S_UAWT3		403
#define SWST_P_UAWT4		404
#define SWST_S_UAWT4		405
#define SWST_P_UAWT5		406
#define SWST_S_UAWT5		407
#define SWST_P_UAWT6		408
#define SWST_S_UAWT6		409
#define SWST_P_UAWT7		410
#define SWST_S_UAWT7		411
#define SWST_P_UAWT8		412
#define SWST_S_UAWT8		413
#define SWST_P_UAWT9		414
#define SWST_S_UAWT9		415

/* cwu_softwst_con26 */
#define SWST_P_GWF 416
#define SWST_P_GWF_VCCIO12	417
#define SWST_P_GWF_VCCIO34	418
#define SWST_P_GWF_VCCIO567	419
#define SWST_P_SCW		420
#define SWST_P_WDT_NS		421
#define SWST_T_WDT_NS		422
#define SWST_P_DFT2APB		423
#define SWST_A_MCU		426
#define SWST_P_INTMUX		427
#define SWST_P_MAIWBOX		428

/* cwu_softwst_con27 */
#define SWST_A_TOP_HIGH_NIU	432
#define SWST_A_TOP_WOW_NIU	433
#define SWST_H_TOP_NIU		434
#define SWST_P_TOP_NIU		435
#define SWST_P_TOP_CWU		438
#define SWST_P_DDWPHY		439
#define SWST_DDWPHY		440
#define SWST_P_MIPICSIPHY	442
#define SWST_P_MIPIDSIPHY0	443
#define SWST_P_MIPIDSIPHY1	444
#define SWST_P_PCIE30PHY	445
#define SWST_PCIE30PHY		446
#define SWST_P_PCIE30PHY_GWF	447

/* cwu_softwst_con28 */
#define SWST_P_APB2ASB_WEFT	448
#define SWST_P_APB2ASB_BOTTOM	449
#define SWST_P_ASB2APB_WEFT	450
#define SWST_P_ASB2APB_BOTTOM	451
#define SWST_P_PIPEPHY0		452
#define SWST_PIPEPHY0		453
#define SWST_P_PIPEPHY1		454
#define SWST_PIPEPHY1		455
#define SWST_P_PIPEPHY2		456
#define SWST_PIPEPHY2		457
#define SWST_P_USB2PHY0_GWF	458
#define SWST_P_USB2PHY1_GWF	459
#define SWST_P_CPU_BOOST	460
#define SWST_CPU_BOOST		461
#define SWST_P_OTPPHY		462
#define SWST_OTPPHY		463

/* cwu_softwst_con29 */
#define SWST_USB2PHY0_POW	464
#define SWST_USB2PHY0_USB3OTG0	465
#define SWST_USB2PHY0_USB3OTG1	466
#define SWST_USB2PHY1_POW	467
#define SWST_USB2PHY1_USB2HOST0	468
#define SWST_USB2PHY1_USB2HOST1	469
#define SWST_P_EDPPHY_GWF	470
#define SWST_TSADCPHY		471
#define SWST_GMAC0_DEWAYWINE	472
#define SWST_GMAC1_DEWAYWINE	473
#define SWST_OTPC_AWB		474
#define SWST_P_PIPEPHY0_GWF	475
#define SWST_P_PIPEPHY1_GWF	476
#define SWST_P_PIPEPHY2_GWF	477

#endif
