// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cache_module,hls_ip_2013_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=11.190000,HLS_SYN_LAT=348,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module cache_module (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_req_din,
        a_req_full_n,
        a_req_write,
        a_rsp_empty_n,
        a_rsp_read,
        a_address,
        a_datain,
        a_dataout,
        a_size,
        applist_base_addr,
        outAppID,
        outHWSW,
        outStateAddr,
        outLogAddr,
        outReadIndex,
        inAppID
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   a_req_din;
input   a_req_full_n;
output   a_req_write;
input   a_rsp_empty_n;
output   a_rsp_read;
output  [31:0] a_address;
input  [31:0] a_datain;
output  [31:0] a_dataout;
output  [31:0] a_size;
input  [31:0] applist_base_addr;
output  [31:0] outAppID;
output  [31:0] outHWSW;
output  [31:0] outStateAddr;
output  [31:0] outLogAddr;
output  [31:0] outReadIndex;
input  [31:0] inAppID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_req_write;
reg a_rsp_read;
reg[31:0] a_address;
reg[31:0] a_size;
reg   [4:0] ap_CS_fsm = 5'b00000;
reg   [31:0] applist_base_addr0data_reg = 32'b00000000000000000000000000000000;
reg    applist_base_addr0vld_reg = 1'b0;
reg    applist_base_addr0ack_out;
reg   [31:0] outAppID1data_reg = 32'b00000000000000000000000000000000;
reg    outAppID1vld_reg = 1'b0;
reg    outAppID1vld_in;
reg    outAppID1ack_in;
reg   [31:0] outHWSW1data_reg = 32'b00000000000000000000000000000000;
reg    outHWSW1vld_reg = 1'b0;
reg    outHWSW1vld_in;
reg    outHWSW1ack_in;
reg   [31:0] outStateAddr1data_reg = 32'b00000000000000000000000000000000;
reg    outStateAddr1vld_reg = 1'b0;
reg    outStateAddr1vld_in;
reg    outStateAddr1ack_in;
reg   [31:0] outLogAddr1data_reg = 32'b00000000000000000000000000000000;
reg    outLogAddr1vld_reg = 1'b0;
reg    outLogAddr1vld_in;
reg    outLogAddr1ack_in;
reg   [31:0] outReadIndex1data_reg = 32'b00000000000000000000000000000000;
reg    outReadIndex1vld_reg = 1'b0;
reg    outReadIndex1vld_in;
reg    outReadIndex1ack_in;
reg   [31:0] inAppID0data_reg = 32'b00000000000000000000000000000000;
reg    inAppID0vld_reg = 1'b0;
reg    inAppID0ack_out;
reg   [2:0] indvar_reg_264;
reg   [2:0] ap_reg_ppstg_indvar_reg_264_pp0_it1;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg   [0:0] exitcond2_reg_738;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_738_pp0_it5;
reg    ap_sig_bdd_252;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg   [2:0] ap_reg_ppstg_indvar_reg_264_pp0_it2;
reg   [2:0] ap_reg_ppstg_indvar_reg_264_pp0_it3;
reg   [2:0] ap_reg_ppstg_indvar_reg_264_pp0_it4;
reg   [2:0] ap_reg_ppstg_indvar_reg_264_pp0_it5;
reg   [2:0] ap_reg_ppstg_indvar_reg_264_pp0_it6;
reg   [0:0] indvar9_reg_276;
reg   [0:0] ap_reg_ppstg_indvar9_reg_276_pp1_it1;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg    ap_reg_ppiten_pp1_it3 = 1'b0;
reg    ap_reg_ppiten_pp1_it4 = 1'b0;
reg    ap_reg_ppiten_pp1_it5 = 1'b0;
reg   [0:0] ap_reg_ppstg_indvar9_reg_276_pp1_it5;
reg    ap_sig_bdd_284;
reg    ap_reg_ppiten_pp1_it6 = 1'b0;
reg   [0:0] ap_reg_ppstg_indvar9_reg_276_pp1_it2;
reg   [0:0] ap_reg_ppstg_indvar9_reg_276_pp1_it3;
reg   [0:0] ap_reg_ppstg_indvar9_reg_276_pp1_it4;
reg   [31:0] read_index_load4_reg_289;
reg   [0:0] indvar1_reg_313;
reg   [0:0] ap_reg_ppstg_indvar1_reg_313_pp2_it1;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
reg    ap_reg_ppiten_pp2_it2 = 1'b0;
reg    ap_reg_ppiten_pp2_it3 = 1'b0;
reg    ap_reg_ppiten_pp2_it4 = 1'b0;
reg    ap_reg_ppiten_pp2_it5 = 1'b0;
reg   [0:0] ap_reg_ppstg_indvar1_reg_313_pp2_it5;
reg    ap_sig_bdd_314;
reg    ap_reg_ppiten_pp2_it6 = 1'b0;
reg   [0:0] ap_reg_ppstg_indvar1_reg_313_pp2_it2;
reg   [0:0] ap_reg_ppstg_indvar1_reg_313_pp2_it3;
reg   [0:0] ap_reg_ppstg_indvar1_reg_313_pp2_it4;
reg   [31:0] temp_outHWSW2_reg_326;
reg   [2:0] i_2_reg_416;
reg   [31:0] reg_432;
wire   [2:0] buff_addr_gep_fu_208_p3;
reg   [2:0] buff_addr_reg_714;
wire   [32:0] tmp_3_cast_fu_445_p1;
reg   [32:0] tmp_3_cast_reg_719;
wire   [4:0] i_1_fu_455_p2;
reg   [4:0] i_1_reg_727;
reg   [31:0] a_addr_reg_732;
wire   [0:0] tmp_1_fu_449_p2;
wire   [0:0] exitcond2_fu_516_p2;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_738_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_738_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_738_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_738_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_738_pp0_it6;
wire   [2:0] indvar_next_fu_522_p2;
reg   [2:0] indvar_next_reg_742;
wire   [0:0] isIter0_fu_528_p2;
reg   [0:0] isIter0_reg_747;
wire   [0:0] tmp_9_fu_539_p2;
wire   [31:0] buff_q0;
reg   [31:0] hb_cache_0_state_addr_reg_759;
reg   [31:0] hb_cache_0_log_addr_reg_777;
wire   [31:0] buff_q1;
reg   [31:0] temp_outReadIndex_reg_785;
reg   [31:0] a_addr_1_reg_794;
wire   [0:0] tmp_s_fu_544_p2;
reg   [31:0] a_addr_2_reg_803;
wire   [0:0] tmp_4_fu_568_p2;
wire   [0:0] tmp_13_fu_610_p2;
reg   [0:0] tmp_13_reg_815;
wire   [0:0] tmp_14_fu_615_p2;
reg   [0:0] tmp_14_reg_819;
wire   [0:0] tmp_15_fu_621_p2;
reg   [0:0] tmp_15_reg_823;
reg   [31:0] a_addr_3_reg_827;
wire   [0:0] exitcond_fu_647_p2;
reg   [0:0] exitcond_reg_833;
reg    ap_reg_ppiten_pp3_it0 = 1'b0;
reg    ap_reg_ppiten_pp3_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_833_pp3_it1;
wire   [2:0] i_3_fu_653_p2;
reg   [2:0] i_3_reg_837;
reg   [0:0] indvar9_phi_fu_280_p4;
reg   [0:0] indvar1_phi_fu_317_p4;
reg    ap_sig_bdd_454;
reg   [2:0] buff_address0;
reg    buff_ce0;
reg    buff_we0;
wire   [31:0] buff_d0;
wire   [2:0] buff_address1;
reg    buff_ce1;
reg   [4:0] i_reg_253;
reg   [2:0] indvar_phi_fu_268_p4;
reg   [31:0] read_index_load_reg_301;
reg   [31:0] temp_outAppID1_reg_338;
reg   [31:0] temp_outStateAddr_reg_353;
reg   [31:0] temp_outLogAddr_reg_368;
reg   [31:0] temp_outHWSW1_reg_383;
reg   [31:0] temp_outReadIndex1_reg_401;
reg   [2:0] i_2_phi_fu_420_p8;
wire   [63:0] tmp_fu_534_p1;
wire   [63:0] tmp_7_cast_fu_506_p1;
wire   [63:0] tmp_3_fu_558_p1;
wire   [63:0] tmp_12_fu_600_p1;
wire   [63:0] tmp_17_fu_637_p1;
wire   [63:0] tmp_21_fu_695_p1;
reg    ap_sig_bdd_567;
reg   [31:0] refresher_read_index_1_fu_144;
wire   [31:0] tmp_2_fu_439_p2;
wire   [8:0] p_shl_fu_461_p3;
wire   [6:0] p_shl1_fu_473_p3;
wire   [32:0] p_shl1_cast_fu_481_p1;
wire   [32:0] tmp1_fu_485_p2;
wire   [32:0] p_shl_cast_fu_469_p1;
wire   [32:0] tmp_6_fu_490_p2;
wire   [30:0] tmp_7_fu_496_p4;
wire   [29:0] tmp_8_fu_549_p4;
wire   [25:0] tmp_5_fu_573_p1;
wire   [31:0] tmp2_fu_577_p3;
wire   [31:0] tmp_10_fu_585_p2;
wire   [29:0] tmp_11_fu_590_p4;
wire   [29:0] tmp_16_fu_627_p4;
wire   [25:0] tmp_18_fu_667_p1;
wire   [31:0] tmp3_fu_671_p3;
wire   [31:0] tmp_19_fu_679_p2;
wire   [29:0] tmp_20_fu_685_p4;
reg    ap_sig_bdd_735;
reg   [4:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b00000;
parameter    ap_ST_st2_fsm_1 = 5'b1;
parameter    ap_ST_st3_fsm_2 = 5'b10;
parameter    ap_ST_pp0_stg0_fsm_3 = 5'b11;
parameter    ap_ST_st12_fsm_4 = 5'b100;
parameter    ap_ST_st13_fsm_5 = 5'b101;
parameter    ap_ST_st14_fsm_6 = 5'b110;
parameter    ap_ST_st15_fsm_7 = 5'b111;
parameter    ap_ST_pp1_stg0_fsm_8 = 5'b1000;
parameter    ap_ST_st23_fsm_9 = 5'b1001;
parameter    ap_ST_pp2_stg0_fsm_10 = 5'b1010;
parameter    ap_ST_st31_fsm_11 = 5'b1011;
parameter    ap_ST_pp3_stg0_fsm_12 = 5'b1100;
parameter    ap_ST_pp3_stg1_fsm_13 = 5'b1101;
parameter    ap_ST_pp3_stg2_fsm_14 = 5'b1110;
parameter    ap_ST_pp3_stg3_fsm_15 = 5'b1111;
parameter    ap_ST_pp3_stg4_fsm_16 = 5'b10000;
parameter    ap_ST_pp3_stg5_fsm_17 = 5'b10001;
parameter    ap_ST_pp3_stg6_fsm_18 = 5'b10010;
parameter    ap_ST_st45_fsm_19 = 5'b10011;
parameter    ap_ST_st46_fsm_20 = 5'b10100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv5_14 = 5'b10100;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv6_34 = 6'b110100;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_true = 1'b1;


cache_module_buff #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
buff_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_address0 ),
    .ce0( buff_ce0 ),
    .we0( buff_we0 ),
    .d0( buff_d0 ),
    .q0( buff_q0 ),
    .address1( buff_address1 ),
    .ce1( buff_ce1 ),
    .q1( buff_q1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_516_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_fu_449_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & (ap_const_lv1_0 == exitcond2_fu_516_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_fu_449_p2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_516_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_fu_449_p2))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == indvar9_phi_fu_280_p4))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st15_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_fu_544_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_reg_ppiten_pp1_it0;
        end else if (((ap_ST_st15_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_fu_544_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end
    end
end

/// ap_reg_ppiten_pp1_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end
    end
end

/// ap_reg_ppiten_pp1_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
        end
    end
end

/// ap_reg_ppiten_pp1_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it5 <= ap_reg_ppiten_pp1_it4;
        end
    end
end

/// ap_reg_ppiten_pp1_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it6 <= ap_reg_ppiten_pp1_it5;
        end else if (((ap_ST_st15_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_fu_544_p2))) begin
            ap_reg_ppiten_pp1_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == indvar1_phi_fu_317_p4))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st23_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_4_fu_568_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp2_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_reg_ppiten_pp2_it0;
        end else if (((ap_ST_st23_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_4_fu_568_p2))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end
    end
end

/// ap_reg_ppiten_pp2_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it3 <= ap_reg_ppiten_pp2_it2;
        end
    end
end

/// ap_reg_ppiten_pp2_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it4 <= ap_reg_ppiten_pp2_it3;
        end
    end
end

/// ap_reg_ppiten_pp2_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it5 <= ap_reg_ppiten_pp2_it4;
        end
    end
end

/// ap_reg_ppiten_pp2_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it6 <= ap_reg_ppiten_pp2_it5;
        end else if (((ap_ST_st23_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_4_fu_568_p2))) begin
            ap_reg_ppiten_pp2_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp3_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp3_stg0_fsm_12 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_647_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st31_fsm_11 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp3_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == exitcond_reg_833) & (ap_ST_pp3_stg6_fsm_18 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ap_sig_bdd_454))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st31_fsm_11 == ap_CS_fsm) | ((ap_ST_pp3_stg6_fsm_18 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ap_sig_bdd_454) & ~(ap_const_lv1_0 == exitcond_reg_833)))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
        end
    end
end

/// applist_base_addr0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_applist_base_addr0data_reg
    if (ap_rst == 1'b1) begin
        applist_base_addr0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == applist_base_addr0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == applist_base_addr0vld_reg) & (ap_const_logic_1 == applist_base_addr0ack_out)))) begin
            applist_base_addr0data_reg <= applist_base_addr;
        end
    end
end

/// inAppID0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_inAppID0data_reg
    if (ap_rst == 1'b1) begin
        inAppID0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == inAppID0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == inAppID0vld_reg) & (ap_const_logic_1 == inAppID0ack_out)))) begin
            inAppID0data_reg <= inAppID;
        end
    end
end

/// outAppID1data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_outAppID1data_reg
    if (ap_rst == 1'b1) begin
        outAppID1data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == outAppID1vld_in) & (ap_const_logic_0 == outAppID1vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == outAppID1vld_in) & (ap_const_logic_1 == outAppID1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
            outAppID1data_reg <= temp_outAppID1_reg_338;
        end
    end
end

/// outHWSW1data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_outHWSW1data_reg
    if (ap_rst == 1'b1) begin
        outHWSW1data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == outHWSW1vld_in) & (ap_const_logic_0 == outHWSW1vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == outHWSW1vld_in) & (ap_const_logic_1 == outHWSW1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
            outHWSW1data_reg <= temp_outHWSW1_reg_383;
        end
    end
end

/// outLogAddr1data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_outLogAddr1data_reg
    if (ap_rst == 1'b1) begin
        outLogAddr1data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == outLogAddr1vld_in) & (ap_const_logic_0 == outLogAddr1vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == outLogAddr1vld_in) & (ap_const_logic_1 == outLogAddr1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
            outLogAddr1data_reg <= temp_outLogAddr_reg_368;
        end
    end
end

/// outReadIndex1data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_outReadIndex1data_reg
    if (ap_rst == 1'b1) begin
        outReadIndex1data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == outReadIndex1vld_in) & (ap_const_logic_0 == outReadIndex1vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == outReadIndex1vld_in) & (ap_const_logic_1 == outReadIndex1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
            outReadIndex1data_reg <= temp_outReadIndex1_reg_401;
        end
    end
end

/// outStateAddr1data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_outStateAddr1data_reg
    if (ap_rst == 1'b1) begin
        outStateAddr1data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == outStateAddr1vld_in) & (ap_const_logic_0 == outStateAddr1vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == outStateAddr1vld_in) & (ap_const_logic_1 == outStateAddr1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
            outStateAddr1data_reg <= temp_outStateAddr_reg_353;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp3_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_reg_833) & (ap_const_lv1_0 == tmp_13_reg_815) & (ap_const_lv1_0 == tmp_15_reg_823)) | ((ap_ST_pp3_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_reg_833) & (ap_const_lv1_0 == tmp_13_reg_815) & ~(ap_const_lv1_0 == tmp_15_reg_823)) | ((ap_ST_pp3_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_reg_833) & ~(ap_const_lv1_0 == tmp_13_reg_815)))) begin
        i_2_reg_416 <= i_3_reg_837;
    end else if ((ap_ST_st31_fsm_11 == ap_CS_fsm)) begin
        i_2_reg_416 <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st13_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_9_fu_539_p2))) begin
        i_reg_253 <= i_1_reg_727;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_reg_253 <= ap_const_lv5_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st23_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_4_fu_568_p2))) begin
        indvar1_reg_313 <= ap_const_lv1_0;
    end else if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == indvar1_reg_313))) begin
        indvar1_reg_313 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st15_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_fu_544_p2))) begin
        indvar9_reg_276 <= ap_const_lv1_0;
    end else if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_lv1_0 == indvar9_reg_276))) begin
        indvar9_reg_276 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_fu_449_p2))) begin
        indvar_reg_264 <= ap_const_lv3_0;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & (exitcond2_reg_738 == ap_const_lv1_0))) begin
        indvar_reg_264 <= indvar_next_reg_742;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_1_fu_449_p2))) begin
        temp_outAppID1_reg_338 <= ap_const_lv32_0;
    end else if ((((ap_ST_st23_fsm_9 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_4_fu_568_p2)) | ((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == ap_reg_ppstg_indvar1_reg_313_pp2_it5)))) begin
        temp_outAppID1_reg_338 <= inAppID0data_reg;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_1_fu_449_p2))) begin
        temp_outHWSW1_reg_383 <= ap_const_lv32_0;
    end else if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == ap_reg_ppstg_indvar1_reg_313_pp2_it5))) begin
        temp_outHWSW1_reg_383 <= temp_outHWSW2_reg_326;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_1_fu_449_p2))) begin
        temp_outLogAddr_reg_368 <= ap_const_lv32_0;
    end else if ((((ap_ST_st23_fsm_9 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_4_fu_568_p2)) | ((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == ap_reg_ppstg_indvar1_reg_313_pp2_it5)))) begin
        temp_outLogAddr_reg_368 <= hb_cache_0_log_addr_reg_777;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_1_fu_449_p2))) begin
        temp_outReadIndex1_reg_401 <= ap_const_lv32_0;
    end else if ((((ap_ST_st23_fsm_9 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_4_fu_568_p2)) | ((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == ap_reg_ppstg_indvar1_reg_313_pp2_it5)))) begin
        temp_outReadIndex1_reg_401 <= temp_outReadIndex_reg_785;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_1_fu_449_p2))) begin
        temp_outStateAddr_reg_353 <= ap_const_lv32_0;
    end else if ((((ap_ST_st23_fsm_9 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_4_fu_568_p2)) | ((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == ap_reg_ppstg_indvar1_reg_313_pp2_it5)))) begin
        temp_outStateAddr_reg_353 <= hb_cache_0_state_addr_reg_759;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st15_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_fu_544_p2))) begin
        a_addr_1_reg_794[0] <= tmp_3_fu_558_p1[0];
a_addr_1_reg_794[1] <= tmp_3_fu_558_p1[1];
a_addr_1_reg_794[2] <= tmp_3_fu_558_p1[2];
a_addr_1_reg_794[3] <= tmp_3_fu_558_p1[3];
a_addr_1_reg_794[4] <= tmp_3_fu_558_p1[4];
a_addr_1_reg_794[5] <= tmp_3_fu_558_p1[5];
a_addr_1_reg_794[6] <= tmp_3_fu_558_p1[6];
a_addr_1_reg_794[7] <= tmp_3_fu_558_p1[7];
a_addr_1_reg_794[8] <= tmp_3_fu_558_p1[8];
a_addr_1_reg_794[9] <= tmp_3_fu_558_p1[9];
a_addr_1_reg_794[10] <= tmp_3_fu_558_p1[10];
a_addr_1_reg_794[11] <= tmp_3_fu_558_p1[11];
a_addr_1_reg_794[12] <= tmp_3_fu_558_p1[12];
a_addr_1_reg_794[13] <= tmp_3_fu_558_p1[13];
a_addr_1_reg_794[14] <= tmp_3_fu_558_p1[14];
a_addr_1_reg_794[15] <= tmp_3_fu_558_p1[15];
a_addr_1_reg_794[16] <= tmp_3_fu_558_p1[16];
a_addr_1_reg_794[17] <= tmp_3_fu_558_p1[17];
a_addr_1_reg_794[18] <= tmp_3_fu_558_p1[18];
a_addr_1_reg_794[19] <= tmp_3_fu_558_p1[19];
a_addr_1_reg_794[20] <= tmp_3_fu_558_p1[20];
a_addr_1_reg_794[21] <= tmp_3_fu_558_p1[21];
a_addr_1_reg_794[22] <= tmp_3_fu_558_p1[22];
a_addr_1_reg_794[23] <= tmp_3_fu_558_p1[23];
a_addr_1_reg_794[24] <= tmp_3_fu_558_p1[24];
a_addr_1_reg_794[25] <= tmp_3_fu_558_p1[25];
a_addr_1_reg_794[26] <= tmp_3_fu_558_p1[26];
a_addr_1_reg_794[27] <= tmp_3_fu_558_p1[27];
a_addr_1_reg_794[28] <= tmp_3_fu_558_p1[28];
a_addr_1_reg_794[29] <= tmp_3_fu_558_p1[29];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st23_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_4_fu_568_p2))) begin
        a_addr_2_reg_803[0] <= tmp_12_fu_600_p1[0];
a_addr_2_reg_803[1] <= tmp_12_fu_600_p1[1];
a_addr_2_reg_803[2] <= tmp_12_fu_600_p1[2];
a_addr_2_reg_803[3] <= tmp_12_fu_600_p1[3];
a_addr_2_reg_803[4] <= tmp_12_fu_600_p1[4];
a_addr_2_reg_803[5] <= tmp_12_fu_600_p1[5];
a_addr_2_reg_803[6] <= tmp_12_fu_600_p1[6];
a_addr_2_reg_803[7] <= tmp_12_fu_600_p1[7];
a_addr_2_reg_803[8] <= tmp_12_fu_600_p1[8];
a_addr_2_reg_803[9] <= tmp_12_fu_600_p1[9];
a_addr_2_reg_803[10] <= tmp_12_fu_600_p1[10];
a_addr_2_reg_803[11] <= tmp_12_fu_600_p1[11];
a_addr_2_reg_803[12] <= tmp_12_fu_600_p1[12];
a_addr_2_reg_803[13] <= tmp_12_fu_600_p1[13];
a_addr_2_reg_803[14] <= tmp_12_fu_600_p1[14];
a_addr_2_reg_803[15] <= tmp_12_fu_600_p1[15];
a_addr_2_reg_803[16] <= tmp_12_fu_600_p1[16];
a_addr_2_reg_803[17] <= tmp_12_fu_600_p1[17];
a_addr_2_reg_803[18] <= tmp_12_fu_600_p1[18];
a_addr_2_reg_803[19] <= tmp_12_fu_600_p1[19];
a_addr_2_reg_803[20] <= tmp_12_fu_600_p1[20];
a_addr_2_reg_803[21] <= tmp_12_fu_600_p1[21];
a_addr_2_reg_803[22] <= tmp_12_fu_600_p1[22];
a_addr_2_reg_803[23] <= tmp_12_fu_600_p1[23];
a_addr_2_reg_803[24] <= tmp_12_fu_600_p1[24];
a_addr_2_reg_803[25] <= tmp_12_fu_600_p1[25];
a_addr_2_reg_803[26] <= tmp_12_fu_600_p1[26];
a_addr_2_reg_803[27] <= tmp_12_fu_600_p1[27];
a_addr_2_reg_803[28] <= tmp_12_fu_600_p1[28];
a_addr_2_reg_803[29] <= tmp_12_fu_600_p1[29];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st31_fsm_11 == ap_CS_fsm)) begin
        a_addr_3_reg_827[0] <= tmp_17_fu_637_p1[0];
a_addr_3_reg_827[1] <= tmp_17_fu_637_p1[1];
a_addr_3_reg_827[2] <= tmp_17_fu_637_p1[2];
a_addr_3_reg_827[3] <= tmp_17_fu_637_p1[3];
a_addr_3_reg_827[4] <= tmp_17_fu_637_p1[4];
a_addr_3_reg_827[5] <= tmp_17_fu_637_p1[5];
a_addr_3_reg_827[6] <= tmp_17_fu_637_p1[6];
a_addr_3_reg_827[7] <= tmp_17_fu_637_p1[7];
a_addr_3_reg_827[8] <= tmp_17_fu_637_p1[8];
a_addr_3_reg_827[9] <= tmp_17_fu_637_p1[9];
a_addr_3_reg_827[10] <= tmp_17_fu_637_p1[10];
a_addr_3_reg_827[11] <= tmp_17_fu_637_p1[11];
a_addr_3_reg_827[12] <= tmp_17_fu_637_p1[12];
a_addr_3_reg_827[13] <= tmp_17_fu_637_p1[13];
a_addr_3_reg_827[14] <= tmp_17_fu_637_p1[14];
a_addr_3_reg_827[15] <= tmp_17_fu_637_p1[15];
a_addr_3_reg_827[16] <= tmp_17_fu_637_p1[16];
a_addr_3_reg_827[17] <= tmp_17_fu_637_p1[17];
a_addr_3_reg_827[18] <= tmp_17_fu_637_p1[18];
a_addr_3_reg_827[19] <= tmp_17_fu_637_p1[19];
a_addr_3_reg_827[20] <= tmp_17_fu_637_p1[20];
a_addr_3_reg_827[21] <= tmp_17_fu_637_p1[21];
a_addr_3_reg_827[22] <= tmp_17_fu_637_p1[22];
a_addr_3_reg_827[23] <= tmp_17_fu_637_p1[23];
a_addr_3_reg_827[24] <= tmp_17_fu_637_p1[24];
a_addr_3_reg_827[25] <= tmp_17_fu_637_p1[25];
a_addr_3_reg_827[26] <= tmp_17_fu_637_p1[26];
a_addr_3_reg_827[27] <= tmp_17_fu_637_p1[27];
a_addr_3_reg_827[28] <= tmp_17_fu_637_p1[28];
a_addr_3_reg_827[29] <= tmp_17_fu_637_p1[29];
        tmp_13_reg_815 <= tmp_13_fu_610_p2;
        tmp_14_reg_819 <= tmp_14_fu_615_p2;
        tmp_15_reg_823 <= tmp_15_fu_621_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_fu_449_p2))) begin
        a_addr_reg_732[0] <= tmp_7_cast_fu_506_p1[0];
a_addr_reg_732[1] <= tmp_7_cast_fu_506_p1[1];
a_addr_reg_732[2] <= tmp_7_cast_fu_506_p1[2];
a_addr_reg_732[3] <= tmp_7_cast_fu_506_p1[3];
a_addr_reg_732[4] <= tmp_7_cast_fu_506_p1[4];
a_addr_reg_732[5] <= tmp_7_cast_fu_506_p1[5];
a_addr_reg_732[6] <= tmp_7_cast_fu_506_p1[6];
a_addr_reg_732[7] <= tmp_7_cast_fu_506_p1[7];
a_addr_reg_732[8] <= tmp_7_cast_fu_506_p1[8];
a_addr_reg_732[9] <= tmp_7_cast_fu_506_p1[9];
a_addr_reg_732[10] <= tmp_7_cast_fu_506_p1[10];
a_addr_reg_732[11] <= tmp_7_cast_fu_506_p1[11];
a_addr_reg_732[12] <= tmp_7_cast_fu_506_p1[12];
a_addr_reg_732[13] <= tmp_7_cast_fu_506_p1[13];
a_addr_reg_732[14] <= tmp_7_cast_fu_506_p1[14];
a_addr_reg_732[15] <= tmp_7_cast_fu_506_p1[15];
a_addr_reg_732[16] <= tmp_7_cast_fu_506_p1[16];
a_addr_reg_732[17] <= tmp_7_cast_fu_506_p1[17];
a_addr_reg_732[18] <= tmp_7_cast_fu_506_p1[18];
a_addr_reg_732[19] <= tmp_7_cast_fu_506_p1[19];
a_addr_reg_732[20] <= tmp_7_cast_fu_506_p1[20];
a_addr_reg_732[21] <= tmp_7_cast_fu_506_p1[21];
a_addr_reg_732[22] <= tmp_7_cast_fu_506_p1[22];
a_addr_reg_732[23] <= tmp_7_cast_fu_506_p1[23];
a_addr_reg_732[24] <= tmp_7_cast_fu_506_p1[24];
a_addr_reg_732[25] <= tmp_7_cast_fu_506_p1[25];
a_addr_reg_732[26] <= tmp_7_cast_fu_506_p1[26];
a_addr_reg_732[27] <= tmp_7_cast_fu_506_p1[27];
a_addr_reg_732[28] <= tmp_7_cast_fu_506_p1[28];
a_addr_reg_732[29] <= tmp_7_cast_fu_506_p1[29];
a_addr_reg_732[30] <= tmp_7_cast_fu_506_p1[30];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
        ap_reg_ppstg_exitcond2_reg_738_pp0_it1 <= exitcond2_reg_738;
        ap_reg_ppstg_exitcond2_reg_738_pp0_it2 <= ap_reg_ppstg_exitcond2_reg_738_pp0_it1;
        ap_reg_ppstg_exitcond2_reg_738_pp0_it3 <= ap_reg_ppstg_exitcond2_reg_738_pp0_it2;
        ap_reg_ppstg_exitcond2_reg_738_pp0_it4 <= ap_reg_ppstg_exitcond2_reg_738_pp0_it3;
        ap_reg_ppstg_exitcond2_reg_738_pp0_it5 <= ap_reg_ppstg_exitcond2_reg_738_pp0_it4;
        ap_reg_ppstg_exitcond2_reg_738_pp0_it6 <= ap_reg_ppstg_exitcond2_reg_738_pp0_it5;
        ap_reg_ppstg_indvar_reg_264_pp0_it1 <= indvar_reg_264;
        ap_reg_ppstg_indvar_reg_264_pp0_it2 <= ap_reg_ppstg_indvar_reg_264_pp0_it1;
        ap_reg_ppstg_indvar_reg_264_pp0_it3 <= ap_reg_ppstg_indvar_reg_264_pp0_it2;
        ap_reg_ppstg_indvar_reg_264_pp0_it4 <= ap_reg_ppstg_indvar_reg_264_pp0_it3;
        ap_reg_ppstg_indvar_reg_264_pp0_it5 <= ap_reg_ppstg_indvar_reg_264_pp0_it4;
        ap_reg_ppstg_indvar_reg_264_pp0_it6 <= ap_reg_ppstg_indvar_reg_264_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp3_stg0_fsm_12 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_reg_833_pp3_it1 <= exitcond_reg_833;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
        ap_reg_ppstg_indvar1_reg_313_pp2_it1 <= indvar1_reg_313;
        ap_reg_ppstg_indvar1_reg_313_pp2_it2 <= ap_reg_ppstg_indvar1_reg_313_pp2_it1;
        ap_reg_ppstg_indvar1_reg_313_pp2_it3 <= ap_reg_ppstg_indvar1_reg_313_pp2_it2;
        ap_reg_ppstg_indvar1_reg_313_pp2_it4 <= ap_reg_ppstg_indvar1_reg_313_pp2_it3;
        ap_reg_ppstg_indvar1_reg_313_pp2_it5 <= ap_reg_ppstg_indvar1_reg_313_pp2_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
        ap_reg_ppstg_indvar9_reg_276_pp1_it1 <= indvar9_reg_276;
        ap_reg_ppstg_indvar9_reg_276_pp1_it2 <= ap_reg_ppstg_indvar9_reg_276_pp1_it1;
        ap_reg_ppstg_indvar9_reg_276_pp1_it3 <= ap_reg_ppstg_indvar9_reg_276_pp1_it2;
        ap_reg_ppstg_indvar9_reg_276_pp1_it4 <= ap_reg_ppstg_indvar9_reg_276_pp1_it3;
        ap_reg_ppstg_indvar9_reg_276_pp1_it5 <= ap_reg_ppstg_indvar9_reg_276_pp1_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
        exitcond2_reg_738 <= exitcond2_fu_516_p2;
        indvar_next_reg_742 <= indvar_next_fu_522_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp3_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0))) begin
        exitcond_reg_833 <= exitcond_fu_647_p2;
        i_3_reg_837 <= i_3_fu_653_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st15_fsm_7 == ap_CS_fsm)) begin
        hb_cache_0_log_addr_reg_777 <= buff_q0;
        temp_outReadIndex_reg_785 <= buff_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st14_fsm_6 == ap_CS_fsm)) begin
        hb_cache_0_state_addr_reg_759 <= buff_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        i_1_reg_727 <= i_1_fu_455_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & (ap_const_lv1_0 == exitcond2_fu_516_p2))) begin
        isIter0_reg_747 <= isIter0_fu_528_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_indvar9_reg_276_pp1_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
        read_index_load4_reg_289 <= a_datain;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == ap_reg_ppstg_indvar9_reg_276_pp1_it5))) begin
        read_index_load_reg_301 <= read_index_load4_reg_289;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond_reg_833) & (ap_const_lv1_0 == tmp_13_reg_815) & (ap_ST_pp3_stg6_fsm_18 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_14_reg_819) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ap_sig_bdd_454))) begin
        refresher_read_index_1_fu_144 <= a_datain;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond2_reg_738_pp0_it5 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) | ((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_indvar9_reg_276_pp1_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) | ((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_indvar1_reg_313_pp2_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6))))) begin
        reg_432 <= a_datain;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_indvar1_reg_313_pp2_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
        temp_outHWSW2_reg_326 <= a_datain;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        tmp_3_cast_reg_719[0] <= tmp_3_cast_fu_445_p1[0];
tmp_3_cast_reg_719[1] <= tmp_3_cast_fu_445_p1[1];
tmp_3_cast_reg_719[2] <= tmp_3_cast_fu_445_p1[2];
tmp_3_cast_reg_719[3] <= tmp_3_cast_fu_445_p1[3];
tmp_3_cast_reg_719[4] <= tmp_3_cast_fu_445_p1[4];
tmp_3_cast_reg_719[5] <= tmp_3_cast_fu_445_p1[5];
tmp_3_cast_reg_719[6] <= tmp_3_cast_fu_445_p1[6];
tmp_3_cast_reg_719[7] <= tmp_3_cast_fu_445_p1[7];
tmp_3_cast_reg_719[8] <= tmp_3_cast_fu_445_p1[8];
tmp_3_cast_reg_719[9] <= tmp_3_cast_fu_445_p1[9];
tmp_3_cast_reg_719[10] <= tmp_3_cast_fu_445_p1[10];
tmp_3_cast_reg_719[11] <= tmp_3_cast_fu_445_p1[11];
tmp_3_cast_reg_719[12] <= tmp_3_cast_fu_445_p1[12];
tmp_3_cast_reg_719[13] <= tmp_3_cast_fu_445_p1[13];
tmp_3_cast_reg_719[14] <= tmp_3_cast_fu_445_p1[14];
tmp_3_cast_reg_719[15] <= tmp_3_cast_fu_445_p1[15];
tmp_3_cast_reg_719[16] <= tmp_3_cast_fu_445_p1[16];
tmp_3_cast_reg_719[17] <= tmp_3_cast_fu_445_p1[17];
tmp_3_cast_reg_719[18] <= tmp_3_cast_fu_445_p1[18];
tmp_3_cast_reg_719[19] <= tmp_3_cast_fu_445_p1[19];
tmp_3_cast_reg_719[20] <= tmp_3_cast_fu_445_p1[20];
tmp_3_cast_reg_719[21] <= tmp_3_cast_fu_445_p1[21];
tmp_3_cast_reg_719[22] <= tmp_3_cast_fu_445_p1[22];
tmp_3_cast_reg_719[23] <= tmp_3_cast_fu_445_p1[23];
tmp_3_cast_reg_719[24] <= tmp_3_cast_fu_445_p1[24];
tmp_3_cast_reg_719[25] <= tmp_3_cast_fu_445_p1[25];
tmp_3_cast_reg_719[26] <= tmp_3_cast_fu_445_p1[26];
tmp_3_cast_reg_719[27] <= tmp_3_cast_fu_445_p1[27];
tmp_3_cast_reg_719[28] <= tmp_3_cast_fu_445_p1[28];
tmp_3_cast_reg_719[29] <= tmp_3_cast_fu_445_p1[29];
tmp_3_cast_reg_719[30] <= tmp_3_cast_fu_445_p1[30];
tmp_3_cast_reg_719[31] <= tmp_3_cast_fu_445_p1[31];
    end
end

/// a_address assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or exitcond2_reg_738 or ap_sig_bdd_252 or ap_reg_ppiten_pp0_it6 or indvar9_reg_276 or ap_reg_ppiten_pp1_it1 or ap_sig_bdd_284 or ap_reg_ppiten_pp1_it6 or indvar1_reg_313 or ap_reg_ppiten_pp2_it1 or ap_sig_bdd_314 or ap_reg_ppiten_pp2_it6 or a_addr_reg_732 or isIter0_reg_747 or a_addr_1_reg_794 or a_addr_2_reg_803 or tmp_13_reg_815 or tmp_14_reg_819 or tmp_15_reg_823 or a_addr_3_reg_827 or exitcond_reg_833 or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or tmp_21_fu_695_p1)
begin
    if (((ap_ST_pp3_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_reg_833) & (ap_const_lv1_0 == tmp_13_reg_815) & (ap_const_lv1_0 == tmp_15_reg_823))) begin
        a_address = tmp_21_fu_695_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond_reg_833) & (ap_const_lv1_0 == tmp_13_reg_815) & (ap_const_lv1_0 == tmp_14_reg_819) & (ap_ST_pp3_stg1_fsm_13 == ap_CS_fsm))) begin
        a_address = a_addr_3_reg_827;
    end else if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == indvar1_reg_313))) begin
        a_address = a_addr_2_reg_803;
    end else if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_lv1_0 == indvar9_reg_276))) begin
        a_address = a_addr_1_reg_794;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & (exitcond2_reg_738 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_747))) begin
        a_address = a_addr_reg_732;
    end else begin
        a_address = 'bx;
    end
end

/// a_req_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or exitcond2_reg_738 or ap_sig_bdd_252 or ap_reg_ppiten_pp0_it6 or indvar9_reg_276 or ap_reg_ppiten_pp1_it1 or ap_sig_bdd_284 or ap_reg_ppiten_pp1_it6 or indvar1_reg_313 or ap_reg_ppiten_pp2_it1 or ap_sig_bdd_314 or ap_reg_ppiten_pp2_it6 or isIter0_reg_747 or tmp_13_reg_815 or tmp_14_reg_819 or tmp_15_reg_823 or exitcond_reg_833 or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1)
begin
    if ((((ap_ST_pp3_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_reg_833) & (ap_const_lv1_0 == tmp_13_reg_815) & (ap_const_lv1_0 == tmp_15_reg_823)) | ((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_lv1_0 == indvar9_reg_276)) | ((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == indvar1_reg_313)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & (exitcond2_reg_738 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_747)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond_reg_833) & (ap_const_lv1_0 == tmp_13_reg_815) & (ap_const_lv1_0 == tmp_14_reg_819) & (ap_ST_pp3_stg1_fsm_13 == ap_CS_fsm)))) begin
        a_req_write = ap_const_logic_1;
    end else begin
        a_req_write = ap_const_logic_0;
    end
end

/// a_rsp_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond2_reg_738_pp0_it5 or ap_sig_bdd_252 or ap_reg_ppiten_pp0_it6 or ap_reg_ppstg_indvar9_reg_276_pp1_it5 or ap_sig_bdd_284 or ap_reg_ppiten_pp1_it6 or ap_reg_ppstg_indvar1_reg_313_pp2_it5 or ap_sig_bdd_314 or ap_reg_ppiten_pp2_it6 or tmp_13_reg_815 or tmp_14_reg_819 or tmp_15_reg_823 or exitcond_reg_833 or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppstg_exitcond_reg_833_pp3_it1 or ap_sig_bdd_454 or ap_sig_bdd_567)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_exitcond2_reg_738_pp0_it5 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) | ((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_indvar9_reg_276_pp1_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) | ((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_indvar1_reg_313_pp2_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6))) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond_reg_833) & (ap_const_lv1_0 == tmp_13_reg_815) & (ap_ST_pp3_stg6_fsm_18 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_14_reg_819) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ap_sig_bdd_454)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == tmp_13_reg_815) & (ap_const_lv1_0 == tmp_15_reg_823) & (ap_ST_pp3_stg5_fsm_17 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_833_pp3_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ap_sig_bdd_567)))) begin
        a_rsp_read = ap_const_logic_1;
    end else begin
        a_rsp_read = ap_const_logic_0;
    end
end

/// a_size assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or exitcond2_reg_738 or ap_sig_bdd_252 or ap_reg_ppiten_pp0_it6 or indvar9_reg_276 or ap_reg_ppiten_pp1_it1 or ap_sig_bdd_284 or ap_reg_ppiten_pp1_it6 or indvar1_reg_313 or ap_reg_ppiten_pp2_it1 or ap_sig_bdd_314 or ap_reg_ppiten_pp2_it6 or isIter0_reg_747 or tmp_13_reg_815 or tmp_14_reg_819 or tmp_15_reg_823 or exitcond_reg_833 or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1)
begin
    if ((((ap_ST_pp3_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_reg_833) & (ap_const_lv1_0 == tmp_13_reg_815) & (ap_const_lv1_0 == tmp_15_reg_823)) | ((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_lv1_0 == indvar9_reg_276)) | ((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == indvar1_reg_313)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_lv1_0 == exitcond_reg_833) & (ap_const_lv1_0 == tmp_13_reg_815) & (ap_const_lv1_0 == tmp_14_reg_819) & (ap_ST_pp3_stg1_fsm_13 == ap_CS_fsm)))) begin
        a_size = ap_const_lv32_1;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & (exitcond2_reg_738 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_747))) begin
        a_size = ap_const_lv32_5;
    end else begin
        a_size = 'bx;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_735)
begin
    if (((ap_ST_st46_fsm_20 == ap_CS_fsm) & ~ap_sig_bdd_735)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_735)
begin
    if (((ap_ST_st46_fsm_20 == ap_CS_fsm) & ~ap_sig_bdd_735)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// applist_base_addr0ack_out assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_735)
begin
    if (((ap_ST_st46_fsm_20 == ap_CS_fsm) & ~ap_sig_bdd_735)) begin
        applist_base_addr0ack_out = ap_const_logic_1;
    end else begin
        applist_base_addr0ack_out = ap_const_logic_0;
    end
end

/// buff_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it7 or buff_addr_reg_714 or tmp_fu_534_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) begin
        buff_address0 = tmp_fu_534_p1;
    end else if ((ap_ST_st14_fsm_6 == ap_CS_fsm)) begin
        buff_address0 = ap_const_lv64_3;
    end else if ((ap_ST_st13_fsm_5 == ap_CS_fsm)) begin
        buff_address0 = ap_const_lv64_2;
    end else if ((ap_ST_st12_fsm_4 == ap_CS_fsm)) begin
        buff_address0 = buff_addr_reg_714;
    end else begin
        buff_address0 = 'bx;
    end
end

/// buff_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_252 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_st13_fsm_5 == ap_CS_fsm) | (ap_ST_st14_fsm_6 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6))) | (ap_ST_st12_fsm_4 == ap_CS_fsm))) begin
        buff_ce0 = ap_const_logic_1;
    end else begin
        buff_ce0 = ap_const_logic_0;
    end
end

/// buff_ce1 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st14_fsm_6 == ap_CS_fsm)) begin
        buff_ce1 = ap_const_logic_1;
    end else begin
        buff_ce1 = ap_const_logic_0;
    end
end

/// buff_we0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_252 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_exitcond2_reg_738_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_738_pp0_it6))) begin
        buff_we0 = ap_const_logic_1;
    end else begin
        buff_we0 = ap_const_logic_0;
    end
end

/// i_2_phi_fu_420_p8 assign process. ///
always @ (ap_CS_fsm or i_2_reg_416 or tmp_13_reg_815 or tmp_15_reg_823 or exitcond_reg_833 or ap_reg_ppiten_pp3_it1 or i_3_reg_837)
begin
    if ((((ap_ST_pp3_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_reg_833) & (ap_const_lv1_0 == tmp_13_reg_815) & (ap_const_lv1_0 == tmp_15_reg_823)) | ((ap_ST_pp3_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_reg_833) & (ap_const_lv1_0 == tmp_13_reg_815) & ~(ap_const_lv1_0 == tmp_15_reg_823)) | ((ap_ST_pp3_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_reg_833) & ~(ap_const_lv1_0 == tmp_13_reg_815)))) begin
        i_2_phi_fu_420_p8 = i_3_reg_837;
    end else begin
        i_2_phi_fu_420_p8 = i_2_reg_416;
    end
end

/// inAppID0ack_out assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_735)
begin
    if (((ap_ST_st46_fsm_20 == ap_CS_fsm) & ~ap_sig_bdd_735)) begin
        inAppID0ack_out = ap_const_logic_1;
    end else begin
        inAppID0ack_out = ap_const_logic_0;
    end
end

/// indvar1_phi_fu_317_p4 assign process. ///
always @ (ap_CS_fsm or indvar1_reg_313 or ap_reg_ppiten_pp2_it1)
begin
    if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == indvar1_reg_313))) begin
        indvar1_phi_fu_317_p4 = ap_const_lv1_1;
    end else begin
        indvar1_phi_fu_317_p4 = indvar1_reg_313;
    end
end

/// indvar9_phi_fu_280_p4 assign process. ///
always @ (ap_CS_fsm or indvar9_reg_276 or ap_reg_ppiten_pp1_it1)
begin
    if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == indvar9_reg_276))) begin
        indvar9_phi_fu_280_p4 = ap_const_lv1_1;
    end else begin
        indvar9_phi_fu_280_p4 = indvar9_reg_276;
    end
end

/// indvar_phi_fu_268_p4 assign process. ///
always @ (ap_CS_fsm or indvar_reg_264 or ap_reg_ppiten_pp0_it1 or exitcond2_reg_738 or indvar_next_reg_742)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond2_reg_738 == ap_const_lv1_0))) begin
        indvar_phi_fu_268_p4 = indvar_next_reg_742;
    end else begin
        indvar_phi_fu_268_p4 = indvar_reg_264;
    end
end

/// outAppID1ack_in assign process. ///
always @ (outAppID1vld_reg)
begin
    if (((ap_const_logic_0 == outAppID1vld_reg) | ((ap_const_logic_1 == outAppID1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
        outAppID1ack_in = ap_const_logic_1;
    end else begin
        outAppID1ack_in = ap_const_logic_0;
    end
end

/// outAppID1vld_in assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st45_fsm_19 == ap_CS_fsm)) begin
        outAppID1vld_in = ap_const_logic_1;
    end else begin
        outAppID1vld_in = ap_const_logic_0;
    end
end

/// outHWSW1ack_in assign process. ///
always @ (outHWSW1vld_reg)
begin
    if (((ap_const_logic_0 == outHWSW1vld_reg) | ((ap_const_logic_1 == outHWSW1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
        outHWSW1ack_in = ap_const_logic_1;
    end else begin
        outHWSW1ack_in = ap_const_logic_0;
    end
end

/// outHWSW1vld_in assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st45_fsm_19 == ap_CS_fsm)) begin
        outHWSW1vld_in = ap_const_logic_1;
    end else begin
        outHWSW1vld_in = ap_const_logic_0;
    end
end

/// outLogAddr1ack_in assign process. ///
always @ (outLogAddr1vld_reg)
begin
    if (((ap_const_logic_0 == outLogAddr1vld_reg) | ((ap_const_logic_1 == outLogAddr1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
        outLogAddr1ack_in = ap_const_logic_1;
    end else begin
        outLogAddr1ack_in = ap_const_logic_0;
    end
end

/// outLogAddr1vld_in assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st45_fsm_19 == ap_CS_fsm)) begin
        outLogAddr1vld_in = ap_const_logic_1;
    end else begin
        outLogAddr1vld_in = ap_const_logic_0;
    end
end

/// outReadIndex1ack_in assign process. ///
always @ (outReadIndex1vld_reg)
begin
    if (((ap_const_logic_0 == outReadIndex1vld_reg) | ((ap_const_logic_1 == outReadIndex1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
        outReadIndex1ack_in = ap_const_logic_1;
    end else begin
        outReadIndex1ack_in = ap_const_logic_0;
    end
end

/// outReadIndex1vld_in assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st45_fsm_19 == ap_CS_fsm)) begin
        outReadIndex1vld_in = ap_const_logic_1;
    end else begin
        outReadIndex1vld_in = ap_const_logic_0;
    end
end

/// outStateAddr1ack_in assign process. ///
always @ (outStateAddr1vld_reg)
begin
    if (((ap_const_logic_0 == outStateAddr1vld_reg) | ((ap_const_logic_1 == outStateAddr1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
        outStateAddr1ack_in = ap_const_logic_1;
    end else begin
        outStateAddr1ack_in = ap_const_logic_0;
    end
end

/// outStateAddr1vld_in assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st45_fsm_19 == ap_CS_fsm)) begin
        outStateAddr1vld_in = ap_const_logic_1;
    end else begin
        outStateAddr1vld_in = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_252 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp1_it5 or ap_sig_bdd_284 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp2_it5 or ap_sig_bdd_314 or ap_reg_ppiten_pp2_it6 or tmp_1_fu_449_p2 or exitcond2_fu_516_p2 or tmp_9_fu_539_p2 or tmp_s_fu_544_p2 or tmp_4_fu_568_p2 or exitcond_fu_647_p2 or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_sig_bdd_454 or ap_sig_bdd_567 or ap_sig_bdd_735)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st3_fsm_2 : 
            if (~(ap_const_lv1_0 == tmp_1_fu_449_p2)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st31_fsm_11;
            end
        ap_ST_pp0_stg0_fsm_3 : 
            if ((~((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_516_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_252 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & ~(ap_const_lv1_0 == exitcond2_fu_516_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st12_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        ap_ST_st12_fsm_4 : 
            ap_NS_fsm = ap_ST_st13_fsm_5;
        ap_ST_st13_fsm_5 : 
            if (~(ap_const_lv1_0 == tmp_9_fu_539_p2)) begin
                ap_NS_fsm = ap_ST_st14_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st14_fsm_6 : 
            ap_NS_fsm = ap_ST_st15_fsm_7;
        ap_ST_st15_fsm_7 : 
            if ((ap_const_lv1_0 == tmp_s_fu_544_p2)) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st23_fsm_9;
            end
        ap_ST_pp1_stg0_fsm_8 : 
            if (~((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it5))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_8;
            end else if (((ap_ST_pp1_stg0_fsm_8 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(ap_sig_bdd_284 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it5))) begin
                ap_NS_fsm = ap_ST_st23_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_8;
            end
        ap_ST_st23_fsm_9 : 
            if ((ap_const_lv1_0 == tmp_4_fu_568_p2)) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st31_fsm_11;
            end
        ap_ST_pp2_stg0_fsm_10 : 
            if (~((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it5))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_10;
            end else if (((ap_ST_pp2_stg0_fsm_10 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it5))) begin
                ap_NS_fsm = ap_ST_st31_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_10;
            end
        ap_ST_st31_fsm_11 : 
            ap_NS_fsm = ap_ST_pp3_stg0_fsm_12;
        ap_ST_pp3_stg0_fsm_12 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_const_lv1_0 == exitcond_fu_647_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
                ap_NS_fsm = ap_ST_pp3_stg1_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st45_fsm_19;
            end
        ap_ST_pp3_stg1_fsm_13 : 
            ap_NS_fsm = ap_ST_pp3_stg2_fsm_14;
        ap_ST_pp3_stg2_fsm_14 : 
            ap_NS_fsm = ap_ST_pp3_stg3_fsm_15;
        ap_ST_pp3_stg3_fsm_15 : 
            ap_NS_fsm = ap_ST_pp3_stg4_fsm_16;
        ap_ST_pp3_stg4_fsm_16 : 
            ap_NS_fsm = ap_ST_pp3_stg5_fsm_17;
        ap_ST_pp3_stg5_fsm_17 : 
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ap_sig_bdd_567) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg5_fsm_17 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ap_sig_bdd_567) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it0)))) begin
                ap_NS_fsm = ap_ST_pp3_stg6_fsm_18;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_ST_pp3_stg5_fsm_17 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ap_sig_bdd_567) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it0))) begin
                ap_NS_fsm = ap_ST_st45_fsm_19;
            end else begin
                ap_NS_fsm = ap_ST_pp3_stg5_fsm_17;
            end
        ap_ST_pp3_stg6_fsm_18 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ap_sig_bdd_454)) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_pp3_stg6_fsm_18;
            end
        ap_ST_st45_fsm_19 : 
            ap_NS_fsm = ap_ST_st46_fsm_20;
        ap_ST_st46_fsm_20 : 
            if (~ap_sig_bdd_735) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st46_fsm_20;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign a_dataout = ap_const_lv32_0;
assign a_req_din = ap_const_logic_0;

/// ap_sig_bdd_252 assign process. ///
always @ (a_rsp_empty_n or ap_reg_ppstg_exitcond2_reg_738_pp0_it5)
begin
    ap_sig_bdd_252 = ((a_rsp_empty_n == ap_const_logic_0) & (ap_reg_ppstg_exitcond2_reg_738_pp0_it5 == ap_const_lv1_0));
end

/// ap_sig_bdd_284 assign process. ///
always @ (a_rsp_empty_n or ap_reg_ppstg_indvar9_reg_276_pp1_it5)
begin
    ap_sig_bdd_284 = ((a_rsp_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_indvar9_reg_276_pp1_it5));
end

/// ap_sig_bdd_314 assign process. ///
always @ (a_rsp_empty_n or ap_reg_ppstg_indvar1_reg_313_pp2_it5)
begin
    ap_sig_bdd_314 = ((a_rsp_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_indvar1_reg_313_pp2_it5));
end

/// ap_sig_bdd_454 assign process. ///
always @ (a_rsp_empty_n or tmp_13_reg_815 or tmp_14_reg_819 or exitcond_reg_833)
begin
    ap_sig_bdd_454 = ((a_rsp_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_reg_833) & (ap_const_lv1_0 == tmp_13_reg_815) & (ap_const_lv1_0 == tmp_14_reg_819));
end

/// ap_sig_bdd_567 assign process. ///
always @ (a_rsp_empty_n or tmp_13_reg_815 or tmp_15_reg_823 or ap_reg_ppstg_exitcond_reg_833_pp3_it1)
begin
    ap_sig_bdd_567 = ((a_rsp_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == tmp_13_reg_815) & (ap_const_lv1_0 == tmp_15_reg_823) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_833_pp3_it1));
end

/// ap_sig_bdd_735 assign process. ///
always @ (outAppID1ack_in or outHWSW1ack_in or outStateAddr1ack_in or outLogAddr1ack_in or outReadIndex1ack_in)
begin
    ap_sig_bdd_735 = ((outAppID1ack_in == ap_const_logic_0) | (outHWSW1ack_in == ap_const_logic_0) | (outStateAddr1ack_in == ap_const_logic_0) | (outLogAddr1ack_in == ap_const_logic_0) | (outReadIndex1ack_in == ap_const_logic_0));
end
assign buff_addr_gep_fu_208_p3 = ap_const_lv64_0;
assign buff_address1 = ap_const_lv64_4;
assign buff_d0 = reg_432;
assign exitcond2_fu_516_p2 = (indvar_phi_fu_268_p4 == ap_const_lv3_5? 1'b1: 1'b0);
assign exitcond_fu_647_p2 = (i_2_phi_fu_420_p8 == ap_const_lv3_4? 1'b1: 1'b0);
assign i_1_fu_455_p2 = (i_reg_253 + ap_const_lv5_1);
assign i_3_fu_653_p2 = (i_2_phi_fu_420_p8 + ap_const_lv3_1);
assign indvar_next_fu_522_p2 = (indvar_phi_fu_268_p4 + ap_const_lv3_1);
assign isIter0_fu_528_p2 = (indvar_phi_fu_268_p4 == ap_const_lv3_0? 1'b1: 1'b0);
assign outAppID = outAppID1data_reg;
assign outHWSW = outHWSW1data_reg;
assign outLogAddr = outLogAddr1data_reg;
assign outReadIndex = outReadIndex1data_reg;
assign outStateAddr = outStateAddr1data_reg;
assign p_shl1_cast_fu_481_p1 = $unsigned(p_shl1_fu_473_p3);
assign p_shl1_fu_473_p3 = {{i_reg_253}, {ap_const_lv2_0}};
assign p_shl_cast_fu_469_p1 = $unsigned(p_shl_fu_461_p3);
assign p_shl_fu_461_p3 = {{i_reg_253}, {ap_const_lv4_0}};
assign tmp1_fu_485_p2 = (p_shl1_cast_fu_481_p1 + tmp_3_cast_reg_719);
assign tmp2_fu_577_p3 = {{tmp_5_fu_573_p1}, {ap_const_lv6_34}};
assign tmp3_fu_671_p3 = {{tmp_18_fu_667_p1}, {ap_const_lv6_34}};
assign tmp_10_fu_585_p2 = (tmp2_fu_577_p3 + hb_cache_0_log_addr_reg_777);
assign tmp_11_fu_590_p4 = {{tmp_10_fu_585_p2[ap_const_lv32_1F : ap_const_lv32_2]}};
assign tmp_12_fu_600_p1 = $unsigned(tmp_11_fu_590_p4);
assign tmp_13_fu_610_p2 = (inAppID0data_reg == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_14_fu_615_p2 = (temp_outStateAddr_reg_353 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_15_fu_621_p2 = (temp_outLogAddr_reg_368 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_16_fu_627_p4 = {{temp_outStateAddr_reg_353[ap_const_lv32_1F : ap_const_lv32_2]}};
assign tmp_17_fu_637_p1 = $unsigned(tmp_16_fu_627_p4);
assign tmp_18_fu_667_p1 = refresher_read_index_1_fu_144[25:0];
assign tmp_19_fu_679_p2 = (tmp3_fu_671_p3 + temp_outLogAddr_reg_368);
assign tmp_1_fu_449_p2 = (i_reg_253 < ap_const_lv5_14? 1'b1: 1'b0);
assign tmp_20_fu_685_p4 = {{tmp_19_fu_679_p2[ap_const_lv32_1F : ap_const_lv32_2]}};
assign tmp_21_fu_695_p1 = $unsigned(tmp_20_fu_685_p4);
assign tmp_2_fu_439_p2 = (applist_base_addr0data_reg + ap_const_lv32_8);
assign tmp_3_cast_fu_445_p1 = $unsigned(tmp_2_fu_439_p2);
assign tmp_3_fu_558_p1 = $unsigned(tmp_8_fu_549_p4);
assign tmp_4_fu_568_p2 = (hb_cache_0_log_addr_reg_777 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_5_fu_573_p1 = read_index_load_reg_301[25:0];
assign tmp_6_fu_490_p2 = (tmp1_fu_485_p2 + p_shl_cast_fu_469_p1);
assign tmp_7_cast_fu_506_p1 = $unsigned(tmp_7_fu_496_p4);
assign tmp_7_fu_496_p4 = {{tmp_6_fu_490_p2[ap_const_lv32_20 : ap_const_lv32_2]}};
assign tmp_8_fu_549_p4 = {{hb_cache_0_state_addr_reg_759[ap_const_lv32_1F : ap_const_lv32_2]}};
assign tmp_9_fu_539_p2 = (buff_q0 == inAppID0data_reg? 1'b1: 1'b0);
assign tmp_fu_534_p1 = $unsigned(ap_reg_ppstg_indvar_reg_264_pp0_it6);
assign tmp_s_fu_544_p2 = (hb_cache_0_state_addr_reg_759 == ap_const_lv32_0? 1'b1: 1'b0);
always @ (posedge ap_clk)
begin
    applist_base_addr0vld_reg <= 1'b0;
    outAppID1vld_reg <= 1'b0;
    outHWSW1vld_reg <= 1'b0;
    outStateAddr1vld_reg <= 1'b0;
    outLogAddr1vld_reg <= 1'b0;
    outReadIndex1vld_reg <= 1'b0;
    inAppID0vld_reg <= 1'b0;
    buff_addr_reg_714[2:0] <= 3'b000;
    tmp_3_cast_reg_719[32] <= 1'b0;
    a_addr_reg_732[31] <= 1'b0;
    a_addr_1_reg_794[31:30] <= 2'b00;
    a_addr_2_reg_803[31:30] <= 2'b00;
    a_addr_3_reg_827[31:30] <= 2'b00;
end



endmodule //cache_module

