// Seed: 39468216
module module_0 #(
    parameter id_1 = 32'd22,
    parameter id_3 = 32'd99
) ();
  wire _id_1;
  reg [-1 'd0 : id_1] id_2;
  tri0 _id_3 = id_2 == id_3;
  always @(id_1 or posedge 1) begin : LABEL_0
    disable id_4;
    id_2 = id_3;
  end
  wire id_5;
  assign module_1.id_17 = 0;
  wire [-1 'b0 : id_3] id_6;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output logic id_2,
    output wor id_3,
    output logic id_4,
    output tri1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input tri1 id_9,
    output uwire id_10,
    input supply0 id_11,
    output logic id_12
    , id_24,
    input wire id_13,
    input wand id_14,
    input supply1 id_15,
    input wand id_16,
    output logic id_17,
    output wand id_18,
    input wor id_19,
    output logic id_20,
    input tri0 id_21,
    output uwire id_22
);
  always @(*) force id_22 = 1'h0;
  module_0 modCall_1 ();
  logic id_25, id_26;
  initial begin : LABEL_0
    if (1 == (1)) begin : LABEL_1
      if (~1 || -1) begin : LABEL_2
        wait (1 & -1 & 1 - ~id_13 & 1);
        id_4 <= 1'h0 + 1;
      end
    end else if (1) id_17 = id_25;
    id_24[1 :-1] = id_25;
    id_20 = -1'b0;
    id_12 <= 1;
    id_2 = -1 < -1;
  end
endmodule
