{
    "mults_auto_half/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 110.6,
        "elaboration_time(ms)": 86.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 88,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 368,
        "latch": 55,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 368,
        "Total Node": 426
    },
    "mults_auto_half/bm_base_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 114.2,
        "elaboration_time(ms)": 94.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 95.3,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 368,
        "latch": 55,
        "Multiplier": 2,
        "generic logic size": 5,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 368,
        "Total Node": 426
    },
    "mults_auto_half/bm_base_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 97.9,
        "elaboration_time(ms)": 92.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 94.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "mults_auto_half/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 106.8,
        "elaboration_time(ms)": 87.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 88.5,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 368,
        "latch": 55,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 368,
        "Total Node": 426
    },
    "mults_auto_half/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 13.4,
        "exec_time(ms)": 99.3,
        "elaboration_time(ms)": 68.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8.5,
        "synthesis_time(ms)": 76.8,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1633,
        "latch": 72,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 73,
        "Average Path": 4,
        "Estimated LUTs": 1633,
        "Total Node": 1707
    },
    "mults_auto_half/bm_match1_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 101.8,
        "elaboration_time(ms)": 68.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8.2,
        "synthesis_time(ms)": 76.3,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1633,
        "latch": 72,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 73,
        "Average Path": 4,
        "Estimated LUTs": 1633,
        "Total Node": 1707
    },
    "mults_auto_half/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 77.4,
        "elaboration_time(ms)": 64.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8,
        "synthesis_time(ms)": 72.9,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1866,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 1866,
        "Total Node": 1939
    },
    "mults_auto_half/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 99,
        "elaboration_time(ms)": 67.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8.1,
        "synthesis_time(ms)": 75.9,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1633,
        "latch": 72,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 73,
        "Average Path": 4,
        "Estimated LUTs": 1633,
        "Total Node": 1707
    },
    "mults_auto_half/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 99.1,
        "elaboration_time(ms)": 78.1,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 1.9,
        "synthesis_time(ms)": 80.2,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 466,
        "latch": 54,
        "Adder": 78,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 466,
        "Total Node": 601
    },
    "mults_auto_half/bm_match2_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 98.9,
        "elaboration_time(ms)": 80.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.3,
        "synthesis_time(ms)": 82.6,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 623,
        "latch": 54,
        "Multiplier": 2,
        "generic logic size": 5,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 623,
        "Total Node": 680
    },
    "mults_auto_half/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 84.5,
        "elaboration_time(ms)": 74.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.4,
        "synthesis_time(ms)": 77.5,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1089,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 1089,
        "Total Node": 1144
    },
    "mults_auto_half/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 100.1,
        "elaboration_time(ms)": 79.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.1,
        "synthesis_time(ms)": 81.3,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 623,
        "latch": 54,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 623,
        "Total Node": 680
    },
    "mults_auto_half/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 82.8,
        "elaboration_time(ms)": 64.8,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 65.8,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 233,
        "latch": 54,
        "Adder": 50,
        "generic logic size": 4,
        "Longest Path": 30,
        "Average Path": 4,
        "Estimated LUTs": 233,
        "Total Node": 338
    },
    "mults_auto_half/bm_match3_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 76.6,
        "elaboration_time(ms)": 55.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 56.1,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 337,
        "latch": 54,
        "generic logic size": 5,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 337,
        "Total Node": 392
    },
    "mults_auto_half/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 57.6,
        "elaboration_time(ms)": 54.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 55.3,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 337,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 337,
        "Total Node": 392
    },
    "mults_auto_half/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 72.9,
        "elaboration_time(ms)": 53.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 54.5,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 337,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 337,
        "Total Node": 392
    },
    "mults_auto_half/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 99.3,
        "elaboration_time(ms)": 77.9,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 79.9,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 427,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 47,
        "Average Path": 4,
        "Estimated LUTs": 427,
        "Total Node": 611
    },
    "mults_auto_half/bm_match4_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 94.3,
        "elaboration_time(ms)": 76.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2,
        "synthesis_time(ms)": 78.6,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 569,
        "latch": 108,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 47,
        "Average Path": 4,
        "Estimated LUTs": 569,
        "Total Node": 679
    },
    "mults_auto_half/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 81.8,
        "elaboration_time(ms)": 76.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.3,
        "synthesis_time(ms)": 79.1,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 820,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 820,
        "Total Node": 929
    },
    "mults_auto_half/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 96.9,
        "elaboration_time(ms)": 75.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 77.4,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 569,
        "latch": 108,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 47,
        "Average Path": 4,
        "Estimated LUTs": 569,
        "Total Node": 679
    },
    "mults_auto_half/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 112.4,
        "elaboration_time(ms)": 88.6,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 91.2,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 699,
        "latch": 54,
        "Adder": 106,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 31,
        "Average Path": 4,
        "Estimated LUTs": 699,
        "Total Node": 863
    },
    "mults_auto_half/bm_match5_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 101.7,
        "elaboration_time(ms)": 79.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3,
        "synthesis_time(ms)": 82.5,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 909,
        "latch": 54,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 31,
        "Average Path": 5,
        "Estimated LUTs": 909,
        "Total Node": 967
    },
    "mults_auto_half/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 85.1,
        "elaboration_time(ms)": 75.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.8,
        "synthesis_time(ms)": 80.6,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1608,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 1608,
        "Total Node": 1663
    },
    "mults_auto_half/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 100.2,
        "elaboration_time(ms)": 73.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.6,
        "synthesis_time(ms)": 76.2,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 909,
        "latch": 54,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 5,
        "Estimated LUTs": 909,
        "Total Node": 967
    },
    "mults_auto_half/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 49.3,
        "elaboration_time(ms)": 31,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 31.1,
        "Pi": 8,
        "Po": 8,
        "logic element": 9,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 10
    },
    "mults_auto_half/multiply_hard_block/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/multiply_hard_block/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 56.5,
        "elaboration_time(ms)": 39.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.2,
        "Pi": 8,
        "Po": 8,
        "logic element": 9,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 10
    },
    "mults_auto_half/multiply_hard_block/k6_N10_40nm": {
        "test_name": "mults_auto_half/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 49.3,
        "elaboration_time(ms)": 47.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.5,
        "Pi": 8,
        "Po": 8,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "mults_auto_half/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 59.5,
        "elaboration_time(ms)": 42.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.7,
        "Pi": 8,
        "Po": 8,
        "logic element": 9,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 10
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 54.6,
        "elaboration_time(ms)": 39.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 18
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 56.8,
        "elaboration_time(ms)": 39,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "generic logic size": 5,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 18
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 33.1,
        "elaboration_time(ms)": 31.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 18
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 55.2,
        "elaboration_time(ms)": 41.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 18
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
