

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl1/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_8bRm1q
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Hu68D8"
Running: cat _ptx_Hu68D8 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_sVM4uS
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_sVM4uS --output-file  /dev/null 2> _ptx_Hu68D8info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Hu68D8 _ptx2_sVM4uS _ptx_Hu68D8info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 3840 (ipc= 7.7) sim_rate=960 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 12:40:03 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 12481 (ipc=12.5) sim_rate=2080 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 12:40:05 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1673,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1674,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1679,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1680,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1685,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1686,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1691,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1692,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1697,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1698,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1702,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1703,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1708,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1709,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1715,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1716,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1721,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1722,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1727,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1728,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1733,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1734,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1739,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1740,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1745,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1746,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1751,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1752,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(18,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2487,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2488,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2493,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2494,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2499,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2500,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2505,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2506,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2511,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2512,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2515,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2516,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2522,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2523,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2529,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2530,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2533,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2534,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2547,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2548,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2552,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2553,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2558,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2558,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2559,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2559,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2565,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2566,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3301,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3302,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3305,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3306,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3312,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3313,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3319,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3320,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3324,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3325,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3329,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3330,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3343,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3344,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3347,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3348,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3354,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3355,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3361,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3362,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3365,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3366,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3372,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3373,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3373,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3379,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3380,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 165679 (ipc=47.3) sim_rate=23668 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 12:40:06 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(57,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4115,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4116,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4119,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4120,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4126,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4127,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4133,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4134,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4137,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4138,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4143,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4144,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4155,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4156,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4168,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4169,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4174,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4175,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4179,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4180,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4186,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4187,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4193,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4194,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4204,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4205,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4929,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4930,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4933,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4934,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4940,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4941,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4947,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4948,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4951,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4952,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4957,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4958,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4968,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4982,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4983,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4986,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4987,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4993,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4994,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5000,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5001,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5007,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5008,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5018,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5019,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(85,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5743,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5744,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5747,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5748,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5754,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5755,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5761,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5762,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5765,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5766,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5771,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5772,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5782,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5783,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5796,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5797,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5800,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5801,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5807,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5808,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5814,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5815,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5821,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5822,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5828,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5829,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5832,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5833,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 319401 (ipc=53.2) sim_rate=39925 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 12:40:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6130,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6131,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6428,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6429,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6557,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6558,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6561,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6562,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6568,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6569,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6575,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6576,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6579,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6580,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6596,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6597,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6608,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6609,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6621,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6622,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6627,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6628,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6633,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6634,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6646,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6647,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6724,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6725,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(60,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7026,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7027,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7328,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(7329,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7371,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7372,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7375,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7376,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7382,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7383,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7389,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7390,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7393,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7394,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7408,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7409,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7422,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7423,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7433,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7434,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7440,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7441,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7447,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7448,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7458,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(7459,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7474,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(7475,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7624,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7625,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7776,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7777,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7920,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7921,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8078,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(8079,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8183,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(8184,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8189,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8190,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(127,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8196,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8197,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8202,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8203,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8207,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8208,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8222,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8223,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8236,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8237,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8254,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(8255,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8255,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8256,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8290,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8291,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8326,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8327,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8374,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8375,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 480587 (ipc=56.5) sim_rate=53398 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:40:08 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8672,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8673,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8968,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8969,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9002,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9003,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9005,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9006,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9008,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(9009,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9021,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9022,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9033,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9034,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9036,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(9037,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9050,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9051,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9068,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9068,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9069,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9069,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9104,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9105,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9140,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9141,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9264,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9265,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9560,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(9561,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9628,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9629,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(147,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9815,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(9816,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9818,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9819,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9822,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9823,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9833,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9847,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9848,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9850,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(9851,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9864,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(9865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9882,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9882,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9883,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(9883,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9924,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9925,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9954,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(9955,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10220,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10221,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10632,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(10633,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (10636,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(10637,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10647,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(10648,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10661,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(10662,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (10664,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(10665,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (10677,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(10678,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10696,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (10696,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(10697,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(10697,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10768,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(10769,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 633415 (ipc=57.6) sim_rate=63341 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:40:09 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(178,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11446,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11447,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11450,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11451,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11461,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11462,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11475,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11477,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11490,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11508,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11515,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11582,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11855,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12151,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12258,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12264,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12275,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12289,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12295,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12304,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12325,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12396,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (12447,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12743,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12879,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (12974,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(204,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13039,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13072,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13089,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13108,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13141,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13143,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13177,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13208,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (13272,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13304,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13335,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (13473,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13564,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13568,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (13742,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13860,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13864,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13886,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13902,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13955,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13957,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 805593 (ipc=57.5) sim_rate=73235 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:40:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14022,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14038,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14156,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14334,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14452,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14630,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (14718,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (14748,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (14768,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14836,0), 1 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(215,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14926,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15044,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15649,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15663,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15750,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15775,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15878,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16046,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16174,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16225,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16699,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16766,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16995,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17062,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17291,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17452,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17467,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17475,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17587,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17883,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18458,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18466,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 903393 (ipc=48.8) sim_rate=75282 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:40:11 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18606,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18715,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18902,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (19434,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20039,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21513,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21549,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21615,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21911,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (22518,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22868,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24113,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (24200,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 24201
gpu_sim_insn = 923487
gpu_ipc =      38.1590
gpu_tot_sim_cycle = 24201
gpu_tot_sim_insn = 923487
gpu_tot_ipc =      38.1590
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=71037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21682
	L1I_total_cache_misses = 539
	L1I_total_cache_miss_rate = 0.0249
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 214, Miss = 72, Miss_rate = 0.336, Pending_hits = 29, Reservation_fails = 0
	L1D_cache_core[1]: Access = 212, Miss = 73, Miss_rate = 0.344, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 216, Miss = 75, Miss_rate = 0.347, Pending_hits = 35, Reservation_fails = 0
	L1D_cache_core[3]: Access = 330, Miss = 134, Miss_rate = 0.406, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 94, Miss_rate = 0.385, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[5]: Access = 274, Miss = 109, Miss_rate = 0.398, Pending_hits = 29, Reservation_fails = 0
	L1D_cache_core[6]: Access = 228, Miss = 86, Miss_rate = 0.377, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 472, Miss = 209, Miss_rate = 0.443, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[8]: Access = 252, Miss = 96, Miss_rate = 0.381, Pending_hits = 32, Reservation_fails = 0
	L1D_cache_core[9]: Access = 244, Miss = 101, Miss_rate = 0.414, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[10]: Access = 258, Miss = 105, Miss_rate = 0.407, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 206, Miss = 71, Miss_rate = 0.345, Pending_hits = 33, Reservation_fails = 0
	L1D_cache_core[12]: Access = 166, Miss = 58, Miss_rate = 0.349, Pending_hits = 17, Reservation_fails = 0
	L1D_cache_core[13]: Access = 226, Miss = 89, Miss_rate = 0.394, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[14]: Access = 206, Miss = 70, Miss_rate = 0.340, Pending_hits = 36, Reservation_fails = 0
	L1D_total_cache_accesses = 3748
	L1D_total_cache_misses = 1442
	L1D_total_cache_miss_rate = 0.3847
	L1D_total_cache_pending_hits = 373
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 4564
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0066
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 849
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4534
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 593
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21143
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 539
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
60, 60, 60, 60, 60, 60, 60, 60, 45, 45, 45, 45, 45, 45, 45, 45, 45, 271, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 1180480
gpgpu_n_tot_w_icount = 36890
gpgpu_n_stall_shd_mem = 12
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 849
gpgpu_n_mem_write_global = 631
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 66613
gpgpu_n_store_insn = 635
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131547
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21	W0_Idle:86276	W0_Scoreboard:431269	W1:6073	W2:97	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6792 {8:849,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25240 {40:631,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115464 {136:849,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5048 {8:631,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 42 
maxdqlatency = 0 
maxmflatency = 291 
averagemflatency = 215 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 24113 
mrq_lat_table:1027 	5 	50 	46 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	718 	777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1544 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	848 	16 	0 	0 	0 	0 	0 	2 	11 	50 	278 	290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         4         4         2         2         2         0         1         4        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         2         2         4         4        20         0         0         1         2         0 
dram[2]:         0         0         0         0         0         1         0         2         0        10         0         0         1         0         0         1 
dram[3]:         2         0         1         0         0         0         0         0         4         4        21        23         0        10         0         0 
dram[4]:         0         0         0         1         2         0         0         0         1         2        15        14         0         0         5         0 
dram[5]:         2         2         2         1         0         6         0         3         0         1        22         0         0         0         3         0 
maximum service time to same row:
dram[0]:      1502     17054      5788     13452     17434     12534     12185     16925     14588      9645     15307     10013      3391      6150      5893     10140 
dram[1]:      1141     15353     14831     18218     13382     12100      7856     15046      7194     10171      7601       866      2359      6621      7768      3849 
dram[2]:     14579     11682      7025      2972     12982     14037     18209      9054     10569     14193       906       874      6478      1463      7371     11915 
dram[3]:      8152     10066     10927      4982         0      4582      9391     15363     11279     10969      7700     15547      4197      7788      9835      5485 
dram[4]:     12241      3776     16257      7079      8252      5379      5819     11575     14925     14268      6369      8985      8466      4932     10324      8325 
dram[5]:     11491      5412      9735      7028      6228     12654     10475      8559     12932     15422     15147       894      5834      7099      5453      8912 
average row accesses per activate:
dram[0]:  2.500000  2.000000  3.666667  3.666667  1.666667  1.666667  1.500000  8.000000  4.500000  2.000000 11.000000 12.000000 28.000000 26.000000 13.000000 12.000000 
dram[1]:  2.000000  2.000000  2.000000  2.000000  2.000000 10.000000  1.333333  2.000000  1.800000  3.000000 11.000000 22.000000 27.000000 14.500000  2.200000 11.000000 
dram[2]:  6.000000  6.000000  2.000000 10.000000  4.000000  3.500000  4.000000  2.000000  6.000000  4.333333 20.000000 22.000000 12.500000 26.000000  9.000000  1.666667 
dram[3]:  2.000000  6.000000  5.500000  4.000000      -nan  4.000000  8.000000 10.000000  1.875000  2.333333 11.000000  7.250000 28.000000  8.666667 10.000000 10.000000 
dram[4]: 12.000000  6.000000  8.000000  4.500000  1.500000  8.000000  6.000000  4.000000  1.500000  1.666667  3.857143  6.500000 23.000000 29.000000  5.000000  9.000000 
dram[5]:  1.500000  3.500000  1.666667  1.500000  6.000000  3.666667  6.000000  3.333333 10.000000  1.500000  8.333333 22.000000 26.000000 25.000000  2.600000  8.000000 
average row locality = 1134/199 = 5.698493
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         1         6         6         3         3         2         4         5         5        21        23        24        25        13        12 
dram[1]:         2         1         1         1         1         5         3         5         6         5        21        22        27        26        11        11 
dram[2]:         3         3         1         5         2         4         2         5         3         7        20        22        24        25         9         5 
dram[3]:         5         3         6         2         0         2         4         5        11         4        21        26        25        25        10        10 
dram[4]:         6         3         4         5         4         4         3         2         2         3        26        24        23        26        15         9 
dram[5]:         4         8         7         3         3         6         3         7         5         2        24        22        23        24        13         8 
total reads: 928
min_bank_accesses = 0!
chip skew: 162/140 = 1.16
number of total write accesses:
dram[0]:         3         1         5         5         2         2         1         4         4         3         1         1         4         1         0         0 
dram[1]:         0         1         1         1         1         5         1         3         3         4         1         0         0         3         0         0 
dram[2]:         3         3         1         5         2         3         2         3         3         6         0         0         1         1         0         0 
dram[3]:         3         3         5         2         0         2         4         5         4         3         1         3         3         1         0         0 
dram[4]:         6         3         4         4         2         4         3         2         1         2         1         2         0         3         0         0 
dram[5]:         2         6         3         0         3         5         3         3         5         1         1         0         3         1         0         0 
total reads: 206
min_bank_accesses = 0!
chip skew: 39/24 = 1.62
average mf latency per bank:
dram[0]:        491       126       151       141       158       158       177       123       140       182       279       307       331       315       336       284
dram[1]:          0       126       126       126       126       123       272       164       208       174       317       310       322       299       331       441
dram[2]:        123       124       126       138       124       145       124       182       147       181       287       329       327       325       386       268
dram[3]:        164       125       137       195    none         195       143       123       206       189       305       300       321       299       330       344
dram[4]:        123       124       124       140       201       160       172       124       176       186      1271       272       277       304       375       323
dram[5]:        177       156       189       268       148       139       124       182       123       224       300       322       304       316       308       384
maximum mf latency per bank:
dram[0]:        278       252       277       289       277       277       277       252       268       277       268       268       267       268       268       272
dram[1]:          0       252       252       252       252       252       277       277       277       277       267       268       268       277       277       268
dram[2]:        251       251       252       252       251       268       252       277       252       277       268       268       277       264       273       277
dram[3]:        277       257       268       252         0       251       256       252       282       277       278       277       259       277       268       268
dram[4]:        251       252       251       268       279       257       256       252       268       277       277       277       268       268       277       268
dram[5]:        278       277       291       277       252       277       252       277       251       268       277       268       265       268       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31945 n_nop=31536 n_act=34 n_pre=18 n_req=197 n_rd=320 n_write=37 bw_util=0.02235
n_activity=3448 dram_eff=0.2071
bk0: 14a 31787i bk1: 2a 31921i bk2: 12a 31816i bk3: 12a 31800i bk4: 6a 31859i bk5: 6a 31859i bk6: 4a 31889i bk7: 8a 31876i bk8: 10a 31849i bk9: 10a 31815i bk10: 42a 31812i bk11: 46a 31803i bk12: 48a 31783i bk13: 50a 31815i bk14: 26a 31870i bk15: 24a 31871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00942244
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31945 n_nop=31575 n_act=33 n_pre=17 n_req=172 n_rd=296 n_write=24 bw_util=0.02003
n_activity=3249 dram_eff=0.197
bk0: 4a 31921i bk1: 2a 31925i bk2: 2a 31924i bk3: 2a 31925i bk4: 2a 31924i bk5: 10a 31864i bk6: 6a 31869i bk7: 10a 31821i bk8: 12a 31777i bk9: 10a 31825i bk10: 42a 31814i bk11: 44a 31839i bk12: 54a 31820i bk13: 52a 31771i bk14: 22a 31789i bk15: 22a 31881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00507122
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31945 n_nop=31598 n_act=25 n_pre=9 n_req=173 n_rd=280 n_write=33 bw_util=0.0196
n_activity=2881 dram_eff=0.2173
bk0: 6a 31891i bk1: 6a 31891i bk2: 2a 31921i bk3: 10a 31864i bk4: 4a 31907i bk5: 8a 31866i bk6: 4a 31909i bk7: 10a 31807i bk8: 6a 31893i bk9: 14a 31795i bk10: 40a 31852i bk11: 44a 31844i bk12: 48a 31801i bk13: 50a 31813i bk14: 18a 31889i bk15: 10a 31859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00460166
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31945 n_nop=31535 n_act=34 n_pre=19 n_req=198 n_rd=318 n_write=39 bw_util=0.02235
n_activity=3586 dram_eff=0.1991
bk0: 10a 31810i bk1: 6a 31880i bk2: 12a 31833i bk3: 4a 31909i bk4: 0a 31949i bk5: 4a 31916i bk6: 8a 31875i bk7: 10a 31872i bk8: 22a 31692i bk9: 8a 31831i bk10: 42a 31788i bk11: 52a 31722i bk12: 50a 31783i bk13: 50a 31765i bk14: 20a 31888i bk15: 20a 31891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0082642
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31945 n_nop=31538 n_act=34 n_pre=18 n_req=196 n_rd=318 n_write=37 bw_util=0.02223
n_activity=3555 dram_eff=0.1997
bk0: 12a 31844i bk1: 6a 31893i bk2: 8a 31879i bk3: 10a 31855i bk4: 8a 31833i bk5: 8a 31862i bk6: 6a 31880i bk7: 4a 31911i bk8: 4a 31897i bk9: 6a 31864i bk10: 52a 31677i bk11: 48a 31745i bk12: 46a 31829i bk13: 52a 31779i bk14: 30a 31821i bk15: 18a 31894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0066051
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31945 n_nop=31523 n_act=39 n_pre=23 n_req=198 n_rd=324 n_write=36 bw_util=0.02254
n_activity=3589 dram_eff=0.2006
bk0: 8a 31831i bk1: 16a 31769i bk2: 14a 31742i bk3: 6a 31883i bk4: 6a 31884i bk5: 12a 31798i bk6: 6a 31884i bk7: 14a 31809i bk8: 10a 31865i bk9: 4a 31897i bk10: 48a 31786i bk11: 44a 31846i bk12: 46a 31810i bk13: 48a 31826i bk14: 26a 31788i bk15: 16a 31898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00757552

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158, Miss = 81, Miss_rate = 0.513, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[1]: Access = 104, Miss = 79, Miss_rate = 0.760, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 132, Miss = 72, Miss_rate = 0.545, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 113, Miss = 76, Miss_rate = 0.673, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 91, Miss = 64, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 107, Miss = 76, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 116, Miss = 82, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 112, Miss = 77, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 297, Miss = 83, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 104, Miss = 76, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 110, Miss = 82, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 111, Miss = 80, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1555
L2_total_cache_misses = 928
L2_total_cache_miss_rate = 0.5968
L2_total_cache_pending_hits = 11
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 205
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=5221
icnt_total_pkts_simt_to_mem=2186
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.64212
	minimum = 6
	maximum = 34
Network latency average = 7.55852
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.1697
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00475952
	minimum = 0.00264452 (at node 12)
	maximum = 0.0122722 (at node 23)
Accepted packet rate average = 0.00475952
	minimum = 0.00264452 (at node 12)
	maximum = 0.0122722 (at node 23)
Injected flit rate average = 0.0113356
	minimum = 0.00347093 (at node 12)
	maximum = 0.0248337 (at node 23)
Accepted flit rate average= 0.0113356
	minimum = 0.00504111 (at node 19)
	maximum = 0.0252056 (at node 7)
Injected packet length average = 2.38167
Accepted packet length average = 2.38167
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.64212 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 7.55852 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.1697 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00475952 (1 samples)
	minimum = 0.00264452 (1 samples)
	maximum = 0.0122722 (1 samples)
Accepted packet rate average = 0.00475952 (1 samples)
	minimum = 0.00264452 (1 samples)
	maximum = 0.0122722 (1 samples)
Injected flit rate average = 0.0113356 (1 samples)
	minimum = 0.00347093 (1 samples)
	maximum = 0.0248337 (1 samples)
Accepted flit rate average = 0.0113356 (1 samples)
	minimum = 0.00504111 (1 samples)
	maximum = 0.0252056 (1 samples)
Injected packet size average = 2.38167 (1 samples)
Accepted packet size average = 2.38167 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 71037 (inst/sec)
gpgpu_simulation_rate = 1861 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,24201)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,24201)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,24201)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,24201)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,24201)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,24201)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,24201)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 24701  inst.: 954580 (ipc=62.2) sim_rate=73429 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:40:12 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (631,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (631,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (631,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (631,24201), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(632,24201)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(632,24201)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(632,24201)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(632,24201)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (637,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(638,24201)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1213,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1213,24201), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1214,24201)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1214,24201)
GPGPU-Sim uArch: cycles simulated: 26201  inst.: 1016110 (ipc=46.3) sim_rate=72579 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:40:13 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2304,24201), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2305,24201)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(23,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3148,24201), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3149,24201)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3409,24201), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3410,24201)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3450,24201), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3451,24201)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3963,24201), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3964,24201)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4186,24201), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4187,24201)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4334,24201), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4335,24201)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4849,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4850,24201)
GPGPU-Sim uArch: cycles simulated: 29201  inst.: 1083416 (ipc=32.0) sim_rate=72227 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:40:14 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5044,24201), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5045,24201)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5091,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5092,24201)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5138,24201), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5139,24201)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5260,24201), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5261,24201)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5322,24201), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5323,24201)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5394,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5395,24201)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5471,24201), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5472,24201)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5562,24201), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5563,24201)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5696,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5697,24201)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5712,24201), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5713,24201)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5772,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5773,24201)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5875,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5876,24201)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(115,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6171,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6172,24201)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6401,24201), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6402,24201)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6467,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6468,24201)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6763,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(6764,24201)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7059,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(7060,24201)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7312,24201), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7313,24201)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7355,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7356,24201)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7424,24201), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(7425,24201)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7659,24201), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7660,24201)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7756,24201), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(7757,24201)
GPGPU-Sim uArch: cycles simulated: 32201  inst.: 1154579 (ipc=28.9) sim_rate=72161 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:40:15 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8052,24201), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(8053,24201)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8074,24201), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8075,24201)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8376,24201), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8377,24201)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8617,24201), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8618,24201)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8694,24201), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8695,24201)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8745,24201), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8746,24201)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8865,24201), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8866,24201)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8912,24201), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8913,24201)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9097,24201), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(9098,24201)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9133,24201), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9134,24201)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9248,24201), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9249,24201)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9429,24201), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9430,24201)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9740,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(9741,24201)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10038,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10039,24201)
GPGPU-Sim uArch: cycles simulated: 34701  inst.: 1200600 (ipc=26.4) sim_rate=70623 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:40:16 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10880,24201), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10881,24201)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11064,24201), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11065,24201)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(79,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11401,24201), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(11402,24201)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11447,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11448,24201)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (11511,24201), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(11512,24201)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (11588,24201), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(11589,24201)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (11697,24201), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(11698,24201)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12150,24201), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12151,24201)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12584,24201), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(12585,24201)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13022,24201), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13023,24201)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13427,24201), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13428,24201)
GPGPU-Sim uArch: cycles simulated: 37701  inst.: 1252993 (ipc=24.4) sim_rate=69610 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:40:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13953,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13954,24201)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14056,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14057,24201)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14175,24201), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(14176,24201)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14333,24201), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14334,24201)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14682,24201), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(14683,24201)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15241,24201), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15242,24201)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (15719,24201), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(15720,24201)
GPGPU-Sim uArch: cycles simulated: 40701  inst.: 1295085 (ipc=22.5) sim_rate=68162 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:40:18 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16595,24201), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(16596,24201)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (16799,24201), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(16800,24201)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17328,24201), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17329,24201)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(146,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18531,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18532,24201)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18664,24201), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18665,24201)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18779,24201), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18780,24201)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18824,24201), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(18825,24201)
GPGPU-Sim uArch: cycles simulated: 43701  inst.: 1335788 (ipc=21.1) sim_rate=66789 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:40:19 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (19614,24201), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(19615,24201)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19653,24201), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(19654,24201)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19959,24201), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19960,24201)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20644,24201), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(20645,24201)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (20711,24201), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(20712,24201)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21155,24201), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21156,24201)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21293,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(21294,24201)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21423,24201), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(21424,24201)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21593,24201), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21594,24201)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21623,24201), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(21624,24201)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (21695,24201), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(21696,24201)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22004,24201), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(22005,24201)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22113,24201), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(22114,24201)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22172,24201), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22173,24201)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22278,24201), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(22279,24201)
GPGPU-Sim uArch: cycles simulated: 46701  inst.: 1384245 (ipc=20.5) sim_rate=65916 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:40:20 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22953,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(22954,24201)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23046,24201), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(23047,24201)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (23167,24201), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(23168,24201)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23946,24201), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23947,24201)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24016,24201), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24017,24201)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(108,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24527,24201), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24528,24201)
GPGPU-Sim uArch: cycles simulated: 49201  inst.: 1408231 (ipc=19.4) sim_rate=64010 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:40:21 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (25575,24201), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(25576,24201)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (26205,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(26206,24201)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (27190,24201), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(27191,24201)
GPGPU-Sim uArch: cycles simulated: 52201  inst.: 1438120 (ipc=18.4) sim_rate=62526 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:40:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (28248,24201), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(28249,24201)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (28609,24201), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(28610,24201)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29089,24201), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29090,24201)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29629,24201), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29630,24201)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (29809,24201), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(29810,24201)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30169,24201), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30170,24201)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30323,24201), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30324,24201)
GPGPU-Sim uArch: cycles simulated: 55201  inst.: 1466647 (ipc=17.5) sim_rate=61110 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:40:23 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31352,24201), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(31353,24201)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (31769,24201), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(31770,24201)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (31780,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(31781,24201)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (32896,24201), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(32897,24201)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (33055,24201), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(33056,24201)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (33611,24201), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(33612,24201)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33702,24201), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(33703,24201)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(166,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 58201  inst.: 1496187 (ipc=16.8) sim_rate=59847 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:40:24 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34129,24201), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34130,24201)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36678,24201), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36679,24201)
GPGPU-Sim uArch: cycles simulated: 61201  inst.: 1521625 (ipc=16.2) sim_rate=58524 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:40:25 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (37180,24201), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(37181,24201)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (37187,24201), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(37188,24201)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38030,24201), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38031,24201)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38101,24201), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(38102,24201)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38521,24201), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38522,24201)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39244,24201), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(39245,24201)
GPGPU-Sim uArch: cycles simulated: 63701  inst.: 1545169 (ipc=15.7) sim_rate=57228 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:40:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39822,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(39823,24201)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40004,24201), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(40005,24201)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40522,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(40523,24201)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (41311,24201), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(41312,24201)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41908,24201), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(41909,24201)
GPGPU-Sim uArch: cycles simulated: 66701  inst.: 1569841 (ipc=15.2) sim_rate=56065 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:40:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (43261,24201), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(43262,24201)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (43872,24201), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(43873,24201)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44662,24201), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(44663,24201)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(135,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (45244,24201), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(45245,24201)
GPGPU-Sim uArch: cycles simulated: 69701  inst.: 1594591 (ipc=14.7) sim_rate=54985 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:40:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (46633,24201), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(46634,24201)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (47822,24201), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(47823,24201)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (48040,24201), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(48041,24201)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (48199,24201), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(48200,24201)
GPGPU-Sim uArch: cycles simulated: 72701  inst.: 1621755 (ipc=14.4) sim_rate=54058 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:40:29 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (50376,24201), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(50377,24201)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (50383,24201), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(50384,24201)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (50485,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(50486,24201)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (51033,24201), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(51034,24201)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (51310,24201), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(51311,24201)
GPGPU-Sim uArch: cycles simulated: 75701  inst.: 1643790 (ipc=14.0) sim_rate=53025 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:40:30 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (51706,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(51707,24201)
GPGPU-Sim uArch: cycles simulated: 78201  inst.: 1665437 (ipc=13.7) sim_rate=52044 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:40:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (54204,24201), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(54205,24201)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (54911,24201), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(54912,24201)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(219,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (56146,24201), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(56147,24201)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (56679,24201), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(56680,24201)
GPGPU-Sim uArch: cycles simulated: 81201  inst.: 1691418 (ipc=13.5) sim_rate=51255 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:40:32 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (57165,24201), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(57166,24201)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (58324,24201), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(58325,24201)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (58934,24201), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(58935,24201)
GPGPU-Sim uArch: cycles simulated: 83701  inst.: 1711503 (ipc=13.2) sim_rate=50338 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:40:33 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (60141,24201), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(60142,24201)
GPGPU-Sim uArch: cycles simulated: 86701  inst.: 1736734 (ipc=13.0) sim_rate=49620 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:40:34 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (62685,24201), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(62686,24201)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (63245,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(63246,24201)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (63269,24201), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(63270,24201)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (63549,24201), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(63550,24201)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (65090,24201), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(65091,24201)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (65092,24201), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(65093,24201)
GPGPU-Sim uArch: cycles simulated: 89701  inst.: 1761589 (ipc=12.8) sim_rate=48933 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:40:35 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (65702,24201), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(65703,24201)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (65800,24201), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(65801,24201)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(197,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 92701  inst.: 1787579 (ipc=12.6) sim_rate=48312 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:40:36 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (69081,24201), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(69082,24201)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (70225,24201), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(70226,24201)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (70512,24201), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(70513,24201)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (70606,24201), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(70607,24201)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (70939,24201), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(70940,24201)
GPGPU-Sim uArch: cycles simulated: 95201  inst.: 1809916 (ipc=12.5) sim_rate=47629 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:40:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (71845,24201), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(71846,24201)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (73692,24201), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(73693,24201)
GPGPU-Sim uArch: cycles simulated: 98201  inst.: 1837516 (ipc=12.4) sim_rate=47115 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:40:38 2016
GPGPU-Sim uArch: cycles simulated: 101201  inst.: 1864952 (ipc=12.2) sim_rate=46623 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:40:39 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (77174,24201), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(77175,24201)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(185,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (78329,24201), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(78330,24201)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (78474,24201), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 103701  inst.: 1888096 (ipc=12.1) sim_rate=46051 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:40:40 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (79754,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (79756,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (79801,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (81135,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (81275,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (82222,24201), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 106701  inst.: 1915563 (ipc=12.0) sim_rate=45608 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:40:41 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (83168,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (83816,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (84979,24201), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 109701  inst.: 1944184 (ipc=11.9) sim_rate=45213 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:40:42 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (85936,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (87096,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (87503,24201), 5 CTAs running
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(193,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 112701  inst.: 1974723 (ipc=11.9) sim_rate=44880 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:40:43 2016
GPGPU-Sim uArch: cycles simulated: 115701  inst.: 2003540 (ipc=11.8) sim_rate=44523 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:40:44 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (91690,24201), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (92407,24201), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (92811,24201), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (92836,24201), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (94480,24201), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 118701  inst.: 2032473 (ipc=11.7) sim_rate=44184 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:40:45 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (96771,24201), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (96808,24201), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (97275,24201), 4 CTAs running
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(241,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 122201  inst.: 2064411 (ipc=11.6) sim_rate=43923 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:40:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (98049,24201), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (98507,24201), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (99721,24201), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (100031,24201), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (100148,24201), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (100931,24201), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 125201  inst.: 2092477 (ipc=11.6) sim_rate=43593 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:40:47 2016
GPGPU-Sim uArch: cycles simulated: 128201  inst.: 2121563 (ipc=11.5) sim_rate=43297 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:40:48 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (105103,24201), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (106340,24201), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (106709,24201), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 131701  inst.: 2154391 (ipc=11.5) sim_rate=43087 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:40:49 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(250,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 134701  inst.: 2182168 (ipc=11.4) sim_rate=42787 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:40:50 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (110844,24201), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (110856,24201), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (111292,24201), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (111498,24201), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (111634,24201), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (112524,24201), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 138201  inst.: 2215752 (ipc=11.3) sim_rate=42610 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:40:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (114475,24201), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (115018,24201), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (117153,24201), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (117452,24201), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 141701  inst.: 2247775 (ipc=11.3) sim_rate=42410 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:40:52 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (117784,24201), 3 CTAs running
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(224,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 144701  inst.: 2272160 (ipc=11.2) sim_rate=42077 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:40:53 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (121063,24201), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (121190,24201), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (122815,24201), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 148201  inst.: 2303303 (ipc=11.1) sim_rate=41878 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:40:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (124066,24201), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (127340,24201), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 151701  inst.: 2332512 (ipc=11.1) sim_rate=41652 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:40:55 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (128776,24201), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (129111,24201), 2 CTAs running
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(233,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (129230,24201), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (129462,24201), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 155701  inst.: 2366556 (ipc=11.0) sim_rate=41518 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:40:56 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (131676,24201), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (132334,24201), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (132893,24201), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (134372,24201), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (134550,24201), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 159201  inst.: 2395701 (ipc=10.9) sim_rate=41305 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:40:57 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (137971,24201), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (138606,24201), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 163201  inst.: 2429900 (ipc=10.8) sim_rate=41184 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:40:58 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (139847,24201), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (140165,24201), 2 CTAs running
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(242,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (142503,24201), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 167201  inst.: 2463698 (ipc=10.8) sim_rate=41061 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:40:59 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (144432,24201), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (146418,24201), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (146557,24201), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 171201  inst.: 2494617 (ipc=10.7) sim_rate=40895 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:41:00 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (147244,24201), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (147511,24201), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (147593,24201), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (148275,24201), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 174701  inst.: 2525551 (ipc=10.6) sim_rate=40734 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:41:01 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (151496,24201), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (151567,24201), 1 CTAs running
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(244,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (152363,24201), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 178701  inst.: 2559842 (ipc=10.6) sim_rate=40632 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:41:02 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (154545,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (157031,24201), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 183201  inst.: 2596516 (ipc=10.5) sim_rate=40570 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:41:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (159327,24201), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (160737,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (161042,24201), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 187201  inst.: 2629256 (ipc=10.5) sim_rate=40450 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:41:04 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(255,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (163473,24201), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (165281,24201), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (165478,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (165548,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (165576,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (165973,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 192201  inst.: 2659120 (ipc=10.3) sim_rate=40289 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:41:05 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (168946,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (169121,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (169152,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (169511,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (174482,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 200701  inst.: 2682200 (ipc=10.0) sim_rate=40032 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:41:06 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (177301,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (178871,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (181702,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (183809,24201), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 183810
gpu_sim_insn = 1764767
gpu_ipc =       9.6010
gpu_tot_sim_cycle = 208011
gpu_tot_sim_insn = 2688254
gpu_tot_ipc =      12.9236
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 7336
gpu_total_sim_rate=40123

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 199597
	L1I_total_cache_misses = 539
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 11336, Miss = 6698, Miss_rate = 0.591, Pending_hits = 40, Reservation_fails = 47
	L1D_cache_core[1]: Access = 10053, Miss = 5844, Miss_rate = 0.581, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[2]: Access = 13993, Miss = 8320, Miss_rate = 0.595, Pending_hits = 65, Reservation_fails = 79
	L1D_cache_core[3]: Access = 10649, Miss = 6216, Miss_rate = 0.584, Pending_hits = 44, Reservation_fails = 102
	L1D_cache_core[4]: Access = 11591, Miss = 6799, Miss_rate = 0.587, Pending_hits = 44, Reservation_fails = 0
	L1D_cache_core[5]: Access = 10374, Miss = 6118, Miss_rate = 0.590, Pending_hits = 34, Reservation_fails = 5
	L1D_cache_core[6]: Access = 9898, Miss = 5694, Miss_rate = 0.575, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[7]: Access = 11736, Miss = 6823, Miss_rate = 0.581, Pending_hits = 49, Reservation_fails = 9
	L1D_cache_core[8]: Access = 9809, Miss = 5820, Miss_rate = 0.593, Pending_hits = 39, Reservation_fails = 90
	L1D_cache_core[9]: Access = 11129, Miss = 6571, Miss_rate = 0.590, Pending_hits = 17, Reservation_fails = 47
	L1D_cache_core[10]: Access = 14297, Miss = 8601, Miss_rate = 0.602, Pending_hits = 31, Reservation_fails = 10
	L1D_cache_core[11]: Access = 10378, Miss = 6006, Miss_rate = 0.579, Pending_hits = 48, Reservation_fails = 22
	L1D_cache_core[12]: Access = 8458, Miss = 4867, Miss_rate = 0.575, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 13793, Miss = 8298, Miss_rate = 0.602, Pending_hits = 31, Reservation_fails = 140
	L1D_cache_core[14]: Access = 11093, Miss = 6494, Miss_rate = 0.585, Pending_hits = 52, Reservation_fails = 42
	L1D_total_cache_accesses = 168587
	L1D_total_cache_misses = 99169
	L1D_total_cache_miss_rate = 0.5882
	L1D_total_cache_pending_hits = 561
	L1D_total_cache_reservation_fails = 593
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 31720
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31690
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 571
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 199058
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 539
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
546, 163, 641, 105, 641, 602, 516, 613, 361, 305, 626, 90, 643, 559, 768, 389, 587, 486, 617, 389, 615, 361, 671, 503, 671, 389, 897, 473, 598, 417, 604, 542, 598, 553, 727, 615, 654, 822, 858, 344, 234, 318, 471, 75, 374, 75, 600, 262, 
gpgpu_n_tot_thrd_icount = 11864672
gpgpu_n_tot_w_icount = 370771
gpgpu_n_stall_shd_mem = 79186
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34788
gpgpu_n_mem_write_global = 65832
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 284444
gpgpu_n_store_insn = 89512
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 329512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 79186
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1830	W0_Idle:973175	W0_Scoreboard:4310214	W1:131318	W2:56788	W3:33626	W4:23854	W5:17481	W6:13142	W7:11227	W8:7747	W9:5707	W10:3795	W11:2279	W12:904	W13:543	W14:594	W15:155	W16:56	W17:52	W18:63	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278304 {8:34788,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2634752 {40:65814,72:4,136:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4731168 {136:34788,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 526656 {8:65832,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 52 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 160 
max_icnt2mem_latency = 76 
max_icnt2sh_latency = 207917 
mrq_lat_table:8533 	503 	113 	748 	771 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93301 	7334 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	73849 	21838 	4989 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18238 	12522 	3931 	112 	0 	0 	0 	2 	11 	50 	278 	1390 	7645 	26614 	29842 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	411 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        14        16        12        18        24        26        24        28        24        17        20        22        28        27        19        12 
dram[1]:        13        10        16        14        20        16        22        30        10        30        20        22        28        28        13        20 
dram[2]:        18        14        25        16        14        42        20        34        28        10        20        22        24        28        16        16 
dram[3]:        20        32        18        12        18        16        16        18        12        16        21        23        31        15        20        23 
dram[4]:        23        17        18        19        12        20        15        16        10        12        15        14        23        34        24        14 
dram[5]:        32        16        14        14        12        18        24        14        14        13        22        22        26        30         9        12 
maximum service time to same row:
dram[0]:     11999     17054     16312     13452     18022     17945     14003     22039     35737     21106     42751     64716      8485     15489     18552     18844 
dram[1]:     10643     18760     14831     20749     13382     18347     16972     28280     21254     43263     30636     28309     18672     13687     19097     25229 
dram[2]:     16437     22200     15316     21059     23200     34647     18209     31571     19367     15152     23700     33187     15665      8918     25830     16738 
dram[3]:     25843     18465     10927     17300     31775     28709     22572     15363     23608     24750     35094     32163      9052     30006     22402     23657 
dram[4]:     38868     23494     30448     23271     13610     14934     30387     13567     16332     21158     53937     52953     46282     28828     16519     24500 
dram[5]:     17838     11886     22030     13826      6748     15321     19357     20621     14285     24296     46711     49259     13242     16860     20875     14280 
average row accesses per activate:
dram[0]:  3.114286  3.774194  3.025000  3.394737  3.384615  2.687500  3.450000  4.437500  3.589744  3.062500  4.181818  3.615385  2.916667  4.000000  3.260870  2.814815 
dram[1]:  3.200000  2.926829  3.812500  3.024390  3.628572  3.175000  3.550000  3.447368  3.000000  4.000000  2.861111  2.939394  4.312500  3.823529  2.920000  3.684211 
dram[2]:  2.880952  3.250000  3.195122  3.093023  3.255814  4.133333  3.542857  3.325000  2.979592  2.740741  3.225806  3.840000  5.400000  4.066667  3.736842  3.000000 
dram[3]:  3.342857  3.322581  3.447368  3.454545  3.410256  3.341463  3.177778  3.214286  2.846154  2.960000  2.729730  2.757576  4.600000  3.833333  5.000000  4.058824 
dram[4]:  3.656250  3.774194  3.073171  3.878788  2.750000  3.292683  3.918919  3.341463  2.814815  2.901961  3.129032  3.560000  4.692307  5.750000  5.000000  4.928571 
dram[5]:  5.571429  3.636364  3.000000  3.633333  2.714286  3.292683  4.250000  3.044445  3.585366  2.897959  2.621622  4.368421  4.600000  3.764706  2.600000  3.217391 
average row locality = 10679/3183 = 3.355011
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        85        87        96       100        95       106       110       108       114        80        84        66        55        75        76 
dram[1]:        79        85        89        90        95        93       110        99       117       111        91        87        69        62        73        70 
dram[2]:        87        84        97        97       106        92        92        98       114       115        87        85        80        60        71        66 
dram[3]:        84        71        99        82       101       105       111       103       115       116        88        80        66        68        75        69 
dram[4]:        83        84        92        95       100       103       113       105       120       114        84        79        61        66        70        69 
dram[5]:        83        88       105        77       100       102       103       105       115       109        87        73        66        63        65        74 
total reads: 8552
bank skew: 120/55 = 2.18
chip skew: 1438/1415 = 1.02
number of total write accesses:
dram[0]:        31        32        34        33        32        34        32        32        32        33        12        10         4         1         0         0 
dram[1]:        33        35        33        34        32        34        32        32        33        33        12        10         0         3         0         0 
dram[2]:        34        33        34        36        34        32        32        35        32        33        13        11         1         1         0         0 
dram[3]:        33        32        32        32        32        32        32        32        33        32        13        11         3         1         0         0 
dram[4]:        34        33        34        33        32        32        32        32        32        34        13        10         0         3         0         0 
dram[5]:        34        32        36        32        33        33        33        32        32        33        10        10         3         1         0         0 
total reads: 2127
min_bank_accesses = 0!
chip skew: 361/350 = 1.03
average mf latency per bank:
dram[0]:        764       733       671       665       661       662       609       649       668       612      2272      2416      4055      5136      3734      3763
dram[1]:        664       652       688       664       673       684       627       685       593       586      2078      2378      4065      4462      3867      4168
dram[2]:        690       704       642       648       685       639       682       670       591       651      2187      2365      3616      4517      3891      4150
dram[3]:        708       780       679       732       624       660       663       659       610       606      2113      2591      4249      4080      3757      4080
dram[4]:        671       712       669       695       681       654       611       630       582       608     17462      2596      4616      3999      4044      4219
dram[5]:        751       708       634       700       679       654       637       653       617       623      2408      2770      4088      4370      4301      3859
maximum mf latency per bank:
dram[0]:        302       341       303       301       329       298       308       330       308       334       300       323       293       286       312       291
dram[1]:        301       290       306       300       305       303       305       299       309       321       325       299       300       302       289       286
dram[2]:        298       317       304       314       304       296       318       303       340       309       315       319       316       292       296       287
dram[3]:        325       294       306       303       324       304       312       316       317       310       312       308       312       312       291       289
dram[4]:        332       309       319       297       334       344       320       331       314       308       301       316       302       288       293       286
dram[5]:        304       287       307       290       302       310       341       321       301       306       308       300       296       294       318       340

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274573 n_nop=270353 n_act=526 n_pre=510 n_req=1767 n_rd=2830 n_write=354 bw_util=0.02319
n_activity=37178 dram_eff=0.1713
bk0: 156a 273077i bk1: 170a 273139i bk2: 174a 272856i bk3: 192a 272823i bk4: 200a 272808i bk5: 190a 272610i bk6: 212a 272750i bk7: 220a 272933i bk8: 216a 272789i bk9: 228a 272487i bk10: 160a 273492i bk11: 168a 273458i bk12: 132a 273647i bk13: 110a 273985i bk14: 150a 273709i bk15: 152a 273614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0218958
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274573 n_nop=270322 n_act=534 n_pre=518 n_req=1776 n_rd=2840 n_write=359 bw_util=0.0233
n_activity=37170 dram_eff=0.1721
bk0: 158a 273082i bk1: 170a 272915i bk2: 178a 273062i bk3: 180a 272894i bk4: 190a 272940i bk5: 186a 272845i bk6: 220a 272762i bk7: 198a 272816i bk8: 234a 272428i bk9: 222a 272804i bk10: 182a 273132i bk11: 174a 273259i bk12: 138a 273844i bk13: 124a 273825i bk14: 146a 273660i bk15: 140a 273829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0216336
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274573 n_nop=270282 n_act=540 n_pre=524 n_req=1792 n_rd=2862 n_write=365 bw_util=0.02351
n_activity=36985 dram_eff=0.1745
bk0: 174a 272874i bk1: 168a 273028i bk2: 194a 272808i bk3: 194a 272727i bk4: 212a 272646i bk5: 184a 273058i bk6: 184a 272939i bk7: 196a 272774i bk8: 228a 272499i bk9: 230a 272375i bk10: 174a 273198i bk11: 170a 273440i bk12: 160a 273791i bk13: 120a 273916i bk14: 142a 273771i bk15: 132a 273786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0225332
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274573 n_nop=270290 n_act=541 n_pre=525 n_req=1783 n_rd=2866 n_write=351 bw_util=0.02343
n_activity=37292 dram_eff=0.1725
bk0: 168a 273074i bk1: 142a 273220i bk2: 198a 272909i bk3: 164a 273066i bk4: 202a 272881i bk5: 210a 272737i bk6: 222a 272597i bk7: 206a 272728i bk8: 230a 272449i bk9: 232a 272414i bk10: 176a 273059i bk11: 160a 273232i bk12: 132a 273801i bk13: 136a 273784i bk14: 150a 273855i bk15: 138a 273895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0208433
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274573 n_nop=270319 n_act=518 n_pre=502 n_req=1792 n_rd=2876 n_write=358 bw_util=0.02356
n_activity=36852 dram_eff=0.1755
bk0: 166a 273169i bk1: 168a 273130i bk2: 184a 272874i bk3: 190a 273035i bk4: 200a 272647i bk5: 206a 272769i bk6: 226a 272827i bk7: 210a 272693i bk8: 240a 272349i bk9: 228a 272400i bk10: 168a 273235i bk11: 158a 273472i bk12: 122a 273948i bk13: 132a 273922i bk14: 140a 273923i bk15: 138a 273960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0212985
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=274573 n_nop=270355 n_act=524 n_pre=508 n_req=1769 n_rd=2830 n_write=356 bw_util=0.02321
n_activity=36724 dram_eff=0.1735
bk0: 166a 273334i bk1: 176a 273092i bk2: 210a 272605i bk3: 154a 273168i bk4: 200a 272671i bk5: 204a 272745i bk6: 206a 272954i bk7: 210a 272648i bk8: 230a 272677i bk9: 218a 272544i bk10: 174a 273166i bk11: 146a 273612i bk12: 132a 273875i bk13: 126a 273871i bk14: 130a 273677i bk15: 148a 273707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0199146

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7447, Miss = 700, Miss_rate = 0.094, Pending_hits = 6, Reservation_fails = 221
L2_cache_bank[1]: Access = 7655, Miss = 715, Miss_rate = 0.093, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 7420, Miss = 723, Miss_rate = 0.097, Pending_hits = 7, Reservation_fails = 108
L2_cache_bank[3]: Access = 7654, Miss = 697, Miss_rate = 0.091, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 7543, Miss = 734, Miss_rate = 0.097, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 7473, Miss = 697, Miss_rate = 0.093, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 7586, Miss = 739, Miss_rate = 0.097, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 7627, Miss = 694, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 17433, Miss = 723, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7627, Miss = 715, Miss_rate = 0.094, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 7657, Miss = 724, Miss_rate = 0.095, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 7573, Miss = 691, Miss_rate = 0.091, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 100695
L2_total_cache_misses = 8552
L2_total_cache_miss_rate = 0.0849
L2_total_cache_pending_hits = 31
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6450
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2097
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=240117
icnt_total_pkts_simt_to_mem=166573
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.2757
	minimum = 6
	maximum = 107
Network latency average = 10.0894
	minimum = 6
	maximum = 102
Slowest packet = 113494
Flit latency average = 9.94903
	minimum = 6
	maximum = 102
Slowest flit = 379751
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0399527
	minimum = 0.0266525 (at node 12)
	maximum = 0.0932267 (at node 23)
Accepted packet rate average = 0.0399527
	minimum = 0.0266525 (at node 12)
	maximum = 0.0932267 (at node 23)
Injected flit rate average = 0.0804541
	minimum = 0.0440346 (at node 12)
	maximum = 0.153659 (at node 23)
Accepted flit rate average= 0.0804541
	minimum = 0.0637996 (at node 12)
	maximum = 0.171345 (at node 23)
Injected packet length average = 2.01373
Accepted packet length average = 2.01373
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.45892 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70.5 (2 samples)
Network latency average = 8.82398 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68 (2 samples)
Flit latency average = 8.05937 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0223561 (2 samples)
	minimum = 0.0146485 (2 samples)
	maximum = 0.0527495 (2 samples)
Accepted packet rate average = 0.0223561 (2 samples)
	minimum = 0.0146485 (2 samples)
	maximum = 0.0527495 (2 samples)
Injected flit rate average = 0.0458948 (2 samples)
	minimum = 0.0237528 (2 samples)
	maximum = 0.0892462 (2 samples)
Accepted flit rate average = 0.0458948 (2 samples)
	minimum = 0.0344203 (2 samples)
	maximum = 0.0982755 (2 samples)
Injected packet size average = 2.0529 (2 samples)
Accepted packet size average = 2.0529 (2 samples)
Hops average = 1 (2 samples)
