# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../customCPU.gen/sources_1/ip/register_array/register_array_sim_netlist.vhdl" \
"../../../../customCPU.srcs/sources_1/new/register_file.vhd" \
"../../../../customCPU.srcs/sim_1/new/register_file_testbench.vhd" \

# Do not sort compile order
nosort
