{"vcs1":{"timestamp_begin":1741688032.804082850, "rt":0.97, "ut":0.36, "st":0.37}}
{"vcselab":{"timestamp_begin":1741688033.899798345, "rt":0.41, "ut":0.24, "st":0.06}}
{"link":{"timestamp_begin":1741688034.405659710, "rt":0.79, "ut":0.31, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741688031.999001420}
{"VCS_COMP_START_TIME": 1741688031.999001420}
{"VCS_COMP_END_TIME": 1741688035.636067734}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access -timescale=10ns/1ns -lca -kdb ../rtl/encoder.sv ./tb/enc_tb.sv -t encoder +define+SIM_TASKS"}
{"vcs1": {"peak_mem": 518516}}
{"vcselab": {"peak_mem": 224040}}
