$date
	Mon Jul 22 22:00:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fmsk_tb $end
$var wire 8 ! F_tb [7:0] $end
$var parameter 32 " N $end
$var reg 3 # B_tb [2:0] $end
$scope module fmsk_I $end
$var wire 3 $ B [2:0] $end
$var wire 8 % F [7:0] $end
$var parameter 32 & N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 &
b1000 "
$end
#0
$dumpvars
b11111111 %
b0 $
b0 #
b11111111 !
$end
#10
b111111 !
b111111 %
b10 #
b10 $
#20
b1 !
b1 %
b111 #
b111 $
#40
