module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2ee):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire3;
  input wire signed [(5'h13):(1'h0)] wire2;
  input wire [(4'he):(1'h0)] wire1;
  input wire [(4'hb):(1'h0)] wire0;
  wire [(2'h3):(1'h0)] wire130;
  wire [(2'h2):(1'h0)] wire129;
  wire [(4'h9):(1'h0)] wire123;
  wire [(4'hd):(1'h0)] wire86;
  wire signed [(2'h2):(1'h0)] wire85;
  wire [(5'h12):(1'h0)] wire84;
  wire signed [(4'h9):(1'h0)] wire75;
  wire [(5'h15):(1'h0)] wire74;
  wire signed [(3'h6):(1'h0)] wire73;
  wire signed [(3'h5):(1'h0)] wire72;
  wire [(3'h7):(1'h0)] wire65;
  reg signed [(5'h15):(1'h0)] reg128 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg127 = (1'h0);
  reg [(3'h6):(1'h0)] reg126 = (1'h0);
  reg [(5'h12):(1'h0)] reg125 = (1'h0);
  reg [(4'hf):(1'h0)] reg124 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg122 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg121 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg120 = (1'h0);
  reg [(5'h14):(1'h0)] reg119 = (1'h0);
  reg [(5'h13):(1'h0)] reg118 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg117 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg116 = (1'h0);
  reg [(4'hf):(1'h0)] reg115 = (1'h0);
  reg [(5'h10):(1'h0)] reg114 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg113 = (1'h0);
  reg [(5'h15):(1'h0)] reg112 = (1'h0);
  reg [(5'h12):(1'h0)] reg111 = (1'h0);
  reg signed [(4'he):(1'h0)] reg110 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg109 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg108 = (1'h0);
  reg [(3'h6):(1'h0)] reg107 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg106 = (1'h0);
  reg [(4'ha):(1'h0)] reg105 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg104 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg103 = (1'h0);
  reg [(2'h2):(1'h0)] reg102 = (1'h0);
  reg [(4'hd):(1'h0)] reg101 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg100 = (1'h0);
  reg [(5'h12):(1'h0)] reg99 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg98 = (1'h0);
  reg [(4'hf):(1'h0)] reg97 = (1'h0);
  reg [(2'h2):(1'h0)] reg96 = (1'h0);
  reg [(4'hc):(1'h0)] reg95 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg94 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg93 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg92 = (1'h0);
  reg [(2'h3):(1'h0)] reg91 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg90 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg89 = (1'h0);
  reg [(3'h5):(1'h0)] reg88 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg87 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg83 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg82 = (1'h0);
  reg [(2'h3):(1'h0)] reg81 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg80 = (1'h0);
  reg [(5'h15):(1'h0)] reg79 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg78 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg77 = (1'h0);
  reg [(5'h12):(1'h0)] reg76 = (1'h0);
  reg signed [(4'he):(1'h0)] reg71 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg70 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg69 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg68 = (1'h0);
  reg [(4'hb):(1'h0)] reg67 = (1'h0);
  assign y = {wire130,
                 wire129,
                 wire123,
                 wire86,
                 wire85,
                 wire84,
                 wire75,
                 wire74,
                 wire73,
                 wire72,
                 wire65,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg112,
                 reg111,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 (1'h0)};
  module4 #() modinst66 (.wire6(wire0), .wire5(wire3), .wire8(wire2), .y(wire65), .wire7(wire1), .clk(clk));
  always
    @(posedge clk) begin
      reg67 <= $unsigned({$unsigned(($signed(wire0) != (7'h42))),
          $unsigned(wire0)});
      reg68 <= (wire65 & $unsigned((8'hbd)));
      reg69 <= reg68;
      reg70 <= $unsigned((((|(reg68 != reg68)) - (^wire3)) == (|(wire65 != {(7'h44)}))));
      reg71 <= $signed((($unsigned(wire1) ?
          (((8'hb9) ^~ wire1) < reg67) : {$unsigned(wire0),
              (reg68 || reg67)}) > $unsigned(reg69)));
    end
  assign wire72 = (!$signed((wire0 ? wire3 : reg70)));
  assign wire73 = (wire0 <<< ($signed(wire65[(3'h6):(3'h5)]) ?
                      reg71[(3'h4):(2'h2)] : ({reg71[(4'ha):(1'h1)],
                          reg70[(3'h5):(1'h0)]} == {wire2})));
  assign wire74 = reg71[(4'hd):(1'h1)];
  assign wire75 = wire0[(1'h0):(1'h0)];
  always
    @(posedge clk) begin
      reg76 <= {(8'hb8), {wire65[(3'h4):(3'h4)]}};
      reg77 <= $signed((wire74[(1'h0):(1'h0)] != $unsigned((+(wire2 <= (8'hbc))))));
      reg78 <= wire75;
      reg79 <= reg69;
    end
  always
    @(posedge clk) begin
      reg80 <= ($signed((^(!wire73))) ~^ $signed({$signed(((8'hb6) ?
              reg71 : reg77))}));
      reg81 <= (((8'hb0) >>> $unsigned($signed((wire1 ?
          wire2 : reg68)))) ^ reg79);
      reg82 <= (($signed(($signed(reg80) ?
              {reg78,
                  wire65} : wire2)) >>> $unsigned($signed((reg78 && reg68)))) ?
          $unsigned((!($signed(reg68) ^ (8'hb4)))) : ($unsigned($unsigned({reg80,
                  wire65})) ?
              (wire75 ?
                  reg76[(4'hf):(1'h0)] : wire3[(4'hd):(1'h0)]) : ((-(+reg77)) < $signed($unsigned(wire75)))));
      reg83 <= $signed($unsigned($unsigned(wire65)));
    end
  assign wire84 = ({wire65} && reg77);
  assign wire85 = $signed($signed($signed((^~$unsigned(wire74)))));
  assign wire86 = $unsigned((!{$unsigned(reg69[(4'hc):(4'hc)]), (~{reg69})}));
  always
    @(posedge clk) begin
      reg87 <= wire1[(4'hc):(3'h4)];
      reg88 <= wire84;
      if ((~|$signed((^~(reg77 >> (8'haa))))))
        begin
          reg89 <= ((|reg69[(3'h4):(2'h2)]) ?
              (~|$unsigned(((~^reg81) ?
                  reg71 : reg79[(4'hc):(1'h1)]))) : reg70);
          reg90 <= reg67;
          reg91 <= reg81[(2'h2):(1'h1)];
        end
      else
        begin
          reg89 <= ($unsigned(($unsigned(((8'ha6) ? wire75 : wire3)) ?
                  reg83 : $signed((reg67 ? wire65 : reg67)))) ?
              ($signed((^~reg68)) ?
                  {$signed($unsigned(reg78)),
                      ((wire2 > reg90) ?
                          reg67[(3'h5):(1'h0)] : (8'hb7))} : reg88) : wire73);
          reg90 <= $unsigned(({($unsigned((8'ha4)) ?
                      (reg80 ? reg83 : wire74) : (reg70 == reg67)),
                  reg89[(3'h6):(1'h1)]} ?
              $unsigned(($signed(wire65) + $unsigned((7'h42)))) : $unsigned((reg77 ?
                  (^wire3) : (reg68 ? (8'hb3) : reg81)))));
        end
    end
  always
    @(posedge clk) begin
      if ({(8'ha7),
          {$signed($unsigned((wire0 ? reg83 : (7'h41)))),
              wire84[(4'h8):(3'h7)]}})
        begin
          reg92 <= ($unsigned($unsigned($unsigned(reg68))) ?
              reg67[(3'h4):(1'h1)] : $signed($unsigned(((+reg76) ?
                  reg83 : ((8'h9e) ? reg78 : reg91)))));
          reg93 <= {$signed($signed(($unsigned(wire72) ?
                  (wire72 || reg87) : $signed((8'hb4))))),
              {$signed((~$unsigned((8'ha0)))),
                  ((wire73[(1'h1):(1'h0)] ?
                          (wire75 * reg71) : (reg77 ? wire84 : reg90)) ?
                      (reg81 ?
                          $signed(reg76) : reg67[(3'h6):(3'h4)]) : reg68[(2'h3):(1'h1)])}};
          reg94 <= wire86;
          if ($unsigned(($unsigned($unsigned($signed(reg77))) << wire75[(3'h6):(2'h3)])))
            begin
              reg95 <= ($signed(((8'hb5) * {wire84,
                  (wire65 != reg68)})) >>> $signed(reg79[(5'h15):(3'h6)]));
              reg96 <= wire72;
            end
          else
            begin
              reg95 <= (reg91[(2'h3):(1'h1)] ?
                  reg83[(2'h3):(1'h1)] : (wire0 ^ (-$unsigned($unsigned(reg89)))));
            end
          reg97 <= {$unsigned({$signed((reg69 < (8'h9f)))})};
        end
      else
        begin
          reg92 <= reg93;
          reg93 <= $signed($signed(wire86[(4'hd):(4'ha)]));
          if (wire1)
            begin
              reg94 <= (-((-$signed({wire72})) ?
                  {reg76, (-(+(7'h43)))} : $signed($signed($signed(reg67)))));
            end
          else
            begin
              reg94 <= {$signed((((wire72 ? reg95 : wire86) ?
                          reg70 : $signed(wire85)) ?
                      (reg93 ? wire0 : reg80[(3'h4):(1'h1)]) : $signed((reg94 ?
                          reg93 : wire1)))),
                  (~^{reg96})};
              reg95 <= reg69;
              reg96 <= $signed($signed(((^(~&reg88)) ~^ wire65)));
            end
          reg97 <= (($unsigned((!$unsigned(wire3))) | (~|reg91)) >> {(reg83 >= {(reg78 ~^ reg83),
                  (~^(8'hb4))})});
        end
      reg98 <= (reg93[(3'h6):(2'h3)] * (($unsigned(wire84) ?
              (&((8'hb8) < (8'had))) : (reg71[(2'h3):(2'h2)] ?
                  (wire73 >>> reg79) : (^reg90))) ?
          (wire73[(1'h0):(1'h0)] ^ (|$signed(reg77))) : $signed((^$signed(wire85)))));
    end
  always
    @(posedge clk) begin
      if (($signed($unsigned((^~{wire74, reg67}))) < $signed(reg92)))
        begin
          if (wire2[(3'h6):(2'h3)])
            begin
              reg99 <= (^~$unsigned(reg69[(4'ha):(2'h2)]));
              reg100 <= (-(($signed(wire84[(4'h9):(4'h9)]) ?
                      (+reg70[(4'ha):(3'h4)]) : (reg95 ?
                          wire2 : (wire3 >> wire72))) ?
                  (reg92[(4'h9):(2'h2)] ?
                      reg98[(3'h5):(2'h3)] : $signed((reg91 * reg82))) : ((~^(wire1 && reg91)) * reg82)));
              reg101 <= (((^~$unsigned(reg82)) ?
                      $signed($unsigned(reg68)) : (reg68 ?
                          $signed(((8'hb0) ?
                              reg76 : reg87)) : reg76[(3'h7):(2'h2)])) ?
                  (8'hba) : (~|wire0[(1'h1):(1'h1)]));
              reg102 <= reg77[(2'h3):(2'h2)];
            end
          else
            begin
              reg99 <= ($unsigned({(-reg77)}) & (reg80[(3'h6):(1'h1)] || ($signed($signed(wire72)) < (reg83 + (wire2 ~^ (8'hba))))));
              reg100 <= (&reg77[(1'h0):(1'h0)]);
              reg101 <= wire65;
              reg102 <= {reg91[(2'h3):(2'h2)]};
            end
          reg103 <= reg102[(2'h2):(1'h1)];
          reg104 <= $signed($unsigned((($signed((8'hb5)) + wire1[(4'hc):(4'h8)]) <= ($unsigned(reg70) ?
              (reg94 ? reg68 : wire86) : (~reg91)))));
          reg105 <= (~|wire1);
          reg106 <= $signed($signed(reg103));
        end
      else
        begin
          reg99 <= (reg105 > $unsigned((~|(reg79 | (reg81 ? reg92 : reg82)))));
          reg100 <= ($signed(($signed((reg105 ?
                  reg91 : reg100)) >> reg96[(2'h2):(2'h2)])) ?
              $unsigned((($unsigned((8'ha7)) != reg67[(1'h1):(1'h1)]) || (~^$unsigned(wire2)))) : $unsigned(reg98));
          reg101 <= wire65[(3'h6):(1'h0)];
          reg102 <= $unsigned($signed((~^$signed(reg89))));
        end
      if ((~$signed(($signed($signed(reg103)) ?
          $signed((+reg77)) : ($signed((8'h9d)) ? wire84 : reg83)))))
        begin
          reg107 <= ($unsigned(($unsigned((reg78 ? wire86 : (8'hb3))) ?
                  reg100[(3'h6):(1'h0)] : $signed({reg103, reg101}))) ?
              {($unsigned($signed((8'hae))) ?
                      $signed((reg93 && reg104)) : reg96),
                  (reg105[(1'h1):(1'h1)] >> ($signed((7'h44)) ?
                      (&(7'h44)) : ((8'ha8) ?
                          wire1 : wire84)))} : (($unsigned((reg91 ?
                          (8'hac) : reg80)) ?
                      reg106 : reg93) ?
                  $signed(((^~reg67) ?
                      (wire2 >= wire75) : $unsigned(reg104))) : {($unsigned(reg79) ?
                          $unsigned(wire75) : reg105[(3'h6):(1'h1)])}));
          reg108 <= $signed(($unsigned(reg87[(4'hc):(4'h8)]) - ({$unsigned(wire73)} ?
              reg98[(4'h8):(3'h6)] : $signed($unsigned(reg87)))));
          if (((wire85[(1'h1):(1'h1)] ?
              $unsigned($unsigned(reg101[(3'h5):(3'h5)])) : wire0[(3'h6):(3'h5)]) > {{$signed((~(8'hac)))},
              $unsigned(wire3)}))
            begin
              reg109 <= reg67[(2'h2):(1'h1)];
              reg110 <= (reg71[(1'h0):(1'h0)] ? (8'ha9) : reg94[(3'h7):(3'h4)]);
              reg111 <= reg80[(4'h8):(3'h5)];
              reg112 <= (~((((^~reg101) ?
                      $unsigned((8'haa)) : {reg109,
                          reg77}) <<< wire3[(5'h12):(4'he)]) ?
                  ($unsigned($signed(reg91)) & {reg98}) : $unsigned($signed(reg100))));
              reg113 <= (8'h9e);
            end
          else
            begin
              reg109 <= $unsigned(((~|reg70[(4'hc):(2'h2)]) ?
                  $signed(reg83) : wire75));
              reg110 <= $signed(wire3[(4'he):(3'h4)]);
              reg111 <= ({{reg105[(1'h1):(1'h1)],
                      ((~|reg103) ?
                          $unsigned(wire65) : (reg80 ?
                              wire84 : (8'ha0)))}} | $unsigned((8'hbb)));
              reg112 <= (($unsigned({$unsigned((8'ha4))}) ?
                  (reg95 ?
                      reg95 : wire84[(4'he):(4'hb)]) : (&wire0)) != (-{$signed($signed(reg76))}));
            end
          if (reg97[(4'h8):(3'h6)])
            begin
              reg114 <= ((&((~&(reg93 & reg67)) <= wire3)) ^~ wire75);
            end
          else
            begin
              reg114 <= reg114;
              reg115 <= {reg98,
                  (({(&wire2), (~&reg76)} ^ $unsigned($signed(wire85))) ?
                      reg79[(4'h8):(1'h0)] : $signed(((-wire0) ?
                          reg98[(3'h5):(1'h0)] : (reg114 ? reg107 : reg101))))};
              reg116 <= (~^($signed($signed((wire86 ? reg103 : reg101))) ?
                  (({reg103} - reg76) ?
                      ((reg97 ?
                          reg105 : reg88) > $unsigned(reg77)) : $signed((~|reg112))) : (($unsigned(reg67) ?
                      (reg94 >= reg95) : {reg78}) ^ $unsigned((reg82 ?
                      reg99 : (8'h9e))))));
              reg117 <= $unsigned($unsigned((^~(8'hbf))));
            end
          reg118 <= $unsigned(reg106[(1'h1):(1'h0)]);
        end
      else
        begin
          reg107 <= $unsigned((~|$unsigned($signed((reg113 || wire3)))));
          if (($unsigned((reg103 ?
                  (7'h42) : ($signed((8'ha7)) ?
                      (reg67 ? wire72 : reg111) : (^~(8'haa))))) ?
              wire86 : (($unsigned((reg118 >>> reg105)) == reg89[(2'h3):(2'h3)]) ?
                  reg87 : $signed($unsigned($signed(reg117))))))
            begin
              reg108 <= $signed($signed(((^(reg83 ? (8'ha7) : (8'hb1))) ?
                  reg99[(4'hb):(3'h4)] : (^~$signed(reg111)))));
              reg109 <= $unsigned((&(~^$signed(reg108))));
              reg110 <= $unsigned((8'hbf));
              reg111 <= $unsigned({$unsigned(((reg105 ? reg108 : reg88) ?
                      reg80[(3'h5):(1'h1)] : reg114))});
              reg112 <= reg82[(1'h1):(1'h1)];
            end
          else
            begin
              reg108 <= $unsigned(((((reg105 < reg106) - $signed(reg114)) ?
                  (reg91 && (reg95 ?
                      (8'hb6) : wire85)) : ({(8'hbd)} << (reg113 || wire74))) ^~ ($unsigned((reg104 ?
                  reg79 : reg78)) ^~ $unsigned((reg108 ? reg93 : (7'h42))))));
              reg109 <= $signed($signed((~$unsigned(reg116[(4'he):(4'he)]))));
              reg110 <= ({$signed(($signed(wire0) ?
                      reg111[(5'h12):(4'h8)] : $signed((8'hae)))),
                  $signed($unsigned(reg77))} > (($signed($signed((8'ha1))) ?
                      reg70[(1'h0):(1'h0)] : $unsigned({wire73, reg87})) ?
                  {(reg88 * $signed(reg78)),
                      $unsigned($unsigned((8'ha4)))} : ((~&wire73) <= $unsigned((^reg89)))));
              reg111 <= ($unsigned(reg116[(3'h4):(3'h4)]) ~^ $signed($unsigned((7'h43))));
            end
          reg113 <= reg97[(1'h0):(1'h0)];
          reg114 <= ($unsigned({($unsigned(wire3) >> (wire86 ? reg79 : wire3)),
              ({reg110, reg115} | {reg117, wire75})}) <= (reg104 ?
              $signed($signed($unsigned(reg87))) : ($signed((~|reg93)) ?
                  $unsigned($signed(wire86)) : (-reg87))));
        end
      if ({reg78})
        begin
          reg119 <= $unsigned({(-{{reg90}, wire3}),
              ((^$signed((8'ha0))) >>> reg95[(2'h2):(1'h0)])});
          reg120 <= {(reg99 ?
                  (&$unsigned($signed(reg101))) : reg81[(2'h3):(2'h3)]),
              reg111};
          if ($unsigned((reg108[(4'h9):(3'h6)] * $unsigned($signed((reg81 ?
              reg70 : reg69))))))
            begin
              reg121 <= {(8'hbc),
                  {($unsigned($signed(reg93)) ?
                          (reg110[(4'hc):(4'hc)] & reg97) : $signed((~&wire0)))}};
            end
          else
            begin
              reg121 <= $signed(((&$signed((~^reg118))) ^ $unsigned(($unsigned(reg70) - (~|reg114)))));
            end
          reg122 <= ((~|reg120[(3'h6):(3'h6)]) ?
              (-$unsigned(reg79[(1'h1):(1'h1)])) : reg106[(1'h0):(1'h0)]);
        end
      else
        begin
          reg119 <= reg120[(3'h5):(2'h2)];
          reg120 <= ({reg118,
                  ({$unsigned(reg89), wire2} ?
                      $signed({reg76, reg106}) : reg113[(1'h1):(1'h0)])} ?
              ({reg97[(4'h9):(3'h4)],
                      ($unsigned(reg102) ?
                          reg89[(3'h5):(1'h0)] : $unsigned(reg91))} ?
                  {$signed(reg67[(4'h8):(3'h6)])} : (8'hb5)) : $unsigned($unsigned(reg70[(4'hb):(3'h4)])));
          reg121 <= reg93[(2'h2):(1'h0)];
        end
    end
  assign wire123 = reg116;
  always
    @(posedge clk) begin
      reg124 <= {(&((^$signed(reg107)) ?
              wire123 : (!(reg108 ? reg90 : (8'h9e)))))};
      reg125 <= (reg104[(1'h1):(1'h1)] ?
          {$unsigned(reg78[(5'h13):(4'h9)])} : $signed(reg90[(2'h3):(1'h0)]));
      reg126 <= $unsigned((~|(~|reg67[(2'h2):(1'h0)])));
      reg127 <= (8'hb2);
      reg128 <= reg111[(4'he):(3'h5)];
    end
  assign wire129 = ((wire123 ?
                           $unsigned(reg91[(1'h0):(1'h0)]) : (~&(reg67 ^~ (wire2 ^~ reg88)))) ?
                       ((({reg89, wire0} & $signed(wire74)) ?
                           reg101 : ({reg70} ?
                               (wire73 ?
                                   reg120 : reg114) : (&wire73))) + (reg67[(2'h3):(2'h2)] >= wire73)) : $unsigned({($signed(wire74) && {reg93,
                               reg94}),
                           $unsigned(((8'hba) << reg68))}));
  assign wire130 = (wire123 ?
                       reg89[(3'h4):(1'h0)] : (((8'hbb) >>> $unsigned(reg83[(3'h7):(3'h4)])) <= (~&$unsigned((!reg68)))));
endmodule

module module4
#(parameter param64 = ((({{(8'haf), (8'had)}, (^(8'ha0))} ? (((7'h40) + (8'ha1)) ? {(8'had)} : ((8'hbc) ? (8'ha2) : (8'ha8))) : (((8'hbd) ? (8'hb0) : (8'ha1)) ? ((7'h44) != (7'h40)) : ((7'h41) ^~ (8'h9d)))) ~^ ((&(~&(8'h9d))) ? (~|((8'ha2) ? (8'ha6) : (8'hb3))) : {{(8'ha4)}, (8'hac)})) == (+(!(((8'hb0) ? (8'ha6) : (8'h9e)) && (+(8'hb4)))))))
(y, clk, wire8, wire7, wire6, wire5);
  output wire [(32'h29f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire8;
  input wire [(4'he):(1'h0)] wire7;
  input wire signed [(4'hb):(1'h0)] wire6;
  input wire signed [(5'h12):(1'h0)] wire5;
  wire [(4'hd):(1'h0)] wire50;
  wire [(4'h8):(1'h0)] wire49;
  wire signed [(3'h5):(1'h0)] wire48;
  wire [(2'h3):(1'h0)] wire47;
  wire [(4'hf):(1'h0)] wire46;
  wire signed [(5'h14):(1'h0)] wire45;
  wire signed [(3'h4):(1'h0)] wire44;
  wire [(5'h15):(1'h0)] wire43;
  wire signed [(4'he):(1'h0)] wire9;
  reg [(4'ha):(1'h0)] reg63 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg62 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg61 = (1'h0);
  reg signed [(4'he):(1'h0)] reg60 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg59 = (1'h0);
  reg [(3'h6):(1'h0)] reg58 = (1'h0);
  reg [(5'h12):(1'h0)] reg57 = (1'h0);
  reg [(4'hc):(1'h0)] reg56 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg55 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg54 = (1'h0);
  reg [(5'h13):(1'h0)] reg53 = (1'h0);
  reg [(4'hf):(1'h0)] reg52 = (1'h0);
  reg [(4'hc):(1'h0)] reg51 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg42 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg41 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg40 = (1'h0);
  reg [(3'h5):(1'h0)] reg39 = (1'h0);
  reg [(5'h11):(1'h0)] reg38 = (1'h0);
  reg [(5'h15):(1'h0)] reg37 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg36 = (1'h0);
  reg [(3'h4):(1'h0)] reg35 = (1'h0);
  reg [(4'hd):(1'h0)] reg34 = (1'h0);
  reg [(3'h4):(1'h0)] reg33 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg32 = (1'h0);
  reg signed [(4'he):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg30 = (1'h0);
  reg [(3'h6):(1'h0)] reg29 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg27 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg26 = (1'h0);
  reg [(2'h2):(1'h0)] reg25 = (1'h0);
  reg [(5'h15):(1'h0)] reg24 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg23 = (1'h0);
  reg [(5'h13):(1'h0)] reg22 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg21 = (1'h0);
  reg [(3'h4):(1'h0)] reg20 = (1'h0);
  reg [(4'hd):(1'h0)] reg19 = (1'h0);
  reg [(5'h11):(1'h0)] reg18 = (1'h0);
  reg [(5'h10):(1'h0)] reg17 = (1'h0);
  reg [(3'h4):(1'h0)] reg16 = (1'h0);
  reg [(4'hb):(1'h0)] reg15 = (1'h0);
  reg [(5'h10):(1'h0)] reg14 = (1'h0);
  reg [(4'ha):(1'h0)] reg13 = (1'h0);
  reg [(5'h13):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg11 = (1'h0);
  reg [(5'h15):(1'h0)] reg10 = (1'h0);
  assign y = {wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire44,
                 wire43,
                 wire9,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 (1'h0)};
  assign wire9 = ({wire8[(4'he):(2'h3)]} && ($signed($signed({wire5, wire7})) ?
                     $signed((-$signed((8'hb8)))) : ($unsigned((^wire5)) ?
                         wire7 : wire7)));
  always
    @(posedge clk) begin
      reg10 <= ({($unsigned($signed(wire9)) ?
              ((wire9 ?
                  wire7 : wire7) & (wire5 + wire6)) : $signed($signed(wire6)))} && (((8'hbe) ?
              {(wire5 ? wire8 : wire8)} : (wire7[(4'he):(1'h0)] <<< (8'haa))) ?
          $signed(wire9[(3'h6):(1'h0)]) : wire5[(5'h10):(2'h3)]));
      reg11 <= {{$signed((~^(reg10 ^ wire8))),
              (-(wire6[(2'h2):(2'h2)] ?
                  wire9[(2'h2):(1'h1)] : (wire6 & wire8)))}};
      reg12 <= (((~&((^~wire8) || ((8'ha5) ? reg10 : (8'hbd)))) >> reg10) ?
          (wire7 ?
              (~^($signed(wire7) ?
                  reg11[(2'h2):(2'h2)] : (+reg10))) : (~^wire9)) : wire9);
    end
  always
    @(posedge clk) begin
      reg13 <= ($unsigned(reg12) == reg10[(5'h15):(4'ha)]);
      reg14 <= {$signed({reg12[(1'h1):(1'h1)]})};
      reg15 <= (~^wire6[(2'h3):(2'h3)]);
    end
  always
    @(posedge clk) begin
      if (wire5[(3'h5):(3'h4)])
        begin
          reg16 <= {$signed(reg11[(3'h5):(3'h5)]),
              (($unsigned({(8'hac)}) ?
                  $unsigned((reg10 ?
                      (8'hba) : wire5)) : (~^wire7[(2'h2):(2'h2)])) | (reg13 ?
                  wire8[(4'hf):(4'he)] : (~^wire7[(3'h6):(1'h1)])))};
          reg17 <= (~&reg14[(4'hd):(1'h1)]);
          if ((reg13 << wire6))
            begin
              reg18 <= wire5[(3'h5):(1'h0)];
              reg19 <= $unsigned({$signed(wire5[(4'hb):(4'hb)])});
            end
          else
            begin
              reg18 <= reg15;
              reg19 <= ($unsigned(wire9[(3'h5):(1'h1)]) == (-reg17[(4'hf):(3'h6)]));
              reg20 <= ({(({reg13, reg18} - $signed(reg18)) ?
                          reg14[(1'h0):(1'h0)] : (reg12 ?
                              (reg14 && reg11) : (reg15 >= (8'hb9)))),
                      (~&(!{(7'h43), reg12}))} ?
                  (+{(&((8'hae) - reg16)), (|$signed(wire6))}) : reg19);
              reg21 <= ((~^((wire8[(4'he):(4'h8)] ?
                  (reg13 ? reg16 : wire8) : reg15) ^ reg19)) << {wire6,
                  $unsigned($unsigned($unsigned(wire9)))});
              reg22 <= reg13[(1'h1):(1'h0)];
            end
        end
      else
        begin
          reg16 <= ((~$signed((^(^reg17)))) ? wire9 : (~^(~(!(^~reg15)))));
        end
      if ((^~($unsigned(($unsigned(reg20) ?
              $unsigned(reg14) : $unsigned(reg14))) ?
          reg15 : (reg22 ?
              (~^(reg19 ? reg12 : (8'h9f))) : ((!reg20) ^~ (reg17 ?
                  reg18 : wire8))))))
        begin
          reg23 <= ({reg16[(1'h1):(1'h0)],
              (&{((8'hbd) >> (7'h43)),
                  (reg19 ~^ wire8)})} < reg12[(4'h8):(3'h5)]);
          if ({{(&((reg10 ^~ reg13) >>> (wire6 ? reg11 : reg12))),
                  $signed((+{reg21, (8'hbd)}))}})
            begin
              reg24 <= reg11[(4'h8):(2'h3)];
              reg25 <= reg18[(3'h6):(1'h1)];
              reg26 <= $unsigned(wire5[(5'h10):(4'ha)]);
            end
          else
            begin
              reg24 <= $unsigned({$unsigned((&$unsigned(reg15)))});
              reg25 <= $unsigned(((reg19[(2'h3):(1'h1)] <= reg15) ^ (reg24 ?
                  reg25 : reg25[(1'h1):(1'h1)])));
            end
          if ((|(($unsigned({reg24, reg18}) ?
              (reg17 ? $unsigned(wire5) : (~|(8'haf))) : ((reg18 >>> reg26) ?
                  (reg21 ?
                      (8'h9e) : reg17) : $unsigned((8'ha4)))) | ($signed($signed(reg19)) != (~^$signed(reg17))))))
            begin
              reg27 <= ((~$unsigned(reg12)) != $signed($unsigned(reg16)));
              reg28 <= {(8'hbf), (reg15 < reg21[(1'h0):(1'h0)])};
              reg29 <= ((reg17 & $signed(($unsigned((8'hbb)) << $signed(reg14)))) == $unsigned(wire6));
              reg30 <= reg29[(3'h4):(1'h1)];
            end
          else
            begin
              reg27 <= reg22[(3'h6):(1'h0)];
            end
        end
      else
        begin
          if ($unsigned($signed(reg15[(1'h0):(1'h0)])))
            begin
              reg23 <= (($unsigned((|(wire6 ? reg14 : reg22))) ?
                  (reg12[(1'h1):(1'h0)] == $unsigned($unsigned(reg18))) : $unsigned($unsigned($signed(wire5)))) * {$signed((reg17 - $unsigned(reg19))),
                  $signed(reg15[(3'h6):(3'h4)])});
              reg24 <= (reg26 + $signed((!reg17[(4'hb):(1'h1)])));
              reg25 <= reg20[(1'h1):(1'h1)];
            end
          else
            begin
              reg23 <= reg15;
              reg24 <= reg16[(1'h1):(1'h0)];
              reg25 <= reg28;
            end
        end
      reg31 <= ($unsigned(($unsigned($signed(wire8)) ^~ ((wire6 ^~ reg24) ?
          reg29[(1'h1):(1'h1)] : (~(8'hb5))))) << $unsigned((8'ha4)));
      reg32 <= ((8'h9f) ?
          ({((reg26 == (8'haa)) ?
                  wire9[(3'h5):(1'h0)] : (reg27 && reg15))} > {($signed((8'hb9)) ?
                  (reg17 ?
                      reg26 : wire6) : $unsigned((8'hac)))}) : {(~^{(reg24 ?
                      reg21 : reg13)}),
              ((&(8'haa)) ?
                  reg29 : (((8'haa) << (8'h9f)) >>> (reg14 ^ reg20)))});
      if ({(~$unsigned($signed((~&wire5)))),
          $unsigned((((^~reg23) ?
              $unsigned(wire9) : reg23[(2'h3):(2'h2)]) * ((reg20 << reg23) == wire7[(2'h2):(2'h2)])))})
        begin
          if ($signed(wire7))
            begin
              reg33 <= $unsigned(wire7[(3'h4):(1'h1)]);
            end
          else
            begin
              reg33 <= reg16[(3'h4):(3'h4)];
              reg34 <= $signed(reg19);
              reg35 <= $unsigned(($unsigned(wire9) >= $unsigned(($signed(reg30) ?
                  $signed(wire7) : reg24[(3'h4):(3'h4)]))));
              reg36 <= (($signed(reg10[(3'h7):(2'h3)]) ^ {wire8,
                  reg12[(4'he):(1'h1)]}) + (!$signed(reg23)));
            end
          reg37 <= $signed($unsigned(reg16));
          reg38 <= $signed($unsigned({reg25[(2'h2):(1'h0)]}));
          if ({$unsigned(reg21[(2'h2):(2'h2)]), $signed(reg29)})
            begin
              reg39 <= (7'h42);
              reg40 <= $unsigned($unsigned((reg27 ?
                  reg12 : {$signed((7'h41)), (8'ha5)})));
            end
          else
            begin
              reg39 <= reg16[(2'h3):(2'h2)];
              reg40 <= reg24[(1'h1):(1'h1)];
              reg41 <= ((!reg31) || (-$signed($signed($signed(reg24)))));
              reg42 <= (reg37 ?
                  (~&$unsigned({reg21,
                      (reg25 ? reg14 : reg39)})) : reg28[(1'h1):(1'h1)]);
            end
        end
      else
        begin
          reg33 <= ((^{(reg13[(3'h5):(2'h3)] > (reg17 && reg25))}) ?
              $signed(reg23) : (($signed({reg38,
                  reg42}) || reg35[(1'h0):(1'h0)]) < ((&reg12[(1'h1):(1'h0)]) ?
                  ((|reg31) + (reg23 ? reg20 : (8'h9d))) : reg39)));
          if (reg26)
            begin
              reg34 <= $unsigned({$signed(($unsigned(wire8) != {reg13}))});
            end
          else
            begin
              reg34 <= $signed(reg37);
              reg35 <= reg24;
              reg36 <= reg31[(1'h0):(1'h0)];
              reg37 <= $signed({{($signed(wire7) ?
                          (reg17 | (8'hb9)) : $signed(reg16)),
                      (~|{(8'ha5), reg17})},
                  (({wire5} ?
                      (!(8'ha8)) : $signed((8'hbe))) >>> reg20[(2'h2):(2'h2)])});
              reg38 <= reg23[(1'h0):(1'h0)];
            end
          if (($unsigned(reg41) - reg13[(4'ha):(1'h0)]))
            begin
              reg39 <= $unsigned(wire7[(4'hb):(4'ha)]);
              reg40 <= $unsigned((reg31[(4'ha):(3'h7)] ?
                  (7'h44) : {$signed(wire8[(4'ha):(4'h8)]),
                      ($signed(reg29) ?
                          $unsigned(reg38) : reg41[(5'h10):(1'h0)])}));
            end
          else
            begin
              reg39 <= ((($signed((reg42 ?
                          reg34 : reg32)) > (reg36 && reg20[(1'h1):(1'h0)])) ?
                      (reg35 ?
                          (reg25 ?
                              (reg10 >> wire7) : (reg15 ?
                                  reg17 : reg11)) : $unsigned($signed(reg26))) : $signed(((reg41 ?
                              reg26 : reg32) ?
                          {reg30, reg29} : reg11[(5'h14):(5'h13)]))) ?
                  $signed(reg40) : {reg15, reg40});
              reg40 <= $unsigned(($signed($unsigned({wire5,
                  reg26})) == {(8'hb6),
                  (wire9[(3'h7):(2'h2)] ?
                      reg38[(3'h4):(1'h0)] : reg27[(3'h5):(2'h3)])}));
              reg41 <= (($unsigned($unsigned($signed(reg16))) ?
                      $signed((reg21 && (+wire7))) : ((reg36 ?
                          (~&(8'ha0)) : $unsigned(reg42)) >> $signed((-(8'hb9))))) ?
                  {(~|reg33)} : wire6);
            end
          reg42 <= reg24;
        end
    end
  assign wire43 = $signed({wire8});
  assign wire44 = reg37;
  assign wire45 = $unsigned(reg15[(1'h0):(1'h0)]);
  assign wire46 = $signed(wire45);
  assign wire47 = (+reg15[(4'hb):(4'ha)]);
  assign wire48 = {(+reg29)};
  assign wire49 = $unsigned($signed(reg20[(1'h1):(1'h0)]));
  assign wire50 = (reg41 <<< wire7[(2'h3):(1'h0)]);
  always
    @(posedge clk) begin
      reg51 <= (!$unsigned({$signed({reg18}), $unsigned(reg12)}));
      reg52 <= reg40[(2'h2):(1'h0)];
      reg53 <= reg23[(3'h6):(2'h3)];
      reg54 <= $signed((((-$unsigned((8'hb7))) && wire48[(2'h2):(2'h2)]) ?
          reg30 : $unsigned($signed(wire49[(3'h7):(3'h7)]))));
      if ($unsigned($signed($signed($unsigned((~reg24))))))
        begin
          reg55 <= wire43[(3'h7):(2'h3)];
          if ($signed(reg29[(3'h5):(1'h1)]))
            begin
              reg56 <= ({reg10[(4'h8):(3'h6)]} << $signed($signed(wire7)));
              reg57 <= (($unsigned(reg16) ?
                  (&((reg53 & reg38) >= (!reg54))) : $signed(((~reg16) << reg21[(3'h4):(1'h1)]))) >= {reg16});
              reg58 <= ((((((8'ha0) >>> reg24) ?
                          reg29[(1'h1):(1'h0)] : reg22[(4'hf):(4'hd)]) ?
                      (^(reg18 <= (8'hb9))) : (reg28[(1'h1):(1'h0)] != $unsigned((8'hbf)))) >>> ($unsigned(wire46[(3'h7):(3'h5)]) && $unsigned(((8'hb7) ^~ reg33)))) ?
                  reg31[(2'h2):(1'h1)] : (reg28 ?
                      reg12[(4'hc):(1'h1)] : ((+{reg32,
                          (8'hb7)}) > reg52[(2'h2):(1'h0)])));
              reg59 <= $unsigned((reg31[(1'h0):(1'h0)] ?
                  $signed((^(8'hb7))) : reg41));
            end
          else
            begin
              reg56 <= $signed(({(reg56[(1'h0):(1'h0)] == (~^reg51))} ?
                  ((reg36 ?
                      {reg14} : $unsigned(reg38)) ~^ (~|$signed(reg58))) : $signed(($unsigned(reg25) <= reg24[(4'h8):(1'h1)]))));
              reg57 <= $unsigned(((((wire49 == (7'h43)) ?
                      (reg38 <<< reg36) : wire6[(3'h6):(3'h6)]) < $unsigned(((8'hbd) + reg32))) ?
                  $signed(reg14[(4'ha):(3'h5)]) : reg20[(1'h1):(1'h1)]));
              reg58 <= $signed($unsigned($unsigned(((|reg30) ?
                  (wire49 || (8'hab)) : (reg14 ? (8'hb5) : reg18)))));
            end
          if ($signed($signed(({reg15} ?
              $signed((reg57 < reg36)) : reg24[(5'h10):(2'h2)]))))
            begin
              reg60 <= ((!reg30[(3'h7):(3'h7)]) ? reg55 : (|(reg25 >> reg23)));
              reg61 <= {wire49[(3'h5):(2'h2)]};
              reg62 <= (reg56 ? (&wire5[(5'h12):(5'h12)]) : (8'haa));
              reg63 <= $unsigned($signed({$signed($unsigned(reg25))}));
            end
          else
            begin
              reg60 <= (|(-($signed(reg18[(3'h4):(2'h3)]) << $unsigned((reg30 ?
                  wire49 : reg54)))));
              reg61 <= {reg24};
              reg62 <= {$unsigned($unsigned(((reg35 ?
                      reg33 : reg29) != (reg32 * reg60)))),
                  reg36[(3'h7):(2'h3)]};
              reg63 <= (($signed((^reg20)) <= (~&($signed((8'hb1)) + (wire47 & reg16)))) <= {wire44});
            end
        end
      else
        begin
          reg55 <= reg57;
          reg56 <= reg17;
          reg57 <= (($signed({wire6}) ?
              reg31[(4'hb):(4'h8)] : $signed(($signed(reg57) ?
                  {reg41, (8'hbc)} : (reg59 ?
                      wire9 : reg14)))) + $unsigned(((((8'hbc) ?
                  wire9 : reg36) <<< (wire48 ? reg19 : wire48)) ?
              (reg54[(4'he):(3'h6)] ^ reg27) : ($unsigned(reg17) ?
                  reg32 : {(8'ha1)}))));
          reg58 <= (reg41 ? (8'hb2) : reg41[(4'hd):(4'hc)]);
          reg59 <= ((~^(~&reg40[(3'h5):(3'h5)])) << $signed((wire7[(4'hd):(4'h9)] ?
              (reg33[(2'h2):(1'h1)] ?
                  {wire48} : $signed(reg32)) : $signed({reg16}))));
        end
    end
endmodule
