# 2x2_systolic_array_double_buffered_B_matrix
2Ã—2 systolic array in Verilog with double-buffered weights, including top-level controller, reusable PE, and a testbench that demonstrates the throughput benefit of background B loading.
