<!-- Creator     : groff version 1.22.2 -->
<!-- CreationDate: Fri Nov 11 01:55:41 2016 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>LIBPFM</title>

</head>
<body>

<h1 align="center">LIBPFM</h1>

<a href="#NAME">NAME</a><br>
<a href="#SYNOPSIS">SYNOPSIS</a><br>
<a href="#DESCRIPTION">DESCRIPTION</a><br>
<a href="#MODIFIERS">MODIFIERS</a><br>
<a href="#OFFCORE_RESPONSE event">OFFCORE_RESPONSE event</a><br>
<a href="#AUTHORS">AUTHORS</a><br>

<hr>


<h2>NAME
<a name="NAME"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em">libpfm_intel_nhm
- support for Intel Nehalem core PMU</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><b>#include
&lt;perfmon/pfmlib.h&gt;</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>PMU name:
nhm <br>
PMU desc: Intel Nehalem <br>
PMU name: nhm_ex <br>
PMU desc: Intel Nehalem EX</b></p>

<h2>DESCRIPTION
<a name="DESCRIPTION"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">The library
supports the Intel Nehalem core PMU. It should be noted that
this PMU model only covers the each core&rsquo;s PMU and not
the socket level PMU. It is provided separately. Support is
provided for the Intel Core i7 and Core i5 processors.</p>

<h2>MODIFIERS
<a name="MODIFIERS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">The following
modifiers are supported on Intel Nehalem processors:</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>u</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Measure at user level which includes privilege levels 1,
2, 3. This corresponds to <b>PFM_PLM3</b>. This is a boolean
modifier.</p> </td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>k</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Measure at kernel level which includes privilege level
0. This corresponds to <b>PFM_PLM0</b>. This is a boolean
modifier.</p> </td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>i</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Invert the meaning of the event. The counter will now
count cycles in which the event is <b>not</b> occurring.
This is a boolean modifier</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>e</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Enable edge detection, i.e., count only when there is a
state transition from no occurrence of the event to at least
one occurrence. This modifier must be combined with a
counter mask modifier (m) with a value greater or equal to
one. This is a boolean modifier.</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>c</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Set the counter mask value. The mask acts as a
threshold. The counter will count the number of cycles in
which the number of occurrences of the event is greater or
equal to the threshold. This is an integer modifier with
values in the range [0:255].</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>t</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Measure on both threads at the same time assuming
hyper-threading is enabled. This is a boolean modifier.</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="7%">


<p><b>ldlat</b></p></td>
<td width="4%"></td>
<td width="78%">


<p>Pass a latency threshold to the
MEM_INST_RETIRED:LATENCY_ABOVE_THRESHOLD event. This is an
integer attribute that must be in the range [3:65535]. It is
required for this event. Note that the event must be used
with precise sampling (PEBS).</p></td></tr>
</table>

<h2>OFFCORE_RESPONSE event
<a name="OFFCORE_RESPONSE event"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">The library is
able to encode the OFFCORE_RESPONSE_0 event. This is a
special event because it needs a second MSR (0x1a6) to be
programmed for the event to count properly. Thus two values
are necessary. The first value can be programmed on any of
the generic counters. The second value goes into the
dedicated MSR (0x1a6).</p>

<p style="margin-left:11%; margin-top: 1em">The
OFFCORE_RESPONSE event is exposed as a normal event with
several umasks which are divided in two groups: request and
response. The user must provide <b>at least</b> one umask
from each group. For instance,
OFFCORE_RESPONSE_0:ANY_DATA:LOCAL_DRAM.</p>

<p style="margin-left:11%; margin-top: 1em">When using
<b>pfm_get_event_encoding()</b>, two 64-bit values are
returned. The first value corresponds to what needs to be
programmed into any of the generic counters. The second
value must be programmed into the dedicated MSR (0x1a6).</p>

<p style="margin-left:11%; margin-top: 1em">When using an
OS-specific encoding routine, the way the event is encoded
is OS specific. Refer to the corresponding man page for more
information.</p>

<h2>AUTHORS
<a name="AUTHORS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Stephane
Eranian &lt;eranian@gmail.com&gt;</p>
<hr>
</body>
</html>
