==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:2:
S4/conv1d.h:1964:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4/Compute.cpp:107:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>' requested here
  StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>(cnv_99, cnv_100);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:2:
S4/conv1d.h:1064:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4/Compute.cpp:116:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d_NP<32, 32, 256, 1, 1>' requested here
  StreamingMaxPool_Precision_1d_NP<32, 32, 256, 1, 1>(cnv_107PRL, fc1);
  ^
4 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:2:
S4/conv1d.h:1964:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4/Compute.cpp:107:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>' requested here
  StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>(cnv_99, cnv_100);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:2:
S4/conv1d.h:1064:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4/Compute.cpp:116:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d_NP<32, 32, 256, 1, 1>' requested here
  StreamingMaxPool_Precision_1d_NP<32, 32, 256, 1, 1>(cnv_107PRL, fc1);
  ^
4 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:2:
S4/conv1d.h:1964:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4/Compute.cpp:107:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>' requested here
  StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>(cnv_99, cnv_100);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:2:
S4/conv1d.h:1064:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4/Compute.cpp:116:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d_NP<32, 32, 256, 1, 1>' requested here
  StreamingMaxPool_Precision_1d_NP<32, 32, 256, 1, 1>(cnv_107PRL, fc1);
  ^
4 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:2:
S4/conv1d.h:1964:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4/Compute.cpp:107:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>' requested here
  StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>(cnv_99, outStr);
  ^
3 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
2 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S4/Compute.cpp:27:11
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:25 ; elapsed = 00:02:33 . Memory (MB): peak = 349.688 ; gain = 0.094 ; free physical = 21578 ; free virtual = 66961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:25 ; elapsed = 00:02:33 . Memory (MB): peak = 349.688 ; gain = 0.094 ; free physical = 21578 ; free virtual = 66961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:34 ; elapsed = 00:05:07 . Memory (MB): peak = 37165.609 ; gain = 36816.016 ; free physical = 202 ; free virtual = 30237
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] S4/conv1d.h:870: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:34 ; elapsed = 00:05:11 . Memory (MB): peak = 37166.332 ; gain = 36816.738 ; free physical = 202 ; free virtual = 30264
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S4/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S4/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S4/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S4/conv1d.h:851) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S4/conv1d.h:231) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'weights20.m_weights.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'bias20.m_weights.V'  accessed through non-constant indices on dimension 2 (S4/conv1d.h:857:48), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'bias20.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S4/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS4', detected/extracted 5 process function(s): 
	 'ResizeStream<64u, 8u, 262144u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'
	 'ResizeStream<32u, 64u, 131072u>'
	 'Stream2Mem<64u, 16384u>'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64[4 x i8]P.i6.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64[4 x i8]P.i6.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64[4 x i8]P.i6.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64[4 x i8]P.i6.i64' into 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:35 ; elapsed = 00:05:14 . Memory (MB): peak = 37166.332 ; gain = 36816.738 ; free physical = 200 ; free virtual = 30176
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S4/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S4/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S4/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S4/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
WARNING: [XFORM 203-631] Renaming function 'Stream2Mem<64u, 16384u>' to 'Stream2Mem' (S4/conv1d.h:1984:42)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 262144u>' to 'ResizeStream' (S4/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<32u, 64u, 131072u>' to 'ResizeStream.1' (S4/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' to 'Conv1DMac_new' (S4/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new' (S4/conv1d.h:231:59)
INFO: [XFORM 203-811] Inferring multiple bus burst write of a total cumulative length 2048 on port 'out.V' (S4/conv1d.h:1987:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:36 ; elapsed = 00:05:16 . Memory (MB): peak = 37166.332 ; gain = 36816.738 ; free physical = 213 ; free virtual = 30140
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeS4' ...
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.1' to 'ResizeStream_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 325 seconds; current allocated memory: 2.790 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 2.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.790 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 2.791 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.792 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 2.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 2.792 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.793 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream4'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 2.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_inputBuf_0_V' to 'Conv1DBuffer_new_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights20_m_weights_3' to 'Conv1DMac_new_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights20_m_weights_2' to 'Conv1DMac_new_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights20_m_weights_1' to 'Conv1DMac_new_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights20_m_weights_s' to 'Conv1DMac_new_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS4_mux_646_6_1_1' to 'computeS4_mux_646g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS4_mux_646_7_1_1' to 'computeS4_mux_646hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS4_mux_646g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'computeS4_mux_646hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 2.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 2.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeS4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS4/hostmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS4/input1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS4/outPtr_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computeS4' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'outPtr_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_U0' to 'start_for_Conv1DBibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Stream2Mem_U0' to 'start_for_Stream2jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_U0' to 'start_for_Conv1DMkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_1_U0' to 'start_for_ResizeSlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeS4'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.802 GB.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_87_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outPtr_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_88_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStr_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's4_out_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBibs_U(start_for_Conv1DBibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Stream2jbC_U(start_for_Stream2jbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMkbM_U(start_for_Conv1DMkbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResizeSlbW_U(start_for_ResizeSlbW)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:43 ; elapsed = 00:05:34 . Memory (MB): peak = 37245.602 ; gain = 36896.008 ; free physical = 213 ; free virtual = 29648
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, outStr, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, outStr, 1);
  ^
2 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S4/Compute.cpp:27:11
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 349.695 ; gain = 0.094 ; free physical = 20937 ; free virtual = 66653
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 349.695 ; gain = 0.094 ; free physical = 20937 ; free virtual = 66653
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:1258) in function 'void Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:37 ; elapsed = 00:05:43 . Memory (MB): peak = 37229.617 ; gain = 36880.016 ; free physical = 214 ; free virtual = 30103
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] S4/conv1d.h:870: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:37 ; elapsed = 00:05:47 . Memory (MB): peak = 37229.617 ; gain = 36880.016 ; free physical = 198 ; free virtual = 30130
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S4/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S4/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S4/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S4/conv1d.h:851) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S4/conv1d.h:231) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S4/conv1d.h:231) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'weights20.m_weights.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'bias20.m_weights.V'  accessed through non-constant indices on dimension 2 (S4/conv1d.h:857:48), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'bias20.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S4/conv1d.h:781) in dimension 1 completely.
WARNING: [XFORM 203-731] Internal stream variable 'cnv_90PRL.V.V' (S4/Compute.cpp:35) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'cnv_91.V.V' (S4/Compute.cpp:37) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'cnv_92.V.V' (S4/Compute.cpp:39) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'outStr.V.V' (S4/Compute.cpp:83) is invalid: it has no data producer
ERROR: [XFORM 203-711] Internal stream 'cnv_90PRL.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'cnv_90PRL.V.V' has write operations in process function 'Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'.
ERROR: [XFORM 203-711] Internal stream 'cnv_91.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'cnv_91.V.V' has read operations in process function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
ERROR: [XFORM 203-711] Internal stream 'cnv_92.V.V' failed dataflow checking: it must be produced and consumed exactly once.
WARNING: [XFORM 203-713] Variable 'cnv_92.V.V' has write operations in process function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
ERROR: [XFORM 203-711] Internal stream 'outStr.V.V' failed dataflow checking: it must be produced and consumed exactly once.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S4/Compute.cpp:27:11
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 21248 ; free virtual = 66734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 21248 ; free virtual = 66735
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:1258) in function 'void Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:04 ; elapsed = 00:38:36 . Memory (MB): peak = 58093.613 ; gain = 57744.016 ; free physical = 199 ; free virtual = 7418
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] S4/conv1d.h:870: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:05 ; elapsed = 00:38:40 . Memory (MB): peak = 58093.613 ; gain = 57744.016 ; free physical = 204 ; free virtual = 7449
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S4/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S4/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S4/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S4/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S4/conv1d.h:851) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S4/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S4/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
2 warnings generated.\n
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S4/Compute.cpp:27:11
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 21160 ; free virtual = 66860
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 21160 ; free virtual = 66860
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:1258) in function 'void Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:03 ; elapsed = 00:39:46 . Memory (MB): peak = 58093.613 ; gain = 57744.016 ; free physical = 215 ; free virtual = 7479
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] S4/conv1d.h:870: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:03 ; elapsed = 00:39:49 . Memory (MB): peak = 58093.613 ; gain = 57744.016 ; free physical = 191 ; free virtual = 7515
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S4/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S4/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S4/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S4/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S4/conv1d.h:851) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S4/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S4/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
2 warnings generated.\n
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S4/Compute.cpp:27:11
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:25 ; elapsed = 00:02:33 . Memory (MB): peak = 349.695 ; gain = 0.094 ; free physical = 21511 ; free virtual = 66862
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:25 ; elapsed = 00:02:33 . Memory (MB): peak = 349.695 ; gain = 0.094 ; free physical = 21511 ; free virtual = 66862
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:1258) in function 'void Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:04 ; elapsed = 00:39:56 . Memory (MB): peak = 58093.617 ; gain = 57744.016 ; free physical = 193 ; free virtual = 7295
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] S4/conv1d.h:870: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:05 ; elapsed = 00:39:59 . Memory (MB): peak = 58093.617 ; gain = 57744.016 ; free physical = 194 ; free virtual = 7338
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S4/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S4/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S4/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S4/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S4/conv1d.h:851) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S4/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S4/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S4/conv1d.h:851) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S4/conv1d.h:231) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S4/conv1d.h:231) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'weights20.m_weights.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'bias20.m_weights.V'  accessed through non-constant indices on dimension 2 (S4/conv1d.h:857:48), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'bias20.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S4/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights21.m_weights.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'bias21.m_weights.V'  accessed through non-constant indices on dimension 2 (S4/conv1d.h:857:48), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'bias21.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S4/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS4', detected/extracted 11 process function(s): 
	 'ResizeStream<64u, 8u, 262144u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'
	 'Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>77'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 32768u>78'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'
	 'Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 32768u>'
	 'ResizeStream<8u, 64u, 131072u>'
	 'Stream2Mem<64u, 16384u>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:07 ; elapsed = 00:40:02 . Memory (MB): peak = 58093.617 ; gain = 57744.016 ; free physical = 185 ; free virtual = 7312
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S4/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S4/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S4/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S4/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S4/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S4/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S4/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S4/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 32768u>78' to 'StreamingDataWidthCo' (S4/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 32768u>' to 'StreamingDataWidthCo.1' (S4/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'Stream2Mem<64u, 16384u>' to 'Stream2Mem' (S4/conv1d.h:1984:42)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<8u, 64u, 131072u>' to 'ResizeStream' (S4/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 262144u>' to 'ResizeStream.1' (S4/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>77' to 'Relu1D77' (S4/conv1d.h:1250:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D' (S4/conv1d.h:1250:50)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' to 'Conv1DMac_new' (S4/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' to 'Conv1DMac_new.1' (S4/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new' (S4/conv1d.h:231:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.1' (S4/conv1d.h:231:59)
INFO: [XFORM 203-811] Inferring multiple bus burst write of a total cumulative length 2048 on port 'out.V' (S4/conv1d.h:1987:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:07 ; elapsed = 00:40:03 . Memory (MB): peak = 58173.609 ; gain = 57824.008 ; free physical = 196 ; free virtual = 7258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeS4' ...
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.14' to 'ResizeStream_14'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.1' to 'Conv1DBuffer_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.1' to 'Conv1DMac_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2406.61 seconds; current allocated memory: 3.192 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 3.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 3.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 3.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 3.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 3.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 3.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 3.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 3.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 3.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 3.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 3.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 3.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 3.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 3.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_14'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_inputBuf_0_V' to 'Conv1DBuffer_new_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights20_m_weights_3' to 'Conv1DMac_new_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights20_m_weights_2' to 'Conv1DMac_new_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights20_m_weights_1' to 'Conv1DMac_new_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights20_m_weights_s' to 'Conv1DMac_new_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS4_mux_646_8_1_1' to 'computeS4_mux_646g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS4_mux_646g8j': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 3.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D77'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 3.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_1_inputBuf_0_V' to 'Conv1DBuffer_new_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights21_m_weights_3' to 'Conv1DMac_new_1_wibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights21_m_weights_2' to 'Conv1DMac_new_1_wjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights21_m_weights_1' to 'Conv1DMac_new_1_wkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights21_m_weights_s' to 'Conv1DMac_new_1_wlbW' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS4_mux_646g8j' is changed to 'computeS4_mux_646g8j_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS4_mux_646g8j_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 3.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 3.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 3.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
2 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:95:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
2 warnings generated.\n
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S4/Compute.cpp:27:11
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:21 ; elapsed = 00:02:27 . Memory (MB): peak = 349.688 ; gain = 0.094 ; free physical = 21145 ; free virtual = 66797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:21 ; elapsed = 00:02:27 . Memory (MB): peak = 349.688 ; gain = 0.094 ; free physical = 21145 ; free virtual = 66797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:1258) in function 'void Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:53 ; elapsed = 00:38:09 . Memory (MB): peak = 58093.609 ; gain = 57744.016 ; free physical = 218 ; free virtual = 7210
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] S4/conv1d.h:870: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:53 ; elapsed = 00:38:12 . Memory (MB): peak = 58093.609 ; gain = 57744.016 ; free physical = 203 ; free virtual = 7239
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S4/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S4/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S4/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S4/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S4/conv1d.h:851) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S4/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S4/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S4/conv1d.h:851) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S4/conv1d.h:231) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S4/conv1d.h:231) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'weights20.m_weights.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'bias20.m_weights.V'  accessed through non-constant indices on dimension 2 (S4/conv1d.h:857:48), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'bias20.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S4/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights21.m_weights.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'bias21.m_weights.V'  accessed through non-constant indices on dimension 2 (S4/conv1d.h:857:48), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'bias21.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S4/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS4', detected/extracted 11 process function(s): 
	 'ResizeStream<64u, 8u, 262144u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'
	 'Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>77'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 32768u>78'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'
	 'Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 32768u>'
	 'ResizeStream<8u, 64u, 131072u>'
	 'Stream2Mem<64u, 16384u>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:55 ; elapsed = 00:38:15 . Memory (MB): peak = 58093.609 ; gain = 57744.016 ; free physical = 207 ; free virtual = 7198
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S4/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S4/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S4/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S4/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S4/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S4/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S4/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S4/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 32768u>78' to 'StreamingDataWidthCo' (S4/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 32768u>' to 'StreamingDataWidthCo.1' (S4/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'Stream2Mem<64u, 16384u>' to 'Stream2Mem' (S4/conv1d.h:1984:42)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<8u, 64u, 131072u>' to 'ResizeStream' (S4/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 262144u>' to 'ResizeStream.1' (S4/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>77' to 'Relu1D77' (S4/conv1d.h:1250:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D' (S4/conv1d.h:1250:50)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 32768u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' to 'Conv1DMac_new' (S4/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' to 'Conv1DMac_new.1' (S4/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)512, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new' (S4/conv1d.h:231:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)1, (unsigned short)256, (unsigned short)512, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.1' (S4/conv1d.h:231:59)
INFO: [XFORM 203-811] Inferring multiple bus burst write of a total cumulative length 2048 on port 'out.V' (S4/conv1d.h:1987:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:56 ; elapsed = 00:38:16 . Memory (MB): peak = 58173.602 ; gain = 57824.008 ; free physical = 189 ; free virtual = 7121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeS4' ...
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.14' to 'ResizeStream_14'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.1' to 'Conv1DBuffer_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DMac_new.1' to 'Conv1DMac_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2299.48 seconds; current allocated memory: 3.192 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 3.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 3.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 3.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 3.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 3.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 3.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 3.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 3.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 3.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 3.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 3.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 3.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 3.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 3.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 3.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 3.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_14'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 3.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_inputBuf_0_V' to 'Conv1DBuffer_new_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 3.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights20_m_weights_3' to 'Conv1DMac_new_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights20_m_weights_2' to 'Conv1DMac_new_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights20_m_weights_1' to 'Conv1DMac_new_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights20_m_weights_s' to 'Conv1DMac_new_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS4_mux_646_8_1_1' to 'computeS4_mux_646g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS4_mux_646g8j': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 3.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D77'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 3.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 3.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_1_inputBuf_0_V' to 'Conv1DBuffer_new_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights21_m_weights_3' to 'Conv1DMac_new_1_wibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights21_m_weights_2' to 'Conv1DMac_new_1_wjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights21_m_weights_1' to 'Conv1DMac_new_1_wkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_1_weights21_m_weights_s' to 'Conv1DMac_new_1_wlbW' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS4_mux_646g8j' is changed to 'computeS4_mux_646g8j_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS4_mux_646g8j_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 3.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D'.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 3.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 3.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 3.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:96:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:96:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:2:
S4/conv1d.h:1964:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4/Compute.cpp:108:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>' requested here
  StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>(cnv_99, cnv_100);
  ^
3 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:96:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:96:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:2:
S4/conv1d.h:1964:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4/Compute.cpp:108:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>' requested here
  StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>(cnv_99, cnv_100);
  ^
3 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:96:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:96:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:2:
S4/conv1d.h:1964:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4/Compute.cpp:108:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>' requested here
  StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>(cnv_99, cnv_100);
  ^
3 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:96:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:96:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:2:
S4/conv1d.h:1964:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4/Compute.cpp:108:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>' requested here
  StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>(cnv_99, cnv_100);
  ^
3 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:96:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:96:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:2:
S4/conv1d.h:1964:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4/Compute.cpp:108:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>' requested here
  StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>(cnv_99, cnv_100);
  ^
3 warnings generated.\n
