# NASSCOM-Packaging_Fundamentals_Design_and_Testing - 2025

Semiconductor Packaging Workshop: Fundamentals and Testing Workshop
-------------------------------------------------------------------

1. Thermal Simulations of Semiconductor Packages with ANSYS:

- Setting up new ICEPACK Project <img width="1916" height="851" alt="image" src="https://github.com/user-attachments/assets/85d1b75b-5c34-4428-b807-837751797459" />

- Setting up new FLIPCHIP_BGA Project <img width="1918" height="885" alt="image" src="https://github.com/user-attachments/assets/6b3d026f-6eb0-4275-9e48-c52439249c54" />

  * Complete Package <img width="1918" height="885" alt="image" src="https://github.com/user-attachments/assets/4da66f30-8d2e-4c45-ab87-f735ff35aa28" />
  * Die <img width="1919" height="885" alt="image" src="https://github.com/user-attachments/assets/68bc8c23-c1ab-46e2-8278-d87a79bb373c" />
  * Via - That connect from Die to Substrate <img width="1919" height="887" alt="image" src="https://github.com/user-attachments/assets/39c0d01b-1695-4123-a689-33537a73fd35" />
  * Undefill - That is between Die and substrate <img width="1919" height="884" alt="image" src="https://github.com/user-attachments/assets/3715c1f0-f82a-4fee-9e1f-4454ca3170e6" />
  * Substrate <img width="1919" height="880" alt="image" src="https://github.com/user-attachments/assets/70e53aef-64df-4cb4-98c1-930320d4ac35" />
  * Ball Grids - That is bottom of substrate, that is used to connect on a board such as PCB's <img width="1919" height="880" alt="image" src="https://github.com/user-attachments/assets/5b70bfc5-0ace-4e2e-b8ed-7ae3955ebb82" /> <img width="1917" height="890" alt="image" src="https://github.com/user-attachments/assets/03d6aa41-de04-43c7-b52a-d08fff1e64aa" />

- Thermal Conditions setup - For the die Source(1 Watt) <img width="1919" height="879" alt="image" src="https://github.com/user-attachments/assets/4130a088-70e3-424d-bced-b76b39b724cb" />
  - Source bondary condition setup on substrate(Temperature of substrate) <img width="1919" height="882" alt="image" src="https://github.com/user-attachments/assets/6aacb97c-ea95-44f8-b246-d6c2502d0c29" />

- Assigning temperature Monitors for Substrate, Die and Underfill(Die) <img width="1915" height="866" alt="image" src="https://github.com/user-attachments/assets/6be9a275-ebe8-4ce2-a42f-b0091db5da4a" />

- Start and Generate Meshing <img width="1919" height="1020" alt="image" src="https://github.com/user-attachments/assets/5bfed38d-b742-447d-8125-b8a4c7ec0132" />

- Setting Analysis and then Run validate(validating) and Run Analyze All <img width="1914" height="935" alt="image" src="https://github.com/user-attachments/assets/41b1baa8-ecc5-406d-aa30-0317a34fd7cc" />
  - After simulation complete, to plot the field, select whole package... <img width="1919" height="967" alt="image" src="https://github.com/user-attachments/assets/abbfe836-d735-452b-840f-46d0b5d29841" /> <img width="557" height="418" alt="image" src="https://github.com/user-attachments/assets/8e16256d-e9f3-49b1-abab-dc82581bf3cf" />

- Temperature Analysis Results <img width="1919" height="931" alt="image" src="https://github.com/user-attachments/assets/9941de08-4f12-4e57-8b89-33368810b48d" /> <img width="1918" height="937" alt="image" src="https://github.com/user-attachments/assets/6155313f-48aa-4e0a-a305-d1058024dd76" />


2. Thermal Simulations of Semiconductor Packages with ANSYS:














