   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"fal_tiger_rma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../Switch/core/fal/tiger/fal_tiger_rma.c"
  18              		.section	.rodata.fal_tiger_rma_action_set.str1.4,"aMS",%progbits,1
  19              		.align	2
  20              	.LC0:
  21 0000 68616C5F 		.ascii	"hal_table_reg_read(unit,163,macda,sizeof(rma_ctrln_"
  21      7461626C 
  21      655F7265 
  21      675F7265 
  21      61642875 
  22 0033 74292C26 		.ascii	"t),&entry)\000"
  22      656E7472 
  22      792900
  23 003e 0000     		.align	2
  24              	.LC1:
  25 0040 25732573 		.ascii	"%s%s of \"%s\" in %s\015\012\000"
  25      206F6620 
  25      22257322 
  25      20696E20 
  25      25730D0A 
  26 0055 000000   		.align	2
  27              	.LC2:
  28 0058 68616C5F 		.ascii	"hal_table_reg_write(unit,163,macda,sizeof(rma_ctrln"
  28      7461626C 
  28      655F7265 
  28      675F7772 
  28      69746528 
  29 008b 5F74292C 		.ascii	"_t),&entry)\000"
  29      26656E74 
  29      72792900 
  30              		.section	.text.fal_tiger_rma_action_set,"ax",%progbits
  31              		.align	1
  32              		.global	fal_tiger_rma_action_set
  33              		.syntax unified
  34              		.thumb
  35              		.thumb_func
  37              	fal_tiger_rma_action_set:
  38              	.LVL0:
  39              	.LFB3:
   1:../Switch/core/fal/tiger/fal_tiger_rma.c **** /*
   2:../Switch/core/fal/tiger/fal_tiger_rma.c ****  * Include Files
   3:../Switch/core/fal/tiger/fal_tiger_rma.c ****  */
   4:../Switch/core/fal/tiger/fal_tiger_rma.c **** #include "yt_error.h"
   5:../Switch/core/fal/tiger/fal_tiger_rma.c **** //#include "osal_mem.h"
   6:../Switch/core/fal/tiger/fal_tiger_rma.c **** //#include "osal_print.h"
   7:../Switch/core/fal/tiger/fal_tiger_rma.c **** #include "fal_tiger_rma.h"
   8:../Switch/core/fal/tiger/fal_tiger_rma.c **** #include "hal_mem.h"
   9:../Switch/core/fal/tiger/fal_tiger_rma.c **** #include "fal_tiger_struct.h"
  10:../Switch/core/fal/tiger/fal_tiger_rma.c **** #include "fal_tiger_entry.h"
  11:../Switch/core/fal/tiger/fal_tiger_rma.c **** #include "fal_tiger_mem.h"
  12:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
  13:../Switch/core/fal/tiger/fal_tiger_rma.c **** yt_ret_t  fal_tiger_rma_action_set(yt_unit_t unit, yt_rma_da_t  macda, yt_rma_action_t action)
  14:../Switch/core/fal/tiger/fal_tiger_rma.c **** {
  40              		.loc 1 14 1 view -0
  41              		.cfi_startproc
  42              		@ args = 0, pretend = 0, frame = 8
  43              		@ frame_needed = 0, uses_anonymous_args = 0
  44              		.loc 1 14 1 is_stmt 0 view .LVU1
  45 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  46              		.cfi_def_cfa_offset 20
  47              		.cfi_offset 4, -20
  48              		.cfi_offset 5, -16
  49              		.cfi_offset 6, -12
  50              		.cfi_offset 7, -8
  51              		.cfi_offset 14, -4
  52 0002 85B0     		sub	sp, sp, #20
  53              		.cfi_def_cfa_offset 40
  54 0004 0746     		mov	r7, r0
  55 0006 0E46     		mov	r6, r1
  56 0008 1546     		mov	r5, r2
  15:../Switch/core/fal/tiger/fal_tiger_rma.c ****     rma_ctrln_t entry;
  57              		.loc 1 15 5 is_stmt 1 view .LVU2
  16:../Switch/core/fal/tiger/fal_tiger_rma.c ****     cmm_err_t ret = CMM_ERR_OK;
  58              		.loc 1 16 5 view .LVU3
  59              	.LVL1:
  17:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
  18:../Switch/core/fal/tiger/fal_tiger_rma.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, RMA_CTRLNm, macda, sizeof(rma_ctrln_t), &entry), ret);
  60              		.loc 1 18 5 view .LVU4
  61              		.loc 1 18 5 view .LVU5
  62 000a 03AB     		add	r3, sp, #12
  63 000c 0093     		str	r3, [sp]
  64 000e 0423     		movs	r3, #4
  65 0010 0A46     		mov	r2, r1
  66              	.LVL2:
  67              		.loc 1 18 5 is_stmt 0 view .LVU6
  68 0012 A321     		movs	r1, #163
  69              	.LVL3:
  70              		.loc 1 18 5 view .LVU7
  71 0014 FFF7FEFF 		bl	hal_table_reg_read
  72              	.LVL4:
  73              		.loc 1 18 5 view .LVU8
  74 0018 10F0FF03 		ands	r3, r0, #255
  75 001c 05D1     		bne	.L15
  76              		.loc 1 18 5 is_stmt 1 view .LVU9
  19:../Switch/core/fal/tiger/fal_tiger_rma.c ****     switch(action)
  77              		.loc 1 19 5 view .LVU10
  78 001e 032D     		cmp	r5, #3
  79 0020 7ED8     		bhi	.L12
  80 0022 DFE805F0 		tbb	[pc, r5]
  81              	.L6:
  82 0026 19       		.byte	(.L9-.L6)/2
  83 0027 34       		.byte	(.L8-.L6)/2
  84 0028 47       		.byte	(.L7-.L6)/2
  85 0029 5A       		.byte	(.L5-.L6)/2
  86              		.p2align 1
  87              	.L15:
  88 002a 0446     		mov	r4, r0
  18:../Switch/core/fal/tiger/fal_tiger_rma.c ****     switch(action)
  89              		.loc 1 18 5 discriminator 1 view .LVU11
  18:../Switch/core/fal/tiger/fal_tiger_rma.c ****     switch(action)
  90              		.loc 1 18 5 discriminator 1 view .LVU12
  91 002c 3D4A     		ldr	r2, .L19
  92 002e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  93 0030 012A     		cmp	r2, #1
  94 0032 01D8     		bhi	.L16
  95              	.LVL5:
  96              	.L3:
  18:../Switch/core/fal/tiger/fal_tiger_rma.c ****     switch(action)
  97              		.loc 1 18 5 discriminator 5 view .LVU13
  18:../Switch/core/fal/tiger/fal_tiger_rma.c ****     switch(action)
  98              		.loc 1 18 5 discriminator 5 view .LVU14
  18:../Switch/core/fal/tiger/fal_tiger_rma.c ****     switch(action)
  99              		.loc 1 18 5 discriminator 5 view .LVU15
 100 0034 E0B2     		uxtb	r0, r4
 101 0036 28E0     		b	.L1
 102              	.LVL6:
 103              	.L16:
  18:../Switch/core/fal/tiger/fal_tiger_rma.c ****     switch(action)
 104              		.loc 1 18 5 discriminator 3 view .LVU16
 105              	.LBB2:
  18:../Switch/core/fal/tiger/fal_tiger_rma.c ****     switch(action)
 106              		.loc 1 18 5 discriminator 3 view .LVU17
 107 0038 142B     		cmp	r3, #20
 108 003a 28BF     		it	cs
 109 003c 1423     		movcs	r3, #20
 110 003e 1A46     		mov	r2, r3
 111 0040 394B     		ldr	r3, .L19+4
 112 0042 0093     		str	r3, [sp]
 113 0044 394B     		ldr	r3, .L19+8
 114 0046 3A49     		ldr	r1, .L19+12
 115 0048 51F82220 		ldr	r2, [r1, r2, lsl #2]
 116 004c 3949     		ldr	r1, .L19+16
 117 004e 8968     		ldr	r1, [r1, #8]
 118 0050 3948     		ldr	r0, .L19+20
 119              	.LVL7:
  18:../Switch/core/fal/tiger/fal_tiger_rma.c ****     switch(action)
 120              		.loc 1 18 5 is_stmt 0 discriminator 3 view .LVU18
 121 0052 FFF7FEFF 		bl	osal_printf
 122              	.LVL8:
 123 0056 EDE7     		b	.L3
 124              	.LVL9:
 125              	.L9:
  18:../Switch/core/fal/tiger/fal_tiger_rma.c ****     switch(action)
 126              		.loc 1 18 5 discriminator 3 view .LVU19
 127              	.LBE2:
  20:../Switch/core/fal/tiger/fal_tiger_rma.c ****     {
  21:../Switch/core/fal/tiger/fal_tiger_rma.c ****         case RMA_ACTION_FWD:
  22:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, 0);
 128              		.loc 1 22 13 is_stmt 1 view .LVU20
 129 0058 0023     		movs	r3, #0
 130 005a 03AA     		add	r2, sp, #12
 131 005c 0421     		movs	r1, #4
 132 005e A320     		movs	r0, #163
 133              	.LVL10:
 134              		.loc 1 22 13 is_stmt 0 view .LVU21
 135 0060 FFF7FEFF 		bl	hal_tbl_reg_field_set
 136              	.LVL11:
  23:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_DROPf, &entry, 0);
 137              		.loc 1 23 13 is_stmt 1 view .LVU22
 138 0064 0023     		movs	r3, #0
 139 0066 03AA     		add	r2, sp, #12
 140 0068 0321     		movs	r1, #3
 141 006a A320     		movs	r0, #163
 142 006c FFF7FEFF 		bl	hal_tbl_reg_field_set
 143              	.LVL12:
  24:../Switch/core/fal/tiger/fal_tiger_rma.c ****             break;
 144              		.loc 1 24 13 view .LVU23
 145              	.L10:
  25:../Switch/core/fal/tiger/fal_tiger_rma.c ****         case RMA_ACTION_TRAP:
  26:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, 1);
  27:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_DROPf, &entry, 1);
  28:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_CPU_CODEf, &entry, 0x3f);
  29:../Switch/core/fal/tiger/fal_tiger_rma.c ****             break;
  30:../Switch/core/fal/tiger/fal_tiger_rma.c ****         case RMA_ACTION_COPY:
  31:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, 1);
  32:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_DROPf, &entry, 0);
  33:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_CPU_CODEf, &entry, 0x3f);
  34:../Switch/core/fal/tiger/fal_tiger_rma.c ****             break;
  35:../Switch/core/fal/tiger/fal_tiger_rma.c ****         case RMA_ACTION_DROP:
  36:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, 0);
  37:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_DROPf, &entry, 1);
  38:../Switch/core/fal/tiger/fal_tiger_rma.c ****             break;
  39:../Switch/core/fal/tiger/fal_tiger_rma.c ****         default:
  40:../Switch/core/fal/tiger/fal_tiger_rma.c ****             return CMM_ERR_INPUT;
  41:../Switch/core/fal/tiger/fal_tiger_rma.c ****     }
  42:../Switch/core/fal/tiger/fal_tiger_rma.c ****     
  43:../Switch/core/fal/tiger/fal_tiger_rma.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, RMA_CTRLNm, macda, sizeof(rma_ctrln_t), &entry), ret); 
 146              		.loc 1 43 5 view .LVU24
 147              		.loc 1 43 5 view .LVU25
 148 0070 03AB     		add	r3, sp, #12
 149 0072 0093     		str	r3, [sp]
 150 0074 0423     		movs	r3, #4
 151 0076 3246     		mov	r2, r6
 152 0078 A321     		movs	r1, #163
 153 007a 3846     		mov	r0, r7
 154 007c FFF7FEFF 		bl	hal_table_reg_write
 155              	.LVL13:
 156 0080 0446     		mov	r4, r0
 157              	.LVL14:
 158              		.loc 1 43 5 is_stmt 0 view .LVU26
 159 0082 10F0FF03 		ands	r3, r0, #255
 160 0086 35D1     		bne	.L17
  44:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 161              		.loc 1 44 12 view .LVU27
 162 0088 0020     		movs	r0, #0
 163              	.LVL15:
 164              	.L1:
  45:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 165              		.loc 1 45 1 view .LVU28
 166 008a 05B0     		add	sp, sp, #20
 167              		.cfi_remember_state
 168              		.cfi_def_cfa_offset 20
 169              		@ sp needed
 170 008c F0BD     		pop	{r4, r5, r6, r7, pc}
 171              	.LVL16:
 172              	.L8:
 173              		.cfi_restore_state
  26:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_DROPf, &entry, 1);
 174              		.loc 1 26 13 is_stmt 1 view .LVU29
 175 008e 0123     		movs	r3, #1
 176 0090 03AA     		add	r2, sp, #12
 177 0092 0421     		movs	r1, #4
 178 0094 A320     		movs	r0, #163
 179              	.LVL17:
  26:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_DROPf, &entry, 1);
 180              		.loc 1 26 13 is_stmt 0 view .LVU30
 181 0096 FFF7FEFF 		bl	hal_tbl_reg_field_set
 182              	.LVL18:
  27:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_CPU_CODEf, &entry, 0x3f);
 183              		.loc 1 27 13 is_stmt 1 view .LVU31
 184 009a 0123     		movs	r3, #1
 185 009c 03AA     		add	r2, sp, #12
 186 009e 0321     		movs	r1, #3
 187 00a0 A320     		movs	r0, #163
 188 00a2 FFF7FEFF 		bl	hal_tbl_reg_field_set
 189              	.LVL19:
  28:../Switch/core/fal/tiger/fal_tiger_rma.c ****             break;
 190              		.loc 1 28 13 view .LVU32
 191 00a6 3F23     		movs	r3, #63
 192 00a8 03AA     		add	r2, sp, #12
 193 00aa 0721     		movs	r1, #7
 194 00ac A320     		movs	r0, #163
 195 00ae FFF7FEFF 		bl	hal_tbl_reg_field_set
 196              	.LVL20:
  29:../Switch/core/fal/tiger/fal_tiger_rma.c ****         case RMA_ACTION_COPY:
 197              		.loc 1 29 13 view .LVU33
 198 00b2 DDE7     		b	.L10
 199              	.LVL21:
 200              	.L7:
  31:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_DROPf, &entry, 0);
 201              		.loc 1 31 13 view .LVU34
 202 00b4 0123     		movs	r3, #1
 203 00b6 03AA     		add	r2, sp, #12
 204 00b8 0421     		movs	r1, #4
 205 00ba A320     		movs	r0, #163
 206              	.LVL22:
  31:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_DROPf, &entry, 0);
 207              		.loc 1 31 13 is_stmt 0 view .LVU35
 208 00bc FFF7FEFF 		bl	hal_tbl_reg_field_set
 209              	.LVL23:
  32:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_CPU_CODEf, &entry, 0x3f);
 210              		.loc 1 32 13 is_stmt 1 view .LVU36
 211 00c0 0023     		movs	r3, #0
 212 00c2 03AA     		add	r2, sp, #12
 213 00c4 0321     		movs	r1, #3
 214 00c6 A320     		movs	r0, #163
 215 00c8 FFF7FEFF 		bl	hal_tbl_reg_field_set
 216              	.LVL24:
  33:../Switch/core/fal/tiger/fal_tiger_rma.c ****             break;
 217              		.loc 1 33 13 view .LVU37
 218 00cc 3F23     		movs	r3, #63
 219 00ce 03AA     		add	r2, sp, #12
 220 00d0 0721     		movs	r1, #7
 221 00d2 A320     		movs	r0, #163
 222 00d4 FFF7FEFF 		bl	hal_tbl_reg_field_set
 223              	.LVL25:
  34:../Switch/core/fal/tiger/fal_tiger_rma.c ****         case RMA_ACTION_DROP:
 224              		.loc 1 34 13 view .LVU38
 225 00d8 CAE7     		b	.L10
 226              	.LVL26:
 227              	.L5:
  36:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_DROPf, &entry, 1);
 228              		.loc 1 36 13 view .LVU39
 229 00da 0023     		movs	r3, #0
 230 00dc 03AA     		add	r2, sp, #12
 231 00de 0421     		movs	r1, #4
 232 00e0 A320     		movs	r0, #163
 233              	.LVL27:
  36:../Switch/core/fal/tiger/fal_tiger_rma.c ****             HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_DROPf, &entry, 1);
 234              		.loc 1 36 13 is_stmt 0 view .LVU40
 235 00e2 FFF7FEFF 		bl	hal_tbl_reg_field_set
 236              	.LVL28:
  37:../Switch/core/fal/tiger/fal_tiger_rma.c ****             break;
 237              		.loc 1 37 13 is_stmt 1 view .LVU41
 238 00e6 0123     		movs	r3, #1
 239 00e8 03AA     		add	r2, sp, #12
 240 00ea 0321     		movs	r1, #3
 241 00ec A320     		movs	r0, #163
 242 00ee FFF7FEFF 		bl	hal_tbl_reg_field_set
 243              	.LVL29:
  38:../Switch/core/fal/tiger/fal_tiger_rma.c ****         default:
 244              		.loc 1 38 13 view .LVU42
 245 00f2 BDE7     		b	.L10
 246              	.LVL30:
 247              	.L17:
  43:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 248              		.loc 1 43 5 discriminator 1 view .LVU43
  43:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 249              		.loc 1 43 5 discriminator 1 view .LVU44
 250 00f4 0B4A     		ldr	r2, .L19
 251 00f6 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 252 00f8 012A     		cmp	r2, #1
 253 00fa 01D8     		bhi	.L18
 254              	.LVL31:
 255              	.L11:
  43:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 256              		.loc 1 43 5 discriminator 5 view .LVU45
  43:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 257              		.loc 1 43 5 discriminator 5 view .LVU46
  43:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 258              		.loc 1 43 5 discriminator 5 view .LVU47
 259 00fc E0B2     		uxtb	r0, r4
 260 00fe C4E7     		b	.L1
 261              	.LVL32:
 262              	.L18:
  43:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 263              		.loc 1 43 5 discriminator 3 view .LVU48
 264              	.LBB3:
  43:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 265              		.loc 1 43 5 discriminator 3 view .LVU49
 266 0100 142B     		cmp	r3, #20
 267 0102 28BF     		it	cs
 268 0104 1423     		movcs	r3, #20
 269 0106 1A46     		mov	r2, r3
 270 0108 074B     		ldr	r3, .L19+4
 271 010a 0093     		str	r3, [sp]
 272 010c 0B4B     		ldr	r3, .L19+24
 273 010e 0849     		ldr	r1, .L19+12
 274 0110 51F82220 		ldr	r2, [r1, r2, lsl #2]
 275 0114 0749     		ldr	r1, .L19+16
 276 0116 8968     		ldr	r1, [r1, #8]
 277 0118 0748     		ldr	r0, .L19+20
 278              	.LVL33:
  43:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 279              		.loc 1 43 5 is_stmt 0 discriminator 3 view .LVU50
 280 011a FFF7FEFF 		bl	osal_printf
 281              	.LVL34:
 282 011e EDE7     		b	.L11
 283              	.LVL35:
 284              	.L12:
  43:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 285              		.loc 1 43 5 discriminator 3 view .LVU51
 286              	.LBE3:
  19:../Switch/core/fal/tiger/fal_tiger_rma.c ****     {
 287              		.loc 1 19 5 view .LVU52
 288 0120 0520     		movs	r0, #5
 289              	.LVL36:
  19:../Switch/core/fal/tiger/fal_tiger_rma.c ****     {
 290              		.loc 1 19 5 view .LVU53
 291 0122 B2E7     		b	.L1
 292              	.L20:
 293              		.align	2
 294              	.L19:
 295 0124 00000000 		.word	yt_debug_level
 296 0128 00000000 		.word	__FUNCTION__.5
 297 012c 00000000 		.word	.LC0
 298 0130 00000000 		.word	_yt_errmsg
 299 0134 00000000 		.word	_yt_prompt_msg
 300 0138 40000000 		.word	.LC1
 301 013c 58000000 		.word	.LC2
 302              		.cfi_endproc
 303              	.LFE3:
 305              		.section	.text.fal_tiger_rma_action_get,"ax",%progbits
 306              		.align	1
 307              		.global	fal_tiger_rma_action_get
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 312              	fal_tiger_rma_action_get:
 313              	.LVL37:
 314              	.LFB4:
  46:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
  47:../Switch/core/fal/tiger/fal_tiger_rma.c **** yt_ret_t  fal_tiger_rma_action_get(yt_unit_t unit, yt_rma_da_t  macda, yt_rma_action_t *pAction)
  48:../Switch/core/fal/tiger/fal_tiger_rma.c **** {
 315              		.loc 1 48 1 is_stmt 1 view -0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 8
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319              		.loc 1 48 1 is_stmt 0 view .LVU55
 320 0000 30B5     		push	{r4, r5, lr}
 321              		.cfi_def_cfa_offset 12
 322              		.cfi_offset 4, -12
 323              		.cfi_offset 5, -8
 324              		.cfi_offset 14, -4
 325 0002 85B0     		sub	sp, sp, #20
 326              		.cfi_def_cfa_offset 32
 327 0004 1546     		mov	r5, r2
  49:../Switch/core/fal/tiger/fal_tiger_rma.c ****     rma_ctrln_t entry;
 328              		.loc 1 49 5 is_stmt 1 view .LVU56
  50:../Switch/core/fal/tiger/fal_tiger_rma.c ****     cmm_err_t ret = CMM_ERR_OK;
 329              		.loc 1 50 5 view .LVU57
 330              	.LVL38:
  51:../Switch/core/fal/tiger/fal_tiger_rma.c ****     uint32_t copy_to_cpu;
 331              		.loc 1 51 5 view .LVU58
  52:../Switch/core/fal/tiger/fal_tiger_rma.c ****     uint32_t drop;
 332              		.loc 1 52 5 view .LVU59
  53:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
  54:../Switch/core/fal/tiger/fal_tiger_rma.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, RMA_CTRLNm, macda, sizeof(rma_ctrln_t), &entry), ret);
 333              		.loc 1 54 5 view .LVU60
 334              		.loc 1 54 5 view .LVU61
 335 0006 03AB     		add	r3, sp, #12
 336 0008 0093     		str	r3, [sp]
 337 000a 0423     		movs	r3, #4
 338 000c 0A46     		mov	r2, r1
 339              	.LVL39:
 340              		.loc 1 54 5 is_stmt 0 view .LVU62
 341 000e A321     		movs	r1, #163
 342              	.LVL40:
 343              		.loc 1 54 5 view .LVU63
 344 0010 FFF7FEFF 		bl	hal_table_reg_read
 345              	.LVL41:
 346              		.loc 1 54 5 view .LVU64
 347 0014 10F0FF03 		ands	r3, r0, #255
 348 0018 18D0     		beq	.L22
 349 001a 0446     		mov	r4, r0
 350              		.loc 1 54 5 is_stmt 1 discriminator 1 view .LVU65
 351              		.loc 1 54 5 discriminator 1 view .LVU66
 352 001c 1D4A     		ldr	r2, .L34
 353 001e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 354 0020 012A     		cmp	r2, #1
 355 0022 03D8     		bhi	.L30
 356              	.LVL42:
 357              	.L23:
 358              		.loc 1 54 5 discriminator 5 view .LVU67
 359              		.loc 1 54 5 discriminator 5 view .LVU68
 360              		.loc 1 54 5 discriminator 5 view .LVU69
 361 0024 E4B2     		uxtb	r4, r4
 362              	.L21:
  55:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, &copy_to_cpu);
  56:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_DROPf, &entry, &drop);
  57:../Switch/core/fal/tiger/fal_tiger_rma.c ****     if(copy_to_cpu == 1)
  58:../Switch/core/fal/tiger/fal_tiger_rma.c ****     {
  59:../Switch/core/fal/tiger/fal_tiger_rma.c ****         if(drop == 1)
  60:../Switch/core/fal/tiger/fal_tiger_rma.c ****         {
  61:../Switch/core/fal/tiger/fal_tiger_rma.c ****             *pAction = RMA_ACTION_TRAP;
  62:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
  63:../Switch/core/fal/tiger/fal_tiger_rma.c ****         else
  64:../Switch/core/fal/tiger/fal_tiger_rma.c ****         {
  65:../Switch/core/fal/tiger/fal_tiger_rma.c ****             *pAction = RMA_ACTION_COPY;
  66:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
  67:../Switch/core/fal/tiger/fal_tiger_rma.c ****     }
  68:../Switch/core/fal/tiger/fal_tiger_rma.c ****     else if(copy_to_cpu == 0)
  69:../Switch/core/fal/tiger/fal_tiger_rma.c ****     {
  70:../Switch/core/fal/tiger/fal_tiger_rma.c ****         if(drop == 1)
  71:../Switch/core/fal/tiger/fal_tiger_rma.c ****         {
  72:../Switch/core/fal/tiger/fal_tiger_rma.c ****             *pAction = RMA_ACTION_DROP;
  73:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
  74:../Switch/core/fal/tiger/fal_tiger_rma.c ****         else
  75:../Switch/core/fal/tiger/fal_tiger_rma.c ****         {
  76:../Switch/core/fal/tiger/fal_tiger_rma.c ****             *pAction = RMA_ACTION_FWD;
  77:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
  78:../Switch/core/fal/tiger/fal_tiger_rma.c ****     }
  79:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
  80:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
  81:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 363              		.loc 1 81 1 is_stmt 0 view .LVU70
 364 0026 2046     		mov	r0, r4
 365 0028 05B0     		add	sp, sp, #20
 366              		.cfi_remember_state
 367              		.cfi_def_cfa_offset 12
 368              		@ sp needed
 369 002a 30BD     		pop	{r4, r5, pc}
 370              	.LVL43:
 371              	.L30:
 372              		.cfi_restore_state
  54:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, &copy_to_cpu);
 373              		.loc 1 54 5 is_stmt 1 discriminator 3 view .LVU71
 374              	.LBB4:
  54:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, &copy_to_cpu);
 375              		.loc 1 54 5 discriminator 3 view .LVU72
 376 002c 142B     		cmp	r3, #20
 377 002e 28BF     		it	cs
 378 0030 1423     		movcs	r3, #20
 379 0032 1A46     		mov	r2, r3
 380 0034 184B     		ldr	r3, .L34+4
 381 0036 0093     		str	r3, [sp]
 382 0038 184B     		ldr	r3, .L34+8
 383 003a 1949     		ldr	r1, .L34+12
 384 003c 51F82220 		ldr	r2, [r1, r2, lsl #2]
 385 0040 1849     		ldr	r1, .L34+16
 386 0042 8968     		ldr	r1, [r1, #8]
 387 0044 1848     		ldr	r0, .L34+20
 388              	.LVL44:
  54:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, &copy_to_cpu);
 389              		.loc 1 54 5 is_stmt 0 discriminator 3 view .LVU73
 390 0046 FFF7FEFF 		bl	osal_printf
 391              	.LVL45:
 392 004a EBE7     		b	.L23
 393              	.LVL46:
 394              	.L22:
  54:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, &copy_to_cpu);
 395              		.loc 1 54 5 discriminator 3 view .LVU74
 396              	.LBE4:
  54:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, &copy_to_cpu);
 397              		.loc 1 54 5 is_stmt 1 discriminator 2 view .LVU75
  55:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, &copy_to_cpu);
 398              		.loc 1 55 5 discriminator 2 view .LVU76
 399              	.LBB5:
  55:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, &copy_to_cpu);
 400              		.loc 1 55 5 discriminator 2 view .LVU77
  55:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, &copy_to_cpu);
 401              		.loc 1 55 5 discriminator 2 view .LVU78
 402 004c 02AB     		add	r3, sp, #8
 403 004e 03AA     		add	r2, sp, #12
 404 0050 0421     		movs	r1, #4
 405 0052 A320     		movs	r0, #163
 406              	.LVL47:
  55:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, &copy_to_cpu);
 407              		.loc 1 55 5 is_stmt 0 discriminator 2 view .LVU79
 408 0054 FFF7FEFF 		bl	hal_tbl_reg_field_get
 409              	.LVL48:
  55:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, &copy_to_cpu);
 410              		.loc 1 55 5 is_stmt 1 discriminator 2 view .LVU80
 411 0058 029C     		ldr	r4, [sp, #8]
 412              	.LVL49:
  55:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, &copy_to_cpu);
 413              		.loc 1 55 5 is_stmt 0 discriminator 2 view .LVU81
 414              	.LBE5:
  55:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_COPY_TO_CPUf, &entry, &copy_to_cpu);
 415              		.loc 1 55 5 is_stmt 1 discriminator 2 view .LVU82
  56:../Switch/core/fal/tiger/fal_tiger_rma.c ****     if(copy_to_cpu == 1)
 416              		.loc 1 56 5 discriminator 2 view .LVU83
 417              	.LBB6:
  56:../Switch/core/fal/tiger/fal_tiger_rma.c ****     if(copy_to_cpu == 1)
 418              		.loc 1 56 5 discriminator 2 view .LVU84
  56:../Switch/core/fal/tiger/fal_tiger_rma.c ****     if(copy_to_cpu == 1)
 419              		.loc 1 56 5 discriminator 2 view .LVU85
 420 005a 02AB     		add	r3, sp, #8
 421 005c 03AA     		add	r2, sp, #12
 422 005e 0321     		movs	r1, #3
 423 0060 A320     		movs	r0, #163
 424 0062 FFF7FEFF 		bl	hal_tbl_reg_field_get
 425              	.LVL50:
  56:../Switch/core/fal/tiger/fal_tiger_rma.c ****     if(copy_to_cpu == 1)
 426              		.loc 1 56 5 discriminator 2 view .LVU86
 427 0066 029B     		ldr	r3, [sp, #8]
 428              	.LVL51:
  56:../Switch/core/fal/tiger/fal_tiger_rma.c ****     if(copy_to_cpu == 1)
 429              		.loc 1 56 5 is_stmt 0 discriminator 2 view .LVU87
 430              	.LBE6:
  56:../Switch/core/fal/tiger/fal_tiger_rma.c ****     if(copy_to_cpu == 1)
 431              		.loc 1 56 5 is_stmt 1 discriminator 2 view .LVU88
  57:../Switch/core/fal/tiger/fal_tiger_rma.c ****     {
 432              		.loc 1 57 5 discriminator 2 view .LVU89
  57:../Switch/core/fal/tiger/fal_tiger_rma.c ****     {
 433              		.loc 1 57 7 is_stmt 0 discriminator 2 view .LVU90
 434 0068 012C     		cmp	r4, #1
 435 006a 05D0     		beq	.L31
  68:../Switch/core/fal/tiger/fal_tiger_rma.c ****     {
 436              		.loc 1 68 10 is_stmt 1 view .LVU91
  68:../Switch/core/fal/tiger/fal_tiger_rma.c ****     {
 437              		.loc 1 68 12 is_stmt 0 view .LVU92
 438 006c 84B9     		cbnz	r4, .L28
  70:../Switch/core/fal/tiger/fal_tiger_rma.c ****         {
 439              		.loc 1 70 9 is_stmt 1 view .LVU93
  70:../Switch/core/fal/tiger/fal_tiger_rma.c ****         {
 440              		.loc 1 70 11 is_stmt 0 view .LVU94
 441 006e 012B     		cmp	r3, #1
 442 0070 0BD0     		beq	.L32
  76:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
 443              		.loc 1 76 13 is_stmt 1 view .LVU95
  76:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
 444              		.loc 1 76 22 is_stmt 0 view .LVU96
 445 0072 0023     		movs	r3, #0
 446              	.LVL52:
  76:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
 447              		.loc 1 76 22 view .LVU97
 448 0074 2B70     		strb	r3, [r5]
 449              	.LVL53:
  76:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
 450              		.loc 1 76 22 view .LVU98
 451 0076 D6E7     		b	.L21
 452              	.LVL54:
 453              	.L31:
  59:../Switch/core/fal/tiger/fal_tiger_rma.c ****         {
 454              		.loc 1 59 9 is_stmt 1 view .LVU99
  59:../Switch/core/fal/tiger/fal_tiger_rma.c ****         {
 455              		.loc 1 59 11 is_stmt 0 view .LVU100
 456 0078 012B     		cmp	r3, #1
 457 007a 03D0     		beq	.L33
  65:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
 458              		.loc 1 65 13 is_stmt 1 view .LVU101
  65:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
 459              		.loc 1 65 22 is_stmt 0 view .LVU102
 460 007c 0223     		movs	r3, #2
 461              	.LVL55:
  65:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
 462              		.loc 1 65 22 view .LVU103
 463 007e 2B70     		strb	r3, [r5]
 464              	.LVL56:
  80:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 465              		.loc 1 80 12 view .LVU104
 466 0080 0024     		movs	r4, #0
 467              	.LVL57:
  80:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 468              		.loc 1 80 12 view .LVU105
 469 0082 D0E7     		b	.L21
 470              	.LVL58:
 471              	.L33:
  61:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
 472              		.loc 1 61 13 is_stmt 1 view .LVU106
  61:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
 473              		.loc 1 61 22 is_stmt 0 view .LVU107
 474 0084 2B70     		strb	r3, [r5]
  80:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 475              		.loc 1 80 12 view .LVU108
 476 0086 0024     		movs	r4, #0
 477              	.LVL59:
  80:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 478              		.loc 1 80 12 view .LVU109
 479 0088 CDE7     		b	.L21
 480              	.LVL60:
 481              	.L32:
  72:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
 482              		.loc 1 72 13 is_stmt 1 view .LVU110
  72:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
 483              		.loc 1 72 22 is_stmt 0 view .LVU111
 484 008a 0323     		movs	r3, #3
 485              	.LVL61:
  72:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
 486              		.loc 1 72 22 view .LVU112
 487 008c 2B70     		strb	r3, [r5]
 488              	.LVL62:
  72:../Switch/core/fal/tiger/fal_tiger_rma.c ****         }
 489              		.loc 1 72 22 view .LVU113
 490 008e CAE7     		b	.L21
 491              	.LVL63:
 492              	.L28:
  80:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 493              		.loc 1 80 12 view .LVU114
 494 0090 0024     		movs	r4, #0
 495              	.LVL64:
  80:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 496              		.loc 1 80 12 view .LVU115
 497 0092 C8E7     		b	.L21
 498              	.L35:
 499              		.align	2
 500              	.L34:
 501 0094 00000000 		.word	yt_debug_level
 502 0098 00000000 		.word	__FUNCTION__.4
 503 009c 00000000 		.word	.LC0
 504 00a0 00000000 		.word	_yt_errmsg
 505 00a4 00000000 		.word	_yt_prompt_msg
 506 00a8 40000000 		.word	.LC1
 507              		.cfi_endproc
 508              	.LFE4:
 510              		.section	.text.fal_tiger_rma_bypass_port_isolation_set,"ax",%progbits
 511              		.align	1
 512              		.global	fal_tiger_rma_bypass_port_isolation_set
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 517              	fal_tiger_rma_bypass_port_isolation_set:
 518              	.LVL65:
 519              	.LFB5:
  82:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
  83:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
  84:../Switch/core/fal/tiger/fal_tiger_rma.c **** yt_ret_t fal_tiger_rma_bypass_port_isolation_set(yt_unit_t unit, yt_rma_da_t  macda, yt_enable_t en
  85:../Switch/core/fal/tiger/fal_tiger_rma.c **** {
 520              		.loc 1 85 1 is_stmt 1 view -0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 8
 523              		@ frame_needed = 0, uses_anonymous_args = 0
 524              		.loc 1 85 1 is_stmt 0 view .LVU117
 525 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 526              		.cfi_def_cfa_offset 20
 527              		.cfi_offset 4, -20
 528              		.cfi_offset 5, -16
 529              		.cfi_offset 6, -12
 530              		.cfi_offset 7, -8
 531              		.cfi_offset 14, -4
 532 0002 85B0     		sub	sp, sp, #20
 533              		.cfi_def_cfa_offset 40
 534 0004 0746     		mov	r7, r0
 535 0006 0E46     		mov	r6, r1
 536 0008 1546     		mov	r5, r2
  86:../Switch/core/fal/tiger/fal_tiger_rma.c ****     rma_ctrln_t entry;
 537              		.loc 1 86 5 is_stmt 1 view .LVU118
  87:../Switch/core/fal/tiger/fal_tiger_rma.c ****     cmm_err_t ret = CMM_ERR_OK;
 538              		.loc 1 87 5 view .LVU119
 539              	.LVL66:
  88:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
  89:../Switch/core/fal/tiger/fal_tiger_rma.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, RMA_CTRLNm, macda, sizeof(rma_ctrln_t), &entry), ret);
 540              		.loc 1 89 5 view .LVU120
 541              		.loc 1 89 5 view .LVU121
 542 000a 03AB     		add	r3, sp, #12
 543 000c 0093     		str	r3, [sp]
 544 000e 0423     		movs	r3, #4
 545 0010 0A46     		mov	r2, r1
 546              	.LVL67:
 547              		.loc 1 89 5 is_stmt 0 view .LVU122
 548 0012 A321     		movs	r1, #163
 549              	.LVL68:
 550              		.loc 1 89 5 view .LVU123
 551 0014 FFF7FEFF 		bl	hal_table_reg_read
 552              	.LVL69:
 553              		.loc 1 89 5 view .LVU124
 554 0018 10F0FF03 		ands	r3, r0, #255
 555 001c 17D0     		beq	.L37
 556 001e 0446     		mov	r4, r0
 557              		.loc 1 89 5 is_stmt 1 discriminator 1 view .LVU125
 558              		.loc 1 89 5 discriminator 1 view .LVU126
 559 0020 204A     		ldr	r2, .L46
 560 0022 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 561 0024 012A     		cmp	r2, #1
 562 0026 02D8     		bhi	.L43
 563              	.LVL70:
 564              	.L38:
 565              		.loc 1 89 5 discriminator 5 view .LVU127
 566              		.loc 1 89 5 discriminator 5 view .LVU128
 567              		.loc 1 89 5 discriminator 5 view .LVU129
 568 0028 E0B2     		uxtb	r0, r4
 569              	.LVL71:
 570              	.L36:
  90:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, enable);
  91:../Switch/core/fal/tiger/fal_tiger_rma.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, RMA_CTRLNm, macda, sizeof(rma_ctrln_t), &entry), ret);
  92:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
  93:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 571              		.loc 1 93 1 is_stmt 0 view .LVU130
 572 002a 05B0     		add	sp, sp, #20
 573              		.cfi_remember_state
 574              		.cfi_def_cfa_offset 20
 575              		@ sp needed
 576 002c F0BD     		pop	{r4, r5, r6, r7, pc}
 577              	.LVL72:
 578              	.L43:
 579              		.cfi_restore_state
  89:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, enable);
 580              		.loc 1 89 5 is_stmt 1 discriminator 3 view .LVU131
 581              	.LBB7:
  89:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, enable);
 582              		.loc 1 89 5 discriminator 3 view .LVU132
 583 002e 142B     		cmp	r3, #20
 584 0030 28BF     		it	cs
 585 0032 1423     		movcs	r3, #20
 586 0034 1A46     		mov	r2, r3
 587 0036 1C4B     		ldr	r3, .L46+4
 588 0038 0093     		str	r3, [sp]
 589 003a 1C4B     		ldr	r3, .L46+8
 590 003c 1C49     		ldr	r1, .L46+12
 591 003e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 592 0042 1C49     		ldr	r1, .L46+16
 593 0044 8968     		ldr	r1, [r1, #8]
 594 0046 1C48     		ldr	r0, .L46+20
 595              	.LVL73:
  89:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, enable);
 596              		.loc 1 89 5 is_stmt 0 discriminator 3 view .LVU133
 597 0048 FFF7FEFF 		bl	osal_printf
 598              	.LVL74:
 599 004c ECE7     		b	.L38
 600              	.LVL75:
 601              	.L37:
  89:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, enable);
 602              		.loc 1 89 5 discriminator 3 view .LVU134
 603              	.LBE7:
  89:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, enable);
 604              		.loc 1 89 5 is_stmt 1 discriminator 2 view .LVU135
  90:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, enable);
 605              		.loc 1 90 5 discriminator 2 view .LVU136
 606 004e 03AC     		add	r4, sp, #12
 607 0050 2B46     		mov	r3, r5
 608 0052 2246     		mov	r2, r4
 609 0054 0621     		movs	r1, #6
 610 0056 A320     		movs	r0, #163
 611              	.LVL76:
  90:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, enable);
 612              		.loc 1 90 5 is_stmt 0 discriminator 2 view .LVU137
 613 0058 FFF7FEFF 		bl	hal_tbl_reg_field_set
 614              	.LVL77:
  91:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 615              		.loc 1 91 5 is_stmt 1 discriminator 2 view .LVU138
  91:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 616              		.loc 1 91 5 discriminator 2 view .LVU139
 617 005c 0094     		str	r4, [sp]
 618 005e 0423     		movs	r3, #4
 619 0060 3246     		mov	r2, r6
 620 0062 A321     		movs	r1, #163
 621 0064 3846     		mov	r0, r7
 622 0066 FFF7FEFF 		bl	hal_table_reg_write
 623              	.LVL78:
 624 006a 0446     		mov	r4, r0
 625              	.LVL79:
  91:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 626              		.loc 1 91 5 is_stmt 0 discriminator 2 view .LVU140
 627 006c 10F0FF03 		ands	r3, r0, #255
 628 0070 01D1     		bne	.L44
  92:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 629              		.loc 1 92 12 view .LVU141
 630 0072 0020     		movs	r0, #0
 631              	.LVL80:
  92:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 632              		.loc 1 92 12 view .LVU142
 633 0074 D9E7     		b	.L36
 634              	.LVL81:
 635              	.L44:
  91:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 636              		.loc 1 91 5 is_stmt 1 discriminator 1 view .LVU143
  91:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 637              		.loc 1 91 5 discriminator 1 view .LVU144
 638 0076 0B4A     		ldr	r2, .L46
 639 0078 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 640 007a 012A     		cmp	r2, #1
 641 007c 01D8     		bhi	.L45
 642              	.LVL82:
 643              	.L40:
  91:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 644              		.loc 1 91 5 discriminator 5 view .LVU145
  91:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 645              		.loc 1 91 5 discriminator 5 view .LVU146
  91:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 646              		.loc 1 91 5 discriminator 5 view .LVU147
 647 007e E0B2     		uxtb	r0, r4
 648 0080 D3E7     		b	.L36
 649              	.LVL83:
 650              	.L45:
  91:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 651              		.loc 1 91 5 discriminator 3 view .LVU148
 652              	.LBB8:
  91:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 653              		.loc 1 91 5 discriminator 3 view .LVU149
 654 0082 142B     		cmp	r3, #20
 655 0084 28BF     		it	cs
 656 0086 1423     		movcs	r3, #20
 657 0088 1A46     		mov	r2, r3
 658 008a 074B     		ldr	r3, .L46+4
 659 008c 0093     		str	r3, [sp]
 660 008e 0B4B     		ldr	r3, .L46+24
 661 0090 0749     		ldr	r1, .L46+12
 662 0092 51F82220 		ldr	r2, [r1, r2, lsl #2]
 663 0096 0749     		ldr	r1, .L46+16
 664 0098 8968     		ldr	r1, [r1, #8]
 665 009a 0748     		ldr	r0, .L46+20
 666              	.LVL84:
  91:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 667              		.loc 1 91 5 is_stmt 0 discriminator 3 view .LVU150
 668 009c FFF7FEFF 		bl	osal_printf
 669              	.LVL85:
 670 00a0 EDE7     		b	.L40
 671              	.L47:
 672 00a2 00BF     		.align	2
 673              	.L46:
 674 00a4 00000000 		.word	yt_debug_level
 675 00a8 00000000 		.word	__FUNCTION__.3
 676 00ac 00000000 		.word	.LC0
 677 00b0 00000000 		.word	_yt_errmsg
 678 00b4 00000000 		.word	_yt_prompt_msg
 679 00b8 40000000 		.word	.LC1
 680 00bc 58000000 		.word	.LC2
 681              	.LBE8:
 682              		.cfi_endproc
 683              	.LFE5:
 685              		.section	.text.fal_tiger_rma_bypass_port_isolation_get,"ax",%progbits
 686              		.align	1
 687              		.global	fal_tiger_rma_bypass_port_isolation_get
 688              		.syntax unified
 689              		.thumb
 690              		.thumb_func
 692              	fal_tiger_rma_bypass_port_isolation_get:
 693              	.LVL86:
 694              	.LFB6:
  94:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
  95:../Switch/core/fal/tiger/fal_tiger_rma.c **** yt_ret_t fal_tiger_rma_bypass_port_isolation_get(yt_unit_t unit, yt_rma_da_t  macda, yt_enable_t *p
  96:../Switch/core/fal/tiger/fal_tiger_rma.c **** {
 695              		.loc 1 96 1 is_stmt 1 view -0
 696              		.cfi_startproc
 697              		@ args = 0, pretend = 0, frame = 8
 698              		@ frame_needed = 0, uses_anonymous_args = 0
 699              		.loc 1 96 1 is_stmt 0 view .LVU152
 700 0000 30B5     		push	{r4, r5, lr}
 701              		.cfi_def_cfa_offset 12
 702              		.cfi_offset 4, -12
 703              		.cfi_offset 5, -8
 704              		.cfi_offset 14, -4
 705 0002 85B0     		sub	sp, sp, #20
 706              		.cfi_def_cfa_offset 32
 707 0004 1546     		mov	r5, r2
  97:../Switch/core/fal/tiger/fal_tiger_rma.c ****     rma_ctrln_t entry;
 708              		.loc 1 97 5 is_stmt 1 view .LVU153
  98:../Switch/core/fal/tiger/fal_tiger_rma.c ****     cmm_err_t ret = CMM_ERR_OK;
 709              		.loc 1 98 5 view .LVU154
 710              	.LVL87:
  99:../Switch/core/fal/tiger/fal_tiger_rma.c ****     uint32_t enable;
 711              		.loc 1 99 5 view .LVU155
 100:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 101:../Switch/core/fal/tiger/fal_tiger_rma.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, RMA_CTRLNm, macda, sizeof(rma_ctrln_t), &entry), ret);
 712              		.loc 1 101 5 view .LVU156
 713              		.loc 1 101 5 view .LVU157
 714 0006 03AB     		add	r3, sp, #12
 715 0008 0093     		str	r3, [sp]
 716 000a 0423     		movs	r3, #4
 717 000c 0A46     		mov	r2, r1
 718              	.LVL88:
 719              		.loc 1 101 5 is_stmt 0 view .LVU158
 720 000e A321     		movs	r1, #163
 721              	.LVL89:
 722              		.loc 1 101 5 view .LVU159
 723 0010 FFF7FEFF 		bl	hal_table_reg_read
 724              	.LVL90:
 725              		.loc 1 101 5 view .LVU160
 726 0014 10F0FF03 		ands	r3, r0, #255
 727 0018 17D0     		beq	.L49
 728 001a 0446     		mov	r4, r0
 729              		.loc 1 101 5 is_stmt 1 discriminator 1 view .LVU161
 730              		.loc 1 101 5 discriminator 1 view .LVU162
 731 001c 114A     		ldr	r2, .L54
 732 001e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 733 0020 012A     		cmp	r2, #1
 734 0022 02D8     		bhi	.L53
 735              	.LVL91:
 736              	.L50:
 737              		.loc 1 101 5 discriminator 5 view .LVU163
 738              		.loc 1 101 5 discriminator 5 view .LVU164
 739              		.loc 1 101 5 discriminator 5 view .LVU165
 740 0024 E0B2     		uxtb	r0, r4
 741              	.L48:
 102:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, &enable);
 103:../Switch/core/fal/tiger/fal_tiger_rma.c ****     *pEnable = enable ? YT_ENABLE : YT_DISABLE;
 104:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 105:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 106:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 742              		.loc 1 106 1 is_stmt 0 view .LVU166
 743 0026 05B0     		add	sp, sp, #20
 744              		.cfi_remember_state
 745              		.cfi_def_cfa_offset 12
 746              		@ sp needed
 747 0028 30BD     		pop	{r4, r5, pc}
 748              	.LVL92:
 749              	.L53:
 750              		.cfi_restore_state
 101:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, &enable);
 751              		.loc 1 101 5 is_stmt 1 discriminator 3 view .LVU167
 752              	.LBB9:
 101:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, &enable);
 753              		.loc 1 101 5 discriminator 3 view .LVU168
 754 002a 142B     		cmp	r3, #20
 755 002c 28BF     		it	cs
 756 002e 1423     		movcs	r3, #20
 757 0030 1A46     		mov	r2, r3
 758 0032 0D4B     		ldr	r3, .L54+4
 759 0034 0093     		str	r3, [sp]
 760 0036 0D4B     		ldr	r3, .L54+8
 761 0038 0D49     		ldr	r1, .L54+12
 762 003a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 763 003e 0D49     		ldr	r1, .L54+16
 764 0040 8968     		ldr	r1, [r1, #8]
 765 0042 0D48     		ldr	r0, .L54+20
 766              	.LVL93:
 101:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, &enable);
 767              		.loc 1 101 5 is_stmt 0 discriminator 3 view .LVU169
 768 0044 FFF7FEFF 		bl	osal_printf
 769              	.LVL94:
 770 0048 ECE7     		b	.L50
 771              	.LVL95:
 772              	.L49:
 101:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, &enable);
 773              		.loc 1 101 5 discriminator 3 view .LVU170
 774              	.LBE9:
 101:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, &enable);
 775              		.loc 1 101 5 is_stmt 1 discriminator 2 view .LVU171
 102:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, &enable);
 776              		.loc 1 102 5 discriminator 2 view .LVU172
 777              	.LBB10:
 102:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, &enable);
 778              		.loc 1 102 5 discriminator 2 view .LVU173
 102:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, &enable);
 779              		.loc 1 102 5 discriminator 2 view .LVU174
 780 004a 02AB     		add	r3, sp, #8
 781 004c 03AA     		add	r2, sp, #12
 782 004e 0621     		movs	r1, #6
 783 0050 A320     		movs	r0, #163
 784              	.LVL96:
 102:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, &enable);
 785              		.loc 1 102 5 is_stmt 0 discriminator 2 view .LVU175
 786 0052 FFF7FEFF 		bl	hal_tbl_reg_field_get
 787              	.LVL97:
 102:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, &enable);
 788              		.loc 1 102 5 is_stmt 1 discriminator 2 view .LVU176
 102:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, &enable);
 789              		.loc 1 102 5 is_stmt 0 discriminator 2 view .LVU177
 790              	.LBE10:
 102:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_PORT_ISOLATE_LEAKYf, &entry, &enable);
 791              		.loc 1 102 5 is_stmt 1 discriminator 2 view .LVU178
 103:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 792              		.loc 1 103 5 discriminator 2 view .LVU179
 103:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 793              		.loc 1 103 35 is_stmt 0 discriminator 2 view .LVU180
 794 0056 029B     		ldr	r3, [sp, #8]
 795 0058 003B     		subs	r3, r3, #0
 796 005a 18BF     		it	ne
 797 005c 0123     		movne	r3, #1
 103:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 798              		.loc 1 103 14 discriminator 2 view .LVU181
 799 005e 2B70     		strb	r3, [r5]
 800              	.LVL98:
 105:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 801              		.loc 1 105 5 is_stmt 1 discriminator 2 view .LVU182
 105:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 802              		.loc 1 105 12 is_stmt 0 discriminator 2 view .LVU183
 803 0060 0020     		movs	r0, #0
 804 0062 E0E7     		b	.L48
 805              	.L55:
 806              		.align	2
 807              	.L54:
 808 0064 00000000 		.word	yt_debug_level
 809 0068 00000000 		.word	__FUNCTION__.2
 810 006c 00000000 		.word	.LC0
 811 0070 00000000 		.word	_yt_errmsg
 812 0074 00000000 		.word	_yt_prompt_msg
 813 0078 40000000 		.word	.LC1
 814              		.cfi_endproc
 815              	.LFE6:
 817              		.section	.text.fal_tiger_rma_bypass_vlan_filter_set,"ax",%progbits
 818              		.align	1
 819              		.global	fal_tiger_rma_bypass_vlan_filter_set
 820              		.syntax unified
 821              		.thumb
 822              		.thumb_func
 824              	fal_tiger_rma_bypass_vlan_filter_set:
 825              	.LVL99:
 826              	.LFB7:
 107:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 108:../Switch/core/fal/tiger/fal_tiger_rma.c **** yt_ret_t  fal_tiger_rma_bypass_vlan_filter_set(yt_unit_t unit, yt_rma_da_t macda, yt_enable_t enabl
 109:../Switch/core/fal/tiger/fal_tiger_rma.c **** {
 827              		.loc 1 109 1 is_stmt 1 view -0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 8
 830              		@ frame_needed = 0, uses_anonymous_args = 0
 831              		.loc 1 109 1 is_stmt 0 view .LVU185
 832 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 833              		.cfi_def_cfa_offset 20
 834              		.cfi_offset 4, -20
 835              		.cfi_offset 5, -16
 836              		.cfi_offset 6, -12
 837              		.cfi_offset 7, -8
 838              		.cfi_offset 14, -4
 839 0002 85B0     		sub	sp, sp, #20
 840              		.cfi_def_cfa_offset 40
 841 0004 0746     		mov	r7, r0
 842 0006 0E46     		mov	r6, r1
 843 0008 1546     		mov	r5, r2
 110:../Switch/core/fal/tiger/fal_tiger_rma.c ****     rma_ctrln_t entry;
 844              		.loc 1 110 5 is_stmt 1 view .LVU186
 111:../Switch/core/fal/tiger/fal_tiger_rma.c ****     cmm_err_t ret = CMM_ERR_OK;
 845              		.loc 1 111 5 view .LVU187
 846              	.LVL100:
 112:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 113:../Switch/core/fal/tiger/fal_tiger_rma.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, RMA_CTRLNm, macda, sizeof(rma_ctrln_t), &entry), ret);
 847              		.loc 1 113 5 view .LVU188
 848              		.loc 1 113 5 view .LVU189
 849 000a 03AB     		add	r3, sp, #12
 850 000c 0093     		str	r3, [sp]
 851 000e 0423     		movs	r3, #4
 852 0010 0A46     		mov	r2, r1
 853              	.LVL101:
 854              		.loc 1 113 5 is_stmt 0 view .LVU190
 855 0012 A321     		movs	r1, #163
 856              	.LVL102:
 857              		.loc 1 113 5 view .LVU191
 858 0014 FFF7FEFF 		bl	hal_table_reg_read
 859              	.LVL103:
 860              		.loc 1 113 5 view .LVU192
 861 0018 10F0FF03 		ands	r3, r0, #255
 862 001c 17D0     		beq	.L57
 863 001e 0446     		mov	r4, r0
 864              		.loc 1 113 5 is_stmt 1 discriminator 1 view .LVU193
 865              		.loc 1 113 5 discriminator 1 view .LVU194
 866 0020 204A     		ldr	r2, .L66
 867 0022 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 868 0024 012A     		cmp	r2, #1
 869 0026 02D8     		bhi	.L63
 870              	.LVL104:
 871              	.L58:
 872              		.loc 1 113 5 discriminator 5 view .LVU195
 873              		.loc 1 113 5 discriminator 5 view .LVU196
 874              		.loc 1 113 5 discriminator 5 view .LVU197
 875 0028 E0B2     		uxtb	r0, r4
 876              	.LVL105:
 877              	.L56:
 114:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, enable);
 115:../Switch/core/fal/tiger/fal_tiger_rma.c ****     CMM_ERR_CHK(HAL_TBL_REG_WRITE(unit, RMA_CTRLNm, macda, sizeof(rma_ctrln_t), &entry), ret);
 116:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 117:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 118:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 878              		.loc 1 118 1 is_stmt 0 view .LVU198
 879 002a 05B0     		add	sp, sp, #20
 880              		.cfi_remember_state
 881              		.cfi_def_cfa_offset 20
 882              		@ sp needed
 883 002c F0BD     		pop	{r4, r5, r6, r7, pc}
 884              	.LVL106:
 885              	.L63:
 886              		.cfi_restore_state
 113:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, enable);
 887              		.loc 1 113 5 is_stmt 1 discriminator 3 view .LVU199
 888              	.LBB11:
 113:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, enable);
 889              		.loc 1 113 5 discriminator 3 view .LVU200
 890 002e 142B     		cmp	r3, #20
 891 0030 28BF     		it	cs
 892 0032 1423     		movcs	r3, #20
 893 0034 1A46     		mov	r2, r3
 894 0036 1C4B     		ldr	r3, .L66+4
 895 0038 0093     		str	r3, [sp]
 896 003a 1C4B     		ldr	r3, .L66+8
 897 003c 1C49     		ldr	r1, .L66+12
 898 003e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 899 0042 1C49     		ldr	r1, .L66+16
 900 0044 8968     		ldr	r1, [r1, #8]
 901 0046 1C48     		ldr	r0, .L66+20
 902              	.LVL107:
 113:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, enable);
 903              		.loc 1 113 5 is_stmt 0 discriminator 3 view .LVU201
 904 0048 FFF7FEFF 		bl	osal_printf
 905              	.LVL108:
 906 004c ECE7     		b	.L58
 907              	.LVL109:
 908              	.L57:
 113:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, enable);
 909              		.loc 1 113 5 discriminator 3 view .LVU202
 910              	.LBE11:
 113:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, enable);
 911              		.loc 1 113 5 is_stmt 1 discriminator 2 view .LVU203
 114:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, enable);
 912              		.loc 1 114 5 discriminator 2 view .LVU204
 913 004e 03AC     		add	r4, sp, #12
 914 0050 2B46     		mov	r3, r5
 915 0052 2246     		mov	r2, r4
 916 0054 0521     		movs	r1, #5
 917 0056 A320     		movs	r0, #163
 918              	.LVL110:
 114:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_SET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, enable);
 919              		.loc 1 114 5 is_stmt 0 discriminator 2 view .LVU205
 920 0058 FFF7FEFF 		bl	hal_tbl_reg_field_set
 921              	.LVL111:
 115:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 922              		.loc 1 115 5 is_stmt 1 discriminator 2 view .LVU206
 115:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 923              		.loc 1 115 5 discriminator 2 view .LVU207
 924 005c 0094     		str	r4, [sp]
 925 005e 0423     		movs	r3, #4
 926 0060 3246     		mov	r2, r6
 927 0062 A321     		movs	r1, #163
 928 0064 3846     		mov	r0, r7
 929 0066 FFF7FEFF 		bl	hal_table_reg_write
 930              	.LVL112:
 931 006a 0446     		mov	r4, r0
 932              	.LVL113:
 115:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 933              		.loc 1 115 5 is_stmt 0 discriminator 2 view .LVU208
 934 006c 10F0FF03 		ands	r3, r0, #255
 935 0070 01D1     		bne	.L64
 117:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 936              		.loc 1 117 12 view .LVU209
 937 0072 0020     		movs	r0, #0
 938              	.LVL114:
 117:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 939              		.loc 1 117 12 view .LVU210
 940 0074 D9E7     		b	.L56
 941              	.LVL115:
 942              	.L64:
 115:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 943              		.loc 1 115 5 is_stmt 1 discriminator 1 view .LVU211
 115:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 944              		.loc 1 115 5 discriminator 1 view .LVU212
 945 0076 0B4A     		ldr	r2, .L66
 946 0078 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 947 007a 012A     		cmp	r2, #1
 948 007c 01D8     		bhi	.L65
 949              	.LVL116:
 950              	.L60:
 115:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 951              		.loc 1 115 5 discriminator 5 view .LVU213
 115:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 952              		.loc 1 115 5 discriminator 5 view .LVU214
 115:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 953              		.loc 1 115 5 discriminator 5 view .LVU215
 954 007e E0B2     		uxtb	r0, r4
 955 0080 D3E7     		b	.L56
 956              	.LVL117:
 957              	.L65:
 115:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 958              		.loc 1 115 5 discriminator 3 view .LVU216
 959              	.LBB12:
 115:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 960              		.loc 1 115 5 discriminator 3 view .LVU217
 961 0082 142B     		cmp	r3, #20
 962 0084 28BF     		it	cs
 963 0086 1423     		movcs	r3, #20
 964 0088 1A46     		mov	r2, r3
 965 008a 074B     		ldr	r3, .L66+4
 966 008c 0093     		str	r3, [sp]
 967 008e 0B4B     		ldr	r3, .L66+24
 968 0090 0749     		ldr	r1, .L66+12
 969 0092 51F82220 		ldr	r2, [r1, r2, lsl #2]
 970 0096 0749     		ldr	r1, .L66+16
 971 0098 8968     		ldr	r1, [r1, #8]
 972 009a 0748     		ldr	r0, .L66+20
 973              	.LVL118:
 115:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 974              		.loc 1 115 5 is_stmt 0 discriminator 3 view .LVU218
 975 009c FFF7FEFF 		bl	osal_printf
 976              	.LVL119:
 977 00a0 EDE7     		b	.L60
 978              	.L67:
 979 00a2 00BF     		.align	2
 980              	.L66:
 981 00a4 00000000 		.word	yt_debug_level
 982 00a8 00000000 		.word	__FUNCTION__.1
 983 00ac 00000000 		.word	.LC0
 984 00b0 00000000 		.word	_yt_errmsg
 985 00b4 00000000 		.word	_yt_prompt_msg
 986 00b8 40000000 		.word	.LC1
 987 00bc 58000000 		.word	.LC2
 988              	.LBE12:
 989              		.cfi_endproc
 990              	.LFE7:
 992              		.section	.text.fal_tiger_rma_bypass_vlan_filter_get,"ax",%progbits
 993              		.align	1
 994              		.global	fal_tiger_rma_bypass_vlan_filter_get
 995              		.syntax unified
 996              		.thumb
 997              		.thumb_func
 999              	fal_tiger_rma_bypass_vlan_filter_get:
 1000              	.LVL120:
 1001              	.LFB8:
 119:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 120:../Switch/core/fal/tiger/fal_tiger_rma.c **** yt_ret_t  fal_tiger_rma_bypass_vlan_filter_get(yt_unit_t unit, yt_rma_da_t macda, yt_enable_t *pEna
 121:../Switch/core/fal/tiger/fal_tiger_rma.c **** {
 1002              		.loc 1 121 1 is_stmt 1 view -0
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 8
 1005              		@ frame_needed = 0, uses_anonymous_args = 0
 1006              		.loc 1 121 1 is_stmt 0 view .LVU220
 1007 0000 30B5     		push	{r4, r5, lr}
 1008              		.cfi_def_cfa_offset 12
 1009              		.cfi_offset 4, -12
 1010              		.cfi_offset 5, -8
 1011              		.cfi_offset 14, -4
 1012 0002 85B0     		sub	sp, sp, #20
 1013              		.cfi_def_cfa_offset 32
 1014 0004 1546     		mov	r5, r2
 122:../Switch/core/fal/tiger/fal_tiger_rma.c ****     rma_ctrln_t entry;
 1015              		.loc 1 122 5 is_stmt 1 view .LVU221
 123:../Switch/core/fal/tiger/fal_tiger_rma.c ****     cmm_err_t ret = CMM_ERR_OK;
 1016              		.loc 1 123 5 view .LVU222
 1017              	.LVL121:
 124:../Switch/core/fal/tiger/fal_tiger_rma.c ****     uint32_t enable;
 1018              		.loc 1 124 5 view .LVU223
 125:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 126:../Switch/core/fal/tiger/fal_tiger_rma.c ****     CMM_ERR_CHK(HAL_TBL_REG_READ(unit, RMA_CTRLNm, macda, sizeof(rma_ctrln_t), &entry), ret);
 1019              		.loc 1 126 5 view .LVU224
 1020              		.loc 1 126 5 view .LVU225
 1021 0006 03AB     		add	r3, sp, #12
 1022 0008 0093     		str	r3, [sp]
 1023 000a 0423     		movs	r3, #4
 1024 000c 0A46     		mov	r2, r1
 1025              	.LVL122:
 1026              		.loc 1 126 5 is_stmt 0 view .LVU226
 1027 000e A321     		movs	r1, #163
 1028              	.LVL123:
 1029              		.loc 1 126 5 view .LVU227
 1030 0010 FFF7FEFF 		bl	hal_table_reg_read
 1031              	.LVL124:
 1032              		.loc 1 126 5 view .LVU228
 1033 0014 10F0FF03 		ands	r3, r0, #255
 1034 0018 17D0     		beq	.L69
 1035 001a 0446     		mov	r4, r0
 1036              		.loc 1 126 5 is_stmt 1 discriminator 1 view .LVU229
 1037              		.loc 1 126 5 discriminator 1 view .LVU230
 1038 001c 114A     		ldr	r2, .L74
 1039 001e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1040 0020 012A     		cmp	r2, #1
 1041 0022 02D8     		bhi	.L73
 1042              	.LVL125:
 1043              	.L70:
 1044              		.loc 1 126 5 discriminator 5 view .LVU231
 1045              		.loc 1 126 5 discriminator 5 view .LVU232
 1046              		.loc 1 126 5 discriminator 5 view .LVU233
 1047 0024 E0B2     		uxtb	r0, r4
 1048              	.L68:
 127:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, &enable);
 128:../Switch/core/fal/tiger/fal_tiger_rma.c ****     *pEnable = enable ? YT_ENABLE : YT_DISABLE;
 129:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 130:../Switch/core/fal/tiger/fal_tiger_rma.c ****     return CMM_ERR_OK;
 131:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 1049              		.loc 1 131 1 is_stmt 0 view .LVU234
 1050 0026 05B0     		add	sp, sp, #20
 1051              		.cfi_remember_state
 1052              		.cfi_def_cfa_offset 12
 1053              		@ sp needed
 1054 0028 30BD     		pop	{r4, r5, pc}
 1055              	.LVL126:
 1056              	.L73:
 1057              		.cfi_restore_state
 126:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, &enable);
 1058              		.loc 1 126 5 is_stmt 1 discriminator 3 view .LVU235
 1059              	.LBB13:
 126:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, &enable);
 1060              		.loc 1 126 5 discriminator 3 view .LVU236
 1061 002a 142B     		cmp	r3, #20
 1062 002c 28BF     		it	cs
 1063 002e 1423     		movcs	r3, #20
 1064 0030 1A46     		mov	r2, r3
 1065 0032 0D4B     		ldr	r3, .L74+4
 1066 0034 0093     		str	r3, [sp]
 1067 0036 0D4B     		ldr	r3, .L74+8
 1068 0038 0D49     		ldr	r1, .L74+12
 1069 003a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1070 003e 0D49     		ldr	r1, .L74+16
 1071 0040 8968     		ldr	r1, [r1, #8]
 1072 0042 0D48     		ldr	r0, .L74+20
 1073              	.LVL127:
 126:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, &enable);
 1074              		.loc 1 126 5 is_stmt 0 discriminator 3 view .LVU237
 1075 0044 FFF7FEFF 		bl	osal_printf
 1076              	.LVL128:
 1077 0048 ECE7     		b	.L70
 1078              	.LVL129:
 1079              	.L69:
 126:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, &enable);
 1080              		.loc 1 126 5 discriminator 3 view .LVU238
 1081              	.LBE13:
 126:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, &enable);
 1082              		.loc 1 126 5 is_stmt 1 discriminator 2 view .LVU239
 127:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, &enable);
 1083              		.loc 1 127 5 discriminator 2 view .LVU240
 1084              	.LBB14:
 127:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, &enable);
 1085              		.loc 1 127 5 discriminator 2 view .LVU241
 127:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, &enable);
 1086              		.loc 1 127 5 discriminator 2 view .LVU242
 1087 004a 02AB     		add	r3, sp, #8
 1088 004c 03AA     		add	r2, sp, #12
 1089 004e 0521     		movs	r1, #5
 1090 0050 A320     		movs	r0, #163
 1091              	.LVL130:
 127:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, &enable);
 1092              		.loc 1 127 5 is_stmt 0 discriminator 2 view .LVU243
 1093 0052 FFF7FEFF 		bl	hal_tbl_reg_field_get
 1094              	.LVL131:
 127:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, &enable);
 1095              		.loc 1 127 5 is_stmt 1 discriminator 2 view .LVU244
 127:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, &enable);
 1096              		.loc 1 127 5 is_stmt 0 discriminator 2 view .LVU245
 1097              	.LBE14:
 127:../Switch/core/fal/tiger/fal_tiger_rma.c ****     HAL_FIELD_GET(RMA_CTRLNm, RMA_CTRLN_VLAN_LEAKYf, &entry, &enable);
 1098              		.loc 1 127 5 is_stmt 1 discriminator 2 view .LVU246
 128:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 1099              		.loc 1 128 5 discriminator 2 view .LVU247
 128:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 1100              		.loc 1 128 35 is_stmt 0 discriminator 2 view .LVU248
 1101 0056 029B     		ldr	r3, [sp, #8]
 1102 0058 003B     		subs	r3, r3, #0
 1103 005a 18BF     		it	ne
 1104 005c 0123     		movne	r3, #1
 128:../Switch/core/fal/tiger/fal_tiger_rma.c **** 
 1105              		.loc 1 128 14 discriminator 2 view .LVU249
 1106 005e 2B70     		strb	r3, [r5]
 1107              	.LVL132:
 130:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 1108              		.loc 1 130 5 is_stmt 1 discriminator 2 view .LVU250
 130:../Switch/core/fal/tiger/fal_tiger_rma.c **** }
 1109              		.loc 1 130 12 is_stmt 0 discriminator 2 view .LVU251
 1110 0060 0020     		movs	r0, #0
 1111 0062 E0E7     		b	.L68
 1112              	.L75:
 1113              		.align	2
 1114              	.L74:
 1115 0064 00000000 		.word	yt_debug_level
 1116 0068 00000000 		.word	__FUNCTION__.0
 1117 006c 00000000 		.word	.LC0
 1118 0070 00000000 		.word	_yt_errmsg
 1119 0074 00000000 		.word	_yt_prompt_msg
 1120 0078 40000000 		.word	.LC1
 1121              		.cfi_endproc
 1122              	.LFE8:
 1124              		.section	.rodata.__FUNCTION__.0,"a"
 1125              		.align	2
 1128              	__FUNCTION__.0:
 1129 0000 66616C5F 		.ascii	"fal_tiger_rma_bypass_vlan_filter_get\000"
 1129      74696765 
 1129      725F726D 
 1129      615F6279 
 1129      70617373 
 1130              		.section	.rodata.__FUNCTION__.1,"a"
 1131              		.align	2
 1134              	__FUNCTION__.1:
 1135 0000 66616C5F 		.ascii	"fal_tiger_rma_bypass_vlan_filter_set\000"
 1135      74696765 
 1135      725F726D 
 1135      615F6279 
 1135      70617373 
 1136              		.section	.rodata.__FUNCTION__.2,"a"
 1137              		.align	2
 1140              	__FUNCTION__.2:
 1141 0000 66616C5F 		.ascii	"fal_tiger_rma_bypass_port_isolation_get\000"
 1141      74696765 
 1141      725F726D 
 1141      615F6279 
 1141      70617373 
 1142              		.section	.rodata.__FUNCTION__.3,"a"
 1143              		.align	2
 1146              	__FUNCTION__.3:
 1147 0000 66616C5F 		.ascii	"fal_tiger_rma_bypass_port_isolation_set\000"
 1147      74696765 
 1147      725F726D 
 1147      615F6279 
 1147      70617373 
 1148              		.section	.rodata.__FUNCTION__.4,"a"
 1149              		.align	2
 1152              	__FUNCTION__.4:
 1153 0000 66616C5F 		.ascii	"fal_tiger_rma_action_get\000"
 1153      74696765 
 1153      725F726D 
 1153      615F6163 
 1153      74696F6E 
 1154              		.section	.rodata.__FUNCTION__.5,"a"
 1155              		.align	2
 1158              	__FUNCTION__.5:
 1159 0000 66616C5F 		.ascii	"fal_tiger_rma_action_set\000"
 1159      74696765 
 1159      725F726D 
 1159      615F6163 
 1159      74696F6E 
 1160              		.text
 1161              	.Letext0:
 1162              		.file 2 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\common\\include/yt_types.h"
 1163              		.file 3 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\common\\include/yt_error.h"
 1164              		.file 4 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\include/yt_rma.h"
 1165              		.file 5 "../Switch/core/fal/tiger/fal_tiger_entry.h"
 1166              		.file 6 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\core\\hal/hal_mem.h"
DEFINED SYMBOLS
                            *ABS*:00000000 fal_tiger_rma.c
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:19     .rodata.fal_tiger_rma_action_set.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:31     .text.fal_tiger_rma_action_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:37     .text.fal_tiger_rma_action_set:00000000 fal_tiger_rma_action_set
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:82     .text.fal_tiger_rma_action_set:00000026 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:86     .text.fal_tiger_rma_action_set:0000002a $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:295    .text.fal_tiger_rma_action_set:00000124 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:1158   .rodata.__FUNCTION__.5:00000000 __FUNCTION__.5
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:306    .text.fal_tiger_rma_action_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:312    .text.fal_tiger_rma_action_get:00000000 fal_tiger_rma_action_get
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:501    .text.fal_tiger_rma_action_get:00000094 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:1152   .rodata.__FUNCTION__.4:00000000 __FUNCTION__.4
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:511    .text.fal_tiger_rma_bypass_port_isolation_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:517    .text.fal_tiger_rma_bypass_port_isolation_set:00000000 fal_tiger_rma_bypass_port_isolation_set
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:674    .text.fal_tiger_rma_bypass_port_isolation_set:000000a4 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:1146   .rodata.__FUNCTION__.3:00000000 __FUNCTION__.3
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:686    .text.fal_tiger_rma_bypass_port_isolation_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:692    .text.fal_tiger_rma_bypass_port_isolation_get:00000000 fal_tiger_rma_bypass_port_isolation_get
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:808    .text.fal_tiger_rma_bypass_port_isolation_get:00000064 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:1140   .rodata.__FUNCTION__.2:00000000 __FUNCTION__.2
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:818    .text.fal_tiger_rma_bypass_vlan_filter_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:824    .text.fal_tiger_rma_bypass_vlan_filter_set:00000000 fal_tiger_rma_bypass_vlan_filter_set
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:981    .text.fal_tiger_rma_bypass_vlan_filter_set:000000a4 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:1134   .rodata.__FUNCTION__.1:00000000 __FUNCTION__.1
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:993    .text.fal_tiger_rma_bypass_vlan_filter_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:999    .text.fal_tiger_rma_bypass_vlan_filter_get:00000000 fal_tiger_rma_bypass_vlan_filter_get
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:1115   .text.fal_tiger_rma_bypass_vlan_filter_get:00000064 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:1128   .rodata.__FUNCTION__.0:00000000 __FUNCTION__.0
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:1125   .rodata.__FUNCTION__.0:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:1131   .rodata.__FUNCTION__.1:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:1137   .rodata.__FUNCTION__.2:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:1143   .rodata.__FUNCTION__.3:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:1149   .rodata.__FUNCTION__.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4wrWMe.s:1155   .rodata.__FUNCTION__.5:00000000 $d
                           .group:00000000 wm4.0.353617a96a8f588ad8d04dd11dfc8225
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.185.cbb642e1ccd385e8aa504b15cb7fb086
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.stddef.h.39.0e5f0dabba1c666ccadf0408e0d47322
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.stdio.h.67.0cf8a9c281ab0b348aef5c02e7e48825
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.158.bfed30416c9480cd13bc4a25427d538f
                           .group:00000000 wm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.152.f5d1d9a9aabeac59da0ef41ede16d2b0
                           .group:00000000 wm4.yt_types.h.31.64aa050cf4c68d28514ce99f5dc2ddb9
                           .group:00000000 wm4.yt_lock.h.9.5d39f1aba4451d3b9b95aa39771489dc
                           .group:00000000 wm4.yt_error.h.38.039589275c83974021fd481937e9f4a7
                           .group:00000000 wm4.yt_util.h.17.08ae57e3898b218a2bbe57b2147a81bd
                           .group:00000000 wm4.chipdef_tiger.h.10.ae557adb3508daebcdc97f8fb0dc9e1a
                           .group:00000000 wm4.phy_chipdef.h.9.9a1a2dbb46f5503e32a84083ab1dbc9f
                           .group:00000000 wm4.cal_bprofile.h.23.d6ecfc2230abc149b4da600a40b20e5b
                           .group:00000000 wm4.bprofile_YT9215_default_demo.h.15.13aa65ba4a73c41dc1ffa3c5f8dcfda3
                           .group:00000000 wm4.cal_cmm.h.46.eec47faa946e01877de19a2f99ee7710
                           .group:00000000 wm4.yt_cmm.h.12.5273de39c1b049d4c73c2c31caf670b1
                           .group:00000000 wm4.yt_vlan.h.27.cbfc53d6b95550ade50fea715c623f6e
                           .group:00000000 wm4.yt_acl.h.25.ad9531373d966dccc96222e31e0234b5
                           .group:00000000 wm4.yt_nic.h.17.4e5ceed38d9cfbd9b5db2d4b069b6961
                           .group:00000000 wm4.yt_loopdetect.h.17.4739c2e436a8e779d4d8c89037b81aea
                           .group:00000000 wm4.yt_multicast.h.17.9c1d51b153e5e1785468d9c0ad6414a4
                           .group:00000000 wm4.yt_port.h.17.f9740394ebf086646c9c567db1605abb
                           .group:00000000 wm4.yt_stat.h.17.f87caec2ee71e59f920ea3778bda3fad
                           .group:00000000 wm4.fal_tiger_mem.h.6.e463db19434e1621ca889542a33dadb5
                           .group:00000000 wm4.hal_mem.h.36.24f0b260778f0666559c98f574a16e4b
                           .group:00000000 wm4.fal_cmm.h.21.abca9355ca9f68b8c1596045f4695bae
                           .group:00000000 wm4.fal_tiger_struct.h.6.65f60ff609860805c56cf9902d7678f2
                           .group:00000000 wm4.fal_tiger_entry.h.5.7362ab6fe03ebf954c0b1cff89cdb238

UNDEFINED SYMBOLS
hal_table_reg_read
osal_printf
hal_tbl_reg_field_set
hal_table_reg_write
yt_debug_level
_yt_errmsg
_yt_prompt_msg
hal_tbl_reg_field_get
