C:\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\lscc\diamond\Project\FPGA P&S\FPGA_code"   -part LCMXO2_7000HC  -package TG144I  -grade -4    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synlog\report\FPGA_code_FPGA_code_premap.xml" -merge_inferred_clocks 0  -top_level_module  data_out_fpga  -oedif  "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.edi"  -conchk_prepass  "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code_cck.rpt"   -freq 1.000   "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_prem.srd"  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\syntmp\FPGA_code_FPGA_code.plg"  -osyn  "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_prem.srd"  -prjdir  "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\"  -prjname  proj_1  -log  "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synlog\FPGA_code_FPGA_code_premap.srr"  -sn  2018.03  -jobname  "premap" 
relcom:..\..\..\..\3.11_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\lscc\diamond\Project\FPGA P&S\FPGA_code" -part LCMXO2_7000HC -package TG144I -grade -4 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synlog\report\FPGA_code_FPGA_code_premap.xml" -merge_inferred_clocks 0 -top_level_module data_out_fpga -oedif "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.edi" -conchk_prepass "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code_cck.rpt" -freq 1.000 "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_mult.srs" -flow prepass -gcc_prepass -osrd "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_prem.srd" -devicelib ..\..\..\..\3.11_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\3.11_x64\synpbase\lib\lucent\pmi_def.v -ologparam "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\syntmp\FPGA_code_FPGA_code.plg" -osyn "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_prem.srd" -prjdir "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\" -prjname proj_1 -log "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synlog\FPGA_code_FPGA_code_premap.srr" -sn 2018.03 -jobname "premap"
rc:1 success:1 runtime:1
file:..\FPGA_code_FPGA_code.edi|io:o|time:1592481702|size:5426105|exec:0|csum:
file:..\FPGA_code_FPGA_code_cck.rpt|io:o|time:1605268379|size:4221|exec:0|csum:
file:..\synwork\FPGA_code_FPGA_code_mult.srs|io:i|time:1605268377|size:13232|exec:0|csum:22163DF1231F9916E28BDE65FF0952B2
file:..\synwork\FPGA_code_FPGA_code_prem.srd|io:o|time:1605268379|size:187642|exec:0|csum:
file:..\..\..\..\3.11_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1554102488|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\3.11_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1554102488|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:"C:\lscc\diamond\Project\FPGA P&S\FPGA_code\syntmp\FPGA_code_FPGA_code.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\synwork\FPGA_code_FPGA_code_prem.srd|io:o|time:1605268379|size:187642|exec:0|csum:
file:..\synlog\FPGA_code_FPGA_code_premap.srr|io:o|time:1605268379|size:9487|exec:0|csum:
file:..\..\..\..\3.11_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1554278984|size:31323136|exec:1|csum:08097D0E6BC0EF6D7ADDF60173F7DE28
