<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Ucisw2Project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PS2_Rx_Module.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PS2_Rx_Module.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ps2TestBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ps2TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ps2TestBench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="testSchem.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="testSchem.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="testSchem.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="testSchem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="testSchem.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="testSchem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="testSchem.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="testSchem.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="testSchem.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="testSchem.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="testSchem.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testSchem.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="testSchem.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="testSchem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="testSchem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="testSchem.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="testSchem.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="testSchem.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testSchem.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="testSchem.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="testSchem.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="testSchem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testSchem_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="testSchem_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="testSchem_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="testSchem_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="testSchem_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="testSchem_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testSchem_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testSchem_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="testSchem_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="testSchem_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testSchem_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testSchem_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="testSchem_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="testSchem_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testSchem_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testSchem_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testschem.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="testschem.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="testschem.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1711016345" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1711016345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711017867" xil_pn:in_ck="-4690687910384723144" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1711017867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PS2_Rx_Module.vhd"/>
      <outfile xil_pn:name="ps2TestBench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1711016387" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6760902957226979765" xil_pn:start_ts="1711016387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711016387" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8699430302901580045" xil_pn:start_ts="1711016387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1711016345" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="548231029410822830" xil_pn:start_ts="1711016345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1711017867" xil_pn:in_ck="-4690687910384723144" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1711017867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PS2_Rx_Module.vhd"/>
      <outfile xil_pn:name="ps2TestBench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1711017870" xil_pn:in_ck="-4690687910384723144" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4011002497920082776" xil_pn:start_ts="1711017867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ps2TestBench_beh.prj"/>
      <outfile xil_pn:name="ps2TestBench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1711018026" xil_pn:in_ck="-8436701410153634140" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6186543197198492165" xil_pn:start_ts="1711018026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ps2TestBench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1711020790" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1711020790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711023678" xil_pn:in_ck="-4152611913338806308" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7278127755224275711" xil_pn:start_ts="1711023676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="testSchem.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1711020792" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6627607584307637019" xil_pn:start_ts="1711020792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711020792" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1711020792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711020792" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5661500963266511811" xil_pn:start_ts="1711020792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711020792" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1711020792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711020792" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1323866433539807377" xil_pn:start_ts="1711020792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711023684" xil_pn:in_ck="5281360600778893887" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-272296048795606750" xil_pn:start_ts="1711023678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="testSchem.jhd"/>
      <outfile xil_pn:name="testSchem.lso"/>
      <outfile xil_pn:name="testSchem.ngc"/>
      <outfile xil_pn:name="testSchem.ngr"/>
      <outfile xil_pn:name="testSchem.prj"/>
      <outfile xil_pn:name="testSchem.stx"/>
      <outfile xil_pn:name="testSchem.syr"/>
      <outfile xil_pn:name="testSchem.xst"/>
      <outfile xil_pn:name="testSchem_vhdl.prj"/>
      <outfile xil_pn:name="testSchem_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1711021312" xil_pn:in_ck="-4032621443487497758" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119187416943037998" xil_pn:start_ts="1711021312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711023688" xil_pn:in_ck="-1080047837896823769" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6045860600044809678" xil_pn:start_ts="1711023684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="testSchem.bld"/>
      <outfile xil_pn:name="testSchem.ngd"/>
      <outfile xil_pn:name="testSchem_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1711023691" xil_pn:in_ck="-8659992882782073799" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1711023688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="testSchem.pcf"/>
      <outfile xil_pn:name="testSchem_map.map"/>
      <outfile xil_pn:name="testSchem_map.mrp"/>
      <outfile xil_pn:name="testSchem_map.ncd"/>
      <outfile xil_pn:name="testSchem_map.ngm"/>
      <outfile xil_pn:name="testSchem_map.xrpt"/>
      <outfile xil_pn:name="testSchem_summary.xml"/>
      <outfile xil_pn:name="testSchem_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1711023701" xil_pn:in_ck="-8677198583472107566" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1711023691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="testSchem.ncd"/>
      <outfile xil_pn:name="testSchem.pad"/>
      <outfile xil_pn:name="testSchem.par"/>
      <outfile xil_pn:name="testSchem.ptwx"/>
      <outfile xil_pn:name="testSchem.unroutes"/>
      <outfile xil_pn:name="testSchem.xpi"/>
      <outfile xil_pn:name="testSchem_pad.csv"/>
      <outfile xil_pn:name="testSchem_pad.txt"/>
      <outfile xil_pn:name="testSchem_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1711021359" xil_pn:in_ck="-4152611913338811757" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1711021356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="testSchem.ut"/>
      <outfile xil_pn:name="testschem.bgn"/>
      <outfile xil_pn:name="testschem.bit"/>
      <outfile xil_pn:name="testschem.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1711023701" xil_pn:in_ck="-8659992882782073931" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1711023699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="testSchem.twr"/>
      <outfile xil_pn:name="testSchem.twx"/>
    </transform>
  </transforms>

</generated_project>
