

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Mon Apr  6 16:46:37 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_Convolution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |      145|  2088025| 1.450 us | 20.880 ms |  145|  2088025|   none  |
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |      144|  2088024| 16 ~ 1928 |          -|          -|  9 ~ 1083 |    no    |
        | + loop_width  |       13|     1925|          5|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 8 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.31>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 21 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 22 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 23 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecInterface(i12* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecInterface(i12* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%p_src_rows_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_src_rows_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1303]   --->   Operation 26 'read' 'p_src_rows_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%stop_row = sext i12 %p_src_rows_V_read to i32" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1303]   --->   Operation 27 'sext' 'stop_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln243 = sext i12 %p_src_rows_V_read to i13" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 28 'sext' 'sext_ln243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%p_src_cols_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_src_cols_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1304]   --->   Operation 29 'read' 'p_src_cols_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cols = sext i12 %p_src_cols_V_read to i32" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1304]   --->   Operation 30 'sext' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1304 = sext i12 %p_src_cols_V_read to i13" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1304]   --->   Operation 31 'sext' 'sext_ln1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 32 'specregionbegin' 'rbegin_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rend_i_i_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 33 'specregionend' 'rend_i_i_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.54ns)   --->   "%add_ln443 = add i13 2, %sext_ln1304" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 34 'add' 'add_ln443' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln443 = sext i13 %add_ln443 to i32" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 35 'sext' 'sext_ln443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.54ns)   --->   "%add_ln443_1 = add i13 2, %sext_ln243" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 36 'add' 'add_ln443_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln443_1 = sext i13 %add_ln443_1 to i32" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 37 'sext' 'sext_ln443_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i12 %p_src_rows_V_read to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 38 'trunc' 'trunc_ln506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln458 = trunc i12 %p_src_cols_V_read to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 39 'trunc' 'trunc_ln458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.56ns)   --->   "%add_ln507 = add i2 -1, %trunc_ln506" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 40 'add' 'add_ln507' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i12 %p_src_rows_V_read to i1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 41 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln147, i1 false)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 42 'bitconcatenate' 'sext_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.97ns)   --->   "%xor_ln147 = xor i2 %sext_ln, -2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 43 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln147_1 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_src_cols_V_read, i1 false)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 44 'bitconcatenate' 'shl_ln147_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i13 %shl_ln147_1 to i14" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 45 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.67ns)   --->   "%add_ln147 = add i14 -2, %sext_ln147" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 46 'add' 'add_ln147' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i14 %add_ln147 to i32" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 47 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.56ns)   --->   "%add_ln458 = add i2 -1, %trunc_ln458" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 48 'add' 'add_ln458' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.28>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %"hls::LineBuffer<6, 1920, unsigned char, 0>::LineBuffer.1.region" ], [ %i_V, %loop_height_end ]"   --->   Operation 50 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln443 = icmp eq i32 %t_V, %sext_ln443_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 51 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 1083, i64 0)"   --->   Operation 52 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.55ns)   --->   "%i_V = add i32 %t_V, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 53 'add' 'i_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln443, label %.exit, label %loop_height_begin" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str26) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 56 'specregionbegin' 'tmp_4_i' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.47ns)   --->   "%icmp_ln887 = icmp ult i32 %t_V, %stop_row" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 57 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%xor_ln457 = xor i1 %icmp_ln887, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 58 'xor' 'xor_ln457' <Predicate = (!icmp_ln443)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 59 'partselect' 'tmp' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln899 = icmp ne i31 %tmp, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 60 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln879 = icmp eq i32 %t_V, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 61 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.47ns)   --->   "%icmp_ln879_1 = icmp eq i32 %t_V, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 62 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (2.47ns)   --->   "%icmp_ln899_1 = icmp ugt i32 %t_V, %stop_row" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 63 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln506_1 = trunc i32 %t_V to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 64 'trunc' 'trunc_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln506 = add i32 -1, %t_V" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 65 'add' 'add_ln506' <Predicate = (!icmp_ln443)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 66 'bitselect' 'tmp_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%xor_ln118_1 = xor i1 %tmp_1, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 67 'xor' 'xor_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln118 = icmp slt i32 %add_ln506, %stop_row" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 68 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%and_ln118 = and i1 %icmp_ln118, %xor_ln118_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 69 'and' 'and_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 70 'bitselect' 'tmp_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.55ns)   --->   "%sub_ln142 = sub i32 1, %t_V" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 71 'sub' 'sub_ln142' <Predicate = (!icmp_ln443)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.69ns)   --->   "%select_ln139 = select i1 %tmp_2, i32 %sub_ln142, i32 %add_ln506" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 72 'select' 'select_ln139' <Predicate = (!icmp_ln443)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln144 = icmp slt i32 %select_ln139, %stop_row" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 73 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = trunc i32 %select_ln139 to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 74 'trunc' 'trunc_ln147_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.55ns)   --->   "%add_ln506_1 = add i32 -3, %t_V" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 75 'add' 'add_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_1, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 76 'bitselect' 'tmp_9' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%xor_ln118_2 = xor i1 %tmp_9, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 77 'xor' 'xor_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.47ns)   --->   "%icmp_ln118_1 = icmp slt i32 %add_ln506_1, %stop_row" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 78 'icmp' 'icmp_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%and_ln118_1 = and i1 %icmp_ln118_1, %xor_ln118_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 79 'and' 'and_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_1, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 80 'bitselect' 'tmp_10' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.55ns)   --->   "%sub_ln142_1 = sub i32 3, %t_V" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 81 'sub' 'sub_ln142_1' <Predicate = (!icmp_ln443)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.69ns)   --->   "%select_ln139_1 = select i1 %tmp_10, i32 %sub_ln142_1, i32 %add_ln506_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 82 'select' 'select_ln139_1' <Predicate = (!icmp_ln443)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.47ns)   --->   "%icmp_ln144_1 = icmp slt i32 %select_ln139_1, %stop_row" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 83 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln147_2 = trunc i32 %select_ln139_1 to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 84 'trunc' 'trunc_ln147_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.56ns)   --->   "%sub_ln144 = sub i2 %xor_ln147, %trunc_ln147_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 85 'sub' 'sub_ln144' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%select_ln144 = select i1 %icmp_ln144, i2 %trunc_ln147_1, i2 %sub_ln144" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 86 'select' 'select_ln144' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.56ns)   --->   "%add_ln118 = add i2 -1, %trunc_ln506_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 87 'add' 'add_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln118 = select i1 %and_ln118, i2 %add_ln118, i2 %select_ln144" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 88 'select' 'select_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.56ns) (out node of the LUT)   --->   "%sub_ln493 = sub i2 %add_ln507, %select_ln118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 89 'sub' 'sub_ln493' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.56ns)   --->   "%sub_ln144_1 = sub i2 %xor_ln147, %trunc_ln147_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 90 'sub' 'sub_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%select_ln144_1 = select i1 %icmp_ln144_1, i2 %trunc_ln147_2, i2 %sub_ln144_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 91 'select' 'select_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.56ns)   --->   "%add_ln118_1 = add i2 1, %trunc_ln506_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 92 'add' 'add_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln118_1 = select i1 %and_ln118_1, i2 %add_ln118_1, i2 %select_ln144_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 93 'select' 'select_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.56ns) (out node of the LUT)   --->   "%sub_ln493_2 = sub i2 %add_ln507, %select_ln118_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 94 'sub' 'sub_ln493_2' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.76ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 95 'br' <Predicate = (!icmp_ln443)> <Delay = 1.76>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 96 'ret' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.39>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%t_V_2 = phi i32 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]"   --->   Operation 97 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.47ns)   --->   "%icmp_ln444 = icmp eq i32 %t_V_2, %sext_ln443" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 98 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (2.55ns)   --->   "%j_V = add i32 %t_V_2, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 99 'add' 'j_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_11 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_2, i32 1, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 100 'partselect' 'tmp_11' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.47ns)   --->   "%icmp_ln891 = icmp ne i31 %tmp_11, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 101 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln444)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (2.55ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 102 'add' 'ImagLoc_x' <Predicate = (!icmp_ln444)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 103 'bitselect' 'tmp_12' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln118_2)   --->   "%xor_ln118_3 = xor i1 %tmp_12, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 104 'xor' 'xor_ln118_3' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (2.47ns)   --->   "%icmp_ln118_2 = icmp slt i32 %ImagLoc_x, %cols" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 105 'icmp' 'icmp_ln118_2' <Predicate = (!icmp_ln444)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln118_2 = and i1 %icmp_ln118_2, %xor_ln118_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 106 'and' 'and_ln118_2' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 107 'bitselect' 'tmp_13' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (2.55ns)   --->   "%sub_ln142_2 = sub i32 1, %t_V_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 108 'sub' 'sub_ln142_2' <Predicate = (!icmp_ln444)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.69ns)   --->   "%select_ln139_2 = select i1 %tmp_13, i32 %sub_ln142_2, i32 %ImagLoc_x" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 109 'select' 'select_ln139_2' <Predicate = (!icmp_ln444)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (2.47ns)   --->   "%icmp_ln144_2 = icmp slt i32 %select_ln139_2, %cols" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 110 'icmp' 'icmp_ln144_2' <Predicate = (!icmp_ln444)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (2.55ns)   --->   "%sub_ln147 = sub i32 %sext_ln147_1, %select_ln139_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 111 'sub' 'sub_ln147' <Predicate = (!icmp_ln444)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%select_ln118_2 = select i1 %and_ln118_2, i32 %ImagLoc_x, i32 %sub_ln147" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 112 'select' 'select_ln118_2' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%xor_ln118_4 = xor i1 %icmp_ln118_2, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 113 'xor' 'xor_ln118_4' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln118 = or i1 %tmp_12, %xor_ln118_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 114 'or' 'or_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %icmp_ln144_2, %or_ln118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 115 'and' 'and_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %and_ln144, i32 %select_ln139_2, i32 %select_ln118_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 116 'select' 'x' <Predicate = (!icmp_ln444)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln458_1 = trunc i32 %x to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 117 'trunc' 'trunc_ln458_1' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.97ns)   --->   "%or_ln457 = or i1 %icmp_ln118_2, %xor_ln457" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 118 'or' 'or_ln457' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %and_ln118_2, label %2, label %._crit_edge476.i.i_ifconv" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 119 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %3, label %borderInterpolate.exit493.i.0.i" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 120 'br' <Predicate = (!icmp_ln444 & and_ln118_2)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.0.i", label %._crit_edge478.i.0.i" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 121 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %"operator().exit536.i.1.i", label %._crit_edge478.i.1.i" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 122 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.2.i", label %._crit_edge478.i.2.i" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 123 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i.i_ifconv"   --->   Operation 124 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader460.i.preheader.0.i, label %._crit_edge476.i.i_ifconv" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:475->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 125 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.97ns)   --->   "%and_ln512 = and i1 %icmp_ln899, %icmp_ln891" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 126 'and' 'and_ln512' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %and_ln512, label %.preheader.0.i, label %loop_width_end" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 127 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 128 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)"   --->   Operation 129 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln835 = zext i32 %x to i64" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 131 'zext' 'zext_ln835' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 132 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 133 'load' 'k_buf_0_val_3_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 134 [1/1] (1.56ns)   --->   "%sub_ln493_1 = sub i2 %add_ln458, %trunc_ln458_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 134 'sub' 'sub_ln493_1' <Predicate = (!icmp_ln444)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 135 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 136 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 136 'load' 'k_buf_0_val_4_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 137 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 138 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 138 'load' 'k_buf_0_val_5_load' <Predicate = (!icmp_ln444 & or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 139 [1/1] (3.63ns)   --->   "%tmp_18 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:468->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 139 'read' 'tmp_18' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_4 : Operation 140 [1/1] (3.25ns)   --->   "store i8 %tmp_18, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 140 'store' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.0.i" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 141 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (3.25ns)   --->   "store i8 %tmp_18, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 142 'store' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899 & icmp_ln879_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.1.i" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 143 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899 & icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (3.25ns)   --->   "store i8 %tmp_18, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 144 'store' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.2.i" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 145 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (3.63ns)   --->   "%tmp_15 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 146 'read' 'tmp_15' <Predicate = (!icmp_ln444 & and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_4 : Operation 147 [1/1] (3.25ns)   --->   "store i8 %tmp_15, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 147 'store' <Predicate = (!icmp_ln444 & and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 5 <SV = 4> <Delay = 7.52>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 148 'load' 'right_border_buf_0_7' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 149 'load' 'right_border_buf_0_8' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 150 'load' 'right_border_buf_0_9' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 151 'load' 'right_border_buf_0_10' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 152 'load' 'right_border_buf_0_11' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str27) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 153 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str27)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 154 'specregionbegin' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 155 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str28) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 156 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 157 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 158 [1/1] (1.77ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %sub_ln493_1)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 158 'mux' 'tmp_3' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_3_load, i8 %tmp_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 159 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 160 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 161 [1/1] (1.77ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %sub_ln493_1)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 161 'mux' 'tmp_4' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_4_load, i8 %tmp_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 162 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 163 'load' 'k_buf_0_val_5_load' <Predicate = (or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 164 [1/1] (1.77ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %sub_ln493_1)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 164 'mux' 'tmp_5' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 165 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 166 'load' 'right_border_buf_0_12' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 167 'load' 'right_border_buf_0_13' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 168 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 169 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 169 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 170 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 171 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 172 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 173 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 174 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 175 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i.i_ifconv" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 176 'br' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.77ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %sub_ln493)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 177 'mux' 'tmp_6' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_4 = select i1 %icmp_ln899_1, i8 %tmp_6, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 178 'select' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (1.77ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %sub_ln493_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 179 'mux' 'tmp_7' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_5 = select i1 %icmp_ln899_1, i8 %tmp_7, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 180 'select' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.62>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_6 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 181 'load' 'src_kernel_win_0_va_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_7 = load i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 182 'load' 'src_kernel_win_0_va_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_8 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 183 'load' 'src_kernel_win_0_va_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 184 'load' 'src_kernel_win_0_va_9' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %src_kernel_win_0_va_9 to i9" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 185 'zext' 'zext_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_8, i1 false)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 186 'bitconcatenate' 'shl_ln' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i9 %shl_ln to i10" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 187 'zext' 'zext_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln1118 = shl i8 %src_kernel_win_0_va_8, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 188 'shl' 'shl_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i8 0, %shl_ln1118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 189 'sub' 'sub_ln703' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %src_kernel_win_0_va_5 to i9" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 190 'zext' 'zext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%sub_ln703_1 = sub i8 %sub_ln703, %src_kernel_win_0_va_9" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 191 'sub' 'sub_ln703_1' <Predicate = (and_ln512)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [1/1] (1.91ns)   --->   "%add_ln703 = add i9 %zext_ln703, %zext_ln1118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 192 'add' 'add_ln703' <Predicate = (and_ln512)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i9 %add_ln703 to i10" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 193 'zext' 'zext_ln703_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (1.82ns)   --->   "%add_ln703_1 = add i10 %zext_ln1118_1, %zext_ln703_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 194 'add' 'add_ln703_1' <Predicate = (and_ln512)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i10 %add_ln703_1 to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 195 'zext' 'zext_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i8 %src_kernel_win_0_va_7 to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 196 'zext' 'zext_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_2 = sub i8 %sub_ln703_1, %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 197 'sub' 'sub_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_3 = sub i11 %zext_ln703_2, %zext_ln703_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 198 'sub' 'sub_ln703_3' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_6, i1 false)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 199 'bitconcatenate' 'shl_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i9 %shl_ln1118_1 to i10" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 200 'zext' 'zext_ln703_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i8 %src_kernel_win_0_va_4 to i10" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 201 'zext' 'zext_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (1.82ns)   --->   "%add_ln703_2 = add i10 %zext_ln703_5, %zext_ln703_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 202 'add' 'add_ln703_2' <Predicate = (and_ln512)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i10 %add_ln703_2 to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 203 'zext' 'zext_ln703_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i11 %sub_ln703_3, %zext_ln703_6" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 204 'add' 'p_Val2_s' <Predicate = (and_ln512)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 205 'bitselect' 'p_Result_s' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_4 = add i8 %sub_ln703_2, %src_kernel_win_0_va_7" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 206 'add' 'add_ln703_4' <Predicate = (and_ln512)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_8 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_s, i32 8, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 207 'partselect' 'tmp_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (1.13ns)   --->   "%icmp_ln785 = icmp ne i3 %tmp_8, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 208 'icmp' 'icmp_ln785' <Predicate = (and_ln512)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 209 'load' 'src_kernel_win_0_va_10' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 210 'load' 'src_kernel_win_0_va_11' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str27, i32 %tmp_5_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:518->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 211 'specregionend' 'empty_55' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_11, i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 212 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_5, i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 213 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_10, i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 214 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_4, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 215 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 216 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.55>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln703 = shl i8 %src_kernel_win_0_va_6, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 217 'shl' 'shl_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5 = add i8 %src_kernel_win_0_va_4, %shl_ln703" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 218 'add' 'add_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 219 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i8 %add_ln703_4, %add_ln703_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 219 'add' 'p_Val2_1' <Predicate = (and_ln512)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 220 [1/1] (0.97ns)   --->   "%xor_ln785 = xor i1 %p_Result_s, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 220 'xor' 'xor_ln785' <Predicate = (and_ln512)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%overflow = and i1 %icmp_ln785, %xor_ln785" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 221 'and' 'overflow' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%select_ln340 = select i1 %xor_ln785, i8 -1, i8 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 222 'select' 'select_ln340' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%or_ln340 = or i1 %p_Result_s, %overflow" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 223 'or' 'or_ln340' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %or_ln340, i8 %select_ln340, i8 %p_Val2_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 224 'select' 'p_Val2_3' <Predicate = (and_ln512)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_3)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:515->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 225 'write' <Predicate = (and_ln512)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "br label %loop_width_end" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 226 'br' <Predicate = (and_ln512)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_4_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:519->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 227 'specregionend' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 001111111]
src_kernel_win_0_va_1  (alloca           ) [ 001111111]
src_kernel_win_0_va_2  (alloca           ) [ 001111111]
src_kernel_win_0_va_3  (alloca           ) [ 001111111]
right_border_buf_0_s   (alloca           ) [ 001111111]
right_border_buf_0_1   (alloca           ) [ 001111111]
right_border_buf_0_2   (alloca           ) [ 001111111]
right_border_buf_0_3   (alloca           ) [ 001111111]
right_border_buf_0_4   (alloca           ) [ 001111111]
right_border_buf_0_5   (alloca           ) [ 001111111]
empty                  (specinterface    ) [ 000000000]
empty_50               (specinterface    ) [ 000000000]
k_buf_0_val_3          (alloca           ) [ 001111111]
k_buf_0_val_4          (alloca           ) [ 001111111]
k_buf_0_val_5          (alloca           ) [ 001111111]
empty_51               (specinterface    ) [ 000000000]
empty_52               (specinterface    ) [ 000000000]
p_src_rows_V_read      (read             ) [ 000000000]
stop_row               (sext             ) [ 001111111]
sext_ln243             (sext             ) [ 000000000]
p_src_cols_V_read      (read             ) [ 000000000]
cols                   (sext             ) [ 001111111]
sext_ln1304            (sext             ) [ 000000000]
rbegin_i_i_i           (specregionbegin  ) [ 000000000]
rend_i_i_0_i           (specregionend    ) [ 000000000]
add_ln443              (add              ) [ 000000000]
sext_ln443             (sext             ) [ 001111111]
add_ln443_1            (add              ) [ 000000000]
sext_ln443_1           (sext             ) [ 001111111]
trunc_ln506            (trunc            ) [ 000000000]
trunc_ln458            (trunc            ) [ 000000000]
add_ln507              (add              ) [ 001111111]
trunc_ln147            (trunc            ) [ 000000000]
sext_ln                (bitconcatenate   ) [ 000000000]
xor_ln147              (xor              ) [ 001111111]
shl_ln147_1            (bitconcatenate   ) [ 000000000]
sext_ln147             (sext             ) [ 000000000]
add_ln147              (add              ) [ 000000000]
sext_ln147_1           (sext             ) [ 001111111]
add_ln458              (add              ) [ 001111111]
br_ln443               (br               ) [ 011111111]
t_V                    (phi              ) [ 001000000]
icmp_ln443             (icmp             ) [ 001111111]
empty_53               (speclooptripcount) [ 000000000]
i_V                    (add              ) [ 011111111]
br_ln443               (br               ) [ 000000000]
specloopname_ln443     (specloopname     ) [ 000000000]
tmp_4_i                (specregionbegin  ) [ 000111111]
icmp_ln887             (icmp             ) [ 000111110]
xor_ln457              (xor              ) [ 000111110]
tmp                    (partselect       ) [ 000000000]
icmp_ln899             (icmp             ) [ 000111110]
icmp_ln879             (icmp             ) [ 000111110]
icmp_ln879_1           (icmp             ) [ 000111110]
icmp_ln899_1           (icmp             ) [ 000111110]
trunc_ln506_1          (trunc            ) [ 000000000]
add_ln506              (add              ) [ 000000000]
tmp_1                  (bitselect        ) [ 000000000]
xor_ln118_1            (xor              ) [ 000000000]
icmp_ln118             (icmp             ) [ 000000000]
and_ln118              (and              ) [ 000000000]
tmp_2                  (bitselect        ) [ 000000000]
sub_ln142              (sub              ) [ 000000000]
select_ln139           (select           ) [ 000000000]
icmp_ln144             (icmp             ) [ 000000000]
trunc_ln147_1          (trunc            ) [ 000000000]
add_ln506_1            (add              ) [ 000000000]
tmp_9                  (bitselect        ) [ 000000000]
xor_ln118_2            (xor              ) [ 000000000]
icmp_ln118_1           (icmp             ) [ 000000000]
and_ln118_1            (and              ) [ 000000000]
tmp_10                 (bitselect        ) [ 000000000]
sub_ln142_1            (sub              ) [ 000000000]
select_ln139_1         (select           ) [ 000000000]
icmp_ln144_1           (icmp             ) [ 000000000]
trunc_ln147_2          (trunc            ) [ 000000000]
sub_ln144              (sub              ) [ 000000000]
select_ln144           (select           ) [ 000000000]
add_ln118              (add              ) [ 000000000]
select_ln118           (select           ) [ 000000000]
sub_ln493              (sub              ) [ 000111110]
sub_ln144_1            (sub              ) [ 000000000]
select_ln144_1         (select           ) [ 000000000]
add_ln118_1            (add              ) [ 000000000]
select_ln118_1         (select           ) [ 000000000]
sub_ln493_2            (sub              ) [ 000111110]
br_ln444               (br               ) [ 001111111]
ret_ln0                (ret              ) [ 000000000]
t_V_2                  (phi              ) [ 000100010]
icmp_ln444             (icmp             ) [ 001111111]
j_V                    (add              ) [ 001111111]
tmp_11                 (partselect       ) [ 000000000]
icmp_ln891             (icmp             ) [ 000000000]
ImagLoc_x              (add              ) [ 000000000]
tmp_12                 (bitselect        ) [ 000000000]
xor_ln118_3            (xor              ) [ 000000000]
icmp_ln118_2           (icmp             ) [ 000000000]
and_ln118_2            (and              ) [ 001111111]
tmp_13                 (bitselect        ) [ 000000000]
sub_ln142_2            (sub              ) [ 000000000]
select_ln139_2         (select           ) [ 000000000]
icmp_ln144_2           (icmp             ) [ 000000000]
sub_ln147              (sub              ) [ 000000000]
select_ln118_2         (select           ) [ 000000000]
xor_ln118_4            (xor              ) [ 000000000]
or_ln118               (or               ) [ 000000000]
and_ln144              (and              ) [ 000000000]
x                      (select           ) [ 000110000]
trunc_ln458_1          (trunc            ) [ 000110000]
or_ln457               (or               ) [ 000111000]
br_ln465               (br               ) [ 000000000]
br_ln466               (br               ) [ 000000000]
br_ln471               (br               ) [ 000000000]
br_ln471               (br               ) [ 000000000]
br_ln471               (br               ) [ 000000000]
br_ln0                 (br               ) [ 000000000]
br_ln475               (br               ) [ 000000000]
and_ln512              (and              ) [ 000111110]
br_ln512               (br               ) [ 000000000]
right_border_buf_0_6   (load             ) [ 000101000]
empty_54               (speclooptripcount) [ 000000000]
br_ln444               (br               ) [ 000000000]
zext_ln835             (zext             ) [ 000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 000101000]
sub_ln493_1            (sub              ) [ 000101000]
k_buf_0_val_4_addr     (getelementptr    ) [ 000101000]
k_buf_0_val_5_addr     (getelementptr    ) [ 000101000]
tmp_18                 (read             ) [ 000000000]
store_ln472            (store            ) [ 000000000]
br_ln473               (br               ) [ 000000000]
store_ln472            (store            ) [ 000000000]
br_ln473               (br               ) [ 000000000]
store_ln472            (store            ) [ 000000000]
br_ln473               (br               ) [ 000000000]
tmp_15                 (read             ) [ 000000000]
store_ln493            (store            ) [ 000000000]
right_border_buf_0_7   (load             ) [ 000000000]
right_border_buf_0_8   (load             ) [ 000000000]
right_border_buf_0_9   (load             ) [ 000000000]
right_border_buf_0_10  (load             ) [ 000000000]
right_border_buf_0_11  (load             ) [ 000000000]
specloopname_ln444     (specloopname     ) [ 000000000]
tmp_5_i                (specregionbegin  ) [ 000100100]
specpipeline_ln448     (specpipeline     ) [ 000000000]
specloopname_ln450     (specloopname     ) [ 000000000]
k_buf_0_val_3_load     (load             ) [ 000000000]
tmp_3                  (mux              ) [ 000000000]
col_buf_0_val_0_0      (select           ) [ 000000000]
k_buf_0_val_4_load     (load             ) [ 000000000]
tmp_4                  (mux              ) [ 000000000]
col_buf_0_val_1_0      (select           ) [ 000000000]
k_buf_0_val_5_load     (load             ) [ 000000000]
tmp_5                  (mux              ) [ 000000000]
col_buf_0_val_2_0      (select           ) [ 000000000]
right_border_buf_0_12  (load             ) [ 000000000]
right_border_buf_0_13  (load             ) [ 000000000]
store_ln489            (store            ) [ 000000000]
store_ln489            (store            ) [ 000000000]
store_ln495            (store            ) [ 000000000]
store_ln495            (store            ) [ 000000000]
store_ln495            (store            ) [ 000000000]
store_ln495            (store            ) [ 000000000]
store_ln495            (store            ) [ 000000000]
store_ln495            (store            ) [ 000000000]
br_ln495               (br               ) [ 000000000]
tmp_6                  (mux              ) [ 000000000]
src_kernel_win_0_va_4  (select           ) [ 000100110]
tmp_7                  (mux              ) [ 000000000]
src_kernel_win_0_va_5  (select           ) [ 000100100]
src_kernel_win_0_va_6  (load             ) [ 000100010]
src_kernel_win_0_va_7  (load             ) [ 000000000]
src_kernel_win_0_va_8  (load             ) [ 000000000]
src_kernel_win_0_va_9  (load             ) [ 000000000]
zext_ln1118            (zext             ) [ 000000000]
shl_ln                 (bitconcatenate   ) [ 000000000]
zext_ln1118_1          (zext             ) [ 000000000]
shl_ln1118             (shl              ) [ 000000000]
sub_ln703              (sub              ) [ 000000000]
zext_ln703             (zext             ) [ 000000000]
sub_ln703_1            (sub              ) [ 000000000]
add_ln703              (add              ) [ 000000000]
zext_ln703_3           (zext             ) [ 000000000]
add_ln703_1            (add              ) [ 000000000]
zext_ln703_1           (zext             ) [ 000000000]
zext_ln703_2           (zext             ) [ 000000000]
sub_ln703_2            (sub              ) [ 000000000]
sub_ln703_3            (sub              ) [ 000000000]
shl_ln1118_1           (bitconcatenate   ) [ 000000000]
zext_ln703_4           (zext             ) [ 000000000]
zext_ln703_5           (zext             ) [ 000000000]
add_ln703_2            (add              ) [ 000000000]
zext_ln703_6           (zext             ) [ 000000000]
p_Val2_s               (add              ) [ 000000000]
p_Result_s             (bitselect        ) [ 000100010]
add_ln703_4            (add              ) [ 000100010]
tmp_8                  (partselect       ) [ 000000000]
icmp_ln785             (icmp             ) [ 000100010]
src_kernel_win_0_va_10 (load             ) [ 000000000]
src_kernel_win_0_va_11 (load             ) [ 000000000]
empty_55               (specregionend    ) [ 000000000]
store_ln444            (store            ) [ 000000000]
store_ln444            (store            ) [ 000000000]
store_ln444            (store            ) [ 000000000]
store_ln444            (store            ) [ 000000000]
br_ln444               (br               ) [ 001111111]
shl_ln703              (shl              ) [ 000000000]
add_ln703_5            (add              ) [ 000000000]
p_Val2_1               (add              ) [ 000000000]
xor_ln785              (xor              ) [ 000000000]
overflow               (and              ) [ 000000000]
select_ln340           (select           ) [ 000000000]
or_ln340               (or               ) [ 000000000]
p_Val2_3               (select           ) [ 000000000]
write_ln515            (write            ) [ 000000000]
br_ln516               (br               ) [ 000000000]
empty_56               (specregionend    ) [ 000000000]
br_ln443               (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="src_kernel_win_0_va_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="src_kernel_win_0_va_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="src_kernel_win_0_va_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="src_kernel_win_0_va_3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="right_border_buf_0_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="right_border_buf_0_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="right_border_buf_0_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="right_border_buf_0_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="right_border_buf_0_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="right_border_buf_0_5_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="k_buf_0_val_3_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="k_buf_0_val_4_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="k_buf_0_val_5_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_src_rows_V_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="12" slack="0"/>
<pin id="169" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_src_cols_V_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="12" slack="0"/>
<pin id="175" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_18/4 tmp_15/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln515_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln515/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="k_buf_0_val_3_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="11" slack="0"/>
<pin id="231" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
<pin id="233" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 store_ln472/4 store_ln493/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="k_buf_0_val_4_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="1"/>
<pin id="241" dir="0" index="4" bw="11" slack="0"/>
<pin id="242" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
<pin id="244" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 store_ln472/4 store_ln489/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="k_buf_0_val_5_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="1"/>
<pin id="236" dir="0" index="4" bw="11" slack="0"/>
<pin id="237" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="238" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
<pin id="239" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 store_ln472/4 store_ln489/5 "/>
</bind>
</comp>

<comp id="246" class="1005" name="t_V_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="t_V_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="t_V_2_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="t_V_2_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="32" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="stop_row_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="stop_row/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln243_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln243/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="cols_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln1304_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="12" slack="0"/>
<pin id="282" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1304/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln443_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="12" slack="0"/>
<pin id="287" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln443/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln443_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln443/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln443_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="12" slack="0"/>
<pin id="297" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln443_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln443_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="13" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln443_1/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln506_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln506/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln458_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln507_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="2" slack="0"/>
<pin id="315" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln507/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln147_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="xor_ln147_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="0" index="1" bw="2" slack="0"/>
<pin id="333" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="shl_ln147_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="13" slack="0"/>
<pin id="338" dir="0" index="1" bw="12" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln147_1/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln147_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="0"/>
<pin id="346" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln147_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="0" index="1" bw="13" slack="0"/>
<pin id="351" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln147_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="14" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147_1/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln458_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="2" slack="0"/>
<pin id="361" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln458/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln443_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="13" slack="1"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_V_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln887_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="12" slack="1"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="xor_ln457_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln457/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="31" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="0" index="3" bw="6" slack="0"/>
<pin id="391" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln899_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln879_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln879_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln899_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="12" slack="1"/>
<pin id="417" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln506_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln506_1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln506_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln118_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln118_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="12" slack="1"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="and_ln118_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sub_ln142_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln139_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="0" index="2" bw="32" slack="0"/>
<pin id="472" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln144_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="12" slack="1"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln147_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln506_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_1/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_9_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="xor_ln118_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_2/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln118_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="12" slack="1"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_1/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="and_ln118_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_10_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sub_ln142_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_1/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln139_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="0" index="2" bw="32" slack="0"/>
<pin id="534" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_1/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln144_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="12" slack="1"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln147_2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147_2/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sub_ln144_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="1"/>
<pin id="549" dir="0" index="1" bw="2" slack="0"/>
<pin id="550" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln144_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="0" index="2" bw="2" slack="0"/>
<pin id="556" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln118_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="2" slack="0"/>
<pin id="563" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln118_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="2" slack="0"/>
<pin id="569" dir="0" index="2" bw="2" slack="0"/>
<pin id="570" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sub_ln493_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="1"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln493/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sub_ln144_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="1"/>
<pin id="581" dir="0" index="1" bw="2" slack="0"/>
<pin id="582" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144_1/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln144_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="0" index="2" bw="2" slack="0"/>
<pin id="588" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144_1/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln118_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="2" slack="0"/>
<pin id="595" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln118_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="2" slack="0"/>
<pin id="601" dir="0" index="2" bw="2" slack="0"/>
<pin id="602" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sub_ln493_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="2" slack="1"/>
<pin id="608" dir="0" index="1" bw="2" slack="0"/>
<pin id="609" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln493_2/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln444_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="13" slack="2"/>
<pin id="614" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="j_V_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_11_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="31" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="0" index="3" bw="6" slack="0"/>
<pin id="627" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="icmp_ln891_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="31" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="ImagLoc_x_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_12_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="0" index="2" bw="6" slack="0"/>
<pin id="648" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="xor_ln118_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_3/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="icmp_ln118_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="12" slack="2"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_2/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="and_ln118_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_2/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_13_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="6" slack="0"/>
<pin id="673" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sub_ln142_2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_2/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="select_ln139_2_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="0" index="2" bw="32" slack="0"/>
<pin id="687" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_2/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="icmp_ln144_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="12" slack="2"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_2/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sub_ln147_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="14" slack="2"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="select_ln118_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="32" slack="0"/>
<pin id="705" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_2/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="xor_ln118_4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_4/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="or_ln118_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="and_ln144_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="x_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="0" index="2" bw="32" slack="0"/>
<pin id="731" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="trunc_ln458_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458_1/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="or_ln457_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="1"/>
<pin id="742" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln457/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="and_ln512_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln512/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="right_border_buf_0_6_load_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="3"/>
<pin id="751" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln835_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln835/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sub_ln493_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="2" slack="3"/>
<pin id="760" dir="0" index="1" bw="2" slack="1"/>
<pin id="761" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln493_1/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="right_border_buf_0_7_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="4"/>
<pin id="764" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="right_border_buf_0_8_load_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="4"/>
<pin id="767" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="right_border_buf_0_9_load_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="4"/>
<pin id="770" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="right_border_buf_0_10_load_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="4"/>
<pin id="773" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="right_border_buf_0_11_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="4"/>
<pin id="776" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="0" index="2" bw="8" slack="0"/>
<pin id="781" dir="0" index="3" bw="1" slack="0"/>
<pin id="782" dir="0" index="4" bw="2" slack="1"/>
<pin id="783" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="col_buf_0_val_0_0_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="2"/>
<pin id="790" dir="0" index="1" bw="8" slack="0"/>
<pin id="791" dir="0" index="2" bw="8" slack="0"/>
<pin id="792" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_4_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="0" index="2" bw="8" slack="0"/>
<pin id="799" dir="0" index="3" bw="1" slack="0"/>
<pin id="800" dir="0" index="4" bw="2" slack="1"/>
<pin id="801" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="col_buf_0_val_1_0_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="2"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="0" index="2" bw="8" slack="0"/>
<pin id="810" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_5_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="1"/>
<pin id="816" dir="0" index="2" bw="8" slack="0"/>
<pin id="817" dir="0" index="3" bw="1" slack="0"/>
<pin id="818" dir="0" index="4" bw="2" slack="1"/>
<pin id="819" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="col_buf_0_val_2_0_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="2"/>
<pin id="825" dir="0" index="1" bw="8" slack="0"/>
<pin id="826" dir="0" index="2" bw="8" slack="0"/>
<pin id="827" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="right_border_buf_0_12_load_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="4"/>
<pin id="832" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="right_border_buf_0_13_load_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="4"/>
<pin id="835" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="store_ln495_store_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="0" index="1" bw="8" slack="4"/>
<pin id="839" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="store_ln495_store_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="0"/>
<pin id="843" dir="0" index="1" bw="8" slack="4"/>
<pin id="844" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="store_ln495_store_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="8" slack="4"/>
<pin id="849" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="store_ln495_store_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="1"/>
<pin id="853" dir="0" index="1" bw="8" slack="4"/>
<pin id="854" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="store_ln495_store_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="4"/>
<pin id="858" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="store_ln495_store_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="0"/>
<pin id="862" dir="0" index="1" bw="8" slack="4"/>
<pin id="863" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_6_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="8" slack="0"/>
<pin id="868" dir="0" index="2" bw="8" slack="0"/>
<pin id="869" dir="0" index="3" bw="8" slack="0"/>
<pin id="870" dir="0" index="4" bw="2" slack="3"/>
<pin id="871" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="src_kernel_win_0_va_4_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="3"/>
<pin id="878" dir="0" index="1" bw="8" slack="0"/>
<pin id="879" dir="0" index="2" bw="8" slack="0"/>
<pin id="880" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_4/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_7_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="0" index="2" bw="8" slack="0"/>
<pin id="887" dir="0" index="3" bw="8" slack="0"/>
<pin id="888" dir="0" index="4" bw="2" slack="3"/>
<pin id="889" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="src_kernel_win_0_va_5_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="3"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="0" index="2" bw="8" slack="0"/>
<pin id="898" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_5/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="src_kernel_win_0_va_6_load_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="5"/>
<pin id="903" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_6/6 "/>
</bind>
</comp>

<comp id="904" class="1004" name="src_kernel_win_0_va_7_load_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="5"/>
<pin id="906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_7/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="src_kernel_win_0_va_8_load_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="5"/>
<pin id="909" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_8/6 "/>
</bind>
</comp>

<comp id="910" class="1004" name="src_kernel_win_0_va_9_load_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="5"/>
<pin id="912" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/6 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln1118_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/6 "/>
</bind>
</comp>

<comp id="917" class="1004" name="shl_ln_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="9" slack="0"/>
<pin id="919" dir="0" index="1" bw="8" slack="0"/>
<pin id="920" dir="0" index="2" bw="1" slack="0"/>
<pin id="921" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="zext_ln1118_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="9" slack="0"/>
<pin id="927" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="shl_ln1118_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118/6 "/>
</bind>
</comp>

<comp id="935" class="1004" name="sub_ln703_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="8" slack="0"/>
<pin id="938" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/6 "/>
</bind>
</comp>

<comp id="941" class="1004" name="zext_ln703_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="1"/>
<pin id="943" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/6 "/>
</bind>
</comp>

<comp id="944" class="1004" name="sub_ln703_1_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="0"/>
<pin id="946" dir="0" index="1" bw="8" slack="0"/>
<pin id="947" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/6 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln703_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="0"/>
<pin id="952" dir="0" index="1" bw="8" slack="0"/>
<pin id="953" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/6 "/>
</bind>
</comp>

<comp id="956" class="1004" name="zext_ln703_3_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="9" slack="0"/>
<pin id="958" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_3/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="add_ln703_1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="9" slack="0"/>
<pin id="962" dir="0" index="1" bw="9" slack="0"/>
<pin id="963" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/6 "/>
</bind>
</comp>

<comp id="966" class="1004" name="zext_ln703_1_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="10" slack="0"/>
<pin id="968" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/6 "/>
</bind>
</comp>

<comp id="970" class="1004" name="zext_ln703_2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="0"/>
<pin id="972" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/6 "/>
</bind>
</comp>

<comp id="974" class="1004" name="sub_ln703_2_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="0"/>
<pin id="976" dir="0" index="1" bw="8" slack="1"/>
<pin id="977" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/6 "/>
</bind>
</comp>

<comp id="979" class="1004" name="sub_ln703_3_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="0"/>
<pin id="981" dir="0" index="1" bw="10" slack="0"/>
<pin id="982" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_3/6 "/>
</bind>
</comp>

<comp id="985" class="1004" name="shl_ln1118_1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="9" slack="0"/>
<pin id="987" dir="0" index="1" bw="8" slack="0"/>
<pin id="988" dir="0" index="2" bw="1" slack="0"/>
<pin id="989" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/6 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln703_4_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="9" slack="0"/>
<pin id="995" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_4/6 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln703_5_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="1"/>
<pin id="999" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_5/6 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="add_ln703_2_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="0"/>
<pin id="1002" dir="0" index="1" bw="9" slack="0"/>
<pin id="1003" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/6 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="zext_ln703_6_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="10" slack="0"/>
<pin id="1008" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_6/6 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="p_Val2_s_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="11" slack="0"/>
<pin id="1012" dir="0" index="1" bw="10" slack="0"/>
<pin id="1013" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="p_Result_s_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="11" slack="0"/>
<pin id="1019" dir="0" index="2" bw="5" slack="0"/>
<pin id="1020" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="add_ln703_4_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="0"/>
<pin id="1026" dir="0" index="1" bw="8" slack="0"/>
<pin id="1027" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/6 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_8_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="3" slack="0"/>
<pin id="1032" dir="0" index="1" bw="11" slack="0"/>
<pin id="1033" dir="0" index="2" bw="5" slack="0"/>
<pin id="1034" dir="0" index="3" bw="5" slack="0"/>
<pin id="1035" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="icmp_ln785_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="3" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/6 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="src_kernel_win_0_va_10_load_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="8" slack="5"/>
<pin id="1048" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/6 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="src_kernel_win_0_va_11_load_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="5"/>
<pin id="1051" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/6 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="store_ln444_store_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="0" index="1" bw="8" slack="5"/>
<pin id="1055" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="store_ln444_store_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="1"/>
<pin id="1059" dir="0" index="1" bw="8" slack="5"/>
<pin id="1060" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="store_ln444_store_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="8" slack="0"/>
<pin id="1063" dir="0" index="1" bw="8" slack="5"/>
<pin id="1064" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="store_ln444_store_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="1"/>
<pin id="1068" dir="0" index="1" bw="8" slack="5"/>
<pin id="1069" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="shl_ln703_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="1"/>
<pin id="1072" dir="0" index="1" bw="1" slack="0"/>
<pin id="1073" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln703/7 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="add_ln703_5_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="2"/>
<pin id="1077" dir="0" index="1" bw="8" slack="0"/>
<pin id="1078" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/7 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="p_Val2_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="1"/>
<pin id="1082" dir="0" index="1" bw="8" slack="0"/>
<pin id="1083" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/7 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="xor_ln785_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/7 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="overflow_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="1"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/7 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="select_ln340_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="0" index="2" bw="1" slack="0"/>
<pin id="1099" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/7 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="or_ln340_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="1"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/7 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="p_Val2_3_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="8" slack="0"/>
<pin id="1111" dir="0" index="2" bw="8" slack="0"/>
<pin id="1112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/7 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="src_kernel_win_0_va_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="8" slack="5"/>
<pin id="1119" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1124" class="1005" name="src_kernel_win_0_va_1_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="5"/>
<pin id="1126" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="src_kernel_win_0_va_2_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="5"/>
<pin id="1132" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="src_kernel_win_0_va_3_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="5"/>
<pin id="1139" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="right_border_buf_0_s_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="4"/>
<pin id="1145" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1150" class="1005" name="right_border_buf_0_1_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="4"/>
<pin id="1152" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="right_border_buf_0_2_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="4"/>
<pin id="1158" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="right_border_buf_0_3_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="4"/>
<pin id="1164" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="right_border_buf_0_4_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="4"/>
<pin id="1171" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="right_border_buf_0_5_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="8" slack="3"/>
<pin id="1177" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="stop_row_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="1"/>
<pin id="1183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stop_row "/>
</bind>
</comp>

<comp id="1191" class="1005" name="cols_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="2"/>
<pin id="1193" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="1197" class="1005" name="sext_ln443_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="2"/>
<pin id="1199" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln443 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="sext_ln443_1_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="1"/>
<pin id="1204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln443_1 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="add_ln507_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="2" slack="1"/>
<pin id="1209" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln507 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="xor_ln147_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="2" slack="1"/>
<pin id="1215" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln147 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="sext_ln147_1_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="2"/>
<pin id="1221" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln147_1 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="add_ln458_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="2" slack="3"/>
<pin id="1226" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="add_ln458 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="icmp_ln443_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="1"/>
<pin id="1231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln443 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="i_V_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="0"/>
<pin id="1235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1238" class="1005" name="icmp_ln887_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="1"/>
<pin id="1240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="xor_ln457_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="1" slack="1"/>
<pin id="1244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln457 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="icmp_ln899_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="1"/>
<pin id="1249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="icmp_ln879_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="icmp_ln879_1_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="1"/>
<pin id="1258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="icmp_ln899_1_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="3"/>
<pin id="1262" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln899_1 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="sub_ln493_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="2" slack="3"/>
<pin id="1268" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln493 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="sub_ln493_2_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="2" slack="3"/>
<pin id="1273" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln493_2 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="icmp_ln444_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="1"/>
<pin id="1278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln444 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="j_V_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="0"/>
<pin id="1282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1285" class="1005" name="and_ln118_2_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="1"/>
<pin id="1287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln118_2 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="x_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="1"/>
<pin id="1291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1294" class="1005" name="trunc_ln458_1_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="2" slack="1"/>
<pin id="1296" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln458_1 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="or_ln457_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="1"/>
<pin id="1301" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln457 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="and_ln512_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="3"/>
<pin id="1308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln512 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="right_border_buf_0_6_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="8" slack="1"/>
<pin id="1312" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_border_buf_0_6 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="k_buf_0_val_3_addr_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="11" slack="1"/>
<pin id="1318" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1321" class="1005" name="sub_ln493_1_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="2" slack="1"/>
<pin id="1323" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln493_1 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="k_buf_0_val_4_addr_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="11" slack="1"/>
<pin id="1330" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1334" class="1005" name="k_buf_0_val_5_addr_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="11" slack="1"/>
<pin id="1336" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1340" class="1005" name="src_kernel_win_0_va_4_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="8" slack="1"/>
<pin id="1342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="src_kernel_win_0_va_5_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="1"/>
<pin id="1349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="src_kernel_win_0_va_6_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="8" slack="1"/>
<pin id="1356" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="p_Result_s_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="1"/>
<pin id="1361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1365" class="1005" name="add_ln703_4_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="1"/>
<pin id="1367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_4 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="icmp_ln785_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="1"/>
<pin id="1372" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln785 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="82" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="112" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="178" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="178" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="229"><net_src comp="178" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="234"><net_src comp="178" pin="2"/><net_sink comp="197" pin=4"/></net>

<net id="235"><net_src comp="191" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="240"><net_src comp="209" pin="3"/><net_sink comp="221" pin=4"/></net>

<net id="245"><net_src comp="197" pin="3"/><net_sink comp="209" pin=4"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="166" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="166" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="172" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="172" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="272" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="166" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="172" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="304" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="166" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="40" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="42" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="44" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="172" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="46" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="308" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="250" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="250" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="8" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="250" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="60" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="62" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="250" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="8" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="400"><net_src comp="386" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="66" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="250" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="8" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="250" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="14" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="250" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="250" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="250" pin="4"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="70" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="64" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="60" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="423" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="437" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="70" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="423" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="64" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="8" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="250" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="454" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="423" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="468" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="468" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="250" pin="4"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="70" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="60" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="485" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="499" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="70" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="485" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="64" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="74" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="250" pin="4"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="516" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="485" pin="2"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="530" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="530" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="481" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="476" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="481" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="36" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="419" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="448" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="552" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="566" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="543" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="538" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="543" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="579" pin="2"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="76" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="419" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="510" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="584" pin="3"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="598" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="261" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="261" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="8" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="628"><net_src comp="62" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="261" pin="4"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="8" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="631"><net_src comp="64" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="636"><net_src comp="622" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="66" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="68" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="261" pin="4"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="70" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="638" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="64" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="60" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="638" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="652" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="70" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="638" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="64" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="681"><net_src comp="8" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="261" pin="4"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="669" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="638" pin="2"/><net_sink comp="683" pin=2"/></net>

<net id="695"><net_src comp="683" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="683" pin="3"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="663" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="638" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="696" pin="2"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="658" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="60" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="644" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="709" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="691" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="683" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="701" pin="3"/><net_sink comp="727" pin=2"/></net>

<net id="738"><net_src comp="727" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="658" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="748"><net_src comp="632" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="755"><net_src comp="752" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="784"><net_src comp="90" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="762" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="765" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="787"><net_src comp="92" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="793"><net_src comp="197" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="794"><net_src comp="777" pin="5"/><net_sink comp="788" pin=2"/></net>

<net id="802"><net_src comp="90" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="771" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="774" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="805"><net_src comp="92" pin="0"/><net_sink comp="795" pin=3"/></net>

<net id="811"><net_src comp="209" pin="3"/><net_sink comp="806" pin=1"/></net>

<net id="812"><net_src comp="795" pin="5"/><net_sink comp="806" pin=2"/></net>

<net id="820"><net_src comp="90" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="768" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="822"><net_src comp="92" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="828"><net_src comp="221" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="829"><net_src comp="813" pin="5"/><net_sink comp="823" pin=2"/></net>

<net id="840"><net_src comp="823" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="845"><net_src comp="833" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="850"><net_src comp="806" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="859"><net_src comp="830" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="864"><net_src comp="788" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="872"><net_src comp="90" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="788" pin="3"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="806" pin="3"/><net_sink comp="865" pin=2"/></net>

<net id="875"><net_src comp="823" pin="3"/><net_sink comp="865" pin=3"/></net>

<net id="881"><net_src comp="865" pin="5"/><net_sink comp="876" pin=1"/></net>

<net id="882"><net_src comp="788" pin="3"/><net_sink comp="876" pin=2"/></net>

<net id="890"><net_src comp="90" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="788" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="806" pin="3"/><net_sink comp="883" pin=2"/></net>

<net id="893"><net_src comp="823" pin="3"/><net_sink comp="883" pin=3"/></net>

<net id="899"><net_src comp="883" pin="5"/><net_sink comp="894" pin=1"/></net>

<net id="900"><net_src comp="823" pin="3"/><net_sink comp="894" pin=2"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="922"><net_src comp="94" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="907" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="40" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="928"><net_src comp="917" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="907" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="96" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="98" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="929" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="948"><net_src comp="935" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="910" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="941" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="913" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="950" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="964"><net_src comp="925" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="956" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="960" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="904" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="944" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="983"><net_src comp="970" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="966" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="990"><net_src comp="94" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="991"><net_src comp="901" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="992"><net_src comp="40" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="996"><net_src comp="985" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="1004"><net_src comp="997" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="993" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1009"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="979" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="1006" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1021"><net_src comp="100" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="102" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1028"><net_src comp="974" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="904" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1036"><net_src comp="104" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="1010" pin="2"/><net_sink comp="1030" pin=1"/></net>

<net id="1038"><net_src comp="106" pin="0"/><net_sink comp="1030" pin=2"/></net>

<net id="1039"><net_src comp="102" pin="0"/><net_sink comp="1030" pin=3"/></net>

<net id="1044"><net_src comp="1030" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="108" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1056"><net_src comp="1049" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1065"><net_src comp="1046" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1074"><net_src comp="96" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="1070" pin="2"/><net_sink comp="1075" pin=1"/></net>

<net id="1084"><net_src comp="1075" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="60" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1094"><net_src comp="1085" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="1085" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1101"><net_src comp="110" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1102"><net_src comp="98" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1107"><net_src comp="1090" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="1103" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="1095" pin="3"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="1080" pin="2"/><net_sink comp="1108" pin=2"/></net>

<net id="1116"><net_src comp="1108" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="1120"><net_src comp="114" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1123"><net_src comp="1117" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1127"><net_src comp="118" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1133"><net_src comp="122" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1136"><net_src comp="1130" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1140"><net_src comp="126" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1146"><net_src comp="130" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1149"><net_src comp="1143" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1153"><net_src comp="134" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1159"><net_src comp="138" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1165"><net_src comp="142" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1168"><net_src comp="1162" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1172"><net_src comp="146" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1178"><net_src comp="150" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1184"><net_src comp="268" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="1187"><net_src comp="1181" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1188"><net_src comp="1181" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1189"><net_src comp="1181" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1190"><net_src comp="1181" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="1194"><net_src comp="276" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1200"><net_src comp="290" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="1205"><net_src comp="300" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1210"><net_src comp="312" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1212"><net_src comp="1207" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1216"><net_src comp="330" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1222"><net_src comp="354" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1227"><net_src comp="358" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1232"><net_src comp="364" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1236"><net_src comp="369" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1241"><net_src comp="375" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1245"><net_src comp="380" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1250"><net_src comp="396" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1255"><net_src comp="402" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1259"><net_src comp="408" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1263"><net_src comp="414" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1269"><net_src comp="574" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="865" pin=4"/></net>

<net id="1274"><net_src comp="606" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="883" pin=4"/></net>

<net id="1279"><net_src comp="611" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1283"><net_src comp="616" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1288"><net_src comp="663" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="727" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1297"><net_src comp="735" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1302"><net_src comp="739" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1305"><net_src comp="1299" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1309"><net_src comp="744" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1313"><net_src comp="749" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1319"><net_src comp="191" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1324"><net_src comp="758" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="777" pin=4"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="795" pin=4"/></net>

<net id="1327"><net_src comp="1321" pin="1"/><net_sink comp="813" pin=4"/></net>

<net id="1331"><net_src comp="203" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1337"><net_src comp="215" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1343"><net_src comp="876" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1346"><net_src comp="1340" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1350"><net_src comp="894" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1352"><net_src comp="1347" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1353"><net_src comp="1347" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1357"><net_src comp="901" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1362"><net_src comp="1016" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1368"><net_src comp="1024" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1373"><net_src comp="1040" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="1090" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {7 }
 - Input state : 
	Port: Filter2D : p_src_rows_V | {1 }
	Port: Filter2D : p_src_cols_V | {1 }
	Port: Filter2D : p_src_data_stream_V | {4 }
  - Chain level:
	State 1
		rend_i_i_0_i : 1
		add_ln443 : 1
		sext_ln443 : 2
		add_ln443_1 : 1
		sext_ln443_1 : 2
		add_ln507 : 1
		sext_ln : 1
		xor_ln147 : 2
		sext_ln147 : 1
		add_ln147 : 2
		sext_ln147_1 : 3
		add_ln458 : 1
	State 2
		icmp_ln443 : 1
		i_V : 1
		br_ln443 : 2
		icmp_ln887 : 1
		xor_ln457 : 2
		tmp : 1
		icmp_ln899 : 2
		icmp_ln879 : 1
		icmp_ln879_1 : 1
		icmp_ln899_1 : 1
		trunc_ln506_1 : 1
		add_ln506 : 1
		tmp_1 : 2
		xor_ln118_1 : 3
		icmp_ln118 : 2
		and_ln118 : 3
		tmp_2 : 2
		sub_ln142 : 1
		select_ln139 : 3
		icmp_ln144 : 4
		trunc_ln147_1 : 4
		add_ln506_1 : 1
		tmp_9 : 2
		xor_ln118_2 : 3
		icmp_ln118_1 : 2
		and_ln118_1 : 3
		tmp_10 : 2
		sub_ln142_1 : 1
		select_ln139_1 : 3
		icmp_ln144_1 : 4
		trunc_ln147_2 : 4
		sub_ln144 : 5
		select_ln144 : 6
		add_ln118 : 2
		select_ln118 : 7
		sub_ln493 : 8
		sub_ln144_1 : 5
		select_ln144_1 : 6
		add_ln118_1 : 2
		select_ln118_1 : 7
		sub_ln493_2 : 8
	State 3
		icmp_ln444 : 1
		j_V : 1
		tmp_11 : 1
		icmp_ln891 : 2
		ImagLoc_x : 1
		tmp_12 : 2
		xor_ln118_3 : 3
		icmp_ln118_2 : 2
		and_ln118_2 : 3
		tmp_13 : 2
		sub_ln142_2 : 1
		select_ln139_2 : 3
		icmp_ln144_2 : 4
		sub_ln147 : 4
		select_ln118_2 : 5
		xor_ln118_4 : 3
		or_ln118 : 3
		and_ln144 : 5
		x : 6
		trunc_ln458_1 : 7
		or_ln457 : 3
		br_ln465 : 3
		and_ln512 : 3
		br_ln512 : 3
	State 4
		k_buf_0_val_3_addr : 1
		k_buf_0_val_3_load : 2
		k_buf_0_val_4_addr : 1
		k_buf_0_val_4_load : 2
		k_buf_0_val_5_addr : 1
		k_buf_0_val_5_load : 2
		store_ln472 : 2
		store_ln472 : 2
		store_ln472 : 2
		store_ln493 : 2
	State 5
		tmp_3 : 1
		col_buf_0_val_0_0 : 2
		tmp_4 : 1
		col_buf_0_val_1_0 : 2
		tmp_5 : 1
		col_buf_0_val_2_0 : 2
		store_ln489 : 1
		store_ln489 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		tmp_6 : 3
		src_kernel_win_0_va_4 : 4
		tmp_7 : 3
		src_kernel_win_0_va_5 : 4
	State 6
		zext_ln1118 : 1
		shl_ln : 1
		zext_ln1118_1 : 2
		shl_ln1118 : 1
		sub_ln703 : 1
		sub_ln703_1 : 2
		add_ln703 : 2
		zext_ln703_3 : 3
		add_ln703_1 : 4
		zext_ln703_1 : 5
		zext_ln703_2 : 1
		sub_ln703_2 : 3
		sub_ln703_3 : 6
		shl_ln1118_1 : 1
		zext_ln703_4 : 2
		add_ln703_2 : 3
		zext_ln703_6 : 4
		p_Val2_s : 7
		p_Result_s : 8
		add_ln703_4 : 4
		tmp_8 : 8
		icmp_ln785 : 9
		store_ln444 : 1
		store_ln444 : 1
	State 7
		p_Val2_1 : 1
		write_ln515 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln443_fu_284       |    0    |    12   |
|          |       add_ln443_1_fu_294      |    0    |    12   |
|          |        add_ln507_fu_312       |    0    |    10   |
|          |        add_ln147_fu_348       |    0    |    17   |
|          |        add_ln458_fu_358       |    0    |    10   |
|          |           i_V_fu_369          |    0    |    39   |
|          |        add_ln506_fu_423       |    0    |    39   |
|          |       add_ln506_1_fu_485      |    0    |    39   |
|          |        add_ln118_fu_560       |    0    |    10   |
|    add   |       add_ln118_1_fu_592      |    0    |    10   |
|          |           j_V_fu_616          |    0    |    39   |
|          |        ImagLoc_x_fu_638       |    0    |    39   |
|          |        add_ln703_fu_950       |    0    |    15   |
|          |       add_ln703_1_fu_960      |    0    |    15   |
|          |      add_ln703_2_fu_1000      |    0    |    15   |
|          |        p_Val2_s_fu_1010       |    0    |    8    |
|          |      add_ln703_4_fu_1024      |    0    |    8    |
|          |      add_ln703_5_fu_1075      |    0    |    8    |
|          |        p_Val2_1_fu_1080       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln443_fu_364       |    0    |    18   |
|          |       icmp_ln887_fu_375       |    0    |    18   |
|          |       icmp_ln899_fu_396       |    0    |    18   |
|          |       icmp_ln879_fu_402       |    0    |    18   |
|          |      icmp_ln879_1_fu_408      |    0    |    18   |
|          |      icmp_ln899_1_fu_414      |    0    |    18   |
|          |       icmp_ln118_fu_443       |    0    |    18   |
|   icmp   |       icmp_ln144_fu_476       |    0    |    18   |
|          |      icmp_ln118_1_fu_505      |    0    |    18   |
|          |      icmp_ln144_1_fu_538      |    0    |    18   |
|          |       icmp_ln444_fu_611       |    0    |    18   |
|          |       icmp_ln891_fu_632       |    0    |    18   |
|          |      icmp_ln118_2_fu_658      |    0    |    18   |
|          |      icmp_ln144_2_fu_691      |    0    |    18   |
|          |       icmp_ln785_fu_1040      |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |        sub_ln142_fu_462       |    0    |    39   |
|          |       sub_ln142_1_fu_524      |    0    |    39   |
|          |        sub_ln144_fu_547       |    0    |    10   |
|          |        sub_ln493_fu_574       |    0    |    10   |
|          |       sub_ln144_1_fu_579      |    0    |    10   |
|          |       sub_ln493_2_fu_606      |    0    |    10   |
|    sub   |       sub_ln142_2_fu_677      |    0    |    39   |
|          |        sub_ln147_fu_696       |    0    |    39   |
|          |       sub_ln493_1_fu_758      |    0    |    10   |
|          |        sub_ln703_fu_935       |    0    |    8    |
|          |       sub_ln703_1_fu_944      |    0    |    8    |
|          |       sub_ln703_2_fu_974      |    0    |    8    |
|          |       sub_ln703_3_fu_979      |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |      select_ln139_fu_468      |    0    |    32   |
|          |     select_ln139_1_fu_530     |    0    |    32   |
|          |      select_ln144_fu_552      |    0    |    2    |
|          |      select_ln118_fu_566      |    0    |    2    |
|          |     select_ln144_1_fu_584     |    0    |    2    |
|          |     select_ln118_1_fu_598     |    0    |    2    |
|          |     select_ln139_2_fu_683     |    0    |    32   |
|  select  |     select_ln118_2_fu_701     |    0    |    32   |
|          |            x_fu_727           |    0    |    32   |
|          |    col_buf_0_val_0_0_fu_788   |    0    |    8    |
|          |    col_buf_0_val_1_0_fu_806   |    0    |    8    |
|          |    col_buf_0_val_2_0_fu_823   |    0    |    8    |
|          |  src_kernel_win_0_va_4_fu_876 |    0    |    8    |
|          |  src_kernel_win_0_va_5_fu_894 |    0    |    8    |
|          |      select_ln340_fu_1095     |    0    |    2    |
|          |        p_Val2_3_fu_1108       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |          tmp_3_fu_777         |    0    |    15   |
|          |          tmp_4_fu_795         |    0    |    15   |
|    mux   |          tmp_5_fu_813         |    0    |    15   |
|          |          tmp_6_fu_865         |    0    |    15   |
|          |          tmp_7_fu_883         |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |        xor_ln147_fu_330       |    0    |    2    |
|          |        xor_ln457_fu_380       |    0    |    2    |
|          |       xor_ln118_1_fu_437      |    0    |    2    |
|    xor   |       xor_ln118_2_fu_499      |    0    |    2    |
|          |       xor_ln118_3_fu_652      |    0    |    2    |
|          |       xor_ln118_4_fu_709      |    0    |    2    |
|          |       xor_ln785_fu_1085       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |        and_ln118_fu_448       |    0    |    2    |
|          |       and_ln118_1_fu_510      |    0    |    2    |
|    and   |       and_ln118_2_fu_663      |    0    |    2    |
|          |        and_ln144_fu_721       |    0    |    2    |
|          |        and_ln512_fu_744       |    0    |    2    |
|          |        overflow_fu_1090       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |        or_ln118_fu_715        |    0    |    2    |
|    or    |        or_ln457_fu_739        |    0    |    2    |
|          |        or_ln340_fu_1103       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          | p_src_rows_V_read_read_fu_166 |    0    |    0    |
|   read   | p_src_cols_V_read_read_fu_172 |    0    |    0    |
|          |        grp_read_fu_178        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln515_write_fu_184   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        stop_row_fu_268        |    0    |    0    |
|          |       sext_ln243_fu_272       |    0    |    0    |
|          |          cols_fu_276          |    0    |    0    |
|   sext   |       sext_ln1304_fu_280      |    0    |    0    |
|          |       sext_ln443_fu_290       |    0    |    0    |
|          |      sext_ln443_1_fu_300      |    0    |    0    |
|          |       sext_ln147_fu_344       |    0    |    0    |
|          |      sext_ln147_1_fu_354      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln506_fu_304      |    0    |    0    |
|          |       trunc_ln458_fu_308      |    0    |    0    |
|          |       trunc_ln147_fu_318      |    0    |    0    |
|   trunc  |      trunc_ln506_1_fu_419     |    0    |    0    |
|          |      trunc_ln147_1_fu_481     |    0    |    0    |
|          |      trunc_ln147_2_fu_543     |    0    |    0    |
|          |      trunc_ln458_1_fu_735     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         sext_ln_fu_322        |    0    |    0    |
|bitconcatenate|       shl_ln147_1_fu_336      |    0    |    0    |
|          |         shl_ln_fu_917         |    0    |    0    |
|          |      shl_ln1118_1_fu_985      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_386          |    0    |    0    |
|partselect|         tmp_11_fu_622         |    0    |    0    |
|          |         tmp_8_fu_1030         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_1_fu_429         |    0    |    0    |
|          |          tmp_2_fu_454         |    0    |    0    |
|          |          tmp_9_fu_491         |    0    |    0    |
| bitselect|         tmp_10_fu_516         |    0    |    0    |
|          |         tmp_12_fu_644         |    0    |    0    |
|          |         tmp_13_fu_669         |    0    |    0    |
|          |       p_Result_s_fu_1016      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln835_fu_752       |    0    |    0    |
|          |       zext_ln1118_fu_913      |    0    |    0    |
|          |      zext_ln1118_1_fu_925     |    0    |    0    |
|          |       zext_ln703_fu_941       |    0    |    0    |
|   zext   |      zext_ln703_3_fu_956      |    0    |    0    |
|          |      zext_ln703_1_fu_966      |    0    |    0    |
|          |      zext_ln703_2_fu_970      |    0    |    0    |
|          |      zext_ln703_4_fu_993      |    0    |    0    |
|          |      zext_ln703_5_fu_997      |    0    |    0    |
|          |      zext_ln703_6_fu_1006     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    shl   |       shl_ln1118_fu_929       |    0    |    0    |
|          |       shl_ln703_fu_1070       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   1177  |
|----------|-------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln458_reg_1224      |    2   |
|      add_ln507_reg_1207      |    2   |
|     add_ln703_4_reg_1365     |    8   |
|     and_ln118_2_reg_1285     |    1   |
|      and_ln512_reg_1306      |    1   |
|         cols_reg_1191        |   32   |
|         i_V_reg_1233         |   32   |
|      icmp_ln443_reg_1229     |    1   |
|      icmp_ln444_reg_1276     |    1   |
|      icmp_ln785_reg_1370     |    1   |
|     icmp_ln879_1_reg_1256    |    1   |
|      icmp_ln879_reg_1252     |    1   |
|      icmp_ln887_reg_1238     |    1   |
|     icmp_ln899_1_reg_1260    |    1   |
|      icmp_ln899_reg_1247     |    1   |
|         j_V_reg_1280         |   32   |
|  k_buf_0_val_3_addr_reg_1316 |   11   |
|  k_buf_0_val_4_addr_reg_1328 |   11   |
|  k_buf_0_val_5_addr_reg_1334 |   11   |
|       or_ln457_reg_1299      |    1   |
|      p_Result_s_reg_1359     |    1   |
| right_border_buf_0_1_reg_1150|    8   |
| right_border_buf_0_2_reg_1156|    8   |
| right_border_buf_0_3_reg_1162|    8   |
| right_border_buf_0_4_reg_1169|    8   |
| right_border_buf_0_5_reg_1175|    8   |
| right_border_buf_0_6_reg_1310|    8   |
| right_border_buf_0_s_reg_1143|    8   |
|     sext_ln147_1_reg_1219    |   32   |
|     sext_ln443_1_reg_1202    |   32   |
|      sext_ln443_reg_1197     |   32   |
|src_kernel_win_0_va_1_reg_1124|    8   |
|src_kernel_win_0_va_2_reg_1130|    8   |
|src_kernel_win_0_va_3_reg_1137|    8   |
|src_kernel_win_0_va_4_reg_1340|    8   |
|src_kernel_win_0_va_5_reg_1347|    8   |
|src_kernel_win_0_va_6_reg_1354|    8   |
| src_kernel_win_0_va_reg_1117 |    8   |
|       stop_row_reg_1181      |   32   |
|     sub_ln493_1_reg_1321     |    2   |
|     sub_ln493_2_reg_1271     |    2   |
|      sub_ln493_reg_1266      |    2   |
|         t_V_2_reg_257        |   32   |
|          t_V_reg_246         |   32   |
|    trunc_ln458_1_reg_1294    |    2   |
|          x_reg_1289          |   32   |
|      xor_ln147_reg_1213      |    2   |
|      xor_ln457_reg_1242      |    1   |
+------------------------------+--------+
|             Total            |   500  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_197 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_209 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_221 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   66   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1177  |    -   |
|   Memory  |    3   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   27   |    -   |
|  Register |    -   |    -   |   500  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   500  |  1204  |    0   |
+-----------+--------+--------+--------+--------+--------+
