

================================================================
== Vivado HLS Report for 'ADVIOS'
================================================================
* Date:           Mon Oct  4 10:42:19 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ADVIOS_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      4.33|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    5|    1|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (ADVIOS_ssdm_threa) | (ADVIOS_ssdm_threa_1)
2 --> 
* FSM state operations: 

 <State 1>: 3.10ns
ST_1: StgValue_3 (13)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str17, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str18)

ST_1: StgValue_4 (14)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !80

ST_1: StgValue_5 (15)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !84

ST_1: StgValue_6 (16)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !88

ST_1: StgValue_7 (17)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !92

ST_1: StgValue_8 (18)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !96

ST_1: StgValue_9 (19)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ADVIOS_switchs_V), !map !100

ST_1: StgValue_10 (20)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ADVIOS_control_V), !map !104

ST_1: StgValue_11 (21)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i28* %ADVIOS_count_V), !map !108

ST_1: StgValue_12 (22)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ADVIOS_sec_counter_V), !map !112

ST_1: StgValue_13 (23)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sec_pulse), !map !116

ST_1: StgValue_14 (24)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:23
:11  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @p_str, [7 x i8]* @p_str) nounwind

ST_1: ADVIOS_ssdm_threa (25)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:24
:12  %ADVIOS_ssdm_threa = load i1* @ADVIOS_ssdm_thread_M_led_Controller, align 1

ST_1: StgValue_16 (26)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:24
:13  br i1 %ADVIOS_ssdm_threa, label %1, label %2

ST_1: StgValue_17 (28)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:24
:0  call void (...)* @_ssdm_op_SpecProcessDecl([7 x i8]* @p_str, i32 2, [15 x i8]* @p_str19) nounwind

ST_1: StgValue_18 (29)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:25
:1  call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str19, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: StgValue_19 (30)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:26
:2  call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str19, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: ADVIOS_ssdm_threa_1 (31)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:27
:3  %ADVIOS_ssdm_threa_1 = load i1* @ADVIOS_ssdm_thread_M_periodic_Incrementer, align 1

ST_1: StgValue_21 (32)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:27
:4  br i1 %ADVIOS_ssdm_threa_1, label %3, label %4

ST_1: StgValue_22 (34)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:27
:0  call void (...)* @_ssdm_op_SpecProcessDecl([7 x i8]* @p_str, i32 2, [21 x i8]* @p_str8) nounwind

ST_1: StgValue_23 (35)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:28
:1  call void (...)* @_ssdm_op_SpecSensitive([21 x i8]* @p_str8, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: StgValue_24 (36)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:29
:2  call void (...)* @_ssdm_op_SpecSensitive([21 x i8]* @p_str8, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: StgValue_25 (37)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:30
:3  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_26 (38)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:31
:4  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_27 (39)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:32
:5  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_28 (40)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:33
:6  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_29 (41)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:34
:7  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_30 (42)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:35
:8  call void (...)* @_ssdm_op_SpecChannel([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [10 x i8]* @p_str12, i32 1, i32 0, i1* %sec_pulse) nounwind

ST_1: StgValue_31 (43)  [1/1] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:34
:9  ret void

ST_1: StgValue_32 (45)  [2/2] 0.00ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:27
:0  call void @"ADVIOS::periodic_Incrementer"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i4* %ADVIOS_switchs_V, i4* %ADVIOS_control_V, i28* %ADVIOS_count_V, i4* %ADVIOS_sec_counter_V, i1* %sec_pulse)

ST_1: StgValue_33 (48)  [2/2] 3.10ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:24
:0  call void @"ADVIOS::led_Controller"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i4* %ADVIOS_switchs_V, i4* %ADVIOS_control_V, i28* %ADVIOS_count_V, i4* %ADVIOS_sec_counter_V, i1* %sec_pulse)


 <State 2>: 2.74ns
ST_2: StgValue_34 (45)  [1/2] 2.74ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:27
:0  call void @"ADVIOS::periodic_Incrementer"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i4* %ADVIOS_switchs_V, i4* %ADVIOS_control_V, i28* %ADVIOS_count_V, i4* %ADVIOS_sec_counter_V, i1* %sec_pulse)

ST_2: StgValue_35 (46)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_36 (48)  [1/2] 2.35ns  loc: ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:24
:0  call void @"ADVIOS::led_Controller"(i1* %clk, i1* %reset, i4* %ctrl, i4* %inSwitch, i4* %outLeds, i4* %ADVIOS_switchs_V, i4* %ADVIOS_control_V, i28* %ADVIOS_count_V, i4* %ADVIOS_sec_counter_V, i1* %sec_pulse)

ST_2: StgValue_37 (49)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_38 (51)  [1/1] 0.00ns
UnifiedUnreachableBlock:0  unreachable



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 3.1ns
The critical path consists of the following:
	'call' operation (../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:24) to 'ADVIOS::led_Controller' [48]  (3.1 ns)

 <State 2>: 2.74ns
The critical path consists of the following:
	'call' operation (../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.h:27) to 'ADVIOS::periodic_Incrementer' [45]  (2.74 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
