{"vcs1":{"timestamp_begin":1684271304.223625593, "rt":1.43, "ut":0.47, "st":0.24}}
{"vcselab":{"timestamp_begin":1684271305.743320512, "rt":1.28, "ut":0.48, "st":0.18}}
{"link":{"timestamp_begin":1684271307.096297180, "rt":0.50, "ut":0.25, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684271303.539492054}
{"VCS_COMP_START_TIME": 1684271303.539492054}
{"VCS_COMP_END_TIME": 1684271309.186474612}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331128}}
{"stitch_vcselab": {"peak_mem": 220988}}
