<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>drivers/mfrc522/include/mfrc522_regs.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('mfrc522__regs_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">mfrc522_regs.h File Reference<div class="ingroups"><a class="el" href="group__drivers.html">Drivers</a> &raquo; <a class="el" href="group__drivers__actuators.html">Actuator Device Drivers</a> &raquo; <a class="el" href="group__drivers__mfrc522.html">MFRC522 RFID controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Register definitions for the MFRC522 controller.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Register definitions for the MFRC522 controller. </p>
<p>The documentation is using the following terms: PCD = proximity coupling device PICC = proximity integrated circuit card</p>
<dl class="section author"><dt>Author</dt><dd>Hendrik van Essen <a href="#" onclick="location.href='mai'+'lto:'+'hen'+'dr'+'ik.'+'ve'+'@fu'+'-b'+'erl'+'in'+'.de'; return false;">hendr<span style="display: none;">.nosp@m.</span>ik.v<span style="display: none;">.nosp@m.</span>e@fu-<span style="display: none;">.nosp@m.</span>berl<span style="display: none;">.nosp@m.</span>in.de</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>
</div><div class="textblock"><code>#include &quot;<a class="el" href="bitarithm_8h_source.html">bitarithm.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for mfrc522_regs.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="mfrc522__regs_8h__incl.svg" width="195" height="202"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="mfrc522__regs_8h__dep__incl.svg" width="395" height="142"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="mfrc522__regs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9495a388a14d0b14c133a17628dc3507"><td class="memItemLeft" align="right" valign="top"><a id="a9495a388a14d0b14c133a17628dc3507"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a9495a388a14d0b14c133a17628dc3507">MFRC522_FIFO_BUF_SIZE</a>&#160;&#160;&#160;64</td></tr>
<tr class="memdesc:a9495a388a14d0b14c133a17628dc3507"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO buffer size. <br /></td></tr>
<tr class="separator:a9495a388a14d0b14c133a17628dc3507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65750baa4d594eb221011550718ce509"><td class="memItemLeft" align="right" valign="top"><a id="a65750baa4d594eb221011550718ce509"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a65750baa4d594eb221011550718ce509">MFRC522_PICC_CASCADE_TAG</a>&#160;&#160;&#160;0x88</td></tr>
<tr class="memdesc:a65750baa4d594eb221011550718ce509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cascade Tag, used during anti collision. <br /></td></tr>
<tr class="separator:a65750baa4d594eb221011550718ce509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a472b2c7324a2f9867b227276a2ea3152"><td class="memItemLeft" align="right" valign="top"><a id="a472b2c7324a2f9867b227276a2ea3152"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a472b2c7324a2f9867b227276a2ea3152">MFRC522_BIT_COMMAND_RCV_OFF</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">BIT5</a></td></tr>
<tr class="memdesc:a472b2c7324a2f9867b227276a2ea3152"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Analog part of the receiver is switched off <br /></td></tr>
<tr class="separator:a472b2c7324a2f9867b227276a2ea3152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9546887041e3ad1e4795bc4a45db2ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#af9546887041e3ad1e4795bc4a45db2ae">MFRC522_BIT_COMMAND_POWER_DOWN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:af9546887041e3ad1e4795bc4a45db2ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 = MFRC522 starts the wake up procedure during which this bit is read as a logic 1; it is read as a logic 0 when the MFRC522 is ready; see Section 8.6.2 on page 33.  <a href="#af9546887041e3ad1e4795bc4a45db2ae">More...</a><br /></td></tr>
<tr class="separator:af9546887041e3ad1e4795bc4a45db2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670e52d8a1fe9f0a297949498585c716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a670e52d8a1fe9f0a297949498585c716">MFRC522_BITMASK_COMMAND_POWER_DOWN</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:a670e52d8a1fe9f0a297949498585c716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates a command based on the Command value; reading this register shows which command is executed; see Section 10.3 on page 70.  <a href="#a670e52d8a1fe9f0a297949498585c716">More...</a><br /></td></tr>
<tr class="separator:a670e52d8a1fe9f0a297949498585c716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f01771f88056ab5ceb3627f11a0a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ac1f01771f88056ab5ceb3627f11a0a9f">MFRC522_BIT_COML_EN_IRQ_INV</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:ac1f01771f88056ab5ceb3627f11a0a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 = Signal on pin IRQ is equal to the IRq bit; in combination with the DivIEnReg register’s IRqPushPull bit, the default value of logic 1 ensures that the output level on pin IRQ is 3-state 1 = Signal on pin IRQ is inverted with respect to the Status1Reg register’s IRq bit  <a href="#ac1f01771f88056ab5ceb3627f11a0a9f">More...</a><br /></td></tr>
<tr class="separator:ac1f01771f88056ab5ceb3627f11a0a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed97bc4cf9cb6a3becbc1032c1a5828"><td class="memItemLeft" align="right" valign="top"><a id="a9ed97bc4cf9cb6a3becbc1032c1a5828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a9ed97bc4cf9cb6a3becbc1032c1a5828">MFRC522_BIT_COML_EN_TX_I_EN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#acc2d074401e2b6322ee8f03476c24677">BIT6</a></td></tr>
<tr class="memdesc:a9ed97bc4cf9cb6a3becbc1032c1a5828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows the transmitter interrupt request (TxIRq bit) to be propagated to pin IRQ. <br /></td></tr>
<tr class="separator:a9ed97bc4cf9cb6a3becbc1032c1a5828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420f6e381b05e18b259accf3d545596c"><td class="memItemLeft" align="right" valign="top"><a id="a420f6e381b05e18b259accf3d545596c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a420f6e381b05e18b259accf3d545596c">MFRC522_BIT_COML_EN_RX_I_EN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">BIT5</a></td></tr>
<tr class="memdesc:a420f6e381b05e18b259accf3d545596c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows the receiver interrupt request (RxIRq bit) to be propagated to pin IRQ. <br /></td></tr>
<tr class="separator:a420f6e381b05e18b259accf3d545596c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5e26f667d5fb4221638bddeeeaed6c8"><td class="memItemLeft" align="right" valign="top"><a id="ad5e26f667d5fb4221638bddeeeaed6c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ad5e26f667d5fb4221638bddeeeaed6c8">MFRC522_BIT_COML_EN_IDLE_I_EN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:ad5e26f667d5fb4221638bddeeeaed6c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows the idle interrupt request (IdleIRq bit) to be propagated to pin IRQ. <br /></td></tr>
<tr class="separator:ad5e26f667d5fb4221638bddeeeaed6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13cf69f3dd2c512bc287e3f1e02abf7"><td class="memItemLeft" align="right" valign="top"><a id="ae13cf69f3dd2c512bc287e3f1e02abf7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ae13cf69f3dd2c512bc287e3f1e02abf7">MFRC522_BIT_COML_EN_HI_ALERT_I_EN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="memdesc:ae13cf69f3dd2c512bc287e3f1e02abf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows the high alert interrupt request (HiAlertIRq bit) to be propagated to pin IRQ. <br /></td></tr>
<tr class="separator:ae13cf69f3dd2c512bc287e3f1e02abf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af509f829916984a1c5a2f443b33317af"><td class="memItemLeft" align="right" valign="top"><a id="af509f829916984a1c5a2f443b33317af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#af509f829916984a1c5a2f443b33317af">MFRC522_BIT_COML_EN_LO_ALERT_I_EN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="memdesc:af509f829916984a1c5a2f443b33317af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows the low alert interrupt request (LoAlertIRq bit) to be propagated to pin IRQ. <br /></td></tr>
<tr class="separator:af509f829916984a1c5a2f443b33317af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe9721499cbdb18c428ab33ebea81e3"><td class="memItemLeft" align="right" valign="top"><a id="aabe9721499cbdb18c428ab33ebea81e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#aabe9721499cbdb18c428ab33ebea81e3">MFRC522_BIT_COML_EN_ERR_I_EN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a></td></tr>
<tr class="memdesc:aabe9721499cbdb18c428ab33ebea81e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows the error interrupt request (ErrIRq bit) to be propagated to pin IRQ. <br /></td></tr>
<tr class="separator:aabe9721499cbdb18c428ab33ebea81e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab405060170e00a3ea2aabcf3f70a3552"><td class="memItemLeft" align="right" valign="top"><a id="ab405060170e00a3ea2aabcf3f70a3552"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ab405060170e00a3ea2aabcf3f70a3552">MFRC522_BIT_COML_EN_TIMER_I_EN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="memdesc:ab405060170e00a3ea2aabcf3f70a3552"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows the timer interrupt request (TimerIRq bit) to be propagated to pin IRQ. <br /></td></tr>
<tr class="separator:ab405060170e00a3ea2aabcf3f70a3552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5c38553524dd1ed5ec4b001c2ca2bc"><td class="memItemLeft" align="right" valign="top"><a id="a2a5c38553524dd1ed5ec4b001c2ca2bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a2a5c38553524dd1ed5ec4b001c2ca2bc">MFRC522_BIT_DIVL_EN_IRQ_PUSH_PULL</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:a2a5c38553524dd1ed5ec4b001c2ca2bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 = Pin IRQ is an open-drain output pin 1 = Pin IRQ is a standard CMOS output pin <br /></td></tr>
<tr class="separator:a2a5c38553524dd1ed5ec4b001c2ca2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091537eb43098f9c60cc17c5c78b22ac"><td class="memItemLeft" align="right" valign="top"><a id="a091537eb43098f9c60cc17c5c78b22ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a091537eb43098f9c60cc17c5c78b22ac">MFRC522_BIT_DIVL_EN_MFIN_ACT_I_EN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:a091537eb43098f9c60cc17c5c78b22ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows the MFIN active interrupt request to be propagated to pin IRQ. <br /></td></tr>
<tr class="separator:a091537eb43098f9c60cc17c5c78b22ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1cc46d6df008485026812c0354ef51"><td class="memItemLeft" align="right" valign="top"><a id="a5e1cc46d6df008485026812c0354ef51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a5e1cc46d6df008485026812c0354ef51">MFRC522_BIT_DIVL_EN_CRC_I_EN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="memdesc:a5e1cc46d6df008485026812c0354ef51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows the CRC interrupt request, indicated by the DivIrqReg register’s CRCIRq bit, to be propagated to pin IRQ. <br /></td></tr>
<tr class="separator:a5e1cc46d6df008485026812c0354ef51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a000b68042aadce5f8c3967c168396d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a000b68042aadce5f8c3967c168396d38">MFRC522_BIT_COM_IRQ_SET_1</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:a000b68042aadce5f8c3967c168396d38"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 = Indicates that the marked bits in the ComIrqReg register are cleared 1 = Indicates that the marked bits in the ComIrqReg register are set  <a href="#a000b68042aadce5f8c3967c168396d38">More...</a><br /></td></tr>
<tr class="separator:a000b68042aadce5f8c3967c168396d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e73312aa361ceb36efadbd0413fdd9"><td class="memItemLeft" align="right" valign="top"><a id="af9e73312aa361ceb36efadbd0413fdd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#af9e73312aa361ceb36efadbd0413fdd9">MFRC522_BIT_COM_IRQ_TX_IRQ</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#acc2d074401e2b6322ee8f03476c24677">BIT6</a></td></tr>
<tr class="memdesc:af9e73312aa361ceb36efadbd0413fdd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Set immediately after the last bit of the transmitted data was sent out <br /></td></tr>
<tr class="separator:af9e73312aa361ceb36efadbd0413fdd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef17d0a0a39dee4ab75d68cf3fd54895"><td class="memItemLeft" align="right" valign="top"><a id="aef17d0a0a39dee4ab75d68cf3fd54895"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#aef17d0a0a39dee4ab75d68cf3fd54895">MFRC522_BIT_COM_IRQ_RX_IRQ</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">BIT5</a></td></tr>
<tr class="memdesc:aef17d0a0a39dee4ab75d68cf3fd54895"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Receiver has detected the end of a valid data stream if the RxModeReg register’s RxNoErr bit is set to logic 1, the RxIRq bit is only set to logic 1 when data bytes are available in the FIFO <br /></td></tr>
<tr class="separator:aef17d0a0a39dee4ab75d68cf3fd54895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619dd6cef0ad944497c7dd0d12a0de7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a619dd6cef0ad944497c7dd0d12a0de7c">MFRC522_BIT_COM_IRQ_IDLE_IRQ</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:a619dd6cef0ad944497c7dd0d12a0de7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = If a command terminates, for example, when the CommandReg changes its value from any command to the Idle command (see Table 149 on page 70) if an unknown command is started, the CommandReg register Command[3:0] value changes to the idle state and the IdleIRq bit is set.  <a href="#a619dd6cef0ad944497c7dd0d12a0de7c">More...</a><br /></td></tr>
<tr class="separator:a619dd6cef0ad944497c7dd0d12a0de7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adadc1d8bcc3b9a5b9e0e32a782998c5f"><td class="memItemLeft" align="right" valign="top"><a id="adadc1d8bcc3b9a5b9e0e32a782998c5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#adadc1d8bcc3b9a5b9e0e32a782998c5f">MFRC522_BIT_COM_IRQ_HI_ALERT_IRQ</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="memdesc:adadc1d8bcc3b9a5b9e0e32a782998c5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = The Status1Reg register’s HiAlert bit is set in opposition to the HiAlert bit, the HiAlertIRq bit stores this event and can only be reset as indicated by the Set1 bit in this register <br /></td></tr>
<tr class="separator:adadc1d8bcc3b9a5b9e0e32a782998c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d549eb35f556bf80fc8049bc96d7d20"><td class="memItemLeft" align="right" valign="top"><a id="a4d549eb35f556bf80fc8049bc96d7d20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a4d549eb35f556bf80fc8049bc96d7d20">MFRC522_BIT_COM_IRQ_LO_ALERT_IRQ</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="memdesc:a4d549eb35f556bf80fc8049bc96d7d20"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Status1Reg register’s LoAlert bit is set in opposition to the LoAlert bit, the LoAlertIRq bit stores this event and can only be reset as indicated by the Set1 bit in this register <br /></td></tr>
<tr class="separator:a4d549eb35f556bf80fc8049bc96d7d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ffea8e72c2cb4ba245dae34c455d77c"><td class="memItemLeft" align="right" valign="top"><a id="a6ffea8e72c2cb4ba245dae34c455d77c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a6ffea8e72c2cb4ba245dae34c455d77c">MFRC522_BIT_COM_IRQ_ERR_IRQ</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a></td></tr>
<tr class="memdesc:a6ffea8e72c2cb4ba245dae34c455d77c"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Any error bit in the ErrorReg register is set <br /></td></tr>
<tr class="separator:a6ffea8e72c2cb4ba245dae34c455d77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5112f46ed5f066e3afc82f28fc79267d"><td class="memItemLeft" align="right" valign="top"><a id="a5112f46ed5f066e3afc82f28fc79267d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a5112f46ed5f066e3afc82f28fc79267d">MFRC522_BIT_COM_IRQ_TIMER_IRQ</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="memdesc:a5112f46ed5f066e3afc82f28fc79267d"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = The timer decrements the timer value in register TCounterValReg to zero <br /></td></tr>
<tr class="separator:a5112f46ed5f066e3afc82f28fc79267d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33276c0e126c15367f80e9397d0b4d4"><td class="memItemLeft" align="right" valign="top"><a id="aa33276c0e126c15367f80e9397d0b4d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#aa33276c0e126c15367f80e9397d0b4d4">MFRC522_BIT_DIV_IRQ_SET_2</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:aa33276c0e126c15367f80e9397d0b4d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 = Indicates that the marked bits in the DivIrqReg register are cleared 1 = Indicates that the marked bits in the DivIrqReg register are set <br /></td></tr>
<tr class="separator:aa33276c0e126c15367f80e9397d0b4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe98fce45667e369336f1e80973566e"><td class="memItemLeft" align="right" valign="top"><a id="aebe98fce45667e369336f1e80973566e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#aebe98fce45667e369336f1e80973566e">MFRC522_BIT_DIV_IRQ_MFIN_ACT_IRQ</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:aebe98fce45667e369336f1e80973566e"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = MFIN is active; this interrupt is set when either a rising or falling signal edge is detected <br /></td></tr>
<tr class="separator:aebe98fce45667e369336f1e80973566e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8bf32e89a4c8efbe13cb8b5c7c48a0"><td class="memItemLeft" align="right" valign="top"><a id="a0b8bf32e89a4c8efbe13cb8b5c7c48a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a0b8bf32e89a4c8efbe13cb8b5c7c48a0">MFRC522_BIT_DIV_IRQ_CRC_IRQ</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="memdesc:a0b8bf32e89a4c8efbe13cb8b5c7c48a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = The CalcCRC command is active and all data is processed <br /></td></tr>
<tr class="separator:a0b8bf32e89a4c8efbe13cb8b5c7c48a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca570d5e0b91c87fea7786688a3a0b3"><td class="memItemLeft" align="right" valign="top"><a id="aaca570d5e0b91c87fea7786688a3a0b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#aaca570d5e0b91c87fea7786688a3a0b3">MFRC522_BIT_ERROR_WR_ERR</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:aaca570d5e0b91c87fea7786688a3a0b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Data is written into the FIFO buffer by the host during the MFAuthent command or if data is written into the FIFO buffer by the host during the time between sending the last bit on the RF interface and receiving the last bit on the RF interface <br /></td></tr>
<tr class="separator:aaca570d5e0b91c87fea7786688a3a0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df8589da85455f317fec51a8a2e3214"><td class="memItemLeft" align="right" valign="top"><a id="a4df8589da85455f317fec51a8a2e3214"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a4df8589da85455f317fec51a8a2e3214">MFRC522_BIT_ERROR_TEMP_ERR</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#acc2d074401e2b6322ee8f03476c24677">BIT6</a></td></tr>
<tr class="memdesc:a4df8589da85455f317fec51a8a2e3214"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Internal temperature sensor detects overheating, in which case the antenna drivers are automatically switched off <br /></td></tr>
<tr class="separator:a4df8589da85455f317fec51a8a2e3214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec12491ae7d191bf5943289d739055f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#aeec12491ae7d191bf5943289d739055f">MFRC522_BIT_ERROR_BUFFER_OVFL</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:aeec12491ae7d191bf5943289d739055f"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = The host or a MFRC522’s internal state machine (e.g.  <a href="#aeec12491ae7d191bf5943289d739055f">More...</a><br /></td></tr>
<tr class="separator:aeec12491ae7d191bf5943289d739055f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16a35136bf1531095cf2b42310a3252"><td class="memItemLeft" align="right" valign="top"><a id="ac16a35136bf1531095cf2b42310a3252"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ac16a35136bf1531095cf2b42310a3252">MFRC522_BIT_ERROR_COLL_ERR</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="memdesc:ac16a35136bf1531095cf2b42310a3252"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = A bit-collision is detected; cleared automatically at receiver start-up phase; only valid during the bitwise anticollision at 106 kBd; always set to logic 0 during communication protocols at 212 kBd, 424 kBd and 848 kBd <br /></td></tr>
<tr class="separator:ac16a35136bf1531095cf2b42310a3252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd873046982c6c330b88b8452d5c90e"><td class="memItemLeft" align="right" valign="top"><a id="a5fd873046982c6c330b88b8452d5c90e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a5fd873046982c6c330b88b8452d5c90e">MFRC522_BIT_ERROR_CRC_ERR</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="memdesc:a5fd873046982c6c330b88b8452d5c90e"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = The RxModeReg register’s RxCRCEn bit is set and the CRC calculation fails; automatically cleared to logic 0 during receiver start-up phase <br /></td></tr>
<tr class="separator:a5fd873046982c6c330b88b8452d5c90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b14c2a3febbd52a33a65bd29127e36"><td class="memItemLeft" align="right" valign="top"><a id="a82b14c2a3febbd52a33a65bd29127e36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a82b14c2a3febbd52a33a65bd29127e36">MFRC522_BIT_ERROR_PARITY_ERR</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a></td></tr>
<tr class="memdesc:a82b14c2a3febbd52a33a65bd29127e36"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Parity check failed; automatically cleared during receiver start-up phase; only valid for ISO/IEC 14443 A/MIFARE communication at 106 kBd <br /></td></tr>
<tr class="separator:a82b14c2a3febbd52a33a65bd29127e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ddf518c9db5e1680b09c8f8dd261df8"><td class="memItemLeft" align="right" valign="top"><a id="a8ddf518c9db5e1680b09c8f8dd261df8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a8ddf518c9db5e1680b09c8f8dd261df8">MFRC522_BIT_ERROR_PROTOCOL_ERR</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="memdesc:a8ddf518c9db5e1680b09c8f8dd261df8"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Set to logic 1 if the SOF is incorrect; automatically cleared during receiver start-up phase; bit is only valid for 106 kBd; during the MFAuthent command, the ProtocolErr bit is set to logic 1 if the number of bytes received in one data stream is incorrect <br /></td></tr>
<tr class="separator:a8ddf518c9db5e1680b09c8f8dd261df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35ffac1a8632dc94ce36243858a328c"><td class="memItemLeft" align="right" valign="top"><a id="ae35ffac1a8632dc94ce36243858a328c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ae35ffac1a8632dc94ce36243858a328c">MFRC522_BIT_STATUS_1_CRC_OK</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#acc2d074401e2b6322ee8f03476c24677">BIT6</a></td></tr>
<tr class="memdesc:ae35ffac1a8632dc94ce36243858a328c"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = The CRC result is zero; for data transmission and reception, the CRCOk bit is undefined: use the ErrorReg register’s CRCErr bit; indicates the status of the CRC coprocessor, during calculation the value changes to logic 0, when the calculation is done correctly the value changes to logic 1 <br /></td></tr>
<tr class="separator:ae35ffac1a8632dc94ce36243858a328c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff00742b0e1ff7911de735e6a23188e3"><td class="memItemLeft" align="right" valign="top"><a id="aff00742b0e1ff7911de735e6a23188e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#aff00742b0e1ff7911de735e6a23188e3">MFRC522_BIT_STATUS_1_CRC_READY</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">BIT5</a></td></tr>
<tr class="memdesc:aff00742b0e1ff7911de735e6a23188e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = The CRC calculation has finished; only valid for the CRC coprocessor calculation using the CalcCRC command <br /></td></tr>
<tr class="separator:aff00742b0e1ff7911de735e6a23188e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1d529f532e56bb6a03f19b6d656f36"><td class="memItemLeft" align="right" valign="top"><a id="a6e1d529f532e56bb6a03f19b6d656f36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a6e1d529f532e56bb6a03f19b6d656f36">MFRC522_BIT_STATUS_1_IRQ</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:a6e1d529f532e56bb6a03f19b6d656f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if any interrupt source requests attention with respect to the setting of the interrupt enable bits: see the ComIEnReg and DivIEnReg registers. <br /></td></tr>
<tr class="separator:a6e1d529f532e56bb6a03f19b6d656f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a291e57462e7fd960de734d8398b917fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a291e57462e7fd960de734d8398b917fb">MFRC522_BIT_STATUS_1_T_RUNNING</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="memdesc:a291e57462e7fd960de734d8398b917fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = MFRC522’s timer unit is running, i.e.  <a href="#a291e57462e7fd960de734d8398b917fb">More...</a><br /></td></tr>
<tr class="separator:a291e57462e7fd960de734d8398b917fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be894bcbb28644ecddd7399c9cea86c"><td class="memItemLeft" align="right" valign="top"><a id="a7be894bcbb28644ecddd7399c9cea86c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a7be894bcbb28644ecddd7399c9cea86c">MFRC522_BIT_STATUS_1_HI_ALERT</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a></td></tr>
<tr class="memdesc:a7be894bcbb28644ecddd7399c9cea86c"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = The number of bytes stored in the FIFO buffer corresponds to equation: HiAlert = (64 - FIFOLength) &lt;= WaterLevel example: FIFO length = 60, WaterLevel = 4 -&gt; HiAlert = 1 FIFO length = 59, WaterLevel = 4 -&gt; HiAlert = 0 <br /></td></tr>
<tr class="separator:a7be894bcbb28644ecddd7399c9cea86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a79f6462751a6e2b80861c0073cd8a"><td class="memItemLeft" align="right" valign="top"><a id="a89a79f6462751a6e2b80861c0073cd8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a89a79f6462751a6e2b80861c0073cd8a">MFRC522_BIT_STATUS_1_LO_ALERT</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="memdesc:a89a79f6462751a6e2b80861c0073cd8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = The number of bytes stored in the FIFO buffer corresponds to equation: LoAlert = FIFOLength &lt;= WaterLevel example: FIFO length = 4, WaterLevel = 4 -&gt; LoAlert = 1 FIFO length = 5, WaterLevel = 4 -&gt; LoAlert = 0 <br /></td></tr>
<tr class="separator:a89a79f6462751a6e2b80861c0073cd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd1ab3e4d52ea16d31d7077947e24631"><td class="memItemLeft" align="right" valign="top"><a id="acd1ab3e4d52ea16d31d7077947e24631"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#acd1ab3e4d52ea16d31d7077947e24631">MFRC522_BIT_STATUS_2_TEMP_SENS_CLEAR</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:acd1ab3e4d52ea16d31d7077947e24631"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Clears the temperature error if the temperature is below the alarm limit of 125 °C <br /></td></tr>
<tr class="separator:acd1ab3e4d52ea16d31d7077947e24631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ac61fd95c08c1cca1db33b542cd5eb"><td class="memItemLeft" align="right" valign="top"><a id="a44ac61fd95c08c1cca1db33b542cd5eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a44ac61fd95c08c1cca1db33b542cd5eb">MFRC522_BIT_STATUS_2_I2C_FORCE_HS</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#acc2d074401e2b6322ee8f03476c24677">BIT6</a></td></tr>
<tr class="memdesc:a44ac61fd95c08c1cca1db33b542cd5eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C-bus input filter settings: 0 = the I2C-bus input filter is set to the I2C-bus protocol used 1 = the I2C-bus input filter is set to the High-speed mode independent of the I2C-bus protocol. <br /></td></tr>
<tr class="separator:a44ac61fd95c08c1cca1db33b542cd5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a83a8d7e2c336feddd6b3b184c27df"><td class="memItemLeft" align="right" valign="top"><a id="a66a83a8d7e2c336feddd6b3b184c27df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a66a83a8d7e2c336feddd6b3b184c27df">MFRC522_BIT_STATUS_2_MF_CRYPTO_1_ON</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="memdesc:a66a83a8d7e2c336feddd6b3b184c27df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that the MIFARE Crypto1 unit is switched on and therefore all data communication with the card is encrypted; can only be set to logic 1 by a successful execution of the MFAuthent command; only valid in Read/Write mode for MIFARE standard cards; this bit is cleared by software. <br /></td></tr>
<tr class="separator:a66a83a8d7e2c336feddd6b3b184c27df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba0e59922ada7a10018dd8dbeaf425e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#abba0e59922ada7a10018dd8dbeaf425e">MFRC522_BITMASK_STATUS_2_MODEM_STATE_2</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:abba0e59922ada7a10018dd8dbeaf425e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shows the state of the transmitter and receiver state machines:  <a href="#abba0e59922ada7a10018dd8dbeaf425e">More...</a><br /></td></tr>
<tr class="separator:abba0e59922ada7a10018dd8dbeaf425e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8e58d0642cfe7ca939ea92ffacbcef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#acf8e58d0642cfe7ca939ea92ffacbcef">MFRC522_BITMASK_FIFO_DATA</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:acf8e58d0642cfe7ca939ea92ffacbcef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data input and output port for the internal 64-byte FIFO buffer; FIFO buffer acts as parallel in/parallel out converter for all serial data stream inputs and outputs.  <a href="#acf8e58d0642cfe7ca939ea92ffacbcef">More...</a><br /></td></tr>
<tr class="separator:acf8e58d0642cfe7ca939ea92ffacbcef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d10c31e49bda870653edd25b862e214"><td class="memItemLeft" align="right" valign="top"><a id="a8d10c31e49bda870653edd25b862e214"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a8d10c31e49bda870653edd25b862e214">MFRC522_BIT_FIFO_LEVEL_FLUSH_BUFFER</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:a8d10c31e49bda870653edd25b862e214"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Immediately clears the internal FIFO buffer’s read and write pointer and ErrorReg register’s BufferOvfl bit; reading this bit always returns 0 <br /></td></tr>
<tr class="separator:a8d10c31e49bda870653edd25b862e214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86909642f726a4b7d2e7e1c9c79fa4bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a86909642f726a4b7d2e7e1c9c79fa4bb">MFRC522_BITMASK_FIFO_LEVEL_FIFO_LEVEL</a>&#160;&#160;&#160;0x7F</td></tr>
<tr class="memdesc:a86909642f726a4b7d2e7e1c9c79fa4bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the number of bytes stored in the FIFO buffer; writing to the FIFODataReg register increments and reading decrements the FIFOLevel value.  <a href="#a86909642f726a4b7d2e7e1c9c79fa4bb">More...</a><br /></td></tr>
<tr class="separator:a86909642f726a4b7d2e7e1c9c79fa4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3cde9ecf61340988f90618688a82166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ae3cde9ecf61340988f90618688a82166">MFRC522_BITMASK_WATER_LEVEL_WATER_LEVEL</a>&#160;&#160;&#160;0x3F</td></tr>
<tr class="memdesc:ae3cde9ecf61340988f90618688a82166"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines a warning level to indicate a FIFO buffer overflow or underflow: Status1Reg register’s HiAlert bit is set to logic 1 if the remaining number of bytes in the FIFO buffer space is equal to, or less than the defined number of WaterLevel bytes.  <a href="#ae3cde9ecf61340988f90618688a82166">More...</a><br /></td></tr>
<tr class="separator:ae3cde9ecf61340988f90618688a82166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32208a218bf4278fe3247918ac4226b"><td class="memItemLeft" align="right" valign="top"><a id="ab32208a218bf4278fe3247918ac4226b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ab32208a218bf4278fe3247918ac4226b">MFRC522_BIT_CONTROL_T_STOP_NOW</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:ab32208a218bf4278fe3247918ac4226b"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = <a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> stops immediately; reading this bit always returns it to logic 0 <br /></td></tr>
<tr class="separator:ab32208a218bf4278fe3247918ac4226b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828b2036627f34c351c6e81beddbbf74"><td class="memItemLeft" align="right" valign="top"><a id="a828b2036627f34c351c6e81beddbbf74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a828b2036627f34c351c6e81beddbbf74">MFRC522_BIT_CONTROL_T_START_NOW</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#acc2d074401e2b6322ee8f03476c24677">BIT6</a></td></tr>
<tr class="memdesc:a828b2036627f34c351c6e81beddbbf74"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = <a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> starts immediately; reading this bit always returns it to logic 0 <br /></td></tr>
<tr class="separator:a828b2036627f34c351c6e81beddbbf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83d000dfe13d3cd69199145cddd3062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ad83d000dfe13d3cd69199145cddd3062">MFRC522_BITMASK_CONTROL_RX_LAST_BITS</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:ad83d000dfe13d3cd69199145cddd3062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the number of valid bits in the last received byteif this value is 000b, the whole byte is valid.  <a href="#ad83d000dfe13d3cd69199145cddd3062">More...</a><br /></td></tr>
<tr class="separator:ad83d000dfe13d3cd69199145cddd3062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b2fa3803a667f5a82f168dce9d1ae7"><td class="memItemLeft" align="right" valign="top"><a id="ac3b2fa3803a667f5a82f168dce9d1ae7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ac3b2fa3803a667f5a82f168dce9d1ae7">MFRC522_BIT_BIT_FRAMING_START_SEND</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:ac3b2fa3803a667f5a82f168dce9d1ae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts the transmission of data; only valid in combination with the Transceive command. <br /></td></tr>
<tr class="separator:ac3b2fa3803a667f5a82f168dce9d1ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1239a942fafd9837776c3ff48a59b35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a1239a942fafd9837776c3ff48a59b35b">MFRC522_BITMASK_BIT_FRAMING_RX_ALIGN</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="memdesc:a1239a942fafd9837776c3ff48a59b35b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used for reception of bit-oriented frames: defines the bit position for the first bit received to be stored in the FIFO buffer example: 0 = LSB of the received bit is stored at bit position 0, the second received bit is stored at bit position 1 1 = LSB of the received bit is stored at bit position 1, the second received bit is stored at bit position 2 7 = LSB of the received bit is stored at bit position 7, the second received bit is stored in the next byte that follows at bit position 0;.  <a href="#a1239a942fafd9837776c3ff48a59b35b">More...</a><br /></td></tr>
<tr class="separator:a1239a942fafd9837776c3ff48a59b35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f145131886ebefaf8497503e8e4a0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a6f145131886ebefaf8497503e8e4a0af">MFRC522_BIT_BIT_FRAMING_TX_LAST_BITS</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:a6f145131886ebefaf8497503e8e4a0af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used for transmission of bit oriented frames: defines the number of bits of the last byte that will be transmitted; 000b indicates that all bits of the last byte will be transmitted.  <a href="#a6f145131886ebefaf8497503e8e4a0af">More...</a><br /></td></tr>
<tr class="separator:a6f145131886ebefaf8497503e8e4a0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf767004a091b7a5aff34333e29f937"><td class="memItemLeft" align="right" valign="top"><a id="aacf767004a091b7a5aff34333e29f937"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#aacf767004a091b7a5aff34333e29f937">MFRC522_BIT_COLL_VALUES_AFTER_COLL</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:aacf767004a091b7a5aff34333e29f937"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 = All received bits will be cleared after a collision; only used during bitwise anticollision at 106 kBd, otherwise it is set to logic 1 <br /></td></tr>
<tr class="separator:aacf767004a091b7a5aff34333e29f937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b445c5327b89884045c2337f2e4c327"><td class="memItemLeft" align="right" valign="top"><a id="a2b445c5327b89884045c2337f2e4c327"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a2b445c5327b89884045c2337f2e4c327">MFRC522_BIT_COLL_COLL_POS_NOT_VALID</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">BIT5</a></td></tr>
<tr class="memdesc:a2b445c5327b89884045c2337f2e4c327"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = No collision detected or the position of the collision is out of the range of CollPos[4:0] <br /></td></tr>
<tr class="separator:a2b445c5327b89884045c2337f2e4c327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f06f801516aa784ba23aadbccb86cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a3f06f801516aa784ba23aadbccb86cd0">MFRC522_BITMASK_COLL_COLL_POS</a>&#160;&#160;&#160;0x1F</td></tr>
<tr class="memdesc:a3f06f801516aa784ba23aadbccb86cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shows the bit position of the first detected collision in a received frame; only data bits are interpreted; example: 00h = indicates a bit-collision in the 32nd bit 01h = indicates a bit-collision in the 1st bit 08h = indicates a bit-collision in the 8th bit.  <a href="#a3f06f801516aa784ba23aadbccb86cd0">More...</a><br /></td></tr>
<tr class="separator:a3f06f801516aa784ba23aadbccb86cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc06ce5370845f4cc6a9611f05a0c15b"><td class="memItemLeft" align="right" valign="top"><a id="afc06ce5370845f4cc6a9611f05a0c15b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#afc06ce5370845f4cc6a9611f05a0c15b">MFRC522_BIT_MODE_MSB_FIRST</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:afc06ce5370845f4cc6a9611f05a0c15b"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = CRC coprocessor calculates the CRC with MSB first; in the CRCResultReg register the values for the CRCResultMSB[7:0] bits and the CRCResultLSB[7:0] bits are bit reversed; Remark: during RF communication this bit is ignored <br /></td></tr>
<tr class="separator:afc06ce5370845f4cc6a9611f05a0c15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c7aa194eb155db1bd066a2dba1e5529"><td class="memItemLeft" align="right" valign="top"><a id="a7c7aa194eb155db1bd066a2dba1e5529"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a7c7aa194eb155db1bd066a2dba1e5529">MFRC522_BIT_MODE_TX_WAIT_RF</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">BIT5</a></td></tr>
<tr class="memdesc:a7c7aa194eb155db1bd066a2dba1e5529"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Transmitter can only be started if an RF field is generated <br /></td></tr>
<tr class="separator:a7c7aa194eb155db1bd066a2dba1e5529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b3ce79923b6a0cd5b0e3b8db05fd94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ad2b3ce79923b6a0cd5b0e3b8db05fd94">MFRC522_BIT_MODE_POL_MFIN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="memdesc:ad2b3ce79923b6a0cd5b0e3b8db05fd94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the polarity of pin MFIN; Remark: the internal envelope signal is encoded active LOW, changing this bit generates a MFinActIRq event.  <a href="#ad2b3ce79923b6a0cd5b0e3b8db05fd94">More...</a><br /></td></tr>
<tr class="separator:ad2b3ce79923b6a0cd5b0e3b8db05fd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e27a4cea82e56bfd025e33c5badcfb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a8e27a4cea82e56bfd025e33c5badcfb5">MFRC522_BITMASK_MODE_CRC_PRESET</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:a8e27a4cea82e56bfd025e33c5badcfb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the preset value for the CRC coprocessor for the CalcCRC command; Remark: during any communication, the preset values are selected automatically according to the definition of bits in the RxModeReg and TxModeReg registers.  <a href="#a8e27a4cea82e56bfd025e33c5badcfb5">More...</a><br /></td></tr>
<tr class="separator:a8e27a4cea82e56bfd025e33c5badcfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f5d5d3d807d711456d93bb70f19df5"><td class="memItemLeft" align="right" valign="top"><a id="ac5f5d5d3d807d711456d93bb70f19df5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ac5f5d5d3d807d711456d93bb70f19df5">MFRC522_BIT_TX_MODE_TX_CRC_EN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:ac5f5d5d3d807d711456d93bb70f19df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Enables CRC generation during data transmission; Remark: can only be set to logic 0 at 106 kBd <br /></td></tr>
<tr class="separator:ac5f5d5d3d807d711456d93bb70f19df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e054ea9b212effba2364b53fa89466a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a0e054ea9b212effba2364b53fa89466a">MFRC522_BITMASK_TX_MODE_TX_SPEED</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="memdesc:a0e054ea9b212effba2364b53fa89466a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the bit rate during data transmission; the MFRC522 handles transfer speeds up to 848 kBd.  <a href="#a0e054ea9b212effba2364b53fa89466a">More...</a><br /></td></tr>
<tr class="separator:a0e054ea9b212effba2364b53fa89466a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f19964cc0af8e43e1fe445bcce6f77"><td class="memItemLeft" align="right" valign="top"><a id="ad0f19964cc0af8e43e1fe445bcce6f77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ad0f19964cc0af8e43e1fe445bcce6f77">MFRC522_BIT_TX_MODE_INV_MOD</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="memdesc:ad0f19964cc0af8e43e1fe445bcce6f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Modulation of transmitted data is inverted <br /></td></tr>
<tr class="separator:ad0f19964cc0af8e43e1fe445bcce6f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98863e8a74387798b39bc2e4f73ebca2"><td class="memItemLeft" align="right" valign="top"><a id="a98863e8a74387798b39bc2e4f73ebca2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a98863e8a74387798b39bc2e4f73ebca2">MFRC522_BIT_RX_MODE_RX_CRC_EN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:a98863e8a74387798b39bc2e4f73ebca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Enables the CRC calculation during reception; Remark: can only be set to logic 0 at 106 kBd <br /></td></tr>
<tr class="separator:a98863e8a74387798b39bc2e4f73ebca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ea145f181017e65beaf43b225c18fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ac3ea145f181017e65beaf43b225c18fa">MFRC522_BITMASK_RX_MODE_RX_SPEED</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="memdesc:ac3ea145f181017e65beaf43b225c18fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the bit rate while receiving data; the MFRC522 handles transfer speeds up to 848 kBd.  <a href="#ac3ea145f181017e65beaf43b225c18fa">More...</a><br /></td></tr>
<tr class="separator:ac3ea145f181017e65beaf43b225c18fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f08bcdc3b035a2f2b91c3a97d4f68ef"><td class="memItemLeft" align="right" valign="top"><a id="a9f08bcdc3b035a2f2b91c3a97d4f68ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a9f08bcdc3b035a2f2b91c3a97d4f68ef">MFRC522_BIT_RX_MODE_RX_NO_ERR</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="memdesc:a9f08bcdc3b035a2f2b91c3a97d4f68ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = An invalid received data stream (less than 4 bits received) will be ignored and the receiver remains active <br /></td></tr>
<tr class="separator:a9f08bcdc3b035a2f2b91c3a97d4f68ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf2a65cdb8f980a07a8ea2ecc501118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a5cf2a65cdb8f980a07a8ea2ecc501118">MFRC522_BIT_RX_MODE_RX_MULTIPLE</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="memdesc:a5cf2a65cdb8f980a07a8ea2ecc501118"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 = Receiver is deactivated after receiving a data frame 1 = Able to receive more than one data frame; only valid for data rates above 106 kBd in order to handle the polling command; after setting this bit the Receive and Transceive commands will not terminate automatically.  <a href="#a5cf2a65cdb8f980a07a8ea2ecc501118">More...</a><br /></td></tr>
<tr class="separator:a5cf2a65cdb8f980a07a8ea2ecc501118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9132f0ab72a7a19f7a885aa4efb32663"><td class="memItemLeft" align="right" valign="top"><a id="a9132f0ab72a7a19f7a885aa4efb32663"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a9132f0ab72a7a19f7a885aa4efb32663">MFRC522_BIT_TX_CONTROL_INV_TX2_RF_ON</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:a9132f0ab72a7a19f7a885aa4efb32663"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Output signal on pin TX2 inverted when driver TX2 is enabled <br /></td></tr>
<tr class="separator:a9132f0ab72a7a19f7a885aa4efb32663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a88dd65aea24462b3fdfe7d02136ec"><td class="memItemLeft" align="right" valign="top"><a id="a96a88dd65aea24462b3fdfe7d02136ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a96a88dd65aea24462b3fdfe7d02136ec">MFRC522_BIT_TX_CONTROL_INV_TX1_RF_ON</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#acc2d074401e2b6322ee8f03476c24677">BIT6</a></td></tr>
<tr class="memdesc:a96a88dd65aea24462b3fdfe7d02136ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Output signal on pin TX1 inverted when driver TX1 is enabled <br /></td></tr>
<tr class="separator:a96a88dd65aea24462b3fdfe7d02136ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49b3ac4fa90546392d58d15112f5abc"><td class="memItemLeft" align="right" valign="top"><a id="af49b3ac4fa90546392d58d15112f5abc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#af49b3ac4fa90546392d58d15112f5abc">MFRC522_BIT_TX_CONTROL_INV_TX2_RF_OFF</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">BIT5</a></td></tr>
<tr class="memdesc:af49b3ac4fa90546392d58d15112f5abc"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Output signal on pin TX2 inverted when driver TX2 is disabled <br /></td></tr>
<tr class="separator:af49b3ac4fa90546392d58d15112f5abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0922245a384ad5eef48de727b889c50"><td class="memItemLeft" align="right" valign="top"><a id="ab0922245a384ad5eef48de727b889c50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ab0922245a384ad5eef48de727b889c50">MFRC522_BIT_TX_CONTROL_INV_TX1_RF_OFF</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:ab0922245a384ad5eef48de727b889c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Output signal on pin TX1 inverted when driver TX1 is disabled <br /></td></tr>
<tr class="separator:ab0922245a384ad5eef48de727b889c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e5f65d65a672485a16c43c74a44106"><td class="memItemLeft" align="right" valign="top"><a id="a33e5f65d65a672485a16c43c74a44106"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a33e5f65d65a672485a16c43c74a44106">MFRC522_BIT_TX_CONTROL_TX2_CW</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="memdesc:a33e5f65d65a672485a16c43c74a44106"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 = Tx2CW bit is enabled to modulate the 13.56 MHz energy carrier 1 = Output signal on pin TX2 continuously delivers the unmodulated 13.56 MHz energy carrier <br /></td></tr>
<tr class="separator:a33e5f65d65a672485a16c43c74a44106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab98188d64c92ebe078601de895d4fc4a"><td class="memItemLeft" align="right" valign="top"><a id="ab98188d64c92ebe078601de895d4fc4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ab98188d64c92ebe078601de895d4fc4a">MFRC522_BIT_TX_CONTROL_TX2_RF_EN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a></td></tr>
<tr class="memdesc:ab98188d64c92ebe078601de895d4fc4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Output signal on pin TX2 delivers the 13.56 MHz energy carrier modulated by the transmission data <br /></td></tr>
<tr class="separator:ab98188d64c92ebe078601de895d4fc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ea4d8ca9bb4415163395fd71269940"><td class="memItemLeft" align="right" valign="top"><a id="a88ea4d8ca9bb4415163395fd71269940"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a88ea4d8ca9bb4415163395fd71269940">MFRC522_BIT_TX_CONTROL_TX1_RF_EN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="memdesc:a88ea4d8ca9bb4415163395fd71269940"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Output signal on pin TX1 delivers the 13.56 MHz energy carrier modulated by the transmission data <br /></td></tr>
<tr class="separator:a88ea4d8ca9bb4415163395fd71269940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1429a32b4e3d05255771ff63d0c3c812"><td class="memItemLeft" align="right" valign="top"><a id="a1429a32b4e3d05255771ff63d0c3c812"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a1429a32b4e3d05255771ff63d0c3c812">MFRC522_BIT_TX_ASK_FORCE_100_ASK</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#acc2d074401e2b6322ee8f03476c24677">BIT6</a></td></tr>
<tr class="memdesc:a1429a32b4e3d05255771ff63d0c3c812"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Forces a 100 % ASK modulation independent of the ModGsPReg register setting <br /></td></tr>
<tr class="separator:a1429a32b4e3d05255771ff63d0c3c812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bcf8ab4ad46985a227253486306d2dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a8bcf8ab4ad46985a227253486306d2dd">MFRC522_BITMASK_TX_SEL_DRIVER_SEL</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="memdesc:a8bcf8ab4ad46985a227253486306d2dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the input of drivers TX1 and TX2.  <a href="#a8bcf8ab4ad46985a227253486306d2dd">More...</a><br /></td></tr>
<tr class="separator:a8bcf8ab4ad46985a227253486306d2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a271650b1d203c7ccd317d05457d7314d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a271650b1d203c7ccd317d05457d7314d">MFRC522_BITMASK_TX_SEL_MF_OUT_SEL</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:a271650b1d203c7ccd317d05457d7314d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the input for pin MFOUT.  <a href="#a271650b1d203c7ccd317d05457d7314d">More...</a><br /></td></tr>
<tr class="separator:a271650b1d203c7ccd317d05457d7314d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e736ec2ceddcf8b8109ae64c0c8c3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a0e736ec2ceddcf8b8109ae64c0c8c3c4">MFRC522_BITMASK_RX_SEL_UART_SEL</a>&#160;&#160;&#160;0xC0</td></tr>
<tr class="memdesc:a0e736ec2ceddcf8b8109ae64c0c8c3c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the input of the contactless UART.  <a href="#a0e736ec2ceddcf8b8109ae64c0c8c3c4">More...</a><br /></td></tr>
<tr class="separator:a0e736ec2ceddcf8b8109ae64c0c8c3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7ccb02372f994f1c7f136cf611ed042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ad7ccb02372f994f1c7f136cf611ed042">MFRC522_BITMASK_RX_SEL_RX_WAIT</a>&#160;&#160;&#160;0x3F</td></tr>
<tr class="memdesc:ad7ccb02372f994f1c7f136cf611ed042"><td class="mdescLeft">&#160;</td><td class="mdescRight">After data transmission the activation of the receiver is delayed for RxWait bit-clocks, during this ‘frame guard time’ any signal on pin RX is ignored; this parameter is ignored by the Receive command; all other commands, such as Transceive, MFAuthent use this parameter; the counter starts immediately after the external RF field is switched on.  <a href="#ad7ccb02372f994f1c7f136cf611ed042">More...</a><br /></td></tr>
<tr class="separator:ad7ccb02372f994f1c7f136cf611ed042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a152a962a5f0e96d80bd05a511caa4ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a152a962a5f0e96d80bd05a511caa4ce2">MFRC522_BITMASK_RX_THRESHHOLD_MIN_LEVEL</a>&#160;&#160;&#160;0xF0</td></tr>
<tr class="memdesc:a152a962a5f0e96d80bd05a511caa4ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the minimum signal strength at the decoder input that will be accepted; if the signal strength is below this level it is not evaluated.  <a href="#a152a962a5f0e96d80bd05a511caa4ce2">More...</a><br /></td></tr>
<tr class="separator:a152a962a5f0e96d80bd05a511caa4ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bef4d7e1d73a8e0460a66453d1bfba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a5bef4d7e1d73a8e0460a66453d1bfba4">MFRC522_BITMASK_RX_THRESHHOLD_COLL_LEVEL</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:a5bef4d7e1d73a8e0460a66453d1bfba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the minimum signal strength at the decoder input that must be reached by the weaker half-bit of the Manchester encoded signal to generate a bit-collision relative to the amplitude of the stronger half-bit.  <a href="#a5bef4d7e1d73a8e0460a66453d1bfba4">More...</a><br /></td></tr>
<tr class="separator:a5bef4d7e1d73a8e0460a66453d1bfba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69936cbb4e14e95300a5b2448bfe02ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a69936cbb4e14e95300a5b2448bfe02ed">MFRC522_BITMASK_DEMOD_ADD_IQ</a>&#160;&#160;&#160;0xC0</td></tr>
<tr class="memdesc:a69936cbb4e14e95300a5b2448bfe02ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the use of I and Q channel during reception; Remark: the FixIQ bit must be set to logic 0 to enable the following settings:  <a href="#a69936cbb4e14e95300a5b2448bfe02ed">More...</a><br /></td></tr>
<tr class="separator:a69936cbb4e14e95300a5b2448bfe02ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae942b2c4cf090159f1372fc1930c7d91"><td class="memItemLeft" align="right" valign="top"><a id="ae942b2c4cf090159f1372fc1930c7d91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ae942b2c4cf090159f1372fc1930c7d91">MFRC522_BIT_DEMOD_FIX_IQ</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">BIT5</a></td></tr>
<tr class="memdesc:ae942b2c4cf090159f1372fc1930c7d91"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = If AddIQ[1:0] are set to X0b, the reception is fixed to I channel If AddIQ[1:0] are set to X1b, the reception is fixed to Q channel <br /></td></tr>
<tr class="separator:ae942b2c4cf090159f1372fc1930c7d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64504e9f0cfddf06ba67e81e41b1c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ab64504e9f0cfddf06ba67e81e41b1c73">MFRC522_BIT_DEMOD_T_PRESCAL_EVEN</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:ab64504e9f0cfddf06ba67e81e41b1c73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available on RC522 version 1.0 and version 2.0: If set to logic 0 the following formula is used to calculate the timer frequency of the prescaler: f_timer = 13.56 MHz / (2 * TPreScaler + 1)  <a href="#ab64504e9f0cfddf06ba67e81e41b1c73">More...</a><br /></td></tr>
<tr class="separator:ab64504e9f0cfddf06ba67e81e41b1c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2af95934d7c754d35fc76daf52648d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ae2af95934d7c754d35fc76daf52648d2">MFRC522_BITMASK_DEMOD_TAU_RCV</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:ae2af95934d7c754d35fc76daf52648d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Changes the time-constant of the internal PLL during data reception Remark: if set to 00b the PLL is frozen during data reception.  <a href="#ae2af95934d7c754d35fc76daf52648d2">More...</a><br /></td></tr>
<tr class="separator:ae2af95934d7c754d35fc76daf52648d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569cdc07fd4c234d0c97e55b142d1b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a569cdc07fd4c234d0c97e55b142d1b2d">MFRC522_BITMASK_DEMOD_TAU_SYNC</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:a569cdc07fd4c234d0c97e55b142d1b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Changes the time-constant of the internal PLL during burst.  <a href="#a569cdc07fd4c234d0c97e55b142d1b2d">More...</a><br /></td></tr>
<tr class="separator:a569cdc07fd4c234d0c97e55b142d1b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88646ce9a3089cf280d5f1f27d9c148a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a88646ce9a3089cf280d5f1f27d9c148a">MFRC522_BITMASK_MF_TX_TX_WAIT</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:a88646ce9a3089cf280d5f1f27d9c148a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the additional response time; 7 bits are added to the value of the register bit by default.  <a href="#a88646ce9a3089cf280d5f1f27d9c148a">More...</a><br /></td></tr>
<tr class="separator:a88646ce9a3089cf280d5f1f27d9c148a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578ded2160738ac1728c4fee94ff5e67"><td class="memItemLeft" align="right" valign="top"><a id="a578ded2160738ac1728c4fee94ff5e67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a578ded2160738ac1728c4fee94ff5e67">MFRC522_BIT_MF_RX_PARITY_DISABLE</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:a578ded2160738ac1728c4fee94ff5e67"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = Generation of the parity bit for transmission and the parity check for receiving is switched off; the received parity bit is handled like a data bit <br /></td></tr>
<tr class="separator:a578ded2160738ac1728c4fee94ff5e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2795a52d0cc0c8c6ede9f4d6eb7612b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a2795a52d0cc0c8c6ede9f4d6eb7612b1">MFRC522_BITMASK_SERIAL_SPEED_BR_T0</a>&#160;&#160;&#160;0xE0</td></tr>
<tr class="memdesc:a2795a52d0cc0c8c6ede9f4d6eb7612b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Factor BR_T0 adjusts the transfer speed: for description, see Section 8.1.3.2 on page 12.  <a href="#a2795a52d0cc0c8c6ede9f4d6eb7612b1">More...</a><br /></td></tr>
<tr class="separator:a2795a52d0cc0c8c6ede9f4d6eb7612b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8285ff0cd169d9702399576372a9d8c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a8285ff0cd169d9702399576372a9d8c6">MFRC522_BITMASK_SERIAL_SPEED_BR_T1</a>&#160;&#160;&#160;0x1F</td></tr>
<tr class="memdesc:a8285ff0cd169d9702399576372a9d8c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Factor BR_T1 adjusts the transfer speed: for description, see Section 8.1.3.2 on page 12.  <a href="#a8285ff0cd169d9702399576372a9d8c6">More...</a><br /></td></tr>
<tr class="separator:a8285ff0cd169d9702399576372a9d8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793fc528dc838b9bc31d350fcc338d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a793fc528dc838b9bc31d350fcc338d90">MFRC522_BITMASK_CRC_RESULT_MSB_CRC_RESULT_MSB</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:a793fc528dc838b9bc31d350fcc338d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shows the value of the CRCResultReg register’s most significant byte; only valid if Status1Reg register’s CRCReady bit is set to logic 1.  <a href="#a793fc528dc838b9bc31d350fcc338d90">More...</a><br /></td></tr>
<tr class="separator:a793fc528dc838b9bc31d350fcc338d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d1bc14fcb18148767a4a0ccd1945a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ad8d1bc14fcb18148767a4a0ccd1945a2">MFRC522_BITMASK_CRC_RESULT_LSB_CRC_RESULT_LSB</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ad8d1bc14fcb18148767a4a0ccd1945a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shows the value of the least significant byte of the CRCResultReg register; only valid if Status1Reg register’s CRCReady bit is set to logic 1.  <a href="#ad8d1bc14fcb18148767a4a0ccd1945a2">More...</a><br /></td></tr>
<tr class="separator:ad8d1bc14fcb18148767a4a0ccd1945a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a2e34a21597fd7fbaa480c92bbc8f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a4a2e34a21597fd7fbaa480c92bbc8f90">MFRC522_BITMASK_MOD_WIDTH</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:a4a2e34a21597fd7fbaa480c92bbc8f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the width of the Miller modulation as multiples of the carrier frequency (ModWidth + 1 / f_clk); the maximum value is half the bit period.  <a href="#a4a2e34a21597fd7fbaa480c92bbc8f90">More...</a><br /></td></tr>
<tr class="separator:a4a2e34a21597fd7fbaa480c92bbc8f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6919aaddebafa9374cfb9cde61bdbe60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a6919aaddebafa9374cfb9cde61bdbe60">MFRC522_BITMASK_RF_CFG_RX_GAIN</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="memdesc:a6919aaddebafa9374cfb9cde61bdbe60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the receiver’s signal voltage gain factor:  <a href="#a6919aaddebafa9374cfb9cde61bdbe60">More...</a><br /></td></tr>
<tr class="separator:a6919aaddebafa9374cfb9cde61bdbe60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e1d23d77138f878e472ccbd9e174d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a98e1d23d77138f878e472ccbd9e174d8">MFRC522_BITMASK_GS_N_CW_GS_N</a>&#160;&#160;&#160;0xF0</td></tr>
<tr class="memdesc:a98e1d23d77138f878e472ccbd9e174d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the conductance of the output n-driver during periods without modulation which can be used to regulate the output power and subsequently current consumption and operating distance; Remark: the conductance value is binary-weighted; during soft Power-down mode the highest bit is forced to logic 1; value is only used if driver TX1 or TX2 is switched on.  <a href="#a98e1d23d77138f878e472ccbd9e174d8">More...</a><br /></td></tr>
<tr class="separator:a98e1d23d77138f878e472ccbd9e174d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573b979ecc58dd81ffdae9b116ee05e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a573b979ecc58dd81ffdae9b116ee05e7">MFRC522_BITMASK_GS_N_MOD_GS_N</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:a573b979ecc58dd81ffdae9b116ee05e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the conductance of the output n-driver during periods without modulation which can be used to regulate the modulation index; Remark: the conductance value is binary weighted; during soft Power-down mode the highest bit is forced to logic 1; value is only used if driver TX1 or TX2 is switched on.  <a href="#a573b979ecc58dd81ffdae9b116ee05e7">More...</a><br /></td></tr>
<tr class="separator:a573b979ecc58dd81ffdae9b116ee05e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80dede454076e98d31f3513508d208d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a80dede454076e98d31f3513508d208d3">MFRC522_BITMASK_CW_GS_P_CW_GS_P</a>&#160;&#160;&#160;0x3F</td></tr>
<tr class="memdesc:a80dede454076e98d31f3513508d208d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the conductance of the p-driver output which can be used to regulate the output power and subsequently current consumption and operating distance; Remark: the conductance value is binary weighted; during soft Power-down mode the highest bit is forced to logic 1.  <a href="#a80dede454076e98d31f3513508d208d3">More...</a><br /></td></tr>
<tr class="separator:a80dede454076e98d31f3513508d208d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a8997a201dce008478ca729d3e940f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a84a8997a201dce008478ca729d3e940f">MFRC522_BITMASK_MOD_GS_P_MOD_GS_P</a>&#160;&#160;&#160;0x3F</td></tr>
<tr class="memdesc:a84a8997a201dce008478ca729d3e940f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the conductance of the p-driver output during modulation which can be used to regulate the modulation index; Remark: the conductance value is binary weighted; during soft Power-down mode the highest bit is forced to logic 1; if the TxASKReg register’s Force100ASK bit is set to logic 1 the value of ModGsP has no effect.  <a href="#a84a8997a201dce008478ca729d3e940f">More...</a><br /></td></tr>
<tr class="separator:a84a8997a201dce008478ca729d3e940f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71058c9ddd276a310907487bb414b035"><td class="memItemLeft" align="right" valign="top"><a id="a71058c9ddd276a310907487bb414b035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a71058c9ddd276a310907487bb414b035">MFRC522_BIT_T_MODE_T_AUTO</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:a71058c9ddd276a310907487bb414b035"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 = Indicates that the timer is not influenced by the protocol 1 = <a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> starts automatically at the end of the transmission in all communication modes at all speeds; if the RxModeReg register’s RxMultiple bit is not set, the timer stops immediately after receiving the 5th bit (1 startbit, 4 data bits); if the RxMultiple bit is set to logic 1 the timer never stops, in which case the timer can be stopped by setting the ControlReg register’s TStopNow bit to logic 1 <br /></td></tr>
<tr class="separator:a71058c9ddd276a310907487bb414b035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4028928413a902710e9ee874a9c3a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ab4028928413a902710e9ee874a9c3a6d">MFRC522_BITMASK_T_MODE_T_GATED</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="memdesc:ab4028928413a902710e9ee874a9c3a6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal timer is running in gated mode; Remark: in gated mode, the Status1Reg register’s TRunning bit is logic 1 when the timer is enabled by the TModeReg register’s TGated[1:0] bits; this bit does not influence the gating signal.  <a href="#ab4028928413a902710e9ee874a9c3a6d">More...</a><br /></td></tr>
<tr class="separator:ab4028928413a902710e9ee874a9c3a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32f1e6bf0bc2805456cc1ff1f91f204"><td class="memItemLeft" align="right" valign="top"><a id="ad32f1e6bf0bc2805456cc1ff1f91f204"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ad32f1e6bf0bc2805456cc1ff1f91f204">MFRC522_BIT_T_MODE_T_AUTO_RESTART</a>&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:ad32f1e6bf0bc2805456cc1ff1f91f204"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 = <a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> decrements to 0 and the ComIrqReg register’s TimerIRq bit is set to logic 1 1 = <a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> automatically restarts its count-down from the 16-bit timer reload value instead of counting down to zero <br /></td></tr>
<tr class="separator:ad32f1e6bf0bc2805456cc1ff1f91f204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf206f5d745e9b77b15afe2b795ecb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#adbf206f5d745e9b77b15afe2b795ecb3">MFRC522_BITMASK_T_MODE_T_PRESCALER_HI</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:adbf206f5d745e9b77b15afe2b795ecb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the higher 4 bits of the TPrescaler value;.  <a href="#adbf206f5d745e9b77b15afe2b795ecb3">More...</a><br /></td></tr>
<tr class="separator:adbf206f5d745e9b77b15afe2b795ecb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836dd66278655acc0d2b78fe89e0d373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a836dd66278655acc0d2b78fe89e0d373">MFRC522_BITMASK_T_PRESCALER_T_PRESCALER_LO</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:a836dd66278655acc0d2b78fe89e0d373"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the lower 8 bits of the TPrescaler value The following formula is used to calculate the timer frequency if the DemodReg register’s TPrescalEven bit is set to logic 0: f_timer = 13.56 MHz / (2 * TPreScaler + 1) Where TPreScaler = [TPrescaler_Hi:TPrescaler_Lo] (TPrescaler value on 12 bits) (Default TPrescalEven bit is logic 0)  <a href="#a836dd66278655acc0d2b78fe89e0d373">More...</a><br /></td></tr>
<tr class="separator:a836dd66278655acc0d2b78fe89e0d373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e60012448460fa65b0c2089991ae71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ab6e60012448460fa65b0c2089991ae71">MFRC522_BITMASK_T_RELOAD_MSB_T_RELOAD_VAL_HI</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ab6e60012448460fa65b0c2089991ae71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the higher 8 bits of the 16-bit timer reload value; on a start event, the timer loads the timer reload value; changing this register affects the timer only at the next start event.  <a href="#ab6e60012448460fa65b0c2089991ae71">More...</a><br /></td></tr>
<tr class="separator:ab6e60012448460fa65b0c2089991ae71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8beacb2a160abfb5cf0a541dbf2e4046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a8beacb2a160abfb5cf0a541dbf2e4046">MFRC522_BITMASK_T_RELOAD_LSB_T_RELOAD_VAL_LO</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:a8beacb2a160abfb5cf0a541dbf2e4046"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the lower 8 bits of the 16-bit timer reload value; on a start event, the timer loads the timer reload value; changing this register affects the timer only at the next start event.  <a href="#a8beacb2a160abfb5cf0a541dbf2e4046">More...</a><br /></td></tr>
<tr class="separator:a8beacb2a160abfb5cf0a541dbf2e4046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93e202f45489dbcd54c2c9d8675ab822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a93e202f45489dbcd54c2c9d8675ab822">MFRC522_BITMASK_T_COUNTER_VAL_MSB_T_COUNTER_VAL_HI</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:a93e202f45489dbcd54c2c9d8675ab822"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> value higher 8 bits.  <a href="#a93e202f45489dbcd54c2c9d8675ab822">More...</a><br /></td></tr>
<tr class="separator:a93e202f45489dbcd54c2c9d8675ab822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ef63e9419edb893626ada12bdb2d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ad2ef63e9419edb893626ada12bdb2d69">MFRC522_BITMASK_T_COUNTER_VAL_LSB_T_COUNTER_VAL_LO</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ad2ef63e9419edb893626ada12bdb2d69"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> value lower 8 bits.  <a href="#ad2ef63e9419edb893626ada12bdb2d69">More...</a><br /></td></tr>
<tr class="separator:ad2ef63e9419edb893626ada12bdb2d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf9e5478d91cd52534962e2be981069e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069e">mfrc522_pcd_register_t</a> { <br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea5bbfeff9b40faa5b7ad436388eee03ad">MFRC522_REG_COMMAND</a> = 0x01, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eaf0a28be7d96f6988718edffb148517b2">MFRC522_REG_COML_EN</a> = 0x02, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eaef039b1181fcdcf4d123827acea925c9">MFRC522_REG_DIVL_EN</a> = 0x03, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea614b602a78d55291dce8d1fe2e7a274a">MFRC522_REG_COM_IRQ</a> = 0x04, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea032952ff7ab47ef03cf465ffd274f99b">MFRC522_REG_DIV_IRQ</a> = 0x05, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea377578f2902c5f4292cba10ae0cc88aa">MFRC522_REG_ERROR</a> = 0x06, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eaa1c4514bcb7dd55cb8bd39b3e3447391">MFRC522_REG_STATUS_1</a> = 0x07, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea7f69438cb9d2e7c8590144843a9b6949">MFRC522_REG_STATUS_2</a> = 0x08, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eac6a80f074628cfaff1eb127278fdb3ae">MFRC522_REG_FIFO_DATA</a> = 0x09, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eae66631d0a4e5cd3772e10de61b951444">MFRC522_REG_FIFO_LEVEL</a> = 0x0A, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ead315c97691b402ab92de4a8a6caecd58">MFRC522_REG_WATER_LEVEL</a> = 0x0B, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eab27729aaab9ad0460400e17a3556a66f">MFRC522_REG_CONTROL</a> = 0x0C, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea726366cb1cb35da3fdfbf5e8a4d5b498">MFRC522_REG_BIT_FRAMING</a> = 0x0D, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eadf940b640e42afbe90b3cd5501c24b07">MFRC522_REG_COLL</a> = 0x0E, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ead77775e78bf78d9dcd945c5472d85c53">MFRC522_REG_MODE</a> = 0x11, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea9428321edb8c323ada312f80159e7213">MFRC522_REG_TX_MODE</a> = 0x12, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea9039dc531ec4294c484f65d777065673">MFRC522_REG_RX_MODE</a> = 0x13, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eacc42b39b2704899e51b2fa3171fdca53">MFRC522_REG_TX_CONTROL</a> = 0x14, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea35d80e2afe71d72a87e5589716f50a33">MFRC522_REG_TX_ASK</a> = 0x15, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea77700f219353bd127cb5d1b3e5bfce25">MFRC522_REG_TX_SEL</a> = 0x16, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea931a4cc676d5abdd1c3a6e6deb6504e6">MFRC522_REG_RX_SEL</a> = 0x17, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea6e39ad84ad193ba207e4db9edbd90bcc">MFRC522_REG_RX_THRESHHOLD</a> = 0x18, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea2af8680385f77066bcd1aaf1abd17477">MFRC522_REG_DEMOD</a> = 0x19, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea8532f8137da315305a8f1172a97871bd">MFRC522_REG_MF_TX</a> = 0x1C, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eae36ec4db8d2c7a83523f93c4fe12d525">MFRC522_REG_MF_RX</a> = 0x1D, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea8a8136d11b8cda0ce280c8bc5844ff3b">MFRC522_REG_SERIAL_SPEED</a> = 0x1F, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea8ed0af3503d8b542c5392c8bc087e083">MFRC522_REG_CRC_RESULT_MSB</a> = 0x21, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea03b9723eda1f74075719ed1384c1f8a2">MFRC522_REG_CRC_RESULT_LSB</a> = 0x22, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eadd3218aa272bf3665cbdeb4c1ae9b739">MFRC522_REG_MOD_WIDTH</a> = 0x24, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea009203475ec665d0bce018b15dc4448f">MFRC522_REG_RF_CFG</a> = 0X26, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea95b4471e15f19552f74c186f744eb3a6">MFRC522_REG_GS_N</a> = 0x27, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eac692505a257044683a3dfcef0384dbb1">MFRC522_REG_CW_GS_P</a> = 0x28, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eae413d97bf54a68200d0f0c9a8e18b68c">MFRC522_REG_MOD_GS_P</a> = 0x29, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea05233f154591c849e48e761eab30d129">MFRC522_REG_T_MODE</a> = 0x2A, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea8dfc15b4652356f2eb1b2bcd8600f6e5">MFRC522_REG_T_PRESCALER</a> = 0x2B, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea35bdf0017aae06d28f60ed7c631819be">MFRC522_REG_T_RELOAD_MSB</a> = 0x2C, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eadbdf5a43d0613b082e4b3c93b9b5ee35">MFRC522_REG_T_RELOAD_LSB</a> = 0x2D, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea4a86f680b8fe4268f8d7839d5fc789cb">MFRC522_REG_T_COUNTER_VAL_MSB</a> = 0x2E, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eaad7cb363420e54c8daa92fc0dd0a2729">MFRC522_REG_T_COUNTER_VAL_LSB</a> = 0x2F, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea8ef9472a8b1c2fb1523a3fa44f0c3cdb">MFRC522_REG_TEST_SEL_1</a> = 0x31, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eafbb1caa298cdcc2786860b9d3c98557f">MFRC522_REG_TEST_SEL_2</a> = 0x32, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea1429a0457171148a430b740e1e5435a1">MFRC522_REG_TEST_PIN_EN</a> = 0x33, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea254a515ad84e81fc0c39076f7c667aef">MFRC522_REG_TEST_PIN_VALUE</a> = 0x34, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea7347f4181f46e4168863cc97f338e72e">MFRC522_REG_TEST_BUS</a> = 0x35, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ead81a90ffed7260ddf920688bdcb57437">MFRC522_REG_AUTO_TEST</a> = 0x36, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea9fe54b1eca4e29ecb853546fa2517937">MFRC522_REG_VERSION</a> = 0x37, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069ea5f82fd095a739da86c6bcbea501e797f">MFRC522_REG_ANALOG_TEST</a> = 0x38, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eac9612ae50adff55f363d6ff4aeefabbf">MFRC522_REG_TEST_DAC_1</a> = 0x39, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eaa5a02bdc744eac816775bde335acfbe9">MFRC522_REG_TEST_DAC2</a> = 0x3A, 
<a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069eac56388c04caea8555592051db317b344">MFRC522_REG_TEST_ADC</a> = 0x3B
<br />
 }</td></tr>
<tr class="memdesc:abf9e5478d91cd52534962e2be981069e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register definitions.  <a href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069e">More...</a><br /></td></tr>
<tr class="separator:abf9e5478d91cd52534962e2be981069e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2428cbbbebd30305493d387c60e0a58c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a2428cbbbebd30305493d387c60e0a58c">mfrc522_pcd_command_t</a> { <br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#a2428cbbbebd30305493d387c60e0a58caea306c9884a5b85fd8333802c6074180">MFRC522_CMD_IDLE</a> = 0x00, 
<a class="el" href="mfrc522__regs_8h.html#a2428cbbbebd30305493d387c60e0a58ca0b90263cb3676b6f75df3c8b756b718d">MFRC522_CMD_MEM</a> = 0x01, 
<a class="el" href="mfrc522__regs_8h.html#a2428cbbbebd30305493d387c60e0a58caba4c2c642ec491e3f9b33adc0ca39427">MFRC522_CMD_GENERATE_RANDOM_ID</a> = 0x02, 
<a class="el" href="mfrc522__regs_8h.html#a2428cbbbebd30305493d387c60e0a58ca2e2ddf53752ed971551d8f1e9b732dc9">MFRC522_CMD_CALC_CRC</a> = 0x03, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#a2428cbbbebd30305493d387c60e0a58ca10a6bbf0acb1cbb13117cf51d3e823d8">MFRC522_CMD_TRANSMIT</a> = 0x04, 
<a class="el" href="mfrc522__regs_8h.html#a2428cbbbebd30305493d387c60e0a58ca0e2a900052a5e1c684e6dedbff9a30a7">MFRC522_CMD_NO_CMD_CHANGE</a> = 0x07, 
<a class="el" href="mfrc522__regs_8h.html#a2428cbbbebd30305493d387c60e0a58ca437fcb87bcfdfeae2e0bef4151671953">MFRC522_CMD_RECEIVE</a> = 0x08, 
<a class="el" href="mfrc522__regs_8h.html#a2428cbbbebd30305493d387c60e0a58ca6f9d0d69254364bd5d58e7edf1350ed8">MFRC522_CMD_TRANSCEIVE</a> = 0x0C, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#a2428cbbbebd30305493d387c60e0a58ca0e363d2db65fc44bdde270e5f301f120">MFRC522_CMD_MF_AUTHENT</a> = 0x0E, 
<a class="el" href="mfrc522__regs_8h.html#a2428cbbbebd30305493d387c60e0a58ca55ddc8e59ca593316126f692ce652100">MFRC522_CMD_SOFT_RESET</a> = 0x0F
<br />
 }</td></tr>
<tr class="memdesc:a2428cbbbebd30305493d387c60e0a58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command definitions.  <a href="mfrc522__regs_8h.html#a2428cbbbebd30305493d387c60e0a58c">More...</a><br /></td></tr>
<tr class="separator:a2428cbbbebd30305493d387c60e0a58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac90ea4e202c15a1dfc4e53d4409373bb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bb">mfrc522_pcd_rx_gain_t</a> { <br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bbaeed411e8eb0d042d9e9ad7d5c1ab8420">MFRC522_RXGAIN_18_DB</a> = 0x00, 
<a class="el" href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bbabfd9935042eb833c247576985e9f806f">MFRC522_RXGAIN_23_DB</a> = 0x01, 
<a class="el" href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bbafe20afd87532aa6a1c0745a9a3f2d091">MFRC522_RXGAIN_18_DB_2</a> = 0x02, 
<a class="el" href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bbae152bd745bb0bf6f8a59cb5eb5619e5b">MFRC522_RXGAIN_23_DB_2</a> = 0x03, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bba4026e3c8eb2967ef99ebf4aa31f6f459">MFRC522_RXGAIN_33_DB</a> = 0x04, 
<a class="el" href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bbabb0d300cc6545dff4c1cd5c929b6ce38">MFRC522_RXGAIN_38_DB</a> = 0x05, 
<a class="el" href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bbab1395aae39b4d8f41e6181bc723cc047">MFRC522_RXGAIN_43_DB</a> = 0x06, 
<a class="el" href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bba7ebca1d7342b7bc4e52cd014e3f39962">MFRC522_RXGAIN_48_DB</a> = 0x07, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bba2e2dfb386d2c40ff26e37209d0d35fe1">MFRC522_RXGAIN_MIN</a> = MFRC522_RXGAIN_18_DB, 
<a class="el" href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bba31c186febad0605f37930a26f5a76b8a">MFRC522_RXGAIN_AVG</a> = MFRC522_RXGAIN_33_DB, 
<a class="el" href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bbaf3cc6c83a59fab16481f4bee3e48c915">MFRC522_RXGAIN_MAX</a> = MFRC522_RXGAIN_48_DB
<br />
 }</td></tr>
<tr class="memdesc:ac90ea4e202c15a1dfc4e53d4409373bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver gain definitions.  <a href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bb">More...</a><br /></td></tr>
<tr class="separator:ac90ea4e202c15a1dfc4e53d4409373bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38055f6f904b626f6b42b9a65754179c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179c">mfrc522_picc_command_t</a> { <br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179ca79b40e0026cba182cdd2425f82f8defc">MFRC522_PICC_CMD_ISO_14443_REQA</a> = 0x26, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179ca6a1dae9b304725f374bf251b68045bd3">MFRC522_PICC_CMD_ISO_14443_WUPA</a> = 0x52, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179ca22758013c9573cc8f1af661fd936cb81">MFRC522_PICC_CMD_ISO_14443_SEL_CL1</a> = 0x93, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179cacd2448e3aadf372cfeea356d5bb816aa">MFRC522_PICC_CMD_ISO_14443_SEL_CL2</a> = 0x95, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179ca8f0315c4018df9f138882e05242c05b6">MFRC522_PICC_CMD_ISO_14443_SEL_CL3</a> = 0x97, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179ca4ac2c7d1f818ee91d6c64606131efcd2">MFRC522_PICC_CMD_ISO_14443_HLTA</a> = 0x50, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179cac48585343944c05945f731684a598c5a">MFRC522_PICC_CMD_ISO_14443_RATS</a> = 0xE0, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179caf642e236f52de2eafab099ecc4a45b30">MFRC522_PICC_CMD_MF_AUTH_KEY_A</a> = 0x60, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179ca2075b8e7eb155945753d3a9c6b297460">MFRC522_PICC_CMD_MF_AUTH_KEY_B</a> = 0x61, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179ca198e1ff316cd404b1cbec8ed10cec181">MFRC522_PICC_CMD_MF_PERS_UID_USAGE</a> = 0x40, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179ca2ea4f9d5525de774f8fb4d5ac7b88cb3">MFRC522_PICC_CMD_MF_SET_MOD_TYPE</a> = 0x43, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179caa3adc9945b617a0688f658876369d59d">MFRC522_PICC_CMD_MF_READ</a> = 0x30, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179ca8e5284acd3ee69a1031c90010a8e2a75">MFRC522_PICC_CMD_MF_WRITE</a> = 0xA0, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179cae3ae4ec63bf2fe973385ebe563c3a8af">MFRC522_PICC_CMD_MF_DECREMENT</a> = 0xC0, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179cad93c4501c0813586a026b1a372c98ac7">MFRC522_PICC_CMD_MF_INCREMENT</a> = 0xC1, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179cafcc6ebe2c493453398d567390415f3e3">MFRC522_PICC_CMD_MF_RESTORE</a> = 0xC2, 
<br />
&#160;&#160;<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179ca854ceb4fbaca9d8dd1e13467af0a1555">MFRC522_PICC_CMD_MF_TRANSFER</a> = 0xB0, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179ca289eb6d5d1f12627e022f8f0b6a7e71d">MFRC522_PICC_CMD_MF_UL_WRITE</a> = 0xA2, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179ca25c67a5328a221563d0130f7b649cbeb">MFRC522_PICC_CMD_MF_UL_READ</a> = MFRC522_PICC_CMD_MF_READ, 
<a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179cae01b622db20bcced5d7ac1f880192aa5">MFRC522_PICC_CMD_MF_UL_COMPAT_WRITE</a> = MFRC522_PICC_CMD_MF_WRITE
<br />
 }</td></tr>
<tr class="memdesc:a38055f6f904b626f6b42b9a65754179c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PICC command definitions.  <a href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179c">More...</a><br /></td></tr>
<tr class="separator:a38055f6f904b626f6b42b9a65754179c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6f145131886ebefaf8497503e8e4a0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f145131886ebefaf8497503e8e4a0af">&#9670;&nbsp;</a></span>MFRC522_BIT_BIT_FRAMING_TX_LAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BIT_BIT_FRAMING_TX_LAST_BITS&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used for transmission of bit oriented frames: defines the number of bits of the last byte that will be transmitted; 000b indicates that all bits of the last byte will be transmitted. </p>
<p>BIT_FRAMING[2:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00599">599</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a619dd6cef0ad944497c7dd0d12a0de7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619dd6cef0ad944497c7dd0d12a0de7c">&#9670;&nbsp;</a></span>MFRC522_BIT_COM_IRQ_IDLE_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BIT_COM_IRQ_IDLE_IRQ&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 = If a command terminates, for example, when the CommandReg changes its value from any command to the Idle command (see Table 149 on page 70) if an unknown command is started, the CommandReg register Command[3:0] value changes to the idle state and the IdleIRq bit is set. </p>
<p>The microcontroller starting the Idle command does not set the IdleIRq bit </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00306">306</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a000b68042aadce5f8c3967c168396d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a000b68042aadce5f8c3967c168396d38">&#9670;&nbsp;</a></span>MFRC522_BIT_COM_IRQ_SET_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BIT_COM_IRQ_SET_1&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 = Indicates that the marked bits in the ComIrqReg register are cleared 1 = Indicates that the marked bits in the ComIrqReg register are set </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00283">283</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="ac1f01771f88056ab5ceb3627f11a0a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1f01771f88056ab5ceb3627f11a0a9f">&#9670;&nbsp;</a></span>MFRC522_BIT_COML_EN_IRQ_INV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BIT_COML_EN_IRQ_INV&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 = Signal on pin IRQ is equal to the IRq bit; in combination with the DivIEnReg register’s IRqPushPull bit, the default value of logic 1 ensures that the output level on pin IRQ is 3-state 1 = Signal on pin IRQ is inverted with respect to the Status1Reg register’s IRq bit </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00213">213</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="af9546887041e3ad1e4795bc4a45db2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9546887041e3ad1e4795bc4a45db2ae">&#9670;&nbsp;</a></span>MFRC522_BIT_COMMAND_POWER_DOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BIT_COMMAND_POWER_DOWN&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 = MFRC522 starts the wake up procedure during which this bit is read as a logic 1; it is read as a logic 0 when the MFRC522 is ready; see Section 8.6.2 on page 33. </p>
<p>Remark: The PowerDown bit cannot be set when the SoftReset command is activated 1 = Soft power-down mode entered. </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00192">192</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="ab64504e9f0cfddf06ba67e81e41b1c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64504e9f0cfddf06ba67e81e41b1c73">&#9670;&nbsp;</a></span>MFRC522_BIT_DEMOD_T_PRESCAL_EVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BIT_DEMOD_T_PRESCAL_EVEN&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available on RC522 version 1.0 and version 2.0: If set to logic 0 the following formula is used to calculate the timer frequency of the prescaler: f_timer = 13.56 MHz / (2 * TPreScaler + 1) </p>
<p>Only available on version 2.0: If set to logic 1 the following formula is used to calculate the timer frequency of the prescaler: f_timer = 13.56 MHz / (2 * TPreScaler + 2) Default TPrescalEven bit is logic 0, find more information on the prescaler in Section 8.5. </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00903">903</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="aeec12491ae7d191bf5943289d739055f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec12491ae7d191bf5943289d739055f">&#9670;&nbsp;</a></span>MFRC522_BIT_ERROR_BUFFER_OVFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BIT_ERROR_BUFFER_OVFL&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 = The host or a MFRC522’s internal state machine (e.g. </p>
<p>receiver) tries to write data to the FIFO buffer even though it is already full </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00371">371</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="ad2b3ce79923b6a0cd5b0e3b8db05fd94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b3ce79923b6a0cd5b0e3b8db05fd94">&#9670;&nbsp;</a></span>MFRC522_BIT_MODE_POL_MFIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BIT_MODE_POL_MFIN&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the polarity of pin MFIN; Remark: the internal envelope signal is encoded active LOW, changing this bit generates a MFinActIRq event. </p>
<p>0 = polarity of pin MFIN is active LOW 1 = polarity of pin MFIN is active HIGH </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00651">651</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a5cf2a65cdb8f980a07a8ea2ecc501118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf2a65cdb8f980a07a8ea2ecc501118">&#9670;&nbsp;</a></span>MFRC522_BIT_RX_MODE_RX_MULTIPLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BIT_RX_MODE_RX_MULTIPLE&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 = Receiver is deactivated after receiving a data frame 1 = Able to receive more than one data frame; only valid for data rates above 106 kBd in order to handle the polling command; after setting this bit the Receive and Transceive commands will not terminate automatically. </p>
<p>Multiple reception can only be deactivated by writing any command (except the Receive command) to the CommandReg register, or by the host clearing the bit; if set to logic 1, an error byte is added to the FIFO buffer at the end of a received data stream which is a copy of the ErrorReg register value. For the MFRC522 version 2.0 the CRC status is reflected in the signal CRCOk, which indicates the actual status of the CRC coprocessor. For the MFRC522 version 1.0 the CRC status is reflected in the signal CRCErr. </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00736">736</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a291e57462e7fd960de734d8398b917fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a291e57462e7fd960de734d8398b917fb">&#9670;&nbsp;</a></span>MFRC522_BIT_STATUS_1_T_RUNNING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BIT_STATUS_1_T_RUNNING&#160;&#160;&#160;<a class="el" href="bitarithm_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 = MFRC522’s timer unit is running, i.e. </p>
<p>the timer will decrement the TCounterValReg register with the next timer clock; Remark: in gated mode, the TRunning bit is set to logic 1 when the timer is enabled by TModeReg register’s TGated[1:0] bits; this bit is not influenced by the gated signal </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00435">435</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a1239a942fafd9837776c3ff48a59b35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1239a942fafd9837776c3ff48a59b35b">&#9670;&nbsp;</a></span>MFRC522_BITMASK_BIT_FRAMING_RX_ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_BIT_FRAMING_RX_ALIGN&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used for reception of bit-oriented frames: defines the bit position for the first bit received to be stored in the FIFO buffer example: 0 = LSB of the received bit is stored at bit position 0, the second received bit is stored at bit position 1 1 = LSB of the received bit is stored at bit position 1, the second received bit is stored at bit position 2 7 = LSB of the received bit is stored at bit position 7, the second received bit is stored in the next byte that follows at bit position 0;. </p>
<p>These bits are only to be used for bitwise anticollision at 106 kBd, for all other modes they are set to 0</p>
<p>MFRC522_REG_BIT_FRAMING[6:4] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00590">590</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a3f06f801516aa784ba23aadbccb86cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f06f801516aa784ba23aadbccb86cd0">&#9670;&nbsp;</a></span>MFRC522_BITMASK_COLL_COLL_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_COLL_COLL_POS&#160;&#160;&#160;0x1F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shows the bit position of the first detected collision in a received frame; only data bits are interpreted; example: 00h = indicates a bit-collision in the 32nd bit 01h = indicates a bit-collision in the 1st bit 08h = indicates a bit-collision in the 8th bit. </p>
<p>These bits will only be interpreted if the CollPosNotValid bit is set to logic 0</p>
<p>MFRC522_REG_COLL[4:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00627">627</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a670e52d8a1fe9f0a297949498585c716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670e52d8a1fe9f0a297949498585c716">&#9670;&nbsp;</a></span>MFRC522_BITMASK_COMMAND_POWER_DOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_COMMAND_POWER_DOWN&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates a command based on the Command value; reading this register shows which command is executed; see Section 10.3 on page 70. </p>
<p>MFRC522_REG_COMMAND[3:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00201">201</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="ad83d000dfe13d3cd69199145cddd3062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad83d000dfe13d3cd69199145cddd3062">&#9670;&nbsp;</a></span>MFRC522_BITMASK_CONTROL_RX_LAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_CONTROL_RX_LAST_BITS&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates the number of valid bits in the last received byteif this value is 000b, the whole byte is valid. </p>
<p>MFRC522_REG_CONTROL[2:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00564">564</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="ad8d1bc14fcb18148767a4a0ccd1945a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8d1bc14fcb18148767a4a0ccd1945a2">&#9670;&nbsp;</a></span>MFRC522_BITMASK_CRC_RESULT_LSB_CRC_RESULT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_CRC_RESULT_LSB_CRC_RESULT_LSB&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shows the value of the least significant byte of the CRCResultReg register; only valid if Status1Reg register’s CRCReady bit is set to logic 1. </p>
<p>MFRC522_REG_CRC_RESULT_LSB[7:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00974">974</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a793fc528dc838b9bc31d350fcc338d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a793fc528dc838b9bc31d350fcc338d90">&#9670;&nbsp;</a></span>MFRC522_BITMASK_CRC_RESULT_MSB_CRC_RESULT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_CRC_RESULT_MSB_CRC_RESULT_MSB&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shows the value of the CRCResultReg register’s most significant byte; only valid if Status1Reg register’s CRCReady bit is set to logic 1. </p>
<p>MFRC522_REG_CRC_RESULT_MSB[7:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00965">965</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a80dede454076e98d31f3513508d208d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80dede454076e98d31f3513508d208d3">&#9670;&nbsp;</a></span>MFRC522_BITMASK_CW_GS_P_CW_GS_P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_CW_GS_P_CW_GS_P&#160;&#160;&#160;0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the conductance of the p-driver output which can be used to regulate the output power and subsequently current consumption and operating distance; Remark: the conductance value is binary weighted; during soft Power-down mode the highest bit is forced to logic 1. </p>
<p>MFRC522_REG_CW_GS_P[5:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l01041">1041</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a69936cbb4e14e95300a5b2448bfe02ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69936cbb4e14e95300a5b2448bfe02ed">&#9670;&nbsp;</a></span>MFRC522_BITMASK_DEMOD_ADD_IQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_DEMOD_ADD_IQ&#160;&#160;&#160;0xC0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the use of I and Q channel during reception; Remark: the FixIQ bit must be set to logic 0 to enable the following settings: </p>
<p>00 = Selects the stronger channel 01 = Selects the stronger channel and freezes the selected channel during communication</p>
<p>MFRC522_REG_DEMOD[7:6] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00882">882</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="ae2af95934d7c754d35fc76daf52648d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2af95934d7c754d35fc76daf52648d2">&#9670;&nbsp;</a></span>MFRC522_BITMASK_DEMOD_TAU_RCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_DEMOD_TAU_RCV&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Changes the time-constant of the internal PLL during data reception Remark: if set to 00b the PLL is frozen during data reception. </p>
<p>MFRC522_REG_DEMOD[3:2] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00911">911</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a569cdc07fd4c234d0c97e55b142d1b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a569cdc07fd4c234d0c97e55b142d1b2d">&#9670;&nbsp;</a></span>MFRC522_BITMASK_DEMOD_TAU_SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_DEMOD_TAU_SYNC&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Changes the time-constant of the internal PLL during burst. </p>
<p>MFRC522_REG_DEMOD[1:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00918">918</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="acf8e58d0642cfe7ca939ea92ffacbcef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8e58d0642cfe7ca939ea92ffacbcef">&#9670;&nbsp;</a></span>MFRC522_BITMASK_FIFO_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_FIFO_DATA&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data input and output port for the internal 64-byte FIFO buffer; FIFO buffer acts as parallel in/parallel out converter for all serial data stream inputs and outputs. </p>
<p>MFRC522_REG_FIFO_DATA[7:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00508">508</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a86909642f726a4b7d2e7e1c9c79fa4bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86909642f726a4b7d2e7e1c9c79fa4bb">&#9670;&nbsp;</a></span>MFRC522_BITMASK_FIFO_LEVEL_FIFO_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_FIFO_LEVEL_FIFO_LEVEL&#160;&#160;&#160;0x7F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates the number of bytes stored in the FIFO buffer; writing to the FIFODataReg register increments and reading decrements the FIFOLevel value. </p>
<p>MFRC522_REG_FIFO_LEVEL[6:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00526">526</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a98e1d23d77138f878e472ccbd9e174d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98e1d23d77138f878e472ccbd9e174d8">&#9670;&nbsp;</a></span>MFRC522_BITMASK_GS_N_CW_GS_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_GS_N_CW_GS_N&#160;&#160;&#160;0xF0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the conductance of the output n-driver during periods without modulation which can be used to regulate the output power and subsequently current consumption and operating distance; Remark: the conductance value is binary-weighted; during soft Power-down mode the highest bit is forced to logic 1; value is only used if driver TX1 or TX2 is switched on. </p>
<p>MFRC522_REG_GS_N[7:4] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l01018">1018</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a573b979ecc58dd81ffdae9b116ee05e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a573b979ecc58dd81ffdae9b116ee05e7">&#9670;&nbsp;</a></span>MFRC522_BITMASK_GS_N_MOD_GS_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_GS_N_MOD_GS_N&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the conductance of the output n-driver during periods without modulation which can be used to regulate the modulation index; Remark: the conductance value is binary weighted; during soft Power-down mode the highest bit is forced to logic 1; value is only used if driver TX1 or TX2 is switched on. </p>
<p>MFRC522_REG_GS_N[3:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l01029">1029</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a88646ce9a3089cf280d5f1f27d9c148a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88646ce9a3089cf280d5f1f27d9c148a">&#9670;&nbsp;</a></span>MFRC522_BITMASK_MF_TX_TX_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_MF_TX_TX_WAIT&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the additional response time; 7 bits are added to the value of the register bit by default. </p>
<p>MFRC522_REG_MF_TX[1:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00928">928</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a84a8997a201dce008478ca729d3e940f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84a8997a201dce008478ca729d3e940f">&#9670;&nbsp;</a></span>MFRC522_BITMASK_MOD_GS_P_MOD_GS_P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_MOD_GS_P_MOD_GS_P&#160;&#160;&#160;0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the conductance of the p-driver output during modulation which can be used to regulate the modulation index; Remark: the conductance value is binary weighted; during soft Power-down mode the highest bit is forced to logic 1; if the TxASKReg register’s Force100ASK bit is set to logic 1 the value of ModGsP has no effect. </p>
<p>MFRC522_REG_MOD_GS_P[5:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l01054">1054</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a4a2e34a21597fd7fbaa480c92bbc8f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a2e34a21597fd7fbaa480c92bbc8f90">&#9670;&nbsp;</a></span>MFRC522_BITMASK_MOD_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_MOD_WIDTH&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the width of the Miller modulation as multiples of the carrier frequency (ModWidth + 1 / f_clk); the maximum value is half the bit period. </p>
<p>MFRC522_REG_MOD_WIDTH[7:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00985">985</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a8e27a4cea82e56bfd025e33c5badcfb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e27a4cea82e56bfd025e33c5badcfb5">&#9670;&nbsp;</a></span>MFRC522_BITMASK_MODE_CRC_PRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_MODE_CRC_PRESET&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the preset value for the CRC coprocessor for the CalcCRC command; Remark: during any communication, the preset values are selected automatically according to the definition of bits in the RxModeReg and TxModeReg registers. </p>
<p>00 = 0000h 01 = 6363h 10 = A671h 11 = FFFFh</p>
<p>MFRC522_REG_MODE[1:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00666">666</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a6919aaddebafa9374cfb9cde61bdbe60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6919aaddebafa9374cfb9cde61bdbe60">&#9670;&nbsp;</a></span>MFRC522_BITMASK_RF_CFG_RX_GAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_RF_CFG_RX_GAIN&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the receiver’s signal voltage gain factor: </p>
<p>000 = 18 dB 001 = 23 dB 010 = 18 dB 011 = 23 dB 100 = 33 dB 101 = 38 dB 110 = 43 dB 111 = 48 dB</p>
<p>MFRC522_REG_RF_CFG[6:4]</p>
<dl class="section see"><dt>See also</dt><dd>mfrc522_pcd_rx_gain </dd></dl>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l01005">1005</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="ac3ea145f181017e65beaf43b225c18fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ea145f181017e65beaf43b225c18fa">&#9670;&nbsp;</a></span>MFRC522_BITMASK_RX_MODE_RX_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_RX_MODE_RX_SPEED&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the bit rate while receiving data; the MFRC522 handles transfer speeds up to 848 kBd. </p>
<p>000 = 106 kBd 001 = 212 kBd 010 = 424 kBd 011 = 848 kBd</p>
<p>MFRC522_REG_RX_MODE[6:4] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00713">713</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="ad7ccb02372f994f1c7f136cf611ed042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7ccb02372f994f1c7f136cf611ed042">&#9670;&nbsp;</a></span>MFRC522_BITMASK_RX_SEL_RX_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_RX_SEL_RX_WAIT&#160;&#160;&#160;0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>After data transmission the activation of the receiver is delayed for RxWait bit-clocks, during this ‘frame guard time’ any signal on pin RX is ignored; this parameter is ignored by the Receive command; all other commands, such as Transceive, MFAuthent use this parameter; the counter starts immediately after the external RF field is switched on. </p>
<p>MFRC522_REG_RX_SEL[5:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00847">847</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a0e736ec2ceddcf8b8109ae64c0c8c3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e736ec2ceddcf8b8109ae64c0c8c3c4">&#9670;&nbsp;</a></span>MFRC522_BITMASK_RX_SEL_UART_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_RX_SEL_UART_SEL&#160;&#160;&#160;0xC0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the input of the contactless UART. </p>
<p>00 = Constant LOW 01 = Manchester with subcarrier from pin MFIN 10 = Modulated signal from the internal analog module, default 11 = NRZ coding without subcarrier from pin MFIN which is only valid for transfer speeds above 106 kBd</p>
<p>MFRC522_REG_RX_SEL[7:6] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00836">836</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a5bef4d7e1d73a8e0460a66453d1bfba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bef4d7e1d73a8e0460a66453d1bfba4">&#9670;&nbsp;</a></span>MFRC522_BITMASK_RX_THRESHHOLD_COLL_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_RX_THRESHHOLD_COLL_LEVEL&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the minimum signal strength at the decoder input that must be reached by the weaker half-bit of the Manchester encoded signal to generate a bit-collision relative to the amplitude of the stronger half-bit. </p>
<p>MFRC522_REG_RX_THRESHHOLD[2:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00868">868</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a152a962a5f0e96d80bd05a511caa4ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a152a962a5f0e96d80bd05a511caa4ce2">&#9670;&nbsp;</a></span>MFRC522_BITMASK_RX_THRESHHOLD_MIN_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_RX_THRESHHOLD_MIN_LEVEL&#160;&#160;&#160;0xF0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the minimum signal strength at the decoder input that will be accepted; if the signal strength is below this level it is not evaluated. </p>
<p>MFRC522_REG_RX_THRESHHOLD[7:4] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00858">858</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a2795a52d0cc0c8c6ede9f4d6eb7612b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2795a52d0cc0c8c6ede9f4d6eb7612b1">&#9670;&nbsp;</a></span>MFRC522_BITMASK_SERIAL_SPEED_BR_T0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_SERIAL_SPEED_BR_T0&#160;&#160;&#160;0xE0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Factor BR_T0 adjusts the transfer speed: for description, see Section 8.1.3.2 on page 12. </p>
<p>MFRC522_REG_SERIAL_SPEED[7:5] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00947">947</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a8285ff0cd169d9702399576372a9d8c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8285ff0cd169d9702399576372a9d8c6">&#9670;&nbsp;</a></span>MFRC522_BITMASK_SERIAL_SPEED_BR_T1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_SERIAL_SPEED_BR_T1&#160;&#160;&#160;0x1F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Factor BR_T1 adjusts the transfer speed: for description, see Section 8.1.3.2 on page 12. </p>
<p>MFRC522_REG_SERIAL_SPEED[4:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00955">955</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="abba0e59922ada7a10018dd8dbeaf425e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abba0e59922ada7a10018dd8dbeaf425e">&#9670;&nbsp;</a></span>MFRC522_BITMASK_STATUS_2_MODEM_STATE_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_STATUS_2_MODEM_STATE_2&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shows the state of the transmitter and receiver state machines: </p>
<p>000 idle 001 wait for the BitFramingReg register’s StartSend bit 010 TxWait: wait until RF field is present if the TModeReg register’s TxWaitRF bit is set to logic 1; the minimum time for TxWait is defined by the TxWaitReg register 011 transmitting 100 RxWait: wait until RF field is present if the TModeReg register’s TxWaitRF bit is set to logic 1; the minimum time for RxWait is defined by the RxWaitReg register 101 wait for data 110 receiving</p>
<p>MFRC522_REG_STATUS_2[2:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00497">497</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="ad2ef63e9419edb893626ada12bdb2d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2ef63e9419edb893626ada12bdb2d69">&#9670;&nbsp;</a></span>MFRC522_BITMASK_T_COUNTER_VAL_LSB_T_COUNTER_VAL_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_T_COUNTER_VAL_LSB_T_COUNTER_VAL_LO&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> value lower 8 bits. </p>
<p>MFRC522_REG_T_COUNTER_VAL_LSB[7:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l01161">1161</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a93e202f45489dbcd54c2c9d8675ab822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e202f45489dbcd54c2c9d8675ab822">&#9670;&nbsp;</a></span>MFRC522_BITMASK_T_COUNTER_VAL_MSB_T_COUNTER_VAL_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_T_COUNTER_VAL_MSB_T_COUNTER_VAL_HI&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> value higher 8 bits. </p>
<p>MFRC522_REG_T_COUNTER_VAL_MSB[7:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l01154">1154</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="ab4028928413a902710e9ee874a9c3a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4028928413a902710e9ee874a9c3a6d">&#9670;&nbsp;</a></span>MFRC522_BITMASK_T_MODE_T_GATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_T_MODE_T_GATED&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal timer is running in gated mode; Remark: in gated mode, the Status1Reg register’s TRunning bit is logic 1 when the timer is enabled by the TModeReg register’s TGated[1:0] bits; this bit does not influence the gating signal. </p>
<p>00 = non-gated mode 01 = gated by pin MFIN 10 = gated by pin AUX1</p>
<p>MFRC522_REG_T_MODE[6:5] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l01082">1082</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="adbf206f5d745e9b77b15afe2b795ecb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf206f5d745e9b77b15afe2b795ecb3">&#9670;&nbsp;</a></span>MFRC522_BITMASK_T_MODE_T_PRESCALER_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_T_MODE_T_PRESCALER_HI&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the higher 4 bits of the TPrescaler value;. </p>
<p>The following formula is used to calculate the timer frequency if the DemodReg register’s TPrescalEven bit in Demot Regis set to logic 0: f_timer = 13.56 MHz / (2 * TPreScaler + 1) Where TPreScaler = [TPrescaler_Hi:TPrescaler_Lo] (TPrescaler value on 12 bits) (Default TPrescalEven bit is logic 0);</p>
<p>The following formula is used to calculate the timer frequency if the DemodReg register’s TPrescalEven bit is set to logic 1: f_timer = 13.56 MHz / (2 * TPreScaler + 2) See Section 8.5 “Timer unit”.</p>
<p>MFRC522_REG_T_MODE[3:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l01108">1108</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a836dd66278655acc0d2b78fe89e0d373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836dd66278655acc0d2b78fe89e0d373">&#9670;&nbsp;</a></span>MFRC522_BITMASK_T_PRESCALER_T_PRESCALER_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_T_PRESCALER_T_PRESCALER_LO&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the lower 8 bits of the TPrescaler value The following formula is used to calculate the timer frequency if the DemodReg register’s TPrescalEven bit is set to logic 0: f_timer = 13.56 MHz / (2 * TPreScaler + 1) Where TPreScaler = [TPrescaler_Hi:TPrescaler_Lo] (TPrescaler value on 12 bits) (Default TPrescalEven bit is logic 0) </p>
<p>The following formula is used to calculate the timer frequency if the DemodReg register’s TPrescalEven bit inDemoReg is set to logic 1: f_timer = 13.56 MHz / (2 * TPreScaler + 2) See Section 8.5 “Timer unit”.</p>
<p>MFRC522_REG_T_PRESCALER[7:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l01125">1125</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a8beacb2a160abfb5cf0a541dbf2e4046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8beacb2a160abfb5cf0a541dbf2e4046">&#9670;&nbsp;</a></span>MFRC522_BITMASK_T_RELOAD_LSB_T_RELOAD_VAL_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_T_RELOAD_LSB_T_RELOAD_VAL_LO&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the lower 8 bits of the 16-bit timer reload value; on a start event, the timer loads the timer reload value; changing this register affects the timer only at the next start event. </p>
<p>MFRC522_REG_T_RELOAD_LSB[7:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l01145">1145</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="ab6e60012448460fa65b0c2089991ae71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e60012448460fa65b0c2089991ae71">&#9670;&nbsp;</a></span>MFRC522_BITMASK_T_RELOAD_MSB_T_RELOAD_VAL_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_T_RELOAD_MSB_T_RELOAD_VAL_HI&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the higher 8 bits of the 16-bit timer reload value; on a start event, the timer loads the timer reload value; changing this register affects the timer only at the next start event. </p>
<p>MFRC522_REG_T_RELOAD_MSB[7:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l01136">1136</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a0e054ea9b212effba2364b53fa89466a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e054ea9b212effba2364b53fa89466a">&#9670;&nbsp;</a></span>MFRC522_BITMASK_TX_MODE_TX_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_TX_MODE_TX_SPEED&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the bit rate during data transmission; the MFRC522 handles transfer speeds up to 848 kBd. </p>
<p>000 = 106 kBd 001 = 212 kBd 010 = 424 kBd 011 = 848 kBd</p>
<p>MFRC522_REG_TX_MODE[6:4] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00687">687</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a8bcf8ab4ad46985a227253486306d2dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bcf8ab4ad46985a227253486306d2dd">&#9670;&nbsp;</a></span>MFRC522_BITMASK_TX_SEL_DRIVER_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_TX_SEL_DRIVER_SEL&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the input of drivers TX1 and TX2. </p>
<p>00 = 3-state; in soft power-down the drivers are only in 3-state mode if the DriverSel[1:0] value is set to 3-state mode 01 = Modulation signal (envelope) from the internal encoder, Miller pulse encoded 10 = Modulation signal (envelope) from pin MFIN 11 = HIGH; the HIGH level depends on the setting of bits InvTx1RFOn/InvTx1RFOff and InvTx2RFOn/InvTx2RFOff</p>
<p>MFRC522_REG_TX_SEL[5:4] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00802">802</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a271650b1d203c7ccd317d05457d7314d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a271650b1d203c7ccd317d05457d7314d">&#9670;&nbsp;</a></span>MFRC522_BITMASK_TX_SEL_MF_OUT_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_TX_SEL_MF_OUT_SEL&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the input for pin MFOUT. </p>
<p>0000 = 3-state 0001 = LOW 0010 = HIGH 0011 = Test bus signal as defined by the TestSel1Reg register’s TstBusBitSel[2:0] value 0100 = Modulation signal (envelope) from the internal encoder, Miller pulse encoded 0101 = Serial data stream to be transmitted, data stream before Miller encoder 0111 = Serial data stream received, data stream after Manchester decoder</p>
<p>MFRC522_REG_TX_SEL[3:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00821">821</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="ae3cde9ecf61340988f90618688a82166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3cde9ecf61340988f90618688a82166">&#9670;&nbsp;</a></span>MFRC522_BITMASK_WATER_LEVEL_WATER_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MFRC522_BITMASK_WATER_LEVEL_WATER_LEVEL&#160;&#160;&#160;0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines a warning level to indicate a FIFO buffer overflow or underflow: Status1Reg register’s HiAlert bit is set to logic 1 if the remaining number of bytes in the FIFO buffer space is equal to, or less than the defined number of WaterLevel bytes. </p>
<p>Status1Reg register’s LoAlert bit is set to logic 1 if equal to, or less than the WaterLevel bytes in the FIFO buffer. Remark: to calculate values for HiAlert and LoAlert see Section 9.3.1.8 on page 42.</p>
<p>MFRC522_REG_WATER_LEVEL[5:0] </p>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00542">542</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a2428cbbbebd30305493d387c60e0a58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2428cbbbebd30305493d387c60e0a58c">&#9670;&nbsp;</a></span>mfrc522_pcd_command_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="mfrc522__regs_8h.html#a2428cbbbebd30305493d387c60e0a58c">mfrc522_pcd_command_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command definitions. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2428cbbbebd30305493d387c60e0a58caea306c9884a5b85fd8333802c6074180"></a>MFRC522_CMD_IDLE&#160;</td><td class="fielddoc"><p>No action, cancels current command execution. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2428cbbbebd30305493d387c60e0a58ca0b90263cb3676b6f75df3c8b756b718d"></a>MFRC522_CMD_MEM&#160;</td><td class="fielddoc"><p>Stores 25 bytes into the internal buffer. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2428cbbbebd30305493d387c60e0a58caba4c2c642ec491e3f9b33adc0ca39427"></a>MFRC522_CMD_GENERATE_RANDOM_ID&#160;</td><td class="fielddoc"><p>Generates a 10-byte random ID number. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2428cbbbebd30305493d387c60e0a58ca2e2ddf53752ed971551d8f1e9b732dc9"></a>MFRC522_CMD_CALC_CRC&#160;</td><td class="fielddoc"><p>Activates the CRC coprocessor or performs a self test. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2428cbbbebd30305493d387c60e0a58ca10a6bbf0acb1cbb13117cf51d3e823d8"></a>MFRC522_CMD_TRANSMIT&#160;</td><td class="fielddoc"><p>Transmits data from the FIFO buffer. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2428cbbbebd30305493d387c60e0a58ca0e2a900052a5e1c684e6dedbff9a30a7"></a>MFRC522_CMD_NO_CMD_CHANGE&#160;</td><td class="fielddoc"><p>No command change, can be used to modify the CommandReg register bits without affecting the command, for example, the PowerDown bit. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2428cbbbebd30305493d387c60e0a58ca437fcb87bcfdfeae2e0bef4151671953"></a>MFRC522_CMD_RECEIVE&#160;</td><td class="fielddoc"><p>Activates the receiver circuits. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2428cbbbebd30305493d387c60e0a58ca6f9d0d69254364bd5d58e7edf1350ed8"></a>MFRC522_CMD_TRANSCEIVE&#160;</td><td class="fielddoc"><p>Transmits data from FIFO buffer to antenna and automatically activates the receiver after transmission. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2428cbbbebd30305493d387c60e0a58ca0e363d2db65fc44bdde270e5f301f120"></a>MFRC522_CMD_MF_AUTHENT&#160;</td><td class="fielddoc"><p>Performs the MIFARE standard authentication as a reader. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2428cbbbebd30305493d387c60e0a58ca55ddc8e59ca593316126f692ce652100"></a>MFRC522_CMD_SOFT_RESET&#160;</td><td class="fielddoc"><p>Resets the MFRC522. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00101">101</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="abf9e5478d91cd52534962e2be981069e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf9e5478d91cd52534962e2be981069e">&#9670;&nbsp;</a></span>mfrc522_pcd_register_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="mfrc522__regs_8h.html#abf9e5478d91cd52534962e2be981069e">mfrc522_pcd_register_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register definitions. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea5bbfeff9b40faa5b7ad436388eee03ad"></a>MFRC522_REG_COMMAND&#160;</td><td class="fielddoc"><p>Starts and stops command execution. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eaf0a28be7d96f6988718edffb148517b2"></a>MFRC522_REG_COML_EN&#160;</td><td class="fielddoc"><p>Enable and disable interrupt request control bits. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eaef039b1181fcdcf4d123827acea925c9"></a>MFRC522_REG_DIVL_EN&#160;</td><td class="fielddoc"><p>Enable and disable interrupt request control bits. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea614b602a78d55291dce8d1fe2e7a274a"></a>MFRC522_REG_COM_IRQ&#160;</td><td class="fielddoc"><p>Interrupt request bits. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea032952ff7ab47ef03cf465ffd274f99b"></a>MFRC522_REG_DIV_IRQ&#160;</td><td class="fielddoc"><p>Interrupt request bits. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea377578f2902c5f4292cba10ae0cc88aa"></a>MFRC522_REG_ERROR&#160;</td><td class="fielddoc"><p>Error bits showing the error status of the last command executed. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eaa1c4514bcb7dd55cb8bd39b3e3447391"></a>MFRC522_REG_STATUS_1&#160;</td><td class="fielddoc"><p>Communication status bits. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea7f69438cb9d2e7c8590144843a9b6949"></a>MFRC522_REG_STATUS_2&#160;</td><td class="fielddoc"><p>Receiver and transmitter status bits. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eac6a80f074628cfaff1eb127278fdb3ae"></a>MFRC522_REG_FIFO_DATA&#160;</td><td class="fielddoc"><p>Input and output of 64 byte FIFO buffer. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eae66631d0a4e5cd3772e10de61b951444"></a>MFRC522_REG_FIFO_LEVEL&#160;</td><td class="fielddoc"><p>Number of bytes stored in the FIFO buffer. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ead315c97691b402ab92de4a8a6caecd58"></a>MFRC522_REG_WATER_LEVEL&#160;</td><td class="fielddoc"><p>Level for FIFO underflow and overflow warning. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eab27729aaab9ad0460400e17a3556a66f"></a>MFRC522_REG_CONTROL&#160;</td><td class="fielddoc"><p>Miscellaneous control registers. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea726366cb1cb35da3fdfbf5e8a4d5b498"></a>MFRC522_REG_BIT_FRAMING&#160;</td><td class="fielddoc"><p>Adjustments for bit-oriented frames. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eadf940b640e42afbe90b3cd5501c24b07"></a>MFRC522_REG_COLL&#160;</td><td class="fielddoc"><p>Bit position of the first bit-collision detected on the RF interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ead77775e78bf78d9dcd945c5472d85c53"></a>MFRC522_REG_MODE&#160;</td><td class="fielddoc"><p>Defines general modes for transmitting and receiving. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea9428321edb8c323ada312f80159e7213"></a>MFRC522_REG_TX_MODE&#160;</td><td class="fielddoc"><p>Defines transmission data rate and framing. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea9039dc531ec4294c484f65d777065673"></a>MFRC522_REG_RX_MODE&#160;</td><td class="fielddoc"><p>Defines reception data rate and framing. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eacc42b39b2704899e51b2fa3171fdca53"></a>MFRC522_REG_TX_CONTROL&#160;</td><td class="fielddoc"><p>Controls the logical behavior of the antenna driver pins TX1 and TX2. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea35d80e2afe71d72a87e5589716f50a33"></a>MFRC522_REG_TX_ASK&#160;</td><td class="fielddoc"><p>Controls the setting of the transmission modulation. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea77700f219353bd127cb5d1b3e5bfce25"></a>MFRC522_REG_TX_SEL&#160;</td><td class="fielddoc"><p>Selects the internal sources for the antenna driver. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea931a4cc676d5abdd1c3a6e6deb6504e6"></a>MFRC522_REG_RX_SEL&#160;</td><td class="fielddoc"><p>Selects internal receiver settings. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea6e39ad84ad193ba207e4db9edbd90bcc"></a>MFRC522_REG_RX_THRESHHOLD&#160;</td><td class="fielddoc"><p>Selects thresholds for the bit decoder. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea2af8680385f77066bcd1aaf1abd17477"></a>MFRC522_REG_DEMOD&#160;</td><td class="fielddoc"><p>Defines demodulator settings. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea8532f8137da315305a8f1172a97871bd"></a>MFRC522_REG_MF_TX&#160;</td><td class="fielddoc"><p>Controls some MIFARE communication transmit parameters. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eae36ec4db8d2c7a83523f93c4fe12d525"></a>MFRC522_REG_MF_RX&#160;</td><td class="fielddoc"><p>Controls some MIFARE communication receive parameters. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea8a8136d11b8cda0ce280c8bc5844ff3b"></a>MFRC522_REG_SERIAL_SPEED&#160;</td><td class="fielddoc"><p>Selects the speed of the serial UART interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea8ed0af3503d8b542c5392c8bc087e083"></a>MFRC522_REG_CRC_RESULT_MSB&#160;</td><td class="fielddoc"><p>Shows the higher 8 bits of the CRC calculation. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea03b9723eda1f74075719ed1384c1f8a2"></a>MFRC522_REG_CRC_RESULT_LSB&#160;</td><td class="fielddoc"><p>Shows the lower 8 bits of the CRC calculation. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eadd3218aa272bf3665cbdeb4c1ae9b739"></a>MFRC522_REG_MOD_WIDTH&#160;</td><td class="fielddoc"><p>Controls the ModWidth setting. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea009203475ec665d0bce018b15dc4448f"></a>MFRC522_REG_RF_CFG&#160;</td><td class="fielddoc"><p>Configures the receiver gain. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea95b4471e15f19552f74c186f744eb3a6"></a>MFRC522_REG_GS_N&#160;</td><td class="fielddoc"><p>Selects the conductance of the antenna driver pins TX1 and TX2 for modulation. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eac692505a257044683a3dfcef0384dbb1"></a>MFRC522_REG_CW_GS_P&#160;</td><td class="fielddoc"><p>Defines the conductance of the p-driver output during periods of no modulation. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eae413d97bf54a68200d0f0c9a8e18b68c"></a>MFRC522_REG_MOD_GS_P&#160;</td><td class="fielddoc"><p>Defines the conductance of the p-driver output during periods of modulation. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea05233f154591c849e48e761eab30d129"></a>MFRC522_REG_T_MODE&#160;</td><td class="fielddoc"><p>Defines settings for the internal timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea8dfc15b4652356f2eb1b2bcd8600f6e5"></a>MFRC522_REG_T_PRESCALER&#160;</td><td class="fielddoc"><p>Defines settings for the internal timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea35bdf0017aae06d28f60ed7c631819be"></a>MFRC522_REG_T_RELOAD_MSB&#160;</td><td class="fielddoc"><p>Defines the higher 8 bits of 16-bit timer reload value. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eadbdf5a43d0613b082e4b3c93b9b5ee35"></a>MFRC522_REG_T_RELOAD_LSB&#160;</td><td class="fielddoc"><p>Defines the lower 8 bits of 16-bit timer reload value. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea4a86f680b8fe4268f8d7839d5fc789cb"></a>MFRC522_REG_T_COUNTER_VAL_MSB&#160;</td><td class="fielddoc"><p>Shows the higher 8 bits of 16-bit timer value. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eaad7cb363420e54c8daa92fc0dd0a2729"></a>MFRC522_REG_T_COUNTER_VAL_LSB&#160;</td><td class="fielddoc"><p>Shows the lower 8 bits of 16-bit timer value. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea8ef9472a8b1c2fb1523a3fa44f0c3cdb"></a>MFRC522_REG_TEST_SEL_1&#160;</td><td class="fielddoc"><p>General test signal configuration. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eafbb1caa298cdcc2786860b9d3c98557f"></a>MFRC522_REG_TEST_SEL_2&#160;</td><td class="fielddoc"><p>General test signal configuration and PRBS control. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea1429a0457171148a430b740e1e5435a1"></a>MFRC522_REG_TEST_PIN_EN&#160;</td><td class="fielddoc"><p>Enables pin output driver on pins D1 to D7. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea254a515ad84e81fc0c39076f7c667aef"></a>MFRC522_REG_TEST_PIN_VALUE&#160;</td><td class="fielddoc"><p>Defines the values for D1 to D7 when it is used as an I/O bus. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea7347f4181f46e4168863cc97f338e72e"></a>MFRC522_REG_TEST_BUS&#160;</td><td class="fielddoc"><p>Shows the status of the internal test bus. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ead81a90ffed7260ddf920688bdcb57437"></a>MFRC522_REG_AUTO_TEST&#160;</td><td class="fielddoc"><p>Controls the digital self test. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea9fe54b1eca4e29ecb853546fa2517937"></a>MFRC522_REG_VERSION&#160;</td><td class="fielddoc"><p>Shows the software version. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069ea5f82fd095a739da86c6bcbea501e797f"></a>MFRC522_REG_ANALOG_TEST&#160;</td><td class="fielddoc"><p>Controls the pins AUX1 and AUX2. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eac9612ae50adff55f363d6ff4aeefabbf"></a>MFRC522_REG_TEST_DAC_1&#160;</td><td class="fielddoc"><p>Defines the test value for TestDAC1. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eaa5a02bdc744eac816775bde335acfbe9"></a>MFRC522_REG_TEST_DAC2&#160;</td><td class="fielddoc"><p>Defines the test value for TestDAC2. </p>
</td></tr>
<tr><td class="fieldname"><a id="abf9e5478d91cd52534962e2be981069eac56388c04caea8555592051db317b344"></a>MFRC522_REG_TEST_ADC&#160;</td><td class="fielddoc"><p>Shows the value of ADC I and Q channels. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00036">36</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="ac90ea4e202c15a1dfc4e53d4409373bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac90ea4e202c15a1dfc4e53d4409373bb">&#9670;&nbsp;</a></span>mfrc522_pcd_rx_gain_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="mfrc522__regs_8h.html#ac90ea4e202c15a1dfc4e53d4409373bb">mfrc522_pcd_rx_gain_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver gain definitions. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac90ea4e202c15a1dfc4e53d4409373bbaeed411e8eb0d042d9e9ad7d5c1ab8420"></a>MFRC522_RXGAIN_18_DB&#160;</td><td class="fielddoc"><p>18 dB, minimum </p>
</td></tr>
<tr><td class="fieldname"><a id="ac90ea4e202c15a1dfc4e53d4409373bbabfd9935042eb833c247576985e9f806f"></a>MFRC522_RXGAIN_23_DB&#160;</td><td class="fielddoc"><p>23 dB </p>
</td></tr>
<tr><td class="fieldname"><a id="ac90ea4e202c15a1dfc4e53d4409373bbafe20afd87532aa6a1c0745a9a3f2d091"></a>MFRC522_RXGAIN_18_DB_2&#160;</td><td class="fielddoc"><p>18 dB, duplicate for MFRC522_RXGAIN_18_DB </p>
</td></tr>
<tr><td class="fieldname"><a id="ac90ea4e202c15a1dfc4e53d4409373bbae152bd745bb0bf6f8a59cb5eb5619e5b"></a>MFRC522_RXGAIN_23_DB_2&#160;</td><td class="fielddoc"><p>23 dB, duplicate for MFRC522_RXGAIN_23_DB </p>
</td></tr>
<tr><td class="fieldname"><a id="ac90ea4e202c15a1dfc4e53d4409373bba4026e3c8eb2967ef99ebf4aa31f6f459"></a>MFRC522_RXGAIN_33_DB&#160;</td><td class="fielddoc"><p>33 dB, average, and typical default </p>
</td></tr>
<tr><td class="fieldname"><a id="ac90ea4e202c15a1dfc4e53d4409373bbabb0d300cc6545dff4c1cd5c929b6ce38"></a>MFRC522_RXGAIN_38_DB&#160;</td><td class="fielddoc"><p>38 dB </p>
</td></tr>
<tr><td class="fieldname"><a id="ac90ea4e202c15a1dfc4e53d4409373bbab1395aae39b4d8f41e6181bc723cc047"></a>MFRC522_RXGAIN_43_DB&#160;</td><td class="fielddoc"><p>43 dB </p>
</td></tr>
<tr><td class="fieldname"><a id="ac90ea4e202c15a1dfc4e53d4409373bba7ebca1d7342b7bc4e52cd014e3f39962"></a>MFRC522_RXGAIN_48_DB&#160;</td><td class="fielddoc"><p>48 dB, maximum </p>
</td></tr>
<tr><td class="fieldname"><a id="ac90ea4e202c15a1dfc4e53d4409373bba2e2dfb386d2c40ff26e37209d0d35fe1"></a>MFRC522_RXGAIN_MIN&#160;</td><td class="fielddoc"><p>18 dB, minimum, convenience for MFRC522_RXGAIN_18_DB </p>
</td></tr>
<tr><td class="fieldname"><a id="ac90ea4e202c15a1dfc4e53d4409373bba31c186febad0605f37930a26f5a76b8a"></a>MFRC522_RXGAIN_AVG&#160;</td><td class="fielddoc"><p>33 dB, average, convenience for MFRC522_RXGAIN_33_DB </p>
</td></tr>
<tr><td class="fieldname"><a id="ac90ea4e202c15a1dfc4e53d4409373bbaf3cc6c83a59fab16481f4bee3e48c915"></a>MFRC522_RXGAIN_MAX&#160;</td><td class="fielddoc"><p>48 dB, maximum, convenience for MFRC522_RXGAIN_48_DB </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00120">120</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
<a id="a38055f6f904b626f6b42b9a65754179c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38055f6f904b626f6b42b9a65754179c">&#9670;&nbsp;</a></span>mfrc522_picc_command_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="mfrc522__regs_8h.html#a38055f6f904b626f6b42b9a65754179c">mfrc522_picc_command_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PICC command definitions. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179ca79b40e0026cba182cdd2425f82f8defc"></a>MFRC522_PICC_CMD_ISO_14443_REQA&#160;</td><td class="fielddoc"><p>REQuest command, Type A. </p>
<p>Invites PICCs in state IDLE to go to READY and prepare for anticollision or selection. 7 bit frame. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179ca6a1dae9b304725f374bf251b68045bd3"></a>MFRC522_PICC_CMD_ISO_14443_WUPA&#160;</td><td class="fielddoc"><p>Wake-UP command, Type A. </p>
<p>Invites PICCs in state IDLE and HALT to go to READY(*) and prepare for anticollision or selection. 7 bit frame. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179ca22758013c9573cc8f1af661fd936cb81"></a>MFRC522_PICC_CMD_ISO_14443_SEL_CL1&#160;</td><td class="fielddoc"><p>Anti collision/Select, Cascade Level 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179cacd2448e3aadf372cfeea356d5bb816aa"></a>MFRC522_PICC_CMD_ISO_14443_SEL_CL2&#160;</td><td class="fielddoc"><p>Anti collision/Select, Cascade Level 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179ca8f0315c4018df9f138882e05242c05b6"></a>MFRC522_PICC_CMD_ISO_14443_SEL_CL3&#160;</td><td class="fielddoc"><p>Anti collision/Select, Cascade Level 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179ca4ac2c7d1f818ee91d6c64606131efcd2"></a>MFRC522_PICC_CMD_ISO_14443_HLTA&#160;</td><td class="fielddoc"><p>HLTA command, Type A. </p>
<p>Instructs an ACTIVE PICC to go to state HALT. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179cac48585343944c05945f731684a598c5a"></a>MFRC522_PICC_CMD_ISO_14443_RATS&#160;</td><td class="fielddoc"><p>Request command for Answer To Reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179caf642e236f52de2eafab099ecc4a45b30"></a>MFRC522_PICC_CMD_MF_AUTH_KEY_A&#160;</td><td class="fielddoc"><p>Authentication with Key A. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179ca2075b8e7eb155945753d3a9c6b297460"></a>MFRC522_PICC_CMD_MF_AUTH_KEY_B&#160;</td><td class="fielddoc"><p>Authentication with Key B. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179ca198e1ff316cd404b1cbec8ed10cec181"></a>MFRC522_PICC_CMD_MF_PERS_UID_USAGE&#160;</td><td class="fielddoc"><p>Set anti-collision, selection and authentication behaviour. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179ca2ea4f9d5525de774f8fb4d5ac7b88cb3"></a>MFRC522_PICC_CMD_MF_SET_MOD_TYPE&#160;</td><td class="fielddoc"><p>Set load modulation strength. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179caa3adc9945b617a0688f658876369d59d"></a>MFRC522_PICC_CMD_MF_READ&#160;</td><td class="fielddoc"><p>Read one block of 16 bytes. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179ca8e5284acd3ee69a1031c90010a8e2a75"></a>MFRC522_PICC_CMD_MF_WRITE&#160;</td><td class="fielddoc"><p>Write one block of 16 bytes. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179cae3ae4ec63bf2fe973385ebe563c3a8af"></a>MFRC522_PICC_CMD_MF_DECREMENT&#160;</td><td class="fielddoc"><p>Decrement: Subtracts the operand from the value of the addressed block, and stores the result in the Transfer Buffer. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179cad93c4501c0813586a026b1a372c98ac7"></a>MFRC522_PICC_CMD_MF_INCREMENT&#160;</td><td class="fielddoc"><p>Increment: Adds the operand to the value of the addressed block, and stores the result in the Transfer Buffer. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179cafcc6ebe2c493453398d567390415f3e3"></a>MFRC522_PICC_CMD_MF_RESTORE&#160;</td><td class="fielddoc"><p>Restore: Copies the value of the addressed block into the Transfer Buffer. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179ca854ceb4fbaca9d8dd1e13467af0a1555"></a>MFRC522_PICC_CMD_MF_TRANSFER&#160;</td><td class="fielddoc"><p>Write the value from the Transfer Buffer into destination block. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179ca289eb6d5d1f12627e022f8f0b6a7e71d"></a>MFRC522_PICC_CMD_MF_UL_WRITE&#160;</td><td class="fielddoc"><p>Transfers 16 bytes, but only writes least significant 4 bytes. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179ca25c67a5328a221563d0130f7b649cbeb"></a>MFRC522_PICC_CMD_MF_UL_READ&#160;</td><td class="fielddoc"><p>Read one block of 16 bytes. </p>
</td></tr>
<tr><td class="fieldname"><a id="a38055f6f904b626f6b42b9a65754179cae01b622db20bcced5d7ac1f880192aa5"></a>MFRC522_PICC_CMD_MF_UL_COMPAT_WRITE&#160;</td><td class="fielddoc"><p>Write one block of 16 bytes. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="mfrc522__regs_8h_source.html#l00140">140</a> of file <a class="el" href="mfrc522__regs_8h_source.html">mfrc522_regs.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Wed Mar 12 2025 10:21:26 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
