# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do iir.do
# IIR_tb
# IIR_Filtr
# mem
# 2
# 3.14159265359
# file17148918
# Start
# -500.0
# 500.0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:48 on Feb 27,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_Filtr.sv ../IIR_Filtr/IIR_tb.sv ../IIR_Filtr/Top.sv 
# -- Compiling module IIR
# -- Compiling module IIR_Filtr
# -- Compiling module IIR_tb
# -- Compiling module Top
# 
# Top level modules:
# 	IIR
# 	IIR_tb
# End time: 22:25:49 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:49 on Feb 27,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 22:25:49 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:50 on Feb 27,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 22:25:50 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:50 on Feb 27,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 22:25:52 on Feb 27,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:53 on Feb 27,2022
# vlog -reportprogress 300 ../IIR_Filtr/Convers/synthesis/Convers.v 
# -- Compiling module Convers
# 
# Top level modules:
# 	Convers
# End time: 22:25:54 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:54 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fpoint2_multi_dspba_library_package
# End time: 22:25:54 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:55 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/fpoint2_multi_dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fpoint2_multi_dspba_library_package
# -- Compiling entity fpoint2_multi_dspba_delay
# -- Compiling architecture delay of fpoint2_multi_dspba_delay
# End time: 22:25:55 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:55 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/fpoint2_multi_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fpoint2_multi_datapath
# -- Compiling architecture fp_data_path of fpoint2_multi_datapath
# End time: 22:25:56 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:56 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/fpoint2_multi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity fpoint2_multi
# -- Compiling architecture fpmulti of fpoint2_multi
# End time: 22:25:56 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:56 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FloatToInt/FloatToInt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FloatToInt
# -- Compiling architecture normal of FloatToInt
# End time: 22:25:56 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:56 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPAddSub/FPAddSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPAddSub
# -- Compiling architecture normal of FPAddSub
# ** Warning: ../IIR_Filtr/Convers/synthesis/submodules/FPAddSub/FPAddSub.vhd(1590): (vcom-1445) Duplicate signal "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" found in sensitivity list.
# End time: 22:25:57 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:57 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPDiv/FPDiv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FPDiv
# -- Compiling architecture beh of FPDiv
# End time: 22:25:57 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:57 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPMult/FPMult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPMult
# -- Compiling architecture normal of FPMult
# End time: 22:25:57 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:57 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 22:25:58 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:58 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPSqrt/FPSqrt.vhd ../IIR_Filtr/Convers/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Loading package FPSqrt_safe_path
# -- Compiling entity FPSqrt
# -- Compiling architecture normal of FPSqrt
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 22:25:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:58 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/IntToFloat/IntToFloat.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity IntToFloat
# -- Compiling architecture normal of IntToFloat
# End time: 22:25:58 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 22:25:59 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 22:25:59 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 22:25:59 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:59 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 22:26:00 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 22:26:00 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 22:26:00 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 22:26:01 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 22:26:01 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 22:26:01 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 22:26:01 on Feb 27,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.Top
# Loading work.Convers
# Loading work.IIR_Filtr
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.fpoint2_multi(fpmulti)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.fpoint2_multi_datapath(fp_data_path)
# Loading work.fpoint2_multi_dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading lpm.lpm_components
# Loading work.inttofloat(normal)
# Loading work.fpoint2_multi_dspba_delay(delay)
# Loading work.floattoint(normal)
# Loading work.dspba_library_package
# Loading altera_lnsim.altera_lnsim_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3015) ../IIR_Filtr/Top.sv(27): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset_req'. The port definition is at: ../IIR_Filtr/Convers/synthesis/Convers.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_i File: ../IIR_Filtr/Convers/synthesis/Convers.v
# ** Warning: (vsim-3015) ../IIR_Filtr/Top.sv(29): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset_req'. The port definition is at: ../IIR_Filtr/Convers/synthesis/Convers.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_o File: ../IIR_Filtr/Convers/synthesis/Convers.v
# ** Warning: (vsim-3839) ../IIR_Filtr/Top.sv(29): Variable '/IIR_tb/dut/done', driven via a port connection, is multiply driven. See ../IIR_Filtr/Top.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_o File: ../IIR_Filtr/Convers/synthesis/Convers.v
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(58): Variable '/IIR_tb/dut/filtr/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(70).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(57): Variable '/IIR_tb/dut/filtr/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(56): Variable '/IIR_tb/dut/filtr/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(66).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(55): Variable '/IIR_tb/dut/filtr/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(72).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(54): Variable '/IIR_tb/dut/filtr/summ_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(76).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(53): Variable '/IIR_tb/dut/filtr/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(50): Variable '/IIR_tb/dut/filtr/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(64).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(49): Variable '/IIR_tb/dut/filtr/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(48): Variable '/IIR_tb/dut/filtr/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: Design size of 10505 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_o/nios_custom_instr_floating_point_2_multi_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_i/nios_custom_instr_floating_point_2_multi_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /IIR_tb/dut/cnv_i/nios_custom_instr_floating_point_2_multi_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /IIR_tb/dut/cnv_o/nios_custom_instr_floating_point_2_multi_0
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(17)
#    Time: 21320 ns  Iteration: 0  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 17
do iir.do
# IIR_tb
# IIR_Filtr
# mem
# 2
# 3.14159265359
# file1c2b1270
# Start
# -500.0
# 500.0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:44 on Feb 27,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_Filtr.sv ../IIR_Filtr/IIR_tb.sv ../IIR_Filtr/Top.sv 
# -- Compiling module IIR
# -- Compiling module IIR_Filtr
# -- Compiling module IIR_tb
# -- Compiling module Top
# 
# Top level modules:
# 	IIR
# 	IIR_tb
# End time: 22:31:44 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:44 on Feb 27,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 22:31:44 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:45 on Feb 27,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 22:31:45 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:45 on Feb 27,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 22:31:48 on Feb 27,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:49 on Feb 27,2022
# vlog -reportprogress 300 ../IIR_Filtr/Convers/synthesis/Convers.v 
# -- Compiling module Convers
# 
# Top level modules:
# 	Convers
# End time: 22:31:50 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:50 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fpoint2_multi_dspba_library_package
# End time: 22:31:50 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:50 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/fpoint2_multi_dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fpoint2_multi_dspba_library_package
# -- Compiling entity fpoint2_multi_dspba_delay
# -- Compiling architecture delay of fpoint2_multi_dspba_delay
# End time: 22:31:50 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:50 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/fpoint2_multi_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fpoint2_multi_datapath
# -- Compiling architecture fp_data_path of fpoint2_multi_datapath
# End time: 22:31:50 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:51 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/fpoint2_multi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity fpoint2_multi
# -- Compiling architecture fpmulti of fpoint2_multi
# End time: 22:31:51 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:51 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FloatToInt/FloatToInt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FloatToInt
# -- Compiling architecture normal of FloatToInt
# End time: 22:31:51 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:51 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPAddSub/FPAddSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPAddSub
# -- Compiling architecture normal of FPAddSub
# ** Warning: ../IIR_Filtr/Convers/synthesis/submodules/FPAddSub/FPAddSub.vhd(1590): (vcom-1445) Duplicate signal "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" found in sensitivity list.
# End time: 22:31:51 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPDiv/FPDiv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FPDiv
# -- Compiling architecture beh of FPDiv
# End time: 22:31:52 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPMult/FPMult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPMult
# -- Compiling architecture normal of FPMult
# End time: 22:31:52 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 22:31:52 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:52 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPSqrt/FPSqrt.vhd ../IIR_Filtr/Convers/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Loading package FPSqrt_safe_path
# -- Compiling entity FPSqrt
# -- Compiling architecture normal of FPSqrt
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 22:31:53 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:53 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/IntToFloat/IntToFloat.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity IntToFloat
# -- Compiling architecture normal of IntToFloat
# End time: 22:31:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:53 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 22:31:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:53 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 22:31:53 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:54 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 22:31:54 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:54 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 22:31:54 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:54 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 22:31:55 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:55 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 22:31:55 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:55 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 22:31:55 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:55 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 22:31:56 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:56 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 22:31:56 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:32:05 on Feb 27,2022, Elapsed time: 0:06:04
# Errors: 0, Warnings: 18
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 22:32:05 on Feb 27,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.Top
# Loading work.Convers
# Loading work.IIR_Filtr
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.fpoint2_multi(fpmulti)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.fpoint2_multi_datapath(fp_data_path)
# Loading work.fpoint2_multi_dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading lpm.lpm_components
# Loading work.inttofloat(normal)
# Loading work.fpoint2_multi_dspba_delay(delay)
# Loading work.floattoint(normal)
# Loading work.dspba_library_package
# Loading altera_lnsim.altera_lnsim_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3015) ../IIR_Filtr/Top.sv(27): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset_req'. The port definition is at: ../IIR_Filtr/Convers/synthesis/Convers.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_i File: ../IIR_Filtr/Convers/synthesis/Convers.v
# ** Warning: (vsim-3015) ../IIR_Filtr/Top.sv(29): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset_req'. The port definition is at: ../IIR_Filtr/Convers/synthesis/Convers.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_o File: ../IIR_Filtr/Convers/synthesis/Convers.v
# ** Warning: (vsim-3839) ../IIR_Filtr/Top.sv(29): Variable '/IIR_tb/dut/done', driven via a port connection, is multiply driven. See ../IIR_Filtr/Top.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_o File: ../IIR_Filtr/Convers/synthesis/Convers.v
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(58): Variable '/IIR_tb/dut/filtr/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(70).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(57): Variable '/IIR_tb/dut/filtr/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(56): Variable '/IIR_tb/dut/filtr/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(66).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(55): Variable '/IIR_tb/dut/filtr/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(72).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(54): Variable '/IIR_tb/dut/filtr/summ_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(76).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(53): Variable '/IIR_tb/dut/filtr/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(50): Variable '/IIR_tb/dut/filtr/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(64).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(49): Variable '/IIR_tb/dut/filtr/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(48): Variable '/IIR_tb/dut/filtr/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: Design size of 10505 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_o/nios_custom_instr_floating_point_2_multi_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_i/nios_custom_instr_floating_point_2_multi_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /IIR_tb/dut/cnv_i/nios_custom_instr_floating_point_2_multi_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /IIR_tb/dut/cnv_o/nios_custom_instr_floating_point_2_multi_0
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(17)
#    Time: 15020 ns  Iteration: 0  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 17
do iir.do
# IIR_tb
# IIR_Filtr
# mem
# 113
# 3.14159265359
# file1c401618
# Start
# -13.899061776627935
# 13.899061776627935
# 41.654224126455112
# 69.280635656614024
# 96.692904712270249
# 123.8063015407061
# 150.53702018613052
# 176.80243752908569
# 202.52136866977455
# 227.61431786593323
# 252.00372424961492
# 275.61420156338772
# 298.37277117493625
# 320.20908764983193
# 341.05565618523912
# 360.84804123248341
# 379.52506566363917
# 397.02899986652648
# 413.30574018363387
# 428.3049761434234
# 441.98034596711449
# 454.28957987028582
# 465.19463071635619
# 474.66179161810345
# 482.66180012372126
# 489.16992866538067
# 494.16606099072504
# 497.63475434105339
# 499.56528718400273
# 499.95169235318974
# 498.79277549238054
# 496.09211874717704
# 491.8580696928102
# 486.10371553226366
# 478.84684264447907
# 470.10988160767801
# 459.91983786773045
# 448.30820826586864
# 435.3108836837568
# 420.96803810683156
# 405.32400444881631
# 388.42713752122467
# 370.32966457140986
# 351.0875238511357
# 330.76019171464606
# 309.41049878066315
# 287.10443572654418
# 263.91094931488152
# 239.90172928300831
# 215.15098675413111
# 189.73522485499879
# 163.73300224912384
# 137.2246903164538
# 110.2922247300433
# 83.018852197582831
# 55.488873150596547
# 27.787381176640118
# -1.0341155355510723e-10
# -27.787381176846402
# -55.488873150802092
# -83.018852197786572
# -110.29222473024502
# -137.2246903166527
# -163.73300224931927
# -189.73522485519015
# -215.15098675431761
# -239.90172928318978
# -263.910949315057
# -287.10443572671352
# -309.41049878082538
# -330.76019171480112
# -351.08752385128275
# -370.32966457154868
# -388.42713752135501
# -405.32400444893739
# -420.96803810694314
# -435.31088368385844
# -448.3082082659601
# -459.91983786781157
# -470.10988160774849
# -478.84684264453853
# -486.10371553231204
# -491.85806969284738
# -496.09211874720285
# -498.79277549239492
# -499.95169235319264
# -499.56528718399414
# -497.63475434103333
# -494.1660609906935
# -489.16992866533786
# -482.66180012366732
# -474.66179161803842
# -465.19463071628036
# -454.28957987019947
# -441.98034596701791
# -428.30497614331665
# -413.30574018351751
# -397.02899986640085
# -379.52506566350468
# -360.84804123234051
# -341.05565618508791
# -320.20908764967317
# -298.37277117477043
# -275.61420156321537
# -252.00372424943623
# -227.61431786574911
# -202.5213686695856
# -176.80243752889245
# -150.53702018593359
# -123.80630154050571
# -96.692904712067431
# -69.280635656409387
# -41.654224126249304
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:29 on Feb 27,2022
# vlog -reportprogress 300 ../IIR_Filtr/IIR.sv ../IIR_Filtr/IIR_Filtr.sv ../IIR_Filtr/IIR_tb.sv ../IIR_Filtr/Top.sv 
# -- Compiling module IIR
# -- Compiling module IIR_Filtr
# -- Compiling module IIR_tb
# -- Compiling module Top
# 
# Top level modules:
# 	IIR
# 	IIR_tb
# End time: 22:33:29 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:29 on Feb 27,2022
# vlog -reportprogress 300 ../IIR_Filtr/FP_ADD.v ../IIR_Filtr/FP_MULT.v ../IIR_Filtr/FP_SUB.v ../IIR_Filtr/PLL.v 
# -- Compiling module FP_ADD
# -- Compiling module FP_MULT
# -- Compiling module FP_SUB
# -- Compiling module PLL
# 
# Top level modules:
# 	FP_ADD
# 	FP_MULT
# 	FP_SUB
# 	PLL
# End time: 22:33:30 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:30 on Feb 27,2022
# vlog -reportprogress 300 ../IIR_Filtr/PLL/PLL_0002.v 
# -- Compiling module PLL_0002
# 
# Top level modules:
# 	PLL_0002
# End time: 22:33:30 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:30 on Feb 27,2022
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 22:33:32 on Feb 27,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:33 on Feb 27,2022
# vlog -reportprogress 300 ../IIR_Filtr/Convers/synthesis/Convers.v 
# -- Compiling module Convers
# 
# Top level modules:
# 	Convers
# End time: 22:33:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:33 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fpoint2_multi_dspba_library_package
# End time: 22:33:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:33 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/fpoint2_multi_dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fpoint2_multi_dspba_library_package
# -- Compiling entity fpoint2_multi_dspba_delay
# -- Compiling architecture delay of fpoint2_multi_dspba_delay
# End time: 22:33:33 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:34 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/fpoint2_multi_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fpoint2_multi_datapath
# -- Compiling architecture fp_data_path of fpoint2_multi_datapath
# End time: 22:33:34 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:34 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/fpoint2_multi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity fpoint2_multi
# -- Compiling architecture fpmulti of fpoint2_multi
# End time: 22:33:34 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:34 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FloatToInt/FloatToInt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FloatToInt
# -- Compiling architecture normal of FloatToInt
# End time: 22:33:34 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:34 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPAddSub/FPAddSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPAddSub
# -- Compiling architecture normal of FPAddSub
# ** Warning: ../IIR_Filtr/Convers/synthesis/submodules/FPAddSub/FPAddSub.vhd(1590): (vcom-1445) Duplicate signal "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" found in sensitivity list.
# End time: 22:33:35 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:35 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPDiv/FPDiv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FPDiv
# -- Compiling architecture beh of FPDiv
# End time: 22:33:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:35 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPMult/FPMult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FPMult
# -- Compiling architecture normal of FPMult
# End time: 22:33:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:35 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 22:33:35 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:36 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/FPSqrt/FPSqrt.vhd ../IIR_Filtr/Convers/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Loading package FPSqrt_safe_path
# -- Compiling entity FPSqrt
# -- Compiling architecture normal of FPSqrt
# -- Compiling package FPSqrt_safe_path
# -- Compiling package body FPSqrt_safe_path
# -- Loading package FPSqrt_safe_path
# End time: 22:33:36 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:36 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/Convers/synthesis/submodules/IntToFloat/IntToFloat.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package fpoint2_multi_dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity IntToFloat
# -- Compiling architecture normal of IntToFloat
# End time: 22:33:36 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:36 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 22:33:37 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:37 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 22:33:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:37 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_MULT/FP_MULT_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_MULT_0002
# -- Compiling architecture normal of FP_MULT_0002
# End time: 22:33:37 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:38 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 22:33:38 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:38 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 22:33:38 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:38 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_SUB/FP_SUB_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_SUB_0002
# -- Compiling architecture normal of FP_SUB_0002
# End time: 22:33:38 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:39 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 22:33:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:39 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 22:33:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:39 on Feb 27,2022
# vcom -reportprogress 300 ../IIR_Filtr/FP_ADD/FP_ADD_0002.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package altera_lnsim_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP_ADD_0002
# -- Compiling architecture normal of FP_ADD_0002
# End time: 22:33:39 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:33:46 on Feb 27,2022, Elapsed time: 0:01:41
# Errors: 0, Warnings: 18
# vsim -voptargs="+acc" work.IIR_tb 
# Start time: 22:33:47 on Feb 27,2022
# Loading sv_std.std
# Loading work.IIR_tb
# Loading work.Top
# Loading work.Convers
# Loading work.IIR_Filtr
# Loading work.FP_MULT
# Loading work.FP_SUB
# Loading work.FP_ADD
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.fpoint2_multi(fpmulti)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.fpoint2_multi_datapath(fp_data_path)
# Loading work.fpoint2_multi_dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading lpm.lpm_components
# Loading work.inttofloat(normal)
# Loading work.fpoint2_multi_dspba_delay(delay)
# Loading work.floattoint(normal)
# Loading work.dspba_library_package
# Loading altera_lnsim.altera_lnsim_components
# Loading work.fp_mult_0002(normal)
# Loading work.dspba_delay(delay)
# Loading work.fp_sub_0002(normal)
# Loading work.fp_add_0002(normal)
# ** Warning: (vsim-3015) ../IIR_Filtr/Top.sv(27): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset_req'. The port definition is at: ../IIR_Filtr/Convers/synthesis/Convers.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_i File: ../IIR_Filtr/Convers/synthesis/Convers.v
# ** Warning: (vsim-3015) ../IIR_Filtr/Top.sv(29): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset_req'. The port definition is at: ../IIR_Filtr/Convers/synthesis/Convers.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_o File: ../IIR_Filtr/Convers/synthesis/Convers.v
# ** Warning: (vsim-3839) ../IIR_Filtr/Top.sv(29): Variable '/IIR_tb/dut/done', driven via a port connection, is multiply driven. See ../IIR_Filtr/Top.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_o File: ../IIR_Filtr/Convers/synthesis/Convers.v
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(58): Variable '/IIR_tb/dut/filtr/mlt_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(70).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(57): Variable '/IIR_tb/dut/filtr/mlt_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(56): Variable '/IIR_tb/dut/filtr/mlt_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(66).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(55): Variable '/IIR_tb/dut/filtr/mlt_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(72).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(54): Variable '/IIR_tb/dut/filtr/summ_b3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(76).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(53): Variable '/IIR_tb/dut/filtr/summ_b2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(50): Variable '/IIR_tb/dut/filtr/summ_a3', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(64).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(49): Variable '/IIR_tb/dut/filtr/summ_a2', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(62).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: (vsim-3839) ../IIR_Filtr/IIR_Filtr.sv(48): Variable '/IIR_tb/dut/filtr/mlt_s', driven via a port connection, is multiply driven. See ../IIR_Filtr/IIR_Filtr.sv(60).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/filtr File: ../IIR_Filtr/IIR_Filtr.sv
# ** Warning: Design size of 10505 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_o/nios_custom_instr_floating_point_2_multi_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /IIR_tb/dut/cnv_i/nios_custom_instr_floating_point_2_multi_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /IIR_tb/dut/cnv_i/nios_custom_instr_floating_point_2_multi_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /IIR_tb/dut/cnv_o/nios_custom_instr_floating_point_2_multi_0
# ** Note: $stop    : ../IIR_Filtr/IIR_tb.sv(17)
#    Time: 237020 ns  Iteration: 0  Instance: /IIR_tb
# Break in Module IIR_tb at ../IIR_Filtr/IIR_tb.sv line 17
# End time: 22:58:19 on Feb 27,2022, Elapsed time: 0:24:32
# Errors: 0, Warnings: 17
