

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_490_8'
================================================================
* Date:           Thu Dec 29 13:21:15 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.094 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      227|      227|  2.270 us|  2.270 us|  227|  227|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_490_8  |      225|      225|         8|          7|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 7, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_28 = alloca i32 1"   --->   Operation 11 'alloca' 'i_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_5_7 = alloca i32 1"   --->   Operation 12 'alloca' 'this_5_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%this_5_6_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_6"   --->   Operation 14 'read' 'this_5_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_5_6_read, i8192 %this_5_7"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %i_28"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc569"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = load i6 %i_28" [HLS_Final_vitis_src/dpu.cpp:501]   --->   Operation 18 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.71ns)   --->   "%icmp_ln490 = icmp_eq  i6 %i, i6 32" [HLS_Final_vitis_src/dpu.cpp:490]   --->   Operation 19 'icmp' 'icmp_ln490' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %icmp_ln490, void %for.inc569.split, void %for.inc575.exitStub" [HLS_Final_vitis_src/dpu.cpp:490]   --->   Operation 20 'br' 'br_ln490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ptr_load = load i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:492]   --->   Operation 21 'load' 'ptr_load' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln492 = trunc i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:492]   --->   Operation 22 'trunc' 'trunc_ln492' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:492]   --->   Operation 23 'zext' 'zext_ln492' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sk_addr_5 = getelementptr i8 %sk, i64 0, i64 %zext_ln492" [HLS_Final_vitis_src/dpu.cpp:492]   --->   Operation 24 'getelementptr' 'sk_addr_5' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%sk_load = load i12 %sk_addr_5" [HLS_Final_vitis_src/dpu.cpp:492]   --->   Operation 25 'load' 'sk_load' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 26 [1/1] (0.99ns)   --->   "%add_ln492 = add i12 %trunc_ln492, i12 1" [HLS_Final_vitis_src/dpu.cpp:492]   --->   Operation 26 'add' 'add_ln492' <Predicate = (!icmp_ln490)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln492_1 = zext i12 %add_ln492" [HLS_Final_vitis_src/dpu.cpp:492]   --->   Operation 27 'zext' 'zext_ln492_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sk_addr_6 = getelementptr i8 %sk, i64 0, i64 %zext_ln492_1" [HLS_Final_vitis_src/dpu.cpp:492]   --->   Operation 28 'getelementptr' 'sk_addr_6' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%sk_load_5 = load i12 %sk_addr_6" [HLS_Final_vitis_src/dpu.cpp:492]   --->   Operation 29 'load' 'sk_load_5' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 30 [1/1] (1.14ns)   --->   "%add_ln509 = add i32 %ptr_load, i32 13" [HLS_Final_vitis_src/dpu.cpp:509]   --->   Operation 30 'add' 'add_ln509' <Predicate = (!icmp_ln490)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln509 = store i32 %add_ln509, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:509]   --->   Operation 31 'store' 'store_ln509' <Predicate = (!icmp_ln490)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.84ns)   --->   "%add_ln490 = add i6 %i, i6 1" [HLS_Final_vitis_src/dpu.cpp:490]   --->   Operation 34 'add' 'add_ln490' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%this_5_7_load = load i8192 %this_5_7" [HLS_Final_vitis_src/dpu.cpp:501]   --->   Operation 35 'load' 'this_5_7_load' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (1.29ns)   --->   "%sk_load = load i12 %sk_addr_5" [HLS_Final_vitis_src/dpu.cpp:492]   --->   Operation 36 'load' 'sk_load' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 37 [1/2] (1.29ns)   --->   "%sk_load_5 = load i12 %sk_addr_6" [HLS_Final_vitis_src/dpu.cpp:492]   --->   Operation 37 'load' 'sk_load_5' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln492_1 = trunc i8 %sk_load_5" [HLS_Final_vitis_src/dpu.cpp:492]   --->   Operation 38 'trunc' 'trunc_ln492_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%t = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln492_1, i8 %sk_load" [HLS_Final_vitis_src/dpu.cpp:492]   --->   Operation 39 'bitconcatenate' 't' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln491 = zext i13 %t" [HLS_Final_vitis_src/dpu.cpp:491]   --->   Operation 40 'zext' 'zext_ln491' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.99ns)   --->   "%add_ln493 = add i12 %trunc_ln492, i12 2" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 41 'add' 'add_ln493' <Predicate = (!icmp_ln490)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln493 = zext i12 %add_ln493" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 42 'zext' 'zext_ln493' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sk_addr_7 = getelementptr i8 %sk, i64 0, i64 %zext_ln493" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 43 'getelementptr' 'sk_addr_7' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.29ns)   --->   "%sk_load_6 = load i12 %sk_addr_7" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 44 'load' 'sk_load_6' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 45 [1/1] (0.99ns)   --->   "%add_ln493_1 = add i12 %trunc_ln492, i12 3" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 45 'add' 'add_ln493_1' <Predicate = (!icmp_ln490)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln493_2 = zext i12 %add_ln493_1" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 46 'zext' 'zext_ln493_2' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sk_addr_8 = getelementptr i8 %sk, i64 0, i64 %zext_ln493_2" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 47 'getelementptr' 'sk_addr_8' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.29ns)   --->   "%sk_load_7 = load i12 %sk_addr_8" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 48 'load' 'sk_load_7' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 49 [1/1] (1.05ns)   --->   "%sub_ln501 = sub i14 4096, i14 %zext_ln491" [HLS_Final_vitis_src/dpu.cpp:501]   --->   Operation 49 'sub' 'sub_ln501' <Predicate = (!icmp_ln490)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln502)   --->   "%sext_ln501 = sext i14 %sub_ln501" [HLS_Final_vitis_src/dpu.cpp:501]   --->   Operation 50 'sext' 'sext_ln501' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln501 = trunc i6 %i" [HLS_Final_vitis_src/dpu.cpp:501]   --->   Operation 51 'trunc' 'trunc_ln501' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln501, i8 0" [HLS_Final_vitis_src/dpu.cpp:501]   --->   Operation 52 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i13 %shl_ln" [HLS_Final_vitis_src/dpu.cpp:501]   --->   Operation 53 'zext' 'zext_ln501' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln502)   --->   "%shl_ln501 = shl i8192 4294967295, i8192 %zext_ln501" [HLS_Final_vitis_src/dpu.cpp:501]   --->   Operation 54 'shl' 'shl_ln501' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln502)   --->   "%xor_ln501 = xor i8192 %shl_ln501, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:501]   --->   Operation 55 'xor' 'xor_ln501' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln502)   --->   "%and_ln501 = and i8192 %this_5_7_load, i8192 %xor_ln501" [HLS_Final_vitis_src/dpu.cpp:501]   --->   Operation 56 'and' 'and_ln501' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln502)   --->   "%zext_ln501_1 = zext i32 %sext_ln501" [HLS_Final_vitis_src/dpu.cpp:501]   --->   Operation 57 'zext' 'zext_ln501_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln502)   --->   "%shl_ln501_1 = shl i8192 %zext_ln501_1, i8192 %zext_ln501" [HLS_Final_vitis_src/dpu.cpp:501]   --->   Operation 58 'shl' 'shl_ln501_1' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln502)   --->   "%or_ln501 = or i8192 %and_ln501, i8192 %shl_ln501_1" [HLS_Final_vitis_src/dpu.cpp:501]   --->   Operation 59 'or' 'or_ln501' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln502 = or i13 %shl_ln, i13 32" [HLS_Final_vitis_src/dpu.cpp:502]   --->   Operation 60 'or' 'or_ln502' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i13 %or_ln502" [HLS_Final_vitis_src/dpu.cpp:502]   --->   Operation 61 'zext' 'zext_ln502' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln502)   --->   "%shl_ln502 = shl i8192 4294967295, i8192 %zext_ln502" [HLS_Final_vitis_src/dpu.cpp:502]   --->   Operation 62 'shl' 'shl_ln502' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln502)   --->   "%xor_ln502 = xor i8192 %shl_ln502, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:502]   --->   Operation 63 'xor' 'xor_ln502' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.29ns) (out node of the LUT)   --->   "%and_ln502 = and i8192 %or_ln501, i8192 %xor_ln502" [HLS_Final_vitis_src/dpu.cpp:502]   --->   Operation 64 'and' 'and_ln502' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln490 = store i6 %add_ln490, i6 %i_28" [HLS_Final_vitis_src/dpu.cpp:490]   --->   Operation 65 'store' 'store_ln490' <Predicate = (!icmp_ln490)> <Delay = 0.46>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%this_5_7_load_1 = load i8192 %this_5_7"   --->   Operation 224 'load' 'this_5_7_load_1' <Predicate = (icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_5_7_out, i8192 %this_5_7_load_1"   --->   Operation 225 'write' 'write_ln0' <Predicate = (icmp_ln490)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 226 'ret' 'ret_ln0' <Predicate = (icmp_ln490)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.35>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln502)   --->   "%lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_5, i32 5, i32 7" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 66 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln502)   --->   "%zext_ln493_1 = zext i3 %lshr_ln2" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 67 'zext' 'zext_ln493_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (1.29ns)   --->   "%sk_load_6 = load i12 %sk_addr_7" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 68 'load' 'sk_load_6' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln502)   --->   "%trunc_ln493 = trunc i8 %sk_load_6" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 69 'trunc' 'trunc_ln493' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (1.29ns)   --->   "%sk_load_7 = load i12 %sk_addr_8" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 70 'load' 'sk_load_7' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln502)   --->   "%trunc_ln493_1 = trunc i8 %sk_load_7" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 71 'trunc' 'trunc_ln493_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sub_ln502)   --->   "%tmp_781 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln493_1" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 72 'bitconcatenate' 'tmp_781' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sub_ln502)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln493, i3 0" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 73 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sub_ln502)   --->   "%or_ln493 = or i9 %tmp, i9 %tmp_781" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 74 'or' 'or_ln493' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sub_ln502)   --->   "%tmp_1288 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_6, i32 6, i32 7" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 75 'partselect' 'tmp_1288' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sub_ln502)   --->   "%t_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln493_1, i2 %tmp_1288, i9 %or_ln493" [HLS_Final_vitis_src/dpu.cpp:493]   --->   Operation 76 'bitconcatenate' 't_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sub_ln502)   --->   "%zext_ln491_1 = zext i13 %t_1" [HLS_Final_vitis_src/dpu.cpp:491]   --->   Operation 77 'zext' 'zext_ln491_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_7, i32 2, i32 7" [HLS_Final_vitis_src/dpu.cpp:494]   --->   Operation 78 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.99ns)   --->   "%add_ln494 = add i12 %trunc_ln492, i12 4" [HLS_Final_vitis_src/dpu.cpp:494]   --->   Operation 79 'add' 'add_ln494' <Predicate = (!icmp_ln490)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln494 = zext i12 %add_ln494" [HLS_Final_vitis_src/dpu.cpp:494]   --->   Operation 80 'zext' 'zext_ln494' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln494" [HLS_Final_vitis_src/dpu.cpp:494]   --->   Operation 81 'getelementptr' 'sk_addr' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (1.29ns)   --->   "%sk_load_8 = load i12 %sk_addr" [HLS_Final_vitis_src/dpu.cpp:494]   --->   Operation 82 'load' 'sk_load_8' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 83 [1/1] (0.99ns)   --->   "%add_ln495 = add i12 %trunc_ln492, i12 5" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 83 'add' 'add_ln495' <Predicate = (!icmp_ln490)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln495 = zext i12 %add_ln495" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 84 'zext' 'zext_ln495' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sk_addr_9 = getelementptr i8 %sk, i64 0, i64 %zext_ln495" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 85 'getelementptr' 'sk_addr_9' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.29ns)   --->   "%sk_load_9 = load i12 %sk_addr_9" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 86 'load' 'sk_load_9' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 87 [1/1] (1.05ns) (out node of the LUT)   --->   "%sub_ln502 = sub i14 4096, i14 %zext_ln491_1" [HLS_Final_vitis_src/dpu.cpp:502]   --->   Operation 87 'sub' 'sub_ln502' <Predicate = (!icmp_ln490)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 88 [1/2] (1.29ns)   --->   "%sk_load_8 = load i12 %sk_addr" [HLS_Final_vitis_src/dpu.cpp:494]   --->   Operation 88 'load' 'sk_load_8' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln494 = trunc i8 %sk_load_8" [HLS_Final_vitis_src/dpu.cpp:494]   --->   Operation 89 'trunc' 'trunc_ln494' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln494, i6 %lshr_ln3" [HLS_Final_vitis_src/dpu.cpp:494]   --->   Operation 90 'bitconcatenate' 't_2' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln491_2 = zext i13 %t_2" [HLS_Final_vitis_src/dpu.cpp:491]   --->   Operation 91 'zext' 'zext_ln491_2' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_4 : Operation 92 [1/2] (1.29ns)   --->   "%sk_load_9 = load i12 %sk_addr_9" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 92 'load' 'sk_load_9' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_4 : Operation 93 [1/1] (0.99ns)   --->   "%add_ln495_1 = add i12 %trunc_ln492, i12 6" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 93 'add' 'add_ln495_1' <Predicate = (!icmp_ln490)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln495_2 = zext i12 %add_ln495_1" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 94 'zext' 'zext_ln495_2' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sk_addr_10 = getelementptr i8 %sk, i64 0, i64 %zext_ln495_2" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 95 'getelementptr' 'sk_addr_10' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (1.29ns)   --->   "%sk_load_10 = load i12 %sk_addr_10" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 96 'load' 'sk_load_10' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_4 : Operation 97 [1/1] (0.99ns)   --->   "%add_ln496 = add i12 %trunc_ln492, i12 7" [HLS_Final_vitis_src/dpu.cpp:496]   --->   Operation 97 'add' 'add_ln496' <Predicate = (!icmp_ln490)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln496 = zext i12 %add_ln496" [HLS_Final_vitis_src/dpu.cpp:496]   --->   Operation 98 'zext' 'zext_ln496' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sk_addr_11 = getelementptr i8 %sk, i64 0, i64 %zext_ln496" [HLS_Final_vitis_src/dpu.cpp:496]   --->   Operation 99 'getelementptr' 'sk_addr_11' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (1.29ns)   --->   "%sk_load_11 = load i12 %sk_addr_11" [HLS_Final_vitis_src/dpu.cpp:496]   --->   Operation 100 'load' 'sk_load_11' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln503)   --->   "%sext_ln502 = sext i14 %sub_ln502" [HLS_Final_vitis_src/dpu.cpp:502]   --->   Operation 101 'sext' 'sext_ln502' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln503)   --->   "%zext_ln502_1 = zext i32 %sext_ln502" [HLS_Final_vitis_src/dpu.cpp:502]   --->   Operation 102 'zext' 'zext_ln502_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln503)   --->   "%shl_ln502_1 = shl i8192 %zext_ln502_1, i8192 %zext_ln502" [HLS_Final_vitis_src/dpu.cpp:502]   --->   Operation 103 'shl' 'shl_ln502_1' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln503)   --->   "%or_ln502_1 = or i8192 %and_ln502, i8192 %shl_ln502_1" [HLS_Final_vitis_src/dpu.cpp:502]   --->   Operation 104 'or' 'or_ln502_1' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.05ns)   --->   "%sub_ln503 = sub i14 4096, i14 %zext_ln491_2" [HLS_Final_vitis_src/dpu.cpp:503]   --->   Operation 105 'sub' 'sub_ln503' <Predicate = (!icmp_ln490)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln503)   --->   "%sext_ln503 = sext i14 %sub_ln503" [HLS_Final_vitis_src/dpu.cpp:503]   --->   Operation 106 'sext' 'sext_ln503' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.02ns)   --->   "%add_ln503 = add i13 %or_ln502, i13 32" [HLS_Final_vitis_src/dpu.cpp:503]   --->   Operation 107 'add' 'add_ln503' <Predicate = (!icmp_ln490)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln503 = zext i13 %add_ln503" [HLS_Final_vitis_src/dpu.cpp:503]   --->   Operation 108 'zext' 'zext_ln503' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln503)   --->   "%shl_ln503 = shl i8192 4294967295, i8192 %zext_ln503" [HLS_Final_vitis_src/dpu.cpp:503]   --->   Operation 109 'shl' 'shl_ln503' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln503)   --->   "%xor_ln503 = xor i8192 %shl_ln503, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:503]   --->   Operation 110 'xor' 'xor_ln503' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln503)   --->   "%and_ln503 = and i8192 %or_ln502_1, i8192 %xor_ln503" [HLS_Final_vitis_src/dpu.cpp:503]   --->   Operation 111 'and' 'and_ln503' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln503)   --->   "%zext_ln503_1 = zext i32 %sext_ln503" [HLS_Final_vitis_src/dpu.cpp:503]   --->   Operation 112 'zext' 'zext_ln503_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln503)   --->   "%shl_ln503_1 = shl i8192 %zext_ln503_1, i8192 %zext_ln503" [HLS_Final_vitis_src/dpu.cpp:503]   --->   Operation 113 'shl' 'shl_ln503_1' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.29ns) (out node of the LUT)   --->   "%or_ln503 = or i8192 %and_ln503, i8192 %shl_ln503_1" [HLS_Final_vitis_src/dpu.cpp:503]   --->   Operation 114 'or' 'or_ln503' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node sub_ln504)   --->   "%tmp_1289 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_8, i32 7" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 115 'bitselect' 'tmp_1289' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln504)   --->   "%zext_ln495_1 = zext i1 %tmp_1289" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 116 'zext' 'zext_ln495_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sub_ln504)   --->   "%shl_ln8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_9, i1 0" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 117 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 118 [1/2] (1.29ns)   --->   "%sk_load_10 = load i12 %sk_addr_10" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 118 'load' 'sk_load_10' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node sub_ln504)   --->   "%trunc_ln495 = trunc i8 %sk_load_10" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 119 'trunc' 'trunc_ln495' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sub_ln504)   --->   "%tmp_784 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln495_1" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 120 'bitconcatenate' 'tmp_784' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln504)   --->   "%or_ln495 = or i9 %tmp_784, i9 %shl_ln8" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 121 'or' 'or_ln495' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sub_ln504)   --->   "%t_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln495, i9 %or_ln495" [HLS_Final_vitis_src/dpu.cpp:495]   --->   Operation 122 'bitconcatenate' 't_3' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node sub_ln504)   --->   "%zext_ln491_3 = zext i13 %t_3" [HLS_Final_vitis_src/dpu.cpp:491]   --->   Operation 123 'zext' 'zext_ln491_3' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 124 [1/2] (1.29ns)   --->   "%sk_load_11 = load i12 %sk_addr_11" [HLS_Final_vitis_src/dpu.cpp:496]   --->   Operation 124 'load' 'sk_load_11' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_11, i32 4, i32 7" [HLS_Final_vitis_src/dpu.cpp:496]   --->   Operation 125 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.99ns)   --->   "%add_ln496_1 = add i12 %trunc_ln492, i12 8" [HLS_Final_vitis_src/dpu.cpp:496]   --->   Operation 126 'add' 'add_ln496_1' <Predicate = (!icmp_ln490)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln496_1 = zext i12 %add_ln496_1" [HLS_Final_vitis_src/dpu.cpp:496]   --->   Operation 127 'zext' 'zext_ln496_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sk_addr_12 = getelementptr i8 %sk, i64 0, i64 %zext_ln496_1" [HLS_Final_vitis_src/dpu.cpp:496]   --->   Operation 128 'getelementptr' 'sk_addr_12' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 129 [2/2] (1.29ns)   --->   "%sk_load_12 = load i12 %sk_addr_12" [HLS_Final_vitis_src/dpu.cpp:496]   --->   Operation 129 'load' 'sk_load_12' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_5 : Operation 130 [1/1] (0.99ns)   --->   "%add_ln497 = add i12 %trunc_ln492, i12 9" [HLS_Final_vitis_src/dpu.cpp:497]   --->   Operation 130 'add' 'add_ln497' <Predicate = (!icmp_ln490)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln497 = zext i12 %add_ln497" [HLS_Final_vitis_src/dpu.cpp:497]   --->   Operation 131 'zext' 'zext_ln497' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sk_addr_13 = getelementptr i8 %sk, i64 0, i64 %zext_ln497" [HLS_Final_vitis_src/dpu.cpp:497]   --->   Operation 132 'getelementptr' 'sk_addr_13' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 133 [2/2] (1.29ns)   --->   "%sk_load_13 = load i12 %sk_addr_13" [HLS_Final_vitis_src/dpu.cpp:497]   --->   Operation 133 'load' 'sk_load_13' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_5 : Operation 134 [1/1] (1.05ns) (out node of the LUT)   --->   "%sub_ln504 = sub i14 4096, i14 %zext_ln491_3" [HLS_Final_vitis_src/dpu.cpp:504]   --->   Operation 134 'sub' 'sub_ln504' <Predicate = (!icmp_ln490)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln505)   --->   "%sext_ln504 = sext i14 %sub_ln504" [HLS_Final_vitis_src/dpu.cpp:504]   --->   Operation 135 'sext' 'sext_ln504' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln504 = or i13 %shl_ln, i13 96" [HLS_Final_vitis_src/dpu.cpp:504]   --->   Operation 136 'or' 'or_ln504' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln504 = zext i13 %or_ln504" [HLS_Final_vitis_src/dpu.cpp:504]   --->   Operation 137 'zext' 'zext_ln504' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln505)   --->   "%shl_ln504 = shl i8192 4294967295, i8192 %zext_ln504" [HLS_Final_vitis_src/dpu.cpp:504]   --->   Operation 138 'shl' 'shl_ln504' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln505)   --->   "%xor_ln504 = xor i8192 %shl_ln504, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:504]   --->   Operation 139 'xor' 'xor_ln504' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln505)   --->   "%and_ln504 = and i8192 %or_ln503, i8192 %xor_ln504" [HLS_Final_vitis_src/dpu.cpp:504]   --->   Operation 140 'and' 'and_ln504' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln505)   --->   "%zext_ln504_1 = zext i32 %sext_ln504" [HLS_Final_vitis_src/dpu.cpp:504]   --->   Operation 141 'zext' 'zext_ln504_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln505)   --->   "%shl_ln504_1 = shl i8192 %zext_ln504_1, i8192 %zext_ln504" [HLS_Final_vitis_src/dpu.cpp:504]   --->   Operation 142 'shl' 'shl_ln504_1' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln505)   --->   "%or_ln504_1 = or i8192 %and_ln504, i8192 %shl_ln504_1" [HLS_Final_vitis_src/dpu.cpp:504]   --->   Operation 143 'or' 'or_ln504_1' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.02ns)   --->   "%add_ln505 = add i13 %or_ln504, i13 32" [HLS_Final_vitis_src/dpu.cpp:505]   --->   Operation 144 'add' 'add_ln505' <Predicate = (!icmp_ln490)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln505 = zext i13 %add_ln505" [HLS_Final_vitis_src/dpu.cpp:505]   --->   Operation 145 'zext' 'zext_ln505' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln505)   --->   "%shl_ln505 = shl i8192 4294967295, i8192 %zext_ln505" [HLS_Final_vitis_src/dpu.cpp:505]   --->   Operation 146 'shl' 'shl_ln505' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln505)   --->   "%xor_ln505 = xor i8192 %shl_ln505, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:505]   --->   Operation 147 'xor' 'xor_ln505' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.29ns) (out node of the LUT)   --->   "%and_ln505 = and i8192 %or_ln504_1, i8192 %xor_ln505" [HLS_Final_vitis_src/dpu.cpp:505]   --->   Operation 148 'and' 'and_ln505' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 149 [1/2] (1.29ns)   --->   "%sk_load_12 = load i12 %sk_addr_12" [HLS_Final_vitis_src/dpu.cpp:496]   --->   Operation 149 'load' 'sk_load_12' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln496 = trunc i8 %sk_load_12" [HLS_Final_vitis_src/dpu.cpp:496]   --->   Operation 150 'trunc' 'trunc_ln496' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%t_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i8.i4, i1 %trunc_ln496, i8 %sk_load_11, i4 %lshr_ln5" [HLS_Final_vitis_src/dpu.cpp:496]   --->   Operation 151 'bitconcatenate' 't_4' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln491_4 = zext i13 %t_4" [HLS_Final_vitis_src/dpu.cpp:491]   --->   Operation 152 'zext' 'zext_ln491_4' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_12, i32 1, i32 7" [HLS_Final_vitis_src/dpu.cpp:497]   --->   Operation 153 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 154 [1/2] (1.29ns)   --->   "%sk_load_13 = load i12 %sk_addr_13" [HLS_Final_vitis_src/dpu.cpp:497]   --->   Operation 154 'load' 'sk_load_13' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln497 = trunc i8 %sk_load_13" [HLS_Final_vitis_src/dpu.cpp:497]   --->   Operation 155 'trunc' 'trunc_ln497' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%t_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln497, i7 %lshr_ln6" [HLS_Final_vitis_src/dpu.cpp:497]   --->   Operation 156 'bitconcatenate' 't_5' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln491_5 = zext i13 %t_5" [HLS_Final_vitis_src/dpu.cpp:491]   --->   Operation 157 'zext' 'zext_ln491_5' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.99ns)   --->   "%add_ln498 = add i12 %trunc_ln492, i12 10" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 158 'add' 'add_ln498' <Predicate = (!icmp_ln490)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i12 %add_ln498" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 159 'zext' 'zext_ln498' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sk_addr_14 = getelementptr i8 %sk, i64 0, i64 %zext_ln498" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 160 'getelementptr' 'sk_addr_14' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 161 [2/2] (1.29ns)   --->   "%sk_load_14 = load i12 %sk_addr_14" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 161 'load' 'sk_load_14' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_6 : Operation 162 [1/1] (0.99ns)   --->   "%add_ln498_1 = add i12 %trunc_ln492, i12 11" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 162 'add' 'add_ln498_1' <Predicate = (!icmp_ln490)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln498_2 = zext i12 %add_ln498_1" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 163 'zext' 'zext_ln498_2' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%sk_addr_15 = getelementptr i8 %sk, i64 0, i64 %zext_ln498_2" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 164 'getelementptr' 'sk_addr_15' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 165 [2/2] (1.29ns)   --->   "%sk_load_15 = load i12 %sk_addr_15" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 165 'load' 'sk_load_15' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_6 : Operation 166 [1/1] (1.05ns)   --->   "%sub_ln505 = sub i14 4096, i14 %zext_ln491_4" [HLS_Final_vitis_src/dpu.cpp:505]   --->   Operation 166 'sub' 'sub_ln505' <Predicate = (!icmp_ln490)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_ln506)   --->   "%sext_ln505 = sext i14 %sub_ln505" [HLS_Final_vitis_src/dpu.cpp:505]   --->   Operation 167 'sext' 'sext_ln505' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node or_ln506)   --->   "%zext_ln505_1 = zext i32 %sext_ln505" [HLS_Final_vitis_src/dpu.cpp:505]   --->   Operation 168 'zext' 'zext_ln505_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node or_ln506)   --->   "%shl_ln505_1 = shl i8192 %zext_ln505_1, i8192 %zext_ln505" [HLS_Final_vitis_src/dpu.cpp:505]   --->   Operation 169 'shl' 'shl_ln505_1' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln506)   --->   "%or_ln505 = or i8192 %and_ln505, i8192 %shl_ln505_1" [HLS_Final_vitis_src/dpu.cpp:505]   --->   Operation 170 'or' 'or_ln505' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (1.05ns)   --->   "%sub_ln506 = sub i14 4096, i14 %zext_ln491_5" [HLS_Final_vitis_src/dpu.cpp:506]   --->   Operation 171 'sub' 'sub_ln506' <Predicate = (!icmp_ln490)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln506)   --->   "%sext_ln506 = sext i14 %sub_ln506" [HLS_Final_vitis_src/dpu.cpp:506]   --->   Operation 172 'sext' 'sext_ln506' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (1.02ns)   --->   "%add_ln506 = add i13 %or_ln504, i13 64" [HLS_Final_vitis_src/dpu.cpp:506]   --->   Operation 173 'add' 'add_ln506' <Predicate = (!icmp_ln490)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln506 = zext i13 %add_ln506" [HLS_Final_vitis_src/dpu.cpp:506]   --->   Operation 174 'zext' 'zext_ln506' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln506)   --->   "%shl_ln506 = shl i8192 4294967295, i8192 %zext_ln506" [HLS_Final_vitis_src/dpu.cpp:506]   --->   Operation 175 'shl' 'shl_ln506' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln506)   --->   "%xor_ln506 = xor i8192 %shl_ln506, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:506]   --->   Operation 176 'xor' 'xor_ln506' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln506)   --->   "%and_ln506 = and i8192 %or_ln505, i8192 %xor_ln506" [HLS_Final_vitis_src/dpu.cpp:506]   --->   Operation 177 'and' 'and_ln506' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln506)   --->   "%zext_ln506_1 = zext i32 %sext_ln506" [HLS_Final_vitis_src/dpu.cpp:506]   --->   Operation 178 'zext' 'zext_ln506_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln506)   --->   "%shl_ln506_1 = shl i8192 %zext_ln506_1, i8192 %zext_ln506" [HLS_Final_vitis_src/dpu.cpp:506]   --->   Operation 179 'shl' 'shl_ln506_1' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (1.29ns) (out node of the LUT)   --->   "%or_ln506 = or i8192 %and_ln506, i8192 %shl_ln506_1" [HLS_Final_vitis_src/dpu.cpp:506]   --->   Operation 180 'or' 'or_ln506' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node sub_ln507)   --->   "%lshr_ln7 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_13, i32 6, i32 7" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 181 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node sub_ln507)   --->   "%zext_ln498_1 = zext i2 %lshr_ln7" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 182 'zext' 'zext_ln498_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 183 [1/2] (1.29ns)   --->   "%sk_load_14 = load i12 %sk_addr_14" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 183 'load' 'sk_load_14' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_7 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node sub_ln507)   --->   "%trunc_ln498 = trunc i8 %sk_load_14" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 184 'trunc' 'trunc_ln498' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 185 [1/2] (1.29ns)   --->   "%sk_load_15 = load i12 %sk_addr_15" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 185 'load' 'sk_load_15' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_7 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node sub_ln507)   --->   "%trunc_ln498_1 = trunc i8 %sk_load_15" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 186 'trunc' 'trunc_ln498_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node sub_ln507)   --->   "%tmp_798 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln498_1" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 187 'bitconcatenate' 'tmp_798' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node sub_ln507)   --->   "%tmp_1290 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln498, i2 0" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 188 'bitconcatenate' 'tmp_1290' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node sub_ln507)   --->   "%or_ln498 = or i9 %tmp_1290, i9 %tmp_798" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 189 'or' 'or_ln498' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node sub_ln507)   --->   "%tmp_1291 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_14, i32 7" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 190 'bitselect' 'tmp_1291' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node sub_ln507)   --->   "%t_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln498_1, i1 %tmp_1291, i9 %or_ln498" [HLS_Final_vitis_src/dpu.cpp:498]   --->   Operation 191 'bitconcatenate' 't_6' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node sub_ln507)   --->   "%zext_ln491_6 = zext i13 %t_6" [HLS_Final_vitis_src/dpu.cpp:491]   --->   Operation 192 'zext' 'zext_ln491_6' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_15, i32 3, i32 7" [HLS_Final_vitis_src/dpu.cpp:499]   --->   Operation 193 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.99ns)   --->   "%add_ln499 = add i12 %trunc_ln492, i12 12" [HLS_Final_vitis_src/dpu.cpp:499]   --->   Operation 194 'add' 'add_ln499' <Predicate = (!icmp_ln490)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i12 %add_ln499" [HLS_Final_vitis_src/dpu.cpp:499]   --->   Operation 195 'zext' 'zext_ln499' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%sk_addr_16 = getelementptr i8 %sk, i64 0, i64 %zext_ln499" [HLS_Final_vitis_src/dpu.cpp:499]   --->   Operation 196 'getelementptr' 'sk_addr_16' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 197 [2/2] (1.29ns)   --->   "%sk_load_16 = load i12 %sk_addr_16" [HLS_Final_vitis_src/dpu.cpp:499]   --->   Operation 197 'load' 'sk_load_16' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_7 : Operation 198 [1/1] (1.05ns) (out node of the LUT)   --->   "%sub_ln507 = sub i14 4096, i14 %zext_ln491_6" [HLS_Final_vitis_src/dpu.cpp:507]   --->   Operation 198 'sub' 'sub_ln507' <Predicate = (!icmp_ln490)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln508)   --->   "%sext_ln507 = sext i14 %sub_ln507" [HLS_Final_vitis_src/dpu.cpp:507]   --->   Operation 199 'sext' 'sext_ln507' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (1.02ns)   --->   "%add_ln507 = add i13 %or_ln504, i13 96" [HLS_Final_vitis_src/dpu.cpp:507]   --->   Operation 200 'add' 'add_ln507' <Predicate = (!icmp_ln490)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln507 = zext i13 %add_ln507" [HLS_Final_vitis_src/dpu.cpp:507]   --->   Operation 201 'zext' 'zext_ln507' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln508)   --->   "%shl_ln507 = shl i8192 4294967295, i8192 %zext_ln507" [HLS_Final_vitis_src/dpu.cpp:507]   --->   Operation 202 'shl' 'shl_ln507' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln508)   --->   "%xor_ln507 = xor i8192 %shl_ln507, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:507]   --->   Operation 203 'xor' 'xor_ln507' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln508)   --->   "%and_ln507 = and i8192 %or_ln506, i8192 %xor_ln507" [HLS_Final_vitis_src/dpu.cpp:507]   --->   Operation 204 'and' 'and_ln507' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln508)   --->   "%zext_ln507_1 = zext i32 %sext_ln507" [HLS_Final_vitis_src/dpu.cpp:507]   --->   Operation 205 'zext' 'zext_ln507_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln508)   --->   "%shl_ln507_1 = shl i8192 %zext_ln507_1, i8192 %zext_ln507" [HLS_Final_vitis_src/dpu.cpp:507]   --->   Operation 206 'shl' 'shl_ln507_1' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln508)   --->   "%or_ln507 = or i8192 %and_ln507, i8192 %shl_ln507_1" [HLS_Final_vitis_src/dpu.cpp:507]   --->   Operation 207 'or' 'or_ln507' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%or_ln508 = or i13 %shl_ln, i13 224" [HLS_Final_vitis_src/dpu.cpp:508]   --->   Operation 208 'or' 'or_ln508' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln508 = zext i13 %or_ln508" [HLS_Final_vitis_src/dpu.cpp:508]   --->   Operation 209 'zext' 'zext_ln508' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln508)   --->   "%shl_ln508 = shl i8192 4294967295, i8192 %zext_ln508" [HLS_Final_vitis_src/dpu.cpp:508]   --->   Operation 210 'shl' 'shl_ln508' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln508)   --->   "%xor_ln508 = xor i8192 %shl_ln508, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:508]   --->   Operation 211 'xor' 'xor_ln508' <Predicate = (!icmp_ln490)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (1.29ns) (out node of the LUT)   --->   "%and_ln508 = and i8192 %or_ln507, i8192 %xor_ln508" [HLS_Final_vitis_src/dpu.cpp:508]   --->   Operation 212 'and' 'and_ln508' <Predicate = (!icmp_ln490)> <Delay = 1.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.09>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln490 = specloopname void @_ssdm_op_SpecLoopName, void @empty_59" [HLS_Final_vitis_src/dpu.cpp:490]   --->   Operation 213 'specloopname' 'specloopname_ln490' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/2] (1.29ns)   --->   "%sk_load_16 = load i12 %sk_addr_16" [HLS_Final_vitis_src/dpu.cpp:499]   --->   Operation 214 'load' 'sk_load_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%t_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_16, i5 %lshr_ln8" [HLS_Final_vitis_src/dpu.cpp:499]   --->   Operation 215 'bitconcatenate' 't_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln491_7 = zext i13 %t_7" [HLS_Final_vitis_src/dpu.cpp:491]   --->   Operation 216 'zext' 'zext_ln491_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (1.05ns)   --->   "%sub_ln508 = sub i14 4096, i14 %zext_ln491_7" [HLS_Final_vitis_src/dpu.cpp:508]   --->   Operation 217 'sub' 'sub_ln508' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln508_1)   --->   "%sext_ln508 = sext i14 %sub_ln508" [HLS_Final_vitis_src/dpu.cpp:508]   --->   Operation 218 'sext' 'sext_ln508' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_ln508_1)   --->   "%zext_ln508_1 = zext i32 %sext_ln508" [HLS_Final_vitis_src/dpu.cpp:508]   --->   Operation 219 'zext' 'zext_ln508_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln508_1)   --->   "%shl_ln508_1 = shl i8192 %zext_ln508_1, i8192 %zext_ln508" [HLS_Final_vitis_src/dpu.cpp:508]   --->   Operation 220 'shl' 'shl_ln508_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (1.27ns) (out node of the LUT)   --->   "%or_ln508_1 = or i8192 %and_ln508, i8192 %shl_ln508_1" [HLS_Final_vitis_src/dpu.cpp:508]   --->   Operation 221 'or' 'or_ln508_1' <Predicate = true> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (0.46ns)   --->   "%store_ln490 = store i8192 %or_ln508_1, i8192 %this_5_7" [HLS_Final_vitis_src/dpu.cpp:490]   --->   Operation 222 'store' 'store_ln490' <Predicate = true> <Delay = 0.46>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln490 = br void %for.inc569" [HLS_Final_vitis_src/dpu.cpp:490]   --->   Operation 223 'br' 'br_ln490' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	'load' operation ('ptr_load', HLS_Final_vitis_src/dpu.cpp:492) on static variable 'ptr' [22]  (0 ns)
	'add' operation ('add_ln492', HLS_Final_vitis_src/dpu.cpp:492) [27]  (0.996 ns)
	'getelementptr' operation ('sk_addr_6', HLS_Final_vitis_src/dpu.cpp:492) [29]  (0 ns)
	'load' operation ('sk_load_5', HLS_Final_vitis_src/dpu.cpp:492) on array 'sk' [30]  (1.3 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'load' operation ('sk_load', HLS_Final_vitis_src/dpu.cpp:492) on array 'sk' [26]  (1.3 ns)
	'sub' operation ('sub_ln501', HLS_Final_vitis_src/dpu.cpp:501) [121]  (1.06 ns)
	'shl' operation ('shl_ln501_1', HLS_Final_vitis_src/dpu.cpp:501) [130]  (0 ns)
	'or' operation ('or_ln501', HLS_Final_vitis_src/dpu.cpp:501) [131]  (0 ns)
	'and' operation ('and_ln502', HLS_Final_vitis_src/dpu.cpp:502) [138]  (1.3 ns)

 <State 3>: 2.36ns
The critical path consists of the following:
	'load' operation ('sk_load_6', HLS_Final_vitis_src/dpu.cpp:493) on array 'sk' [39]  (1.3 ns)
	'sub' operation ('sub_ln502', HLS_Final_vitis_src/dpu.cpp:502) [132]  (1.06 ns)

 <State 4>: 3.65ns
The critical path consists of the following:
	'load' operation ('sk_load_8', HLS_Final_vitis_src/dpu.cpp:494) on array 'sk' [56]  (1.3 ns)
	'sub' operation ('sub_ln503', HLS_Final_vitis_src/dpu.cpp:503) [142]  (1.06 ns)
	'shl' operation ('shl_ln503_1', HLS_Final_vitis_src/dpu.cpp:503) [150]  (0 ns)
	'or' operation ('or_ln503', HLS_Final_vitis_src/dpu.cpp:503) [151]  (1.3 ns)

 <State 5>: 3.65ns
The critical path consists of the following:
	'load' operation ('sk_load_10', HLS_Final_vitis_src/dpu.cpp:495) on array 'sk' [70]  (1.3 ns)
	'sub' operation ('sub_ln504', HLS_Final_vitis_src/dpu.cpp:504) [152]  (1.06 ns)
	'shl' operation ('shl_ln504_1', HLS_Final_vitis_src/dpu.cpp:504) [160]  (0 ns)
	'or' operation ('or_ln504_1', HLS_Final_vitis_src/dpu.cpp:504) [161]  (0 ns)
	'and' operation ('and_ln505', HLS_Final_vitis_src/dpu.cpp:505) [168]  (1.3 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	'load' operation ('sk_load_12', HLS_Final_vitis_src/dpu.cpp:496) on array 'sk' [84]  (1.3 ns)
	'sub' operation ('sub_ln506', HLS_Final_vitis_src/dpu.cpp:506) [172]  (1.06 ns)
	'shl' operation ('shl_ln506_1', HLS_Final_vitis_src/dpu.cpp:506) [180]  (0 ns)
	'or' operation ('or_ln506', HLS_Final_vitis_src/dpu.cpp:506) [181]  (1.3 ns)

 <State 7>: 3.65ns
The critical path consists of the following:
	'load' operation ('sk_load_14', HLS_Final_vitis_src/dpu.cpp:498) on array 'sk' [101]  (1.3 ns)
	'or' operation ('or_ln498', HLS_Final_vitis_src/dpu.cpp:498) [110]  (0 ns)
	'sub' operation ('sub_ln507', HLS_Final_vitis_src/dpu.cpp:507) [182]  (1.06 ns)
	'shl' operation ('shl_ln507_1', HLS_Final_vitis_src/dpu.cpp:507) [190]  (0 ns)
	'or' operation ('or_ln507', HLS_Final_vitis_src/dpu.cpp:507) [191]  (0 ns)
	'and' operation ('and_ln508', HLS_Final_vitis_src/dpu.cpp:508) [198]  (1.3 ns)

 <State 8>: 4.09ns
The critical path consists of the following:
	'load' operation ('sk_load_16', HLS_Final_vitis_src/dpu.cpp:499) on array 'sk' [118]  (1.3 ns)
	'sub' operation ('sub_ln508', HLS_Final_vitis_src/dpu.cpp:508) [192]  (1.06 ns)
	'shl' operation ('shl_ln508_1', HLS_Final_vitis_src/dpu.cpp:508) [200]  (0 ns)
	'or' operation ('or_ln508_1', HLS_Final_vitis_src/dpu.cpp:508) [201]  (1.28 ns)
	'store' operation ('store_ln490', HLS_Final_vitis_src/dpu.cpp:490) of variable 'or_ln508_1', HLS_Final_vitis_src/dpu.cpp:508 on local variable 'this_5_7' [204]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
