

================================================================
== Vitis HLS Report for 'conv1_Pipeline_CLEAR_BH_BW'
================================================================
* Date:           Thu Nov  2 23:32:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.530 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30602|    30602|  0.306 ms|  0.306 ms|  30602|  30602|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- CLEAR_BH_BW  |    30600|    30600|         1|          1|          1|  30600|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 4 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%h_2 = alloca i32 1"   --->   Operation 5 'alloca' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten314 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%o_2 = alloca i32 1"   --->   Operation 7 'alloca' 'o_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten327 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten327"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %o_2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten314"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %h_2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten314_load = load i12 %indvar_flatten314" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 15 'load' 'indvar_flatten314_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten327_load = load i15 %indvar_flatten327" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 16 'load' 'indvar_flatten327_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.84ns)   --->   "%icmp_ln71 = icmp_eq  i15 %indvar_flatten327_load, i15 30600" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 18 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.84ns)   --->   "%add_ln71_3 = add i15 %indvar_flatten327_load, i15 1" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 19 'add' 'add_ln71_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc16.i.i, void %_Z23export_output_buffer_c1PA15_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit.exitStub" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 20 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%w_load = load i8 %w" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 21 'load' 'w_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%h_2_load = load i4 %h_2" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 22 'load' 'h_2_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%o_2_load = load i4 %o_2" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 23 'load' 'o_2_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.79ns)   --->   "%add_ln71 = add i4 %o_2_load, i4 1" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 24 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CLEAR_BH_BW_str"   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.80ns)   --->   "%icmp_ln72 = icmp_eq  i12 %indvar_flatten314_load, i12 3825" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 27 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.39ns)   --->   "%select_ln71 = select i1 %icmp_ln72, i4 0, i4 %h_2_load" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 28 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.39ns)   --->   "%select_ln71_1 = select i1 %icmp_ln72, i4 %add_ln71, i4 %o_2_load" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 29 'select' 'select_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln71_1_cast = zext i4 %select_ln71_1" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 30 'zext' 'select_ln71_1_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i4 %select_ln71_1" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 31 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_232_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln76, i4 0" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 32 'bitconcatenate' 'tmp_232_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln76 = sub i7 %tmp_232_cast, i7 %select_ln71_1_cast" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 33 'sub' 'sub_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%xor_ln71 = xor i1 %icmp_ln72, i1 1" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 35 'xor' 'xor_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.76ns)   --->   "%icmp_ln74 = icmp_eq  i8 %w_load, i8 255" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 36 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln71 = and i1 %icmp_ln74, i1 %xor_ln71" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 37 'and' 'and_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%add_ln72 = add i4 %select_ln71, i4 1" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 38 'add' 'add_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @BH_BW_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln72)   --->   "%or_ln72 = or i1 %and_ln71, i1 %icmp_ln72" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 40 'or' 'or_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln72 = select i1 %or_ln72, i8 0, i8 %w_load" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 41 'select' 'select_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln72_1 = select i1 %and_ln71, i4 %add_ln72, i4 %select_ln71" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 42 'select' 'select_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%select_ln72_1_cast = zext i4 %select_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 43 'zext' 'select_ln72_1_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln76 = add i7 %sub_ln76, i7 %select_ln72_1_cast" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 44 'add' 'add_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = trunc i8 %select_ln72" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 46 'trunc' 'empty' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 47 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_234 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln76, i7 %empty" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 48 'bitconcatenate' 'tmp_234' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i14 %tmp_234" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 49 'zext' 'zext_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %zext_ln76" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 50 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln76" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 51 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln72, i32 7" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 52 'bitselect' 'tmp' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %tmp, void %arrayidx1225.i.i.case.0, void %arrayidx1225.i.i.case.1" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 53 'br' 'br_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 54 'store' 'store_ln76' <Predicate = (!icmp_ln71 & !tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1225.i.i.exit" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 55 'br' 'br_ln76' <Predicate = (!icmp_ln71 & !tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 56 'store' 'store_ln76' <Predicate = (!icmp_ln71 & tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1225.i.i.exit" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 57 'br' 'br_ln76' <Predicate = (!icmp_ln71 & tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.76ns)   --->   "%add_ln74 = add i8 %select_ln72, i8 1" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 58 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.80ns)   --->   "%add_ln72_1 = add i12 %indvar_flatten314_load, i12 1" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 59 'add' 'add_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.37ns)   --->   "%select_ln72_2 = select i1 %icmp_ln72, i12 1, i12 %add_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 60 'select' 'select_ln72_2' <Predicate = (!icmp_ln71)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln74 = store i15 %add_ln71_3, i15 %indvar_flatten327" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 61 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln74 = store i4 %select_ln71_1, i4 %o_2" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 62 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln74 = store i12 %select_ln72_2, i12 %indvar_flatten314" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 63 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln74 = store i4 %select_ln72_1, i4 %h_2" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 64 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln74 = store i8 %add_ln74, i8 %w" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 65 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body8.i.i" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 66 'br' 'br_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten327') [7]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten327' [8]  (0.427 ns)

 <State 2>: 4.530ns
The critical path consists of the following:
	'load' operation ('indvar_flatten314_load', src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64) on local variable 'indvar_flatten314' [15]  (0.000 ns)
	'icmp' operation ('icmp_ln72', src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64) [28]  (0.809 ns)
	'select' operation ('select_ln71', src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64) [29]  (0.391 ns)
	'add' operation ('add_ln72', src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64) [39]  (0.797 ns)
	'select' operation ('select_ln72_1', src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64) [43]  (0.391 ns)
	'add' operation ('add_ln76', src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64) [45]  (0.905 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11', src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64) [52]  (0.000 ns)
	'store' operation ('store_ln76', src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64) of constant 0 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2' [59]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
