

================================================================
== Vivado HLS Report for 'pixel_pack'
================================================================
* Date:           Fri Oct 11 11:41:23 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        pixel_pack
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3cg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     1.884|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         8|          4|          4|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 3  |    ?|    ?|         6|          4|          4|     ?|    yes   |
        |- Loop 4  |    ?|    ?|         3|          2|          2|     ?|    yes   |
        |- Loop 5  |    ?|    ?|         3|          2|          2|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 4, depth = 6
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 5
  Pipeline-0 : II = 2, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 4, D = 6, States = { 10 11 12 13 14 15 }
  Pipeline-3 : II = 1, D = 2, States = { 17 18 }
  Pipeline-4 : II = 4, D = 8, States = { 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4)
	3  / (mode_read == 4)
	7  / (mode_read == 3)
	10  / (mode_read == 2)
	17  / (mode_read == 1)
	20  / (mode_read == 0)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (stream_in_24_last_V_10)
	3  / (!stream_in_24_last_V_10)
6 --> 
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / (stream_in_24_last_V_9)
	7  / (!stream_in_24_last_V_9)
10 --> 
	11  / true
11 --> 
	16  / (delayed_last_1)
	12  / (!delayed_last_1)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	10  / true
16 --> 
	6  / true
17 --> 
	18  / true
18 --> 
	19  / (stream_in_24_last_V_4)
	17  / (!stream_in_24_last_V_4)
19 --> 
	6  / true
20 --> 
	21  / true
21 --> 
	28  / (delayed_last)
	22  / (!delayed_last)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	20  / true
28 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 29 [2/2] (1.00ns)   --->   "%alpha_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %alpha_V)"   --->   Operation 29 'read' 'alpha_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [2/2] (1.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)"   --->   Operation 30 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 31 [1/2] (1.00ns)   --->   "%alpha_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %alpha_V)"   --->   Operation 31 'read' 'alpha_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 32 [1/2] (1.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)"   --->   Operation 32 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_in_24_data_V), !map !94"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_24_user_V), !map !100"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_24_last_V), !map !104"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_out_32_data_V), !map !108"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_32_user_V), !map !112"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_32_last_V), !map !116"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !120"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %alpha_V), !map !126"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @pixel_pack_str) nounwind"   --->   Operation 41 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:30]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:32]   --->   Operation 43 'specclockdomain' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %mode, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:33]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %alpha_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:34]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:35]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:36]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.88ns)   --->   "switch i32 %mode_read, label %.loopexit [
    i32 0, label %.preheader823.preheader
    i32 1, label %.preheader817.preheader
    i32 2, label %.preheader815.preheader
    i32 3, label %.preheader813.preheader
    i32 4, label %.preheader.preheader
  ]" [pixel_pack/pixel_pack.cpp:40]   --->   Operation 48 'switch' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader" [pixel_pack/pixel_pack.cpp:121]   --->   Operation 49 'br' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader813" [pixel_pack/pixel_pack.cpp:104]   --->   Operation 50 'br' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.75ns)   --->   "br label %.preheader815" [pixel_pack/pixel_pack.cpp:82]   --->   Operation 51 'br' <Predicate = (mode_read == 2)> <Delay = 0.75>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader817" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 52 'br' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.75ns)   --->   "br label %.preheader823" [pixel_pack/pixel_pack.cpp:42]   --->   Operation 53 'br' <Predicate = (mode_read == 0)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.00ns)   --->   "%empty_28 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 54 'read' 'empty_28' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.90>
ST_4 : Operation 55 [1/2] (0.00ns)   --->   "%empty_28 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 55 'read' 'empty_28' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_11 = extractvalue { i24, i1, i1 } %empty_28, 0"   --->   Operation 56 'extractvalue' 'stream_in_24_data_V_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node user_3_1)   --->   "%stream_in_24_user_V_11 = extractvalue { i24, i1, i1 } %empty_28, 1"   --->   Operation 57 'extractvalue' 'stream_in_24_user_V_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_29 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 58 'read' 'empty_29' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_12 = extractvalue { i24, i1, i1 } %empty_29, 0"   --->   Operation 59 'extractvalue' 'stream_in_24_data_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node user_3_1)   --->   "%stream_in_24_user_V_12 = extractvalue { i24, i1, i1 } %empty_29, 1"   --->   Operation 60 'extractvalue' 'stream_in_24_user_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_10 = extractvalue { i24, i1, i1 } %empty_29, 2"   --->   Operation 61 'extractvalue' 'stream_in_24_last_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.33ns) (out node of the LUT)   --->   "%user_3_1 = or i1 %stream_in_24_user_V_11, %stream_in_24_user_V_12" [pixel_pack/pixel_pack.cpp:126]   --->   Operation 62 'or' 'user_3_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_s_30 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_11, i32 8, i32 15)" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 63 'partselect' 'p_Result_s_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = zext i8 %p_Result_s_30 to i9" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 64 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_12, i32 8, i32 15)" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 65 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1 = zext i8 %p_Result_1 to i9" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 66 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.90ns)   --->   "%out_c1_V = add i9 %tmp, %tmp_1" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 67 'add' 'out_c1_V' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_11, i32 16, i32 23)" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 68 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = zext i8 %p_Result_3 to i9" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 69 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_12, i32 16, i32 23)" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 70 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = zext i8 %p_Result_4 to i9" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 71 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.90ns)   --->   "%out_c2_V = add i9 %tmp_3, %tmp_4" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 72 'add' 'out_c2_V' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i24 %stream_in_24_data_V_11 to i8" [pixel_pack/pixel_pack.cpp:136]   --->   Operation 73 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %out_c1_V, i32 1, i32 8)" [pixel_pack/pixel_pack.cpp:137]   --->   Operation 74 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i24 %stream_in_24_data_V_12 to i8" [pixel_pack/pixel_pack.cpp:138]   --->   Operation 75 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %out_c2_V, i32 1, i32 8)" [pixel_pack/pixel_pack.cpp:139]   --->   Operation 76 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Result_8, i8 %tmp_12, i8 %p_Result_6, i8 %tmp_11)" [pixel_pack/pixel_pack.cpp:139]   --->   Operation 77 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_2, i1 %user_3_1, i1 %stream_in_24_last_V_10)" [pixel_pack/pixel_pack.cpp:139]   --->   Operation 78 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %stream_in_24_last_V_10, label %.loopexit.loopexit, label %.preheader" [pixel_pack/pixel_pack.cpp:121]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [pixel_pack/pixel_pack.cpp:121]   --->   Operation 80 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:122]   --->   Operation 81 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_2, i1 %user_3_1, i1 %stream_in_24_last_V_10)" [pixel_pack/pixel_pack.cpp:139]   --->   Operation 82 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_9)" [pixel_pack/pixel_pack.cpp:144]   --->   Operation 83 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 84 'br' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 85 'br' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "ret void" [pixel_pack/pixel_pack.cpp:147]   --->   Operation 86 'ret' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (0.00ns)   --->   "%empty_25 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 87 'read' 'empty_25' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 3> <Delay = 0.33>
ST_8 : Operation 88 [1/2] (0.00ns)   --->   "%empty_25 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 88 'read' 'empty_25' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_9 = extractvalue { i24, i1, i1 } %empty_25, 0"   --->   Operation 89 'extractvalue' 'stream_in_24_data_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node user_2_1)   --->   "%stream_in_24_user_V_9 = extractvalue { i24, i1, i1 } %empty_25, 1"   --->   Operation 90 'extractvalue' 'stream_in_24_user_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i24 %stream_in_24_data_V_9 to i16"   --->   Operation 91 'trunc' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%empty_26 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 92 'read' 'empty_26' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_10 = extractvalue { i24, i1, i1 } %empty_26, 0"   --->   Operation 93 'extractvalue' 'stream_in_24_data_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node user_2_1)   --->   "%stream_in_24_user_V_10 = extractvalue { i24, i1, i1 } %empty_26, 1"   --->   Operation 94 'extractvalue' 'stream_in_24_user_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_9 = extractvalue { i24, i1, i1 } %empty_26, 2"   --->   Operation 95 'extractvalue' 'stream_in_24_last_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.33ns) (out node of the LUT)   --->   "%user_2_1 = or i1 %stream_in_24_user_V_9, %stream_in_24_user_V_10" [pixel_pack/pixel_pack.cpp:109]   --->   Operation 96 'or' 'user_2_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i24 %stream_in_24_data_V_10 to i16"   --->   Operation 97 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_35_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_10, i16 %tmp_8)" [pixel_pack/pixel_pack.cpp:111]   --->   Operation 98 'bitconcatenate' 'p_Result_35_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_35_1, i1 %user_2_1, i1 %stream_in_24_last_V_9)" [pixel_pack/pixel_pack.cpp:111]   --->   Operation 99 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %stream_in_24_last_V_9, label %.loopexit.loopexit69, label %.preheader813" [pixel_pack/pixel_pack.cpp:104]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [pixel_pack/pixel_pack.cpp:104]   --->   Operation 101 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:105]   --->   Operation 102 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_35_1, i1 %user_2_1, i1 %stream_in_24_last_V_9)" [pixel_pack/pixel_pack.cpp:111]   --->   Operation 103 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_7)" [pixel_pack/pixel_pack.cpp:118]   --->   Operation 104 'specregionend' 'empty_27' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.66>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%delayed_last_3 = phi i1 [ %last_6_3, %._crit_edge848 ], [ false, %.preheader815.preheader ]"   --->   Operation 105 'phi' 'delayed_last_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%delayed_last_1 = phi i1 [ %delayed_last_3, %._crit_edge848 ], [ false, %.preheader815.preheader ]"   --->   Operation 106 'phi' 'delayed_last_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [2/2] (0.00ns)   --->   "%empty_20 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 107 'read' 'empty_20' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 3> <Delay = 1.08>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%p_0467_s = phi i32 [ %p_0467_2_3, %._crit_edge848 ], [ undef, %.preheader815.preheader ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 108 'phi' 'p_0467_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %delayed_last_1, label %.loopexit.loopexit70, label %6" [pixel_pack/pixel_pack.cpp:82]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [pixel_pack/pixel_pack.cpp:82]   --->   Operation 110 'specregionbegin' 'tmp_6' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:83]   --->   Operation 111 'specpipeline' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.75ns)   --->   "br i1 %delayed_last_3, label %._crit_edge847.0, label %7" [pixel_pack/pixel_pack.cpp:88]   --->   Operation 112 'br' <Predicate = (!delayed_last_1)> <Delay = 0.75>
ST_11 : Operation 113 [1/2] (0.00ns)   --->   "%empty_20 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 113 'read' 'empty_20' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_5 = extractvalue { i24, i1, i1 } %empty_20, 0"   --->   Operation 114 'extractvalue' 'stream_in_24_data_V_5' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_5 = extractvalue { i24, i1, i1 } %empty_20, 1"   --->   Operation 115 'extractvalue' 'stream_in_24_user_V_5' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_5 = extractvalue { i24, i1, i1 } %empty_20, 2"   --->   Operation 116 'extractvalue' 'stream_in_24_last_V_5' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i24 %stream_in_24_data_V_5 to i8" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 117 'trunc' 'tmp_15' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_9 = call i32 @llvm.part.set.i32.i8(i32 %p_0467_s, i8 %tmp_15, i32 0, i32 7)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 118 'partset' 'p_Result_9' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.75ns)   --->   "br label %._crit_edge847.0" [pixel_pack/pixel_pack.cpp:93]   --->   Operation 119 'br' <Predicate = (!delayed_last_1 & !delayed_last_3)> <Delay = 0.75>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%last_6 = phi i1 [ %stream_in_24_last_V_5, %7 ], [ %delayed_last_3, %6 ]"   --->   Operation 120 'phi' 'last_6' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_11 : Operation 121 [2/2] (0.00ns)   --->   "%empty_21 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 121 'read' 'empty_21' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_6)" [pixel_pack/pixel_pack.cpp:101]   --->   Operation 122 'specregionend' 'empty_24' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader815" [pixel_pack/pixel_pack.cpp:101]   --->   Operation 123 'br' <Predicate = (!delayed_last_1)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.08>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%p_0467_2 = phi i32 [ %p_Result_9, %7 ], [ %p_0467_s, %6 ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 124 'phi' 'p_0467_2' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%user_1 = phi i1 [ %stream_in_24_user_V_5, %7 ], [ false, %6 ]"   --->   Operation 125 'phi' 'user_1' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.75ns)   --->   "br i1 %last_6, label %._crit_edge847.1, label %8" [pixel_pack/pixel_pack.cpp:88]   --->   Operation 126 'br' <Predicate = (!delayed_last_1)> <Delay = 0.75>
ST_12 : Operation 127 [1/2] (0.00ns)   --->   "%empty_21 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 127 'read' 'empty_21' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_6 = extractvalue { i24, i1, i1 } %empty_21, 0"   --->   Operation 128 'extractvalue' 'stream_in_24_data_V_6' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node user_s)   --->   "%stream_in_24_user_V_6 = extractvalue { i24, i1, i1 } %empty_21, 1"   --->   Operation 129 'extractvalue' 'stream_in_24_user_V_6' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_6 = extractvalue { i24, i1, i1 } %empty_21, 2"   --->   Operation 130 'extractvalue' 'stream_in_24_last_V_6' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.33ns) (out node of the LUT)   --->   "%user_s = or i1 %stream_in_24_user_V_6, %user_1" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 131 'or' 'user_s' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i24 %stream_in_24_data_V_6 to i8" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 132 'trunc' 'tmp_18' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_33_1 = call i32 @llvm.part.set.i32.i8(i32 %p_0467_2, i8 %tmp_18, i32 8, i32 15)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 133 'partset' 'p_Result_33_1' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.75ns)   --->   "br label %._crit_edge847.1" [pixel_pack/pixel_pack.cpp:93]   --->   Operation 134 'br' <Predicate = (!delayed_last_1 & !last_6)> <Delay = 0.75>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%last_6_1 = phi i1 [ %stream_in_24_last_V_6, %8 ], [ %last_6, %._crit_edge847.0 ]"   --->   Operation 135 'phi' 'last_6_1' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_12 : Operation 136 [2/2] (0.00ns)   --->   "%empty_22 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 136 'read' 'empty_22' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 5> <Delay = 1.08>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%p_0467_2_1 = phi i32 [ %p_Result_33_1, %8 ], [ %p_0467_2, %._crit_edge847.0 ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 137 'phi' 'p_0467_2_1' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%user_1_1 = phi i1 [ %user_s, %8 ], [ %user_1, %._crit_edge847.0 ]" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 138 'phi' 'user_1_1' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.75ns)   --->   "br i1 %last_6_1, label %._crit_edge847.2, label %9" [pixel_pack/pixel_pack.cpp:88]   --->   Operation 139 'br' <Predicate = (!delayed_last_1)> <Delay = 0.75>
ST_13 : Operation 140 [1/2] (0.00ns)   --->   "%empty_22 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 140 'read' 'empty_22' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_7 = extractvalue { i24, i1, i1 } %empty_22, 0"   --->   Operation 141 'extractvalue' 'stream_in_24_data_V_7' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node user_2)   --->   "%stream_in_24_user_V_7 = extractvalue { i24, i1, i1 } %empty_22, 1"   --->   Operation 142 'extractvalue' 'stream_in_24_user_V_7' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_7 = extractvalue { i24, i1, i1 } %empty_22, 2"   --->   Operation 143 'extractvalue' 'stream_in_24_last_V_7' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.33ns) (out node of the LUT)   --->   "%user_2 = or i1 %stream_in_24_user_V_7, %user_1_1" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 144 'or' 'user_2' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i24 %stream_in_24_data_V_7 to i8" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 145 'trunc' 'tmp_21' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_33_2 = call i32 @llvm.part.set.i32.i8(i32 %p_0467_2_1, i8 %tmp_21, i32 16, i32 23)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 146 'partset' 'p_Result_33_2' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.75ns)   --->   "br label %._crit_edge847.2" [pixel_pack/pixel_pack.cpp:93]   --->   Operation 147 'br' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.75>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%last_6_2 = phi i1 [ %stream_in_24_last_V_7, %9 ], [ %last_6_1, %._crit_edge847.1 ]"   --->   Operation 148 'phi' 'last_6_2' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_13 : Operation 149 [2/2] (0.00ns)   --->   "%empty_23 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 149 'read' 'empty_23' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 6> <Delay = 1.08>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%p_0467_2_2 = phi i32 [ %p_Result_33_2, %9 ], [ %p_0467_2_1, %._crit_edge847.1 ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 150 'phi' 'p_0467_2_2' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%user_1_2 = phi i1 [ %user_2, %9 ], [ %user_1_1, %._crit_edge847.1 ]" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 151 'phi' 'user_1_2' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.75ns)   --->   "br i1 %last_6_2, label %._crit_edge847.3, label %10" [pixel_pack/pixel_pack.cpp:88]   --->   Operation 152 'br' <Predicate = (!delayed_last_1)> <Delay = 0.75>
ST_14 : Operation 153 [1/2] (0.00ns)   --->   "%empty_23 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 153 'read' 'empty_23' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_8 = extractvalue { i24, i1, i1 } %empty_23, 0"   --->   Operation 154 'extractvalue' 'stream_in_24_data_V_8' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node user_3)   --->   "%stream_in_24_user_V_8 = extractvalue { i24, i1, i1 } %empty_23, 1"   --->   Operation 155 'extractvalue' 'stream_in_24_user_V_8' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_8 = extractvalue { i24, i1, i1 } %empty_23, 2"   --->   Operation 156 'extractvalue' 'stream_in_24_last_V_8' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.33ns) (out node of the LUT)   --->   "%user_3 = or i1 %stream_in_24_user_V_8, %user_1_2" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 157 'or' 'user_3' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i24 %stream_in_24_data_V_8 to i8" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 158 'trunc' 'tmp_24' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_33_3 = call i32 @llvm.part.set.i32.i8(i32 %p_0467_2_2, i8 %tmp_24, i32 24, i32 31)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 159 'partset' 'p_Result_33_3' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.75ns)   --->   "br label %._crit_edge847.3" [pixel_pack/pixel_pack.cpp:93]   --->   Operation 160 'br' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.75>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%p_0467_2_3 = phi i32 [ %p_Result_33_3, %10 ], [ %p_0467_2_2, %._crit_edge847.2 ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 161 'phi' 'p_0467_2_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%last_6_3 = phi i1 [ %stream_in_24_last_V_8, %10 ], [ %last_6_2, %._crit_edge847.2 ]"   --->   Operation 162 'phi' 'last_6_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%user_1_3 = phi i1 [ %user_3, %10 ], [ %user_1_2, %._crit_edge847.2 ]" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 163 'phi' 'user_1_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %delayed_last_3, label %._crit_edge848, label %11" [pixel_pack/pixel_pack.cpp:95]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_0467_2_3, i1 %user_1_3, i1 %last_6_3)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 165 'write' <Predicate = (!delayed_last_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 7> <Delay = 0.00>
ST_15 : Operation 166 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_0467_2_3, i1 %user_1_3, i1 %last_6_3)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 166 'write' <Predicate = (!delayed_last_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge848" [pixel_pack/pixel_pack.cpp:100]   --->   Operation 167 'br' <Predicate = (!delayed_last_3)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%empty_18 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 169 'read' 'empty_18' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_4 = extractvalue { i24, i1, i1 } %empty_18, 0"   --->   Operation 170 'extractvalue' 'stream_in_24_data_V_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_4 = extractvalue { i24, i1, i1 } %empty_18, 1"   --->   Operation 171 'extractvalue' 'stream_in_24_user_V_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_4 = extractvalue { i24, i1, i1 } %empty_18, 2"   --->   Operation 172 'extractvalue' 'stream_in_24_last_V_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %alpha_V_read, i24 %stream_in_24_data_V_4)" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 173 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_s, i1 %stream_in_24_user_V_4, i1 %stream_in_24_last_V_4)" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 174 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %stream_in_24_last_V_4, label %.loopexit.loopexit71, label %.preheader817" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 3> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 176 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 177 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_s, i1 %stream_in_24_user_V_4, i1 %stream_in_24_last_V_4)" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 178 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_5)" [pixel_pack/pixel_pack.cpp:79]   --->   Operation 179 'specregionend' 'empty_19' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.66>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%delayed_last_2 = phi i1 [ %last_2_3, %.loopexit820 ], [ false, %.preheader823.preheader ]"   --->   Operation 181 'phi' 'delayed_last_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%delayed_last = phi i1 [ %delayed_last_2, %.loopexit820 ], [ false, %.preheader823.preheader ]"   --->   Operation 182 'phi' 'delayed_last' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [2/2] (0.00ns)   --->   "%empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 183 'read' 'empty' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 21 <SV = 3> <Delay = 1.08>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "%p_071_s = phi i4 [ %p_071_2_3, %.loopexit820 ], [ undef, %.preheader823.preheader ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 184 'phi' 'p_071_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%p_067_s = phi i4 [ %p_067_2_3, %.loopexit820 ], [ undef, %.preheader823.preheader ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 185 'phi' 'p_067_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%p_087_s = phi i96 [ %p_087_2_3, %.loopexit820 ], [ undef, %.preheader823.preheader ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 186 'phi' 'p_087_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %delayed_last, label %.loopexit.loopexit72, label %1" [pixel_pack/pixel_pack.cpp:42]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [pixel_pack/pixel_pack.cpp:42]   --->   Operation 188 'specregionbegin' 'tmp_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:43]   --->   Operation 189 'specpipeline' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.75ns)   --->   "br i1 %delayed_last_2, label %._crit_edge.0, label %2" [pixel_pack/pixel_pack.cpp:49]   --->   Operation 190 'br' <Predicate = (!delayed_last)> <Delay = 0.75>
ST_21 : Operation 191 [1/2] (0.00ns)   --->   "%empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 191 'read' 'empty' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_s = extractvalue { i24, i1, i1 } %empty, 0"   --->   Operation 192 'extractvalue' 'stream_in_24_data_V_s' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_s = extractvalue { i24, i1, i1 } %empty, 1"   --->   Operation 193 'extractvalue' 'stream_in_24_user_V_s' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_s = extractvalue { i24, i1, i1 } %empty, 2"   --->   Operation 194 'extractvalue' 'stream_in_24_last_V_s' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_7 = call i96 @llvm.part.set.i96.i24(i96 %p_087_s, i24 %stream_in_24_data_V_s, i32 0, i32 23)" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 195 'partset' 'p_Result_7' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_13 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_s, i32 0, i1 %stream_in_24_user_V_s)" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 196 'bitset' 'tmp_13' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_s, i32 0, i1 %stream_in_24_last_V_s)" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 197 'bitset' 'tmp_14' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.75ns)   --->   "br label %._crit_edge.0" [pixel_pack/pixel_pack.cpp:55]   --->   Operation 198 'br' <Predicate = (!delayed_last & !delayed_last_2)> <Delay = 0.75>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%last_2 = phi i1 [ %stream_in_24_last_V_s, %2 ], [ %delayed_last_2, %1 ]"   --->   Operation 199 'phi' 'last_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_21 : Operation 200 [2/2] (0.00ns)   --->   "%empty_14 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 200 'read' 'empty_14' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_2)" [pixel_pack/pixel_pack.cpp:65]   --->   Operation 201 'specregionend' 'empty_17' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "br label %.preheader823" [pixel_pack/pixel_pack.cpp:65]   --->   Operation 202 'br' <Predicate = (!delayed_last)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 1.08>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%p_071_2 = phi i4 [ %tmp_13, %2 ], [ %p_071_s, %1 ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 203 'phi' 'p_071_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%p_067_2 = phi i4 [ %tmp_14, %2 ], [ %p_067_s, %1 ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 204 'phi' 'p_067_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%p_087_2 = phi i96 [ %p_Result_7, %2 ], [ %p_087_s, %1 ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 205 'phi' 'p_087_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (0.75ns)   --->   "br i1 %last_2, label %._crit_edge.1, label %3" [pixel_pack/pixel_pack.cpp:49]   --->   Operation 206 'br' <Predicate = (!delayed_last)> <Delay = 0.75>
ST_22 : Operation 207 [1/2] (0.00ns)   --->   "%empty_14 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 207 'read' 'empty_14' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_1 = extractvalue { i24, i1, i1 } %empty_14, 0"   --->   Operation 208 'extractvalue' 'stream_in_24_data_V_1' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_1 = extractvalue { i24, i1, i1 } %empty_14, 1"   --->   Operation 209 'extractvalue' 'stream_in_24_user_V_1' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_1 = extractvalue { i24, i1, i1 } %empty_14, 2"   --->   Operation 210 'extractvalue' 'stream_in_24_last_V_1' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_26_1 = call i96 @llvm.part.set.i96.i24(i96 %p_087_2, i24 %stream_in_24_data_V_1, i32 24, i32 47)" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 211 'partset' 'p_Result_26_1' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_16 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_2, i32 1, i1 %stream_in_24_user_V_1)" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 212 'bitset' 'tmp_16' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_2, i32 1, i1 %stream_in_24_last_V_1)" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 213 'bitset' 'tmp_17' <Predicate = (!delayed_last & !last_2)> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (0.75ns)   --->   "br label %._crit_edge.1" [pixel_pack/pixel_pack.cpp:55]   --->   Operation 214 'br' <Predicate = (!delayed_last & !last_2)> <Delay = 0.75>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%last_2_1 = phi i1 [ %stream_in_24_last_V_1, %3 ], [ %last_2, %._crit_edge.0 ]"   --->   Operation 215 'phi' 'last_2_1' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_22 : Operation 216 [2/2] (0.00ns)   --->   "%empty_15 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 216 'read' 'empty_15' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 5> <Delay = 1.08>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%p_071_2_1 = phi i4 [ %tmp_16, %3 ], [ %p_071_2, %._crit_edge.0 ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 217 'phi' 'p_071_2_1' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%p_067_2_1 = phi i4 [ %tmp_17, %3 ], [ %p_067_2, %._crit_edge.0 ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 218 'phi' 'p_067_2_1' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%p_087_2_1 = phi i96 [ %p_Result_26_1, %3 ], [ %p_087_2, %._crit_edge.0 ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 219 'phi' 'p_087_2_1' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.75ns)   --->   "br i1 %last_2_1, label %._crit_edge.2, label %4" [pixel_pack/pixel_pack.cpp:49]   --->   Operation 220 'br' <Predicate = (!delayed_last)> <Delay = 0.75>
ST_23 : Operation 221 [1/2] (0.00ns)   --->   "%empty_15 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 221 'read' 'empty_15' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_2 = extractvalue { i24, i1, i1 } %empty_15, 0"   --->   Operation 222 'extractvalue' 'stream_in_24_data_V_2' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_2 = extractvalue { i24, i1, i1 } %empty_15, 1"   --->   Operation 223 'extractvalue' 'stream_in_24_user_V_2' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_2 = extractvalue { i24, i1, i1 } %empty_15, 2"   --->   Operation 224 'extractvalue' 'stream_in_24_last_V_2' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%p_Result_26_2 = call i96 @llvm.part.set.i96.i24(i96 %p_087_2_1, i24 %stream_in_24_data_V_2, i32 48, i32 71)" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 225 'partset' 'p_Result_26_2' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_19 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_2_1, i32 2, i1 %stream_in_24_user_V_2)" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 226 'bitset' 'tmp_19' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_20 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_2_1, i32 2, i1 %stream_in_24_last_V_2)" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 227 'bitset' 'tmp_20' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.75ns)   --->   "br label %._crit_edge.2" [pixel_pack/pixel_pack.cpp:55]   --->   Operation 228 'br' <Predicate = (!delayed_last & !last_2_1)> <Delay = 0.75>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%last_2_2 = phi i1 [ %stream_in_24_last_V_2, %4 ], [ %last_2_1, %._crit_edge.1 ]"   --->   Operation 229 'phi' 'last_2_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_23 : Operation 230 [2/2] (0.00ns)   --->   "%empty_16 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 230 'read' 'empty_16' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 6> <Delay = 0.75>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%p_071_2_2 = phi i4 [ %tmp_19, %4 ], [ %p_071_2_1, %._crit_edge.1 ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 231 'phi' 'p_071_2_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_24 : Operation 232 [1/1] (0.00ns)   --->   "%p_067_2_2 = phi i4 [ %tmp_20, %4 ], [ %p_067_2_1, %._crit_edge.1 ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 232 'phi' 'p_067_2_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "%p_087_2_2 = phi i96 [ %p_Result_26_2, %4 ], [ %p_087_2_1, %._crit_edge.1 ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 233 'phi' 'p_087_2_2' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_24 : Operation 234 [1/1] (0.75ns)   --->   "br i1 %last_2_2, label %._crit_edge.3, label %5" [pixel_pack/pixel_pack.cpp:49]   --->   Operation 234 'br' <Predicate = (!delayed_last)> <Delay = 0.75>
ST_24 : Operation 235 [1/2] (0.00ns)   --->   "%empty_16 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)"   --->   Operation 235 'read' 'empty_16' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_3 = extractvalue { i24, i1, i1 } %empty_16, 0"   --->   Operation 236 'extractvalue' 'stream_in_24_data_V_3' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_3 = extractvalue { i24, i1, i1 } %empty_16, 1"   --->   Operation 237 'extractvalue' 'stream_in_24_user_V_3' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_3 = extractvalue { i24, i1, i1 } %empty_16, 2"   --->   Operation 238 'extractvalue' 'stream_in_24_last_V_3' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "%p_Result_26_3 = call i96 @llvm.part.set.i96.i24(i96 %p_087_2_2, i24 %stream_in_24_data_V_3, i32 72, i32 95)" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 239 'partset' 'p_Result_26_3' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_22 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_071_2_2, i32 3, i1 %stream_in_24_user_V_3)" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 240 'bitset' 'tmp_22' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_23 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_067_2_2, i32 3, i1 %stream_in_24_last_V_3)" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 241 'bitset' 'tmp_23' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (0.75ns)   --->   "br label %._crit_edge.3" [pixel_pack/pixel_pack.cpp:55]   --->   Operation 242 'br' <Predicate = (!delayed_last & !last_2_2)> <Delay = 0.75>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "%p_071_2_3 = phi i4 [ %tmp_22, %5 ], [ %p_071_2_2, %._crit_edge.2 ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 243 'phi' 'p_071_2_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%p_067_2_3 = phi i4 [ %tmp_23, %5 ], [ %p_067_2_2, %._crit_edge.2 ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 244 'phi' 'p_067_2_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%p_087_2_3 = phi i96 [ %p_Result_26_3, %5 ], [ %p_087_2_2, %._crit_edge.2 ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 245 'phi' 'p_087_2_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%last_2_3 = phi i1 [ %stream_in_24_last_V_3, %5 ], [ %last_2_2, %._crit_edge.2 ]"   --->   Operation 246 'phi' 'last_2_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %delayed_last_2, label %.loopexit820, label %.preheader819.preheader" [pixel_pack/pixel_pack.cpp:57]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i96 %p_087_2_3 to i32" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 248 'trunc' 'tmp_25' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i4 %p_071_2_3 to i1" [pixel_pack/pixel_pack.cpp:60]   --->   Operation 249 'trunc' 'tmp_26' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_067_2_3, i32 1)" [pixel_pack/pixel_pack.cpp:61]   --->   Operation 250 'bitselect' 'tmp_27' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 251 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %tmp_25, i1 %tmp_26, i1 %tmp_27)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 251 'write' <Predicate = (!delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%p_Result_29_1 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %p_087_2_3, i32 32, i32 63)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 252 'partselect' 'p_Result_29_1' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_071_2_3, i32 1)" [pixel_pack/pixel_pack.cpp:60]   --->   Operation 253 'bitselect' 'tmp_28' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_067_2_3, i32 2)" [pixel_pack/pixel_pack.cpp:61]   --->   Operation 254 'bitselect' 'tmp_29' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_29_2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %p_087_2_3, i32 64, i32 95)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 255 'partselect' 'p_Result_29_2' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_071_2_3, i32 2)" [pixel_pack/pixel_pack.cpp:60]   --->   Operation 256 'bitselect' 'tmp_30' <Predicate = (!delayed_last_2)> <Delay = 0.00>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_067_2_3, i32 3)" [pixel_pack/pixel_pack.cpp:61]   --->   Operation 257 'bitselect' 'tmp_31' <Predicate = (!delayed_last_2)> <Delay = 0.00>

State 25 <SV = 7> <Delay = 0.00>
ST_25 : Operation 258 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %tmp_25, i1 %tmp_26, i1 %tmp_27)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 258 'write' <Predicate = (!delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 259 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_1, i1 %tmp_28, i1 %tmp_29)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 259 'write' <Predicate = (!delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 26 <SV = 8> <Delay = 0.00>
ST_26 : Operation 260 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_1, i1 %tmp_28, i1 %tmp_29)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 260 'write' <Predicate = (!delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 261 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_2, i1 %tmp_30, i1 %tmp_31)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 261 'write' <Predicate = (!delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 9> <Delay = 0.00>
ST_27 : Operation 262 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_2, i1 %tmp_30, i1 %tmp_31)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 262 'write' <Predicate = (!delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 263 [1/1] (0.00ns)   --->   "br label %.loopexit820"   --->   Operation 263 'br' <Predicate = (!delayed_last_2)> <Delay = 0.00>

State 28 <SV = 4> <Delay = 0.00>
ST_28 : Operation 264 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 0.875ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'alpha_V' [9]  (1 ns)

 <State 2>: 1.88ns
The critical path consists of the following:
	s_axi read on port 'mode' [10]  (1 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0.907ns
The critical path consists of the following:
	axis read on port 'stream_in_24_data_V' [32]  (0 ns)
	'add' operation ('out_c2.V', pixel_pack/pixel_pack.cpp:134) [49]  (0.907 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0.331ns
The critical path consists of the following:
	axis read on port 'stream_in_24_data_V' [65]  (0 ns)
	'or' operation ('user_2_1', pixel_pack/pixel_pack.cpp:109) [73]  (0.331 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0.662ns
The critical path consists of the following:
	'phi' operation ('delayed_last') with incoming values : ('stream_in_24_last_V_5') ('stream_in_24_last_V_6') ('stream_in_24_last_V_7') ('stream_in_24_last_V_8') [86]  (0 ns)
	blocking operation 0.662 ns on control path)

 <State 11>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_0467_2', pixel_pack/pixel_pack.cpp:91) with incoming values : ('p_Result_9', pixel_pack/pixel_pack.cpp:91) ('p_Result_33_1', pixel_pack/pixel_pack.cpp:91) ('p_Result_33_2', pixel_pack/pixel_pack.cpp:91) ('p_Result_33_3', pixel_pack/pixel_pack.cpp:91) [101]  (0.755 ns)
	blocking operation 0.331 ns on control path)

 <State 12>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('last_6_1') with incoming values : ('stream_in_24_last_V_5') ('stream_in_24_last_V_6') ('stream_in_24_last_V_7') ('stream_in_24_last_V_8') [116]  (0.755 ns)
	'phi' operation ('last_6_1') with incoming values : ('stream_in_24_last_V_5') ('stream_in_24_last_V_6') ('stream_in_24_last_V_7') ('stream_in_24_last_V_8') [116]  (0 ns)
	blocking operation 0.331 ns on control path)

 <State 13>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_0467_2_2', pixel_pack/pixel_pack.cpp:91) with incoming values : ('p_Result_9', pixel_pack/pixel_pack.cpp:91) ('p_Result_33_1', pixel_pack/pixel_pack.cpp:91) ('p_Result_33_2', pixel_pack/pixel_pack.cpp:91) ('p_Result_33_3', pixel_pack/pixel_pack.cpp:91) [129]  (0.755 ns)
	blocking operation 0.331 ns on control path)

 <State 14>: 1.09ns
The critical path consists of the following:
	'phi' operation ('user_1_2', pixel_pack/pixel_pack.cpp:89) with incoming values : ('stream_in_24_user_V_5') ('user_s', pixel_pack/pixel_pack.cpp:89) ('user_2', pixel_pack/pixel_pack.cpp:89) [131]  (0 ns)
	'or' operation ('user_3', pixel_pack/pixel_pack.cpp:89) [138]  (0.331 ns)
	multiplexor before 'phi' operation ('user_1_3', pixel_pack/pixel_pack.cpp:89) with incoming values : ('stream_in_24_user_V_5') ('user_s', pixel_pack/pixel_pack.cpp:89) ('user_2', pixel_pack/pixel_pack.cpp:89) ('user_3', pixel_pack/pixel_pack.cpp:89) [145]  (0.755 ns)
	'phi' operation ('user_1_3', pixel_pack/pixel_pack.cpp:89) with incoming values : ('stream_in_24_user_V_5') ('user_s', pixel_pack/pixel_pack.cpp:89) ('user_2', pixel_pack/pixel_pack.cpp:89) ('user_3', pixel_pack/pixel_pack.cpp:89) [145]  (0 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0.662ns
The critical path consists of the following:
	'phi' operation ('delayed_last') with incoming values : ('stream_in_24_last_V_s') ('stream_in_24_last_V_1') ('stream_in_24_last_V_2') ('stream_in_24_last_V_3') [177]  (0 ns)
	blocking operation 0.662 ns on control path)

 <State 21>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('delayed_last') with incoming values : ('stream_in_24_last_V_s') ('stream_in_24_last_V_1') ('stream_in_24_last_V_2') ('stream_in_24_last_V_3') [196]  (0.755 ns)
	'phi' operation ('delayed_last') with incoming values : ('stream_in_24_last_V_s') ('stream_in_24_last_V_1') ('stream_in_24_last_V_2') ('stream_in_24_last_V_3') [196]  (0 ns)
	blocking operation 0.331 ns on control path)

 <State 22>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_071_2_1', pixel_pack/pixel_pack.cpp:51) with incoming values : ('tmp_13', pixel_pack/pixel_pack.cpp:51) ('tmp_16', pixel_pack/pixel_pack.cpp:51) ('tmp_19', pixel_pack/pixel_pack.cpp:51) ('tmp_22', pixel_pack/pixel_pack.cpp:51) [208]  (0.755 ns)
	blocking operation 0.331 ns on control path)

 <State 23>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_071_2_2', pixel_pack/pixel_pack.cpp:51) with incoming values : ('tmp_13', pixel_pack/pixel_pack.cpp:51) ('tmp_16', pixel_pack/pixel_pack.cpp:51) ('tmp_19', pixel_pack/pixel_pack.cpp:51) ('tmp_22', pixel_pack/pixel_pack.cpp:51) [223]  (0.755 ns)
	blocking operation 0.331 ns on control path)

 <State 24>: 0.755ns
The critical path consists of the following:
	'phi' operation ('p_071_2_2', pixel_pack/pixel_pack.cpp:51) with incoming values : ('tmp_13', pixel_pack/pixel_pack.cpp:51) ('tmp_16', pixel_pack/pixel_pack.cpp:51) ('tmp_19', pixel_pack/pixel_pack.cpp:51) ('tmp_22', pixel_pack/pixel_pack.cpp:51) [223]  (0 ns)
	multiplexor before 'phi' operation ('p_087_2_3', pixel_pack/pixel_pack.cpp:50) with incoming values : ('p_Result_7', pixel_pack/pixel_pack.cpp:50) ('p_Result_26_1', pixel_pack/pixel_pack.cpp:50) ('p_Result_26_2', pixel_pack/pixel_pack.cpp:50) ('p_Result_26_3', pixel_pack/pixel_pack.cpp:50) [240]  (0.755 ns)
	'phi' operation ('p_087_2_3', pixel_pack/pixel_pack.cpp:50) with incoming values : ('p_Result_7', pixel_pack/pixel_pack.cpp:50) ('p_Result_26_1', pixel_pack/pixel_pack.cpp:50) ('p_Result_26_2', pixel_pack/pixel_pack.cpp:50) ('p_Result_26_3', pixel_pack/pixel_pack.cpp:50) [240]  (0 ns)
	axis write on port 'stream_out_32_data_V' (pixel_pack/pixel_pack.cpp:59) [247]  (0 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
