<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/alisonemilien/FPGA/ShapeAnimation/impl/gwsynthesis/ShapeAnimation.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/alisonemilien/FPGA/ShapeAnimation/src/tang_nano_9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 17 09:42:35 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>626</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>279</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.152</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>pll_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.152</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>pll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>60.606</td>
<td>16.500
<td>0.000</td>
<td>30.303</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>pll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>90.909</td>
<td>11.000
<td>0.000</td>
<td>45.455</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>pll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>33.000(MHz)</td>
<td>59.832(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XTAL_IN!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.590</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/vid_rgb_d1_11_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>16.670</td>
</tr>
<tr>
<td>2</td>
<td>13.590</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/vid_rgb_d1_12_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>16.670</td>
</tr>
<tr>
<td>3</td>
<td>14.299</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/vid_rgb_d1_10_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.961</td>
</tr>
<tr>
<td>4</td>
<td>14.327</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/rom_addr_reg_1_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.932</td>
</tr>
<tr>
<td>5</td>
<td>14.327</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/rom_addr_reg_2_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.932</td>
</tr>
<tr>
<td>6</td>
<td>14.327</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/rom_addr_reg_3_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.932</td>
</tr>
<tr>
<td>7</td>
<td>14.327</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/rom_addr_reg_4_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.932</td>
</tr>
<tr>
<td>8</td>
<td>14.327</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/rom_addr_reg_5_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.932</td>
</tr>
<tr>
<td>9</td>
<td>14.671</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/vid_rgb_d1_21_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.589</td>
</tr>
<tr>
<td>10</td>
<td>14.671</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/vid_rgb_d1_22_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.589</td>
</tr>
<tr>
<td>11</td>
<td>14.676</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/vid_rgb_d1_19_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.584</td>
</tr>
<tr>
<td>12</td>
<td>14.676</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/vid_rgb_d1_20_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.584</td>
</tr>
<tr>
<td>13</td>
<td>15.063</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/rom_addr_reg_6_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.197</td>
</tr>
<tr>
<td>14</td>
<td>15.063</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/rom_addr_reg_7_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.197</td>
</tr>
<tr>
<td>15</td>
<td>15.063</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/rom_addr_reg_8_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.197</td>
</tr>
<tr>
<td>16</td>
<td>15.063</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/rom_addr_reg_9_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.197</td>
</tr>
<tr>
<td>17</td>
<td>15.063</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/rom_addr_reg_10_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.197</td>
</tr>
<tr>
<td>18</td>
<td>15.063</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/rom_addr_reg_11_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.197</td>
</tr>
<tr>
<td>19</td>
<td>15.082</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/vid_rgb_d1_5_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.178</td>
</tr>
<tr>
<td>20</td>
<td>15.082</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/vid_rgb_d1_13_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>15.178</td>
</tr>
<tr>
<td>21</td>
<td>15.450</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/vid_rgb_d1_3_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>14.810</td>
</tr>
<tr>
<td>22</td>
<td>15.450</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/vid_rgb_d1_4_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>14.810</td>
</tr>
<tr>
<td>23</td>
<td>15.858</td>
<td>uut_inst/box_y_1_s0/Q</td>
<td>uut_inst/rom_addr_reg_0_s0/RESET</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>14.402</td>
</tr>
<tr>
<td>24</td>
<td>19.304</td>
<td>uut_inst/box_x_6_s0/Q</td>
<td>uut_inst/vel_x_dir_s4/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>10.599</td>
</tr>
<tr>
<td>25</td>
<td>19.562</td>
<td>uut_inst/box_x_6_s0/Q</td>
<td>uut_inst/box_x_11_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>30.303</td>
<td>0.000</td>
<td>10.698</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>uut_inst/vel_x_dir_s4/Q</td>
<td>uut_inst/vel_x_dir_s4/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>uut_inst/pix_y_0_s0/Q</td>
<td>uut_inst/pix_y_0_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>driver_inst/v_cnt_1_s0/Q</td>
<td>driver_inst/v_cnt_1_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>driver_inst/h_cnt_0_s0/Q</td>
<td>driver_inst/h_cnt_0_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>driver_inst/h_cnt_2_s0/Q</td>
<td>driver_inst/h_cnt_2_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>uut_inst/vel_y_dir_s4/Q</td>
<td>uut_inst/vel_y_dir_s4/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>driver_inst/v_cnt_3_s0/Q</td>
<td>driver_inst/v_cnt_3_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>driver_inst/v_cnt_9_s0/Q</td>
<td>driver_inst/v_cnt_9_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>driver_inst/h_cnt_4_s0/Q</td>
<td>driver_inst/h_cnt_4_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>driver_inst/h_cnt_6_s0/Q</td>
<td>driver_inst/h_cnt_6_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.710</td>
<td>driver_inst/v_cnt_5_s0/Q</td>
<td>driver_inst/v_cnt_5_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>driver_inst/h_cnt_7_s0/Q</td>
<td>driver_inst/h_cnt_7_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>uut_inst/pix_y_2_s0/Q</td>
<td>uut_inst/pix_y_2_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>uut_inst/pix_y_8_s0/Q</td>
<td>uut_inst/pix_y_8_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>uut_inst/rom_addr_reg_10_s0/Q</td>
<td>uut_inst/my_sprite/memory_memory_0_1_s/AD[12]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.884</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>uut_inst/rom_addr_reg_10_s0/Q</td>
<td>uut_inst/my_sprite/memory_memory_0_0_s/AD[12]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.884</td>
</tr>
<tr>
<td>17</td>
<td>0.731</td>
<td>uut_inst/rom_addr_reg_0_s0/Q</td>
<td>uut_inst/my_sprite/memory_memory_0_2_s/AD[2]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.885</td>
</tr>
<tr>
<td>18</td>
<td>0.731</td>
<td>uut_inst/pix_y_6_s0/Q</td>
<td>uut_inst/pix_y_6_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>19</td>
<td>0.731</td>
<td>uut_inst/pix_x_6_s0/Q</td>
<td>uut_inst/pix_x_6_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>20</td>
<td>0.732</td>
<td>uut_inst/pix_x_8_s0/Q</td>
<td>uut_inst/pix_x_8_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>21</td>
<td>0.733</td>
<td>uut_inst/rom_addr_reg_11_s0/Q</td>
<td>uut_inst/my_sprite/memory_memory_0_0_s/AD[13]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>22</td>
<td>0.733</td>
<td>uut_inst/pix_x_2_s0/Q</td>
<td>uut_inst/pix_x_2_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>23</td>
<td>0.854</td>
<td>uut_inst/pix_y_1_s0/Q</td>
<td>uut_inst/pix_y_1_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>24</td>
<td>0.855</td>
<td>uut_inst/pix_x_1_s0/Q</td>
<td>uut_inst/pix_x_1_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.855</td>
</tr>
<tr>
<td>25</td>
<td>0.892</td>
<td>driver_inst/v_cnt_8_s0/Q</td>
<td>driver_inst/v_cnt_8_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>driver_inst/h_cnt_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>driver_inst/h_cnt_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>driver_inst/h_cnt_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>driver_inst/h_cnt_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>driver_inst/v_cnt_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uut_inst/box_x_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uut_inst/pix_y_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uut_inst/pix_y_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uut_inst/box_x_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>13.824</td>
<td>15.074</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uut_inst/pix_y_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vid_rgb_d1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>uut_inst/n427_s1/I2</td>
</tr>
<tr>
<td>15.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n427_s1/F</td>
</tr>
<tr>
<td>19.308</td>
<td>3.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">uut_inst/vid_rgb_d1_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>uut_inst/vid_rgb_d1_11_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>uut_inst/vid_rgb_d1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.627, 27.756%; route: 11.585, 69.494%; tC2Q: 0.458, 2.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vid_rgb_d1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>uut_inst/n427_s1/I2</td>
</tr>
<tr>
<td>15.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n427_s1/F</td>
</tr>
<tr>
<td>19.308</td>
<td>3.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[B]</td>
<td style=" font-weight:bold;">uut_inst/vid_rgb_d1_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[B]</td>
<td>uut_inst/vid_rgb_d1_12_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[B]</td>
<td>uut_inst/vid_rgb_d1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.627, 27.756%; route: 11.585, 69.494%; tC2Q: 0.458, 2.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vid_rgb_d1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>uut_inst/n427_s1/I2</td>
</tr>
<tr>
<td>15.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n427_s1/F</td>
</tr>
<tr>
<td>18.599</td>
<td>2.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td style=" font-weight:bold;">uut_inst/vid_rgb_d1_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td>uut_inst/vid_rgb_d1_10_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[B]</td>
<td>uut_inst/vid_rgb_d1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.627, 28.990%; route: 10.875, 68.139%; tC2Q: 0.458, 2.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/rom_addr_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uut_inst/n327_s1/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s1/F</td>
</tr>
<tr>
<td>18.570</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>uut_inst/rom_addr_reg_1_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>uut_inst/rom_addr_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.028, 31.559%; route: 10.446, 65.565%; tC2Q: 0.458, 2.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/rom_addr_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uut_inst/n327_s1/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s1/F</td>
</tr>
<tr>
<td>18.570</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>uut_inst/rom_addr_reg_2_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>uut_inst/rom_addr_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.028, 31.559%; route: 10.446, 65.565%; tC2Q: 0.458, 2.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/rom_addr_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uut_inst/n327_s1/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s1/F</td>
</tr>
<tr>
<td>18.570</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>uut_inst/rom_addr_reg_3_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>uut_inst/rom_addr_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.028, 31.559%; route: 10.446, 65.565%; tC2Q: 0.458, 2.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/rom_addr_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uut_inst/n327_s1/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s1/F</td>
</tr>
<tr>
<td>18.570</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>uut_inst/rom_addr_reg_4_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>uut_inst/rom_addr_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.028, 31.559%; route: 10.446, 65.565%; tC2Q: 0.458, 2.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/rom_addr_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uut_inst/n327_s1/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s1/F</td>
</tr>
<tr>
<td>18.570</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>uut_inst/rom_addr_reg_5_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>uut_inst/rom_addr_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.028, 31.559%; route: 10.446, 65.565%; tC2Q: 0.458, 2.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vid_rgb_d1_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>uut_inst/n427_s1/I2</td>
</tr>
<tr>
<td>15.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n427_s1/F</td>
</tr>
<tr>
<td>18.226</td>
<td>2.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">uut_inst/vid_rgb_d1_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>uut_inst/vid_rgb_d1_21_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>uut_inst/vid_rgb_d1_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.627, 29.682%; route: 10.503, 67.378%; tC2Q: 0.458, 2.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vid_rgb_d1_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>uut_inst/n427_s1/I2</td>
</tr>
<tr>
<td>15.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n427_s1/F</td>
</tr>
<tr>
<td>18.226</td>
<td>2.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">uut_inst/vid_rgb_d1_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>uut_inst/vid_rgb_d1_22_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>uut_inst/vid_rgb_d1_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.627, 29.682%; route: 10.503, 67.378%; tC2Q: 0.458, 2.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vid_rgb_d1_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>uut_inst/n427_s1/I2</td>
</tr>
<tr>
<td>15.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n427_s1/F</td>
</tr>
<tr>
<td>18.222</td>
<td>2.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">uut_inst/vid_rgb_d1_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>uut_inst/vid_rgb_d1_19_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>uut_inst/vid_rgb_d1_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.627, 29.691%; route: 10.499, 67.368%; tC2Q: 0.458, 2.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vid_rgb_d1_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>uut_inst/n427_s1/I2</td>
</tr>
<tr>
<td>15.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n427_s1/F</td>
</tr>
<tr>
<td>18.222</td>
<td>2.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[B]</td>
<td style=" font-weight:bold;">uut_inst/vid_rgb_d1_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[B]</td>
<td>uut_inst/vid_rgb_d1_20_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[B]</td>
<td>uut_inst/vid_rgb_d1_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.627, 29.691%; route: 10.499, 67.368%; tC2Q: 0.458, 2.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/rom_addr_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uut_inst/n327_s1/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s1/F</td>
</tr>
<tr>
<td>17.835</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>uut_inst/rom_addr_reg_6_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>uut_inst/rom_addr_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.028, 33.085%; route: 9.711, 63.899%; tC2Q: 0.458, 3.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/rom_addr_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uut_inst/n327_s1/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s1/F</td>
</tr>
<tr>
<td>17.835</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>uut_inst/rom_addr_reg_7_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>uut_inst/rom_addr_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.028, 33.085%; route: 9.711, 63.899%; tC2Q: 0.458, 3.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/rom_addr_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uut_inst/n327_s1/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s1/F</td>
</tr>
<tr>
<td>17.835</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>uut_inst/rom_addr_reg_8_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>uut_inst/rom_addr_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.028, 33.085%; route: 9.711, 63.899%; tC2Q: 0.458, 3.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/rom_addr_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uut_inst/n327_s1/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s1/F</td>
</tr>
<tr>
<td>17.835</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>uut_inst/rom_addr_reg_9_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>uut_inst/rom_addr_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.028, 33.085%; route: 9.711, 63.899%; tC2Q: 0.458, 3.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/rom_addr_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uut_inst/n327_s1/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s1/F</td>
</tr>
<tr>
<td>17.835</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>uut_inst/rom_addr_reg_10_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>uut_inst/rom_addr_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.028, 33.085%; route: 9.711, 63.899%; tC2Q: 0.458, 3.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/rom_addr_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uut_inst/n327_s1/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s1/F</td>
</tr>
<tr>
<td>17.835</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>uut_inst/rom_addr_reg_11_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>uut_inst/rom_addr_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.028, 33.085%; route: 9.711, 63.899%; tC2Q: 0.458, 3.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vid_rgb_d1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>uut_inst/n427_s1/I2</td>
</tr>
<tr>
<td>15.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n427_s1/F</td>
</tr>
<tr>
<td>17.816</td>
<td>2.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[B]</td>
<td style=" font-weight:bold;">uut_inst/vid_rgb_d1_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[B]</td>
<td>uut_inst/vid_rgb_d1_5_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR17[B]</td>
<td>uut_inst/vid_rgb_d1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.627, 30.485%; route: 10.092, 66.495%; tC2Q: 0.458, 3.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vid_rgb_d1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>uut_inst/n427_s1/I2</td>
</tr>
<tr>
<td>15.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n427_s1/F</td>
</tr>
<tr>
<td>17.816</td>
<td>2.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">uut_inst/vid_rgb_d1_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>uut_inst/vid_rgb_d1_13_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>uut_inst/vid_rgb_d1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.627, 30.485%; route: 10.092, 66.495%; tC2Q: 0.458, 3.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vid_rgb_d1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>uut_inst/n427_s1/I2</td>
</tr>
<tr>
<td>15.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n427_s1/F</td>
</tr>
<tr>
<td>17.448</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">uut_inst/vid_rgb_d1_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>uut_inst/vid_rgb_d1_3_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>uut_inst/vid_rgb_d1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.627, 31.242%; route: 9.725, 65.663%; tC2Q: 0.458, 3.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vid_rgb_d1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>uut_inst/n427_s1/I2</td>
</tr>
<tr>
<td>15.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n427_s1/F</td>
</tr>
<tr>
<td>17.448</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">uut_inst/vid_rgb_d1_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>uut_inst/vid_rgb_d1_4_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>uut_inst/vid_rgb_d1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.627, 31.242%; route: 9.725, 65.663%; tC2Q: 0.458, 3.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/rom_addr_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>uut_inst/box_y_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/box_y_1_s0/Q</td>
</tr>
<tr>
<td>8.955</td>
<td>5.859</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][A]</td>
<td>uut_inst/n268_s24/CIN</td>
</tr>
<tr>
<td>9.012</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s24/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td>uut_inst/n268_s25/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s25/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>uut_inst/n268_s26/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s26/COUT</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td>uut_inst/n268_s27/CIN</td>
</tr>
<tr>
<td>9.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s27/COUT</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C20[2][A]</td>
<td>uut_inst/n268_s28/CIN</td>
</tr>
<tr>
<td>9.240</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">uut_inst/n268_s28/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td>uut_inst/n327_s26/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s26/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>uut_inst/n327_s19/I2</td>
</tr>
<tr>
<td>11.648</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s19/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>uut_inst/n327_s9/I1</td>
</tr>
<tr>
<td>13.128</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s9/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>uut_inst/n327_s3/I2</td>
</tr>
<tr>
<td>14.369</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uut_inst/n327_s1/I1</td>
</tr>
<tr>
<td>15.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n327_s1/F</td>
</tr>
<tr>
<td>17.039</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>uut_inst/rom_addr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>uut_inst/rom_addr_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.028, 34.913%; route: 8.915, 61.904%; tC2Q: 0.458, 3.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vel_x_dir_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>uut_inst/box_x_6_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">uut_inst/box_x_6_s0/Q</td>
</tr>
<tr>
<td>6.671</td>
<td>3.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>uut_inst/n427_s9/I0</td>
</tr>
<tr>
<td>7.473</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n427_s9/F</td>
</tr>
<tr>
<td>7.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>uut_inst/box_x_10_s6/I2</td>
</tr>
<tr>
<td>8.924</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/box_x_10_s6/F</td>
</tr>
<tr>
<td>9.729</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>uut_inst/box_x_10_s4/I0</td>
</tr>
<tr>
<td>10.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/box_x_10_s4/F</td>
</tr>
<tr>
<td>12.138</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uut_inst/vel_x_dir_3_s2/I0</td>
</tr>
<tr>
<td>13.237</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/vel_x_dir_3_s2/F</td>
</tr>
<tr>
<td>13.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">uut_inst/vel_x_dir_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uut_inst/vel_x_dir_s4/CLK</td>
</tr>
<tr>
<td>32.541</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uut_inst/vel_x_dir_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 38.042%; route: 6.109, 57.634%; tC2Q: 0.458, 4.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/box_x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/box_x_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>uut_inst/box_x_6_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">uut_inst/box_x_6_s0/Q</td>
</tr>
<tr>
<td>6.671</td>
<td>3.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>uut_inst/n427_s9/I0</td>
</tr>
<tr>
<td>7.473</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n427_s9/F</td>
</tr>
<tr>
<td>7.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>uut_inst/box_x_10_s6/I2</td>
</tr>
<tr>
<td>8.924</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">uut_inst/box_x_10_s6/F</td>
</tr>
<tr>
<td>9.729</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>uut_inst/box_x_10_s4/I0</td>
</tr>
<tr>
<td>10.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/box_x_10_s4/F</td>
</tr>
<tr>
<td>11.322</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>uut_inst/box_x_10_s10/I0</td>
</tr>
<tr>
<td>12.124</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">uut_inst/box_x_10_s10/F</td>
</tr>
<tr>
<td>13.335</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td style=" font-weight:bold;">uut_inst/box_x_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>30.303</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.941</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>uut_inst/box_x_11_s0/CLK</td>
</tr>
<tr>
<td>32.898</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>uut_inst/box_x_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.735, 34.915%; route: 6.504, 60.801%; tC2Q: 0.458, 4.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/vel_x_dir_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vel_x_dir_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uut_inst/vel_x_dir_s4/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">uut_inst/vel_x_dir_s4/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uut_inst/vel_x_dir_3_s2/I3</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/vel_x_dir_3_s2/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">uut_inst/vel_x_dir_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uut_inst/vel_x_dir_s4/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>uut_inst/vel_x_dir_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/pix_y_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/pix_y_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>uut_inst/pix_y_0_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_y_0_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>uut_inst/n50_s2/I0</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n50_s2/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_y_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>uut_inst/pix_y_0_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>uut_inst/pix_y_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/v_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>driver_inst/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">driver_inst/v_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>driver_inst/n43_s2/I1</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n43_s2/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">driver_inst/v_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>driver_inst/v_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>driver_inst/v_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>driver_inst/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">driver_inst/h_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>driver_inst/n69_s4/I0</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s4/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">driver_inst/h_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>driver_inst/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>driver_inst/h_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>driver_inst/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">driver_inst/h_cnt_2_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>driver_inst/n67_s2/I2</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n67_s2/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">driver_inst/h_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>driver_inst/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>driver_inst/h_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/vel_y_dir_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/vel_y_dir_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uut_inst/vel_y_dir_s4/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">uut_inst/vel_y_dir_s4/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uut_inst/vel_y_dir_3_s2/I3</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/vel_y_dir_3_s2/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">uut_inst/vel_y_dir_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uut_inst/vel_y_dir_s4/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>uut_inst/vel_y_dir_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/v_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/v_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>driver_inst/v_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">driver_inst/v_cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>driver_inst/n41_s2/I1</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n41_s2/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">driver_inst/v_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>driver_inst/v_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>driver_inst/v_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>driver_inst/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">driver_inst/v_cnt_9_s0/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>driver_inst/n35_s2/I3</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n35_s2/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">driver_inst/v_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>driver_inst/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>driver_inst/v_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/h_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/h_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>driver_inst/h_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">driver_inst/h_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>driver_inst/n65_s2/I0</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n65_s2/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">driver_inst/h_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>driver_inst/h_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>driver_inst/h_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/h_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/h_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>driver_inst/h_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">driver_inst/h_cnt_6_s0/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>driver_inst/n63_s3/I3</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n63_s3/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">driver_inst/h_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>driver_inst/h_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>driver_inst/h_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>driver_inst/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">driver_inst/v_cnt_5_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>driver_inst/n39_s4/I0</td>
</tr>
<tr>
<td>3.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n39_s4/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">driver_inst/v_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>driver_inst/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>driver_inst/v_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>driver_inst/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">driver_inst/h_cnt_7_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>driver_inst/n62_s2/I1</td>
</tr>
<tr>
<td>3.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n62_s2/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">driver_inst/h_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>driver_inst/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>driver_inst/h_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/pix_y_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/pix_y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>uut_inst/pix_y_2_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_y_2_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C24[1][A]</td>
<td>uut_inst/n48_s/I1</td>
</tr>
<tr>
<td>3.308</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n48_s/SUM</td>
</tr>
<tr>
<td>3.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_y_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>uut_inst/pix_y_2_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>uut_inst/pix_y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/pix_y_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/pix_y_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>uut_inst/pix_y_8_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_y_8_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C25[1][A]</td>
<td>uut_inst/n42_s/I1</td>
</tr>
<tr>
<td>3.308</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n42_s/SUM</td>
</tr>
<tr>
<td>3.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_y_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>uut_inst/pix_y_8_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>uut_inst/pix_y_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/rom_addr_reg_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/my_sprite/memory_memory_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>uut_inst/rom_addr_reg_10_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C34[2][A]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_10_s0/Q</td>
</tr>
<tr>
<td>3.462</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">uut_inst/my_sprite/memory_memory_0_1_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>uut_inst/my_sprite/memory_memory_0_1_s/CLK</td>
</tr>
<tr>
<td>2.732</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>uut_inst/my_sprite/memory_memory_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 62.288%; tC2Q: 0.333, 37.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/rom_addr_reg_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/my_sprite/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>uut_inst/rom_addr_reg_10_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C34[2][A]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_10_s0/Q</td>
</tr>
<tr>
<td>3.462</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">uut_inst/my_sprite/memory_memory_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>uut_inst/my_sprite/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>2.732</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>uut_inst/my_sprite/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 62.288%; tC2Q: 0.333, 37.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/rom_addr_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/my_sprite/memory_memory_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>uut_inst/rom_addr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C23[2][B]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_0_s0/Q</td>
</tr>
<tr>
<td>3.463</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">uut_inst/my_sprite/memory_memory_0_2_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>uut_inst/my_sprite/memory_memory_0_2_s/CLK</td>
</tr>
<tr>
<td>2.732</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>uut_inst/my_sprite/memory_memory_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 62.328%; tC2Q: 0.333, 37.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/pix_y_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/pix_y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>uut_inst/pix_y_6_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_y_6_s0/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C25[0][A]</td>
<td>uut_inst/n44_s/I1</td>
</tr>
<tr>
<td>3.309</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n44_s/SUM</td>
</tr>
<tr>
<td>3.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_y_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>uut_inst/pix_y_6_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>uut_inst/pix_y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/pix_x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/pix_x_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>uut_inst/pix_x_6_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_x_6_s0/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C32[0][A]</td>
<td>uut_inst/n30_s/I1</td>
</tr>
<tr>
<td>3.309</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">uut_inst/n30_s/SUM</td>
</tr>
<tr>
<td>3.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_x_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>uut_inst/pix_x_6_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>uut_inst/pix_x_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/pix_x_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/pix_x_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>uut_inst/pix_x_8_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_x_8_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C32[1][A]</td>
<td>uut_inst/n28_s/I1</td>
</tr>
<tr>
<td>3.311</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n28_s/SUM</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_x_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>uut_inst/pix_x_8_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>uut_inst/pix_x_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/rom_addr_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/my_sprite/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>uut_inst/rom_addr_reg_11_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C34[2][B]</td>
<td style=" font-weight:bold;">uut_inst/rom_addr_reg_11_s0/Q</td>
</tr>
<tr>
<td>3.465</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">uut_inst/my_sprite/memory_memory_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>uut_inst/my_sprite/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>2.732</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>uut_inst/my_sprite/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.553, 62.408%; tC2Q: 0.333, 37.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/pix_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/pix_x_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>uut_inst/pix_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_x_2_s0/Q</td>
</tr>
<tr>
<td>2.918</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C31[1][A]</td>
<td>uut_inst/n34_s/I1</td>
</tr>
<tr>
<td>3.312</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">uut_inst/n34_s/SUM</td>
</tr>
<tr>
<td>3.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">uut_inst/pix_x_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>uut_inst/pix_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>uut_inst/pix_x_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/pix_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/pix_y_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>uut_inst/pix_y_1_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/pix_y_1_s0/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C24[0][B]</td>
<td>uut_inst/n49_s/I0</td>
</tr>
<tr>
<td>3.432</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n49_s/SUM</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">uut_inst/pix_y_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>uut_inst/pix_y_1_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>uut_inst/pix_y_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>uut_inst/pix_x_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uut_inst/pix_x_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>uut_inst/pix_x_1_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">uut_inst/pix_x_1_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C31[0][B]</td>
<td>uut_inst/n35_s/I0</td>
</tr>
<tr>
<td>3.434</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">uut_inst/n35_s/SUM</td>
</tr>
<tr>
<td>3.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">uut_inst/pix_x_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>uut_inst/pix_x_1_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>uut_inst/pix_x_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.464%; route: 0.005, 0.552%; tC2Q: 0.333, 38.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>driver_inst/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C16[2][A]</td>
<td style=" font-weight:bold;">driver_inst/v_cnt_8_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>driver_inst/n36_s2/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n36_s2/F</td>
</tr>
<tr>
<td>3.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td style=" font-weight:bold;">driver_inst/v_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>driver_inst/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>driver_inst/v_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver_inst/h_cnt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.545</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.808</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>driver_inst/h_cnt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.882</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>driver_inst/h_cnt_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver_inst/h_cnt_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.545</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.808</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>driver_inst/h_cnt_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.882</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>driver_inst/h_cnt_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver_inst/h_cnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.545</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.808</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>driver_inst/h_cnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.882</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>driver_inst/h_cnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver_inst/h_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.545</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.808</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>driver_inst/h_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.882</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>driver_inst/h_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver_inst/v_cnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.545</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.808</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>driver_inst/v_cnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.882</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>driver_inst/v_cnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uut_inst/box_x_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.545</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.808</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uut_inst/box_x_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.882</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uut_inst/box_x_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uut_inst/pix_y_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.545</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.808</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uut_inst/pix_y_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.882</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uut_inst/pix_y_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uut_inst/pix_y_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.545</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.808</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uut_inst/pix_y_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.882</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uut_inst/pix_y_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uut_inst/box_x_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.545</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.808</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uut_inst/box_x_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.882</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uut_inst/box_x_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.824</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uut_inst/pix_y_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.545</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.808</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uut_inst/pix_y_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.303</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>32.697</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.882</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uut_inst/pix_y_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>102</td>
<td>LCD_CLK_d</td>
<td>13.590</td>
<td>0.661</td>
</tr>
<tr>
<td>16</td>
<td>driver_inst/n15_10</td>
<td>22.872</td>
<td>1.345</td>
</tr>
<tr>
<td>15</td>
<td>uut_inst/vel_y_dir</td>
<td>24.599</td>
<td>2.972</td>
</tr>
<tr>
<td>14</td>
<td>uut_inst/vel_x_dir</td>
<td>22.067</td>
<td>6.244</td>
</tr>
<tr>
<td>14</td>
<td>uut_inst/box_x[6]</td>
<td>17.472</td>
<td>3.575</td>
</tr>
<tr>
<td>14</td>
<td>uut_inst/vsync_start</td>
<td>20.514</td>
<td>0.999</td>
</tr>
<tr>
<td>13</td>
<td>uut_inst/n63_4</td>
<td>21.396</td>
<td>2.646</td>
</tr>
<tr>
<td>12</td>
<td>uut_inst/box_x[7]</td>
<td>16.811</td>
<td>4.706</td>
</tr>
<tr>
<td>12</td>
<td>uut_inst/n837_3</td>
<td>21.396</td>
<td>1.294</td>
</tr>
<tr>
<td>12</td>
<td>uut_inst/n327_4</td>
<td>14.327</td>
<td>3.407</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C38</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
