// Seed: 423153564
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output tri id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    input wire id_7,
    input wand id_8,
    input tri id_9,
    input tri0 id_10,
    input tri id_11,
    input wor id_12,
    output wand id_13,
    output supply1 id_14,
    output supply1 id_15,
    input wire id_16,
    input wor id_17,
    input tri id_18
);
  wire id_20;
  assign module_1.id_28 = 0;
  wire id_21;
  assign id_14 = id_5;
  always disable id_22;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    input uwire id_3,
    output uwire id_4,
    input tri id_5,
    output uwire id_6,
    input uwire id_7,
    output supply0 id_8,
    output tri id_9,
    output tri id_10,
    input supply1 id_11,
    output wire id_12,
    output wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input wand id_16,
    input wire id_17,
    output wor id_18,
    output supply0 id_19,
    input supply1 id_20,
    output wand id_21,
    output supply1 id_22
    , id_35,
    input supply0 id_23,
    input supply1 id_24,
    input tri id_25,
    input wor id_26,
    output tri1 id_27,
    output tri id_28,
    output wand id_29,
    output supply1 id_30,
    input wand id_31,
    output wire id_32,
    output wand id_33
);
  id_36(
      .id_0(id_7 - 1), .id_1(1), .id_2(1), .id_3(1)
  );
  module_0 modCall_1 (
      id_14,
      id_29,
      id_13,
      id_25,
      id_20,
      id_3,
      id_24,
      id_16,
      id_11,
      id_7,
      id_16,
      id_0,
      id_3,
      id_27,
      id_21,
      id_30,
      id_3,
      id_3,
      id_3
  );
endmodule
