// Seed: 1088513415
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri id_6,
    input wor id_7,
    input wand id_8,
    output wire id_9,
    output wand id_10,
    output tri id_11,
    input uwire id_12,
    input uwire id_13,
    input wor id_14,
    input wor id_15,
    input uwire id_16,
    output uwire id_17,
    input tri1 id_18,
    input tri id_19,
    input wand id_20
    , id_25,
    input supply1 id_21,
    output wand id_22,
    input wire id_23
);
  assign id_11 = id_16;
  wire id_26;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wand id_4,
    input supply0 id_5,
    output supply0 id_6
);
  module_0(
      id_3,
      id_5,
      id_5,
      id_0,
      id_5,
      id_0,
      id_6,
      id_1,
      id_2,
      id_4,
      id_0,
      id_4,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_6,
      id_2,
      id_3,
      id_1,
      id_3,
      id_6,
      id_2
  );
  supply1 id_8;
  assign id_4 = (id_8);
  assign id_8 = id_8;
  wire id_9;
  wand id_10, id_11, id_12, id_13 = id_2, id_14;
endmodule
