
11-TC-RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005738  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405738  00405738  00015738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20400000  00405740  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000e0  2040086c  00405fac  0002086c  2**2
                  ALLOC
  4 .stack        00002004  2040094c  0040608c  0002086c  2**0
                  ALLOC
  5 .heap         00000200  20402950  00408090  0002086c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002086c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002089a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000acbc  00000000  00000000  000208f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000017ee  00000000  00000000  0002b5af  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000750e  00000000  00000000  0002cd9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c48  00000000  00000000  000342ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b58  00000000  00000000  00034ef3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001e18e  00000000  00000000  00035a4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ada8  00000000  00000000  00053bd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008a60d  00000000  00000000  0005e981  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004200  00000000  00000000  000e8f90  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402950 	.word	0x20402950
  400004:	004016b1 	.word	0x004016b1
  400008:	00401761 	.word	0x00401761
  40000c:	00401761 	.word	0x00401761
  400010:	00401761 	.word	0x00401761
  400014:	00401761 	.word	0x00401761
  400018:	00401761 	.word	0x00401761
	...
  40002c:	00401761 	.word	0x00401761
  400030:	00401761 	.word	0x00401761
  400034:	00000000 	.word	0x00000000
  400038:	00401761 	.word	0x00401761
  40003c:	00401761 	.word	0x00401761
  400040:	00401761 	.word	0x00401761
  400044:	00401761 	.word	0x00401761
  400048:	004020e9 	.word	0x004020e9
  40004c:	00401761 	.word	0x00401761
  400050:	00401761 	.word	0x00401761
  400054:	00401761 	.word	0x00401761
  400058:	00401761 	.word	0x00401761
  40005c:	00401761 	.word	0x00401761
  400060:	00401761 	.word	0x00401761
  400064:	00000000 	.word	0x00000000
  400068:	00400a81 	.word	0x00400a81
  40006c:	00400a99 	.word	0x00400a99
  400070:	00400ab1 	.word	0x00400ab1
  400074:	00401761 	.word	0x00401761
  400078:	00401761 	.word	0x00401761
  40007c:	00401761 	.word	0x00401761
  400080:	00400ac9 	.word	0x00400ac9
  400084:	00400ae1 	.word	0x00400ae1
  400088:	00401761 	.word	0x00401761
  40008c:	00401761 	.word	0x00401761
  400090:	00401761 	.word	0x00401761
  400094:	00401761 	.word	0x00401761
  400098:	00401761 	.word	0x00401761
  40009c:	00401761 	.word	0x00401761
  4000a0:	004020a5 	.word	0x004020a5
  4000a4:	00401761 	.word	0x00401761
  4000a8:	00401761 	.word	0x00401761
  4000ac:	00401761 	.word	0x00401761
  4000b0:	00401761 	.word	0x00401761
  4000b4:	00401761 	.word	0x00401761
  4000b8:	00401761 	.word	0x00401761
  4000bc:	00401761 	.word	0x00401761
  4000c0:	00401761 	.word	0x00401761
  4000c4:	00401761 	.word	0x00401761
  4000c8:	00401761 	.word	0x00401761
  4000cc:	00401761 	.word	0x00401761
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00401761 	.word	0x00401761
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00401761 	.word	0x00401761
  4000e0:	00401761 	.word	0x00401761
  4000e4:	00401761 	.word	0x00401761
  4000e8:	00401761 	.word	0x00401761
  4000ec:	00401761 	.word	0x00401761
  4000f0:	00401761 	.word	0x00401761
  4000f4:	00401761 	.word	0x00401761
  4000f8:	00401761 	.word	0x00401761
  4000fc:	00401761 	.word	0x00401761
  400100:	00401761 	.word	0x00401761
  400104:	00401761 	.word	0x00401761
  400108:	00401761 	.word	0x00401761
  40010c:	00401761 	.word	0x00401761
  400110:	00401761 	.word	0x00401761
	...
  400120:	00401761 	.word	0x00401761
  400124:	00401761 	.word	0x00401761
  400128:	00401761 	.word	0x00401761
  40012c:	00401761 	.word	0x00401761
  400130:	00401761 	.word	0x00401761
  400134:	00000000 	.word	0x00000000
  400138:	00401761 	.word	0x00401761
  40013c:	00401761 	.word	0x00401761

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040086c 	.word	0x2040086c
  40015c:	00000000 	.word	0x00000000
  400160:	00405740 	.word	0x00405740

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400870 	.word	0x20400870
  400190:	00405740 	.word	0x00405740
  400194:	00405740 	.word	0x00405740
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	00400bf9 	.word	0x00400bf9
  40021c:	00400c65 	.word	0x00400c65
  400220:	00400cd5 	.word	0x00400cd5

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	00400c31 	.word	0x00400c31
  400290:	00400d4d 	.word	0x00400d4d

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	00400d69 	.word	0x00400d69
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	00400d85 	.word	0x00400d85
  400408:	00400da1 	.word	0x00400da1

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
  400492:	099b      	lsrs	r3, r3, #6
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400494:	4618      	mov	r0, r3
  400496:	bd80      	pop	{r7, pc}
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2060      	movs	r0, #96	; 0x60
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	004018d5 	.word	0x004018d5
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	00400af9 	.word	0x00400af9
  40050c:	00400b75 	.word	0x00400b75
  400510:	00401769 	.word	0x00401769
  400514:	00400489 	.word	0x00400489

00400518 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400518:	b580      	push	{r7, lr}
  40051a:	b086      	sub	sp, #24
  40051c:	af00      	add	r7, sp, #0
  40051e:	60f8      	str	r0, [r7, #12]
  400520:	60b9      	str	r1, [r7, #8]
  400522:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400524:	2300      	movs	r3, #0
  400526:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400528:	68fb      	ldr	r3, [r7, #12]
  40052a:	2b00      	cmp	r3, #0
  40052c:	d012      	beq.n	400554 <_read+0x3c>
		return -1;
  40052e:	f04f 33ff 	mov.w	r3, #4294967295
  400532:	e013      	b.n	40055c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400534:	4b0b      	ldr	r3, [pc, #44]	; (400564 <_read+0x4c>)
  400536:	681b      	ldr	r3, [r3, #0]
  400538:	4a0b      	ldr	r2, [pc, #44]	; (400568 <_read+0x50>)
  40053a:	6812      	ldr	r2, [r2, #0]
  40053c:	68b9      	ldr	r1, [r7, #8]
  40053e:	4610      	mov	r0, r2
  400540:	4798      	blx	r3
		ptr++;
  400542:	68bb      	ldr	r3, [r7, #8]
  400544:	3301      	adds	r3, #1
  400546:	60bb      	str	r3, [r7, #8]
		nChars++;
  400548:	697b      	ldr	r3, [r7, #20]
  40054a:	3301      	adds	r3, #1
  40054c:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	3b01      	subs	r3, #1
  400552:	607b      	str	r3, [r7, #4]
  400554:	687b      	ldr	r3, [r7, #4]
  400556:	2b00      	cmp	r3, #0
  400558:	dcec      	bgt.n	400534 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  40055a:	697b      	ldr	r3, [r7, #20]
}
  40055c:	4618      	mov	r0, r3
  40055e:	3718      	adds	r7, #24
  400560:	46bd      	mov	sp, r7
  400562:	bd80      	pop	{r7, pc}
  400564:	2040093c 	.word	0x2040093c
  400568:	20400944 	.word	0x20400944

0040056c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	b086      	sub	sp, #24
  400570:	af00      	add	r7, sp, #0
  400572:	60f8      	str	r0, [r7, #12]
  400574:	60b9      	str	r1, [r7, #8]
  400576:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400578:	2300      	movs	r3, #0
  40057a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	2b01      	cmp	r3, #1
  400580:	d01e      	beq.n	4005c0 <_write+0x54>
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	2b02      	cmp	r3, #2
  400586:	d01b      	beq.n	4005c0 <_write+0x54>
  400588:	68fb      	ldr	r3, [r7, #12]
  40058a:	2b03      	cmp	r3, #3
  40058c:	d018      	beq.n	4005c0 <_write+0x54>
		return -1;
  40058e:	f04f 33ff 	mov.w	r3, #4294967295
  400592:	e019      	b.n	4005c8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400594:	4b0e      	ldr	r3, [pc, #56]	; (4005d0 <_write+0x64>)
  400596:	681a      	ldr	r2, [r3, #0]
  400598:	4b0e      	ldr	r3, [pc, #56]	; (4005d4 <_write+0x68>)
  40059a:	6818      	ldr	r0, [r3, #0]
  40059c:	68bb      	ldr	r3, [r7, #8]
  40059e:	1c59      	adds	r1, r3, #1
  4005a0:	60b9      	str	r1, [r7, #8]
  4005a2:	781b      	ldrb	r3, [r3, #0]
  4005a4:	4619      	mov	r1, r3
  4005a6:	4790      	blx	r2
  4005a8:	4603      	mov	r3, r0
  4005aa:	2b00      	cmp	r3, #0
  4005ac:	da02      	bge.n	4005b4 <_write+0x48>
			return -1;
  4005ae:	f04f 33ff 	mov.w	r3, #4294967295
  4005b2:	e009      	b.n	4005c8 <_write+0x5c>
		}
		++nChars;
  4005b4:	697b      	ldr	r3, [r7, #20]
  4005b6:	3301      	adds	r3, #1
  4005b8:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005ba:	687b      	ldr	r3, [r7, #4]
  4005bc:	3b01      	subs	r3, #1
  4005be:	607b      	str	r3, [r7, #4]
  4005c0:	687b      	ldr	r3, [r7, #4]
  4005c2:	2b00      	cmp	r3, #0
  4005c4:	d1e6      	bne.n	400594 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4005c6:	697b      	ldr	r3, [r7, #20]
}
  4005c8:	4618      	mov	r0, r3
  4005ca:	3718      	adds	r7, #24
  4005cc:	46bd      	mov	sp, r7
  4005ce:	bd80      	pop	{r7, pc}
  4005d0:	20400940 	.word	0x20400940
  4005d4:	20400944 	.word	0x20400944

004005d8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4005d8:	b480      	push	{r7}
  4005da:	b085      	sub	sp, #20
  4005dc:	af00      	add	r7, sp, #0
  4005de:	60f8      	str	r0, [r7, #12]
  4005e0:	60b9      	str	r1, [r7, #8]
  4005e2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005e4:	687b      	ldr	r3, [r7, #4]
  4005e6:	2b00      	cmp	r3, #0
  4005e8:	d003      	beq.n	4005f2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4005ea:	68fb      	ldr	r3, [r7, #12]
  4005ec:	68ba      	ldr	r2, [r7, #8]
  4005ee:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4005f0:	e002      	b.n	4005f8 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4005f2:	68fb      	ldr	r3, [r7, #12]
  4005f4:	68ba      	ldr	r2, [r7, #8]
  4005f6:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4005f8:	bf00      	nop
  4005fa:	3714      	adds	r7, #20
  4005fc:	46bd      	mov	sp, r7
  4005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400602:	4770      	bx	lr

00400604 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400604:	b480      	push	{r7}
  400606:	b083      	sub	sp, #12
  400608:	af00      	add	r7, sp, #0
  40060a:	6078      	str	r0, [r7, #4]
  40060c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40060e:	687b      	ldr	r3, [r7, #4]
  400610:	683a      	ldr	r2, [r7, #0]
  400612:	631a      	str	r2, [r3, #48]	; 0x30
}
  400614:	bf00      	nop
  400616:	370c      	adds	r7, #12
  400618:	46bd      	mov	sp, r7
  40061a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40061e:	4770      	bx	lr

00400620 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400620:	b480      	push	{r7}
  400622:	b083      	sub	sp, #12
  400624:	af00      	add	r7, sp, #0
  400626:	6078      	str	r0, [r7, #4]
  400628:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40062a:	687b      	ldr	r3, [r7, #4]
  40062c:	683a      	ldr	r2, [r7, #0]
  40062e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400630:	bf00      	nop
  400632:	370c      	adds	r7, #12
  400634:	46bd      	mov	sp, r7
  400636:	f85d 7b04 	ldr.w	r7, [sp], #4
  40063a:	4770      	bx	lr

0040063c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40063c:	b480      	push	{r7}
  40063e:	b087      	sub	sp, #28
  400640:	af00      	add	r7, sp, #0
  400642:	60f8      	str	r0, [r7, #12]
  400644:	60b9      	str	r1, [r7, #8]
  400646:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400648:	68fb      	ldr	r3, [r7, #12]
  40064a:	687a      	ldr	r2, [r7, #4]
  40064c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40064e:	68bb      	ldr	r3, [r7, #8]
  400650:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400654:	d04a      	beq.n	4006ec <pio_set_peripheral+0xb0>
  400656:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40065a:	d808      	bhi.n	40066e <pio_set_peripheral+0x32>
  40065c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400660:	d016      	beq.n	400690 <pio_set_peripheral+0x54>
  400662:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400666:	d02c      	beq.n	4006c2 <pio_set_peripheral+0x86>
  400668:	2b00      	cmp	r3, #0
  40066a:	d069      	beq.n	400740 <pio_set_peripheral+0x104>
  40066c:	e064      	b.n	400738 <pio_set_peripheral+0xfc>
  40066e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400672:	d065      	beq.n	400740 <pio_set_peripheral+0x104>
  400674:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400678:	d803      	bhi.n	400682 <pio_set_peripheral+0x46>
  40067a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40067e:	d04a      	beq.n	400716 <pio_set_peripheral+0xda>
  400680:	e05a      	b.n	400738 <pio_set_peripheral+0xfc>
  400682:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400686:	d05b      	beq.n	400740 <pio_set_peripheral+0x104>
  400688:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40068c:	d058      	beq.n	400740 <pio_set_peripheral+0x104>
  40068e:	e053      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400690:	68fb      	ldr	r3, [r7, #12]
  400692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400694:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40069a:	687b      	ldr	r3, [r7, #4]
  40069c:	43d9      	mvns	r1, r3
  40069e:	697b      	ldr	r3, [r7, #20]
  4006a0:	400b      	ands	r3, r1
  4006a2:	401a      	ands	r2, r3
  4006a4:	68fb      	ldr	r3, [r7, #12]
  4006a6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006a8:	68fb      	ldr	r3, [r7, #12]
  4006aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006ac:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006ae:	68fb      	ldr	r3, [r7, #12]
  4006b0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006b2:	687b      	ldr	r3, [r7, #4]
  4006b4:	43d9      	mvns	r1, r3
  4006b6:	697b      	ldr	r3, [r7, #20]
  4006b8:	400b      	ands	r3, r1
  4006ba:	401a      	ands	r2, r3
  4006bc:	68fb      	ldr	r3, [r7, #12]
  4006be:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006c0:	e03a      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006c2:	68fb      	ldr	r3, [r7, #12]
  4006c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006c6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4006c8:	687a      	ldr	r2, [r7, #4]
  4006ca:	697b      	ldr	r3, [r7, #20]
  4006cc:	431a      	orrs	r2, r3
  4006ce:	68fb      	ldr	r3, [r7, #12]
  4006d0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006d6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006d8:	68fb      	ldr	r3, [r7, #12]
  4006da:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006dc:	687b      	ldr	r3, [r7, #4]
  4006de:	43d9      	mvns	r1, r3
  4006e0:	697b      	ldr	r3, [r7, #20]
  4006e2:	400b      	ands	r3, r1
  4006e4:	401a      	ands	r2, r3
  4006e6:	68fb      	ldr	r3, [r7, #12]
  4006e8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006ea:	e025      	b.n	400738 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006ec:	68fb      	ldr	r3, [r7, #12]
  4006ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006f0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4006f2:	68fb      	ldr	r3, [r7, #12]
  4006f4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006f6:	687b      	ldr	r3, [r7, #4]
  4006f8:	43d9      	mvns	r1, r3
  4006fa:	697b      	ldr	r3, [r7, #20]
  4006fc:	400b      	ands	r3, r1
  4006fe:	401a      	ands	r2, r3
  400700:	68fb      	ldr	r3, [r7, #12]
  400702:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400708:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40070a:	687a      	ldr	r2, [r7, #4]
  40070c:	697b      	ldr	r3, [r7, #20]
  40070e:	431a      	orrs	r2, r3
  400710:	68fb      	ldr	r3, [r7, #12]
  400712:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400714:	e010      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400716:	68fb      	ldr	r3, [r7, #12]
  400718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40071a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40071c:	687a      	ldr	r2, [r7, #4]
  40071e:	697b      	ldr	r3, [r7, #20]
  400720:	431a      	orrs	r2, r3
  400722:	68fb      	ldr	r3, [r7, #12]
  400724:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400726:	68fb      	ldr	r3, [r7, #12]
  400728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40072a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40072c:	687a      	ldr	r2, [r7, #4]
  40072e:	697b      	ldr	r3, [r7, #20]
  400730:	431a      	orrs	r2, r3
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400736:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400738:	68fb      	ldr	r3, [r7, #12]
  40073a:	687a      	ldr	r2, [r7, #4]
  40073c:	605a      	str	r2, [r3, #4]
  40073e:	e000      	b.n	400742 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400740:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  400742:	371c      	adds	r7, #28
  400744:	46bd      	mov	sp, r7
  400746:	f85d 7b04 	ldr.w	r7, [sp], #4
  40074a:	4770      	bx	lr

0040074c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40074c:	b580      	push	{r7, lr}
  40074e:	b084      	sub	sp, #16
  400750:	af00      	add	r7, sp, #0
  400752:	60f8      	str	r0, [r7, #12]
  400754:	60b9      	str	r1, [r7, #8]
  400756:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400758:	68b9      	ldr	r1, [r7, #8]
  40075a:	68f8      	ldr	r0, [r7, #12]
  40075c:	4b19      	ldr	r3, [pc, #100]	; (4007c4 <pio_set_input+0x78>)
  40075e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400760:	687b      	ldr	r3, [r7, #4]
  400762:	f003 0301 	and.w	r3, r3, #1
  400766:	461a      	mov	r2, r3
  400768:	68b9      	ldr	r1, [r7, #8]
  40076a:	68f8      	ldr	r0, [r7, #12]
  40076c:	4b16      	ldr	r3, [pc, #88]	; (4007c8 <pio_set_input+0x7c>)
  40076e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400770:	687b      	ldr	r3, [r7, #4]
  400772:	f003 030a 	and.w	r3, r3, #10
  400776:	2b00      	cmp	r3, #0
  400778:	d003      	beq.n	400782 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40077a:	68fb      	ldr	r3, [r7, #12]
  40077c:	68ba      	ldr	r2, [r7, #8]
  40077e:	621a      	str	r2, [r3, #32]
  400780:	e002      	b.n	400788 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400782:	68fb      	ldr	r3, [r7, #12]
  400784:	68ba      	ldr	r2, [r7, #8]
  400786:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400788:	687b      	ldr	r3, [r7, #4]
  40078a:	f003 0302 	and.w	r3, r3, #2
  40078e:	2b00      	cmp	r3, #0
  400790:	d004      	beq.n	40079c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	68ba      	ldr	r2, [r7, #8]
  400796:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40079a:	e008      	b.n	4007ae <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40079c:	687b      	ldr	r3, [r7, #4]
  40079e:	f003 0308 	and.w	r3, r3, #8
  4007a2:	2b00      	cmp	r3, #0
  4007a4:	d003      	beq.n	4007ae <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4007a6:	68fb      	ldr	r3, [r7, #12]
  4007a8:	68ba      	ldr	r2, [r7, #8]
  4007aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4007ae:	68fb      	ldr	r3, [r7, #12]
  4007b0:	68ba      	ldr	r2, [r7, #8]
  4007b2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4007b4:	68fb      	ldr	r3, [r7, #12]
  4007b6:	68ba      	ldr	r2, [r7, #8]
  4007b8:	601a      	str	r2, [r3, #0]
}
  4007ba:	bf00      	nop
  4007bc:	3710      	adds	r7, #16
  4007be:	46bd      	mov	sp, r7
  4007c0:	bd80      	pop	{r7, pc}
  4007c2:	bf00      	nop
  4007c4:	004008e1 	.word	0x004008e1
  4007c8:	004005d9 	.word	0x004005d9

004007cc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4007cc:	b580      	push	{r7, lr}
  4007ce:	b084      	sub	sp, #16
  4007d0:	af00      	add	r7, sp, #0
  4007d2:	60f8      	str	r0, [r7, #12]
  4007d4:	60b9      	str	r1, [r7, #8]
  4007d6:	607a      	str	r2, [r7, #4]
  4007d8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4007da:	68b9      	ldr	r1, [r7, #8]
  4007dc:	68f8      	ldr	r0, [r7, #12]
  4007de:	4b12      	ldr	r3, [pc, #72]	; (400828 <pio_set_output+0x5c>)
  4007e0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4007e2:	69ba      	ldr	r2, [r7, #24]
  4007e4:	68b9      	ldr	r1, [r7, #8]
  4007e6:	68f8      	ldr	r0, [r7, #12]
  4007e8:	4b10      	ldr	r3, [pc, #64]	; (40082c <pio_set_output+0x60>)
  4007ea:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4007ec:	683b      	ldr	r3, [r7, #0]
  4007ee:	2b00      	cmp	r3, #0
  4007f0:	d003      	beq.n	4007fa <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4007f2:	68fb      	ldr	r3, [r7, #12]
  4007f4:	68ba      	ldr	r2, [r7, #8]
  4007f6:	651a      	str	r2, [r3, #80]	; 0x50
  4007f8:	e002      	b.n	400800 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4007fa:	68fb      	ldr	r3, [r7, #12]
  4007fc:	68ba      	ldr	r2, [r7, #8]
  4007fe:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400800:	687b      	ldr	r3, [r7, #4]
  400802:	2b00      	cmp	r3, #0
  400804:	d003      	beq.n	40080e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400806:	68fb      	ldr	r3, [r7, #12]
  400808:	68ba      	ldr	r2, [r7, #8]
  40080a:	631a      	str	r2, [r3, #48]	; 0x30
  40080c:	e002      	b.n	400814 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40080e:	68fb      	ldr	r3, [r7, #12]
  400810:	68ba      	ldr	r2, [r7, #8]
  400812:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400814:	68fb      	ldr	r3, [r7, #12]
  400816:	68ba      	ldr	r2, [r7, #8]
  400818:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40081a:	68fb      	ldr	r3, [r7, #12]
  40081c:	68ba      	ldr	r2, [r7, #8]
  40081e:	601a      	str	r2, [r3, #0]
}
  400820:	bf00      	nop
  400822:	3710      	adds	r7, #16
  400824:	46bd      	mov	sp, r7
  400826:	bd80      	pop	{r7, pc}
  400828:	004008e1 	.word	0x004008e1
  40082c:	004005d9 	.word	0x004005d9

00400830 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400830:	b480      	push	{r7}
  400832:	b083      	sub	sp, #12
  400834:	af00      	add	r7, sp, #0
  400836:	6078      	str	r0, [r7, #4]
  400838:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40083a:	687b      	ldr	r3, [r7, #4]
  40083c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40083e:	683b      	ldr	r3, [r7, #0]
  400840:	4013      	ands	r3, r2
  400842:	2b00      	cmp	r3, #0
  400844:	d101      	bne.n	40084a <pio_get_output_data_status+0x1a>
		return 0;
  400846:	2300      	movs	r3, #0
  400848:	e000      	b.n	40084c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40084a:	2301      	movs	r3, #1
	}
}
  40084c:	4618      	mov	r0, r3
  40084e:	370c      	adds	r7, #12
  400850:	46bd      	mov	sp, r7
  400852:	f85d 7b04 	ldr.w	r7, [sp], #4
  400856:	4770      	bx	lr

00400858 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400858:	b480      	push	{r7}
  40085a:	b085      	sub	sp, #20
  40085c:	af00      	add	r7, sp, #0
  40085e:	60f8      	str	r0, [r7, #12]
  400860:	60b9      	str	r1, [r7, #8]
  400862:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400864:	687b      	ldr	r3, [r7, #4]
  400866:	f003 0310 	and.w	r3, r3, #16
  40086a:	2b00      	cmp	r3, #0
  40086c:	d020      	beq.n	4008b0 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40086e:	68fb      	ldr	r3, [r7, #12]
  400870:	68ba      	ldr	r2, [r7, #8]
  400872:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400876:	687b      	ldr	r3, [r7, #4]
  400878:	f003 0320 	and.w	r3, r3, #32
  40087c:	2b00      	cmp	r3, #0
  40087e:	d004      	beq.n	40088a <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400880:	68fb      	ldr	r3, [r7, #12]
  400882:	68ba      	ldr	r2, [r7, #8]
  400884:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400888:	e003      	b.n	400892 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40088a:	68fb      	ldr	r3, [r7, #12]
  40088c:	68ba      	ldr	r2, [r7, #8]
  40088e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400892:	687b      	ldr	r3, [r7, #4]
  400894:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400898:	2b00      	cmp	r3, #0
  40089a:	d004      	beq.n	4008a6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40089c:	68fb      	ldr	r3, [r7, #12]
  40089e:	68ba      	ldr	r2, [r7, #8]
  4008a0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4008a4:	e008      	b.n	4008b8 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4008a6:	68fb      	ldr	r3, [r7, #12]
  4008a8:	68ba      	ldr	r2, [r7, #8]
  4008aa:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4008ae:	e003      	b.n	4008b8 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4008b0:	68fb      	ldr	r3, [r7, #12]
  4008b2:	68ba      	ldr	r2, [r7, #8]
  4008b4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4008b8:	bf00      	nop
  4008ba:	3714      	adds	r7, #20
  4008bc:	46bd      	mov	sp, r7
  4008be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008c2:	4770      	bx	lr

004008c4 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008c4:	b480      	push	{r7}
  4008c6:	b083      	sub	sp, #12
  4008c8:	af00      	add	r7, sp, #0
  4008ca:	6078      	str	r0, [r7, #4]
  4008cc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4008ce:	687b      	ldr	r3, [r7, #4]
  4008d0:	683a      	ldr	r2, [r7, #0]
  4008d2:	641a      	str	r2, [r3, #64]	; 0x40
}
  4008d4:	bf00      	nop
  4008d6:	370c      	adds	r7, #12
  4008d8:	46bd      	mov	sp, r7
  4008da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008de:	4770      	bx	lr

004008e0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008e0:	b480      	push	{r7}
  4008e2:	b083      	sub	sp, #12
  4008e4:	af00      	add	r7, sp, #0
  4008e6:	6078      	str	r0, [r7, #4]
  4008e8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4008ea:	687b      	ldr	r3, [r7, #4]
  4008ec:	683a      	ldr	r2, [r7, #0]
  4008ee:	645a      	str	r2, [r3, #68]	; 0x44
}
  4008f0:	bf00      	nop
  4008f2:	370c      	adds	r7, #12
  4008f4:	46bd      	mov	sp, r7
  4008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008fa:	4770      	bx	lr

004008fc <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4008fc:	b480      	push	{r7}
  4008fe:	b083      	sub	sp, #12
  400900:	af00      	add	r7, sp, #0
  400902:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400904:	687b      	ldr	r3, [r7, #4]
  400906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400908:	4618      	mov	r0, r3
  40090a:	370c      	adds	r7, #12
  40090c:	46bd      	mov	sp, r7
  40090e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400912:	4770      	bx	lr

00400914 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400914:	b480      	push	{r7}
  400916:	b083      	sub	sp, #12
  400918:	af00      	add	r7, sp, #0
  40091a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40091c:	687b      	ldr	r3, [r7, #4]
  40091e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400920:	4618      	mov	r0, r3
  400922:	370c      	adds	r7, #12
  400924:	46bd      	mov	sp, r7
  400926:	f85d 7b04 	ldr.w	r7, [sp], #4
  40092a:	4770      	bx	lr

0040092c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40092c:	b580      	push	{r7, lr}
  40092e:	b084      	sub	sp, #16
  400930:	af00      	add	r7, sp, #0
  400932:	6078      	str	r0, [r7, #4]
  400934:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400936:	6878      	ldr	r0, [r7, #4]
  400938:	4b26      	ldr	r3, [pc, #152]	; (4009d4 <pio_handler_process+0xa8>)
  40093a:	4798      	blx	r3
  40093c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40093e:	6878      	ldr	r0, [r7, #4]
  400940:	4b25      	ldr	r3, [pc, #148]	; (4009d8 <pio_handler_process+0xac>)
  400942:	4798      	blx	r3
  400944:	4602      	mov	r2, r0
  400946:	68fb      	ldr	r3, [r7, #12]
  400948:	4013      	ands	r3, r2
  40094a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40094c:	68fb      	ldr	r3, [r7, #12]
  40094e:	2b00      	cmp	r3, #0
  400950:	d03c      	beq.n	4009cc <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400952:	2300      	movs	r3, #0
  400954:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400956:	e034      	b.n	4009c2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400958:	4a20      	ldr	r2, [pc, #128]	; (4009dc <pio_handler_process+0xb0>)
  40095a:	68bb      	ldr	r3, [r7, #8]
  40095c:	011b      	lsls	r3, r3, #4
  40095e:	4413      	add	r3, r2
  400960:	681a      	ldr	r2, [r3, #0]
  400962:	683b      	ldr	r3, [r7, #0]
  400964:	429a      	cmp	r2, r3
  400966:	d126      	bne.n	4009b6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400968:	4a1c      	ldr	r2, [pc, #112]	; (4009dc <pio_handler_process+0xb0>)
  40096a:	68bb      	ldr	r3, [r7, #8]
  40096c:	011b      	lsls	r3, r3, #4
  40096e:	4413      	add	r3, r2
  400970:	3304      	adds	r3, #4
  400972:	681a      	ldr	r2, [r3, #0]
  400974:	68fb      	ldr	r3, [r7, #12]
  400976:	4013      	ands	r3, r2
  400978:	2b00      	cmp	r3, #0
  40097a:	d01c      	beq.n	4009b6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40097c:	4a17      	ldr	r2, [pc, #92]	; (4009dc <pio_handler_process+0xb0>)
  40097e:	68bb      	ldr	r3, [r7, #8]
  400980:	011b      	lsls	r3, r3, #4
  400982:	4413      	add	r3, r2
  400984:	330c      	adds	r3, #12
  400986:	681b      	ldr	r3, [r3, #0]
  400988:	4914      	ldr	r1, [pc, #80]	; (4009dc <pio_handler_process+0xb0>)
  40098a:	68ba      	ldr	r2, [r7, #8]
  40098c:	0112      	lsls	r2, r2, #4
  40098e:	440a      	add	r2, r1
  400990:	6810      	ldr	r0, [r2, #0]
  400992:	4912      	ldr	r1, [pc, #72]	; (4009dc <pio_handler_process+0xb0>)
  400994:	68ba      	ldr	r2, [r7, #8]
  400996:	0112      	lsls	r2, r2, #4
  400998:	440a      	add	r2, r1
  40099a:	3204      	adds	r2, #4
  40099c:	6812      	ldr	r2, [r2, #0]
  40099e:	4611      	mov	r1, r2
  4009a0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4009a2:	4a0e      	ldr	r2, [pc, #56]	; (4009dc <pio_handler_process+0xb0>)
  4009a4:	68bb      	ldr	r3, [r7, #8]
  4009a6:	011b      	lsls	r3, r3, #4
  4009a8:	4413      	add	r3, r2
  4009aa:	3304      	adds	r3, #4
  4009ac:	681b      	ldr	r3, [r3, #0]
  4009ae:	43db      	mvns	r3, r3
  4009b0:	68fa      	ldr	r2, [r7, #12]
  4009b2:	4013      	ands	r3, r2
  4009b4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4009b6:	68bb      	ldr	r3, [r7, #8]
  4009b8:	3301      	adds	r3, #1
  4009ba:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4009bc:	68bb      	ldr	r3, [r7, #8]
  4009be:	2b06      	cmp	r3, #6
  4009c0:	d803      	bhi.n	4009ca <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4009c2:	68fb      	ldr	r3, [r7, #12]
  4009c4:	2b00      	cmp	r3, #0
  4009c6:	d1c7      	bne.n	400958 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4009c8:	e000      	b.n	4009cc <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  4009ca:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4009cc:	bf00      	nop
  4009ce:	3710      	adds	r7, #16
  4009d0:	46bd      	mov	sp, r7
  4009d2:	bd80      	pop	{r7, pc}
  4009d4:	004008fd 	.word	0x004008fd
  4009d8:	00400915 	.word	0x00400915
  4009dc:	20400888 	.word	0x20400888

004009e0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4009e0:	b580      	push	{r7, lr}
  4009e2:	b086      	sub	sp, #24
  4009e4:	af00      	add	r7, sp, #0
  4009e6:	60f8      	str	r0, [r7, #12]
  4009e8:	60b9      	str	r1, [r7, #8]
  4009ea:	607a      	str	r2, [r7, #4]
  4009ec:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4009ee:	4b21      	ldr	r3, [pc, #132]	; (400a74 <pio_handler_set+0x94>)
  4009f0:	681b      	ldr	r3, [r3, #0]
  4009f2:	2b06      	cmp	r3, #6
  4009f4:	d901      	bls.n	4009fa <pio_handler_set+0x1a>
		return 1;
  4009f6:	2301      	movs	r3, #1
  4009f8:	e038      	b.n	400a6c <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4009fa:	2300      	movs	r3, #0
  4009fc:	75fb      	strb	r3, [r7, #23]
  4009fe:	e011      	b.n	400a24 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400a00:	7dfb      	ldrb	r3, [r7, #23]
  400a02:	011b      	lsls	r3, r3, #4
  400a04:	4a1c      	ldr	r2, [pc, #112]	; (400a78 <pio_handler_set+0x98>)
  400a06:	4413      	add	r3, r2
  400a08:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a0a:	693b      	ldr	r3, [r7, #16]
  400a0c:	681a      	ldr	r2, [r3, #0]
  400a0e:	68bb      	ldr	r3, [r7, #8]
  400a10:	429a      	cmp	r2, r3
  400a12:	d104      	bne.n	400a1e <pio_handler_set+0x3e>
  400a14:	693b      	ldr	r3, [r7, #16]
  400a16:	685a      	ldr	r2, [r3, #4]
  400a18:	687b      	ldr	r3, [r7, #4]
  400a1a:	429a      	cmp	r2, r3
  400a1c:	d008      	beq.n	400a30 <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a1e:	7dfb      	ldrb	r3, [r7, #23]
  400a20:	3301      	adds	r3, #1
  400a22:	75fb      	strb	r3, [r7, #23]
  400a24:	7dfa      	ldrb	r2, [r7, #23]
  400a26:	4b13      	ldr	r3, [pc, #76]	; (400a74 <pio_handler_set+0x94>)
  400a28:	681b      	ldr	r3, [r3, #0]
  400a2a:	429a      	cmp	r2, r3
  400a2c:	d9e8      	bls.n	400a00 <pio_handler_set+0x20>
  400a2e:	e000      	b.n	400a32 <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  400a30:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400a32:	693b      	ldr	r3, [r7, #16]
  400a34:	68ba      	ldr	r2, [r7, #8]
  400a36:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400a38:	693b      	ldr	r3, [r7, #16]
  400a3a:	687a      	ldr	r2, [r7, #4]
  400a3c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400a3e:	693b      	ldr	r3, [r7, #16]
  400a40:	683a      	ldr	r2, [r7, #0]
  400a42:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400a44:	693b      	ldr	r3, [r7, #16]
  400a46:	6a3a      	ldr	r2, [r7, #32]
  400a48:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400a4a:	7dfa      	ldrb	r2, [r7, #23]
  400a4c:	4b09      	ldr	r3, [pc, #36]	; (400a74 <pio_handler_set+0x94>)
  400a4e:	681b      	ldr	r3, [r3, #0]
  400a50:	3301      	adds	r3, #1
  400a52:	429a      	cmp	r2, r3
  400a54:	d104      	bne.n	400a60 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400a56:	4b07      	ldr	r3, [pc, #28]	; (400a74 <pio_handler_set+0x94>)
  400a58:	681b      	ldr	r3, [r3, #0]
  400a5a:	3301      	adds	r3, #1
  400a5c:	4a05      	ldr	r2, [pc, #20]	; (400a74 <pio_handler_set+0x94>)
  400a5e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400a60:	683a      	ldr	r2, [r7, #0]
  400a62:	6879      	ldr	r1, [r7, #4]
  400a64:	68f8      	ldr	r0, [r7, #12]
  400a66:	4b05      	ldr	r3, [pc, #20]	; (400a7c <pio_handler_set+0x9c>)
  400a68:	4798      	blx	r3

	return 0;
  400a6a:	2300      	movs	r3, #0
}
  400a6c:	4618      	mov	r0, r3
  400a6e:	3718      	adds	r7, #24
  400a70:	46bd      	mov	sp, r7
  400a72:	bd80      	pop	{r7, pc}
  400a74:	204008f8 	.word	0x204008f8
  400a78:	20400888 	.word	0x20400888
  400a7c:	00400859 	.word	0x00400859

00400a80 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a80:	b580      	push	{r7, lr}
  400a82:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400a84:	210a      	movs	r1, #10
  400a86:	4802      	ldr	r0, [pc, #8]	; (400a90 <PIOA_Handler+0x10>)
  400a88:	4b02      	ldr	r3, [pc, #8]	; (400a94 <PIOA_Handler+0x14>)
  400a8a:	4798      	blx	r3
}
  400a8c:	bf00      	nop
  400a8e:	bd80      	pop	{r7, pc}
  400a90:	400e0e00 	.word	0x400e0e00
  400a94:	0040092d 	.word	0x0040092d

00400a98 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a98:	b580      	push	{r7, lr}
  400a9a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400a9c:	210b      	movs	r1, #11
  400a9e:	4802      	ldr	r0, [pc, #8]	; (400aa8 <PIOB_Handler+0x10>)
  400aa0:	4b02      	ldr	r3, [pc, #8]	; (400aac <PIOB_Handler+0x14>)
  400aa2:	4798      	blx	r3
}
  400aa4:	bf00      	nop
  400aa6:	bd80      	pop	{r7, pc}
  400aa8:	400e1000 	.word	0x400e1000
  400aac:	0040092d 	.word	0x0040092d

00400ab0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ab0:	b580      	push	{r7, lr}
  400ab2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400ab4:	210c      	movs	r1, #12
  400ab6:	4802      	ldr	r0, [pc, #8]	; (400ac0 <PIOC_Handler+0x10>)
  400ab8:	4b02      	ldr	r3, [pc, #8]	; (400ac4 <PIOC_Handler+0x14>)
  400aba:	4798      	blx	r3
}
  400abc:	bf00      	nop
  400abe:	bd80      	pop	{r7, pc}
  400ac0:	400e1200 	.word	0x400e1200
  400ac4:	0040092d 	.word	0x0040092d

00400ac8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ac8:	b580      	push	{r7, lr}
  400aca:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400acc:	2110      	movs	r1, #16
  400ace:	4802      	ldr	r0, [pc, #8]	; (400ad8 <PIOD_Handler+0x10>)
  400ad0:	4b02      	ldr	r3, [pc, #8]	; (400adc <PIOD_Handler+0x14>)
  400ad2:	4798      	blx	r3
}
  400ad4:	bf00      	nop
  400ad6:	bd80      	pop	{r7, pc}
  400ad8:	400e1400 	.word	0x400e1400
  400adc:	0040092d 	.word	0x0040092d

00400ae0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400ae0:	b580      	push	{r7, lr}
  400ae2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400ae4:	2111      	movs	r1, #17
  400ae6:	4802      	ldr	r0, [pc, #8]	; (400af0 <PIOE_Handler+0x10>)
  400ae8:	4b02      	ldr	r3, [pc, #8]	; (400af4 <PIOE_Handler+0x14>)
  400aea:	4798      	blx	r3
}
  400aec:	bf00      	nop
  400aee:	bd80      	pop	{r7, pc}
  400af0:	400e1600 	.word	0x400e1600
  400af4:	0040092d 	.word	0x0040092d

00400af8 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400af8:	b480      	push	{r7}
  400afa:	b083      	sub	sp, #12
  400afc:	af00      	add	r7, sp, #0
  400afe:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400b00:	687b      	ldr	r3, [r7, #4]
  400b02:	3b01      	subs	r3, #1
  400b04:	2b03      	cmp	r3, #3
  400b06:	d81a      	bhi.n	400b3e <pmc_mck_set_division+0x46>
  400b08:	a201      	add	r2, pc, #4	; (adr r2, 400b10 <pmc_mck_set_division+0x18>)
  400b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b0e:	bf00      	nop
  400b10:	00400b21 	.word	0x00400b21
  400b14:	00400b27 	.word	0x00400b27
  400b18:	00400b2f 	.word	0x00400b2f
  400b1c:	00400b37 	.word	0x00400b37
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b20:	2300      	movs	r3, #0
  400b22:	607b      	str	r3, [r7, #4]
			break;
  400b24:	e00e      	b.n	400b44 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400b26:	f44f 7380 	mov.w	r3, #256	; 0x100
  400b2a:	607b      	str	r3, [r7, #4]
			break;
  400b2c:	e00a      	b.n	400b44 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400b2e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400b32:	607b      	str	r3, [r7, #4]
			break;
  400b34:	e006      	b.n	400b44 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400b36:	f44f 7300 	mov.w	r3, #512	; 0x200
  400b3a:	607b      	str	r3, [r7, #4]
			break;
  400b3c:	e002      	b.n	400b44 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b3e:	2300      	movs	r3, #0
  400b40:	607b      	str	r3, [r7, #4]
			break;
  400b42:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400b44:	490a      	ldr	r1, [pc, #40]	; (400b70 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b46:	4b0a      	ldr	r3, [pc, #40]	; (400b70 <pmc_mck_set_division+0x78>)
  400b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b4a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400b4e:	687b      	ldr	r3, [r7, #4]
  400b50:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400b52:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b54:	bf00      	nop
  400b56:	4b06      	ldr	r3, [pc, #24]	; (400b70 <pmc_mck_set_division+0x78>)
  400b58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b5a:	f003 0308 	and.w	r3, r3, #8
  400b5e:	2b00      	cmp	r3, #0
  400b60:	d0f9      	beq.n	400b56 <pmc_mck_set_division+0x5e>
}
  400b62:	bf00      	nop
  400b64:	370c      	adds	r7, #12
  400b66:	46bd      	mov	sp, r7
  400b68:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b6c:	4770      	bx	lr
  400b6e:	bf00      	nop
  400b70:	400e0600 	.word	0x400e0600

00400b74 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400b74:	b480      	push	{r7}
  400b76:	b085      	sub	sp, #20
  400b78:	af00      	add	r7, sp, #0
  400b7a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b7c:	491d      	ldr	r1, [pc, #116]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400b7e:	4b1d      	ldr	r3, [pc, #116]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b82:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400b86:	687b      	ldr	r3, [r7, #4]
  400b88:	4313      	orrs	r3, r2
  400b8a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b90:	60fb      	str	r3, [r7, #12]
  400b92:	e007      	b.n	400ba4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b94:	68fb      	ldr	r3, [r7, #12]
  400b96:	2b00      	cmp	r3, #0
  400b98:	d101      	bne.n	400b9e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400b9a:	2301      	movs	r3, #1
  400b9c:	e023      	b.n	400be6 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400b9e:	68fb      	ldr	r3, [r7, #12]
  400ba0:	3b01      	subs	r3, #1
  400ba2:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ba4:	4b13      	ldr	r3, [pc, #76]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400ba6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ba8:	f003 0308 	and.w	r3, r3, #8
  400bac:	2b00      	cmp	r3, #0
  400bae:	d0f1      	beq.n	400b94 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400bb0:	4a10      	ldr	r2, [pc, #64]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400bb2:	4b10      	ldr	r3, [pc, #64]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bb6:	f023 0303 	bic.w	r3, r3, #3
  400bba:	f043 0302 	orr.w	r3, r3, #2
  400bbe:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400bc4:	60fb      	str	r3, [r7, #12]
  400bc6:	e007      	b.n	400bd8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bc8:	68fb      	ldr	r3, [r7, #12]
  400bca:	2b00      	cmp	r3, #0
  400bcc:	d101      	bne.n	400bd2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400bce:	2301      	movs	r3, #1
  400bd0:	e009      	b.n	400be6 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400bd2:	68fb      	ldr	r3, [r7, #12]
  400bd4:	3b01      	subs	r3, #1
  400bd6:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bd8:	4b06      	ldr	r3, [pc, #24]	; (400bf4 <pmc_switch_mck_to_pllack+0x80>)
  400bda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bdc:	f003 0308 	and.w	r3, r3, #8
  400be0:	2b00      	cmp	r3, #0
  400be2:	d0f1      	beq.n	400bc8 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400be4:	2300      	movs	r3, #0
}
  400be6:	4618      	mov	r0, r3
  400be8:	3714      	adds	r7, #20
  400bea:	46bd      	mov	sp, r7
  400bec:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bf0:	4770      	bx	lr
  400bf2:	bf00      	nop
  400bf4:	400e0600 	.word	0x400e0600

00400bf8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400bf8:	b480      	push	{r7}
  400bfa:	b083      	sub	sp, #12
  400bfc:	af00      	add	r7, sp, #0
  400bfe:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400c00:	687b      	ldr	r3, [r7, #4]
  400c02:	2b01      	cmp	r3, #1
  400c04:	d105      	bne.n	400c12 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400c06:	4907      	ldr	r1, [pc, #28]	; (400c24 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c08:	4b06      	ldr	r3, [pc, #24]	; (400c24 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c0a:	689a      	ldr	r2, [r3, #8]
  400c0c:	4b06      	ldr	r3, [pc, #24]	; (400c28 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c0e:	4313      	orrs	r3, r2
  400c10:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400c12:	4b04      	ldr	r3, [pc, #16]	; (400c24 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c14:	4a05      	ldr	r2, [pc, #20]	; (400c2c <pmc_switch_sclk_to_32kxtal+0x34>)
  400c16:	601a      	str	r2, [r3, #0]
}
  400c18:	bf00      	nop
  400c1a:	370c      	adds	r7, #12
  400c1c:	46bd      	mov	sp, r7
  400c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c22:	4770      	bx	lr
  400c24:	400e1810 	.word	0x400e1810
  400c28:	a5100000 	.word	0xa5100000
  400c2c:	a5000008 	.word	0xa5000008

00400c30 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400c30:	b480      	push	{r7}
  400c32:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400c34:	4b09      	ldr	r3, [pc, #36]	; (400c5c <pmc_osc_is_ready_32kxtal+0x2c>)
  400c36:	695b      	ldr	r3, [r3, #20]
  400c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400c3c:	2b00      	cmp	r3, #0
  400c3e:	d007      	beq.n	400c50 <pmc_osc_is_ready_32kxtal+0x20>
  400c40:	4b07      	ldr	r3, [pc, #28]	; (400c60 <pmc_osc_is_ready_32kxtal+0x30>)
  400c42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c44:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400c48:	2b00      	cmp	r3, #0
  400c4a:	d001      	beq.n	400c50 <pmc_osc_is_ready_32kxtal+0x20>
  400c4c:	2301      	movs	r3, #1
  400c4e:	e000      	b.n	400c52 <pmc_osc_is_ready_32kxtal+0x22>
  400c50:	2300      	movs	r3, #0
}
  400c52:	4618      	mov	r0, r3
  400c54:	46bd      	mov	sp, r7
  400c56:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c5a:	4770      	bx	lr
  400c5c:	400e1810 	.word	0x400e1810
  400c60:	400e0600 	.word	0x400e0600

00400c64 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400c64:	b480      	push	{r7}
  400c66:	b083      	sub	sp, #12
  400c68:	af00      	add	r7, sp, #0
  400c6a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400c6c:	4915      	ldr	r1, [pc, #84]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c6e:	4b15      	ldr	r3, [pc, #84]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c70:	6a1a      	ldr	r2, [r3, #32]
  400c72:	4b15      	ldr	r3, [pc, #84]	; (400cc8 <pmc_switch_mainck_to_fastrc+0x64>)
  400c74:	4313      	orrs	r3, r2
  400c76:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c78:	bf00      	nop
  400c7a:	4b12      	ldr	r3, [pc, #72]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400c82:	2b00      	cmp	r3, #0
  400c84:	d0f9      	beq.n	400c7a <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c86:	490f      	ldr	r1, [pc, #60]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c88:	4b0e      	ldr	r3, [pc, #56]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c8a:	6a1a      	ldr	r2, [r3, #32]
  400c8c:	4b0f      	ldr	r3, [pc, #60]	; (400ccc <pmc_switch_mainck_to_fastrc+0x68>)
  400c8e:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400c90:	687a      	ldr	r2, [r7, #4]
  400c92:	4313      	orrs	r3, r2
  400c94:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c98:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c9a:	bf00      	nop
  400c9c:	4b09      	ldr	r3, [pc, #36]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ca0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400ca4:	2b00      	cmp	r3, #0
  400ca6:	d0f9      	beq.n	400c9c <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400ca8:	4906      	ldr	r1, [pc, #24]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400caa:	4b06      	ldr	r3, [pc, #24]	; (400cc4 <pmc_switch_mainck_to_fastrc+0x60>)
  400cac:	6a1a      	ldr	r2, [r3, #32]
  400cae:	4b08      	ldr	r3, [pc, #32]	; (400cd0 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cb0:	4013      	ands	r3, r2
  400cb2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400cb6:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400cb8:	bf00      	nop
  400cba:	370c      	adds	r7, #12
  400cbc:	46bd      	mov	sp, r7
  400cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cc2:	4770      	bx	lr
  400cc4:	400e0600 	.word	0x400e0600
  400cc8:	00370008 	.word	0x00370008
  400ccc:	ffc8ff8f 	.word	0xffc8ff8f
  400cd0:	fec8ffff 	.word	0xfec8ffff

00400cd4 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400cd4:	b480      	push	{r7}
  400cd6:	b083      	sub	sp, #12
  400cd8:	af00      	add	r7, sp, #0
  400cda:	6078      	str	r0, [r7, #4]
  400cdc:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400cde:	687b      	ldr	r3, [r7, #4]
  400ce0:	2b00      	cmp	r3, #0
  400ce2:	d008      	beq.n	400cf6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ce4:	4913      	ldr	r1, [pc, #76]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400ce6:	4b13      	ldr	r3, [pc, #76]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400ce8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400cea:	4a13      	ldr	r2, [pc, #76]	; (400d38 <pmc_switch_mainck_to_xtal+0x64>)
  400cec:	401a      	ands	r2, r3
  400cee:	4b13      	ldr	r3, [pc, #76]	; (400d3c <pmc_switch_mainck_to_xtal+0x68>)
  400cf0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400cf2:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400cf4:	e018      	b.n	400d28 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400cf6:	490f      	ldr	r1, [pc, #60]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400cf8:	4b0e      	ldr	r3, [pc, #56]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400cfa:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400cfc:	4b10      	ldr	r3, [pc, #64]	; (400d40 <pmc_switch_mainck_to_xtal+0x6c>)
  400cfe:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400d00:	683a      	ldr	r2, [r7, #0]
  400d02:	0212      	lsls	r2, r2, #8
  400d04:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d06:	431a      	orrs	r2, r3
  400d08:	4b0e      	ldr	r3, [pc, #56]	; (400d44 <pmc_switch_mainck_to_xtal+0x70>)
  400d0a:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d0c:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400d0e:	bf00      	nop
  400d10:	4b08      	ldr	r3, [pc, #32]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400d12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d14:	f003 0301 	and.w	r3, r3, #1
  400d18:	2b00      	cmp	r3, #0
  400d1a:	d0f9      	beq.n	400d10 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400d1c:	4905      	ldr	r1, [pc, #20]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400d1e:	4b05      	ldr	r3, [pc, #20]	; (400d34 <pmc_switch_mainck_to_xtal+0x60>)
  400d20:	6a1a      	ldr	r2, [r3, #32]
  400d22:	4b09      	ldr	r3, [pc, #36]	; (400d48 <pmc_switch_mainck_to_xtal+0x74>)
  400d24:	4313      	orrs	r3, r2
  400d26:	620b      	str	r3, [r1, #32]
	}
}
  400d28:	bf00      	nop
  400d2a:	370c      	adds	r7, #12
  400d2c:	46bd      	mov	sp, r7
  400d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d32:	4770      	bx	lr
  400d34:	400e0600 	.word	0x400e0600
  400d38:	fec8fffc 	.word	0xfec8fffc
  400d3c:	01370002 	.word	0x01370002
  400d40:	ffc8fffc 	.word	0xffc8fffc
  400d44:	00370001 	.word	0x00370001
  400d48:	01370000 	.word	0x01370000

00400d4c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400d4c:	b480      	push	{r7}
  400d4e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400d50:	4b04      	ldr	r3, [pc, #16]	; (400d64 <pmc_osc_is_ready_mainck+0x18>)
  400d52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400d58:	4618      	mov	r0, r3
  400d5a:	46bd      	mov	sp, r7
  400d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d60:	4770      	bx	lr
  400d62:	bf00      	nop
  400d64:	400e0600 	.word	0x400e0600

00400d68 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400d68:	b480      	push	{r7}
  400d6a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400d6c:	4b04      	ldr	r3, [pc, #16]	; (400d80 <pmc_disable_pllack+0x18>)
  400d6e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400d72:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400d74:	bf00      	nop
  400d76:	46bd      	mov	sp, r7
  400d78:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d7c:	4770      	bx	lr
  400d7e:	bf00      	nop
  400d80:	400e0600 	.word	0x400e0600

00400d84 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400d84:	b480      	push	{r7}
  400d86:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400d88:	4b04      	ldr	r3, [pc, #16]	; (400d9c <pmc_is_locked_pllack+0x18>)
  400d8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d8c:	f003 0302 	and.w	r3, r3, #2
}
  400d90:	4618      	mov	r0, r3
  400d92:	46bd      	mov	sp, r7
  400d94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d98:	4770      	bx	lr
  400d9a:	bf00      	nop
  400d9c:	400e0600 	.word	0x400e0600

00400da0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400da0:	b480      	push	{r7}
  400da2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400da4:	4b04      	ldr	r3, [pc, #16]	; (400db8 <pmc_is_locked_upll+0x18>)
  400da6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400dac:	4618      	mov	r0, r3
  400dae:	46bd      	mov	sp, r7
  400db0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db4:	4770      	bx	lr
  400db6:	bf00      	nop
  400db8:	400e0600 	.word	0x400e0600

00400dbc <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400dbc:	b480      	push	{r7}
  400dbe:	b083      	sub	sp, #12
  400dc0:	af00      	add	r7, sp, #0
  400dc2:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400dc4:	687b      	ldr	r3, [r7, #4]
  400dc6:	2b3f      	cmp	r3, #63	; 0x3f
  400dc8:	d901      	bls.n	400dce <pmc_enable_periph_clk+0x12>
		return 1;
  400dca:	2301      	movs	r3, #1
  400dcc:	e02f      	b.n	400e2e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400dce:	687b      	ldr	r3, [r7, #4]
  400dd0:	2b1f      	cmp	r3, #31
  400dd2:	d813      	bhi.n	400dfc <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400dd4:	4b19      	ldr	r3, [pc, #100]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400dd6:	699a      	ldr	r2, [r3, #24]
  400dd8:	2101      	movs	r1, #1
  400dda:	687b      	ldr	r3, [r7, #4]
  400ddc:	fa01 f303 	lsl.w	r3, r1, r3
  400de0:	401a      	ands	r2, r3
  400de2:	2101      	movs	r1, #1
  400de4:	687b      	ldr	r3, [r7, #4]
  400de6:	fa01 f303 	lsl.w	r3, r1, r3
  400dea:	429a      	cmp	r2, r3
  400dec:	d01e      	beq.n	400e2c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400dee:	4a13      	ldr	r2, [pc, #76]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400df0:	2101      	movs	r1, #1
  400df2:	687b      	ldr	r3, [r7, #4]
  400df4:	fa01 f303 	lsl.w	r3, r1, r3
  400df8:	6113      	str	r3, [r2, #16]
  400dfa:	e017      	b.n	400e2c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400dfc:	687b      	ldr	r3, [r7, #4]
  400dfe:	3b20      	subs	r3, #32
  400e00:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e02:	4b0e      	ldr	r3, [pc, #56]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400e04:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e08:	2101      	movs	r1, #1
  400e0a:	687b      	ldr	r3, [r7, #4]
  400e0c:	fa01 f303 	lsl.w	r3, r1, r3
  400e10:	401a      	ands	r2, r3
  400e12:	2101      	movs	r1, #1
  400e14:	687b      	ldr	r3, [r7, #4]
  400e16:	fa01 f303 	lsl.w	r3, r1, r3
  400e1a:	429a      	cmp	r2, r3
  400e1c:	d006      	beq.n	400e2c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e1e:	4a07      	ldr	r2, [pc, #28]	; (400e3c <pmc_enable_periph_clk+0x80>)
  400e20:	2101      	movs	r1, #1
  400e22:	687b      	ldr	r3, [r7, #4]
  400e24:	fa01 f303 	lsl.w	r3, r1, r3
  400e28:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400e2c:	2300      	movs	r3, #0
}
  400e2e:	4618      	mov	r0, r3
  400e30:	370c      	adds	r7, #12
  400e32:	46bd      	mov	sp, r7
  400e34:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e38:	4770      	bx	lr
  400e3a:	bf00      	nop
  400e3c:	400e0600 	.word	0x400e0600

00400e40 <rtc_set_hour_mode>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
  400e40:	b480      	push	{r7}
  400e42:	b083      	sub	sp, #12
  400e44:	af00      	add	r7, sp, #0
  400e46:	6078      	str	r0, [r7, #4]
  400e48:	6039      	str	r1, [r7, #0]
	if (ul_mode) {
  400e4a:	683b      	ldr	r3, [r7, #0]
  400e4c:	2b00      	cmp	r3, #0
  400e4e:	d006      	beq.n	400e5e <rtc_set_hour_mode+0x1e>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  400e50:	687b      	ldr	r3, [r7, #4]
  400e52:	685b      	ldr	r3, [r3, #4]
  400e54:	f043 0201 	orr.w	r2, r3, #1
  400e58:	687b      	ldr	r3, [r7, #4]
  400e5a:	605a      	str	r2, [r3, #4]
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
	}
}
  400e5c:	e005      	b.n	400e6a <rtc_set_hour_mode+0x2a>
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  400e5e:	687b      	ldr	r3, [r7, #4]
  400e60:	685b      	ldr	r3, [r3, #4]
  400e62:	f023 0201 	bic.w	r2, r3, #1
  400e66:	687b      	ldr	r3, [r7, #4]
  400e68:	605a      	str	r2, [r3, #4]
	}
}
  400e6a:	bf00      	nop
  400e6c:	370c      	adds	r7, #12
  400e6e:	46bd      	mov	sp, r7
  400e70:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e74:	4770      	bx	lr
  400e76:	bf00      	nop

00400e78 <rtc_enable_interrupt>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
  400e78:	b480      	push	{r7}
  400e7a:	b083      	sub	sp, #12
  400e7c:	af00      	add	r7, sp, #0
  400e7e:	6078      	str	r0, [r7, #4]
  400e80:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_IER = ul_sources;
  400e82:	687b      	ldr	r3, [r7, #4]
  400e84:	683a      	ldr	r2, [r7, #0]
  400e86:	621a      	str	r2, [r3, #32]
}
  400e88:	bf00      	nop
  400e8a:	370c      	adds	r7, #12
  400e8c:	46bd      	mov	sp, r7
  400e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e92:	4770      	bx	lr

00400e94 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400e94:	b480      	push	{r7}
  400e96:	b087      	sub	sp, #28
  400e98:	af00      	add	r7, sp, #0
  400e9a:	60f8      	str	r0, [r7, #12]
  400e9c:	60b9      	str	r1, [r7, #8]
  400e9e:	607a      	str	r2, [r7, #4]
  400ea0:	603b      	str	r3, [r7, #0]
	uint32_t ul_time = 0;
  400ea2:	2300      	movs	r3, #0
  400ea4:	617b      	str	r3, [r7, #20]

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400ea6:	68fb      	ldr	r3, [r7, #12]
  400ea8:	685b      	ldr	r3, [r3, #4]
  400eaa:	f003 0301 	and.w	r3, r3, #1
  400eae:	2b00      	cmp	r3, #0
  400eb0:	d009      	beq.n	400ec6 <rtc_set_time+0x32>
		if (ul_hour > 12) {
  400eb2:	68bb      	ldr	r3, [r7, #8]
  400eb4:	2b0c      	cmp	r3, #12
  400eb6:	d906      	bls.n	400ec6 <rtc_set_time+0x32>
			ul_hour -= 12;
  400eb8:	68bb      	ldr	r3, [r7, #8]
  400eba:	3b0c      	subs	r3, #12
  400ebc:	60bb      	str	r3, [r7, #8]
			ul_time |= RTC_TIMR_AMPM;
  400ebe:	697b      	ldr	r3, [r7, #20]
  400ec0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400ec4:	617b      	str	r3, [r7, #20]
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400ec6:	68bb      	ldr	r3, [r7, #8]
  400ec8:	4a33      	ldr	r2, [pc, #204]	; (400f98 <rtc_set_time+0x104>)
  400eca:	fba2 2303 	umull	r2, r3, r2, r3
  400ece:	08db      	lsrs	r3, r3, #3
  400ed0:	0518      	lsls	r0, r3, #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400ed2:	68b9      	ldr	r1, [r7, #8]
  400ed4:	4b30      	ldr	r3, [pc, #192]	; (400f98 <rtc_set_time+0x104>)
  400ed6:	fba3 2301 	umull	r2, r3, r3, r1
  400eda:	08da      	lsrs	r2, r3, #3
  400edc:	4613      	mov	r3, r2
  400ede:	009b      	lsls	r3, r3, #2
  400ee0:	4413      	add	r3, r2
  400ee2:	005b      	lsls	r3, r3, #1
  400ee4:	1aca      	subs	r2, r1, r3
  400ee6:	0413      	lsls	r3, r2, #16
			ul_time |= RTC_TIMR_AMPM;
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400ee8:	4303      	orrs	r3, r0
  400eea:	697a      	ldr	r2, [r7, #20]
  400eec:	4313      	orrs	r3, r2
  400eee:	617b      	str	r3, [r7, #20]
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400ef0:	687b      	ldr	r3, [r7, #4]
  400ef2:	4a29      	ldr	r2, [pc, #164]	; (400f98 <rtc_set_time+0x104>)
  400ef4:	fba2 2303 	umull	r2, r3, r2, r3
  400ef8:	08db      	lsrs	r3, r3, #3
  400efa:	0318      	lsls	r0, r3, #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400efc:	6879      	ldr	r1, [r7, #4]
  400efe:	4b26      	ldr	r3, [pc, #152]	; (400f98 <rtc_set_time+0x104>)
  400f00:	fba3 2301 	umull	r2, r3, r3, r1
  400f04:	08da      	lsrs	r2, r3, #3
  400f06:	4613      	mov	r3, r2
  400f08:	009b      	lsls	r3, r3, #2
  400f0a:	4413      	add	r3, r2
  400f0c:	005b      	lsls	r3, r3, #1
  400f0e:	1aca      	subs	r2, r1, r3
  400f10:	0213      	lsls	r3, r2, #8
	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400f12:	4303      	orrs	r3, r0
  400f14:	697a      	ldr	r2, [r7, #20]
  400f16:	4313      	orrs	r3, r2
  400f18:	617b      	str	r3, [r7, #20]
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400f1a:	683b      	ldr	r3, [r7, #0]
  400f1c:	4a1e      	ldr	r2, [pc, #120]	; (400f98 <rtc_set_time+0x104>)
  400f1e:	fba2 2303 	umull	r2, r3, r2, r3
  400f22:	08db      	lsrs	r3, r3, #3
  400f24:	0118      	lsls	r0, r3, #4
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400f26:	6839      	ldr	r1, [r7, #0]
  400f28:	4b1b      	ldr	r3, [pc, #108]	; (400f98 <rtc_set_time+0x104>)
  400f2a:	fba3 2301 	umull	r2, r3, r3, r1
  400f2e:	08da      	lsrs	r2, r3, #3
  400f30:	4613      	mov	r3, r2
  400f32:	009b      	lsls	r3, r3, #2
  400f34:	4413      	add	r3, r2
  400f36:	005b      	lsls	r3, r3, #1
  400f38:	1aca      	subs	r2, r1, r3
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400f3a:	ea40 0302 	orr.w	r3, r0, r2
  400f3e:	697a      	ldr	r2, [r7, #20]
  400f40:	4313      	orrs	r3, r2
  400f42:	617b      	str	r3, [r7, #20]
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400f44:	68fb      	ldr	r3, [r7, #12]
  400f46:	681b      	ldr	r3, [r3, #0]
  400f48:	f043 0201 	orr.w	r2, r3, #1
  400f4c:	68fb      	ldr	r3, [r7, #12]
  400f4e:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400f50:	bf00      	nop
  400f52:	68fb      	ldr	r3, [r7, #12]
  400f54:	699b      	ldr	r3, [r3, #24]
  400f56:	f003 0301 	and.w	r3, r3, #1
  400f5a:	2b00      	cmp	r3, #0
  400f5c:	d0f9      	beq.n	400f52 <rtc_set_time+0xbe>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400f5e:	68fb      	ldr	r3, [r7, #12]
  400f60:	2201      	movs	r2, #1
  400f62:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_TIMR = ul_time;
  400f64:	68fb      	ldr	r3, [r7, #12]
  400f66:	697a      	ldr	r2, [r7, #20]
  400f68:	609a      	str	r2, [r3, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400f6a:	68fb      	ldr	r3, [r7, #12]
  400f6c:	681b      	ldr	r3, [r3, #0]
  400f6e:	f023 0201 	bic.w	r2, r3, #1
  400f72:	68fb      	ldr	r3, [r7, #12]
  400f74:	601a      	str	r2, [r3, #0]
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  400f76:	68fb      	ldr	r3, [r7, #12]
  400f78:	69db      	ldr	r3, [r3, #28]
  400f7a:	f043 0204 	orr.w	r2, r3, #4
  400f7e:	68fb      	ldr	r3, [r7, #12]
  400f80:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400f82:	68fb      	ldr	r3, [r7, #12]
  400f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400f86:	f003 0301 	and.w	r3, r3, #1
}
  400f8a:	4618      	mov	r0, r3
  400f8c:	371c      	adds	r7, #28
  400f8e:	46bd      	mov	sp, r7
  400f90:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f94:	4770      	bx	lr
  400f96:	bf00      	nop
  400f98:	cccccccd 	.word	0xcccccccd

00400f9c <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  400f9c:	b480      	push	{r7}
  400f9e:	b087      	sub	sp, #28
  400fa0:	af00      	add	r7, sp, #0
  400fa2:	60f8      	str	r0, [r7, #12]
  400fa4:	60b9      	str	r1, [r7, #8]
  400fa6:	607a      	str	r2, [r7, #4]
  400fa8:	603b      	str	r3, [r7, #0]
	uint32_t ul_date = 0;
  400faa:	2300      	movs	r3, #0
  400fac:	617b      	str	r3, [r7, #20]

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400fae:	68bb      	ldr	r3, [r7, #8]
  400fb0:	4a46      	ldr	r2, [pc, #280]	; (4010cc <rtc_set_date+0x130>)
  400fb2:	fba2 2303 	umull	r2, r3, r2, r3
  400fb6:	099b      	lsrs	r3, r3, #6
  400fb8:	0118      	lsls	r0, r3, #4
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400fba:	68bb      	ldr	r3, [r7, #8]
  400fbc:	4a44      	ldr	r2, [pc, #272]	; (4010d0 <rtc_set_date+0x134>)
  400fbe:	fba2 2303 	umull	r2, r3, r2, r3
  400fc2:	0959      	lsrs	r1, r3, #5
  400fc4:	4b43      	ldr	r3, [pc, #268]	; (4010d4 <rtc_set_date+0x138>)
  400fc6:	fba3 2301 	umull	r2, r3, r3, r1
  400fca:	08da      	lsrs	r2, r3, #3
  400fcc:	4613      	mov	r3, r2
  400fce:	009b      	lsls	r3, r3, #2
  400fd0:	4413      	add	r3, r2
  400fd2:	005b      	lsls	r3, r3, #1
  400fd4:	1aca      	subs	r2, r1, r3
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
  400fd6:	ea40 0302 	orr.w	r3, r0, r2
		uint32_t ul_day, uint32_t ul_week)
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400fda:	697a      	ldr	r2, [r7, #20]
  400fdc:	4313      	orrs	r3, r2
  400fde:	617b      	str	r3, [r7, #20]
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400fe0:	68bb      	ldr	r3, [r7, #8]
  400fe2:	4a3c      	ldr	r2, [pc, #240]	; (4010d4 <rtc_set_date+0x138>)
  400fe4:	fba2 2303 	umull	r2, r3, r2, r3
  400fe8:	08d9      	lsrs	r1, r3, #3
  400fea:	4b3a      	ldr	r3, [pc, #232]	; (4010d4 <rtc_set_date+0x138>)
  400fec:	fba3 2301 	umull	r2, r3, r3, r1
  400ff0:	08da      	lsrs	r2, r3, #3
  400ff2:	4613      	mov	r3, r2
  400ff4:	009b      	lsls	r3, r3, #2
  400ff6:	4413      	add	r3, r2
  400ff8:	005b      	lsls	r3, r3, #1
  400ffa:	1aca      	subs	r2, r1, r3
  400ffc:	0310      	lsls	r0, r2, #12
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400ffe:	68b9      	ldr	r1, [r7, #8]
  401000:	4b34      	ldr	r3, [pc, #208]	; (4010d4 <rtc_set_date+0x138>)
  401002:	fba3 2301 	umull	r2, r3, r3, r1
  401006:	08da      	lsrs	r2, r3, #3
  401008:	4613      	mov	r3, r2
  40100a:	009b      	lsls	r3, r3, #2
  40100c:	4413      	add	r3, r2
  40100e:	005b      	lsls	r3, r3, #1
  401010:	1aca      	subs	r2, r1, r3
  401012:	0213      	lsls	r3, r2, #8
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
  401014:	4303      	orrs	r3, r0
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  401016:	697a      	ldr	r2, [r7, #20]
  401018:	4313      	orrs	r3, r2
  40101a:	617b      	str	r3, [r7, #20]
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40101c:	687b      	ldr	r3, [r7, #4]
  40101e:	4a2d      	ldr	r2, [pc, #180]	; (4010d4 <rtc_set_date+0x138>)
  401020:	fba2 2303 	umull	r2, r3, r2, r3
  401024:	08db      	lsrs	r3, r3, #3
  401026:	0518      	lsls	r0, r3, #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  401028:	6879      	ldr	r1, [r7, #4]
  40102a:	4b2a      	ldr	r3, [pc, #168]	; (4010d4 <rtc_set_date+0x138>)
  40102c:	fba3 2301 	umull	r2, r3, r3, r1
  401030:	08da      	lsrs	r2, r3, #3
  401032:	4613      	mov	r3, r2
  401034:	009b      	lsls	r3, r3, #2
  401036:	4413      	add	r3, r2
  401038:	005b      	lsls	r3, r3, #1
  40103a:	1aca      	subs	r2, r1, r3
  40103c:	0413      	lsls	r3, r2, #16
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40103e:	4303      	orrs	r3, r0
  401040:	697a      	ldr	r2, [r7, #20]
  401042:	4313      	orrs	r3, r2
  401044:	617b      	str	r3, [r7, #20]
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  401046:	6a3b      	ldr	r3, [r7, #32]
  401048:	055b      	lsls	r3, r3, #21
  40104a:	697a      	ldr	r2, [r7, #20]
  40104c:	4313      	orrs	r3, r2
  40104e:	617b      	str	r3, [r7, #20]

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401050:	683b      	ldr	r3, [r7, #0]
  401052:	4a20      	ldr	r2, [pc, #128]	; (4010d4 <rtc_set_date+0x138>)
  401054:	fba2 2303 	umull	r2, r3, r2, r3
  401058:	08db      	lsrs	r3, r3, #3
  40105a:	0718      	lsls	r0, r3, #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  40105c:	6839      	ldr	r1, [r7, #0]
  40105e:	4b1d      	ldr	r3, [pc, #116]	; (4010d4 <rtc_set_date+0x138>)
  401060:	fba3 2301 	umull	r2, r3, r3, r1
  401064:	08da      	lsrs	r2, r3, #3
  401066:	4613      	mov	r3, r2
  401068:	009b      	lsls	r3, r3, #2
  40106a:	4413      	add	r3, r2
  40106c:	005b      	lsls	r3, r3, #1
  40106e:	1aca      	subs	r2, r1, r3
  401070:	0613      	lsls	r3, r2, #24

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401072:	4303      	orrs	r3, r0
  401074:	697a      	ldr	r2, [r7, #20]
  401076:	4313      	orrs	r3, r2
  401078:	617b      	str	r3, [r7, #20]
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  40107a:	68fb      	ldr	r3, [r7, #12]
  40107c:	681b      	ldr	r3, [r3, #0]
  40107e:	f043 0202 	orr.w	r2, r3, #2
  401082:	68fb      	ldr	r3, [r7, #12]
  401084:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  401086:	bf00      	nop
  401088:	68fb      	ldr	r3, [r7, #12]
  40108a:	699b      	ldr	r3, [r3, #24]
  40108c:	f003 0301 	and.w	r3, r3, #1
  401090:	2b00      	cmp	r3, #0
  401092:	d0f9      	beq.n	401088 <rtc_set_date+0xec>

	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  401094:	68fb      	ldr	r3, [r7, #12]
  401096:	2201      	movs	r2, #1
  401098:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_CALR = ul_date;
  40109a:	68fb      	ldr	r3, [r7, #12]
  40109c:	697a      	ldr	r2, [r7, #20]
  40109e:	60da      	str	r2, [r3, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4010a0:	68fb      	ldr	r3, [r7, #12]
  4010a2:	681b      	ldr	r3, [r3, #0]
  4010a4:	f023 0202 	bic.w	r2, r3, #2
  4010a8:	68fb      	ldr	r3, [r7, #12]
  4010aa:	601a      	str	r2, [r3, #0]
	/* Clear SECENV in SCCR */
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  4010ac:	68fb      	ldr	r3, [r7, #12]
  4010ae:	69db      	ldr	r3, [r3, #28]
  4010b0:	f043 0204 	orr.w	r2, r3, #4
  4010b4:	68fb      	ldr	r3, [r7, #12]
  4010b6:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4010b8:	68fb      	ldr	r3, [r7, #12]
  4010ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4010bc:	f003 0302 	and.w	r3, r3, #2
}
  4010c0:	4618      	mov	r0, r3
  4010c2:	371c      	adds	r7, #28
  4010c4:	46bd      	mov	sp, r7
  4010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010ca:	4770      	bx	lr
  4010cc:	10624dd3 	.word	0x10624dd3
  4010d0:	51eb851f 	.word	0x51eb851f
  4010d4:	cccccccd 	.word	0xcccccccd

004010d8 <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  4010d8:	b480      	push	{r7}
  4010da:	b083      	sub	sp, #12
  4010dc:	af00      	add	r7, sp, #0
  4010de:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  4010e0:	687b      	ldr	r3, [r7, #4]
  4010e2:	699b      	ldr	r3, [r3, #24]
}
  4010e4:	4618      	mov	r0, r3
  4010e6:	370c      	adds	r7, #12
  4010e8:	46bd      	mov	sp, r7
  4010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010ee:	4770      	bx	lr

004010f0 <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  4010f0:	b480      	push	{r7}
  4010f2:	b083      	sub	sp, #12
  4010f4:	af00      	add	r7, sp, #0
  4010f6:	6078      	str	r0, [r7, #4]
  4010f8:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  4010fa:	687b      	ldr	r3, [r7, #4]
  4010fc:	683a      	ldr	r2, [r7, #0]
  4010fe:	61da      	str	r2, [r3, #28]
}
  401100:	bf00      	nop
  401102:	370c      	adds	r7, #12
  401104:	46bd      	mov	sp, r7
  401106:	f85d 7b04 	ldr.w	r7, [sp], #4
  40110a:	4770      	bx	lr

0040110c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40110c:	b480      	push	{r7}
  40110e:	b087      	sub	sp, #28
  401110:	af00      	add	r7, sp, #0
  401112:	60f8      	str	r0, [r7, #12]
  401114:	60b9      	str	r1, [r7, #8]
  401116:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401118:	68fa      	ldr	r2, [r7, #12]
  40111a:	68bb      	ldr	r3, [r7, #8]
  40111c:	019b      	lsls	r3, r3, #6
  40111e:	4413      	add	r3, r2
  401120:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  401122:	697b      	ldr	r3, [r7, #20]
  401124:	2202      	movs	r2, #2
  401126:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  401128:	697b      	ldr	r3, [r7, #20]
  40112a:	f04f 32ff 	mov.w	r2, #4294967295
  40112e:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  401130:	697b      	ldr	r3, [r7, #20]
  401132:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  401134:	697b      	ldr	r3, [r7, #20]
  401136:	687a      	ldr	r2, [r7, #4]
  401138:	605a      	str	r2, [r3, #4]
}
  40113a:	bf00      	nop
  40113c:	371c      	adds	r7, #28
  40113e:	46bd      	mov	sp, r7
  401140:	f85d 7b04 	ldr.w	r7, [sp], #4
  401144:	4770      	bx	lr
  401146:	bf00      	nop

00401148 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  401148:	b480      	push	{r7}
  40114a:	b083      	sub	sp, #12
  40114c:	af00      	add	r7, sp, #0
  40114e:	6078      	str	r0, [r7, #4]
  401150:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  401152:	687a      	ldr	r2, [r7, #4]
  401154:	683b      	ldr	r3, [r7, #0]
  401156:	019b      	lsls	r3, r3, #6
  401158:	4413      	add	r3, r2
  40115a:	2205      	movs	r2, #5
  40115c:	601a      	str	r2, [r3, #0]
}
  40115e:	bf00      	nop
  401160:	370c      	adds	r7, #12
  401162:	46bd      	mov	sp, r7
  401164:	f85d 7b04 	ldr.w	r7, [sp], #4
  401168:	4770      	bx	lr
  40116a:	bf00      	nop

0040116c <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  40116c:	b480      	push	{r7}
  40116e:	b085      	sub	sp, #20
  401170:	af00      	add	r7, sp, #0
  401172:	60f8      	str	r0, [r7, #12]
  401174:	60b9      	str	r1, [r7, #8]
  401176:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  401178:	68fa      	ldr	r2, [r7, #12]
  40117a:	68bb      	ldr	r3, [r7, #8]
  40117c:	019b      	lsls	r3, r3, #6
  40117e:	4413      	add	r3, r2
  401180:	331c      	adds	r3, #28
  401182:	687a      	ldr	r2, [r7, #4]
  401184:	601a      	str	r2, [r3, #0]
}
  401186:	bf00      	nop
  401188:	3714      	adds	r7, #20
  40118a:	46bd      	mov	sp, r7
  40118c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401190:	4770      	bx	lr
  401192:	bf00      	nop

00401194 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  401194:	b480      	push	{r7}
  401196:	b087      	sub	sp, #28
  401198:	af00      	add	r7, sp, #0
  40119a:	60f8      	str	r0, [r7, #12]
  40119c:	60b9      	str	r1, [r7, #8]
  40119e:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4011a0:	68fa      	ldr	r2, [r7, #12]
  4011a2:	68bb      	ldr	r3, [r7, #8]
  4011a4:	019b      	lsls	r3, r3, #6
  4011a6:	4413      	add	r3, r2
  4011a8:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  4011aa:	697b      	ldr	r3, [r7, #20]
  4011ac:	687a      	ldr	r2, [r7, #4]
  4011ae:	625a      	str	r2, [r3, #36]	; 0x24
}
  4011b0:	bf00      	nop
  4011b2:	371c      	adds	r7, #28
  4011b4:	46bd      	mov	sp, r7
  4011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011ba:	4770      	bx	lr

004011bc <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4011bc:	b480      	push	{r7}
  4011be:	b085      	sub	sp, #20
  4011c0:	af00      	add	r7, sp, #0
  4011c2:	6078      	str	r0, [r7, #4]
  4011c4:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4011c6:	687a      	ldr	r2, [r7, #4]
  4011c8:	683b      	ldr	r3, [r7, #0]
  4011ca:	019b      	lsls	r3, r3, #6
  4011cc:	4413      	add	r3, r2
  4011ce:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  4011d0:	68fb      	ldr	r3, [r7, #12]
  4011d2:	6a1b      	ldr	r3, [r3, #32]
}
  4011d4:	4618      	mov	r0, r3
  4011d6:	3714      	adds	r7, #20
  4011d8:	46bd      	mov	sp, r7
  4011da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011de:	4770      	bx	lr

004011e0 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4011e0:	b480      	push	{r7}
  4011e2:	b08d      	sub	sp, #52	; 0x34
  4011e4:	af00      	add	r7, sp, #0
  4011e6:	60f8      	str	r0, [r7, #12]
  4011e8:	60b9      	str	r1, [r7, #8]
  4011ea:	607a      	str	r2, [r7, #4]
  4011ec:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4011ee:	2302      	movs	r3, #2
  4011f0:	613b      	str	r3, [r7, #16]
  4011f2:	2308      	movs	r3, #8
  4011f4:	617b      	str	r3, [r7, #20]
  4011f6:	2320      	movs	r3, #32
  4011f8:	61bb      	str	r3, [r7, #24]
  4011fa:	2380      	movs	r3, #128	; 0x80
  4011fc:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4011fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  401200:	0bdb      	lsrs	r3, r3, #15
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  401202:	623b      	str	r3, [r7, #32]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401204:	2300      	movs	r3, #0
  401206:	62fb      	str	r3, [r7, #44]	; 0x2c
  401208:	e01a      	b.n	401240 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  40120a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40120c:	009b      	lsls	r3, r3, #2
  40120e:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401212:	4413      	add	r3, r2
  401214:	f853 3c20 	ldr.w	r3, [r3, #-32]
  401218:	68ba      	ldr	r2, [r7, #8]
  40121a:	fbb2 f3f3 	udiv	r3, r2, r3
  40121e:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  401220:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401222:	0c1b      	lsrs	r3, r3, #16
  401224:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  401226:	68fa      	ldr	r2, [r7, #12]
  401228:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40122a:	429a      	cmp	r2, r3
  40122c:	d901      	bls.n	401232 <tc_find_mck_divisor+0x52>
			return 0;
  40122e:	2300      	movs	r3, #0
  401230:	e023      	b.n	40127a <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  401232:	68fa      	ldr	r2, [r7, #12]
  401234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401236:	429a      	cmp	r2, r3
  401238:	d206      	bcs.n	401248 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  40123a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40123c:	3301      	adds	r3, #1
  40123e:	62fb      	str	r3, [r7, #44]	; 0x2c
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401242:	2b04      	cmp	r3, #4
  401244:	d9e1      	bls.n	40120a <tc_find_mck_divisor+0x2a>
  401246:	e000      	b.n	40124a <tc_find_mck_divisor+0x6a>
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
		} else if (ul_freq >= ul_low) {
			break;
  401248:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  40124a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40124c:	2b04      	cmp	r3, #4
  40124e:	d901      	bls.n	401254 <tc_find_mck_divisor+0x74>
		return 0;
  401250:	2300      	movs	r3, #0
  401252:	e012      	b.n	40127a <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  401254:	687b      	ldr	r3, [r7, #4]
  401256:	2b00      	cmp	r3, #0
  401258:	d008      	beq.n	40126c <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  40125a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40125c:	009b      	lsls	r3, r3, #2
  40125e:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401262:	4413      	add	r3, r2
  401264:	f853 2c20 	ldr.w	r2, [r3, #-32]
  401268:	687b      	ldr	r3, [r7, #4]
  40126a:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  40126c:	683b      	ldr	r3, [r7, #0]
  40126e:	2b00      	cmp	r3, #0
  401270:	d002      	beq.n	401278 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  401272:	683b      	ldr	r3, [r7, #0]
  401274:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401276:	601a      	str	r2, [r3, #0]
	}

	return 1;
  401278:	2301      	movs	r3, #1
}
  40127a:	4618      	mov	r0, r3
  40127c:	3734      	adds	r7, #52	; 0x34
  40127e:	46bd      	mov	sp, r7
  401280:	f85d 7b04 	ldr.w	r7, [sp], #4
  401284:	4770      	bx	lr
  401286:	bf00      	nop

00401288 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401288:	b480      	push	{r7}
  40128a:	b085      	sub	sp, #20
  40128c:	af00      	add	r7, sp, #0
  40128e:	6078      	str	r0, [r7, #4]
  401290:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401292:	2300      	movs	r3, #0
  401294:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401296:	687b      	ldr	r3, [r7, #4]
  401298:	22ac      	movs	r2, #172	; 0xac
  40129a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40129c:	683b      	ldr	r3, [r7, #0]
  40129e:	681a      	ldr	r2, [r3, #0]
  4012a0:	683b      	ldr	r3, [r7, #0]
  4012a2:	685b      	ldr	r3, [r3, #4]
  4012a4:	fbb2 f3f3 	udiv	r3, r2, r3
  4012a8:	091b      	lsrs	r3, r3, #4
  4012aa:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4012ac:	68fb      	ldr	r3, [r7, #12]
  4012ae:	2b00      	cmp	r3, #0
  4012b0:	d003      	beq.n	4012ba <uart_init+0x32>
  4012b2:	68fb      	ldr	r3, [r7, #12]
  4012b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4012b8:	d301      	bcc.n	4012be <uart_init+0x36>
		return 1;
  4012ba:	2301      	movs	r3, #1
  4012bc:	e00a      	b.n	4012d4 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  4012be:	687b      	ldr	r3, [r7, #4]
  4012c0:	68fa      	ldr	r2, [r7, #12]
  4012c2:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4012c4:	683b      	ldr	r3, [r7, #0]
  4012c6:	689a      	ldr	r2, [r3, #8]
  4012c8:	687b      	ldr	r3, [r7, #4]
  4012ca:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4012cc:	687b      	ldr	r3, [r7, #4]
  4012ce:	2250      	movs	r2, #80	; 0x50
  4012d0:	601a      	str	r2, [r3, #0]

	return 0;
  4012d2:	2300      	movs	r3, #0
}
  4012d4:	4618      	mov	r0, r3
  4012d6:	3714      	adds	r7, #20
  4012d8:	46bd      	mov	sp, r7
  4012da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012de:	4770      	bx	lr

004012e0 <uart_is_rx_ready>:
 *
 * \retval 1 One data has been received.
 * \retval 0 No data has been received.
 */
uint32_t uart_is_rx_ready(Uart *p_uart)
{
  4012e0:	b480      	push	{r7}
  4012e2:	b083      	sub	sp, #12
  4012e4:	af00      	add	r7, sp, #0
  4012e6:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_RXRDY) > 0;
  4012e8:	687b      	ldr	r3, [r7, #4]
  4012ea:	695b      	ldr	r3, [r3, #20]
  4012ec:	f003 0301 	and.w	r3, r3, #1
  4012f0:	2b00      	cmp	r3, #0
  4012f2:	bf14      	ite	ne
  4012f4:	2301      	movne	r3, #1
  4012f6:	2300      	moveq	r3, #0
  4012f8:	b2db      	uxtb	r3, r3
}
  4012fa:	4618      	mov	r0, r3
  4012fc:	370c      	adds	r7, #12
  4012fe:	46bd      	mov	sp, r7
  401300:	f85d 7b04 	ldr.w	r7, [sp], #4
  401304:	4770      	bx	lr
  401306:	bf00      	nop

00401308 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401308:	b480      	push	{r7}
  40130a:	b083      	sub	sp, #12
  40130c:	af00      	add	r7, sp, #0
  40130e:	6078      	str	r0, [r7, #4]
  401310:	460b      	mov	r3, r1
  401312:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401314:	687b      	ldr	r3, [r7, #4]
  401316:	695b      	ldr	r3, [r3, #20]
  401318:	f003 0302 	and.w	r3, r3, #2
  40131c:	2b00      	cmp	r3, #0
  40131e:	d101      	bne.n	401324 <uart_write+0x1c>
		return 1;
  401320:	2301      	movs	r3, #1
  401322:	e003      	b.n	40132c <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401324:	78fa      	ldrb	r2, [r7, #3]
  401326:	687b      	ldr	r3, [r7, #4]
  401328:	61da      	str	r2, [r3, #28]
	return 0;
  40132a:	2300      	movs	r3, #0
}
  40132c:	4618      	mov	r0, r3
  40132e:	370c      	adds	r7, #12
  401330:	46bd      	mov	sp, r7
  401332:	f85d 7b04 	ldr.w	r7, [sp], #4
  401336:	4770      	bx	lr

00401338 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401338:	b480      	push	{r7}
  40133a:	b083      	sub	sp, #12
  40133c:	af00      	add	r7, sp, #0
  40133e:	6078      	str	r0, [r7, #4]
  401340:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401342:	687b      	ldr	r3, [r7, #4]
  401344:	695b      	ldr	r3, [r3, #20]
  401346:	f003 0301 	and.w	r3, r3, #1
  40134a:	2b00      	cmp	r3, #0
  40134c:	d101      	bne.n	401352 <uart_read+0x1a>
		return 1;
  40134e:	2301      	movs	r3, #1
  401350:	e005      	b.n	40135e <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401352:	687b      	ldr	r3, [r7, #4]
  401354:	699b      	ldr	r3, [r3, #24]
  401356:	b2da      	uxtb	r2, r3
  401358:	683b      	ldr	r3, [r7, #0]
  40135a:	701a      	strb	r2, [r3, #0]
	return 0;
  40135c:	2300      	movs	r3, #0
}
  40135e:	4618      	mov	r0, r3
  401360:	370c      	adds	r7, #12
  401362:	46bd      	mov	sp, r7
  401364:	f85d 7b04 	ldr.w	r7, [sp], #4
  401368:	4770      	bx	lr
  40136a:	bf00      	nop

0040136c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40136c:	b480      	push	{r7}
  40136e:	b089      	sub	sp, #36	; 0x24
  401370:	af00      	add	r7, sp, #0
  401372:	60f8      	str	r0, [r7, #12]
  401374:	60b9      	str	r1, [r7, #8]
  401376:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401378:	68bb      	ldr	r3, [r7, #8]
  40137a:	011a      	lsls	r2, r3, #4
  40137c:	687b      	ldr	r3, [r7, #4]
  40137e:	429a      	cmp	r2, r3
  401380:	d802      	bhi.n	401388 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401382:	2310      	movs	r3, #16
  401384:	61fb      	str	r3, [r7, #28]
  401386:	e001      	b.n	40138c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401388:	2308      	movs	r3, #8
  40138a:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40138c:	687b      	ldr	r3, [r7, #4]
  40138e:	00da      	lsls	r2, r3, #3
  401390:	69fb      	ldr	r3, [r7, #28]
  401392:	68b9      	ldr	r1, [r7, #8]
  401394:	fb01 f303 	mul.w	r3, r1, r3
  401398:	085b      	lsrs	r3, r3, #1
  40139a:	441a      	add	r2, r3
  40139c:	69fb      	ldr	r3, [r7, #28]
  40139e:	68b9      	ldr	r1, [r7, #8]
  4013a0:	fb01 f303 	mul.w	r3, r1, r3
  4013a4:	fbb2 f3f3 	udiv	r3, r2, r3
  4013a8:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  4013aa:	69bb      	ldr	r3, [r7, #24]
  4013ac:	08db      	lsrs	r3, r3, #3
  4013ae:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  4013b0:	69bb      	ldr	r3, [r7, #24]
  4013b2:	f003 0307 	and.w	r3, r3, #7
  4013b6:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4013b8:	697b      	ldr	r3, [r7, #20]
  4013ba:	2b00      	cmp	r3, #0
  4013bc:	d003      	beq.n	4013c6 <usart_set_async_baudrate+0x5a>
  4013be:	697b      	ldr	r3, [r7, #20]
  4013c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4013c4:	d301      	bcc.n	4013ca <usart_set_async_baudrate+0x5e>
		return 1;
  4013c6:	2301      	movs	r3, #1
  4013c8:	e00f      	b.n	4013ea <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  4013ca:	69fb      	ldr	r3, [r7, #28]
  4013cc:	2b08      	cmp	r3, #8
  4013ce:	d105      	bne.n	4013dc <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  4013d0:	68fb      	ldr	r3, [r7, #12]
  4013d2:	685b      	ldr	r3, [r3, #4]
  4013d4:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4013d8:	68fb      	ldr	r3, [r7, #12]
  4013da:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4013dc:	693b      	ldr	r3, [r7, #16]
  4013de:	041a      	lsls	r2, r3, #16
  4013e0:	697b      	ldr	r3, [r7, #20]
  4013e2:	431a      	orrs	r2, r3
  4013e4:	68fb      	ldr	r3, [r7, #12]
  4013e6:	621a      	str	r2, [r3, #32]

	return 0;
  4013e8:	2300      	movs	r3, #0
}
  4013ea:	4618      	mov	r0, r3
  4013ec:	3724      	adds	r7, #36	; 0x24
  4013ee:	46bd      	mov	sp, r7
  4013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013f4:	4770      	bx	lr
  4013f6:	bf00      	nop

004013f8 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4013f8:	b580      	push	{r7, lr}
  4013fa:	b082      	sub	sp, #8
  4013fc:	af00      	add	r7, sp, #0
  4013fe:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401400:	6878      	ldr	r0, [r7, #4]
  401402:	4b0d      	ldr	r3, [pc, #52]	; (401438 <usart_reset+0x40>)
  401404:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  401406:	687b      	ldr	r3, [r7, #4]
  401408:	2200      	movs	r2, #0
  40140a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  40140c:	687b      	ldr	r3, [r7, #4]
  40140e:	2200      	movs	r2, #0
  401410:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401412:	687b      	ldr	r3, [r7, #4]
  401414:	2200      	movs	r2, #0
  401416:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401418:	6878      	ldr	r0, [r7, #4]
  40141a:	4b08      	ldr	r3, [pc, #32]	; (40143c <usart_reset+0x44>)
  40141c:	4798      	blx	r3
	usart_reset_rx(p_usart);
  40141e:	6878      	ldr	r0, [r7, #4]
  401420:	4b07      	ldr	r3, [pc, #28]	; (401440 <usart_reset+0x48>)
  401422:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  401424:	6878      	ldr	r0, [r7, #4]
  401426:	4b07      	ldr	r3, [pc, #28]	; (401444 <usart_reset+0x4c>)
  401428:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40142a:	6878      	ldr	r0, [r7, #4]
  40142c:	4b06      	ldr	r3, [pc, #24]	; (401448 <usart_reset+0x50>)
  40142e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  401430:	bf00      	nop
  401432:	3708      	adds	r7, #8
  401434:	46bd      	mov	sp, r7
  401436:	bd80      	pop	{r7, pc}
  401438:	00401609 	.word	0x00401609
  40143c:	004014ed 	.word	0x004014ed
  401440:	00401525 	.word	0x00401525
  401444:	00401541 	.word	0x00401541
  401448:	0040155d 	.word	0x0040155d

0040144c <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  40144c:	b580      	push	{r7, lr}
  40144e:	b084      	sub	sp, #16
  401450:	af00      	add	r7, sp, #0
  401452:	60f8      	str	r0, [r7, #12]
  401454:	60b9      	str	r1, [r7, #8]
  401456:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401458:	68f8      	ldr	r0, [r7, #12]
  40145a:	4b1a      	ldr	r3, [pc, #104]	; (4014c4 <usart_init_rs232+0x78>)
  40145c:	4798      	blx	r3

	ul_reg_val = 0;
  40145e:	4b1a      	ldr	r3, [pc, #104]	; (4014c8 <usart_init_rs232+0x7c>)
  401460:	2200      	movs	r2, #0
  401462:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401464:	68bb      	ldr	r3, [r7, #8]
  401466:	2b00      	cmp	r3, #0
  401468:	d009      	beq.n	40147e <usart_init_rs232+0x32>
  40146a:	68bb      	ldr	r3, [r7, #8]
  40146c:	681b      	ldr	r3, [r3, #0]
  40146e:	687a      	ldr	r2, [r7, #4]
  401470:	4619      	mov	r1, r3
  401472:	68f8      	ldr	r0, [r7, #12]
  401474:	4b15      	ldr	r3, [pc, #84]	; (4014cc <usart_init_rs232+0x80>)
  401476:	4798      	blx	r3
  401478:	4603      	mov	r3, r0
  40147a:	2b00      	cmp	r3, #0
  40147c:	d001      	beq.n	401482 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  40147e:	2301      	movs	r3, #1
  401480:	e01b      	b.n	4014ba <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401482:	68bb      	ldr	r3, [r7, #8]
  401484:	685a      	ldr	r2, [r3, #4]
  401486:	68bb      	ldr	r3, [r7, #8]
  401488:	689b      	ldr	r3, [r3, #8]
  40148a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40148c:	68bb      	ldr	r3, [r7, #8]
  40148e:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401490:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401492:	68bb      	ldr	r3, [r7, #8]
  401494:	68db      	ldr	r3, [r3, #12]
  401496:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401498:	4b0b      	ldr	r3, [pc, #44]	; (4014c8 <usart_init_rs232+0x7c>)
  40149a:	681b      	ldr	r3, [r3, #0]
  40149c:	4313      	orrs	r3, r2
  40149e:	4a0a      	ldr	r2, [pc, #40]	; (4014c8 <usart_init_rs232+0x7c>)
  4014a0:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  4014a2:	4b09      	ldr	r3, [pc, #36]	; (4014c8 <usart_init_rs232+0x7c>)
  4014a4:	681b      	ldr	r3, [r3, #0]
  4014a6:	4a08      	ldr	r2, [pc, #32]	; (4014c8 <usart_init_rs232+0x7c>)
  4014a8:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  4014aa:	68fb      	ldr	r3, [r7, #12]
  4014ac:	685a      	ldr	r2, [r3, #4]
  4014ae:	4b06      	ldr	r3, [pc, #24]	; (4014c8 <usart_init_rs232+0x7c>)
  4014b0:	681b      	ldr	r3, [r3, #0]
  4014b2:	431a      	orrs	r2, r3
  4014b4:	68fb      	ldr	r3, [r7, #12]
  4014b6:	605a      	str	r2, [r3, #4]

	return 0;
  4014b8:	2300      	movs	r3, #0
}
  4014ba:	4618      	mov	r0, r3
  4014bc:	3710      	adds	r7, #16
  4014be:	46bd      	mov	sp, r7
  4014c0:	bd80      	pop	{r7, pc}
  4014c2:	bf00      	nop
  4014c4:	004013f9 	.word	0x004013f9
  4014c8:	204008fc 	.word	0x204008fc
  4014cc:	0040136d 	.word	0x0040136d

004014d0 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4014d0:	b480      	push	{r7}
  4014d2:	b083      	sub	sp, #12
  4014d4:	af00      	add	r7, sp, #0
  4014d6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4014d8:	687b      	ldr	r3, [r7, #4]
  4014da:	2240      	movs	r2, #64	; 0x40
  4014dc:	601a      	str	r2, [r3, #0]
}
  4014de:	bf00      	nop
  4014e0:	370c      	adds	r7, #12
  4014e2:	46bd      	mov	sp, r7
  4014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014e8:	4770      	bx	lr
  4014ea:	bf00      	nop

004014ec <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4014ec:	b480      	push	{r7}
  4014ee:	b083      	sub	sp, #12
  4014f0:	af00      	add	r7, sp, #0
  4014f2:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4014f4:	687b      	ldr	r3, [r7, #4]
  4014f6:	2288      	movs	r2, #136	; 0x88
  4014f8:	601a      	str	r2, [r3, #0]
}
  4014fa:	bf00      	nop
  4014fc:	370c      	adds	r7, #12
  4014fe:	46bd      	mov	sp, r7
  401500:	f85d 7b04 	ldr.w	r7, [sp], #4
  401504:	4770      	bx	lr
  401506:	bf00      	nop

00401508 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  401508:	b480      	push	{r7}
  40150a:	b083      	sub	sp, #12
  40150c:	af00      	add	r7, sp, #0
  40150e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401510:	687b      	ldr	r3, [r7, #4]
  401512:	2210      	movs	r2, #16
  401514:	601a      	str	r2, [r3, #0]
}
  401516:	bf00      	nop
  401518:	370c      	adds	r7, #12
  40151a:	46bd      	mov	sp, r7
  40151c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401520:	4770      	bx	lr
  401522:	bf00      	nop

00401524 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401524:	b480      	push	{r7}
  401526:	b083      	sub	sp, #12
  401528:	af00      	add	r7, sp, #0
  40152a:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40152c:	687b      	ldr	r3, [r7, #4]
  40152e:	2224      	movs	r2, #36	; 0x24
  401530:	601a      	str	r2, [r3, #0]
}
  401532:	bf00      	nop
  401534:	370c      	adds	r7, #12
  401536:	46bd      	mov	sp, r7
  401538:	f85d 7b04 	ldr.w	r7, [sp], #4
  40153c:	4770      	bx	lr
  40153e:	bf00      	nop

00401540 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401540:	b480      	push	{r7}
  401542:	b083      	sub	sp, #12
  401544:	af00      	add	r7, sp, #0
  401546:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401548:	687b      	ldr	r3, [r7, #4]
  40154a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40154e:	601a      	str	r2, [r3, #0]
}
  401550:	bf00      	nop
  401552:	370c      	adds	r7, #12
  401554:	46bd      	mov	sp, r7
  401556:	f85d 7b04 	ldr.w	r7, [sp], #4
  40155a:	4770      	bx	lr

0040155c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40155c:	b480      	push	{r7}
  40155e:	b083      	sub	sp, #12
  401560:	af00      	add	r7, sp, #0
  401562:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401564:	687b      	ldr	r3, [r7, #4]
  401566:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40156a:	601a      	str	r2, [r3, #0]
}
  40156c:	bf00      	nop
  40156e:	370c      	adds	r7, #12
  401570:	46bd      	mov	sp, r7
  401572:	f85d 7b04 	ldr.w	r7, [sp], #4
  401576:	4770      	bx	lr

00401578 <usart_is_rx_ready>:
 *
 * \retval 1 Some data has been received.
 * \retval 0 No data has been received.
 */
uint32_t usart_is_rx_ready(Usart *p_usart)
{
  401578:	b480      	push	{r7}
  40157a:	b083      	sub	sp, #12
  40157c:	af00      	add	r7, sp, #0
  40157e:	6078      	str	r0, [r7, #4]
	return (p_usart->US_CSR & US_CSR_RXRDY) > 0;
  401580:	687b      	ldr	r3, [r7, #4]
  401582:	695b      	ldr	r3, [r3, #20]
  401584:	f003 0301 	and.w	r3, r3, #1
  401588:	2b00      	cmp	r3, #0
  40158a:	bf14      	ite	ne
  40158c:	2301      	movne	r3, #1
  40158e:	2300      	moveq	r3, #0
  401590:	b2db      	uxtb	r3, r3
}
  401592:	4618      	mov	r0, r3
  401594:	370c      	adds	r7, #12
  401596:	46bd      	mov	sp, r7
  401598:	f85d 7b04 	ldr.w	r7, [sp], #4
  40159c:	4770      	bx	lr
  40159e:	bf00      	nop

004015a0 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4015a0:	b480      	push	{r7}
  4015a2:	b083      	sub	sp, #12
  4015a4:	af00      	add	r7, sp, #0
  4015a6:	6078      	str	r0, [r7, #4]
  4015a8:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4015aa:	687b      	ldr	r3, [r7, #4]
  4015ac:	695b      	ldr	r3, [r3, #20]
  4015ae:	f003 0302 	and.w	r3, r3, #2
  4015b2:	2b00      	cmp	r3, #0
  4015b4:	d101      	bne.n	4015ba <usart_write+0x1a>
		return 1;
  4015b6:	2301      	movs	r3, #1
  4015b8:	e005      	b.n	4015c6 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4015ba:	683b      	ldr	r3, [r7, #0]
  4015bc:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4015c0:	687b      	ldr	r3, [r7, #4]
  4015c2:	61da      	str	r2, [r3, #28]
	return 0;
  4015c4:	2300      	movs	r3, #0
}
  4015c6:	4618      	mov	r0, r3
  4015c8:	370c      	adds	r7, #12
  4015ca:	46bd      	mov	sp, r7
  4015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015d0:	4770      	bx	lr
  4015d2:	bf00      	nop

004015d4 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4015d4:	b480      	push	{r7}
  4015d6:	b083      	sub	sp, #12
  4015d8:	af00      	add	r7, sp, #0
  4015da:	6078      	str	r0, [r7, #4]
  4015dc:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4015de:	687b      	ldr	r3, [r7, #4]
  4015e0:	695b      	ldr	r3, [r3, #20]
  4015e2:	f003 0301 	and.w	r3, r3, #1
  4015e6:	2b00      	cmp	r3, #0
  4015e8:	d101      	bne.n	4015ee <usart_read+0x1a>
		return 1;
  4015ea:	2301      	movs	r3, #1
  4015ec:	e006      	b.n	4015fc <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4015ee:	687b      	ldr	r3, [r7, #4]
  4015f0:	699b      	ldr	r3, [r3, #24]
  4015f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4015f6:	683b      	ldr	r3, [r7, #0]
  4015f8:	601a      	str	r2, [r3, #0]

	return 0;
  4015fa:	2300      	movs	r3, #0
}
  4015fc:	4618      	mov	r0, r3
  4015fe:	370c      	adds	r7, #12
  401600:	46bd      	mov	sp, r7
  401602:	f85d 7b04 	ldr.w	r7, [sp], #4
  401606:	4770      	bx	lr

00401608 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401608:	b480      	push	{r7}
  40160a:	b083      	sub	sp, #12
  40160c:	af00      	add	r7, sp, #0
  40160e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401610:	687b      	ldr	r3, [r7, #4]
  401612:	4a04      	ldr	r2, [pc, #16]	; (401624 <usart_disable_writeprotect+0x1c>)
  401614:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401618:	bf00      	nop
  40161a:	370c      	adds	r7, #12
  40161c:	46bd      	mov	sp, r7
  40161e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401622:	4770      	bx	lr
  401624:	55534100 	.word	0x55534100

00401628 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401628:	b480      	push	{r7}
  40162a:	b083      	sub	sp, #12
  40162c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40162e:	f3ef 8310 	mrs	r3, PRIMASK
  401632:	607b      	str	r3, [r7, #4]
  return(result);
  401634:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401636:	2b00      	cmp	r3, #0
  401638:	bf0c      	ite	eq
  40163a:	2301      	moveq	r3, #1
  40163c:	2300      	movne	r3, #0
  40163e:	b2db      	uxtb	r3, r3
  401640:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401642:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401644:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401648:	4b04      	ldr	r3, [pc, #16]	; (40165c <cpu_irq_save+0x34>)
  40164a:	2200      	movs	r2, #0
  40164c:	701a      	strb	r2, [r3, #0]
	return flags;
  40164e:	683b      	ldr	r3, [r7, #0]
}
  401650:	4618      	mov	r0, r3
  401652:	370c      	adds	r7, #12
  401654:	46bd      	mov	sp, r7
  401656:	f85d 7b04 	ldr.w	r7, [sp], #4
  40165a:	4770      	bx	lr
  40165c:	20400000 	.word	0x20400000

00401660 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401660:	b480      	push	{r7}
  401662:	b083      	sub	sp, #12
  401664:	af00      	add	r7, sp, #0
  401666:	6078      	str	r0, [r7, #4]
	return (flags);
  401668:	687b      	ldr	r3, [r7, #4]
  40166a:	2b00      	cmp	r3, #0
  40166c:	bf14      	ite	ne
  40166e:	2301      	movne	r3, #1
  401670:	2300      	moveq	r3, #0
  401672:	b2db      	uxtb	r3, r3
}
  401674:	4618      	mov	r0, r3
  401676:	370c      	adds	r7, #12
  401678:	46bd      	mov	sp, r7
  40167a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40167e:	4770      	bx	lr

00401680 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401680:	b580      	push	{r7, lr}
  401682:	b082      	sub	sp, #8
  401684:	af00      	add	r7, sp, #0
  401686:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401688:	6878      	ldr	r0, [r7, #4]
  40168a:	4b07      	ldr	r3, [pc, #28]	; (4016a8 <cpu_irq_restore+0x28>)
  40168c:	4798      	blx	r3
  40168e:	4603      	mov	r3, r0
  401690:	2b00      	cmp	r3, #0
  401692:	d005      	beq.n	4016a0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401694:	4b05      	ldr	r3, [pc, #20]	; (4016ac <cpu_irq_restore+0x2c>)
  401696:	2201      	movs	r2, #1
  401698:	701a      	strb	r2, [r3, #0]
  40169a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40169e:	b662      	cpsie	i
}
  4016a0:	bf00      	nop
  4016a2:	3708      	adds	r7, #8
  4016a4:	46bd      	mov	sp, r7
  4016a6:	bd80      	pop	{r7, pc}
  4016a8:	00401661 	.word	0x00401661
  4016ac:	20400000 	.word	0x20400000

004016b0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4016b0:	b580      	push	{r7, lr}
  4016b2:	b084      	sub	sp, #16
  4016b4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4016b6:	4b1e      	ldr	r3, [pc, #120]	; (401730 <Reset_Handler+0x80>)
  4016b8:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4016ba:	4b1e      	ldr	r3, [pc, #120]	; (401734 <Reset_Handler+0x84>)
  4016bc:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  4016be:	68fa      	ldr	r2, [r7, #12]
  4016c0:	68bb      	ldr	r3, [r7, #8]
  4016c2:	429a      	cmp	r2, r3
  4016c4:	d00c      	beq.n	4016e0 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  4016c6:	e007      	b.n	4016d8 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  4016c8:	68bb      	ldr	r3, [r7, #8]
  4016ca:	1d1a      	adds	r2, r3, #4
  4016cc:	60ba      	str	r2, [r7, #8]
  4016ce:	68fa      	ldr	r2, [r7, #12]
  4016d0:	1d11      	adds	r1, r2, #4
  4016d2:	60f9      	str	r1, [r7, #12]
  4016d4:	6812      	ldr	r2, [r2, #0]
  4016d6:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4016d8:	68bb      	ldr	r3, [r7, #8]
  4016da:	4a17      	ldr	r2, [pc, #92]	; (401738 <Reset_Handler+0x88>)
  4016dc:	4293      	cmp	r3, r2
  4016de:	d3f3      	bcc.n	4016c8 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4016e0:	4b16      	ldr	r3, [pc, #88]	; (40173c <Reset_Handler+0x8c>)
  4016e2:	60bb      	str	r3, [r7, #8]
  4016e4:	e004      	b.n	4016f0 <Reset_Handler+0x40>
                *pDest++ = 0;
  4016e6:	68bb      	ldr	r3, [r7, #8]
  4016e8:	1d1a      	adds	r2, r3, #4
  4016ea:	60ba      	str	r2, [r7, #8]
  4016ec:	2200      	movs	r2, #0
  4016ee:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4016f0:	68bb      	ldr	r3, [r7, #8]
  4016f2:	4a13      	ldr	r2, [pc, #76]	; (401740 <Reset_Handler+0x90>)
  4016f4:	4293      	cmp	r3, r2
  4016f6:	d3f6      	bcc.n	4016e6 <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4016f8:	4b12      	ldr	r3, [pc, #72]	; (401744 <Reset_Handler+0x94>)
  4016fa:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4016fc:	4a12      	ldr	r2, [pc, #72]	; (401748 <Reset_Handler+0x98>)
  4016fe:	68fb      	ldr	r3, [r7, #12]
  401700:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401704:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401706:	4b11      	ldr	r3, [pc, #68]	; (40174c <Reset_Handler+0x9c>)
  401708:	4798      	blx	r3
  40170a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  40170c:	4a10      	ldr	r2, [pc, #64]	; (401750 <Reset_Handler+0xa0>)
  40170e:	4b10      	ldr	r3, [pc, #64]	; (401750 <Reset_Handler+0xa0>)
  401710:	681b      	ldr	r3, [r3, #0]
  401712:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401716:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401718:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40171c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401720:	6878      	ldr	r0, [r7, #4]
  401722:	4b0c      	ldr	r3, [pc, #48]	; (401754 <Reset_Handler+0xa4>)
  401724:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401726:	4b0c      	ldr	r3, [pc, #48]	; (401758 <Reset_Handler+0xa8>)
  401728:	4798      	blx	r3

        /* Branch to main function */
        main();
  40172a:	4b0c      	ldr	r3, [pc, #48]	; (40175c <Reset_Handler+0xac>)
  40172c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40172e:	e7fe      	b.n	40172e <Reset_Handler+0x7e>
  401730:	00405740 	.word	0x00405740
  401734:	20400000 	.word	0x20400000
  401738:	2040086c 	.word	0x2040086c
  40173c:	2040086c 	.word	0x2040086c
  401740:	2040094c 	.word	0x2040094c
  401744:	00400000 	.word	0x00400000
  401748:	e000ed00 	.word	0xe000ed00
  40174c:	00401629 	.word	0x00401629
  401750:	e000ed88 	.word	0xe000ed88
  401754:	00401681 	.word	0x00401681
  401758:	00402499 	.word	0x00402499
  40175c:	004023b5 	.word	0x004023b5

00401760 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401760:	b480      	push	{r7}
  401762:	af00      	add	r7, sp, #0
        while (1) {
        }
  401764:	e7fe      	b.n	401764 <Dummy_Handler+0x4>
  401766:	bf00      	nop

00401768 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401768:	b480      	push	{r7}
  40176a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40176c:	4b52      	ldr	r3, [pc, #328]	; (4018b8 <SystemCoreClockUpdate+0x150>)
  40176e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401770:	f003 0303 	and.w	r3, r3, #3
  401774:	2b01      	cmp	r3, #1
  401776:	d014      	beq.n	4017a2 <SystemCoreClockUpdate+0x3a>
  401778:	2b01      	cmp	r3, #1
  40177a:	d302      	bcc.n	401782 <SystemCoreClockUpdate+0x1a>
  40177c:	2b02      	cmp	r3, #2
  40177e:	d038      	beq.n	4017f2 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401780:	e07a      	b.n	401878 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401782:	4b4e      	ldr	r3, [pc, #312]	; (4018bc <SystemCoreClockUpdate+0x154>)
  401784:	695b      	ldr	r3, [r3, #20]
  401786:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40178a:	2b00      	cmp	r3, #0
  40178c:	d004      	beq.n	401798 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40178e:	4b4c      	ldr	r3, [pc, #304]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  401790:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401794:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  401796:	e06f      	b.n	401878 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401798:	4b49      	ldr	r3, [pc, #292]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  40179a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40179e:	601a      	str	r2, [r3, #0]
      }
    break;
  4017a0:	e06a      	b.n	401878 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4017a2:	4b45      	ldr	r3, [pc, #276]	; (4018b8 <SystemCoreClockUpdate+0x150>)
  4017a4:	6a1b      	ldr	r3, [r3, #32]
  4017a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4017aa:	2b00      	cmp	r3, #0
  4017ac:	d003      	beq.n	4017b6 <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4017ae:	4b44      	ldr	r3, [pc, #272]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  4017b0:	4a44      	ldr	r2, [pc, #272]	; (4018c4 <SystemCoreClockUpdate+0x15c>)
  4017b2:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  4017b4:	e060      	b.n	401878 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4017b6:	4b42      	ldr	r3, [pc, #264]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  4017b8:	4a43      	ldr	r2, [pc, #268]	; (4018c8 <SystemCoreClockUpdate+0x160>)
  4017ba:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4017bc:	4b3e      	ldr	r3, [pc, #248]	; (4018b8 <SystemCoreClockUpdate+0x150>)
  4017be:	6a1b      	ldr	r3, [r3, #32]
  4017c0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4017c4:	2b10      	cmp	r3, #16
  4017c6:	d004      	beq.n	4017d2 <SystemCoreClockUpdate+0x6a>
  4017c8:	2b20      	cmp	r3, #32
  4017ca:	d008      	beq.n	4017de <SystemCoreClockUpdate+0x76>
  4017cc:	2b00      	cmp	r3, #0
  4017ce:	d00e      	beq.n	4017ee <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4017d0:	e00e      	b.n	4017f0 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4017d2:	4b3b      	ldr	r3, [pc, #236]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  4017d4:	681b      	ldr	r3, [r3, #0]
  4017d6:	005b      	lsls	r3, r3, #1
  4017d8:	4a39      	ldr	r2, [pc, #228]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  4017da:	6013      	str	r3, [r2, #0]
          break;
  4017dc:	e008      	b.n	4017f0 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4017de:	4b38      	ldr	r3, [pc, #224]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  4017e0:	681a      	ldr	r2, [r3, #0]
  4017e2:	4613      	mov	r3, r2
  4017e4:	005b      	lsls	r3, r3, #1
  4017e6:	4413      	add	r3, r2
  4017e8:	4a35      	ldr	r2, [pc, #212]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  4017ea:	6013      	str	r3, [r2, #0]
          break;
  4017ec:	e000      	b.n	4017f0 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4017ee:	bf00      	nop

          default:
          break;
        }
      }
    break;
  4017f0:	e042      	b.n	401878 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4017f2:	4b31      	ldr	r3, [pc, #196]	; (4018b8 <SystemCoreClockUpdate+0x150>)
  4017f4:	6a1b      	ldr	r3, [r3, #32]
  4017f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4017fa:	2b00      	cmp	r3, #0
  4017fc:	d003      	beq.n	401806 <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4017fe:	4b30      	ldr	r3, [pc, #192]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  401800:	4a30      	ldr	r2, [pc, #192]	; (4018c4 <SystemCoreClockUpdate+0x15c>)
  401802:	601a      	str	r2, [r3, #0]
  401804:	e01c      	b.n	401840 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401806:	4b2e      	ldr	r3, [pc, #184]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  401808:	4a2f      	ldr	r2, [pc, #188]	; (4018c8 <SystemCoreClockUpdate+0x160>)
  40180a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40180c:	4b2a      	ldr	r3, [pc, #168]	; (4018b8 <SystemCoreClockUpdate+0x150>)
  40180e:	6a1b      	ldr	r3, [r3, #32]
  401810:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401814:	2b10      	cmp	r3, #16
  401816:	d004      	beq.n	401822 <SystemCoreClockUpdate+0xba>
  401818:	2b20      	cmp	r3, #32
  40181a:	d008      	beq.n	40182e <SystemCoreClockUpdate+0xc6>
  40181c:	2b00      	cmp	r3, #0
  40181e:	d00e      	beq.n	40183e <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401820:	e00e      	b.n	401840 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401822:	4b27      	ldr	r3, [pc, #156]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  401824:	681b      	ldr	r3, [r3, #0]
  401826:	005b      	lsls	r3, r3, #1
  401828:	4a25      	ldr	r2, [pc, #148]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  40182a:	6013      	str	r3, [r2, #0]
          break;
  40182c:	e008      	b.n	401840 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40182e:	4b24      	ldr	r3, [pc, #144]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  401830:	681a      	ldr	r2, [r3, #0]
  401832:	4613      	mov	r3, r2
  401834:	005b      	lsls	r3, r3, #1
  401836:	4413      	add	r3, r2
  401838:	4a21      	ldr	r2, [pc, #132]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  40183a:	6013      	str	r3, [r2, #0]
          break;
  40183c:	e000      	b.n	401840 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40183e:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401840:	4b1d      	ldr	r3, [pc, #116]	; (4018b8 <SystemCoreClockUpdate+0x150>)
  401842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401844:	f003 0303 	and.w	r3, r3, #3
  401848:	2b02      	cmp	r3, #2
  40184a:	d114      	bne.n	401876 <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40184c:	4b1a      	ldr	r3, [pc, #104]	; (4018b8 <SystemCoreClockUpdate+0x150>)
  40184e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401850:	4b1e      	ldr	r3, [pc, #120]	; (4018cc <SystemCoreClockUpdate+0x164>)
  401852:	4013      	ands	r3, r2
  401854:	0c1b      	lsrs	r3, r3, #16
  401856:	3301      	adds	r3, #1
  401858:	4a19      	ldr	r2, [pc, #100]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  40185a:	6812      	ldr	r2, [r2, #0]
  40185c:	fb02 f303 	mul.w	r3, r2, r3
  401860:	4a17      	ldr	r2, [pc, #92]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  401862:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401864:	4b14      	ldr	r3, [pc, #80]	; (4018b8 <SystemCoreClockUpdate+0x150>)
  401866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401868:	b2db      	uxtb	r3, r3
  40186a:	4a15      	ldr	r2, [pc, #84]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  40186c:	6812      	ldr	r2, [r2, #0]
  40186e:	fbb2 f3f3 	udiv	r3, r2, r3
  401872:	4a13      	ldr	r2, [pc, #76]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  401874:	6013      	str	r3, [r2, #0]
      }
    break;
  401876:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401878:	4b0f      	ldr	r3, [pc, #60]	; (4018b8 <SystemCoreClockUpdate+0x150>)
  40187a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40187c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401880:	2b70      	cmp	r3, #112	; 0x70
  401882:	d108      	bne.n	401896 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401884:	4b0e      	ldr	r3, [pc, #56]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  401886:	681b      	ldr	r3, [r3, #0]
  401888:	4a11      	ldr	r2, [pc, #68]	; (4018d0 <SystemCoreClockUpdate+0x168>)
  40188a:	fba2 2303 	umull	r2, r3, r2, r3
  40188e:	085b      	lsrs	r3, r3, #1
  401890:	4a0b      	ldr	r2, [pc, #44]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  401892:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401894:	e00a      	b.n	4018ac <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401896:	4b08      	ldr	r3, [pc, #32]	; (4018b8 <SystemCoreClockUpdate+0x150>)
  401898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40189a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40189e:	091b      	lsrs	r3, r3, #4
  4018a0:	4a07      	ldr	r2, [pc, #28]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  4018a2:	6812      	ldr	r2, [r2, #0]
  4018a4:	fa22 f303 	lsr.w	r3, r2, r3
  4018a8:	4a05      	ldr	r2, [pc, #20]	; (4018c0 <SystemCoreClockUpdate+0x158>)
  4018aa:	6013      	str	r3, [r2, #0]
  }
}
  4018ac:	bf00      	nop
  4018ae:	46bd      	mov	sp, r7
  4018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018b4:	4770      	bx	lr
  4018b6:	bf00      	nop
  4018b8:	400e0600 	.word	0x400e0600
  4018bc:	400e1810 	.word	0x400e1810
  4018c0:	20400004 	.word	0x20400004
  4018c4:	00b71b00 	.word	0x00b71b00
  4018c8:	003d0900 	.word	0x003d0900
  4018cc:	07ff0000 	.word	0x07ff0000
  4018d0:	aaaaaaab 	.word	0xaaaaaaab

004018d4 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  4018d4:	b480      	push	{r7}
  4018d6:	b083      	sub	sp, #12
  4018d8:	af00      	add	r7, sp, #0
  4018da:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4018dc:	687b      	ldr	r3, [r7, #4]
  4018de:	4a19      	ldr	r2, [pc, #100]	; (401944 <system_init_flash+0x70>)
  4018e0:	4293      	cmp	r3, r2
  4018e2:	d804      	bhi.n	4018ee <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4018e4:	4b18      	ldr	r3, [pc, #96]	; (401948 <system_init_flash+0x74>)
  4018e6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4018ea:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4018ec:	e023      	b.n	401936 <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4018ee:	687b      	ldr	r3, [r7, #4]
  4018f0:	4a16      	ldr	r2, [pc, #88]	; (40194c <system_init_flash+0x78>)
  4018f2:	4293      	cmp	r3, r2
  4018f4:	d803      	bhi.n	4018fe <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4018f6:	4b14      	ldr	r3, [pc, #80]	; (401948 <system_init_flash+0x74>)
  4018f8:	4a15      	ldr	r2, [pc, #84]	; (401950 <system_init_flash+0x7c>)
  4018fa:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4018fc:	e01b      	b.n	401936 <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4018fe:	687b      	ldr	r3, [r7, #4]
  401900:	4a14      	ldr	r2, [pc, #80]	; (401954 <system_init_flash+0x80>)
  401902:	4293      	cmp	r3, r2
  401904:	d803      	bhi.n	40190e <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401906:	4b10      	ldr	r3, [pc, #64]	; (401948 <system_init_flash+0x74>)
  401908:	4a13      	ldr	r2, [pc, #76]	; (401958 <system_init_flash+0x84>)
  40190a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40190c:	e013      	b.n	401936 <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40190e:	687b      	ldr	r3, [r7, #4]
  401910:	4a12      	ldr	r2, [pc, #72]	; (40195c <system_init_flash+0x88>)
  401912:	4293      	cmp	r3, r2
  401914:	d803      	bhi.n	40191e <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401916:	4b0c      	ldr	r3, [pc, #48]	; (401948 <system_init_flash+0x74>)
  401918:	4a11      	ldr	r2, [pc, #68]	; (401960 <system_init_flash+0x8c>)
  40191a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40191c:	e00b      	b.n	401936 <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40191e:	687b      	ldr	r3, [r7, #4]
  401920:	4a10      	ldr	r2, [pc, #64]	; (401964 <system_init_flash+0x90>)
  401922:	4293      	cmp	r3, r2
  401924:	d804      	bhi.n	401930 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401926:	4b08      	ldr	r3, [pc, #32]	; (401948 <system_init_flash+0x74>)
  401928:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40192c:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40192e:	e002      	b.n	401936 <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401930:	4b05      	ldr	r3, [pc, #20]	; (401948 <system_init_flash+0x74>)
  401932:	4a0d      	ldr	r2, [pc, #52]	; (401968 <system_init_flash+0x94>)
  401934:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401936:	bf00      	nop
  401938:	370c      	adds	r7, #12
  40193a:	46bd      	mov	sp, r7
  40193c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401940:	4770      	bx	lr
  401942:	bf00      	nop
  401944:	01312cff 	.word	0x01312cff
  401948:	400e0c00 	.word	0x400e0c00
  40194c:	026259ff 	.word	0x026259ff
  401950:	04000100 	.word	0x04000100
  401954:	039386ff 	.word	0x039386ff
  401958:	04000200 	.word	0x04000200
  40195c:	04c4b3ff 	.word	0x04c4b3ff
  401960:	04000300 	.word	0x04000300
  401964:	05f5e0ff 	.word	0x05f5e0ff
  401968:	04000500 	.word	0x04000500

0040196c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  40196c:	b480      	push	{r7}
  40196e:	b085      	sub	sp, #20
  401970:	af00      	add	r7, sp, #0
  401972:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401974:	4b10      	ldr	r3, [pc, #64]	; (4019b8 <_sbrk+0x4c>)
  401976:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401978:	4b10      	ldr	r3, [pc, #64]	; (4019bc <_sbrk+0x50>)
  40197a:	681b      	ldr	r3, [r3, #0]
  40197c:	2b00      	cmp	r3, #0
  40197e:	d102      	bne.n	401986 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401980:	4b0e      	ldr	r3, [pc, #56]	; (4019bc <_sbrk+0x50>)
  401982:	4a0f      	ldr	r2, [pc, #60]	; (4019c0 <_sbrk+0x54>)
  401984:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401986:	4b0d      	ldr	r3, [pc, #52]	; (4019bc <_sbrk+0x50>)
  401988:	681b      	ldr	r3, [r3, #0]
  40198a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40198c:	68ba      	ldr	r2, [r7, #8]
  40198e:	687b      	ldr	r3, [r7, #4]
  401990:	441a      	add	r2, r3
  401992:	68fb      	ldr	r3, [r7, #12]
  401994:	429a      	cmp	r2, r3
  401996:	dd02      	ble.n	40199e <_sbrk+0x32>
		return (caddr_t) -1;	
  401998:	f04f 33ff 	mov.w	r3, #4294967295
  40199c:	e006      	b.n	4019ac <_sbrk+0x40>
	}

	heap += incr;
  40199e:	4b07      	ldr	r3, [pc, #28]	; (4019bc <_sbrk+0x50>)
  4019a0:	681a      	ldr	r2, [r3, #0]
  4019a2:	687b      	ldr	r3, [r7, #4]
  4019a4:	4413      	add	r3, r2
  4019a6:	4a05      	ldr	r2, [pc, #20]	; (4019bc <_sbrk+0x50>)
  4019a8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4019aa:	68bb      	ldr	r3, [r7, #8]
}
  4019ac:	4618      	mov	r0, r3
  4019ae:	3714      	adds	r7, #20
  4019b0:	46bd      	mov	sp, r7
  4019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019b6:	4770      	bx	lr
  4019b8:	2045fffc 	.word	0x2045fffc
  4019bc:	20400900 	.word	0x20400900
  4019c0:	20402b50 	.word	0x20402b50

004019c4 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  4019c4:	b480      	push	{r7}
  4019c6:	b083      	sub	sp, #12
  4019c8:	af00      	add	r7, sp, #0
  4019ca:	6078      	str	r0, [r7, #4]
	return -1;
  4019cc:	f04f 33ff 	mov.w	r3, #4294967295
}
  4019d0:	4618      	mov	r0, r3
  4019d2:	370c      	adds	r7, #12
  4019d4:	46bd      	mov	sp, r7
  4019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019da:	4770      	bx	lr

004019dc <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  4019dc:	b480      	push	{r7}
  4019de:	b083      	sub	sp, #12
  4019e0:	af00      	add	r7, sp, #0
  4019e2:	6078      	str	r0, [r7, #4]
  4019e4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  4019e6:	683b      	ldr	r3, [r7, #0]
  4019e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4019ec:	605a      	str	r2, [r3, #4]

	return 0;
  4019ee:	2300      	movs	r3, #0
}
  4019f0:	4618      	mov	r0, r3
  4019f2:	370c      	adds	r7, #12
  4019f4:	46bd      	mov	sp, r7
  4019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019fa:	4770      	bx	lr

004019fc <_isatty>:

extern int _isatty(int file)
{
  4019fc:	b480      	push	{r7}
  4019fe:	b083      	sub	sp, #12
  401a00:	af00      	add	r7, sp, #0
  401a02:	6078      	str	r0, [r7, #4]
	return 1;
  401a04:	2301      	movs	r3, #1
}
  401a06:	4618      	mov	r0, r3
  401a08:	370c      	adds	r7, #12
  401a0a:	46bd      	mov	sp, r7
  401a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a10:	4770      	bx	lr
  401a12:	bf00      	nop

00401a14 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  401a14:	b480      	push	{r7}
  401a16:	b085      	sub	sp, #20
  401a18:	af00      	add	r7, sp, #0
  401a1a:	60f8      	str	r0, [r7, #12]
  401a1c:	60b9      	str	r1, [r7, #8]
  401a1e:	607a      	str	r2, [r7, #4]
	return 0;
  401a20:	2300      	movs	r3, #0
}
  401a22:	4618      	mov	r0, r3
  401a24:	3714      	adds	r7, #20
  401a26:	46bd      	mov	sp, r7
  401a28:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a2c:	4770      	bx	lr
  401a2e:	bf00      	nop

00401a30 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401a30:	b480      	push	{r7}
  401a32:	b083      	sub	sp, #12
  401a34:	af00      	add	r7, sp, #0
  401a36:	4603      	mov	r3, r0
  401a38:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401a3a:	4909      	ldr	r1, [pc, #36]	; (401a60 <NVIC_EnableIRQ+0x30>)
  401a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401a40:	095b      	lsrs	r3, r3, #5
  401a42:	79fa      	ldrb	r2, [r7, #7]
  401a44:	f002 021f 	and.w	r2, r2, #31
  401a48:	2001      	movs	r0, #1
  401a4a:	fa00 f202 	lsl.w	r2, r0, r2
  401a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401a52:	bf00      	nop
  401a54:	370c      	adds	r7, #12
  401a56:	46bd      	mov	sp, r7
  401a58:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a5c:	4770      	bx	lr
  401a5e:	bf00      	nop
  401a60:	e000e100 	.word	0xe000e100

00401a64 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  401a64:	b480      	push	{r7}
  401a66:	b083      	sub	sp, #12
  401a68:	af00      	add	r7, sp, #0
  401a6a:	4603      	mov	r3, r0
  401a6c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401a6e:	4909      	ldr	r1, [pc, #36]	; (401a94 <NVIC_DisableIRQ+0x30>)
  401a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401a74:	095b      	lsrs	r3, r3, #5
  401a76:	79fa      	ldrb	r2, [r7, #7]
  401a78:	f002 021f 	and.w	r2, r2, #31
  401a7c:	2001      	movs	r0, #1
  401a7e:	fa00 f202 	lsl.w	r2, r0, r2
  401a82:	3320      	adds	r3, #32
  401a84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401a88:	bf00      	nop
  401a8a:	370c      	adds	r7, #12
  401a8c:	46bd      	mov	sp, r7
  401a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a92:	4770      	bx	lr
  401a94:	e000e100 	.word	0xe000e100

00401a98 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  401a98:	b480      	push	{r7}
  401a9a:	b083      	sub	sp, #12
  401a9c:	af00      	add	r7, sp, #0
  401a9e:	4603      	mov	r3, r0
  401aa0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401aa2:	4909      	ldr	r1, [pc, #36]	; (401ac8 <NVIC_ClearPendingIRQ+0x30>)
  401aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401aa8:	095b      	lsrs	r3, r3, #5
  401aaa:	79fa      	ldrb	r2, [r7, #7]
  401aac:	f002 021f 	and.w	r2, r2, #31
  401ab0:	2001      	movs	r0, #1
  401ab2:	fa00 f202 	lsl.w	r2, r0, r2
  401ab6:	3360      	adds	r3, #96	; 0x60
  401ab8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401abc:	bf00      	nop
  401abe:	370c      	adds	r7, #12
  401ac0:	46bd      	mov	sp, r7
  401ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ac6:	4770      	bx	lr
  401ac8:	e000e100 	.word	0xe000e100

00401acc <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401acc:	b480      	push	{r7}
  401ace:	b083      	sub	sp, #12
  401ad0:	af00      	add	r7, sp, #0
  401ad2:	4603      	mov	r3, r0
  401ad4:	6039      	str	r1, [r7, #0]
  401ad6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401adc:	2b00      	cmp	r3, #0
  401ade:	da0b      	bge.n	401af8 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401ae0:	490d      	ldr	r1, [pc, #52]	; (401b18 <NVIC_SetPriority+0x4c>)
  401ae2:	79fb      	ldrb	r3, [r7, #7]
  401ae4:	f003 030f 	and.w	r3, r3, #15
  401ae8:	3b04      	subs	r3, #4
  401aea:	683a      	ldr	r2, [r7, #0]
  401aec:	b2d2      	uxtb	r2, r2
  401aee:	0152      	lsls	r2, r2, #5
  401af0:	b2d2      	uxtb	r2, r2
  401af2:	440b      	add	r3, r1
  401af4:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401af6:	e009      	b.n	401b0c <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401af8:	4908      	ldr	r1, [pc, #32]	; (401b1c <NVIC_SetPriority+0x50>)
  401afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401afe:	683a      	ldr	r2, [r7, #0]
  401b00:	b2d2      	uxtb	r2, r2
  401b02:	0152      	lsls	r2, r2, #5
  401b04:	b2d2      	uxtb	r2, r2
  401b06:	440b      	add	r3, r1
  401b08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401b0c:	bf00      	nop
  401b0e:	370c      	adds	r7, #12
  401b10:	46bd      	mov	sp, r7
  401b12:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b16:	4770      	bx	lr
  401b18:	e000ed00 	.word	0xe000ed00
  401b1c:	e000e100 	.word	0xe000e100

00401b20 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401b20:	b480      	push	{r7}
  401b22:	b083      	sub	sp, #12
  401b24:	af00      	add	r7, sp, #0
  401b26:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401b28:	687b      	ldr	r3, [r7, #4]
  401b2a:	2b07      	cmp	r3, #7
  401b2c:	d825      	bhi.n	401b7a <osc_get_rate+0x5a>
  401b2e:	a201      	add	r2, pc, #4	; (adr r2, 401b34 <osc_get_rate+0x14>)
  401b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401b34:	00401b55 	.word	0x00401b55
  401b38:	00401b5b 	.word	0x00401b5b
  401b3c:	00401b61 	.word	0x00401b61
  401b40:	00401b67 	.word	0x00401b67
  401b44:	00401b6b 	.word	0x00401b6b
  401b48:	00401b6f 	.word	0x00401b6f
  401b4c:	00401b73 	.word	0x00401b73
  401b50:	00401b77 	.word	0x00401b77
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401b54:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401b58:	e010      	b.n	401b7c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401b5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401b5e:	e00d      	b.n	401b7c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401b60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401b64:	e00a      	b.n	401b7c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401b66:	4b08      	ldr	r3, [pc, #32]	; (401b88 <osc_get_rate+0x68>)
  401b68:	e008      	b.n	401b7c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401b6a:	4b08      	ldr	r3, [pc, #32]	; (401b8c <osc_get_rate+0x6c>)
  401b6c:	e006      	b.n	401b7c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401b6e:	4b08      	ldr	r3, [pc, #32]	; (401b90 <osc_get_rate+0x70>)
  401b70:	e004      	b.n	401b7c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401b72:	4b07      	ldr	r3, [pc, #28]	; (401b90 <osc_get_rate+0x70>)
  401b74:	e002      	b.n	401b7c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401b76:	4b06      	ldr	r3, [pc, #24]	; (401b90 <osc_get_rate+0x70>)
  401b78:	e000      	b.n	401b7c <osc_get_rate+0x5c>
	}

	return 0;
  401b7a:	2300      	movs	r3, #0
}
  401b7c:	4618      	mov	r0, r3
  401b7e:	370c      	adds	r7, #12
  401b80:	46bd      	mov	sp, r7
  401b82:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b86:	4770      	bx	lr
  401b88:	003d0900 	.word	0x003d0900
  401b8c:	007a1200 	.word	0x007a1200
  401b90:	00b71b00 	.word	0x00b71b00

00401b94 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401b94:	b580      	push	{r7, lr}
  401b96:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401b98:	2006      	movs	r0, #6
  401b9a:	4b05      	ldr	r3, [pc, #20]	; (401bb0 <sysclk_get_main_hz+0x1c>)
  401b9c:	4798      	blx	r3
  401b9e:	4602      	mov	r2, r0
  401ba0:	4613      	mov	r3, r2
  401ba2:	009b      	lsls	r3, r3, #2
  401ba4:	4413      	add	r3, r2
  401ba6:	009a      	lsls	r2, r3, #2
  401ba8:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401baa:	4618      	mov	r0, r3
  401bac:	bd80      	pop	{r7, pc}
  401bae:	bf00      	nop
  401bb0:	00401b21 	.word	0x00401b21

00401bb4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401bb4:	b580      	push	{r7, lr}
  401bb6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401bb8:	4b02      	ldr	r3, [pc, #8]	; (401bc4 <sysclk_get_cpu_hz+0x10>)
  401bba:	4798      	blx	r3
  401bbc:	4603      	mov	r3, r0
  401bbe:	099b      	lsrs	r3, r3, #6
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401bc0:	4618      	mov	r0, r3
  401bc2:	bd80      	pop	{r7, pc}
  401bc4:	00401b95 	.word	0x00401b95

00401bc8 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401bc8:	b580      	push	{r7, lr}
  401bca:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401bcc:	4b02      	ldr	r3, [pc, #8]	; (401bd8 <sysclk_get_peripheral_hz+0x10>)
  401bce:	4798      	blx	r3
  401bd0:	4603      	mov	r3, r0
  401bd2:	09db      	lsrs	r3, r3, #7
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401bd4:	4618      	mov	r0, r3
  401bd6:	bd80      	pop	{r7, pc}
  401bd8:	00401b95 	.word	0x00401b95

00401bdc <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401bdc:	b580      	push	{r7, lr}
  401bde:	b082      	sub	sp, #8
  401be0:	af00      	add	r7, sp, #0
  401be2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401be4:	6878      	ldr	r0, [r7, #4]
  401be6:	4b03      	ldr	r3, [pc, #12]	; (401bf4 <sysclk_enable_peripheral_clock+0x18>)
  401be8:	4798      	blx	r3
}
  401bea:	bf00      	nop
  401bec:	3708      	adds	r7, #8
  401bee:	46bd      	mov	sp, r7
  401bf0:	bd80      	pop	{r7, pc}
  401bf2:	bf00      	nop
  401bf4:	00400dbd 	.word	0x00400dbd

00401bf8 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401bf8:	b580      	push	{r7, lr}
  401bfa:	b08c      	sub	sp, #48	; 0x30
  401bfc:	af00      	add	r7, sp, #0
  401bfe:	6078      	str	r0, [r7, #4]
  401c00:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401c02:	4b49      	ldr	r3, [pc, #292]	; (401d28 <usart_serial_init+0x130>)
  401c04:	4798      	blx	r3
  401c06:	4603      	mov	r3, r0
  401c08:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401c0a:	683b      	ldr	r3, [r7, #0]
  401c0c:	681b      	ldr	r3, [r3, #0]
  401c0e:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401c10:	683b      	ldr	r3, [r7, #0]
  401c12:	689b      	ldr	r3, [r3, #8]
  401c14:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  401c16:	683b      	ldr	r3, [r7, #0]
  401c18:	681b      	ldr	r3, [r3, #0]
  401c1a:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401c1c:	683b      	ldr	r3, [r7, #0]
  401c1e:	685b      	ldr	r3, [r3, #4]
  401c20:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  401c22:	683b      	ldr	r3, [r7, #0]
  401c24:	689b      	ldr	r3, [r3, #8]
  401c26:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401c28:	683b      	ldr	r3, [r7, #0]
  401c2a:	68db      	ldr	r3, [r3, #12]
  401c2c:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401c2e:	2300      	movs	r3, #0
  401c30:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401c32:	687b      	ldr	r3, [r7, #4]
  401c34:	4a3d      	ldr	r2, [pc, #244]	; (401d2c <usart_serial_init+0x134>)
  401c36:	4293      	cmp	r3, r2
  401c38:	d108      	bne.n	401c4c <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  401c3a:	2007      	movs	r0, #7
  401c3c:	4b3c      	ldr	r3, [pc, #240]	; (401d30 <usart_serial_init+0x138>)
  401c3e:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401c40:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401c44:	4619      	mov	r1, r3
  401c46:	6878      	ldr	r0, [r7, #4]
  401c48:	4b3a      	ldr	r3, [pc, #232]	; (401d34 <usart_serial_init+0x13c>)
  401c4a:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401c4c:	687b      	ldr	r3, [r7, #4]
  401c4e:	4a3a      	ldr	r2, [pc, #232]	; (401d38 <usart_serial_init+0x140>)
  401c50:	4293      	cmp	r3, r2
  401c52:	d108      	bne.n	401c66 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  401c54:	2008      	movs	r0, #8
  401c56:	4b36      	ldr	r3, [pc, #216]	; (401d30 <usart_serial_init+0x138>)
  401c58:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401c5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401c5e:	4619      	mov	r1, r3
  401c60:	6878      	ldr	r0, [r7, #4]
  401c62:	4b34      	ldr	r3, [pc, #208]	; (401d34 <usart_serial_init+0x13c>)
  401c64:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401c66:	687b      	ldr	r3, [r7, #4]
  401c68:	4a34      	ldr	r2, [pc, #208]	; (401d3c <usart_serial_init+0x144>)
  401c6a:	4293      	cmp	r3, r2
  401c6c:	d108      	bne.n	401c80 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  401c6e:	202c      	movs	r0, #44	; 0x2c
  401c70:	4b2f      	ldr	r3, [pc, #188]	; (401d30 <usart_serial_init+0x138>)
  401c72:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401c74:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401c78:	4619      	mov	r1, r3
  401c7a:	6878      	ldr	r0, [r7, #4]
  401c7c:	4b2d      	ldr	r3, [pc, #180]	; (401d34 <usart_serial_init+0x13c>)
  401c7e:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401c80:	687b      	ldr	r3, [r7, #4]
  401c82:	4a2f      	ldr	r2, [pc, #188]	; (401d40 <usart_serial_init+0x148>)
  401c84:	4293      	cmp	r3, r2
  401c86:	d108      	bne.n	401c9a <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  401c88:	202d      	movs	r0, #45	; 0x2d
  401c8a:	4b29      	ldr	r3, [pc, #164]	; (401d30 <usart_serial_init+0x138>)
  401c8c:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401c8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401c92:	4619      	mov	r1, r3
  401c94:	6878      	ldr	r0, [r7, #4]
  401c96:	4b27      	ldr	r3, [pc, #156]	; (401d34 <usart_serial_init+0x13c>)
  401c98:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401c9a:	687b      	ldr	r3, [r7, #4]
  401c9c:	4a29      	ldr	r2, [pc, #164]	; (401d44 <usart_serial_init+0x14c>)
  401c9e:	4293      	cmp	r3, r2
  401ca0:	d111      	bne.n	401cc6 <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  401ca2:	200d      	movs	r0, #13
  401ca4:	4b22      	ldr	r3, [pc, #136]	; (401d30 <usart_serial_init+0x138>)
  401ca6:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401ca8:	4b1f      	ldr	r3, [pc, #124]	; (401d28 <usart_serial_init+0x130>)
  401caa:	4798      	blx	r3
  401cac:	4602      	mov	r2, r0
  401cae:	f107 030c 	add.w	r3, r7, #12
  401cb2:	4619      	mov	r1, r3
  401cb4:	6878      	ldr	r0, [r7, #4]
  401cb6:	4b24      	ldr	r3, [pc, #144]	; (401d48 <usart_serial_init+0x150>)
  401cb8:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401cba:	6878      	ldr	r0, [r7, #4]
  401cbc:	4b23      	ldr	r3, [pc, #140]	; (401d4c <usart_serial_init+0x154>)
  401cbe:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401cc0:	6878      	ldr	r0, [r7, #4]
  401cc2:	4b23      	ldr	r3, [pc, #140]	; (401d50 <usart_serial_init+0x158>)
  401cc4:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401cc6:	687b      	ldr	r3, [r7, #4]
  401cc8:	4a22      	ldr	r2, [pc, #136]	; (401d54 <usart_serial_init+0x15c>)
  401cca:	4293      	cmp	r3, r2
  401ccc:	d111      	bne.n	401cf2 <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  401cce:	200e      	movs	r0, #14
  401cd0:	4b17      	ldr	r3, [pc, #92]	; (401d30 <usart_serial_init+0x138>)
  401cd2:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401cd4:	4b14      	ldr	r3, [pc, #80]	; (401d28 <usart_serial_init+0x130>)
  401cd6:	4798      	blx	r3
  401cd8:	4602      	mov	r2, r0
  401cda:	f107 030c 	add.w	r3, r7, #12
  401cde:	4619      	mov	r1, r3
  401ce0:	6878      	ldr	r0, [r7, #4]
  401ce2:	4b19      	ldr	r3, [pc, #100]	; (401d48 <usart_serial_init+0x150>)
  401ce4:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401ce6:	6878      	ldr	r0, [r7, #4]
  401ce8:	4b18      	ldr	r3, [pc, #96]	; (401d4c <usart_serial_init+0x154>)
  401cea:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401cec:	6878      	ldr	r0, [r7, #4]
  401cee:	4b18      	ldr	r3, [pc, #96]	; (401d50 <usart_serial_init+0x158>)
  401cf0:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401cf2:	687b      	ldr	r3, [r7, #4]
  401cf4:	4a18      	ldr	r2, [pc, #96]	; (401d58 <usart_serial_init+0x160>)
  401cf6:	4293      	cmp	r3, r2
  401cf8:	d111      	bne.n	401d1e <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  401cfa:	200f      	movs	r0, #15
  401cfc:	4b0c      	ldr	r3, [pc, #48]	; (401d30 <usart_serial_init+0x138>)
  401cfe:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401d00:	4b09      	ldr	r3, [pc, #36]	; (401d28 <usart_serial_init+0x130>)
  401d02:	4798      	blx	r3
  401d04:	4602      	mov	r2, r0
  401d06:	f107 030c 	add.w	r3, r7, #12
  401d0a:	4619      	mov	r1, r3
  401d0c:	6878      	ldr	r0, [r7, #4]
  401d0e:	4b0e      	ldr	r3, [pc, #56]	; (401d48 <usart_serial_init+0x150>)
  401d10:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401d12:	6878      	ldr	r0, [r7, #4]
  401d14:	4b0d      	ldr	r3, [pc, #52]	; (401d4c <usart_serial_init+0x154>)
  401d16:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401d18:	6878      	ldr	r0, [r7, #4]
  401d1a:	4b0d      	ldr	r3, [pc, #52]	; (401d50 <usart_serial_init+0x158>)
  401d1c:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  401d1e:	bf00      	nop
  401d20:	3730      	adds	r7, #48	; 0x30
  401d22:	46bd      	mov	sp, r7
  401d24:	bd80      	pop	{r7, pc}
  401d26:	bf00      	nop
  401d28:	00401bc9 	.word	0x00401bc9
  401d2c:	400e0800 	.word	0x400e0800
  401d30:	00401bdd 	.word	0x00401bdd
  401d34:	00401289 	.word	0x00401289
  401d38:	400e0a00 	.word	0x400e0a00
  401d3c:	400e1a00 	.word	0x400e1a00
  401d40:	400e1c00 	.word	0x400e1c00
  401d44:	40024000 	.word	0x40024000
  401d48:	0040144d 	.word	0x0040144d
  401d4c:	004014d1 	.word	0x004014d1
  401d50:	00401509 	.word	0x00401509
  401d54:	40028000 	.word	0x40028000
  401d58:	4002c000 	.word	0x4002c000

00401d5c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401d5c:	b580      	push	{r7, lr}
  401d5e:	b082      	sub	sp, #8
  401d60:	af00      	add	r7, sp, #0
  401d62:	6078      	str	r0, [r7, #4]
  401d64:	460b      	mov	r3, r1
  401d66:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401d68:	687b      	ldr	r3, [r7, #4]
  401d6a:	4a36      	ldr	r2, [pc, #216]	; (401e44 <usart_serial_putchar+0xe8>)
  401d6c:	4293      	cmp	r3, r2
  401d6e:	d10a      	bne.n	401d86 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401d70:	bf00      	nop
  401d72:	78fb      	ldrb	r3, [r7, #3]
  401d74:	4619      	mov	r1, r3
  401d76:	6878      	ldr	r0, [r7, #4]
  401d78:	4b33      	ldr	r3, [pc, #204]	; (401e48 <usart_serial_putchar+0xec>)
  401d7a:	4798      	blx	r3
  401d7c:	4603      	mov	r3, r0
  401d7e:	2b00      	cmp	r3, #0
  401d80:	d1f7      	bne.n	401d72 <usart_serial_putchar+0x16>
		return 1;
  401d82:	2301      	movs	r3, #1
  401d84:	e05a      	b.n	401e3c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401d86:	687b      	ldr	r3, [r7, #4]
  401d88:	4a30      	ldr	r2, [pc, #192]	; (401e4c <usart_serial_putchar+0xf0>)
  401d8a:	4293      	cmp	r3, r2
  401d8c:	d10a      	bne.n	401da4 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  401d8e:	bf00      	nop
  401d90:	78fb      	ldrb	r3, [r7, #3]
  401d92:	4619      	mov	r1, r3
  401d94:	6878      	ldr	r0, [r7, #4]
  401d96:	4b2c      	ldr	r3, [pc, #176]	; (401e48 <usart_serial_putchar+0xec>)
  401d98:	4798      	blx	r3
  401d9a:	4603      	mov	r3, r0
  401d9c:	2b00      	cmp	r3, #0
  401d9e:	d1f7      	bne.n	401d90 <usart_serial_putchar+0x34>
		return 1;
  401da0:	2301      	movs	r3, #1
  401da2:	e04b      	b.n	401e3c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401da4:	687b      	ldr	r3, [r7, #4]
  401da6:	4a2a      	ldr	r2, [pc, #168]	; (401e50 <usart_serial_putchar+0xf4>)
  401da8:	4293      	cmp	r3, r2
  401daa:	d10a      	bne.n	401dc2 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  401dac:	bf00      	nop
  401dae:	78fb      	ldrb	r3, [r7, #3]
  401db0:	4619      	mov	r1, r3
  401db2:	6878      	ldr	r0, [r7, #4]
  401db4:	4b24      	ldr	r3, [pc, #144]	; (401e48 <usart_serial_putchar+0xec>)
  401db6:	4798      	blx	r3
  401db8:	4603      	mov	r3, r0
  401dba:	2b00      	cmp	r3, #0
  401dbc:	d1f7      	bne.n	401dae <usart_serial_putchar+0x52>
		return 1;
  401dbe:	2301      	movs	r3, #1
  401dc0:	e03c      	b.n	401e3c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401dc2:	687b      	ldr	r3, [r7, #4]
  401dc4:	4a23      	ldr	r2, [pc, #140]	; (401e54 <usart_serial_putchar+0xf8>)
  401dc6:	4293      	cmp	r3, r2
  401dc8:	d10a      	bne.n	401de0 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  401dca:	bf00      	nop
  401dcc:	78fb      	ldrb	r3, [r7, #3]
  401dce:	4619      	mov	r1, r3
  401dd0:	6878      	ldr	r0, [r7, #4]
  401dd2:	4b1d      	ldr	r3, [pc, #116]	; (401e48 <usart_serial_putchar+0xec>)
  401dd4:	4798      	blx	r3
  401dd6:	4603      	mov	r3, r0
  401dd8:	2b00      	cmp	r3, #0
  401dda:	d1f7      	bne.n	401dcc <usart_serial_putchar+0x70>
		return 1;
  401ddc:	2301      	movs	r3, #1
  401dde:	e02d      	b.n	401e3c <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401de0:	687b      	ldr	r3, [r7, #4]
  401de2:	4a1d      	ldr	r2, [pc, #116]	; (401e58 <usart_serial_putchar+0xfc>)
  401de4:	4293      	cmp	r3, r2
  401de6:	d10a      	bne.n	401dfe <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401de8:	bf00      	nop
  401dea:	78fb      	ldrb	r3, [r7, #3]
  401dec:	4619      	mov	r1, r3
  401dee:	6878      	ldr	r0, [r7, #4]
  401df0:	4b1a      	ldr	r3, [pc, #104]	; (401e5c <usart_serial_putchar+0x100>)
  401df2:	4798      	blx	r3
  401df4:	4603      	mov	r3, r0
  401df6:	2b00      	cmp	r3, #0
  401df8:	d1f7      	bne.n	401dea <usart_serial_putchar+0x8e>
		return 1;
  401dfa:	2301      	movs	r3, #1
  401dfc:	e01e      	b.n	401e3c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401dfe:	687b      	ldr	r3, [r7, #4]
  401e00:	4a17      	ldr	r2, [pc, #92]	; (401e60 <usart_serial_putchar+0x104>)
  401e02:	4293      	cmp	r3, r2
  401e04:	d10a      	bne.n	401e1c <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  401e06:	bf00      	nop
  401e08:	78fb      	ldrb	r3, [r7, #3]
  401e0a:	4619      	mov	r1, r3
  401e0c:	6878      	ldr	r0, [r7, #4]
  401e0e:	4b13      	ldr	r3, [pc, #76]	; (401e5c <usart_serial_putchar+0x100>)
  401e10:	4798      	blx	r3
  401e12:	4603      	mov	r3, r0
  401e14:	2b00      	cmp	r3, #0
  401e16:	d1f7      	bne.n	401e08 <usart_serial_putchar+0xac>
		return 1;
  401e18:	2301      	movs	r3, #1
  401e1a:	e00f      	b.n	401e3c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401e1c:	687b      	ldr	r3, [r7, #4]
  401e1e:	4a11      	ldr	r2, [pc, #68]	; (401e64 <usart_serial_putchar+0x108>)
  401e20:	4293      	cmp	r3, r2
  401e22:	d10a      	bne.n	401e3a <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  401e24:	bf00      	nop
  401e26:	78fb      	ldrb	r3, [r7, #3]
  401e28:	4619      	mov	r1, r3
  401e2a:	6878      	ldr	r0, [r7, #4]
  401e2c:	4b0b      	ldr	r3, [pc, #44]	; (401e5c <usart_serial_putchar+0x100>)
  401e2e:	4798      	blx	r3
  401e30:	4603      	mov	r3, r0
  401e32:	2b00      	cmp	r3, #0
  401e34:	d1f7      	bne.n	401e26 <usart_serial_putchar+0xca>
		return 1;
  401e36:	2301      	movs	r3, #1
  401e38:	e000      	b.n	401e3c <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401e3a:	2300      	movs	r3, #0
}
  401e3c:	4618      	mov	r0, r3
  401e3e:	3708      	adds	r7, #8
  401e40:	46bd      	mov	sp, r7
  401e42:	bd80      	pop	{r7, pc}
  401e44:	400e0800 	.word	0x400e0800
  401e48:	00401309 	.word	0x00401309
  401e4c:	400e0a00 	.word	0x400e0a00
  401e50:	400e1a00 	.word	0x400e1a00
  401e54:	400e1c00 	.word	0x400e1c00
  401e58:	40024000 	.word	0x40024000
  401e5c:	004015a1 	.word	0x004015a1
  401e60:	40028000 	.word	0x40028000
  401e64:	4002c000 	.word	0x4002c000

00401e68 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401e68:	b580      	push	{r7, lr}
  401e6a:	b084      	sub	sp, #16
  401e6c:	af00      	add	r7, sp, #0
  401e6e:	6078      	str	r0, [r7, #4]
  401e70:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401e72:	2300      	movs	r3, #0
  401e74:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401e76:	687b      	ldr	r3, [r7, #4]
  401e78:	4a34      	ldr	r2, [pc, #208]	; (401f4c <usart_serial_getchar+0xe4>)
  401e7a:	4293      	cmp	r3, r2
  401e7c:	d107      	bne.n	401e8e <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401e7e:	bf00      	nop
  401e80:	6839      	ldr	r1, [r7, #0]
  401e82:	6878      	ldr	r0, [r7, #4]
  401e84:	4b32      	ldr	r3, [pc, #200]	; (401f50 <usart_serial_getchar+0xe8>)
  401e86:	4798      	blx	r3
  401e88:	4603      	mov	r3, r0
  401e8a:	2b00      	cmp	r3, #0
  401e8c:	d1f8      	bne.n	401e80 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401e8e:	687b      	ldr	r3, [r7, #4]
  401e90:	4a30      	ldr	r2, [pc, #192]	; (401f54 <usart_serial_getchar+0xec>)
  401e92:	4293      	cmp	r3, r2
  401e94:	d107      	bne.n	401ea6 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401e96:	bf00      	nop
  401e98:	6839      	ldr	r1, [r7, #0]
  401e9a:	6878      	ldr	r0, [r7, #4]
  401e9c:	4b2c      	ldr	r3, [pc, #176]	; (401f50 <usart_serial_getchar+0xe8>)
  401e9e:	4798      	blx	r3
  401ea0:	4603      	mov	r3, r0
  401ea2:	2b00      	cmp	r3, #0
  401ea4:	d1f8      	bne.n	401e98 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401ea6:	687b      	ldr	r3, [r7, #4]
  401ea8:	4a2b      	ldr	r2, [pc, #172]	; (401f58 <usart_serial_getchar+0xf0>)
  401eaa:	4293      	cmp	r3, r2
  401eac:	d107      	bne.n	401ebe <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  401eae:	bf00      	nop
  401eb0:	6839      	ldr	r1, [r7, #0]
  401eb2:	6878      	ldr	r0, [r7, #4]
  401eb4:	4b26      	ldr	r3, [pc, #152]	; (401f50 <usart_serial_getchar+0xe8>)
  401eb6:	4798      	blx	r3
  401eb8:	4603      	mov	r3, r0
  401eba:	2b00      	cmp	r3, #0
  401ebc:	d1f8      	bne.n	401eb0 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401ebe:	687b      	ldr	r3, [r7, #4]
  401ec0:	4a26      	ldr	r2, [pc, #152]	; (401f5c <usart_serial_getchar+0xf4>)
  401ec2:	4293      	cmp	r3, r2
  401ec4:	d107      	bne.n	401ed6 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  401ec6:	bf00      	nop
  401ec8:	6839      	ldr	r1, [r7, #0]
  401eca:	6878      	ldr	r0, [r7, #4]
  401ecc:	4b20      	ldr	r3, [pc, #128]	; (401f50 <usart_serial_getchar+0xe8>)
  401ece:	4798      	blx	r3
  401ed0:	4603      	mov	r3, r0
  401ed2:	2b00      	cmp	r3, #0
  401ed4:	d1f8      	bne.n	401ec8 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401ed6:	687b      	ldr	r3, [r7, #4]
  401ed8:	4a21      	ldr	r2, [pc, #132]	; (401f60 <usart_serial_getchar+0xf8>)
  401eda:	4293      	cmp	r3, r2
  401edc:	d10d      	bne.n	401efa <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401ede:	bf00      	nop
  401ee0:	f107 030c 	add.w	r3, r7, #12
  401ee4:	4619      	mov	r1, r3
  401ee6:	6878      	ldr	r0, [r7, #4]
  401ee8:	4b1e      	ldr	r3, [pc, #120]	; (401f64 <usart_serial_getchar+0xfc>)
  401eea:	4798      	blx	r3
  401eec:	4603      	mov	r3, r0
  401eee:	2b00      	cmp	r3, #0
  401ef0:	d1f6      	bne.n	401ee0 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401ef2:	68fb      	ldr	r3, [r7, #12]
  401ef4:	b2da      	uxtb	r2, r3
  401ef6:	683b      	ldr	r3, [r7, #0]
  401ef8:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401efa:	687b      	ldr	r3, [r7, #4]
  401efc:	4a1a      	ldr	r2, [pc, #104]	; (401f68 <usart_serial_getchar+0x100>)
  401efe:	4293      	cmp	r3, r2
  401f00:	d10d      	bne.n	401f1e <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401f02:	bf00      	nop
  401f04:	f107 030c 	add.w	r3, r7, #12
  401f08:	4619      	mov	r1, r3
  401f0a:	6878      	ldr	r0, [r7, #4]
  401f0c:	4b15      	ldr	r3, [pc, #84]	; (401f64 <usart_serial_getchar+0xfc>)
  401f0e:	4798      	blx	r3
  401f10:	4603      	mov	r3, r0
  401f12:	2b00      	cmp	r3, #0
  401f14:	d1f6      	bne.n	401f04 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401f16:	68fb      	ldr	r3, [r7, #12]
  401f18:	b2da      	uxtb	r2, r3
  401f1a:	683b      	ldr	r3, [r7, #0]
  401f1c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401f1e:	687b      	ldr	r3, [r7, #4]
  401f20:	4a12      	ldr	r2, [pc, #72]	; (401f6c <usart_serial_getchar+0x104>)
  401f22:	4293      	cmp	r3, r2
  401f24:	d10d      	bne.n	401f42 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401f26:	bf00      	nop
  401f28:	f107 030c 	add.w	r3, r7, #12
  401f2c:	4619      	mov	r1, r3
  401f2e:	6878      	ldr	r0, [r7, #4]
  401f30:	4b0c      	ldr	r3, [pc, #48]	; (401f64 <usart_serial_getchar+0xfc>)
  401f32:	4798      	blx	r3
  401f34:	4603      	mov	r3, r0
  401f36:	2b00      	cmp	r3, #0
  401f38:	d1f6      	bne.n	401f28 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401f3a:	68fb      	ldr	r3, [r7, #12]
  401f3c:	b2da      	uxtb	r2, r3
  401f3e:	683b      	ldr	r3, [r7, #0]
  401f40:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401f42:	bf00      	nop
  401f44:	3710      	adds	r7, #16
  401f46:	46bd      	mov	sp, r7
  401f48:	bd80      	pop	{r7, pc}
  401f4a:	bf00      	nop
  401f4c:	400e0800 	.word	0x400e0800
  401f50:	00401339 	.word	0x00401339
  401f54:	400e0a00 	.word	0x400e0a00
  401f58:	400e1a00 	.word	0x400e1a00
  401f5c:	400e1c00 	.word	0x400e1c00
  401f60:	40024000 	.word	0x40024000
  401f64:	004015d5 	.word	0x004015d5
  401f68:	40028000 	.word	0x40028000
  401f6c:	4002c000 	.word	0x4002c000

00401f70 <usart_serial_is_rx_ready>:
 *
 * \retval 1 One data has been received.
 * \retval 0 No data has been received.
 */
static inline uint32_t usart_serial_is_rx_ready(usart_if p_usart)
{
  401f70:	b580      	push	{r7, lr}
  401f72:	b082      	sub	sp, #8
  401f74:	af00      	add	r7, sp, #0
  401f76:	6078      	str	r0, [r7, #4]
	if (UART == (Uart*)p_usart) {
		return uart_is_rx_ready((Uart*)p_usart);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401f78:	687b      	ldr	r3, [r7, #4]
  401f7a:	4a21      	ldr	r2, [pc, #132]	; (402000 <usart_serial_is_rx_ready+0x90>)
  401f7c:	4293      	cmp	r3, r2
  401f7e:	d104      	bne.n	401f8a <usart_serial_is_rx_ready+0x1a>
		return uart_is_rx_ready((Uart*)p_usart);
  401f80:	6878      	ldr	r0, [r7, #4]
  401f82:	4b20      	ldr	r3, [pc, #128]	; (402004 <usart_serial_is_rx_ready+0x94>)
  401f84:	4798      	blx	r3
  401f86:	4603      	mov	r3, r0
  401f88:	e036      	b.n	401ff8 <usart_serial_is_rx_ready+0x88>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401f8a:	687b      	ldr	r3, [r7, #4]
  401f8c:	4a1e      	ldr	r2, [pc, #120]	; (402008 <usart_serial_is_rx_ready+0x98>)
  401f8e:	4293      	cmp	r3, r2
  401f90:	d104      	bne.n	401f9c <usart_serial_is_rx_ready+0x2c>
		return uart_is_rx_ready((Uart*)p_usart);
  401f92:	6878      	ldr	r0, [r7, #4]
  401f94:	4b1b      	ldr	r3, [pc, #108]	; (402004 <usart_serial_is_rx_ready+0x94>)
  401f96:	4798      	blx	r3
  401f98:	4603      	mov	r3, r0
  401f9a:	e02d      	b.n	401ff8 <usart_serial_is_rx_ready+0x88>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401f9c:	687b      	ldr	r3, [r7, #4]
  401f9e:	4a1b      	ldr	r2, [pc, #108]	; (40200c <usart_serial_is_rx_ready+0x9c>)
  401fa0:	4293      	cmp	r3, r2
  401fa2:	d104      	bne.n	401fae <usart_serial_is_rx_ready+0x3e>
		return uart_is_rx_ready((Uart*)p_usart);
  401fa4:	6878      	ldr	r0, [r7, #4]
  401fa6:	4b17      	ldr	r3, [pc, #92]	; (402004 <usart_serial_is_rx_ready+0x94>)
  401fa8:	4798      	blx	r3
  401faa:	4603      	mov	r3, r0
  401fac:	e024      	b.n	401ff8 <usart_serial_is_rx_ready+0x88>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401fae:	687b      	ldr	r3, [r7, #4]
  401fb0:	4a17      	ldr	r2, [pc, #92]	; (402010 <usart_serial_is_rx_ready+0xa0>)
  401fb2:	4293      	cmp	r3, r2
  401fb4:	d104      	bne.n	401fc0 <usart_serial_is_rx_ready+0x50>
		return uart_is_rx_ready((Uart*)p_usart);
  401fb6:	6878      	ldr	r0, [r7, #4]
  401fb8:	4b12      	ldr	r3, [pc, #72]	; (402004 <usart_serial_is_rx_ready+0x94>)
  401fba:	4798      	blx	r3
  401fbc:	4603      	mov	r3, r0
  401fbe:	e01b      	b.n	401ff8 <usart_serial_is_rx_ready+0x88>
	if (USART == p_usart) {
		return usart_is_rx_ready(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401fc0:	687b      	ldr	r3, [r7, #4]
  401fc2:	4a14      	ldr	r2, [pc, #80]	; (402014 <usart_serial_is_rx_ready+0xa4>)
  401fc4:	4293      	cmp	r3, r2
  401fc6:	d104      	bne.n	401fd2 <usart_serial_is_rx_ready+0x62>
		return usart_is_rx_ready(p_usart);
  401fc8:	6878      	ldr	r0, [r7, #4]
  401fca:	4b13      	ldr	r3, [pc, #76]	; (402018 <usart_serial_is_rx_ready+0xa8>)
  401fcc:	4798      	blx	r3
  401fce:	4603      	mov	r3, r0
  401fd0:	e012      	b.n	401ff8 <usart_serial_is_rx_ready+0x88>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401fd2:	687b      	ldr	r3, [r7, #4]
  401fd4:	4a11      	ldr	r2, [pc, #68]	; (40201c <usart_serial_is_rx_ready+0xac>)
  401fd6:	4293      	cmp	r3, r2
  401fd8:	d104      	bne.n	401fe4 <usart_serial_is_rx_ready+0x74>
		return usart_is_rx_ready(p_usart);
  401fda:	6878      	ldr	r0, [r7, #4]
  401fdc:	4b0e      	ldr	r3, [pc, #56]	; (402018 <usart_serial_is_rx_ready+0xa8>)
  401fde:	4798      	blx	r3
  401fe0:	4603      	mov	r3, r0
  401fe2:	e009      	b.n	401ff8 <usart_serial_is_rx_ready+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401fe4:	687b      	ldr	r3, [r7, #4]
  401fe6:	4a0e      	ldr	r2, [pc, #56]	; (402020 <usart_serial_is_rx_ready+0xb0>)
  401fe8:	4293      	cmp	r3, r2
  401fea:	d104      	bne.n	401ff6 <usart_serial_is_rx_ready+0x86>
		return usart_is_rx_ready(p_usart);
  401fec:	6878      	ldr	r0, [r7, #4]
  401fee:	4b0a      	ldr	r3, [pc, #40]	; (402018 <usart_serial_is_rx_ready+0xa8>)
  401ff0:	4798      	blx	r3
  401ff2:	4603      	mov	r3, r0
  401ff4:	e000      	b.n	401ff8 <usart_serial_is_rx_ready+0x88>
		return usart_is_rx_ready(p_usart);
	}
# endif
#endif /* ifdef USART */

	return 0;
  401ff6:	2300      	movs	r3, #0
}
  401ff8:	4618      	mov	r0, r3
  401ffa:	3708      	adds	r7, #8
  401ffc:	46bd      	mov	sp, r7
  401ffe:	bd80      	pop	{r7, pc}
  402000:	400e0800 	.word	0x400e0800
  402004:	004012e1 	.word	0x004012e1
  402008:	400e0a00 	.word	0x400e0a00
  40200c:	400e1a00 	.word	0x400e1a00
  402010:	400e1c00 	.word	0x400e1c00
  402014:	40024000 	.word	0x40024000
  402018:	00401579 	.word	0x00401579
  40201c:	40028000 	.word	0x40028000
  402020:	4002c000 	.word	0x4002c000

00402024 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  402024:	b580      	push	{r7, lr}
  402026:	b082      	sub	sp, #8
  402028:	af00      	add	r7, sp, #0
  40202a:	6078      	str	r0, [r7, #4]
  40202c:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  40202e:	4a0f      	ldr	r2, [pc, #60]	; (40206c <stdio_serial_init+0x48>)
  402030:	687b      	ldr	r3, [r7, #4]
  402032:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402034:	4b0e      	ldr	r3, [pc, #56]	; (402070 <stdio_serial_init+0x4c>)
  402036:	4a0f      	ldr	r2, [pc, #60]	; (402074 <stdio_serial_init+0x50>)
  402038:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40203a:	4b0f      	ldr	r3, [pc, #60]	; (402078 <stdio_serial_init+0x54>)
  40203c:	4a0f      	ldr	r2, [pc, #60]	; (40207c <stdio_serial_init+0x58>)
  40203e:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  402040:	6839      	ldr	r1, [r7, #0]
  402042:	6878      	ldr	r0, [r7, #4]
  402044:	4b0e      	ldr	r3, [pc, #56]	; (402080 <stdio_serial_init+0x5c>)
  402046:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402048:	4b0e      	ldr	r3, [pc, #56]	; (402084 <stdio_serial_init+0x60>)
  40204a:	681b      	ldr	r3, [r3, #0]
  40204c:	689b      	ldr	r3, [r3, #8]
  40204e:	2100      	movs	r1, #0
  402050:	4618      	mov	r0, r3
  402052:	4b0d      	ldr	r3, [pc, #52]	; (402088 <stdio_serial_init+0x64>)
  402054:	4798      	blx	r3
	setbuf(stdin, NULL);
  402056:	4b0b      	ldr	r3, [pc, #44]	; (402084 <stdio_serial_init+0x60>)
  402058:	681b      	ldr	r3, [r3, #0]
  40205a:	685b      	ldr	r3, [r3, #4]
  40205c:	2100      	movs	r1, #0
  40205e:	4618      	mov	r0, r3
  402060:	4b09      	ldr	r3, [pc, #36]	; (402088 <stdio_serial_init+0x64>)
  402062:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  402064:	bf00      	nop
  402066:	3708      	adds	r7, #8
  402068:	46bd      	mov	sp, r7
  40206a:	bd80      	pop	{r7, pc}
  40206c:	20400944 	.word	0x20400944
  402070:	20400940 	.word	0x20400940
  402074:	00401d5d 	.word	0x00401d5d
  402078:	2040093c 	.word	0x2040093c
  40207c:	00401e69 	.word	0x00401e69
  402080:	00401bf9 	.word	0x00401bf9
  402084:	20400430 	.word	0x20400430
  402088:	004025e1 	.word	0x004025e1

0040208c <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  40208c:	b480      	push	{r7}
  40208e:	b083      	sub	sp, #12
  402090:	af00      	add	r7, sp, #0
  402092:	6078      	str	r0, [r7, #4]
  402094:	6039      	str	r1, [r7, #0]
	
}
  402096:	bf00      	nop
  402098:	370c      	adds	r7, #12
  40209a:	46bd      	mov	sp, r7
  40209c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020a0:	4770      	bx	lr
  4020a2:	bf00      	nop

004020a4 <TC1_Handler>:

/**
 *  Interrupt handler for TC1 interrupt. 
 */
void TC1_Handler(void){
  4020a4:	b580      	push	{r7, lr}
  4020a6:	b082      	sub	sp, #8
  4020a8:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  4020aa:	2101      	movs	r1, #1
  4020ac:	4809      	ldr	r0, [pc, #36]	; (4020d4 <TC1_Handler+0x30>)
  4020ae:	4b0a      	ldr	r3, [pc, #40]	; (4020d8 <TC1_Handler+0x34>)
  4020b0:	4798      	blx	r3
  4020b2:	4603      	mov	r3, r0
  4020b4:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4020b6:	687b      	ldr	r3, [r7, #4]

	/** Muda o estado do LED */
  if(g_ledBlinkOn)
  4020b8:	4b08      	ldr	r3, [pc, #32]	; (4020dc <TC1_Handler+0x38>)
  4020ba:	781b      	ldrb	r3, [r3, #0]
  4020bc:	b2db      	uxtb	r3, r3
  4020be:	2b00      	cmp	r3, #0
  4020c0:	d004      	beq.n	4020cc <TC1_Handler+0x28>
    pin_toggle(LED_PIO, LED_PIN_MASK);
  4020c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4020c6:	4806      	ldr	r0, [pc, #24]	; (4020e0 <TC1_Handler+0x3c>)
  4020c8:	4b06      	ldr	r3, [pc, #24]	; (4020e4 <TC1_Handler+0x40>)
  4020ca:	4798      	blx	r3
    
 }
  4020cc:	bf00      	nop
  4020ce:	3708      	adds	r7, #8
  4020d0:	46bd      	mov	sp, r7
  4020d2:	bd80      	pop	{r7, pc}
  4020d4:	4000c000 	.word	0x4000c000
  4020d8:	004011bd 	.word	0x004011bd
  4020dc:	20400904 	.word	0x20400904
  4020e0:	400e1200 	.word	0x400e1200
  4020e4:	00402131 	.word	0x00402131

004020e8 <RTC_Handler>:

/**
 * \brief Interrupt handler for the RTC. Refresh the display.
 */
void RTC_Handler(void)
{
  4020e8:	b580      	push	{r7, lr}
  4020ea:	b082      	sub	sp, #8
  4020ec:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  4020ee:	480d      	ldr	r0, [pc, #52]	; (402124 <RTC_Handler+0x3c>)
  4020f0:	4b0d      	ldr	r3, [pc, #52]	; (402128 <RTC_Handler+0x40>)
  4020f2:	4798      	blx	r3
  4020f4:	6078      	str	r0, [r7, #4]

	/* Second increment interrupt */
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  4020f6:	687b      	ldr	r3, [r7, #4]
  4020f8:	f003 0304 	and.w	r3, r3, #4
  4020fc:	2b00      	cmp	r3, #0
  4020fe:	d004      	beq.n	40210a <RTC_Handler+0x22>
	
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  402100:	2104      	movs	r1, #4
  402102:	4808      	ldr	r0, [pc, #32]	; (402124 <RTC_Handler+0x3c>)
  402104:	4b09      	ldr	r3, [pc, #36]	; (40212c <RTC_Handler+0x44>)
  402106:	4798      	blx	r3
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
      
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
		}
	}
}
  402108:	e008      	b.n	40211c <RTC_Handler+0x34>
	
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);

	} else {
		/* Time or date alarm */
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  40210a:	687b      	ldr	r3, [r7, #4]
  40210c:	f003 0302 	and.w	r3, r3, #2
  402110:	2b00      	cmp	r3, #0
  402112:	d003      	beq.n	40211c <RTC_Handler+0x34>
      
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  402114:	2102      	movs	r1, #2
  402116:	4803      	ldr	r0, [pc, #12]	; (402124 <RTC_Handler+0x3c>)
  402118:	4b04      	ldr	r3, [pc, #16]	; (40212c <RTC_Handler+0x44>)
  40211a:	4798      	blx	r3
		}
	}
}
  40211c:	bf00      	nop
  40211e:	3708      	adds	r7, #8
  402120:	46bd      	mov	sp, r7
  402122:	bd80      	pop	{r7, pc}
  402124:	400e1860 	.word	0x400e1860
  402128:	004010d9 	.word	0x004010d9
  40212c:	004010f1 	.word	0x004010f1

00402130 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  402130:	b580      	push	{r7, lr}
  402132:	b082      	sub	sp, #8
  402134:	af00      	add	r7, sp, #0
  402136:	6078      	str	r0, [r7, #4]
  402138:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  40213a:	6839      	ldr	r1, [r7, #0]
  40213c:	6878      	ldr	r0, [r7, #4]
  40213e:	4b09      	ldr	r3, [pc, #36]	; (402164 <pin_toggle+0x34>)
  402140:	4798      	blx	r3
  402142:	4603      	mov	r3, r0
  402144:	2b00      	cmp	r3, #0
  402146:	d004      	beq.n	402152 <pin_toggle+0x22>
    pio_clear(pio, mask);
  402148:	6839      	ldr	r1, [r7, #0]
  40214a:	6878      	ldr	r0, [r7, #4]
  40214c:	4b06      	ldr	r3, [pc, #24]	; (402168 <pin_toggle+0x38>)
  40214e:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  402150:	e003      	b.n	40215a <pin_toggle+0x2a>
 */
void pin_toggle(Pio *pio, uint32_t mask){
   if(pio_get_output_data_status(pio, mask))
    pio_clear(pio, mask);
   else
    pio_set(pio,mask);
  402152:	6839      	ldr	r1, [r7, #0]
  402154:	6878      	ldr	r0, [r7, #4]
  402156:	4b05      	ldr	r3, [pc, #20]	; (40216c <pin_toggle+0x3c>)
  402158:	4798      	blx	r3
}
  40215a:	bf00      	nop
  40215c:	3708      	adds	r7, #8
  40215e:	46bd      	mov	sp, r7
  402160:	bd80      	pop	{r7, pc}
  402162:	bf00      	nop
  402164:	00400831 	.word	0x00400831
  402168:	00400621 	.word	0x00400621
  40216c:	00400605 	.word	0x00400605

00402170 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  402170:	b590      	push	{r4, r7, lr}
  402172:	b083      	sub	sp, #12
  402174:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  402176:	200a      	movs	r0, #10
  402178:	4b10      	ldr	r3, [pc, #64]	; (4021bc <BUT_init+0x4c>)
  40217a:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  40217c:	2209      	movs	r2, #9
  40217e:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402182:	480f      	ldr	r0, [pc, #60]	; (4021c0 <BUT_init+0x50>)
  402184:	4b0f      	ldr	r3, [pc, #60]	; (4021c4 <BUT_init+0x54>)
  402186:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  402188:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40218c:	480c      	ldr	r0, [pc, #48]	; (4021c0 <BUT_init+0x50>)
  40218e:	4b0e      	ldr	r3, [pc, #56]	; (4021c8 <BUT_init+0x58>)
  402190:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  402192:	4b0e      	ldr	r3, [pc, #56]	; (4021cc <BUT_init+0x5c>)
  402194:	9300      	str	r3, [sp, #0]
  402196:	2350      	movs	r3, #80	; 0x50
  402198:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40219c:	210a      	movs	r1, #10
  40219e:	4808      	ldr	r0, [pc, #32]	; (4021c0 <BUT_init+0x50>)
  4021a0:	4c0b      	ldr	r4, [pc, #44]	; (4021d0 <BUT_init+0x60>)
  4021a2:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  4021a4:	200a      	movs	r0, #10
  4021a6:	4b0b      	ldr	r3, [pc, #44]	; (4021d4 <BUT_init+0x64>)
  4021a8:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  4021aa:	2101      	movs	r1, #1
  4021ac:	200a      	movs	r0, #10
  4021ae:	4b0a      	ldr	r3, [pc, #40]	; (4021d8 <BUT_init+0x68>)
  4021b0:	4798      	blx	r3
};
  4021b2:	bf00      	nop
  4021b4:	3704      	adds	r7, #4
  4021b6:	46bd      	mov	sp, r7
  4021b8:	bd90      	pop	{r4, r7, pc}
  4021ba:	bf00      	nop
  4021bc:	00400dbd 	.word	0x00400dbd
  4021c0:	400e0e00 	.word	0x400e0e00
  4021c4:	0040074d 	.word	0x0040074d
  4021c8:	004008c5 	.word	0x004008c5
  4021cc:	0040208d 	.word	0x0040208d
  4021d0:	004009e1 	.word	0x004009e1
  4021d4:	00401a31 	.word	0x00401a31
  4021d8:	00401acd 	.word	0x00401acd

004021dc <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  4021dc:	b590      	push	{r4, r7, lr}
  4021de:	b085      	sub	sp, #20
  4021e0:	af02      	add	r7, sp, #8
  4021e2:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  4021e4:	200c      	movs	r0, #12
  4021e6:	4b07      	ldr	r3, [pc, #28]	; (402204 <LED_init+0x28>)
  4021e8:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  4021ea:	687a      	ldr	r2, [r7, #4]
  4021ec:	2300      	movs	r3, #0
  4021ee:	9300      	str	r3, [sp, #0]
  4021f0:	2300      	movs	r3, #0
  4021f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4021f6:	4804      	ldr	r0, [pc, #16]	; (402208 <LED_init+0x2c>)
  4021f8:	4c04      	ldr	r4, [pc, #16]	; (40220c <LED_init+0x30>)
  4021fa:	47a0      	blx	r4
};
  4021fc:	bf00      	nop
  4021fe:	370c      	adds	r7, #12
  402200:	46bd      	mov	sp, r7
  402202:	bd90      	pop	{r4, r7, pc}
  402204:	00400dbd 	.word	0x00400dbd
  402208:	400e1200 	.word	0x400e1200
  40220c:	004007cd 	.word	0x004007cd

00402210 <TC1_init>:

/**
 * Configura TimerCounter (TC0) para gerar uma interrupcao no canal 0-(ID_TC1) 
 * a cada 250 ms (4Hz)
 */
void TC1_init(void){   
  402210:	b590      	push	{r4, r7, lr}
  402212:	b087      	sub	sp, #28
  402214:	af02      	add	r7, sp, #8
    uint32_t ul_div;
    uint32_t ul_tcclks;
    uint32_t ul_sysclk = sysclk_get_cpu_hz();
  402216:	4b19      	ldr	r3, [pc, #100]	; (40227c <TC1_init+0x6c>)
  402218:	4798      	blx	r3
  40221a:	60f8      	str	r0, [r7, #12]
    
    uint32_t channel = 1;
  40221c:	2301      	movs	r3, #1
  40221e:	60bb      	str	r3, [r7, #8]
    
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_TC1);    
  402220:	2018      	movs	r0, #24
  402222:	4b17      	ldr	r3, [pc, #92]	; (402280 <TC1_init+0x70>)
  402224:	4798      	blx	r3

    /** Configura o TC para operar em  4Mhz e interrupco no RC compare */
    tc_find_mck_divisor(4, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402226:	4639      	mov	r1, r7
  402228:	1d3a      	adds	r2, r7, #4
  40222a:	68fb      	ldr	r3, [r7, #12]
  40222c:	9300      	str	r3, [sp, #0]
  40222e:	460b      	mov	r3, r1
  402230:	68f9      	ldr	r1, [r7, #12]
  402232:	2004      	movs	r0, #4
  402234:	4c13      	ldr	r4, [pc, #76]	; (402284 <TC1_init+0x74>)
  402236:	47a0      	blx	r4
    tc_init(TC0, channel, ul_tcclks | TC_CMR_CPCTRG);
  402238:	683b      	ldr	r3, [r7, #0]
  40223a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  40223e:	461a      	mov	r2, r3
  402240:	68b9      	ldr	r1, [r7, #8]
  402242:	4811      	ldr	r0, [pc, #68]	; (402288 <TC1_init+0x78>)
  402244:	4b11      	ldr	r3, [pc, #68]	; (40228c <TC1_init+0x7c>)
  402246:	4798      	blx	r3
    tc_write_rc(TC0, channel, (ul_sysclk / ul_div) / 4);
  402248:	687b      	ldr	r3, [r7, #4]
  40224a:	68fa      	ldr	r2, [r7, #12]
  40224c:	fbb2 f3f3 	udiv	r3, r2, r3
  402250:	089b      	lsrs	r3, r3, #2
  402252:	461a      	mov	r2, r3
  402254:	68b9      	ldr	r1, [r7, #8]
  402256:	480c      	ldr	r0, [pc, #48]	; (402288 <TC1_init+0x78>)
  402258:	4b0d      	ldr	r3, [pc, #52]	; (402290 <TC1_init+0x80>)
  40225a:	4798      	blx	r3

    /* Configura e ativa interrupco no TC canal 0 */
    NVIC_EnableIRQ((IRQn_Type) ID_TC1);
  40225c:	2018      	movs	r0, #24
  40225e:	4b0d      	ldr	r3, [pc, #52]	; (402294 <TC1_init+0x84>)
  402260:	4798      	blx	r3
    tc_enable_interrupt(TC0, channel, TC_IER_CPCS);
  402262:	2210      	movs	r2, #16
  402264:	68b9      	ldr	r1, [r7, #8]
  402266:	4808      	ldr	r0, [pc, #32]	; (402288 <TC1_init+0x78>)
  402268:	4b0b      	ldr	r3, [pc, #44]	; (402298 <TC1_init+0x88>)
  40226a:	4798      	blx	r3

    /* Inicializa o canal 0 do TC */
    tc_start(TC0, channel);
  40226c:	68b9      	ldr	r1, [r7, #8]
  40226e:	4806      	ldr	r0, [pc, #24]	; (402288 <TC1_init+0x78>)
  402270:	4b0a      	ldr	r3, [pc, #40]	; (40229c <TC1_init+0x8c>)
  402272:	4798      	blx	r3
}
  402274:	bf00      	nop
  402276:	3714      	adds	r7, #20
  402278:	46bd      	mov	sp, r7
  40227a:	bd90      	pop	{r4, r7, pc}
  40227c:	00401bb5 	.word	0x00401bb5
  402280:	00400dbd 	.word	0x00400dbd
  402284:	004011e1 	.word	0x004011e1
  402288:	4000c000 	.word	0x4000c000
  40228c:	0040110d 	.word	0x0040110d
  402290:	0040116d 	.word	0x0040116d
  402294:	00401a31 	.word	0x00401a31
  402298:	00401195 	.word	0x00401195
  40229c:	00401149 	.word	0x00401149

004022a0 <RTC_init>:

/**
 * Configura o RTC para funcionar com interrupcao de alarme
 */
void RTC_init(){
  4022a0:	b590      	push	{r4, r7, lr}
  4022a2:	b083      	sub	sp, #12
  4022a4:	af02      	add	r7, sp, #8
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_RTC);
  4022a6:	2002      	movs	r0, #2
  4022a8:	4b14      	ldr	r3, [pc, #80]	; (4022fc <RTC_init+0x5c>)
  4022aa:	4798      	blx	r3
        
    /* Default RTC configuration, 24-hour mode */
    rtc_set_hour_mode(RTC, 0);
  4022ac:	2100      	movs	r1, #0
  4022ae:	4814      	ldr	r0, [pc, #80]	; (402300 <RTC_init+0x60>)
  4022b0:	4b14      	ldr	r3, [pc, #80]	; (402304 <RTC_init+0x64>)
  4022b2:	4798      	blx	r3

    /* Configura data e hora manualmente */
    rtc_set_date(RTC, YEAR, MOUNTH, DAY, WEEK);
  4022b4:	230d      	movs	r3, #13
  4022b6:	9300      	str	r3, [sp, #0]
  4022b8:	231b      	movs	r3, #27
  4022ba:	2203      	movs	r2, #3
  4022bc:	f240 71e1 	movw	r1, #2017	; 0x7e1
  4022c0:	480f      	ldr	r0, [pc, #60]	; (402300 <RTC_init+0x60>)
  4022c2:	4c11      	ldr	r4, [pc, #68]	; (402308 <RTC_init+0x68>)
  4022c4:	47a0      	blx	r4
    rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  4022c6:	2300      	movs	r3, #0
  4022c8:	2205      	movs	r2, #5
  4022ca:	2109      	movs	r1, #9
  4022cc:	480c      	ldr	r0, [pc, #48]	; (402300 <RTC_init+0x60>)
  4022ce:	4c0f      	ldr	r4, [pc, #60]	; (40230c <RTC_init+0x6c>)
  4022d0:	47a0      	blx	r4

    /* Configure RTC interrupts */
    NVIC_DisableIRQ(RTC_IRQn);
  4022d2:	2002      	movs	r0, #2
  4022d4:	4b0e      	ldr	r3, [pc, #56]	; (402310 <RTC_init+0x70>)
  4022d6:	4798      	blx	r3
    NVIC_ClearPendingIRQ(RTC_IRQn);
  4022d8:	2002      	movs	r0, #2
  4022da:	4b0e      	ldr	r3, [pc, #56]	; (402314 <RTC_init+0x74>)
  4022dc:	4798      	blx	r3
    NVIC_SetPriority(RTC_IRQn, 0);
  4022de:	2100      	movs	r1, #0
  4022e0:	2002      	movs	r0, #2
  4022e2:	4b0d      	ldr	r3, [pc, #52]	; (402318 <RTC_init+0x78>)
  4022e4:	4798      	blx	r3
    NVIC_EnableIRQ(RTC_IRQn);
  4022e6:	2002      	movs	r0, #2
  4022e8:	4b0c      	ldr	r3, [pc, #48]	; (40231c <RTC_init+0x7c>)
  4022ea:	4798      	blx	r3
    
    /* Ativa interrupcao via alarme */
    rtc_enable_interrupt(RTC,  RTC_IER_ALREN); 
  4022ec:	2102      	movs	r1, #2
  4022ee:	4804      	ldr	r0, [pc, #16]	; (402300 <RTC_init+0x60>)
  4022f0:	4b0b      	ldr	r3, [pc, #44]	; (402320 <RTC_init+0x80>)
  4022f2:	4798      	blx	r3
    
}
  4022f4:	bf00      	nop
  4022f6:	3704      	adds	r7, #4
  4022f8:	46bd      	mov	sp, r7
  4022fa:	bd90      	pop	{r4, r7, pc}
  4022fc:	00400dbd 	.word	0x00400dbd
  402300:	400e1860 	.word	0x400e1860
  402304:	00400e41 	.word	0x00400e41
  402308:	00400f9d 	.word	0x00400f9d
  40230c:	00400e95 	.word	0x00400e95
  402310:	00401a65 	.word	0x00401a65
  402314:	00401a99 	.word	0x00401a99
  402318:	00401acd 	.word	0x00401acd
  40231c:	00401a31 	.word	0x00401a31
  402320:	00400e79 	.word	0x00400e79

00402324 <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  402324:	b580      	push	{r7, lr}
  402326:	b086      	sub	sp, #24
  402328:	af00      	add	r7, sp, #0
  
  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  40232a:	200b      	movs	r0, #11
  40232c:	4b1a      	ldr	r3, [pc, #104]	; (402398 <USART1_init+0x74>)
  40232e:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  402330:	200a      	movs	r0, #10
  402332:	4b19      	ldr	r3, [pc, #100]	; (402398 <USART1_init+0x74>)
  402334:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  402336:	2210      	movs	r2, #16
  402338:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40233c:	4817      	ldr	r0, [pc, #92]	; (40239c <USART1_init+0x78>)
  40233e:	4b18      	ldr	r3, [pc, #96]	; (4023a0 <USART1_init+0x7c>)
  402340:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  402342:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402346:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40234a:	4816      	ldr	r0, [pc, #88]	; (4023a4 <USART1_init+0x80>)
  40234c:	4b14      	ldr	r3, [pc, #80]	; (4023a0 <USART1_init+0x7c>)
  40234e:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  402350:	4a15      	ldr	r2, [pc, #84]	; (4023a8 <USART1_init+0x84>)
  402352:	4b15      	ldr	r3, [pc, #84]	; (4023a8 <USART1_init+0x84>)
  402354:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  402358:	f043 0310 	orr.w	r3, r3, #16
  40235c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  402360:	463b      	mov	r3, r7
  402362:	2200      	movs	r2, #0
  402364:	601a      	str	r2, [r3, #0]
  402366:	605a      	str	r2, [r3, #4]
  402368:	609a      	str	r2, [r3, #8]
  40236a:	60da      	str	r2, [r3, #12]
  40236c:	611a      	str	r2, [r3, #16]
  40236e:	615a      	str	r2, [r3, #20]
  402370:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402374:	603b      	str	r3, [r7, #0]
  402376:	23c0      	movs	r3, #192	; 0xc0
  402378:	607b      	str	r3, [r7, #4]
  40237a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40237e:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID); 
  402380:	200e      	movs	r0, #14
  402382:	4b05      	ldr	r3, [pc, #20]	; (402398 <USART1_init+0x74>)
  402384:	4798      	blx	r3
 	stdio_serial_init(CONF_UART, &usart_settings);
  402386:	463b      	mov	r3, r7
  402388:	4619      	mov	r1, r3
  40238a:	4808      	ldr	r0, [pc, #32]	; (4023ac <USART1_init+0x88>)
  40238c:	4b08      	ldr	r3, [pc, #32]	; (4023b0 <USART1_init+0x8c>)
  40238e:	4798      	blx	r3

 }
  402390:	bf00      	nop
  402392:	3718      	adds	r7, #24
  402394:	46bd      	mov	sp, r7
  402396:	bd80      	pop	{r7, pc}
  402398:	00401bdd 	.word	0x00401bdd
  40239c:	400e1000 	.word	0x400e1000
  4023a0:	0040063d 	.word	0x0040063d
  4023a4:	400e0e00 	.word	0x400e0e00
  4023a8:	40088000 	.word	0x40088000
  4023ac:	40028000 	.word	0x40028000
  4023b0:	00402025 	.word	0x00402025

004023b4 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  4023b4:	b580      	push	{r7, lr}
  4023b6:	b0a0      	sub	sp, #128	; 0x80
  4023b8:	af00      	add	r7, sp, #0
	/* Initialize the SAM system */
	sysclk_init();
  4023ba:	4b12      	ldr	r3, [pc, #72]	; (402404 <main+0x50>)
  4023bc:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4023be:	4b12      	ldr	r3, [pc, #72]	; (402408 <main+0x54>)
  4023c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4023c4:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(0);
  4023c6:	2000      	movs	r0, #0
  4023c8:	4b10      	ldr	r3, [pc, #64]	; (40240c <main+0x58>)
  4023ca:	4798      	blx	r3
	
	/* Configura os botes */
	BUT_init();    
  4023cc:	4b10      	ldr	r3, [pc, #64]	; (402410 <main+0x5c>)
  4023ce:	4798      	blx	r3
    
  /** Configura timer 0 */
  TC1_init();
  4023d0:	4b10      	ldr	r3, [pc, #64]	; (402414 <main+0x60>)
  4023d2:	4798      	blx	r3
    
  /** Configura RTC */
  RTC_init();
  4023d4:	4b10      	ldr	r3, [pc, #64]	; (402418 <main+0x64>)
  4023d6:	4798      	blx	r3
  
  /** Inicializa USART como printf */
  USART1_init();
  4023d8:	4b10      	ldr	r3, [pc, #64]	; (40241c <main+0x68>)
  4023da:	4798      	blx	r3
  
  g_ledBlinkOn = true;
  4023dc:	4b10      	ldr	r3, [pc, #64]	; (402420 <main+0x6c>)
  4023de:	2201      	movs	r2, #1
  4023e0:	701a      	strb	r2, [r3, #0]
  char rxString[128];
  
	while (1) {
		/* Entra em modo sleep */
    //pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
    if(usart_serial_is_rx_ready(USART_COM)){
  4023e2:	4810      	ldr	r0, [pc, #64]	; (402424 <main+0x70>)
  4023e4:	4b10      	ldr	r3, [pc, #64]	; (402428 <main+0x74>)
  4023e6:	4798      	blx	r3
  4023e8:	4603      	mov	r3, r0
  4023ea:	2b00      	cmp	r3, #0
  4023ec:	d0f9      	beq.n	4023e2 <main+0x2e>
      gets(&rxString);
  4023ee:	463b      	mov	r3, r7
  4023f0:	4618      	mov	r0, r3
  4023f2:	4b0e      	ldr	r3, [pc, #56]	; (40242c <main+0x78>)
  4023f4:	4798      	blx	r3
      printf("recebido : %s \n", rxString);
  4023f6:	463b      	mov	r3, r7
  4023f8:	4619      	mov	r1, r3
  4023fa:	480d      	ldr	r0, [pc, #52]	; (402430 <main+0x7c>)
  4023fc:	4b0d      	ldr	r3, [pc, #52]	; (402434 <main+0x80>)
  4023fe:	4798      	blx	r3
    }
    
    //printf("sleep on \n");
    
	}
  402400:	e7ef      	b.n	4023e2 <main+0x2e>
  402402:	bf00      	nop
  402404:	0040049d 	.word	0x0040049d
  402408:	400e1850 	.word	0x400e1850
  40240c:	004021dd 	.word	0x004021dd
  402410:	00402171 	.word	0x00402171
  402414:	00402211 	.word	0x00402211
  402418:	004022a1 	.word	0x004022a1
  40241c:	00402325 	.word	0x00402325
  402420:	20400904 	.word	0x20400904
  402424:	40028000 	.word	0x40028000
  402428:	00401f71 	.word	0x00401f71
  40242c:	00402489 	.word	0x00402489
  402430:	004056ac 	.word	0x004056ac
  402434:	004024e9 	.word	0x004024e9

00402438 <_gets_r>:
  402438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40243a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40243c:	6844      	ldr	r4, [r0, #4]
  40243e:	4607      	mov	r7, r0
  402440:	460e      	mov	r6, r1
  402442:	b1e3      	cbz	r3, 40247e <_gets_r+0x46>
  402444:	4635      	mov	r5, r6
  402446:	e007      	b.n	402458 <_gets_r+0x20>
  402448:	6823      	ldr	r3, [r4, #0]
  40244a:	1c5a      	adds	r2, r3, #1
  40244c:	6022      	str	r2, [r4, #0]
  40244e:	7818      	ldrb	r0, [r3, #0]
  402450:	280a      	cmp	r0, #10
  402452:	d010      	beq.n	402476 <_gets_r+0x3e>
  402454:	f805 0b01 	strb.w	r0, [r5], #1
  402458:	6863      	ldr	r3, [r4, #4]
  40245a:	3b01      	subs	r3, #1
  40245c:	2b00      	cmp	r3, #0
  40245e:	6063      	str	r3, [r4, #4]
  402460:	daf2      	bge.n	402448 <_gets_r+0x10>
  402462:	4621      	mov	r1, r4
  402464:	4638      	mov	r0, r7
  402466:	f000 f8a1 	bl	4025ac <__srget_r>
  40246a:	280a      	cmp	r0, #10
  40246c:	d003      	beq.n	402476 <_gets_r+0x3e>
  40246e:	1c43      	adds	r3, r0, #1
  402470:	d1f0      	bne.n	402454 <_gets_r+0x1c>
  402472:	42b5      	cmp	r5, r6
  402474:	d006      	beq.n	402484 <_gets_r+0x4c>
  402476:	2300      	movs	r3, #0
  402478:	702b      	strb	r3, [r5, #0]
  40247a:	4630      	mov	r0, r6
  40247c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40247e:	f001 fa8d 	bl	40399c <__sinit>
  402482:	e7df      	b.n	402444 <_gets_r+0xc>
  402484:	2000      	movs	r0, #0
  402486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00402488 <gets>:
  402488:	4b02      	ldr	r3, [pc, #8]	; (402494 <gets+0xc>)
  40248a:	4601      	mov	r1, r0
  40248c:	6818      	ldr	r0, [r3, #0]
  40248e:	f7ff bfd3 	b.w	402438 <_gets_r>
  402492:	bf00      	nop
  402494:	20400430 	.word	0x20400430

00402498 <__libc_init_array>:
  402498:	b570      	push	{r4, r5, r6, lr}
  40249a:	4e0f      	ldr	r6, [pc, #60]	; (4024d8 <__libc_init_array+0x40>)
  40249c:	4d0f      	ldr	r5, [pc, #60]	; (4024dc <__libc_init_array+0x44>)
  40249e:	1b76      	subs	r6, r6, r5
  4024a0:	10b6      	asrs	r6, r6, #2
  4024a2:	bf18      	it	ne
  4024a4:	2400      	movne	r4, #0
  4024a6:	d005      	beq.n	4024b4 <__libc_init_array+0x1c>
  4024a8:	3401      	adds	r4, #1
  4024aa:	f855 3b04 	ldr.w	r3, [r5], #4
  4024ae:	4798      	blx	r3
  4024b0:	42a6      	cmp	r6, r4
  4024b2:	d1f9      	bne.n	4024a8 <__libc_init_array+0x10>
  4024b4:	4e0a      	ldr	r6, [pc, #40]	; (4024e0 <__libc_init_array+0x48>)
  4024b6:	4d0b      	ldr	r5, [pc, #44]	; (4024e4 <__libc_init_array+0x4c>)
  4024b8:	1b76      	subs	r6, r6, r5
  4024ba:	f003 f92b 	bl	405714 <_init>
  4024be:	10b6      	asrs	r6, r6, #2
  4024c0:	bf18      	it	ne
  4024c2:	2400      	movne	r4, #0
  4024c4:	d006      	beq.n	4024d4 <__libc_init_array+0x3c>
  4024c6:	3401      	adds	r4, #1
  4024c8:	f855 3b04 	ldr.w	r3, [r5], #4
  4024cc:	4798      	blx	r3
  4024ce:	42a6      	cmp	r6, r4
  4024d0:	d1f9      	bne.n	4024c6 <__libc_init_array+0x2e>
  4024d2:	bd70      	pop	{r4, r5, r6, pc}
  4024d4:	bd70      	pop	{r4, r5, r6, pc}
  4024d6:	bf00      	nop
  4024d8:	00405720 	.word	0x00405720
  4024dc:	00405720 	.word	0x00405720
  4024e0:	00405728 	.word	0x00405728
  4024e4:	00405720 	.word	0x00405720

004024e8 <iprintf>:
  4024e8:	b40f      	push	{r0, r1, r2, r3}
  4024ea:	b500      	push	{lr}
  4024ec:	4907      	ldr	r1, [pc, #28]	; (40250c <iprintf+0x24>)
  4024ee:	b083      	sub	sp, #12
  4024f0:	ab04      	add	r3, sp, #16
  4024f2:	6808      	ldr	r0, [r1, #0]
  4024f4:	f853 2b04 	ldr.w	r2, [r3], #4
  4024f8:	6881      	ldr	r1, [r0, #8]
  4024fa:	9301      	str	r3, [sp, #4]
  4024fc:	f000 f95c 	bl	4027b8 <_vfiprintf_r>
  402500:	b003      	add	sp, #12
  402502:	f85d eb04 	ldr.w	lr, [sp], #4
  402506:	b004      	add	sp, #16
  402508:	4770      	bx	lr
  40250a:	bf00      	nop
  40250c:	20400430 	.word	0x20400430

00402510 <memset>:
  402510:	b470      	push	{r4, r5, r6}
  402512:	0784      	lsls	r4, r0, #30
  402514:	d046      	beq.n	4025a4 <memset+0x94>
  402516:	1e54      	subs	r4, r2, #1
  402518:	2a00      	cmp	r2, #0
  40251a:	d041      	beq.n	4025a0 <memset+0x90>
  40251c:	b2cd      	uxtb	r5, r1
  40251e:	4603      	mov	r3, r0
  402520:	e002      	b.n	402528 <memset+0x18>
  402522:	1e62      	subs	r2, r4, #1
  402524:	b3e4      	cbz	r4, 4025a0 <memset+0x90>
  402526:	4614      	mov	r4, r2
  402528:	f803 5b01 	strb.w	r5, [r3], #1
  40252c:	079a      	lsls	r2, r3, #30
  40252e:	d1f8      	bne.n	402522 <memset+0x12>
  402530:	2c03      	cmp	r4, #3
  402532:	d92e      	bls.n	402592 <memset+0x82>
  402534:	b2cd      	uxtb	r5, r1
  402536:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40253a:	2c0f      	cmp	r4, #15
  40253c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402540:	d919      	bls.n	402576 <memset+0x66>
  402542:	f103 0210 	add.w	r2, r3, #16
  402546:	4626      	mov	r6, r4
  402548:	3e10      	subs	r6, #16
  40254a:	2e0f      	cmp	r6, #15
  40254c:	f842 5c10 	str.w	r5, [r2, #-16]
  402550:	f842 5c0c 	str.w	r5, [r2, #-12]
  402554:	f842 5c08 	str.w	r5, [r2, #-8]
  402558:	f842 5c04 	str.w	r5, [r2, #-4]
  40255c:	f102 0210 	add.w	r2, r2, #16
  402560:	d8f2      	bhi.n	402548 <memset+0x38>
  402562:	f1a4 0210 	sub.w	r2, r4, #16
  402566:	f022 020f 	bic.w	r2, r2, #15
  40256a:	f004 040f 	and.w	r4, r4, #15
  40256e:	3210      	adds	r2, #16
  402570:	2c03      	cmp	r4, #3
  402572:	4413      	add	r3, r2
  402574:	d90d      	bls.n	402592 <memset+0x82>
  402576:	461e      	mov	r6, r3
  402578:	4622      	mov	r2, r4
  40257a:	3a04      	subs	r2, #4
  40257c:	2a03      	cmp	r2, #3
  40257e:	f846 5b04 	str.w	r5, [r6], #4
  402582:	d8fa      	bhi.n	40257a <memset+0x6a>
  402584:	1f22      	subs	r2, r4, #4
  402586:	f022 0203 	bic.w	r2, r2, #3
  40258a:	3204      	adds	r2, #4
  40258c:	4413      	add	r3, r2
  40258e:	f004 0403 	and.w	r4, r4, #3
  402592:	b12c      	cbz	r4, 4025a0 <memset+0x90>
  402594:	b2c9      	uxtb	r1, r1
  402596:	441c      	add	r4, r3
  402598:	f803 1b01 	strb.w	r1, [r3], #1
  40259c:	42a3      	cmp	r3, r4
  40259e:	d1fb      	bne.n	402598 <memset+0x88>
  4025a0:	bc70      	pop	{r4, r5, r6}
  4025a2:	4770      	bx	lr
  4025a4:	4614      	mov	r4, r2
  4025a6:	4603      	mov	r3, r0
  4025a8:	e7c2      	b.n	402530 <memset+0x20>
  4025aa:	bf00      	nop

004025ac <__srget_r>:
  4025ac:	b538      	push	{r3, r4, r5, lr}
  4025ae:	460c      	mov	r4, r1
  4025b0:	4605      	mov	r5, r0
  4025b2:	b108      	cbz	r0, 4025b8 <__srget_r+0xc>
  4025b4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4025b6:	b163      	cbz	r3, 4025d2 <__srget_r+0x26>
  4025b8:	4628      	mov	r0, r5
  4025ba:	4621      	mov	r1, r4
  4025bc:	f002 fbfc 	bl	404db8 <__srefill_r>
  4025c0:	b950      	cbnz	r0, 4025d8 <__srget_r+0x2c>
  4025c2:	e894 000c 	ldmia.w	r4, {r2, r3}
  4025c6:	3b01      	subs	r3, #1
  4025c8:	1c51      	adds	r1, r2, #1
  4025ca:	e884 000a 	stmia.w	r4, {r1, r3}
  4025ce:	7810      	ldrb	r0, [r2, #0]
  4025d0:	bd38      	pop	{r3, r4, r5, pc}
  4025d2:	f001 f9e3 	bl	40399c <__sinit>
  4025d6:	e7ef      	b.n	4025b8 <__srget_r+0xc>
  4025d8:	f04f 30ff 	mov.w	r0, #4294967295
  4025dc:	bd38      	pop	{r3, r4, r5, pc}
  4025de:	bf00      	nop

004025e0 <setbuf>:
  4025e0:	2900      	cmp	r1, #0
  4025e2:	bf0c      	ite	eq
  4025e4:	2202      	moveq	r2, #2
  4025e6:	2200      	movne	r2, #0
  4025e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4025ec:	f000 b800 	b.w	4025f0 <setvbuf>

004025f0 <setvbuf>:
  4025f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4025f4:	4c51      	ldr	r4, [pc, #324]	; (40273c <setvbuf+0x14c>)
  4025f6:	6825      	ldr	r5, [r4, #0]
  4025f8:	b083      	sub	sp, #12
  4025fa:	4604      	mov	r4, r0
  4025fc:	460f      	mov	r7, r1
  4025fe:	4690      	mov	r8, r2
  402600:	461e      	mov	r6, r3
  402602:	b115      	cbz	r5, 40260a <setvbuf+0x1a>
  402604:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402606:	2b00      	cmp	r3, #0
  402608:	d079      	beq.n	4026fe <setvbuf+0x10e>
  40260a:	f1b8 0f02 	cmp.w	r8, #2
  40260e:	d004      	beq.n	40261a <setvbuf+0x2a>
  402610:	f1b8 0f01 	cmp.w	r8, #1
  402614:	d87f      	bhi.n	402716 <setvbuf+0x126>
  402616:	2e00      	cmp	r6, #0
  402618:	db7d      	blt.n	402716 <setvbuf+0x126>
  40261a:	4621      	mov	r1, r4
  40261c:	4628      	mov	r0, r5
  40261e:	f001 f917 	bl	403850 <_fflush_r>
  402622:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402624:	b141      	cbz	r1, 402638 <setvbuf+0x48>
  402626:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40262a:	4299      	cmp	r1, r3
  40262c:	d002      	beq.n	402634 <setvbuf+0x44>
  40262e:	4628      	mov	r0, r5
  402630:	f001 fa7e 	bl	403b30 <_free_r>
  402634:	2300      	movs	r3, #0
  402636:	6323      	str	r3, [r4, #48]	; 0x30
  402638:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40263c:	2200      	movs	r2, #0
  40263e:	61a2      	str	r2, [r4, #24]
  402640:	6062      	str	r2, [r4, #4]
  402642:	061a      	lsls	r2, r3, #24
  402644:	d454      	bmi.n	4026f0 <setvbuf+0x100>
  402646:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40264a:	f023 0303 	bic.w	r3, r3, #3
  40264e:	f1b8 0f02 	cmp.w	r8, #2
  402652:	81a3      	strh	r3, [r4, #12]
  402654:	d039      	beq.n	4026ca <setvbuf+0xda>
  402656:	ab01      	add	r3, sp, #4
  402658:	466a      	mov	r2, sp
  40265a:	4621      	mov	r1, r4
  40265c:	4628      	mov	r0, r5
  40265e:	f001 fd2b 	bl	4040b8 <__swhatbuf_r>
  402662:	89a3      	ldrh	r3, [r4, #12]
  402664:	4318      	orrs	r0, r3
  402666:	81a0      	strh	r0, [r4, #12]
  402668:	b326      	cbz	r6, 4026b4 <setvbuf+0xc4>
  40266a:	b327      	cbz	r7, 4026b6 <setvbuf+0xc6>
  40266c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40266e:	2b00      	cmp	r3, #0
  402670:	d04d      	beq.n	40270e <setvbuf+0x11e>
  402672:	9b00      	ldr	r3, [sp, #0]
  402674:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  402678:	6027      	str	r7, [r4, #0]
  40267a:	429e      	cmp	r6, r3
  40267c:	bf1c      	itt	ne
  40267e:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  402682:	81a0      	strhne	r0, [r4, #12]
  402684:	f1b8 0f01 	cmp.w	r8, #1
  402688:	bf08      	it	eq
  40268a:	f040 0001 	orreq.w	r0, r0, #1
  40268e:	b283      	uxth	r3, r0
  402690:	bf08      	it	eq
  402692:	81a0      	strheq	r0, [r4, #12]
  402694:	f003 0008 	and.w	r0, r3, #8
  402698:	b280      	uxth	r0, r0
  40269a:	6127      	str	r7, [r4, #16]
  40269c:	6166      	str	r6, [r4, #20]
  40269e:	b318      	cbz	r0, 4026e8 <setvbuf+0xf8>
  4026a0:	f013 0001 	ands.w	r0, r3, #1
  4026a4:	d02f      	beq.n	402706 <setvbuf+0x116>
  4026a6:	2000      	movs	r0, #0
  4026a8:	4276      	negs	r6, r6
  4026aa:	61a6      	str	r6, [r4, #24]
  4026ac:	60a0      	str	r0, [r4, #8]
  4026ae:	b003      	add	sp, #12
  4026b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4026b4:	9e00      	ldr	r6, [sp, #0]
  4026b6:	4630      	mov	r0, r6
  4026b8:	f001 fd72 	bl	4041a0 <malloc>
  4026bc:	4607      	mov	r7, r0
  4026be:	b368      	cbz	r0, 40271c <setvbuf+0x12c>
  4026c0:	89a3      	ldrh	r3, [r4, #12]
  4026c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4026c6:	81a3      	strh	r3, [r4, #12]
  4026c8:	e7d0      	b.n	40266c <setvbuf+0x7c>
  4026ca:	2000      	movs	r0, #0
  4026cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4026d0:	f043 0302 	orr.w	r3, r3, #2
  4026d4:	2500      	movs	r5, #0
  4026d6:	2101      	movs	r1, #1
  4026d8:	81a3      	strh	r3, [r4, #12]
  4026da:	60a5      	str	r5, [r4, #8]
  4026dc:	6022      	str	r2, [r4, #0]
  4026de:	6122      	str	r2, [r4, #16]
  4026e0:	6161      	str	r1, [r4, #20]
  4026e2:	b003      	add	sp, #12
  4026e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4026e8:	60a0      	str	r0, [r4, #8]
  4026ea:	b003      	add	sp, #12
  4026ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4026f0:	6921      	ldr	r1, [r4, #16]
  4026f2:	4628      	mov	r0, r5
  4026f4:	f001 fa1c 	bl	403b30 <_free_r>
  4026f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4026fc:	e7a3      	b.n	402646 <setvbuf+0x56>
  4026fe:	4628      	mov	r0, r5
  402700:	f001 f94c 	bl	40399c <__sinit>
  402704:	e781      	b.n	40260a <setvbuf+0x1a>
  402706:	60a6      	str	r6, [r4, #8]
  402708:	b003      	add	sp, #12
  40270a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40270e:	4628      	mov	r0, r5
  402710:	f001 f944 	bl	40399c <__sinit>
  402714:	e7ad      	b.n	402672 <setvbuf+0x82>
  402716:	f04f 30ff 	mov.w	r0, #4294967295
  40271a:	e7e2      	b.n	4026e2 <setvbuf+0xf2>
  40271c:	f8dd 9000 	ldr.w	r9, [sp]
  402720:	45b1      	cmp	r9, r6
  402722:	d006      	beq.n	402732 <setvbuf+0x142>
  402724:	4648      	mov	r0, r9
  402726:	f001 fd3b 	bl	4041a0 <malloc>
  40272a:	4607      	mov	r7, r0
  40272c:	b108      	cbz	r0, 402732 <setvbuf+0x142>
  40272e:	464e      	mov	r6, r9
  402730:	e7c6      	b.n	4026c0 <setvbuf+0xd0>
  402732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402736:	f04f 30ff 	mov.w	r0, #4294967295
  40273a:	e7c7      	b.n	4026cc <setvbuf+0xdc>
  40273c:	20400430 	.word	0x20400430

00402740 <__sprint_r.part.0>:
  402740:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402742:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402746:	049c      	lsls	r4, r3, #18
  402748:	4692      	mov	sl, r2
  40274a:	d52c      	bpl.n	4027a6 <__sprint_r.part.0+0x66>
  40274c:	6893      	ldr	r3, [r2, #8]
  40274e:	6812      	ldr	r2, [r2, #0]
  402750:	b33b      	cbz	r3, 4027a2 <__sprint_r.part.0+0x62>
  402752:	460f      	mov	r7, r1
  402754:	4680      	mov	r8, r0
  402756:	f102 0908 	add.w	r9, r2, #8
  40275a:	e919 0060 	ldmdb	r9, {r5, r6}
  40275e:	08b6      	lsrs	r6, r6, #2
  402760:	d017      	beq.n	402792 <__sprint_r.part.0+0x52>
  402762:	3d04      	subs	r5, #4
  402764:	2400      	movs	r4, #0
  402766:	e001      	b.n	40276c <__sprint_r.part.0+0x2c>
  402768:	42a6      	cmp	r6, r4
  40276a:	d010      	beq.n	40278e <__sprint_r.part.0+0x4e>
  40276c:	463a      	mov	r2, r7
  40276e:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402772:	4640      	mov	r0, r8
  402774:	f001 f97c 	bl	403a70 <_fputwc_r>
  402778:	1c43      	adds	r3, r0, #1
  40277a:	f104 0401 	add.w	r4, r4, #1
  40277e:	d1f3      	bne.n	402768 <__sprint_r.part.0+0x28>
  402780:	2300      	movs	r3, #0
  402782:	f8ca 3008 	str.w	r3, [sl, #8]
  402786:	f8ca 3004 	str.w	r3, [sl, #4]
  40278a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40278e:	f8da 3008 	ldr.w	r3, [sl, #8]
  402792:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  402796:	f8ca 3008 	str.w	r3, [sl, #8]
  40279a:	f109 0908 	add.w	r9, r9, #8
  40279e:	2b00      	cmp	r3, #0
  4027a0:	d1db      	bne.n	40275a <__sprint_r.part.0+0x1a>
  4027a2:	2000      	movs	r0, #0
  4027a4:	e7ec      	b.n	402780 <__sprint_r.part.0+0x40>
  4027a6:	f001 faab 	bl	403d00 <__sfvwrite_r>
  4027aa:	2300      	movs	r3, #0
  4027ac:	f8ca 3008 	str.w	r3, [sl, #8]
  4027b0:	f8ca 3004 	str.w	r3, [sl, #4]
  4027b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004027b8 <_vfiprintf_r>:
  4027b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4027bc:	b0ab      	sub	sp, #172	; 0xac
  4027be:	461c      	mov	r4, r3
  4027c0:	9100      	str	r1, [sp, #0]
  4027c2:	4690      	mov	r8, r2
  4027c4:	9304      	str	r3, [sp, #16]
  4027c6:	9005      	str	r0, [sp, #20]
  4027c8:	b118      	cbz	r0, 4027d2 <_vfiprintf_r+0x1a>
  4027ca:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4027cc:	2b00      	cmp	r3, #0
  4027ce:	f000 80de 	beq.w	40298e <_vfiprintf_r+0x1d6>
  4027d2:	9800      	ldr	r0, [sp, #0]
  4027d4:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  4027d8:	b28a      	uxth	r2, r1
  4027da:	0495      	lsls	r5, r2, #18
  4027dc:	d407      	bmi.n	4027ee <_vfiprintf_r+0x36>
  4027de:	6e43      	ldr	r3, [r0, #100]	; 0x64
  4027e0:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  4027e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4027e8:	8182      	strh	r2, [r0, #12]
  4027ea:	6643      	str	r3, [r0, #100]	; 0x64
  4027ec:	b292      	uxth	r2, r2
  4027ee:	0711      	lsls	r1, r2, #28
  4027f0:	f140 80b1 	bpl.w	402956 <_vfiprintf_r+0x19e>
  4027f4:	9b00      	ldr	r3, [sp, #0]
  4027f6:	691b      	ldr	r3, [r3, #16]
  4027f8:	2b00      	cmp	r3, #0
  4027fa:	f000 80ac 	beq.w	402956 <_vfiprintf_r+0x19e>
  4027fe:	f002 021a 	and.w	r2, r2, #26
  402802:	2a0a      	cmp	r2, #10
  402804:	f000 80b5 	beq.w	402972 <_vfiprintf_r+0x1ba>
  402808:	2300      	movs	r3, #0
  40280a:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  40280e:	9302      	str	r3, [sp, #8]
  402810:	930f      	str	r3, [sp, #60]	; 0x3c
  402812:	930e      	str	r3, [sp, #56]	; 0x38
  402814:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  402818:	46da      	mov	sl, fp
  40281a:	f898 3000 	ldrb.w	r3, [r8]
  40281e:	4644      	mov	r4, r8
  402820:	b1fb      	cbz	r3, 402862 <_vfiprintf_r+0xaa>
  402822:	2b25      	cmp	r3, #37	; 0x25
  402824:	d102      	bne.n	40282c <_vfiprintf_r+0x74>
  402826:	e01c      	b.n	402862 <_vfiprintf_r+0xaa>
  402828:	2b25      	cmp	r3, #37	; 0x25
  40282a:	d003      	beq.n	402834 <_vfiprintf_r+0x7c>
  40282c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402830:	2b00      	cmp	r3, #0
  402832:	d1f9      	bne.n	402828 <_vfiprintf_r+0x70>
  402834:	ebc8 0504 	rsb	r5, r8, r4
  402838:	b19d      	cbz	r5, 402862 <_vfiprintf_r+0xaa>
  40283a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40283c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40283e:	f8ca 8000 	str.w	r8, [sl]
  402842:	3301      	adds	r3, #1
  402844:	442a      	add	r2, r5
  402846:	2b07      	cmp	r3, #7
  402848:	f8ca 5004 	str.w	r5, [sl, #4]
  40284c:	920f      	str	r2, [sp, #60]	; 0x3c
  40284e:	930e      	str	r3, [sp, #56]	; 0x38
  402850:	dd7b      	ble.n	40294a <_vfiprintf_r+0x192>
  402852:	2a00      	cmp	r2, #0
  402854:	f040 8528 	bne.w	4032a8 <_vfiprintf_r+0xaf0>
  402858:	9b02      	ldr	r3, [sp, #8]
  40285a:	920e      	str	r2, [sp, #56]	; 0x38
  40285c:	442b      	add	r3, r5
  40285e:	46da      	mov	sl, fp
  402860:	9302      	str	r3, [sp, #8]
  402862:	7823      	ldrb	r3, [r4, #0]
  402864:	2b00      	cmp	r3, #0
  402866:	f000 843e 	beq.w	4030e6 <_vfiprintf_r+0x92e>
  40286a:	2100      	movs	r1, #0
  40286c:	f04f 0300 	mov.w	r3, #0
  402870:	f04f 32ff 	mov.w	r2, #4294967295
  402874:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402878:	f104 0801 	add.w	r8, r4, #1
  40287c:	7863      	ldrb	r3, [r4, #1]
  40287e:	9201      	str	r2, [sp, #4]
  402880:	4608      	mov	r0, r1
  402882:	460e      	mov	r6, r1
  402884:	460c      	mov	r4, r1
  402886:	f108 0801 	add.w	r8, r8, #1
  40288a:	f1a3 0220 	sub.w	r2, r3, #32
  40288e:	2a58      	cmp	r2, #88	; 0x58
  402890:	f200 8393 	bhi.w	402fba <_vfiprintf_r+0x802>
  402894:	e8df f012 	tbh	[pc, r2, lsl #1]
  402898:	03910346 	.word	0x03910346
  40289c:	034e0391 	.word	0x034e0391
  4028a0:	03910391 	.word	0x03910391
  4028a4:	03910391 	.word	0x03910391
  4028a8:	03910391 	.word	0x03910391
  4028ac:	02670289 	.word	0x02670289
  4028b0:	00800391 	.word	0x00800391
  4028b4:	0391026c 	.word	0x0391026c
  4028b8:	025901c6 	.word	0x025901c6
  4028bc:	02590259 	.word	0x02590259
  4028c0:	02590259 	.word	0x02590259
  4028c4:	02590259 	.word	0x02590259
  4028c8:	02590259 	.word	0x02590259
  4028cc:	03910391 	.word	0x03910391
  4028d0:	03910391 	.word	0x03910391
  4028d4:	03910391 	.word	0x03910391
  4028d8:	03910391 	.word	0x03910391
  4028dc:	03910391 	.word	0x03910391
  4028e0:	039101cb 	.word	0x039101cb
  4028e4:	03910391 	.word	0x03910391
  4028e8:	03910391 	.word	0x03910391
  4028ec:	03910391 	.word	0x03910391
  4028f0:	03910391 	.word	0x03910391
  4028f4:	02140391 	.word	0x02140391
  4028f8:	03910391 	.word	0x03910391
  4028fc:	03910391 	.word	0x03910391
  402900:	02ee0391 	.word	0x02ee0391
  402904:	03910391 	.word	0x03910391
  402908:	03910311 	.word	0x03910311
  40290c:	03910391 	.word	0x03910391
  402910:	03910391 	.word	0x03910391
  402914:	03910391 	.word	0x03910391
  402918:	03910391 	.word	0x03910391
  40291c:	03340391 	.word	0x03340391
  402920:	0391038a 	.word	0x0391038a
  402924:	03910391 	.word	0x03910391
  402928:	038a0367 	.word	0x038a0367
  40292c:	03910391 	.word	0x03910391
  402930:	0391036c 	.word	0x0391036c
  402934:	02950379 	.word	0x02950379
  402938:	02e90085 	.word	0x02e90085
  40293c:	029b0391 	.word	0x029b0391
  402940:	02ba0391 	.word	0x02ba0391
  402944:	03910391 	.word	0x03910391
  402948:	0353      	.short	0x0353
  40294a:	f10a 0a08 	add.w	sl, sl, #8
  40294e:	9b02      	ldr	r3, [sp, #8]
  402950:	442b      	add	r3, r5
  402952:	9302      	str	r3, [sp, #8]
  402954:	e785      	b.n	402862 <_vfiprintf_r+0xaa>
  402956:	9900      	ldr	r1, [sp, #0]
  402958:	9805      	ldr	r0, [sp, #20]
  40295a:	f000 fe61 	bl	403620 <__swsetup_r>
  40295e:	2800      	cmp	r0, #0
  402960:	f040 8558 	bne.w	403414 <_vfiprintf_r+0xc5c>
  402964:	9b00      	ldr	r3, [sp, #0]
  402966:	899a      	ldrh	r2, [r3, #12]
  402968:	f002 021a 	and.w	r2, r2, #26
  40296c:	2a0a      	cmp	r2, #10
  40296e:	f47f af4b 	bne.w	402808 <_vfiprintf_r+0x50>
  402972:	9900      	ldr	r1, [sp, #0]
  402974:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  402978:	2b00      	cmp	r3, #0
  40297a:	f6ff af45 	blt.w	402808 <_vfiprintf_r+0x50>
  40297e:	4623      	mov	r3, r4
  402980:	4642      	mov	r2, r8
  402982:	9805      	ldr	r0, [sp, #20]
  402984:	f000 fe16 	bl	4035b4 <__sbprintf>
  402988:	b02b      	add	sp, #172	; 0xac
  40298a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40298e:	f001 f805 	bl	40399c <__sinit>
  402992:	e71e      	b.n	4027d2 <_vfiprintf_r+0x1a>
  402994:	4264      	negs	r4, r4
  402996:	9304      	str	r3, [sp, #16]
  402998:	f046 0604 	orr.w	r6, r6, #4
  40299c:	f898 3000 	ldrb.w	r3, [r8]
  4029a0:	e771      	b.n	402886 <_vfiprintf_r+0xce>
  4029a2:	2130      	movs	r1, #48	; 0x30
  4029a4:	9804      	ldr	r0, [sp, #16]
  4029a6:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  4029aa:	9901      	ldr	r1, [sp, #4]
  4029ac:	9406      	str	r4, [sp, #24]
  4029ae:	f04f 0300 	mov.w	r3, #0
  4029b2:	2278      	movs	r2, #120	; 0x78
  4029b4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4029b8:	2900      	cmp	r1, #0
  4029ba:	4603      	mov	r3, r0
  4029bc:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  4029c0:	6804      	ldr	r4, [r0, #0]
  4029c2:	f103 0304 	add.w	r3, r3, #4
  4029c6:	f04f 0500 	mov.w	r5, #0
  4029ca:	f046 0202 	orr.w	r2, r6, #2
  4029ce:	f2c0 8525 	blt.w	40341c <_vfiprintf_r+0xc64>
  4029d2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4029d6:	ea54 0205 	orrs.w	r2, r4, r5
  4029da:	f046 0602 	orr.w	r6, r6, #2
  4029de:	9304      	str	r3, [sp, #16]
  4029e0:	f040 84bf 	bne.w	403362 <_vfiprintf_r+0xbaa>
  4029e4:	48b3      	ldr	r0, [pc, #716]	; (402cb4 <_vfiprintf_r+0x4fc>)
  4029e6:	9b01      	ldr	r3, [sp, #4]
  4029e8:	2b00      	cmp	r3, #0
  4029ea:	f040 841c 	bne.w	403226 <_vfiprintf_r+0xa6e>
  4029ee:	4699      	mov	r9, r3
  4029f0:	2300      	movs	r3, #0
  4029f2:	9301      	str	r3, [sp, #4]
  4029f4:	9303      	str	r3, [sp, #12]
  4029f6:	465f      	mov	r7, fp
  4029f8:	9b01      	ldr	r3, [sp, #4]
  4029fa:	9a03      	ldr	r2, [sp, #12]
  4029fc:	4293      	cmp	r3, r2
  4029fe:	bfb8      	it	lt
  402a00:	4613      	movlt	r3, r2
  402a02:	461d      	mov	r5, r3
  402a04:	f1b9 0f00 	cmp.w	r9, #0
  402a08:	d000      	beq.n	402a0c <_vfiprintf_r+0x254>
  402a0a:	3501      	adds	r5, #1
  402a0c:	f016 0302 	ands.w	r3, r6, #2
  402a10:	9307      	str	r3, [sp, #28]
  402a12:	bf18      	it	ne
  402a14:	3502      	addne	r5, #2
  402a16:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  402a1a:	9308      	str	r3, [sp, #32]
  402a1c:	f040 82f1 	bne.w	403002 <_vfiprintf_r+0x84a>
  402a20:	9b06      	ldr	r3, [sp, #24]
  402a22:	1b5c      	subs	r4, r3, r5
  402a24:	2c00      	cmp	r4, #0
  402a26:	f340 82ec 	ble.w	403002 <_vfiprintf_r+0x84a>
  402a2a:	2c10      	cmp	r4, #16
  402a2c:	f340 8556 	ble.w	4034dc <_vfiprintf_r+0xd24>
  402a30:	f8df 9284 	ldr.w	r9, [pc, #644]	; 402cb8 <_vfiprintf_r+0x500>
  402a34:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  402a38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a3a:	46d4      	mov	ip, sl
  402a3c:	2310      	movs	r3, #16
  402a3e:	46c2      	mov	sl, r8
  402a40:	4670      	mov	r0, lr
  402a42:	46a8      	mov	r8, r5
  402a44:	464d      	mov	r5, r9
  402a46:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402a4a:	e007      	b.n	402a5c <_vfiprintf_r+0x2a4>
  402a4c:	f100 0e02 	add.w	lr, r0, #2
  402a50:	f10c 0c08 	add.w	ip, ip, #8
  402a54:	4608      	mov	r0, r1
  402a56:	3c10      	subs	r4, #16
  402a58:	2c10      	cmp	r4, #16
  402a5a:	dd13      	ble.n	402a84 <_vfiprintf_r+0x2cc>
  402a5c:	1c41      	adds	r1, r0, #1
  402a5e:	3210      	adds	r2, #16
  402a60:	2907      	cmp	r1, #7
  402a62:	920f      	str	r2, [sp, #60]	; 0x3c
  402a64:	f8cc 5000 	str.w	r5, [ip]
  402a68:	f8cc 3004 	str.w	r3, [ip, #4]
  402a6c:	910e      	str	r1, [sp, #56]	; 0x38
  402a6e:	dded      	ble.n	402a4c <_vfiprintf_r+0x294>
  402a70:	2a00      	cmp	r2, #0
  402a72:	f040 82b7 	bne.w	402fe4 <_vfiprintf_r+0x82c>
  402a76:	3c10      	subs	r4, #16
  402a78:	2c10      	cmp	r4, #16
  402a7a:	4610      	mov	r0, r2
  402a7c:	f04f 0e01 	mov.w	lr, #1
  402a80:	46dc      	mov	ip, fp
  402a82:	dceb      	bgt.n	402a5c <_vfiprintf_r+0x2a4>
  402a84:	46a9      	mov	r9, r5
  402a86:	4670      	mov	r0, lr
  402a88:	4645      	mov	r5, r8
  402a8a:	46d0      	mov	r8, sl
  402a8c:	46e2      	mov	sl, ip
  402a8e:	4422      	add	r2, r4
  402a90:	2807      	cmp	r0, #7
  402a92:	920f      	str	r2, [sp, #60]	; 0x3c
  402a94:	f8ca 9000 	str.w	r9, [sl]
  402a98:	f8ca 4004 	str.w	r4, [sl, #4]
  402a9c:	900e      	str	r0, [sp, #56]	; 0x38
  402a9e:	f300 8375 	bgt.w	40318c <_vfiprintf_r+0x9d4>
  402aa2:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402aa6:	f10a 0a08 	add.w	sl, sl, #8
  402aaa:	f100 0e01 	add.w	lr, r0, #1
  402aae:	2b00      	cmp	r3, #0
  402ab0:	f040 82b0 	bne.w	403014 <_vfiprintf_r+0x85c>
  402ab4:	9b07      	ldr	r3, [sp, #28]
  402ab6:	2b00      	cmp	r3, #0
  402ab8:	f000 82c3 	beq.w	403042 <_vfiprintf_r+0x88a>
  402abc:	3202      	adds	r2, #2
  402abe:	a90c      	add	r1, sp, #48	; 0x30
  402ac0:	2302      	movs	r3, #2
  402ac2:	f1be 0f07 	cmp.w	lr, #7
  402ac6:	920f      	str	r2, [sp, #60]	; 0x3c
  402ac8:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402acc:	e88a 000a 	stmia.w	sl, {r1, r3}
  402ad0:	f340 8378 	ble.w	4031c4 <_vfiprintf_r+0xa0c>
  402ad4:	2a00      	cmp	r2, #0
  402ad6:	f040 840a 	bne.w	4032ee <_vfiprintf_r+0xb36>
  402ada:	9b08      	ldr	r3, [sp, #32]
  402adc:	2b80      	cmp	r3, #128	; 0x80
  402ade:	f04f 0e01 	mov.w	lr, #1
  402ae2:	4610      	mov	r0, r2
  402ae4:	46da      	mov	sl, fp
  402ae6:	f040 82b0 	bne.w	40304a <_vfiprintf_r+0x892>
  402aea:	9b06      	ldr	r3, [sp, #24]
  402aec:	1b5c      	subs	r4, r3, r5
  402aee:	2c00      	cmp	r4, #0
  402af0:	f340 82ab 	ble.w	40304a <_vfiprintf_r+0x892>
  402af4:	2c10      	cmp	r4, #16
  402af6:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 402cbc <_vfiprintf_r+0x504>
  402afa:	f340 850b 	ble.w	403514 <_vfiprintf_r+0xd5c>
  402afe:	46d6      	mov	lr, sl
  402b00:	2310      	movs	r3, #16
  402b02:	46c2      	mov	sl, r8
  402b04:	46a8      	mov	r8, r5
  402b06:	464d      	mov	r5, r9
  402b08:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402b0c:	e007      	b.n	402b1e <_vfiprintf_r+0x366>
  402b0e:	f100 0c02 	add.w	ip, r0, #2
  402b12:	f10e 0e08 	add.w	lr, lr, #8
  402b16:	4608      	mov	r0, r1
  402b18:	3c10      	subs	r4, #16
  402b1a:	2c10      	cmp	r4, #16
  402b1c:	dd13      	ble.n	402b46 <_vfiprintf_r+0x38e>
  402b1e:	1c41      	adds	r1, r0, #1
  402b20:	3210      	adds	r2, #16
  402b22:	2907      	cmp	r1, #7
  402b24:	920f      	str	r2, [sp, #60]	; 0x3c
  402b26:	f8ce 5000 	str.w	r5, [lr]
  402b2a:	f8ce 3004 	str.w	r3, [lr, #4]
  402b2e:	910e      	str	r1, [sp, #56]	; 0x38
  402b30:	dded      	ble.n	402b0e <_vfiprintf_r+0x356>
  402b32:	2a00      	cmp	r2, #0
  402b34:	f040 8315 	bne.w	403162 <_vfiprintf_r+0x9aa>
  402b38:	3c10      	subs	r4, #16
  402b3a:	2c10      	cmp	r4, #16
  402b3c:	f04f 0c01 	mov.w	ip, #1
  402b40:	4610      	mov	r0, r2
  402b42:	46de      	mov	lr, fp
  402b44:	dceb      	bgt.n	402b1e <_vfiprintf_r+0x366>
  402b46:	46a9      	mov	r9, r5
  402b48:	4645      	mov	r5, r8
  402b4a:	46d0      	mov	r8, sl
  402b4c:	46f2      	mov	sl, lr
  402b4e:	4422      	add	r2, r4
  402b50:	f1bc 0f07 	cmp.w	ip, #7
  402b54:	920f      	str	r2, [sp, #60]	; 0x3c
  402b56:	f8ca 9000 	str.w	r9, [sl]
  402b5a:	f8ca 4004 	str.w	r4, [sl, #4]
  402b5e:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  402b62:	f300 83d2 	bgt.w	40330a <_vfiprintf_r+0xb52>
  402b66:	9b01      	ldr	r3, [sp, #4]
  402b68:	9903      	ldr	r1, [sp, #12]
  402b6a:	1a5c      	subs	r4, r3, r1
  402b6c:	2c00      	cmp	r4, #0
  402b6e:	f10a 0a08 	add.w	sl, sl, #8
  402b72:	f10c 0e01 	add.w	lr, ip, #1
  402b76:	4660      	mov	r0, ip
  402b78:	f300 826d 	bgt.w	403056 <_vfiprintf_r+0x89e>
  402b7c:	9903      	ldr	r1, [sp, #12]
  402b7e:	f8ca 7000 	str.w	r7, [sl]
  402b82:	440a      	add	r2, r1
  402b84:	f1be 0f07 	cmp.w	lr, #7
  402b88:	920f      	str	r2, [sp, #60]	; 0x3c
  402b8a:	f8ca 1004 	str.w	r1, [sl, #4]
  402b8e:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402b92:	f340 82ce 	ble.w	403132 <_vfiprintf_r+0x97a>
  402b96:	2a00      	cmp	r2, #0
  402b98:	f040 833a 	bne.w	403210 <_vfiprintf_r+0xa58>
  402b9c:	0770      	lsls	r0, r6, #29
  402b9e:	920e      	str	r2, [sp, #56]	; 0x38
  402ba0:	d538      	bpl.n	402c14 <_vfiprintf_r+0x45c>
  402ba2:	9b06      	ldr	r3, [sp, #24]
  402ba4:	1b5c      	subs	r4, r3, r5
  402ba6:	2c00      	cmp	r4, #0
  402ba8:	dd34      	ble.n	402c14 <_vfiprintf_r+0x45c>
  402baa:	46da      	mov	sl, fp
  402bac:	2c10      	cmp	r4, #16
  402bae:	f340 84ab 	ble.w	403508 <_vfiprintf_r+0xd50>
  402bb2:	f8df 9104 	ldr.w	r9, [pc, #260]	; 402cb8 <_vfiprintf_r+0x500>
  402bb6:	990e      	ldr	r1, [sp, #56]	; 0x38
  402bb8:	464f      	mov	r7, r9
  402bba:	2610      	movs	r6, #16
  402bbc:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402bc0:	e006      	b.n	402bd0 <_vfiprintf_r+0x418>
  402bc2:	1c88      	adds	r0, r1, #2
  402bc4:	f10a 0a08 	add.w	sl, sl, #8
  402bc8:	4619      	mov	r1, r3
  402bca:	3c10      	subs	r4, #16
  402bcc:	2c10      	cmp	r4, #16
  402bce:	dd13      	ble.n	402bf8 <_vfiprintf_r+0x440>
  402bd0:	1c4b      	adds	r3, r1, #1
  402bd2:	3210      	adds	r2, #16
  402bd4:	2b07      	cmp	r3, #7
  402bd6:	920f      	str	r2, [sp, #60]	; 0x3c
  402bd8:	f8ca 7000 	str.w	r7, [sl]
  402bdc:	f8ca 6004 	str.w	r6, [sl, #4]
  402be0:	930e      	str	r3, [sp, #56]	; 0x38
  402be2:	ddee      	ble.n	402bc2 <_vfiprintf_r+0x40a>
  402be4:	2a00      	cmp	r2, #0
  402be6:	f040 828e 	bne.w	403106 <_vfiprintf_r+0x94e>
  402bea:	3c10      	subs	r4, #16
  402bec:	2c10      	cmp	r4, #16
  402bee:	f04f 0001 	mov.w	r0, #1
  402bf2:	4611      	mov	r1, r2
  402bf4:	46da      	mov	sl, fp
  402bf6:	dceb      	bgt.n	402bd0 <_vfiprintf_r+0x418>
  402bf8:	46b9      	mov	r9, r7
  402bfa:	4422      	add	r2, r4
  402bfc:	2807      	cmp	r0, #7
  402bfe:	920f      	str	r2, [sp, #60]	; 0x3c
  402c00:	f8ca 9000 	str.w	r9, [sl]
  402c04:	f8ca 4004 	str.w	r4, [sl, #4]
  402c08:	900e      	str	r0, [sp, #56]	; 0x38
  402c0a:	f340 829b 	ble.w	403144 <_vfiprintf_r+0x98c>
  402c0e:	2a00      	cmp	r2, #0
  402c10:	f040 8425 	bne.w	40345e <_vfiprintf_r+0xca6>
  402c14:	9b02      	ldr	r3, [sp, #8]
  402c16:	9a06      	ldr	r2, [sp, #24]
  402c18:	42aa      	cmp	r2, r5
  402c1a:	bfac      	ite	ge
  402c1c:	189b      	addge	r3, r3, r2
  402c1e:	195b      	addlt	r3, r3, r5
  402c20:	9302      	str	r3, [sp, #8]
  402c22:	e299      	b.n	403158 <_vfiprintf_r+0x9a0>
  402c24:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  402c28:	f898 3000 	ldrb.w	r3, [r8]
  402c2c:	e62b      	b.n	402886 <_vfiprintf_r+0xce>
  402c2e:	9406      	str	r4, [sp, #24]
  402c30:	2900      	cmp	r1, #0
  402c32:	f040 84af 	bne.w	403594 <_vfiprintf_r+0xddc>
  402c36:	f046 0610 	orr.w	r6, r6, #16
  402c3a:	06b3      	lsls	r3, r6, #26
  402c3c:	f140 8312 	bpl.w	403264 <_vfiprintf_r+0xaac>
  402c40:	9904      	ldr	r1, [sp, #16]
  402c42:	3107      	adds	r1, #7
  402c44:	f021 0107 	bic.w	r1, r1, #7
  402c48:	e9d1 2300 	ldrd	r2, r3, [r1]
  402c4c:	3108      	adds	r1, #8
  402c4e:	9104      	str	r1, [sp, #16]
  402c50:	4614      	mov	r4, r2
  402c52:	461d      	mov	r5, r3
  402c54:	2a00      	cmp	r2, #0
  402c56:	f173 0300 	sbcs.w	r3, r3, #0
  402c5a:	f2c0 8386 	blt.w	40336a <_vfiprintf_r+0xbb2>
  402c5e:	9b01      	ldr	r3, [sp, #4]
  402c60:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402c64:	2b00      	cmp	r3, #0
  402c66:	f2c0 831a 	blt.w	40329e <_vfiprintf_r+0xae6>
  402c6a:	ea54 0305 	orrs.w	r3, r4, r5
  402c6e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402c72:	f000 80ed 	beq.w	402e50 <_vfiprintf_r+0x698>
  402c76:	2d00      	cmp	r5, #0
  402c78:	bf08      	it	eq
  402c7a:	2c0a      	cmpeq	r4, #10
  402c7c:	f0c0 80ed 	bcc.w	402e5a <_vfiprintf_r+0x6a2>
  402c80:	465f      	mov	r7, fp
  402c82:	4620      	mov	r0, r4
  402c84:	4629      	mov	r1, r5
  402c86:	220a      	movs	r2, #10
  402c88:	2300      	movs	r3, #0
  402c8a:	f002 fb83 	bl	405394 <__aeabi_uldivmod>
  402c8e:	3230      	adds	r2, #48	; 0x30
  402c90:	f807 2d01 	strb.w	r2, [r7, #-1]!
  402c94:	4620      	mov	r0, r4
  402c96:	4629      	mov	r1, r5
  402c98:	2300      	movs	r3, #0
  402c9a:	220a      	movs	r2, #10
  402c9c:	f002 fb7a 	bl	405394 <__aeabi_uldivmod>
  402ca0:	4604      	mov	r4, r0
  402ca2:	460d      	mov	r5, r1
  402ca4:	ea54 0305 	orrs.w	r3, r4, r5
  402ca8:	d1eb      	bne.n	402c82 <_vfiprintf_r+0x4ca>
  402caa:	ebc7 030b 	rsb	r3, r7, fp
  402cae:	9303      	str	r3, [sp, #12]
  402cb0:	e6a2      	b.n	4029f8 <_vfiprintf_r+0x240>
  402cb2:	bf00      	nop
  402cb4:	004056e8 	.word	0x004056e8
  402cb8:	00405704 	.word	0x00405704
  402cbc:	004056c4 	.word	0x004056c4
  402cc0:	9406      	str	r4, [sp, #24]
  402cc2:	2900      	cmp	r1, #0
  402cc4:	f040 8462 	bne.w	40358c <_vfiprintf_r+0xdd4>
  402cc8:	f046 0610 	orr.w	r6, r6, #16
  402ccc:	f016 0320 	ands.w	r3, r6, #32
  402cd0:	f000 82ae 	beq.w	403230 <_vfiprintf_r+0xa78>
  402cd4:	9b04      	ldr	r3, [sp, #16]
  402cd6:	3307      	adds	r3, #7
  402cd8:	f023 0307 	bic.w	r3, r3, #7
  402cdc:	f04f 0200 	mov.w	r2, #0
  402ce0:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402ce4:	e9d3 4500 	ldrd	r4, r5, [r3]
  402ce8:	f103 0208 	add.w	r2, r3, #8
  402cec:	9b01      	ldr	r3, [sp, #4]
  402cee:	9204      	str	r2, [sp, #16]
  402cf0:	2b00      	cmp	r3, #0
  402cf2:	f2c0 8174 	blt.w	402fde <_vfiprintf_r+0x826>
  402cf6:	ea54 0305 	orrs.w	r3, r4, r5
  402cfa:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402cfe:	f040 816e 	bne.w	402fde <_vfiprintf_r+0x826>
  402d02:	9b01      	ldr	r3, [sp, #4]
  402d04:	2b00      	cmp	r3, #0
  402d06:	f000 8430 	beq.w	40356a <_vfiprintf_r+0xdb2>
  402d0a:	f04f 0900 	mov.w	r9, #0
  402d0e:	2400      	movs	r4, #0
  402d10:	2500      	movs	r5, #0
  402d12:	465f      	mov	r7, fp
  402d14:	08e2      	lsrs	r2, r4, #3
  402d16:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402d1a:	08e9      	lsrs	r1, r5, #3
  402d1c:	f004 0307 	and.w	r3, r4, #7
  402d20:	460d      	mov	r5, r1
  402d22:	4614      	mov	r4, r2
  402d24:	3330      	adds	r3, #48	; 0x30
  402d26:	ea54 0205 	orrs.w	r2, r4, r5
  402d2a:	f807 3d01 	strb.w	r3, [r7, #-1]!
  402d2e:	d1f1      	bne.n	402d14 <_vfiprintf_r+0x55c>
  402d30:	07f4      	lsls	r4, r6, #31
  402d32:	d5ba      	bpl.n	402caa <_vfiprintf_r+0x4f2>
  402d34:	2b30      	cmp	r3, #48	; 0x30
  402d36:	d0b8      	beq.n	402caa <_vfiprintf_r+0x4f2>
  402d38:	2230      	movs	r2, #48	; 0x30
  402d3a:	1e7b      	subs	r3, r7, #1
  402d3c:	f807 2c01 	strb.w	r2, [r7, #-1]
  402d40:	ebc3 020b 	rsb	r2, r3, fp
  402d44:	9203      	str	r2, [sp, #12]
  402d46:	461f      	mov	r7, r3
  402d48:	e656      	b.n	4029f8 <_vfiprintf_r+0x240>
  402d4a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402d4e:	2400      	movs	r4, #0
  402d50:	f818 3b01 	ldrb.w	r3, [r8], #1
  402d54:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402d58:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  402d5c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402d60:	2a09      	cmp	r2, #9
  402d62:	d9f5      	bls.n	402d50 <_vfiprintf_r+0x598>
  402d64:	e591      	b.n	40288a <_vfiprintf_r+0xd2>
  402d66:	f898 3000 	ldrb.w	r3, [r8]
  402d6a:	2101      	movs	r1, #1
  402d6c:	202b      	movs	r0, #43	; 0x2b
  402d6e:	e58a      	b.n	402886 <_vfiprintf_r+0xce>
  402d70:	f898 3000 	ldrb.w	r3, [r8]
  402d74:	2b2a      	cmp	r3, #42	; 0x2a
  402d76:	f108 0501 	add.w	r5, r8, #1
  402d7a:	f000 83dd 	beq.w	403538 <_vfiprintf_r+0xd80>
  402d7e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402d82:	2a09      	cmp	r2, #9
  402d84:	46a8      	mov	r8, r5
  402d86:	bf98      	it	ls
  402d88:	2500      	movls	r5, #0
  402d8a:	f200 83ce 	bhi.w	40352a <_vfiprintf_r+0xd72>
  402d8e:	f818 3b01 	ldrb.w	r3, [r8], #1
  402d92:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402d96:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  402d9a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402d9e:	2a09      	cmp	r2, #9
  402da0:	d9f5      	bls.n	402d8e <_vfiprintf_r+0x5d6>
  402da2:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  402da6:	9201      	str	r2, [sp, #4]
  402da8:	e56f      	b.n	40288a <_vfiprintf_r+0xd2>
  402daa:	9a04      	ldr	r2, [sp, #16]
  402dac:	6814      	ldr	r4, [r2, #0]
  402dae:	4613      	mov	r3, r2
  402db0:	2c00      	cmp	r4, #0
  402db2:	f103 0304 	add.w	r3, r3, #4
  402db6:	f6ff aded 	blt.w	402994 <_vfiprintf_r+0x1dc>
  402dba:	9304      	str	r3, [sp, #16]
  402dbc:	f898 3000 	ldrb.w	r3, [r8]
  402dc0:	e561      	b.n	402886 <_vfiprintf_r+0xce>
  402dc2:	9406      	str	r4, [sp, #24]
  402dc4:	2900      	cmp	r1, #0
  402dc6:	d081      	beq.n	402ccc <_vfiprintf_r+0x514>
  402dc8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402dcc:	e77e      	b.n	402ccc <_vfiprintf_r+0x514>
  402dce:	9a04      	ldr	r2, [sp, #16]
  402dd0:	9406      	str	r4, [sp, #24]
  402dd2:	6817      	ldr	r7, [r2, #0]
  402dd4:	f04f 0300 	mov.w	r3, #0
  402dd8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402ddc:	1d14      	adds	r4, r2, #4
  402dde:	9b01      	ldr	r3, [sp, #4]
  402de0:	2f00      	cmp	r7, #0
  402de2:	f000 8386 	beq.w	4034f2 <_vfiprintf_r+0xd3a>
  402de6:	2b00      	cmp	r3, #0
  402de8:	f2c0 835f 	blt.w	4034aa <_vfiprintf_r+0xcf2>
  402dec:	461a      	mov	r2, r3
  402dee:	2100      	movs	r1, #0
  402df0:	4638      	mov	r0, r7
  402df2:	f001 fc95 	bl	404720 <memchr>
  402df6:	2800      	cmp	r0, #0
  402df8:	f000 838f 	beq.w	40351a <_vfiprintf_r+0xd62>
  402dfc:	1bc3      	subs	r3, r0, r7
  402dfe:	9303      	str	r3, [sp, #12]
  402e00:	2300      	movs	r3, #0
  402e02:	9404      	str	r4, [sp, #16]
  402e04:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402e08:	9301      	str	r3, [sp, #4]
  402e0a:	e5f5      	b.n	4029f8 <_vfiprintf_r+0x240>
  402e0c:	9406      	str	r4, [sp, #24]
  402e0e:	2900      	cmp	r1, #0
  402e10:	f040 83b9 	bne.w	403586 <_vfiprintf_r+0xdce>
  402e14:	f016 0920 	ands.w	r9, r6, #32
  402e18:	d135      	bne.n	402e86 <_vfiprintf_r+0x6ce>
  402e1a:	f016 0310 	ands.w	r3, r6, #16
  402e1e:	d103      	bne.n	402e28 <_vfiprintf_r+0x670>
  402e20:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  402e24:	f040 832a 	bne.w	40347c <_vfiprintf_r+0xcc4>
  402e28:	9a04      	ldr	r2, [sp, #16]
  402e2a:	4613      	mov	r3, r2
  402e2c:	6814      	ldr	r4, [r2, #0]
  402e2e:	9a01      	ldr	r2, [sp, #4]
  402e30:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402e34:	2a00      	cmp	r2, #0
  402e36:	f103 0304 	add.w	r3, r3, #4
  402e3a:	f04f 0500 	mov.w	r5, #0
  402e3e:	f2c0 8332 	blt.w	4034a6 <_vfiprintf_r+0xcee>
  402e42:	ea54 0205 	orrs.w	r2, r4, r5
  402e46:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402e4a:	9304      	str	r3, [sp, #16]
  402e4c:	f47f af13 	bne.w	402c76 <_vfiprintf_r+0x4be>
  402e50:	9b01      	ldr	r3, [sp, #4]
  402e52:	2b00      	cmp	r3, #0
  402e54:	f43f adcc 	beq.w	4029f0 <_vfiprintf_r+0x238>
  402e58:	2400      	movs	r4, #0
  402e5a:	af2a      	add	r7, sp, #168	; 0xa8
  402e5c:	3430      	adds	r4, #48	; 0x30
  402e5e:	f807 4d41 	strb.w	r4, [r7, #-65]!
  402e62:	ebc7 030b 	rsb	r3, r7, fp
  402e66:	9303      	str	r3, [sp, #12]
  402e68:	e5c6      	b.n	4029f8 <_vfiprintf_r+0x240>
  402e6a:	f046 0620 	orr.w	r6, r6, #32
  402e6e:	f898 3000 	ldrb.w	r3, [r8]
  402e72:	e508      	b.n	402886 <_vfiprintf_r+0xce>
  402e74:	9406      	str	r4, [sp, #24]
  402e76:	2900      	cmp	r1, #0
  402e78:	f040 836e 	bne.w	403558 <_vfiprintf_r+0xda0>
  402e7c:	f046 0610 	orr.w	r6, r6, #16
  402e80:	f016 0920 	ands.w	r9, r6, #32
  402e84:	d0c9      	beq.n	402e1a <_vfiprintf_r+0x662>
  402e86:	9b04      	ldr	r3, [sp, #16]
  402e88:	3307      	adds	r3, #7
  402e8a:	f023 0307 	bic.w	r3, r3, #7
  402e8e:	f04f 0200 	mov.w	r2, #0
  402e92:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402e96:	e9d3 4500 	ldrd	r4, r5, [r3]
  402e9a:	f103 0208 	add.w	r2, r3, #8
  402e9e:	9b01      	ldr	r3, [sp, #4]
  402ea0:	9204      	str	r2, [sp, #16]
  402ea2:	2b00      	cmp	r3, #0
  402ea4:	f2c0 81f9 	blt.w	40329a <_vfiprintf_r+0xae2>
  402ea8:	ea54 0305 	orrs.w	r3, r4, r5
  402eac:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402eb0:	f04f 0900 	mov.w	r9, #0
  402eb4:	f47f aedf 	bne.w	402c76 <_vfiprintf_r+0x4be>
  402eb8:	e7ca      	b.n	402e50 <_vfiprintf_r+0x698>
  402eba:	9406      	str	r4, [sp, #24]
  402ebc:	2900      	cmp	r1, #0
  402ebe:	f040 8351 	bne.w	403564 <_vfiprintf_r+0xdac>
  402ec2:	06b2      	lsls	r2, r6, #26
  402ec4:	48ae      	ldr	r0, [pc, #696]	; (403180 <_vfiprintf_r+0x9c8>)
  402ec6:	d541      	bpl.n	402f4c <_vfiprintf_r+0x794>
  402ec8:	9a04      	ldr	r2, [sp, #16]
  402eca:	3207      	adds	r2, #7
  402ecc:	f022 0207 	bic.w	r2, r2, #7
  402ed0:	e9d2 4500 	ldrd	r4, r5, [r2]
  402ed4:	f102 0108 	add.w	r1, r2, #8
  402ed8:	9104      	str	r1, [sp, #16]
  402eda:	f016 0901 	ands.w	r9, r6, #1
  402ede:	f000 8177 	beq.w	4031d0 <_vfiprintf_r+0xa18>
  402ee2:	ea54 0205 	orrs.w	r2, r4, r5
  402ee6:	f040 8226 	bne.w	403336 <_vfiprintf_r+0xb7e>
  402eea:	f04f 0300 	mov.w	r3, #0
  402eee:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402ef2:	9b01      	ldr	r3, [sp, #4]
  402ef4:	2b00      	cmp	r3, #0
  402ef6:	f2c0 8196 	blt.w	403226 <_vfiprintf_r+0xa6e>
  402efa:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402efe:	e572      	b.n	4029e6 <_vfiprintf_r+0x22e>
  402f00:	9a04      	ldr	r2, [sp, #16]
  402f02:	9406      	str	r4, [sp, #24]
  402f04:	6813      	ldr	r3, [r2, #0]
  402f06:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402f0a:	4613      	mov	r3, r2
  402f0c:	f04f 0100 	mov.w	r1, #0
  402f10:	2501      	movs	r5, #1
  402f12:	3304      	adds	r3, #4
  402f14:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402f18:	9304      	str	r3, [sp, #16]
  402f1a:	9503      	str	r5, [sp, #12]
  402f1c:	af10      	add	r7, sp, #64	; 0x40
  402f1e:	2300      	movs	r3, #0
  402f20:	9301      	str	r3, [sp, #4]
  402f22:	e573      	b.n	402a0c <_vfiprintf_r+0x254>
  402f24:	f898 3000 	ldrb.w	r3, [r8]
  402f28:	2800      	cmp	r0, #0
  402f2a:	f47f acac 	bne.w	402886 <_vfiprintf_r+0xce>
  402f2e:	2101      	movs	r1, #1
  402f30:	2020      	movs	r0, #32
  402f32:	e4a8      	b.n	402886 <_vfiprintf_r+0xce>
  402f34:	f046 0601 	orr.w	r6, r6, #1
  402f38:	f898 3000 	ldrb.w	r3, [r8]
  402f3c:	e4a3      	b.n	402886 <_vfiprintf_r+0xce>
  402f3e:	9406      	str	r4, [sp, #24]
  402f40:	2900      	cmp	r1, #0
  402f42:	f040 830c 	bne.w	40355e <_vfiprintf_r+0xda6>
  402f46:	06b2      	lsls	r2, r6, #26
  402f48:	488e      	ldr	r0, [pc, #568]	; (403184 <_vfiprintf_r+0x9cc>)
  402f4a:	d4bd      	bmi.n	402ec8 <_vfiprintf_r+0x710>
  402f4c:	9904      	ldr	r1, [sp, #16]
  402f4e:	06f7      	lsls	r7, r6, #27
  402f50:	460a      	mov	r2, r1
  402f52:	f100 819d 	bmi.w	403290 <_vfiprintf_r+0xad8>
  402f56:	0675      	lsls	r5, r6, #25
  402f58:	f140 819a 	bpl.w	403290 <_vfiprintf_r+0xad8>
  402f5c:	3204      	adds	r2, #4
  402f5e:	880c      	ldrh	r4, [r1, #0]
  402f60:	9204      	str	r2, [sp, #16]
  402f62:	2500      	movs	r5, #0
  402f64:	e7b9      	b.n	402eda <_vfiprintf_r+0x722>
  402f66:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  402f6a:	f898 3000 	ldrb.w	r3, [r8]
  402f6e:	e48a      	b.n	402886 <_vfiprintf_r+0xce>
  402f70:	f898 3000 	ldrb.w	r3, [r8]
  402f74:	2b6c      	cmp	r3, #108	; 0x6c
  402f76:	bf03      	ittte	eq
  402f78:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  402f7c:	f046 0620 	orreq.w	r6, r6, #32
  402f80:	f108 0801 	addeq.w	r8, r8, #1
  402f84:	f046 0610 	orrne.w	r6, r6, #16
  402f88:	e47d      	b.n	402886 <_vfiprintf_r+0xce>
  402f8a:	2900      	cmp	r1, #0
  402f8c:	f040 8309 	bne.w	4035a2 <_vfiprintf_r+0xdea>
  402f90:	06b4      	lsls	r4, r6, #26
  402f92:	f140 821c 	bpl.w	4033ce <_vfiprintf_r+0xc16>
  402f96:	9a04      	ldr	r2, [sp, #16]
  402f98:	9902      	ldr	r1, [sp, #8]
  402f9a:	6813      	ldr	r3, [r2, #0]
  402f9c:	17cd      	asrs	r5, r1, #31
  402f9e:	4608      	mov	r0, r1
  402fa0:	3204      	adds	r2, #4
  402fa2:	4629      	mov	r1, r5
  402fa4:	9204      	str	r2, [sp, #16]
  402fa6:	e9c3 0100 	strd	r0, r1, [r3]
  402faa:	e436      	b.n	40281a <_vfiprintf_r+0x62>
  402fac:	9406      	str	r4, [sp, #24]
  402fae:	2900      	cmp	r1, #0
  402fb0:	f43f ae43 	beq.w	402c3a <_vfiprintf_r+0x482>
  402fb4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402fb8:	e63f      	b.n	402c3a <_vfiprintf_r+0x482>
  402fba:	9406      	str	r4, [sp, #24]
  402fbc:	2900      	cmp	r1, #0
  402fbe:	f040 82ed 	bne.w	40359c <_vfiprintf_r+0xde4>
  402fc2:	2b00      	cmp	r3, #0
  402fc4:	f000 808f 	beq.w	4030e6 <_vfiprintf_r+0x92e>
  402fc8:	2501      	movs	r5, #1
  402fca:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402fce:	f04f 0300 	mov.w	r3, #0
  402fd2:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402fd6:	9503      	str	r5, [sp, #12]
  402fd8:	af10      	add	r7, sp, #64	; 0x40
  402fda:	e7a0      	b.n	402f1e <_vfiprintf_r+0x766>
  402fdc:	9304      	str	r3, [sp, #16]
  402fde:	f04f 0900 	mov.w	r9, #0
  402fe2:	e696      	b.n	402d12 <_vfiprintf_r+0x55a>
  402fe4:	aa0d      	add	r2, sp, #52	; 0x34
  402fe6:	9900      	ldr	r1, [sp, #0]
  402fe8:	9309      	str	r3, [sp, #36]	; 0x24
  402fea:	4648      	mov	r0, r9
  402fec:	f7ff fba8 	bl	402740 <__sprint_r.part.0>
  402ff0:	2800      	cmp	r0, #0
  402ff2:	d17f      	bne.n	4030f4 <_vfiprintf_r+0x93c>
  402ff4:	980e      	ldr	r0, [sp, #56]	; 0x38
  402ff6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ff8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402ffa:	f100 0e01 	add.w	lr, r0, #1
  402ffe:	46dc      	mov	ip, fp
  403000:	e529      	b.n	402a56 <_vfiprintf_r+0x29e>
  403002:	980e      	ldr	r0, [sp, #56]	; 0x38
  403004:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403006:	f100 0e01 	add.w	lr, r0, #1
  40300a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40300e:	2b00      	cmp	r3, #0
  403010:	f43f ad50 	beq.w	402ab4 <_vfiprintf_r+0x2fc>
  403014:	3201      	adds	r2, #1
  403016:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40301a:	2301      	movs	r3, #1
  40301c:	f1be 0f07 	cmp.w	lr, #7
  403020:	920f      	str	r2, [sp, #60]	; 0x3c
  403022:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  403026:	e88a 000a 	stmia.w	sl, {r1, r3}
  40302a:	f340 80bf 	ble.w	4031ac <_vfiprintf_r+0x9f4>
  40302e:	2a00      	cmp	r2, #0
  403030:	f040 814e 	bne.w	4032d0 <_vfiprintf_r+0xb18>
  403034:	9907      	ldr	r1, [sp, #28]
  403036:	2900      	cmp	r1, #0
  403038:	f040 80be 	bne.w	4031b8 <_vfiprintf_r+0xa00>
  40303c:	469e      	mov	lr, r3
  40303e:	4610      	mov	r0, r2
  403040:	46da      	mov	sl, fp
  403042:	9b08      	ldr	r3, [sp, #32]
  403044:	2b80      	cmp	r3, #128	; 0x80
  403046:	f43f ad50 	beq.w	402aea <_vfiprintf_r+0x332>
  40304a:	9b01      	ldr	r3, [sp, #4]
  40304c:	9903      	ldr	r1, [sp, #12]
  40304e:	1a5c      	subs	r4, r3, r1
  403050:	2c00      	cmp	r4, #0
  403052:	f77f ad93 	ble.w	402b7c <_vfiprintf_r+0x3c4>
  403056:	2c10      	cmp	r4, #16
  403058:	f8df 912c 	ldr.w	r9, [pc, #300]	; 403188 <_vfiprintf_r+0x9d0>
  40305c:	dd25      	ble.n	4030aa <_vfiprintf_r+0x8f2>
  40305e:	46d4      	mov	ip, sl
  403060:	2310      	movs	r3, #16
  403062:	46c2      	mov	sl, r8
  403064:	46a8      	mov	r8, r5
  403066:	464d      	mov	r5, r9
  403068:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40306c:	e007      	b.n	40307e <_vfiprintf_r+0x8c6>
  40306e:	f100 0e02 	add.w	lr, r0, #2
  403072:	f10c 0c08 	add.w	ip, ip, #8
  403076:	4608      	mov	r0, r1
  403078:	3c10      	subs	r4, #16
  40307a:	2c10      	cmp	r4, #16
  40307c:	dd11      	ble.n	4030a2 <_vfiprintf_r+0x8ea>
  40307e:	1c41      	adds	r1, r0, #1
  403080:	3210      	adds	r2, #16
  403082:	2907      	cmp	r1, #7
  403084:	920f      	str	r2, [sp, #60]	; 0x3c
  403086:	f8cc 5000 	str.w	r5, [ip]
  40308a:	f8cc 3004 	str.w	r3, [ip, #4]
  40308e:	910e      	str	r1, [sp, #56]	; 0x38
  403090:	dded      	ble.n	40306e <_vfiprintf_r+0x8b6>
  403092:	b9d2      	cbnz	r2, 4030ca <_vfiprintf_r+0x912>
  403094:	3c10      	subs	r4, #16
  403096:	2c10      	cmp	r4, #16
  403098:	f04f 0e01 	mov.w	lr, #1
  40309c:	4610      	mov	r0, r2
  40309e:	46dc      	mov	ip, fp
  4030a0:	dced      	bgt.n	40307e <_vfiprintf_r+0x8c6>
  4030a2:	46a9      	mov	r9, r5
  4030a4:	4645      	mov	r5, r8
  4030a6:	46d0      	mov	r8, sl
  4030a8:	46e2      	mov	sl, ip
  4030aa:	4422      	add	r2, r4
  4030ac:	f1be 0f07 	cmp.w	lr, #7
  4030b0:	920f      	str	r2, [sp, #60]	; 0x3c
  4030b2:	f8ca 9000 	str.w	r9, [sl]
  4030b6:	f8ca 4004 	str.w	r4, [sl, #4]
  4030ba:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4030be:	dc2e      	bgt.n	40311e <_vfiprintf_r+0x966>
  4030c0:	f10a 0a08 	add.w	sl, sl, #8
  4030c4:	f10e 0e01 	add.w	lr, lr, #1
  4030c8:	e558      	b.n	402b7c <_vfiprintf_r+0x3c4>
  4030ca:	aa0d      	add	r2, sp, #52	; 0x34
  4030cc:	9900      	ldr	r1, [sp, #0]
  4030ce:	9301      	str	r3, [sp, #4]
  4030d0:	4648      	mov	r0, r9
  4030d2:	f7ff fb35 	bl	402740 <__sprint_r.part.0>
  4030d6:	b968      	cbnz	r0, 4030f4 <_vfiprintf_r+0x93c>
  4030d8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4030da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4030dc:	9b01      	ldr	r3, [sp, #4]
  4030de:	f100 0e01 	add.w	lr, r0, #1
  4030e2:	46dc      	mov	ip, fp
  4030e4:	e7c8      	b.n	403078 <_vfiprintf_r+0x8c0>
  4030e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4030e8:	b123      	cbz	r3, 4030f4 <_vfiprintf_r+0x93c>
  4030ea:	9805      	ldr	r0, [sp, #20]
  4030ec:	9900      	ldr	r1, [sp, #0]
  4030ee:	aa0d      	add	r2, sp, #52	; 0x34
  4030f0:	f7ff fb26 	bl	402740 <__sprint_r.part.0>
  4030f4:	9b00      	ldr	r3, [sp, #0]
  4030f6:	899b      	ldrh	r3, [r3, #12]
  4030f8:	065a      	lsls	r2, r3, #25
  4030fa:	f100 818b 	bmi.w	403414 <_vfiprintf_r+0xc5c>
  4030fe:	9802      	ldr	r0, [sp, #8]
  403100:	b02b      	add	sp, #172	; 0xac
  403102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403106:	aa0d      	add	r2, sp, #52	; 0x34
  403108:	9900      	ldr	r1, [sp, #0]
  40310a:	4648      	mov	r0, r9
  40310c:	f7ff fb18 	bl	402740 <__sprint_r.part.0>
  403110:	2800      	cmp	r0, #0
  403112:	d1ef      	bne.n	4030f4 <_vfiprintf_r+0x93c>
  403114:	990e      	ldr	r1, [sp, #56]	; 0x38
  403116:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403118:	1c48      	adds	r0, r1, #1
  40311a:	46da      	mov	sl, fp
  40311c:	e555      	b.n	402bca <_vfiprintf_r+0x412>
  40311e:	2a00      	cmp	r2, #0
  403120:	f040 80fb 	bne.w	40331a <_vfiprintf_r+0xb62>
  403124:	9a03      	ldr	r2, [sp, #12]
  403126:	921b      	str	r2, [sp, #108]	; 0x6c
  403128:	2301      	movs	r3, #1
  40312a:	920f      	str	r2, [sp, #60]	; 0x3c
  40312c:	971a      	str	r7, [sp, #104]	; 0x68
  40312e:	930e      	str	r3, [sp, #56]	; 0x38
  403130:	46da      	mov	sl, fp
  403132:	f10a 0a08 	add.w	sl, sl, #8
  403136:	0771      	lsls	r1, r6, #29
  403138:	d504      	bpl.n	403144 <_vfiprintf_r+0x98c>
  40313a:	9b06      	ldr	r3, [sp, #24]
  40313c:	1b5c      	subs	r4, r3, r5
  40313e:	2c00      	cmp	r4, #0
  403140:	f73f ad34 	bgt.w	402bac <_vfiprintf_r+0x3f4>
  403144:	9b02      	ldr	r3, [sp, #8]
  403146:	9906      	ldr	r1, [sp, #24]
  403148:	42a9      	cmp	r1, r5
  40314a:	bfac      	ite	ge
  40314c:	185b      	addge	r3, r3, r1
  40314e:	195b      	addlt	r3, r3, r5
  403150:	9302      	str	r3, [sp, #8]
  403152:	2a00      	cmp	r2, #0
  403154:	f040 80b3 	bne.w	4032be <_vfiprintf_r+0xb06>
  403158:	2300      	movs	r3, #0
  40315a:	930e      	str	r3, [sp, #56]	; 0x38
  40315c:	46da      	mov	sl, fp
  40315e:	f7ff bb5c 	b.w	40281a <_vfiprintf_r+0x62>
  403162:	aa0d      	add	r2, sp, #52	; 0x34
  403164:	9900      	ldr	r1, [sp, #0]
  403166:	9307      	str	r3, [sp, #28]
  403168:	4648      	mov	r0, r9
  40316a:	f7ff fae9 	bl	402740 <__sprint_r.part.0>
  40316e:	2800      	cmp	r0, #0
  403170:	d1c0      	bne.n	4030f4 <_vfiprintf_r+0x93c>
  403172:	980e      	ldr	r0, [sp, #56]	; 0x38
  403174:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403176:	9b07      	ldr	r3, [sp, #28]
  403178:	f100 0c01 	add.w	ip, r0, #1
  40317c:	46de      	mov	lr, fp
  40317e:	e4cb      	b.n	402b18 <_vfiprintf_r+0x360>
  403180:	004056d4 	.word	0x004056d4
  403184:	004056e8 	.word	0x004056e8
  403188:	004056c4 	.word	0x004056c4
  40318c:	2a00      	cmp	r2, #0
  40318e:	f040 8133 	bne.w	4033f8 <_vfiprintf_r+0xc40>
  403192:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  403196:	2b00      	cmp	r3, #0
  403198:	f000 80f5 	beq.w	403386 <_vfiprintf_r+0xbce>
  40319c:	2301      	movs	r3, #1
  40319e:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4031a2:	461a      	mov	r2, r3
  4031a4:	931b      	str	r3, [sp, #108]	; 0x6c
  4031a6:	469e      	mov	lr, r3
  4031a8:	911a      	str	r1, [sp, #104]	; 0x68
  4031aa:	46da      	mov	sl, fp
  4031ac:	4670      	mov	r0, lr
  4031ae:	f10a 0a08 	add.w	sl, sl, #8
  4031b2:	f10e 0e01 	add.w	lr, lr, #1
  4031b6:	e47d      	b.n	402ab4 <_vfiprintf_r+0x2fc>
  4031b8:	a90c      	add	r1, sp, #48	; 0x30
  4031ba:	2202      	movs	r2, #2
  4031bc:	469e      	mov	lr, r3
  4031be:	911a      	str	r1, [sp, #104]	; 0x68
  4031c0:	921b      	str	r2, [sp, #108]	; 0x6c
  4031c2:	46da      	mov	sl, fp
  4031c4:	4670      	mov	r0, lr
  4031c6:	f10a 0a08 	add.w	sl, sl, #8
  4031ca:	f10e 0e01 	add.w	lr, lr, #1
  4031ce:	e738      	b.n	403042 <_vfiprintf_r+0x88a>
  4031d0:	9b01      	ldr	r3, [sp, #4]
  4031d2:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4031d6:	2b00      	cmp	r3, #0
  4031d8:	f2c0 812a 	blt.w	403430 <_vfiprintf_r+0xc78>
  4031dc:	ea54 0305 	orrs.w	r3, r4, r5
  4031e0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4031e4:	f43f abff 	beq.w	4029e6 <_vfiprintf_r+0x22e>
  4031e8:	465f      	mov	r7, fp
  4031ea:	0923      	lsrs	r3, r4, #4
  4031ec:	f004 010f 	and.w	r1, r4, #15
  4031f0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4031f4:	092a      	lsrs	r2, r5, #4
  4031f6:	461c      	mov	r4, r3
  4031f8:	4615      	mov	r5, r2
  4031fa:	5c43      	ldrb	r3, [r0, r1]
  4031fc:	f807 3d01 	strb.w	r3, [r7, #-1]!
  403200:	ea54 0305 	orrs.w	r3, r4, r5
  403204:	d1f1      	bne.n	4031ea <_vfiprintf_r+0xa32>
  403206:	ebc7 030b 	rsb	r3, r7, fp
  40320a:	9303      	str	r3, [sp, #12]
  40320c:	f7ff bbf4 	b.w	4029f8 <_vfiprintf_r+0x240>
  403210:	aa0d      	add	r2, sp, #52	; 0x34
  403212:	9900      	ldr	r1, [sp, #0]
  403214:	9805      	ldr	r0, [sp, #20]
  403216:	f7ff fa93 	bl	402740 <__sprint_r.part.0>
  40321a:	2800      	cmp	r0, #0
  40321c:	f47f af6a 	bne.w	4030f4 <_vfiprintf_r+0x93c>
  403220:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403222:	46da      	mov	sl, fp
  403224:	e787      	b.n	403136 <_vfiprintf_r+0x97e>
  403226:	f04f 0900 	mov.w	r9, #0
  40322a:	2400      	movs	r4, #0
  40322c:	2500      	movs	r5, #0
  40322e:	e7db      	b.n	4031e8 <_vfiprintf_r+0xa30>
  403230:	f016 0210 	ands.w	r2, r6, #16
  403234:	f000 80b2 	beq.w	40339c <_vfiprintf_r+0xbe4>
  403238:	9904      	ldr	r1, [sp, #16]
  40323a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40323e:	460a      	mov	r2, r1
  403240:	680c      	ldr	r4, [r1, #0]
  403242:	9901      	ldr	r1, [sp, #4]
  403244:	2900      	cmp	r1, #0
  403246:	f102 0204 	add.w	r2, r2, #4
  40324a:	f04f 0500 	mov.w	r5, #0
  40324e:	f2c0 8159 	blt.w	403504 <_vfiprintf_r+0xd4c>
  403252:	ea54 0105 	orrs.w	r1, r4, r5
  403256:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40325a:	9204      	str	r2, [sp, #16]
  40325c:	f43f ad51 	beq.w	402d02 <_vfiprintf_r+0x54a>
  403260:	4699      	mov	r9, r3
  403262:	e556      	b.n	402d12 <_vfiprintf_r+0x55a>
  403264:	06f7      	lsls	r7, r6, #27
  403266:	d40a      	bmi.n	40327e <_vfiprintf_r+0xac6>
  403268:	0675      	lsls	r5, r6, #25
  40326a:	d508      	bpl.n	40327e <_vfiprintf_r+0xac6>
  40326c:	9904      	ldr	r1, [sp, #16]
  40326e:	f9b1 4000 	ldrsh.w	r4, [r1]
  403272:	3104      	adds	r1, #4
  403274:	17e5      	asrs	r5, r4, #31
  403276:	4622      	mov	r2, r4
  403278:	462b      	mov	r3, r5
  40327a:	9104      	str	r1, [sp, #16]
  40327c:	e4ea      	b.n	402c54 <_vfiprintf_r+0x49c>
  40327e:	9a04      	ldr	r2, [sp, #16]
  403280:	6814      	ldr	r4, [r2, #0]
  403282:	4613      	mov	r3, r2
  403284:	3304      	adds	r3, #4
  403286:	17e5      	asrs	r5, r4, #31
  403288:	9304      	str	r3, [sp, #16]
  40328a:	4622      	mov	r2, r4
  40328c:	462b      	mov	r3, r5
  40328e:	e4e1      	b.n	402c54 <_vfiprintf_r+0x49c>
  403290:	6814      	ldr	r4, [r2, #0]
  403292:	3204      	adds	r2, #4
  403294:	9204      	str	r2, [sp, #16]
  403296:	2500      	movs	r5, #0
  403298:	e61f      	b.n	402eda <_vfiprintf_r+0x722>
  40329a:	f04f 0900 	mov.w	r9, #0
  40329e:	ea54 0305 	orrs.w	r3, r4, r5
  4032a2:	f47f ace8 	bne.w	402c76 <_vfiprintf_r+0x4be>
  4032a6:	e5d8      	b.n	402e5a <_vfiprintf_r+0x6a2>
  4032a8:	aa0d      	add	r2, sp, #52	; 0x34
  4032aa:	9900      	ldr	r1, [sp, #0]
  4032ac:	9805      	ldr	r0, [sp, #20]
  4032ae:	f7ff fa47 	bl	402740 <__sprint_r.part.0>
  4032b2:	2800      	cmp	r0, #0
  4032b4:	f47f af1e 	bne.w	4030f4 <_vfiprintf_r+0x93c>
  4032b8:	46da      	mov	sl, fp
  4032ba:	f7ff bb48 	b.w	40294e <_vfiprintf_r+0x196>
  4032be:	aa0d      	add	r2, sp, #52	; 0x34
  4032c0:	9900      	ldr	r1, [sp, #0]
  4032c2:	9805      	ldr	r0, [sp, #20]
  4032c4:	f7ff fa3c 	bl	402740 <__sprint_r.part.0>
  4032c8:	2800      	cmp	r0, #0
  4032ca:	f43f af45 	beq.w	403158 <_vfiprintf_r+0x9a0>
  4032ce:	e711      	b.n	4030f4 <_vfiprintf_r+0x93c>
  4032d0:	aa0d      	add	r2, sp, #52	; 0x34
  4032d2:	9900      	ldr	r1, [sp, #0]
  4032d4:	9805      	ldr	r0, [sp, #20]
  4032d6:	f7ff fa33 	bl	402740 <__sprint_r.part.0>
  4032da:	2800      	cmp	r0, #0
  4032dc:	f47f af0a 	bne.w	4030f4 <_vfiprintf_r+0x93c>
  4032e0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4032e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4032e4:	f100 0e01 	add.w	lr, r0, #1
  4032e8:	46da      	mov	sl, fp
  4032ea:	f7ff bbe3 	b.w	402ab4 <_vfiprintf_r+0x2fc>
  4032ee:	aa0d      	add	r2, sp, #52	; 0x34
  4032f0:	9900      	ldr	r1, [sp, #0]
  4032f2:	9805      	ldr	r0, [sp, #20]
  4032f4:	f7ff fa24 	bl	402740 <__sprint_r.part.0>
  4032f8:	2800      	cmp	r0, #0
  4032fa:	f47f aefb 	bne.w	4030f4 <_vfiprintf_r+0x93c>
  4032fe:	980e      	ldr	r0, [sp, #56]	; 0x38
  403300:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403302:	f100 0e01 	add.w	lr, r0, #1
  403306:	46da      	mov	sl, fp
  403308:	e69b      	b.n	403042 <_vfiprintf_r+0x88a>
  40330a:	2a00      	cmp	r2, #0
  40330c:	f040 80d8 	bne.w	4034c0 <_vfiprintf_r+0xd08>
  403310:	f04f 0e01 	mov.w	lr, #1
  403314:	4610      	mov	r0, r2
  403316:	46da      	mov	sl, fp
  403318:	e697      	b.n	40304a <_vfiprintf_r+0x892>
  40331a:	aa0d      	add	r2, sp, #52	; 0x34
  40331c:	9900      	ldr	r1, [sp, #0]
  40331e:	9805      	ldr	r0, [sp, #20]
  403320:	f7ff fa0e 	bl	402740 <__sprint_r.part.0>
  403324:	2800      	cmp	r0, #0
  403326:	f47f aee5 	bne.w	4030f4 <_vfiprintf_r+0x93c>
  40332a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40332c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40332e:	f103 0e01 	add.w	lr, r3, #1
  403332:	46da      	mov	sl, fp
  403334:	e422      	b.n	402b7c <_vfiprintf_r+0x3c4>
  403336:	2230      	movs	r2, #48	; 0x30
  403338:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  40333c:	9a01      	ldr	r2, [sp, #4]
  40333e:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  403342:	2a00      	cmp	r2, #0
  403344:	f04f 0300 	mov.w	r3, #0
  403348:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40334c:	f046 0302 	orr.w	r3, r6, #2
  403350:	f2c0 80cb 	blt.w	4034ea <_vfiprintf_r+0xd32>
  403354:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403358:	f046 0602 	orr.w	r6, r6, #2
  40335c:	f04f 0900 	mov.w	r9, #0
  403360:	e742      	b.n	4031e8 <_vfiprintf_r+0xa30>
  403362:	f04f 0900 	mov.w	r9, #0
  403366:	4890      	ldr	r0, [pc, #576]	; (4035a8 <_vfiprintf_r+0xdf0>)
  403368:	e73e      	b.n	4031e8 <_vfiprintf_r+0xa30>
  40336a:	9b01      	ldr	r3, [sp, #4]
  40336c:	4264      	negs	r4, r4
  40336e:	f04f 092d 	mov.w	r9, #45	; 0x2d
  403372:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403376:	2b00      	cmp	r3, #0
  403378:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40337c:	f6ff ac7b 	blt.w	402c76 <_vfiprintf_r+0x4be>
  403380:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403384:	e477      	b.n	402c76 <_vfiprintf_r+0x4be>
  403386:	9b07      	ldr	r3, [sp, #28]
  403388:	2b00      	cmp	r3, #0
  40338a:	d072      	beq.n	403472 <_vfiprintf_r+0xcba>
  40338c:	ab0c      	add	r3, sp, #48	; 0x30
  40338e:	2202      	movs	r2, #2
  403390:	931a      	str	r3, [sp, #104]	; 0x68
  403392:	921b      	str	r2, [sp, #108]	; 0x6c
  403394:	f04f 0e01 	mov.w	lr, #1
  403398:	46da      	mov	sl, fp
  40339a:	e713      	b.n	4031c4 <_vfiprintf_r+0xa0c>
  40339c:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4033a0:	d048      	beq.n	403434 <_vfiprintf_r+0xc7c>
  4033a2:	9904      	ldr	r1, [sp, #16]
  4033a4:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4033a8:	460b      	mov	r3, r1
  4033aa:	880c      	ldrh	r4, [r1, #0]
  4033ac:	9901      	ldr	r1, [sp, #4]
  4033ae:	2900      	cmp	r1, #0
  4033b0:	f103 0304 	add.w	r3, r3, #4
  4033b4:	f04f 0500 	mov.w	r5, #0
  4033b8:	f6ff ae10 	blt.w	402fdc <_vfiprintf_r+0x824>
  4033bc:	ea54 0105 	orrs.w	r1, r4, r5
  4033c0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4033c4:	9304      	str	r3, [sp, #16]
  4033c6:	f43f ac9c 	beq.w	402d02 <_vfiprintf_r+0x54a>
  4033ca:	4691      	mov	r9, r2
  4033cc:	e4a1      	b.n	402d12 <_vfiprintf_r+0x55a>
  4033ce:	06f0      	lsls	r0, r6, #27
  4033d0:	d40a      	bmi.n	4033e8 <_vfiprintf_r+0xc30>
  4033d2:	0671      	lsls	r1, r6, #25
  4033d4:	d508      	bpl.n	4033e8 <_vfiprintf_r+0xc30>
  4033d6:	9a04      	ldr	r2, [sp, #16]
  4033d8:	6813      	ldr	r3, [r2, #0]
  4033da:	3204      	adds	r2, #4
  4033dc:	9204      	str	r2, [sp, #16]
  4033de:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  4033e2:	801a      	strh	r2, [r3, #0]
  4033e4:	f7ff ba19 	b.w	40281a <_vfiprintf_r+0x62>
  4033e8:	9a04      	ldr	r2, [sp, #16]
  4033ea:	6813      	ldr	r3, [r2, #0]
  4033ec:	3204      	adds	r2, #4
  4033ee:	9204      	str	r2, [sp, #16]
  4033f0:	9a02      	ldr	r2, [sp, #8]
  4033f2:	601a      	str	r2, [r3, #0]
  4033f4:	f7ff ba11 	b.w	40281a <_vfiprintf_r+0x62>
  4033f8:	aa0d      	add	r2, sp, #52	; 0x34
  4033fa:	9900      	ldr	r1, [sp, #0]
  4033fc:	9805      	ldr	r0, [sp, #20]
  4033fe:	f7ff f99f 	bl	402740 <__sprint_r.part.0>
  403402:	2800      	cmp	r0, #0
  403404:	f47f ae76 	bne.w	4030f4 <_vfiprintf_r+0x93c>
  403408:	980e      	ldr	r0, [sp, #56]	; 0x38
  40340a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40340c:	f100 0e01 	add.w	lr, r0, #1
  403410:	46da      	mov	sl, fp
  403412:	e5fa      	b.n	40300a <_vfiprintf_r+0x852>
  403414:	f04f 30ff 	mov.w	r0, #4294967295
  403418:	f7ff bab6 	b.w	402988 <_vfiprintf_r+0x1d0>
  40341c:	4862      	ldr	r0, [pc, #392]	; (4035a8 <_vfiprintf_r+0xdf0>)
  40341e:	4616      	mov	r6, r2
  403420:	ea54 0205 	orrs.w	r2, r4, r5
  403424:	9304      	str	r3, [sp, #16]
  403426:	f04f 0900 	mov.w	r9, #0
  40342a:	f47f aedd 	bne.w	4031e8 <_vfiprintf_r+0xa30>
  40342e:	e6fc      	b.n	40322a <_vfiprintf_r+0xa72>
  403430:	9b04      	ldr	r3, [sp, #16]
  403432:	e7f5      	b.n	403420 <_vfiprintf_r+0xc68>
  403434:	9a04      	ldr	r2, [sp, #16]
  403436:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40343a:	4613      	mov	r3, r2
  40343c:	6814      	ldr	r4, [r2, #0]
  40343e:	9a01      	ldr	r2, [sp, #4]
  403440:	2a00      	cmp	r2, #0
  403442:	f103 0304 	add.w	r3, r3, #4
  403446:	f04f 0500 	mov.w	r5, #0
  40344a:	f6ff adc7 	blt.w	402fdc <_vfiprintf_r+0x824>
  40344e:	ea54 0205 	orrs.w	r2, r4, r5
  403452:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403456:	9304      	str	r3, [sp, #16]
  403458:	f47f ac5b 	bne.w	402d12 <_vfiprintf_r+0x55a>
  40345c:	e451      	b.n	402d02 <_vfiprintf_r+0x54a>
  40345e:	aa0d      	add	r2, sp, #52	; 0x34
  403460:	9900      	ldr	r1, [sp, #0]
  403462:	9805      	ldr	r0, [sp, #20]
  403464:	f7ff f96c 	bl	402740 <__sprint_r.part.0>
  403468:	2800      	cmp	r0, #0
  40346a:	f47f ae43 	bne.w	4030f4 <_vfiprintf_r+0x93c>
  40346e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403470:	e668      	b.n	403144 <_vfiprintf_r+0x98c>
  403472:	4610      	mov	r0, r2
  403474:	f04f 0e01 	mov.w	lr, #1
  403478:	46da      	mov	sl, fp
  40347a:	e5e6      	b.n	40304a <_vfiprintf_r+0x892>
  40347c:	9904      	ldr	r1, [sp, #16]
  40347e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403482:	460a      	mov	r2, r1
  403484:	880c      	ldrh	r4, [r1, #0]
  403486:	9901      	ldr	r1, [sp, #4]
  403488:	2900      	cmp	r1, #0
  40348a:	f102 0204 	add.w	r2, r2, #4
  40348e:	f04f 0500 	mov.w	r5, #0
  403492:	db4e      	blt.n	403532 <_vfiprintf_r+0xd7a>
  403494:	ea54 0105 	orrs.w	r1, r4, r5
  403498:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40349c:	9204      	str	r2, [sp, #16]
  40349e:	4699      	mov	r9, r3
  4034a0:	f47f abe9 	bne.w	402c76 <_vfiprintf_r+0x4be>
  4034a4:	e4d4      	b.n	402e50 <_vfiprintf_r+0x698>
  4034a6:	9304      	str	r3, [sp, #16]
  4034a8:	e6f9      	b.n	40329e <_vfiprintf_r+0xae6>
  4034aa:	4638      	mov	r0, r7
  4034ac:	9404      	str	r4, [sp, #16]
  4034ae:	f001 fd67 	bl	404f80 <strlen>
  4034b2:	2300      	movs	r3, #0
  4034b4:	9003      	str	r0, [sp, #12]
  4034b6:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4034ba:	9301      	str	r3, [sp, #4]
  4034bc:	f7ff ba9c 	b.w	4029f8 <_vfiprintf_r+0x240>
  4034c0:	aa0d      	add	r2, sp, #52	; 0x34
  4034c2:	9900      	ldr	r1, [sp, #0]
  4034c4:	9805      	ldr	r0, [sp, #20]
  4034c6:	f7ff f93b 	bl	402740 <__sprint_r.part.0>
  4034ca:	2800      	cmp	r0, #0
  4034cc:	f47f ae12 	bne.w	4030f4 <_vfiprintf_r+0x93c>
  4034d0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4034d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4034d4:	f100 0e01 	add.w	lr, r0, #1
  4034d8:	46da      	mov	sl, fp
  4034da:	e5b6      	b.n	40304a <_vfiprintf_r+0x892>
  4034dc:	980e      	ldr	r0, [sp, #56]	; 0x38
  4034de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4034e0:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 4035b0 <_vfiprintf_r+0xdf8>
  4034e4:	3001      	adds	r0, #1
  4034e6:	f7ff bad2 	b.w	402a8e <_vfiprintf_r+0x2d6>
  4034ea:	461e      	mov	r6, r3
  4034ec:	f04f 0900 	mov.w	r9, #0
  4034f0:	e67a      	b.n	4031e8 <_vfiprintf_r+0xa30>
  4034f2:	2b06      	cmp	r3, #6
  4034f4:	bf28      	it	cs
  4034f6:	2306      	movcs	r3, #6
  4034f8:	9303      	str	r3, [sp, #12]
  4034fa:	9404      	str	r4, [sp, #16]
  4034fc:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  403500:	4f2a      	ldr	r7, [pc, #168]	; (4035ac <_vfiprintf_r+0xdf4>)
  403502:	e50c      	b.n	402f1e <_vfiprintf_r+0x766>
  403504:	9204      	str	r2, [sp, #16]
  403506:	e56a      	b.n	402fde <_vfiprintf_r+0x826>
  403508:	980e      	ldr	r0, [sp, #56]	; 0x38
  40350a:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4035b0 <_vfiprintf_r+0xdf8>
  40350e:	3001      	adds	r0, #1
  403510:	f7ff bb73 	b.w	402bfa <_vfiprintf_r+0x442>
  403514:	46f4      	mov	ip, lr
  403516:	f7ff bb1a 	b.w	402b4e <_vfiprintf_r+0x396>
  40351a:	9b01      	ldr	r3, [sp, #4]
  40351c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  403520:	9303      	str	r3, [sp, #12]
  403522:	9404      	str	r4, [sp, #16]
  403524:	9001      	str	r0, [sp, #4]
  403526:	f7ff ba67 	b.w	4029f8 <_vfiprintf_r+0x240>
  40352a:	2200      	movs	r2, #0
  40352c:	9201      	str	r2, [sp, #4]
  40352e:	f7ff b9ac 	b.w	40288a <_vfiprintf_r+0xd2>
  403532:	9204      	str	r2, [sp, #16]
  403534:	4699      	mov	r9, r3
  403536:	e6b2      	b.n	40329e <_vfiprintf_r+0xae6>
  403538:	9a04      	ldr	r2, [sp, #16]
  40353a:	6813      	ldr	r3, [r2, #0]
  40353c:	9301      	str	r3, [sp, #4]
  40353e:	3204      	adds	r2, #4
  403540:	2b00      	cmp	r3, #0
  403542:	9204      	str	r2, [sp, #16]
  403544:	f898 3001 	ldrb.w	r3, [r8, #1]
  403548:	46a8      	mov	r8, r5
  40354a:	f6bf a99c 	bge.w	402886 <_vfiprintf_r+0xce>
  40354e:	f04f 32ff 	mov.w	r2, #4294967295
  403552:	9201      	str	r2, [sp, #4]
  403554:	f7ff b997 	b.w	402886 <_vfiprintf_r+0xce>
  403558:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40355c:	e48e      	b.n	402e7c <_vfiprintf_r+0x6c4>
  40355e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403562:	e4f0      	b.n	402f46 <_vfiprintf_r+0x78e>
  403564:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403568:	e4ab      	b.n	402ec2 <_vfiprintf_r+0x70a>
  40356a:	4699      	mov	r9, r3
  40356c:	07f3      	lsls	r3, r6, #31
  40356e:	d505      	bpl.n	40357c <_vfiprintf_r+0xdc4>
  403570:	af2a      	add	r7, sp, #168	; 0xa8
  403572:	2330      	movs	r3, #48	; 0x30
  403574:	f807 3d41 	strb.w	r3, [r7, #-65]!
  403578:	f7ff bb97 	b.w	402caa <_vfiprintf_r+0x4f2>
  40357c:	9b01      	ldr	r3, [sp, #4]
  40357e:	9303      	str	r3, [sp, #12]
  403580:	465f      	mov	r7, fp
  403582:	f7ff ba39 	b.w	4029f8 <_vfiprintf_r+0x240>
  403586:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40358a:	e443      	b.n	402e14 <_vfiprintf_r+0x65c>
  40358c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403590:	f7ff bb9a 	b.w	402cc8 <_vfiprintf_r+0x510>
  403594:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403598:	f7ff bb4d 	b.w	402c36 <_vfiprintf_r+0x47e>
  40359c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4035a0:	e50f      	b.n	402fc2 <_vfiprintf_r+0x80a>
  4035a2:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4035a6:	e4f3      	b.n	402f90 <_vfiprintf_r+0x7d8>
  4035a8:	004056e8 	.word	0x004056e8
  4035ac:	004056fc 	.word	0x004056fc
  4035b0:	00405704 	.word	0x00405704

004035b4 <__sbprintf>:
  4035b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4035b6:	460c      	mov	r4, r1
  4035b8:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  4035bc:	8989      	ldrh	r1, [r1, #12]
  4035be:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4035c0:	89e5      	ldrh	r5, [r4, #14]
  4035c2:	9619      	str	r6, [sp, #100]	; 0x64
  4035c4:	f021 0102 	bic.w	r1, r1, #2
  4035c8:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4035ca:	f8ad 500e 	strh.w	r5, [sp, #14]
  4035ce:	2500      	movs	r5, #0
  4035d0:	69e7      	ldr	r7, [r4, #28]
  4035d2:	f8ad 100c 	strh.w	r1, [sp, #12]
  4035d6:	9609      	str	r6, [sp, #36]	; 0x24
  4035d8:	9506      	str	r5, [sp, #24]
  4035da:	ae1a      	add	r6, sp, #104	; 0x68
  4035dc:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4035e0:	4669      	mov	r1, sp
  4035e2:	9600      	str	r6, [sp, #0]
  4035e4:	9604      	str	r6, [sp, #16]
  4035e6:	9502      	str	r5, [sp, #8]
  4035e8:	9505      	str	r5, [sp, #20]
  4035ea:	9707      	str	r7, [sp, #28]
  4035ec:	4606      	mov	r6, r0
  4035ee:	f7ff f8e3 	bl	4027b8 <_vfiprintf_r>
  4035f2:	1e05      	subs	r5, r0, #0
  4035f4:	db07      	blt.n	403606 <__sbprintf+0x52>
  4035f6:	4630      	mov	r0, r6
  4035f8:	4669      	mov	r1, sp
  4035fa:	f000 f929 	bl	403850 <_fflush_r>
  4035fe:	2800      	cmp	r0, #0
  403600:	bf18      	it	ne
  403602:	f04f 35ff 	movne.w	r5, #4294967295
  403606:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40360a:	065b      	lsls	r3, r3, #25
  40360c:	d503      	bpl.n	403616 <__sbprintf+0x62>
  40360e:	89a3      	ldrh	r3, [r4, #12]
  403610:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403614:	81a3      	strh	r3, [r4, #12]
  403616:	4628      	mov	r0, r5
  403618:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  40361c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40361e:	bf00      	nop

00403620 <__swsetup_r>:
  403620:	b538      	push	{r3, r4, r5, lr}
  403622:	4b30      	ldr	r3, [pc, #192]	; (4036e4 <__swsetup_r+0xc4>)
  403624:	681b      	ldr	r3, [r3, #0]
  403626:	4605      	mov	r5, r0
  403628:	460c      	mov	r4, r1
  40362a:	b113      	cbz	r3, 403632 <__swsetup_r+0x12>
  40362c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40362e:	2a00      	cmp	r2, #0
  403630:	d038      	beq.n	4036a4 <__swsetup_r+0x84>
  403632:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403636:	b293      	uxth	r3, r2
  403638:	0718      	lsls	r0, r3, #28
  40363a:	d50c      	bpl.n	403656 <__swsetup_r+0x36>
  40363c:	6920      	ldr	r0, [r4, #16]
  40363e:	b1a8      	cbz	r0, 40366c <__swsetup_r+0x4c>
  403640:	f013 0201 	ands.w	r2, r3, #1
  403644:	d01e      	beq.n	403684 <__swsetup_r+0x64>
  403646:	6963      	ldr	r3, [r4, #20]
  403648:	2200      	movs	r2, #0
  40364a:	425b      	negs	r3, r3
  40364c:	61a3      	str	r3, [r4, #24]
  40364e:	60a2      	str	r2, [r4, #8]
  403650:	b1f0      	cbz	r0, 403690 <__swsetup_r+0x70>
  403652:	2000      	movs	r0, #0
  403654:	bd38      	pop	{r3, r4, r5, pc}
  403656:	06d9      	lsls	r1, r3, #27
  403658:	d53c      	bpl.n	4036d4 <__swsetup_r+0xb4>
  40365a:	0758      	lsls	r0, r3, #29
  40365c:	d426      	bmi.n	4036ac <__swsetup_r+0x8c>
  40365e:	6920      	ldr	r0, [r4, #16]
  403660:	f042 0308 	orr.w	r3, r2, #8
  403664:	81a3      	strh	r3, [r4, #12]
  403666:	b29b      	uxth	r3, r3
  403668:	2800      	cmp	r0, #0
  40366a:	d1e9      	bne.n	403640 <__swsetup_r+0x20>
  40366c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403670:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403674:	d0e4      	beq.n	403640 <__swsetup_r+0x20>
  403676:	4628      	mov	r0, r5
  403678:	4621      	mov	r1, r4
  40367a:	f000 fd4d 	bl	404118 <__smakebuf_r>
  40367e:	89a3      	ldrh	r3, [r4, #12]
  403680:	6920      	ldr	r0, [r4, #16]
  403682:	e7dd      	b.n	403640 <__swsetup_r+0x20>
  403684:	0799      	lsls	r1, r3, #30
  403686:	bf58      	it	pl
  403688:	6962      	ldrpl	r2, [r4, #20]
  40368a:	60a2      	str	r2, [r4, #8]
  40368c:	2800      	cmp	r0, #0
  40368e:	d1e0      	bne.n	403652 <__swsetup_r+0x32>
  403690:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403694:	061a      	lsls	r2, r3, #24
  403696:	d5dd      	bpl.n	403654 <__swsetup_r+0x34>
  403698:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40369c:	81a3      	strh	r3, [r4, #12]
  40369e:	f04f 30ff 	mov.w	r0, #4294967295
  4036a2:	bd38      	pop	{r3, r4, r5, pc}
  4036a4:	4618      	mov	r0, r3
  4036a6:	f000 f979 	bl	40399c <__sinit>
  4036aa:	e7c2      	b.n	403632 <__swsetup_r+0x12>
  4036ac:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4036ae:	b151      	cbz	r1, 4036c6 <__swsetup_r+0xa6>
  4036b0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4036b4:	4299      	cmp	r1, r3
  4036b6:	d004      	beq.n	4036c2 <__swsetup_r+0xa2>
  4036b8:	4628      	mov	r0, r5
  4036ba:	f000 fa39 	bl	403b30 <_free_r>
  4036be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4036c2:	2300      	movs	r3, #0
  4036c4:	6323      	str	r3, [r4, #48]	; 0x30
  4036c6:	2300      	movs	r3, #0
  4036c8:	6920      	ldr	r0, [r4, #16]
  4036ca:	6063      	str	r3, [r4, #4]
  4036cc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4036d0:	6020      	str	r0, [r4, #0]
  4036d2:	e7c5      	b.n	403660 <__swsetup_r+0x40>
  4036d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4036d8:	2309      	movs	r3, #9
  4036da:	602b      	str	r3, [r5, #0]
  4036dc:	f04f 30ff 	mov.w	r0, #4294967295
  4036e0:	81a2      	strh	r2, [r4, #12]
  4036e2:	bd38      	pop	{r3, r4, r5, pc}
  4036e4:	20400430 	.word	0x20400430

004036e8 <register_fini>:
  4036e8:	4b02      	ldr	r3, [pc, #8]	; (4036f4 <register_fini+0xc>)
  4036ea:	b113      	cbz	r3, 4036f2 <register_fini+0xa>
  4036ec:	4802      	ldr	r0, [pc, #8]	; (4036f8 <register_fini+0x10>)
  4036ee:	f000 b805 	b.w	4036fc <atexit>
  4036f2:	4770      	bx	lr
  4036f4:	00000000 	.word	0x00000000
  4036f8:	004039b1 	.word	0x004039b1

004036fc <atexit>:
  4036fc:	2300      	movs	r3, #0
  4036fe:	4601      	mov	r1, r0
  403700:	461a      	mov	r2, r3
  403702:	4618      	mov	r0, r3
  403704:	f001 bd4e 	b.w	4051a4 <__register_exitproc>

00403708 <__sflush_r>:
  403708:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40370c:	b29a      	uxth	r2, r3
  40370e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403712:	460d      	mov	r5, r1
  403714:	0711      	lsls	r1, r2, #28
  403716:	4680      	mov	r8, r0
  403718:	d43c      	bmi.n	403794 <__sflush_r+0x8c>
  40371a:	686a      	ldr	r2, [r5, #4]
  40371c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403720:	2a00      	cmp	r2, #0
  403722:	81ab      	strh	r3, [r5, #12]
  403724:	dd73      	ble.n	40380e <__sflush_r+0x106>
  403726:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403728:	2c00      	cmp	r4, #0
  40372a:	d04b      	beq.n	4037c4 <__sflush_r+0xbc>
  40372c:	b29b      	uxth	r3, r3
  40372e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  403732:	2100      	movs	r1, #0
  403734:	b292      	uxth	r2, r2
  403736:	f8d8 6000 	ldr.w	r6, [r8]
  40373a:	f8c8 1000 	str.w	r1, [r8]
  40373e:	2a00      	cmp	r2, #0
  403740:	d069      	beq.n	403816 <__sflush_r+0x10e>
  403742:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  403744:	075f      	lsls	r7, r3, #29
  403746:	d505      	bpl.n	403754 <__sflush_r+0x4c>
  403748:	6869      	ldr	r1, [r5, #4]
  40374a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40374c:	1a52      	subs	r2, r2, r1
  40374e:	b10b      	cbz	r3, 403754 <__sflush_r+0x4c>
  403750:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  403752:	1ad2      	subs	r2, r2, r3
  403754:	2300      	movs	r3, #0
  403756:	69e9      	ldr	r1, [r5, #28]
  403758:	4640      	mov	r0, r8
  40375a:	47a0      	blx	r4
  40375c:	1c44      	adds	r4, r0, #1
  40375e:	d03c      	beq.n	4037da <__sflush_r+0xd2>
  403760:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403764:	692a      	ldr	r2, [r5, #16]
  403766:	602a      	str	r2, [r5, #0]
  403768:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40376c:	2200      	movs	r2, #0
  40376e:	81ab      	strh	r3, [r5, #12]
  403770:	04db      	lsls	r3, r3, #19
  403772:	606a      	str	r2, [r5, #4]
  403774:	d449      	bmi.n	40380a <__sflush_r+0x102>
  403776:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403778:	f8c8 6000 	str.w	r6, [r8]
  40377c:	b311      	cbz	r1, 4037c4 <__sflush_r+0xbc>
  40377e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  403782:	4299      	cmp	r1, r3
  403784:	d002      	beq.n	40378c <__sflush_r+0x84>
  403786:	4640      	mov	r0, r8
  403788:	f000 f9d2 	bl	403b30 <_free_r>
  40378c:	2000      	movs	r0, #0
  40378e:	6328      	str	r0, [r5, #48]	; 0x30
  403790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403794:	692e      	ldr	r6, [r5, #16]
  403796:	b1ae      	cbz	r6, 4037c4 <__sflush_r+0xbc>
  403798:	682c      	ldr	r4, [r5, #0]
  40379a:	602e      	str	r6, [r5, #0]
  40379c:	0790      	lsls	r0, r2, #30
  40379e:	bf0c      	ite	eq
  4037a0:	696b      	ldreq	r3, [r5, #20]
  4037a2:	2300      	movne	r3, #0
  4037a4:	1ba4      	subs	r4, r4, r6
  4037a6:	60ab      	str	r3, [r5, #8]
  4037a8:	e00a      	b.n	4037c0 <__sflush_r+0xb8>
  4037aa:	4623      	mov	r3, r4
  4037ac:	4632      	mov	r2, r6
  4037ae:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4037b0:	69e9      	ldr	r1, [r5, #28]
  4037b2:	4640      	mov	r0, r8
  4037b4:	47b8      	blx	r7
  4037b6:	2800      	cmp	r0, #0
  4037b8:	eba4 0400 	sub.w	r4, r4, r0
  4037bc:	4406      	add	r6, r0
  4037be:	dd04      	ble.n	4037ca <__sflush_r+0xc2>
  4037c0:	2c00      	cmp	r4, #0
  4037c2:	dcf2      	bgt.n	4037aa <__sflush_r+0xa2>
  4037c4:	2000      	movs	r0, #0
  4037c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4037ca:	89ab      	ldrh	r3, [r5, #12]
  4037cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4037d0:	81ab      	strh	r3, [r5, #12]
  4037d2:	f04f 30ff 	mov.w	r0, #4294967295
  4037d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4037da:	f8d8 2000 	ldr.w	r2, [r8]
  4037de:	2a1d      	cmp	r2, #29
  4037e0:	d8f3      	bhi.n	4037ca <__sflush_r+0xc2>
  4037e2:	4b1a      	ldr	r3, [pc, #104]	; (40384c <__sflush_r+0x144>)
  4037e4:	40d3      	lsrs	r3, r2
  4037e6:	f003 0301 	and.w	r3, r3, #1
  4037ea:	f083 0401 	eor.w	r4, r3, #1
  4037ee:	2b00      	cmp	r3, #0
  4037f0:	d0eb      	beq.n	4037ca <__sflush_r+0xc2>
  4037f2:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4037f6:	6929      	ldr	r1, [r5, #16]
  4037f8:	6029      	str	r1, [r5, #0]
  4037fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4037fe:	04d9      	lsls	r1, r3, #19
  403800:	606c      	str	r4, [r5, #4]
  403802:	81ab      	strh	r3, [r5, #12]
  403804:	d5b7      	bpl.n	403776 <__sflush_r+0x6e>
  403806:	2a00      	cmp	r2, #0
  403808:	d1b5      	bne.n	403776 <__sflush_r+0x6e>
  40380a:	6528      	str	r0, [r5, #80]	; 0x50
  40380c:	e7b3      	b.n	403776 <__sflush_r+0x6e>
  40380e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  403810:	2a00      	cmp	r2, #0
  403812:	dc88      	bgt.n	403726 <__sflush_r+0x1e>
  403814:	e7d6      	b.n	4037c4 <__sflush_r+0xbc>
  403816:	2301      	movs	r3, #1
  403818:	69e9      	ldr	r1, [r5, #28]
  40381a:	4640      	mov	r0, r8
  40381c:	47a0      	blx	r4
  40381e:	1c43      	adds	r3, r0, #1
  403820:	4602      	mov	r2, r0
  403822:	d002      	beq.n	40382a <__sflush_r+0x122>
  403824:	89ab      	ldrh	r3, [r5, #12]
  403826:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403828:	e78c      	b.n	403744 <__sflush_r+0x3c>
  40382a:	f8d8 3000 	ldr.w	r3, [r8]
  40382e:	2b00      	cmp	r3, #0
  403830:	d0f8      	beq.n	403824 <__sflush_r+0x11c>
  403832:	2b1d      	cmp	r3, #29
  403834:	d001      	beq.n	40383a <__sflush_r+0x132>
  403836:	2b16      	cmp	r3, #22
  403838:	d102      	bne.n	403840 <__sflush_r+0x138>
  40383a:	f8c8 6000 	str.w	r6, [r8]
  40383e:	e7c1      	b.n	4037c4 <__sflush_r+0xbc>
  403840:	89ab      	ldrh	r3, [r5, #12]
  403842:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403846:	81ab      	strh	r3, [r5, #12]
  403848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40384c:	20400001 	.word	0x20400001

00403850 <_fflush_r>:
  403850:	b510      	push	{r4, lr}
  403852:	4604      	mov	r4, r0
  403854:	b082      	sub	sp, #8
  403856:	b108      	cbz	r0, 40385c <_fflush_r+0xc>
  403858:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40385a:	b153      	cbz	r3, 403872 <_fflush_r+0x22>
  40385c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  403860:	b908      	cbnz	r0, 403866 <_fflush_r+0x16>
  403862:	b002      	add	sp, #8
  403864:	bd10      	pop	{r4, pc}
  403866:	4620      	mov	r0, r4
  403868:	b002      	add	sp, #8
  40386a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40386e:	f7ff bf4b 	b.w	403708 <__sflush_r>
  403872:	9101      	str	r1, [sp, #4]
  403874:	f000 f892 	bl	40399c <__sinit>
  403878:	9901      	ldr	r1, [sp, #4]
  40387a:	e7ef      	b.n	40385c <_fflush_r+0xc>

0040387c <fflush>:
  40387c:	b120      	cbz	r0, 403888 <fflush+0xc>
  40387e:	4b05      	ldr	r3, [pc, #20]	; (403894 <fflush+0x18>)
  403880:	4601      	mov	r1, r0
  403882:	6818      	ldr	r0, [r3, #0]
  403884:	f7ff bfe4 	b.w	403850 <_fflush_r>
  403888:	4b03      	ldr	r3, [pc, #12]	; (403898 <fflush+0x1c>)
  40388a:	4904      	ldr	r1, [pc, #16]	; (40389c <fflush+0x20>)
  40388c:	6818      	ldr	r0, [r3, #0]
  40388e:	f000 bbdf 	b.w	404050 <_fwalk_reent>
  403892:	bf00      	nop
  403894:	20400430 	.word	0x20400430
  403898:	004056c0 	.word	0x004056c0
  40389c:	00403851 	.word	0x00403851

004038a0 <_cleanup_r>:
  4038a0:	4901      	ldr	r1, [pc, #4]	; (4038a8 <_cleanup_r+0x8>)
  4038a2:	f000 bbd5 	b.w	404050 <_fwalk_reent>
  4038a6:	bf00      	nop
  4038a8:	0040526d 	.word	0x0040526d

004038ac <__sinit.part.1>:
  4038ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4038b0:	4b35      	ldr	r3, [pc, #212]	; (403988 <__sinit.part.1+0xdc>)
  4038b2:	6845      	ldr	r5, [r0, #4]
  4038b4:	63c3      	str	r3, [r0, #60]	; 0x3c
  4038b6:	2400      	movs	r4, #0
  4038b8:	4607      	mov	r7, r0
  4038ba:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4038be:	2304      	movs	r3, #4
  4038c0:	2103      	movs	r1, #3
  4038c2:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4038c6:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4038ca:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4038ce:	b083      	sub	sp, #12
  4038d0:	602c      	str	r4, [r5, #0]
  4038d2:	606c      	str	r4, [r5, #4]
  4038d4:	60ac      	str	r4, [r5, #8]
  4038d6:	666c      	str	r4, [r5, #100]	; 0x64
  4038d8:	81ec      	strh	r4, [r5, #14]
  4038da:	612c      	str	r4, [r5, #16]
  4038dc:	616c      	str	r4, [r5, #20]
  4038de:	61ac      	str	r4, [r5, #24]
  4038e0:	81ab      	strh	r3, [r5, #12]
  4038e2:	4621      	mov	r1, r4
  4038e4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4038e8:	2208      	movs	r2, #8
  4038ea:	f7fe fe11 	bl	402510 <memset>
  4038ee:	68be      	ldr	r6, [r7, #8]
  4038f0:	f8df b098 	ldr.w	fp, [pc, #152]	; 40398c <__sinit.part.1+0xe0>
  4038f4:	f8df a098 	ldr.w	sl, [pc, #152]	; 403990 <__sinit.part.1+0xe4>
  4038f8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 403994 <__sinit.part.1+0xe8>
  4038fc:	f8df 8098 	ldr.w	r8, [pc, #152]	; 403998 <__sinit.part.1+0xec>
  403900:	f8c5 b020 	str.w	fp, [r5, #32]
  403904:	2301      	movs	r3, #1
  403906:	2209      	movs	r2, #9
  403908:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40390c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403910:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403914:	61ed      	str	r5, [r5, #28]
  403916:	4621      	mov	r1, r4
  403918:	81f3      	strh	r3, [r6, #14]
  40391a:	81b2      	strh	r2, [r6, #12]
  40391c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  403920:	6034      	str	r4, [r6, #0]
  403922:	6074      	str	r4, [r6, #4]
  403924:	60b4      	str	r4, [r6, #8]
  403926:	6674      	str	r4, [r6, #100]	; 0x64
  403928:	6134      	str	r4, [r6, #16]
  40392a:	6174      	str	r4, [r6, #20]
  40392c:	61b4      	str	r4, [r6, #24]
  40392e:	2208      	movs	r2, #8
  403930:	9301      	str	r3, [sp, #4]
  403932:	f7fe fded 	bl	402510 <memset>
  403936:	68fd      	ldr	r5, [r7, #12]
  403938:	61f6      	str	r6, [r6, #28]
  40393a:	2012      	movs	r0, #18
  40393c:	2202      	movs	r2, #2
  40393e:	f8c6 b020 	str.w	fp, [r6, #32]
  403942:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  403946:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40394a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40394e:	4621      	mov	r1, r4
  403950:	81a8      	strh	r0, [r5, #12]
  403952:	81ea      	strh	r2, [r5, #14]
  403954:	602c      	str	r4, [r5, #0]
  403956:	606c      	str	r4, [r5, #4]
  403958:	60ac      	str	r4, [r5, #8]
  40395a:	666c      	str	r4, [r5, #100]	; 0x64
  40395c:	612c      	str	r4, [r5, #16]
  40395e:	616c      	str	r4, [r5, #20]
  403960:	61ac      	str	r4, [r5, #24]
  403962:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  403966:	2208      	movs	r2, #8
  403968:	f7fe fdd2 	bl	402510 <memset>
  40396c:	9b01      	ldr	r3, [sp, #4]
  40396e:	61ed      	str	r5, [r5, #28]
  403970:	f8c5 b020 	str.w	fp, [r5, #32]
  403974:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403978:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40397c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403980:	63bb      	str	r3, [r7, #56]	; 0x38
  403982:	b003      	add	sp, #12
  403984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403988:	004038a1 	.word	0x004038a1
  40398c:	00404ef1 	.word	0x00404ef1
  403990:	00404f15 	.word	0x00404f15
  403994:	00404f51 	.word	0x00404f51
  403998:	00404f71 	.word	0x00404f71

0040399c <__sinit>:
  40399c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40399e:	b103      	cbz	r3, 4039a2 <__sinit+0x6>
  4039a0:	4770      	bx	lr
  4039a2:	f7ff bf83 	b.w	4038ac <__sinit.part.1>
  4039a6:	bf00      	nop

004039a8 <__sfp_lock_acquire>:
  4039a8:	4770      	bx	lr
  4039aa:	bf00      	nop

004039ac <__sfp_lock_release>:
  4039ac:	4770      	bx	lr
  4039ae:	bf00      	nop

004039b0 <__libc_fini_array>:
  4039b0:	b538      	push	{r3, r4, r5, lr}
  4039b2:	4d07      	ldr	r5, [pc, #28]	; (4039d0 <__libc_fini_array+0x20>)
  4039b4:	4c07      	ldr	r4, [pc, #28]	; (4039d4 <__libc_fini_array+0x24>)
  4039b6:	1b2c      	subs	r4, r5, r4
  4039b8:	10a4      	asrs	r4, r4, #2
  4039ba:	d005      	beq.n	4039c8 <__libc_fini_array+0x18>
  4039bc:	3c01      	subs	r4, #1
  4039be:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4039c2:	4798      	blx	r3
  4039c4:	2c00      	cmp	r4, #0
  4039c6:	d1f9      	bne.n	4039bc <__libc_fini_array+0xc>
  4039c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4039cc:	f001 beac 	b.w	405728 <_fini>
  4039d0:	00405738 	.word	0x00405738
  4039d4:	00405734 	.word	0x00405734

004039d8 <__fputwc>:
  4039d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4039dc:	b082      	sub	sp, #8
  4039de:	4680      	mov	r8, r0
  4039e0:	4689      	mov	r9, r1
  4039e2:	4614      	mov	r4, r2
  4039e4:	f000 fb62 	bl	4040ac <__locale_mb_cur_max>
  4039e8:	2801      	cmp	r0, #1
  4039ea:	d033      	beq.n	403a54 <__fputwc+0x7c>
  4039ec:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4039f0:	464a      	mov	r2, r9
  4039f2:	a901      	add	r1, sp, #4
  4039f4:	4640      	mov	r0, r8
  4039f6:	f001 fb87 	bl	405108 <_wcrtomb_r>
  4039fa:	f1b0 3fff 	cmp.w	r0, #4294967295
  4039fe:	4682      	mov	sl, r0
  403a00:	d021      	beq.n	403a46 <__fputwc+0x6e>
  403a02:	b388      	cbz	r0, 403a68 <__fputwc+0x90>
  403a04:	f89d 6004 	ldrb.w	r6, [sp, #4]
  403a08:	2500      	movs	r5, #0
  403a0a:	e008      	b.n	403a1e <__fputwc+0x46>
  403a0c:	6823      	ldr	r3, [r4, #0]
  403a0e:	1c5a      	adds	r2, r3, #1
  403a10:	6022      	str	r2, [r4, #0]
  403a12:	701e      	strb	r6, [r3, #0]
  403a14:	3501      	adds	r5, #1
  403a16:	4555      	cmp	r5, sl
  403a18:	d226      	bcs.n	403a68 <__fputwc+0x90>
  403a1a:	ab01      	add	r3, sp, #4
  403a1c:	5d5e      	ldrb	r6, [r3, r5]
  403a1e:	68a3      	ldr	r3, [r4, #8]
  403a20:	3b01      	subs	r3, #1
  403a22:	2b00      	cmp	r3, #0
  403a24:	60a3      	str	r3, [r4, #8]
  403a26:	daf1      	bge.n	403a0c <__fputwc+0x34>
  403a28:	69a7      	ldr	r7, [r4, #24]
  403a2a:	42bb      	cmp	r3, r7
  403a2c:	4631      	mov	r1, r6
  403a2e:	4622      	mov	r2, r4
  403a30:	4640      	mov	r0, r8
  403a32:	db01      	blt.n	403a38 <__fputwc+0x60>
  403a34:	2e0a      	cmp	r6, #10
  403a36:	d1e9      	bne.n	403a0c <__fputwc+0x34>
  403a38:	f001 fb10 	bl	40505c <__swbuf_r>
  403a3c:	1c43      	adds	r3, r0, #1
  403a3e:	d1e9      	bne.n	403a14 <__fputwc+0x3c>
  403a40:	b002      	add	sp, #8
  403a42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403a46:	89a3      	ldrh	r3, [r4, #12]
  403a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403a4c:	81a3      	strh	r3, [r4, #12]
  403a4e:	b002      	add	sp, #8
  403a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403a54:	f109 33ff 	add.w	r3, r9, #4294967295
  403a58:	2bfe      	cmp	r3, #254	; 0xfe
  403a5a:	d8c7      	bhi.n	4039ec <__fputwc+0x14>
  403a5c:	fa5f f689 	uxtb.w	r6, r9
  403a60:	4682      	mov	sl, r0
  403a62:	f88d 6004 	strb.w	r6, [sp, #4]
  403a66:	e7cf      	b.n	403a08 <__fputwc+0x30>
  403a68:	4648      	mov	r0, r9
  403a6a:	b002      	add	sp, #8
  403a6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403a70 <_fputwc_r>:
  403a70:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  403a74:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  403a78:	d10a      	bne.n	403a90 <_fputwc_r+0x20>
  403a7a:	b410      	push	{r4}
  403a7c:	6e54      	ldr	r4, [r2, #100]	; 0x64
  403a7e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403a82:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  403a86:	6654      	str	r4, [r2, #100]	; 0x64
  403a88:	8193      	strh	r3, [r2, #12]
  403a8a:	bc10      	pop	{r4}
  403a8c:	f7ff bfa4 	b.w	4039d8 <__fputwc>
  403a90:	f7ff bfa2 	b.w	4039d8 <__fputwc>

00403a94 <_malloc_trim_r>:
  403a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403a96:	4f23      	ldr	r7, [pc, #140]	; (403b24 <_malloc_trim_r+0x90>)
  403a98:	460c      	mov	r4, r1
  403a9a:	4606      	mov	r6, r0
  403a9c:	f000 ff8e 	bl	4049bc <__malloc_lock>
  403aa0:	68bb      	ldr	r3, [r7, #8]
  403aa2:	685d      	ldr	r5, [r3, #4]
  403aa4:	f025 0503 	bic.w	r5, r5, #3
  403aa8:	1b29      	subs	r1, r5, r4
  403aaa:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  403aae:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403ab2:	f021 010f 	bic.w	r1, r1, #15
  403ab6:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403aba:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403abe:	db07      	blt.n	403ad0 <_malloc_trim_r+0x3c>
  403ac0:	2100      	movs	r1, #0
  403ac2:	4630      	mov	r0, r6
  403ac4:	f001 fa02 	bl	404ecc <_sbrk_r>
  403ac8:	68bb      	ldr	r3, [r7, #8]
  403aca:	442b      	add	r3, r5
  403acc:	4298      	cmp	r0, r3
  403ace:	d004      	beq.n	403ada <_malloc_trim_r+0x46>
  403ad0:	4630      	mov	r0, r6
  403ad2:	f000 ff75 	bl	4049c0 <__malloc_unlock>
  403ad6:	2000      	movs	r0, #0
  403ad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ada:	4261      	negs	r1, r4
  403adc:	4630      	mov	r0, r6
  403ade:	f001 f9f5 	bl	404ecc <_sbrk_r>
  403ae2:	3001      	adds	r0, #1
  403ae4:	d00d      	beq.n	403b02 <_malloc_trim_r+0x6e>
  403ae6:	4b10      	ldr	r3, [pc, #64]	; (403b28 <_malloc_trim_r+0x94>)
  403ae8:	68ba      	ldr	r2, [r7, #8]
  403aea:	6819      	ldr	r1, [r3, #0]
  403aec:	1b2d      	subs	r5, r5, r4
  403aee:	f045 0501 	orr.w	r5, r5, #1
  403af2:	4630      	mov	r0, r6
  403af4:	1b09      	subs	r1, r1, r4
  403af6:	6055      	str	r5, [r2, #4]
  403af8:	6019      	str	r1, [r3, #0]
  403afa:	f000 ff61 	bl	4049c0 <__malloc_unlock>
  403afe:	2001      	movs	r0, #1
  403b00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403b02:	2100      	movs	r1, #0
  403b04:	4630      	mov	r0, r6
  403b06:	f001 f9e1 	bl	404ecc <_sbrk_r>
  403b0a:	68ba      	ldr	r2, [r7, #8]
  403b0c:	1a83      	subs	r3, r0, r2
  403b0e:	2b0f      	cmp	r3, #15
  403b10:	ddde      	ble.n	403ad0 <_malloc_trim_r+0x3c>
  403b12:	4c06      	ldr	r4, [pc, #24]	; (403b2c <_malloc_trim_r+0x98>)
  403b14:	4904      	ldr	r1, [pc, #16]	; (403b28 <_malloc_trim_r+0x94>)
  403b16:	6824      	ldr	r4, [r4, #0]
  403b18:	f043 0301 	orr.w	r3, r3, #1
  403b1c:	1b00      	subs	r0, r0, r4
  403b1e:	6053      	str	r3, [r2, #4]
  403b20:	6008      	str	r0, [r1, #0]
  403b22:	e7d5      	b.n	403ad0 <_malloc_trim_r+0x3c>
  403b24:	20400458 	.word	0x20400458
  403b28:	20400914 	.word	0x20400914
  403b2c:	20400864 	.word	0x20400864

00403b30 <_free_r>:
  403b30:	2900      	cmp	r1, #0
  403b32:	d045      	beq.n	403bc0 <_free_r+0x90>
  403b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403b38:	460d      	mov	r5, r1
  403b3a:	4680      	mov	r8, r0
  403b3c:	f000 ff3e 	bl	4049bc <__malloc_lock>
  403b40:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403b44:	496a      	ldr	r1, [pc, #424]	; (403cf0 <_free_r+0x1c0>)
  403b46:	f027 0301 	bic.w	r3, r7, #1
  403b4a:	f1a5 0408 	sub.w	r4, r5, #8
  403b4e:	18e2      	adds	r2, r4, r3
  403b50:	688e      	ldr	r6, [r1, #8]
  403b52:	6850      	ldr	r0, [r2, #4]
  403b54:	42b2      	cmp	r2, r6
  403b56:	f020 0003 	bic.w	r0, r0, #3
  403b5a:	d062      	beq.n	403c22 <_free_r+0xf2>
  403b5c:	07fe      	lsls	r6, r7, #31
  403b5e:	6050      	str	r0, [r2, #4]
  403b60:	d40b      	bmi.n	403b7a <_free_r+0x4a>
  403b62:	f855 7c08 	ldr.w	r7, [r5, #-8]
  403b66:	1be4      	subs	r4, r4, r7
  403b68:	f101 0e08 	add.w	lr, r1, #8
  403b6c:	68a5      	ldr	r5, [r4, #8]
  403b6e:	4575      	cmp	r5, lr
  403b70:	443b      	add	r3, r7
  403b72:	d06f      	beq.n	403c54 <_free_r+0x124>
  403b74:	68e7      	ldr	r7, [r4, #12]
  403b76:	60ef      	str	r7, [r5, #12]
  403b78:	60bd      	str	r5, [r7, #8]
  403b7a:	1815      	adds	r5, r2, r0
  403b7c:	686d      	ldr	r5, [r5, #4]
  403b7e:	07ed      	lsls	r5, r5, #31
  403b80:	d542      	bpl.n	403c08 <_free_r+0xd8>
  403b82:	f043 0201 	orr.w	r2, r3, #1
  403b86:	6062      	str	r2, [r4, #4]
  403b88:	50e3      	str	r3, [r4, r3]
  403b8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403b8e:	d218      	bcs.n	403bc2 <_free_r+0x92>
  403b90:	08db      	lsrs	r3, r3, #3
  403b92:	1c5a      	adds	r2, r3, #1
  403b94:	684d      	ldr	r5, [r1, #4]
  403b96:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  403b9a:	60a7      	str	r7, [r4, #8]
  403b9c:	2001      	movs	r0, #1
  403b9e:	109b      	asrs	r3, r3, #2
  403ba0:	fa00 f303 	lsl.w	r3, r0, r3
  403ba4:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  403ba8:	431d      	orrs	r5, r3
  403baa:	3808      	subs	r0, #8
  403bac:	60e0      	str	r0, [r4, #12]
  403bae:	604d      	str	r5, [r1, #4]
  403bb0:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  403bb4:	60fc      	str	r4, [r7, #12]
  403bb6:	4640      	mov	r0, r8
  403bb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403bbc:	f000 bf00 	b.w	4049c0 <__malloc_unlock>
  403bc0:	4770      	bx	lr
  403bc2:	0a5a      	lsrs	r2, r3, #9
  403bc4:	2a04      	cmp	r2, #4
  403bc6:	d853      	bhi.n	403c70 <_free_r+0x140>
  403bc8:	099a      	lsrs	r2, r3, #6
  403bca:	f102 0739 	add.w	r7, r2, #57	; 0x39
  403bce:	007f      	lsls	r7, r7, #1
  403bd0:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403bd4:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  403bd8:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  403bdc:	4944      	ldr	r1, [pc, #272]	; (403cf0 <_free_r+0x1c0>)
  403bde:	3808      	subs	r0, #8
  403be0:	4290      	cmp	r0, r2
  403be2:	d04d      	beq.n	403c80 <_free_r+0x150>
  403be4:	6851      	ldr	r1, [r2, #4]
  403be6:	f021 0103 	bic.w	r1, r1, #3
  403bea:	428b      	cmp	r3, r1
  403bec:	d202      	bcs.n	403bf4 <_free_r+0xc4>
  403bee:	6892      	ldr	r2, [r2, #8]
  403bf0:	4290      	cmp	r0, r2
  403bf2:	d1f7      	bne.n	403be4 <_free_r+0xb4>
  403bf4:	68d0      	ldr	r0, [r2, #12]
  403bf6:	60e0      	str	r0, [r4, #12]
  403bf8:	60a2      	str	r2, [r4, #8]
  403bfa:	6084      	str	r4, [r0, #8]
  403bfc:	60d4      	str	r4, [r2, #12]
  403bfe:	4640      	mov	r0, r8
  403c00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403c04:	f000 bedc 	b.w	4049c0 <__malloc_unlock>
  403c08:	6895      	ldr	r5, [r2, #8]
  403c0a:	4f3a      	ldr	r7, [pc, #232]	; (403cf4 <_free_r+0x1c4>)
  403c0c:	42bd      	cmp	r5, r7
  403c0e:	4403      	add	r3, r0
  403c10:	d03f      	beq.n	403c92 <_free_r+0x162>
  403c12:	68d0      	ldr	r0, [r2, #12]
  403c14:	60e8      	str	r0, [r5, #12]
  403c16:	f043 0201 	orr.w	r2, r3, #1
  403c1a:	6085      	str	r5, [r0, #8]
  403c1c:	6062      	str	r2, [r4, #4]
  403c1e:	50e3      	str	r3, [r4, r3]
  403c20:	e7b3      	b.n	403b8a <_free_r+0x5a>
  403c22:	07ff      	lsls	r7, r7, #31
  403c24:	4403      	add	r3, r0
  403c26:	d407      	bmi.n	403c38 <_free_r+0x108>
  403c28:	f855 2c08 	ldr.w	r2, [r5, #-8]
  403c2c:	1aa4      	subs	r4, r4, r2
  403c2e:	4413      	add	r3, r2
  403c30:	68a0      	ldr	r0, [r4, #8]
  403c32:	68e2      	ldr	r2, [r4, #12]
  403c34:	60c2      	str	r2, [r0, #12]
  403c36:	6090      	str	r0, [r2, #8]
  403c38:	4a2f      	ldr	r2, [pc, #188]	; (403cf8 <_free_r+0x1c8>)
  403c3a:	6812      	ldr	r2, [r2, #0]
  403c3c:	f043 0001 	orr.w	r0, r3, #1
  403c40:	4293      	cmp	r3, r2
  403c42:	6060      	str	r0, [r4, #4]
  403c44:	608c      	str	r4, [r1, #8]
  403c46:	d3b6      	bcc.n	403bb6 <_free_r+0x86>
  403c48:	4b2c      	ldr	r3, [pc, #176]	; (403cfc <_free_r+0x1cc>)
  403c4a:	4640      	mov	r0, r8
  403c4c:	6819      	ldr	r1, [r3, #0]
  403c4e:	f7ff ff21 	bl	403a94 <_malloc_trim_r>
  403c52:	e7b0      	b.n	403bb6 <_free_r+0x86>
  403c54:	1811      	adds	r1, r2, r0
  403c56:	6849      	ldr	r1, [r1, #4]
  403c58:	07c9      	lsls	r1, r1, #31
  403c5a:	d444      	bmi.n	403ce6 <_free_r+0x1b6>
  403c5c:	6891      	ldr	r1, [r2, #8]
  403c5e:	68d2      	ldr	r2, [r2, #12]
  403c60:	60ca      	str	r2, [r1, #12]
  403c62:	4403      	add	r3, r0
  403c64:	f043 0001 	orr.w	r0, r3, #1
  403c68:	6091      	str	r1, [r2, #8]
  403c6a:	6060      	str	r0, [r4, #4]
  403c6c:	50e3      	str	r3, [r4, r3]
  403c6e:	e7a2      	b.n	403bb6 <_free_r+0x86>
  403c70:	2a14      	cmp	r2, #20
  403c72:	d817      	bhi.n	403ca4 <_free_r+0x174>
  403c74:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  403c78:	007f      	lsls	r7, r7, #1
  403c7a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403c7e:	e7a9      	b.n	403bd4 <_free_r+0xa4>
  403c80:	10aa      	asrs	r2, r5, #2
  403c82:	684b      	ldr	r3, [r1, #4]
  403c84:	2501      	movs	r5, #1
  403c86:	fa05 f202 	lsl.w	r2, r5, r2
  403c8a:	4313      	orrs	r3, r2
  403c8c:	604b      	str	r3, [r1, #4]
  403c8e:	4602      	mov	r2, r0
  403c90:	e7b1      	b.n	403bf6 <_free_r+0xc6>
  403c92:	f043 0201 	orr.w	r2, r3, #1
  403c96:	614c      	str	r4, [r1, #20]
  403c98:	610c      	str	r4, [r1, #16]
  403c9a:	60e5      	str	r5, [r4, #12]
  403c9c:	60a5      	str	r5, [r4, #8]
  403c9e:	6062      	str	r2, [r4, #4]
  403ca0:	50e3      	str	r3, [r4, r3]
  403ca2:	e788      	b.n	403bb6 <_free_r+0x86>
  403ca4:	2a54      	cmp	r2, #84	; 0x54
  403ca6:	d806      	bhi.n	403cb6 <_free_r+0x186>
  403ca8:	0b1a      	lsrs	r2, r3, #12
  403caa:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403cae:	007f      	lsls	r7, r7, #1
  403cb0:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  403cb4:	e78e      	b.n	403bd4 <_free_r+0xa4>
  403cb6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403cba:	d806      	bhi.n	403cca <_free_r+0x19a>
  403cbc:	0bda      	lsrs	r2, r3, #15
  403cbe:	f102 0778 	add.w	r7, r2, #120	; 0x78
  403cc2:	007f      	lsls	r7, r7, #1
  403cc4:	f102 0577 	add.w	r5, r2, #119	; 0x77
  403cc8:	e784      	b.n	403bd4 <_free_r+0xa4>
  403cca:	f240 5054 	movw	r0, #1364	; 0x554
  403cce:	4282      	cmp	r2, r0
  403cd0:	d806      	bhi.n	403ce0 <_free_r+0x1b0>
  403cd2:	0c9a      	lsrs	r2, r3, #18
  403cd4:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  403cd8:	007f      	lsls	r7, r7, #1
  403cda:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403cde:	e779      	b.n	403bd4 <_free_r+0xa4>
  403ce0:	27fe      	movs	r7, #254	; 0xfe
  403ce2:	257e      	movs	r5, #126	; 0x7e
  403ce4:	e776      	b.n	403bd4 <_free_r+0xa4>
  403ce6:	f043 0201 	orr.w	r2, r3, #1
  403cea:	6062      	str	r2, [r4, #4]
  403cec:	50e3      	str	r3, [r4, r3]
  403cee:	e762      	b.n	403bb6 <_free_r+0x86>
  403cf0:	20400458 	.word	0x20400458
  403cf4:	20400460 	.word	0x20400460
  403cf8:	20400860 	.word	0x20400860
  403cfc:	20400910 	.word	0x20400910

00403d00 <__sfvwrite_r>:
  403d00:	6893      	ldr	r3, [r2, #8]
  403d02:	2b00      	cmp	r3, #0
  403d04:	d076      	beq.n	403df4 <__sfvwrite_r+0xf4>
  403d06:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d0a:	898b      	ldrh	r3, [r1, #12]
  403d0c:	b085      	sub	sp, #20
  403d0e:	460c      	mov	r4, r1
  403d10:	0719      	lsls	r1, r3, #28
  403d12:	9001      	str	r0, [sp, #4]
  403d14:	4616      	mov	r6, r2
  403d16:	d529      	bpl.n	403d6c <__sfvwrite_r+0x6c>
  403d18:	6922      	ldr	r2, [r4, #16]
  403d1a:	b33a      	cbz	r2, 403d6c <__sfvwrite_r+0x6c>
  403d1c:	f003 0802 	and.w	r8, r3, #2
  403d20:	fa1f f088 	uxth.w	r0, r8
  403d24:	6835      	ldr	r5, [r6, #0]
  403d26:	2800      	cmp	r0, #0
  403d28:	d02f      	beq.n	403d8a <__sfvwrite_r+0x8a>
  403d2a:	f04f 0900 	mov.w	r9, #0
  403d2e:	4fb4      	ldr	r7, [pc, #720]	; (404000 <__sfvwrite_r+0x300>)
  403d30:	46c8      	mov	r8, r9
  403d32:	46b2      	mov	sl, r6
  403d34:	45b8      	cmp	r8, r7
  403d36:	4643      	mov	r3, r8
  403d38:	464a      	mov	r2, r9
  403d3a:	bf28      	it	cs
  403d3c:	463b      	movcs	r3, r7
  403d3e:	9801      	ldr	r0, [sp, #4]
  403d40:	f1b8 0f00 	cmp.w	r8, #0
  403d44:	d050      	beq.n	403de8 <__sfvwrite_r+0xe8>
  403d46:	69e1      	ldr	r1, [r4, #28]
  403d48:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403d4a:	47b0      	blx	r6
  403d4c:	2800      	cmp	r0, #0
  403d4e:	dd71      	ble.n	403e34 <__sfvwrite_r+0x134>
  403d50:	f8da 3008 	ldr.w	r3, [sl, #8]
  403d54:	1a1b      	subs	r3, r3, r0
  403d56:	4481      	add	r9, r0
  403d58:	ebc0 0808 	rsb	r8, r0, r8
  403d5c:	f8ca 3008 	str.w	r3, [sl, #8]
  403d60:	2b00      	cmp	r3, #0
  403d62:	d1e7      	bne.n	403d34 <__sfvwrite_r+0x34>
  403d64:	2000      	movs	r0, #0
  403d66:	b005      	add	sp, #20
  403d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d6c:	4621      	mov	r1, r4
  403d6e:	9801      	ldr	r0, [sp, #4]
  403d70:	f7ff fc56 	bl	403620 <__swsetup_r>
  403d74:	2800      	cmp	r0, #0
  403d76:	f040 813a 	bne.w	403fee <__sfvwrite_r+0x2ee>
  403d7a:	89a3      	ldrh	r3, [r4, #12]
  403d7c:	6835      	ldr	r5, [r6, #0]
  403d7e:	f003 0802 	and.w	r8, r3, #2
  403d82:	fa1f f088 	uxth.w	r0, r8
  403d86:	2800      	cmp	r0, #0
  403d88:	d1cf      	bne.n	403d2a <__sfvwrite_r+0x2a>
  403d8a:	f013 0901 	ands.w	r9, r3, #1
  403d8e:	d15b      	bne.n	403e48 <__sfvwrite_r+0x148>
  403d90:	464f      	mov	r7, r9
  403d92:	9602      	str	r6, [sp, #8]
  403d94:	b31f      	cbz	r7, 403dde <__sfvwrite_r+0xde>
  403d96:	059a      	lsls	r2, r3, #22
  403d98:	f8d4 8008 	ldr.w	r8, [r4, #8]
  403d9c:	d52c      	bpl.n	403df8 <__sfvwrite_r+0xf8>
  403d9e:	4547      	cmp	r7, r8
  403da0:	46c2      	mov	sl, r8
  403da2:	f0c0 80a4 	bcc.w	403eee <__sfvwrite_r+0x1ee>
  403da6:	f413 6f90 	tst.w	r3, #1152	; 0x480
  403daa:	f040 80b1 	bne.w	403f10 <__sfvwrite_r+0x210>
  403dae:	6820      	ldr	r0, [r4, #0]
  403db0:	4652      	mov	r2, sl
  403db2:	4649      	mov	r1, r9
  403db4:	f000 fd9e 	bl	4048f4 <memmove>
  403db8:	68a0      	ldr	r0, [r4, #8]
  403dba:	6823      	ldr	r3, [r4, #0]
  403dbc:	ebc8 0000 	rsb	r0, r8, r0
  403dc0:	4453      	add	r3, sl
  403dc2:	60a0      	str	r0, [r4, #8]
  403dc4:	6023      	str	r3, [r4, #0]
  403dc6:	4638      	mov	r0, r7
  403dc8:	9a02      	ldr	r2, [sp, #8]
  403dca:	6893      	ldr	r3, [r2, #8]
  403dcc:	1a1b      	subs	r3, r3, r0
  403dce:	4481      	add	r9, r0
  403dd0:	1a3f      	subs	r7, r7, r0
  403dd2:	6093      	str	r3, [r2, #8]
  403dd4:	2b00      	cmp	r3, #0
  403dd6:	d0c5      	beq.n	403d64 <__sfvwrite_r+0x64>
  403dd8:	89a3      	ldrh	r3, [r4, #12]
  403dda:	2f00      	cmp	r7, #0
  403ddc:	d1db      	bne.n	403d96 <__sfvwrite_r+0x96>
  403dde:	f8d5 9000 	ldr.w	r9, [r5]
  403de2:	686f      	ldr	r7, [r5, #4]
  403de4:	3508      	adds	r5, #8
  403de6:	e7d5      	b.n	403d94 <__sfvwrite_r+0x94>
  403de8:	f8d5 9000 	ldr.w	r9, [r5]
  403dec:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403df0:	3508      	adds	r5, #8
  403df2:	e79f      	b.n	403d34 <__sfvwrite_r+0x34>
  403df4:	2000      	movs	r0, #0
  403df6:	4770      	bx	lr
  403df8:	6820      	ldr	r0, [r4, #0]
  403dfa:	6923      	ldr	r3, [r4, #16]
  403dfc:	4298      	cmp	r0, r3
  403dfe:	d803      	bhi.n	403e08 <__sfvwrite_r+0x108>
  403e00:	6961      	ldr	r1, [r4, #20]
  403e02:	428f      	cmp	r7, r1
  403e04:	f080 80b7 	bcs.w	403f76 <__sfvwrite_r+0x276>
  403e08:	45b8      	cmp	r8, r7
  403e0a:	bf28      	it	cs
  403e0c:	46b8      	movcs	r8, r7
  403e0e:	4642      	mov	r2, r8
  403e10:	4649      	mov	r1, r9
  403e12:	f000 fd6f 	bl	4048f4 <memmove>
  403e16:	68a3      	ldr	r3, [r4, #8]
  403e18:	6822      	ldr	r2, [r4, #0]
  403e1a:	ebc8 0303 	rsb	r3, r8, r3
  403e1e:	4442      	add	r2, r8
  403e20:	60a3      	str	r3, [r4, #8]
  403e22:	6022      	str	r2, [r4, #0]
  403e24:	2b00      	cmp	r3, #0
  403e26:	d149      	bne.n	403ebc <__sfvwrite_r+0x1bc>
  403e28:	4621      	mov	r1, r4
  403e2a:	9801      	ldr	r0, [sp, #4]
  403e2c:	f7ff fd10 	bl	403850 <_fflush_r>
  403e30:	2800      	cmp	r0, #0
  403e32:	d043      	beq.n	403ebc <__sfvwrite_r+0x1bc>
  403e34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403e38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403e3c:	f04f 30ff 	mov.w	r0, #4294967295
  403e40:	81a3      	strh	r3, [r4, #12]
  403e42:	b005      	add	sp, #20
  403e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e48:	4680      	mov	r8, r0
  403e4a:	9002      	str	r0, [sp, #8]
  403e4c:	4682      	mov	sl, r0
  403e4e:	4681      	mov	r9, r0
  403e50:	f1b9 0f00 	cmp.w	r9, #0
  403e54:	d02a      	beq.n	403eac <__sfvwrite_r+0x1ac>
  403e56:	9b02      	ldr	r3, [sp, #8]
  403e58:	2b00      	cmp	r3, #0
  403e5a:	d04c      	beq.n	403ef6 <__sfvwrite_r+0x1f6>
  403e5c:	6820      	ldr	r0, [r4, #0]
  403e5e:	6923      	ldr	r3, [r4, #16]
  403e60:	6962      	ldr	r2, [r4, #20]
  403e62:	45c8      	cmp	r8, r9
  403e64:	46c3      	mov	fp, r8
  403e66:	bf28      	it	cs
  403e68:	46cb      	movcs	fp, r9
  403e6a:	4298      	cmp	r0, r3
  403e6c:	465f      	mov	r7, fp
  403e6e:	d904      	bls.n	403e7a <__sfvwrite_r+0x17a>
  403e70:	68a3      	ldr	r3, [r4, #8]
  403e72:	4413      	add	r3, r2
  403e74:	459b      	cmp	fp, r3
  403e76:	f300 8090 	bgt.w	403f9a <__sfvwrite_r+0x29a>
  403e7a:	4593      	cmp	fp, r2
  403e7c:	db20      	blt.n	403ec0 <__sfvwrite_r+0x1c0>
  403e7e:	4613      	mov	r3, r2
  403e80:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403e82:	69e1      	ldr	r1, [r4, #28]
  403e84:	9801      	ldr	r0, [sp, #4]
  403e86:	4652      	mov	r2, sl
  403e88:	47b8      	blx	r7
  403e8a:	1e07      	subs	r7, r0, #0
  403e8c:	ddd2      	ble.n	403e34 <__sfvwrite_r+0x134>
  403e8e:	ebb8 0807 	subs.w	r8, r8, r7
  403e92:	d023      	beq.n	403edc <__sfvwrite_r+0x1dc>
  403e94:	68b3      	ldr	r3, [r6, #8]
  403e96:	1bdb      	subs	r3, r3, r7
  403e98:	44ba      	add	sl, r7
  403e9a:	ebc7 0909 	rsb	r9, r7, r9
  403e9e:	60b3      	str	r3, [r6, #8]
  403ea0:	2b00      	cmp	r3, #0
  403ea2:	f43f af5f 	beq.w	403d64 <__sfvwrite_r+0x64>
  403ea6:	f1b9 0f00 	cmp.w	r9, #0
  403eaa:	d1d4      	bne.n	403e56 <__sfvwrite_r+0x156>
  403eac:	2300      	movs	r3, #0
  403eae:	f8d5 a000 	ldr.w	sl, [r5]
  403eb2:	f8d5 9004 	ldr.w	r9, [r5, #4]
  403eb6:	9302      	str	r3, [sp, #8]
  403eb8:	3508      	adds	r5, #8
  403eba:	e7c9      	b.n	403e50 <__sfvwrite_r+0x150>
  403ebc:	4640      	mov	r0, r8
  403ebe:	e783      	b.n	403dc8 <__sfvwrite_r+0xc8>
  403ec0:	465a      	mov	r2, fp
  403ec2:	4651      	mov	r1, sl
  403ec4:	f000 fd16 	bl	4048f4 <memmove>
  403ec8:	68a2      	ldr	r2, [r4, #8]
  403eca:	6823      	ldr	r3, [r4, #0]
  403ecc:	ebcb 0202 	rsb	r2, fp, r2
  403ed0:	445b      	add	r3, fp
  403ed2:	ebb8 0807 	subs.w	r8, r8, r7
  403ed6:	60a2      	str	r2, [r4, #8]
  403ed8:	6023      	str	r3, [r4, #0]
  403eda:	d1db      	bne.n	403e94 <__sfvwrite_r+0x194>
  403edc:	4621      	mov	r1, r4
  403ede:	9801      	ldr	r0, [sp, #4]
  403ee0:	f7ff fcb6 	bl	403850 <_fflush_r>
  403ee4:	2800      	cmp	r0, #0
  403ee6:	d1a5      	bne.n	403e34 <__sfvwrite_r+0x134>
  403ee8:	f8cd 8008 	str.w	r8, [sp, #8]
  403eec:	e7d2      	b.n	403e94 <__sfvwrite_r+0x194>
  403eee:	6820      	ldr	r0, [r4, #0]
  403ef0:	46b8      	mov	r8, r7
  403ef2:	46ba      	mov	sl, r7
  403ef4:	e75c      	b.n	403db0 <__sfvwrite_r+0xb0>
  403ef6:	464a      	mov	r2, r9
  403ef8:	210a      	movs	r1, #10
  403efa:	4650      	mov	r0, sl
  403efc:	f000 fc10 	bl	404720 <memchr>
  403f00:	2800      	cmp	r0, #0
  403f02:	d06f      	beq.n	403fe4 <__sfvwrite_r+0x2e4>
  403f04:	3001      	adds	r0, #1
  403f06:	2301      	movs	r3, #1
  403f08:	ebca 0800 	rsb	r8, sl, r0
  403f0c:	9302      	str	r3, [sp, #8]
  403f0e:	e7a5      	b.n	403e5c <__sfvwrite_r+0x15c>
  403f10:	6962      	ldr	r2, [r4, #20]
  403f12:	6820      	ldr	r0, [r4, #0]
  403f14:	6921      	ldr	r1, [r4, #16]
  403f16:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  403f1a:	ebc1 0a00 	rsb	sl, r1, r0
  403f1e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  403f22:	f10a 0001 	add.w	r0, sl, #1
  403f26:	ea4f 0868 	mov.w	r8, r8, asr #1
  403f2a:	4438      	add	r0, r7
  403f2c:	4540      	cmp	r0, r8
  403f2e:	4642      	mov	r2, r8
  403f30:	bf84      	itt	hi
  403f32:	4680      	movhi	r8, r0
  403f34:	4642      	movhi	r2, r8
  403f36:	055b      	lsls	r3, r3, #21
  403f38:	d542      	bpl.n	403fc0 <__sfvwrite_r+0x2c0>
  403f3a:	4611      	mov	r1, r2
  403f3c:	9801      	ldr	r0, [sp, #4]
  403f3e:	f000 f937 	bl	4041b0 <_malloc_r>
  403f42:	4683      	mov	fp, r0
  403f44:	2800      	cmp	r0, #0
  403f46:	d055      	beq.n	403ff4 <__sfvwrite_r+0x2f4>
  403f48:	4652      	mov	r2, sl
  403f4a:	6921      	ldr	r1, [r4, #16]
  403f4c:	f000 fc38 	bl	4047c0 <memcpy>
  403f50:	89a3      	ldrh	r3, [r4, #12]
  403f52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  403f56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403f5a:	81a3      	strh	r3, [r4, #12]
  403f5c:	ebca 0308 	rsb	r3, sl, r8
  403f60:	eb0b 000a 	add.w	r0, fp, sl
  403f64:	f8c4 8014 	str.w	r8, [r4, #20]
  403f68:	f8c4 b010 	str.w	fp, [r4, #16]
  403f6c:	6020      	str	r0, [r4, #0]
  403f6e:	60a3      	str	r3, [r4, #8]
  403f70:	46b8      	mov	r8, r7
  403f72:	46ba      	mov	sl, r7
  403f74:	e71c      	b.n	403db0 <__sfvwrite_r+0xb0>
  403f76:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  403f7a:	42bb      	cmp	r3, r7
  403f7c:	bf28      	it	cs
  403f7e:	463b      	movcs	r3, r7
  403f80:	464a      	mov	r2, r9
  403f82:	fb93 f3f1 	sdiv	r3, r3, r1
  403f86:	9801      	ldr	r0, [sp, #4]
  403f88:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403f8a:	fb01 f303 	mul.w	r3, r1, r3
  403f8e:	69e1      	ldr	r1, [r4, #28]
  403f90:	47b0      	blx	r6
  403f92:	2800      	cmp	r0, #0
  403f94:	f73f af18 	bgt.w	403dc8 <__sfvwrite_r+0xc8>
  403f98:	e74c      	b.n	403e34 <__sfvwrite_r+0x134>
  403f9a:	461a      	mov	r2, r3
  403f9c:	4651      	mov	r1, sl
  403f9e:	9303      	str	r3, [sp, #12]
  403fa0:	f000 fca8 	bl	4048f4 <memmove>
  403fa4:	6822      	ldr	r2, [r4, #0]
  403fa6:	9b03      	ldr	r3, [sp, #12]
  403fa8:	9801      	ldr	r0, [sp, #4]
  403faa:	441a      	add	r2, r3
  403fac:	6022      	str	r2, [r4, #0]
  403fae:	4621      	mov	r1, r4
  403fb0:	f7ff fc4e 	bl	403850 <_fflush_r>
  403fb4:	9b03      	ldr	r3, [sp, #12]
  403fb6:	2800      	cmp	r0, #0
  403fb8:	f47f af3c 	bne.w	403e34 <__sfvwrite_r+0x134>
  403fbc:	461f      	mov	r7, r3
  403fbe:	e766      	b.n	403e8e <__sfvwrite_r+0x18e>
  403fc0:	9801      	ldr	r0, [sp, #4]
  403fc2:	f000 fcff 	bl	4049c4 <_realloc_r>
  403fc6:	4683      	mov	fp, r0
  403fc8:	2800      	cmp	r0, #0
  403fca:	d1c7      	bne.n	403f5c <__sfvwrite_r+0x25c>
  403fcc:	9d01      	ldr	r5, [sp, #4]
  403fce:	6921      	ldr	r1, [r4, #16]
  403fd0:	4628      	mov	r0, r5
  403fd2:	f7ff fdad 	bl	403b30 <_free_r>
  403fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403fda:	220c      	movs	r2, #12
  403fdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403fe0:	602a      	str	r2, [r5, #0]
  403fe2:	e729      	b.n	403e38 <__sfvwrite_r+0x138>
  403fe4:	2301      	movs	r3, #1
  403fe6:	f109 0801 	add.w	r8, r9, #1
  403fea:	9302      	str	r3, [sp, #8]
  403fec:	e736      	b.n	403e5c <__sfvwrite_r+0x15c>
  403fee:	f04f 30ff 	mov.w	r0, #4294967295
  403ff2:	e6b8      	b.n	403d66 <__sfvwrite_r+0x66>
  403ff4:	9a01      	ldr	r2, [sp, #4]
  403ff6:	230c      	movs	r3, #12
  403ff8:	6013      	str	r3, [r2, #0]
  403ffa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ffe:	e71b      	b.n	403e38 <__sfvwrite_r+0x138>
  404000:	7ffffc00 	.word	0x7ffffc00

00404004 <_fwalk>:
  404004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404008:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40400c:	d01b      	beq.n	404046 <_fwalk+0x42>
  40400e:	4688      	mov	r8, r1
  404010:	2600      	movs	r6, #0
  404012:	687d      	ldr	r5, [r7, #4]
  404014:	68bc      	ldr	r4, [r7, #8]
  404016:	3d01      	subs	r5, #1
  404018:	d40f      	bmi.n	40403a <_fwalk+0x36>
  40401a:	89a3      	ldrh	r3, [r4, #12]
  40401c:	2b01      	cmp	r3, #1
  40401e:	f105 35ff 	add.w	r5, r5, #4294967295
  404022:	d906      	bls.n	404032 <_fwalk+0x2e>
  404024:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404028:	3301      	adds	r3, #1
  40402a:	4620      	mov	r0, r4
  40402c:	d001      	beq.n	404032 <_fwalk+0x2e>
  40402e:	47c0      	blx	r8
  404030:	4306      	orrs	r6, r0
  404032:	1c6b      	adds	r3, r5, #1
  404034:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404038:	d1ef      	bne.n	40401a <_fwalk+0x16>
  40403a:	683f      	ldr	r7, [r7, #0]
  40403c:	2f00      	cmp	r7, #0
  40403e:	d1e8      	bne.n	404012 <_fwalk+0xe>
  404040:	4630      	mov	r0, r6
  404042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404046:	463e      	mov	r6, r7
  404048:	4630      	mov	r0, r6
  40404a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40404e:	bf00      	nop

00404050 <_fwalk_reent>:
  404050:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404054:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404058:	d01f      	beq.n	40409a <_fwalk_reent+0x4a>
  40405a:	4688      	mov	r8, r1
  40405c:	4606      	mov	r6, r0
  40405e:	f04f 0900 	mov.w	r9, #0
  404062:	687d      	ldr	r5, [r7, #4]
  404064:	68bc      	ldr	r4, [r7, #8]
  404066:	3d01      	subs	r5, #1
  404068:	d411      	bmi.n	40408e <_fwalk_reent+0x3e>
  40406a:	89a3      	ldrh	r3, [r4, #12]
  40406c:	2b01      	cmp	r3, #1
  40406e:	f105 35ff 	add.w	r5, r5, #4294967295
  404072:	d908      	bls.n	404086 <_fwalk_reent+0x36>
  404074:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404078:	3301      	adds	r3, #1
  40407a:	4621      	mov	r1, r4
  40407c:	4630      	mov	r0, r6
  40407e:	d002      	beq.n	404086 <_fwalk_reent+0x36>
  404080:	47c0      	blx	r8
  404082:	ea49 0900 	orr.w	r9, r9, r0
  404086:	1c6b      	adds	r3, r5, #1
  404088:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40408c:	d1ed      	bne.n	40406a <_fwalk_reent+0x1a>
  40408e:	683f      	ldr	r7, [r7, #0]
  404090:	2f00      	cmp	r7, #0
  404092:	d1e6      	bne.n	404062 <_fwalk_reent+0x12>
  404094:	4648      	mov	r0, r9
  404096:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40409a:	46b9      	mov	r9, r7
  40409c:	4648      	mov	r0, r9
  40409e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4040a2:	bf00      	nop

004040a4 <__locale_charset>:
  4040a4:	4800      	ldr	r0, [pc, #0]	; (4040a8 <__locale_charset+0x4>)
  4040a6:	4770      	bx	lr
  4040a8:	20400434 	.word	0x20400434

004040ac <__locale_mb_cur_max>:
  4040ac:	4b01      	ldr	r3, [pc, #4]	; (4040b4 <__locale_mb_cur_max+0x8>)
  4040ae:	6818      	ldr	r0, [r3, #0]
  4040b0:	4770      	bx	lr
  4040b2:	bf00      	nop
  4040b4:	20400454 	.word	0x20400454

004040b8 <__swhatbuf_r>:
  4040b8:	b570      	push	{r4, r5, r6, lr}
  4040ba:	460d      	mov	r5, r1
  4040bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4040c0:	2900      	cmp	r1, #0
  4040c2:	b090      	sub	sp, #64	; 0x40
  4040c4:	4614      	mov	r4, r2
  4040c6:	461e      	mov	r6, r3
  4040c8:	db14      	blt.n	4040f4 <__swhatbuf_r+0x3c>
  4040ca:	aa01      	add	r2, sp, #4
  4040cc:	f001 f910 	bl	4052f0 <_fstat_r>
  4040d0:	2800      	cmp	r0, #0
  4040d2:	db0f      	blt.n	4040f4 <__swhatbuf_r+0x3c>
  4040d4:	9a02      	ldr	r2, [sp, #8]
  4040d6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4040da:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4040de:	fab2 f282 	clz	r2, r2
  4040e2:	0952      	lsrs	r2, r2, #5
  4040e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4040e8:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4040ec:	6032      	str	r2, [r6, #0]
  4040ee:	6023      	str	r3, [r4, #0]
  4040f0:	b010      	add	sp, #64	; 0x40
  4040f2:	bd70      	pop	{r4, r5, r6, pc}
  4040f4:	89a8      	ldrh	r0, [r5, #12]
  4040f6:	f000 0080 	and.w	r0, r0, #128	; 0x80
  4040fa:	b282      	uxth	r2, r0
  4040fc:	2000      	movs	r0, #0
  4040fe:	6030      	str	r0, [r6, #0]
  404100:	b11a      	cbz	r2, 40410a <__swhatbuf_r+0x52>
  404102:	2340      	movs	r3, #64	; 0x40
  404104:	6023      	str	r3, [r4, #0]
  404106:	b010      	add	sp, #64	; 0x40
  404108:	bd70      	pop	{r4, r5, r6, pc}
  40410a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40410e:	4610      	mov	r0, r2
  404110:	6023      	str	r3, [r4, #0]
  404112:	b010      	add	sp, #64	; 0x40
  404114:	bd70      	pop	{r4, r5, r6, pc}
  404116:	bf00      	nop

00404118 <__smakebuf_r>:
  404118:	898a      	ldrh	r2, [r1, #12]
  40411a:	0792      	lsls	r2, r2, #30
  40411c:	460b      	mov	r3, r1
  40411e:	d506      	bpl.n	40412e <__smakebuf_r+0x16>
  404120:	f101 0243 	add.w	r2, r1, #67	; 0x43
  404124:	2101      	movs	r1, #1
  404126:	601a      	str	r2, [r3, #0]
  404128:	611a      	str	r2, [r3, #16]
  40412a:	6159      	str	r1, [r3, #20]
  40412c:	4770      	bx	lr
  40412e:	b5f0      	push	{r4, r5, r6, r7, lr}
  404130:	b083      	sub	sp, #12
  404132:	ab01      	add	r3, sp, #4
  404134:	466a      	mov	r2, sp
  404136:	460c      	mov	r4, r1
  404138:	4605      	mov	r5, r0
  40413a:	f7ff ffbd 	bl	4040b8 <__swhatbuf_r>
  40413e:	9900      	ldr	r1, [sp, #0]
  404140:	4606      	mov	r6, r0
  404142:	4628      	mov	r0, r5
  404144:	f000 f834 	bl	4041b0 <_malloc_r>
  404148:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40414c:	b1d0      	cbz	r0, 404184 <__smakebuf_r+0x6c>
  40414e:	9a01      	ldr	r2, [sp, #4]
  404150:	4f12      	ldr	r7, [pc, #72]	; (40419c <__smakebuf_r+0x84>)
  404152:	9900      	ldr	r1, [sp, #0]
  404154:	63ef      	str	r7, [r5, #60]	; 0x3c
  404156:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40415a:	81a3      	strh	r3, [r4, #12]
  40415c:	6020      	str	r0, [r4, #0]
  40415e:	6120      	str	r0, [r4, #16]
  404160:	6161      	str	r1, [r4, #20]
  404162:	b91a      	cbnz	r2, 40416c <__smakebuf_r+0x54>
  404164:	4333      	orrs	r3, r6
  404166:	81a3      	strh	r3, [r4, #12]
  404168:	b003      	add	sp, #12
  40416a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40416c:	4628      	mov	r0, r5
  40416e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404172:	f001 f8d1 	bl	405318 <_isatty_r>
  404176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40417a:	2800      	cmp	r0, #0
  40417c:	d0f2      	beq.n	404164 <__smakebuf_r+0x4c>
  40417e:	f043 0301 	orr.w	r3, r3, #1
  404182:	e7ef      	b.n	404164 <__smakebuf_r+0x4c>
  404184:	059a      	lsls	r2, r3, #22
  404186:	d4ef      	bmi.n	404168 <__smakebuf_r+0x50>
  404188:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40418c:	f043 0302 	orr.w	r3, r3, #2
  404190:	2101      	movs	r1, #1
  404192:	81a3      	strh	r3, [r4, #12]
  404194:	6022      	str	r2, [r4, #0]
  404196:	6122      	str	r2, [r4, #16]
  404198:	6161      	str	r1, [r4, #20]
  40419a:	e7e5      	b.n	404168 <__smakebuf_r+0x50>
  40419c:	004038a1 	.word	0x004038a1

004041a0 <malloc>:
  4041a0:	4b02      	ldr	r3, [pc, #8]	; (4041ac <malloc+0xc>)
  4041a2:	4601      	mov	r1, r0
  4041a4:	6818      	ldr	r0, [r3, #0]
  4041a6:	f000 b803 	b.w	4041b0 <_malloc_r>
  4041aa:	bf00      	nop
  4041ac:	20400430 	.word	0x20400430

004041b0 <_malloc_r>:
  4041b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4041b4:	f101 050b 	add.w	r5, r1, #11
  4041b8:	2d16      	cmp	r5, #22
  4041ba:	b083      	sub	sp, #12
  4041bc:	4606      	mov	r6, r0
  4041be:	f240 809f 	bls.w	404300 <_malloc_r+0x150>
  4041c2:	f035 0507 	bics.w	r5, r5, #7
  4041c6:	f100 80bf 	bmi.w	404348 <_malloc_r+0x198>
  4041ca:	42a9      	cmp	r1, r5
  4041cc:	f200 80bc 	bhi.w	404348 <_malloc_r+0x198>
  4041d0:	f000 fbf4 	bl	4049bc <__malloc_lock>
  4041d4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4041d8:	f0c0 829c 	bcc.w	404714 <_malloc_r+0x564>
  4041dc:	0a6b      	lsrs	r3, r5, #9
  4041de:	f000 80ba 	beq.w	404356 <_malloc_r+0x1a6>
  4041e2:	2b04      	cmp	r3, #4
  4041e4:	f200 8183 	bhi.w	4044ee <_malloc_r+0x33e>
  4041e8:	09a8      	lsrs	r0, r5, #6
  4041ea:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  4041ee:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4041f2:	3038      	adds	r0, #56	; 0x38
  4041f4:	4fc4      	ldr	r7, [pc, #784]	; (404508 <_malloc_r+0x358>)
  4041f6:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4041fa:	f1a3 0108 	sub.w	r1, r3, #8
  4041fe:	685c      	ldr	r4, [r3, #4]
  404200:	42a1      	cmp	r1, r4
  404202:	d107      	bne.n	404214 <_malloc_r+0x64>
  404204:	e0ac      	b.n	404360 <_malloc_r+0x1b0>
  404206:	2a00      	cmp	r2, #0
  404208:	f280 80ac 	bge.w	404364 <_malloc_r+0x1b4>
  40420c:	68e4      	ldr	r4, [r4, #12]
  40420e:	42a1      	cmp	r1, r4
  404210:	f000 80a6 	beq.w	404360 <_malloc_r+0x1b0>
  404214:	6863      	ldr	r3, [r4, #4]
  404216:	f023 0303 	bic.w	r3, r3, #3
  40421a:	1b5a      	subs	r2, r3, r5
  40421c:	2a0f      	cmp	r2, #15
  40421e:	ddf2      	ble.n	404206 <_malloc_r+0x56>
  404220:	49b9      	ldr	r1, [pc, #740]	; (404508 <_malloc_r+0x358>)
  404222:	693c      	ldr	r4, [r7, #16]
  404224:	f101 0e08 	add.w	lr, r1, #8
  404228:	4574      	cmp	r4, lr
  40422a:	f000 81b3 	beq.w	404594 <_malloc_r+0x3e4>
  40422e:	6863      	ldr	r3, [r4, #4]
  404230:	f023 0303 	bic.w	r3, r3, #3
  404234:	1b5a      	subs	r2, r3, r5
  404236:	2a0f      	cmp	r2, #15
  404238:	f300 8199 	bgt.w	40456e <_malloc_r+0x3be>
  40423c:	2a00      	cmp	r2, #0
  40423e:	f8c1 e014 	str.w	lr, [r1, #20]
  404242:	f8c1 e010 	str.w	lr, [r1, #16]
  404246:	f280 809e 	bge.w	404386 <_malloc_r+0x1d6>
  40424a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40424e:	f080 8167 	bcs.w	404520 <_malloc_r+0x370>
  404252:	08db      	lsrs	r3, r3, #3
  404254:	f103 0c01 	add.w	ip, r3, #1
  404258:	2201      	movs	r2, #1
  40425a:	109b      	asrs	r3, r3, #2
  40425c:	fa02 f303 	lsl.w	r3, r2, r3
  404260:	684a      	ldr	r2, [r1, #4]
  404262:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  404266:	f8c4 8008 	str.w	r8, [r4, #8]
  40426a:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  40426e:	431a      	orrs	r2, r3
  404270:	f1a9 0308 	sub.w	r3, r9, #8
  404274:	60e3      	str	r3, [r4, #12]
  404276:	604a      	str	r2, [r1, #4]
  404278:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  40427c:	f8c8 400c 	str.w	r4, [r8, #12]
  404280:	1083      	asrs	r3, r0, #2
  404282:	2401      	movs	r4, #1
  404284:	409c      	lsls	r4, r3
  404286:	4294      	cmp	r4, r2
  404288:	f200 808a 	bhi.w	4043a0 <_malloc_r+0x1f0>
  40428c:	4214      	tst	r4, r2
  40428e:	d106      	bne.n	40429e <_malloc_r+0xee>
  404290:	f020 0003 	bic.w	r0, r0, #3
  404294:	0064      	lsls	r4, r4, #1
  404296:	4214      	tst	r4, r2
  404298:	f100 0004 	add.w	r0, r0, #4
  40429c:	d0fa      	beq.n	404294 <_malloc_r+0xe4>
  40429e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4042a2:	46cc      	mov	ip, r9
  4042a4:	4680      	mov	r8, r0
  4042a6:	f8dc 100c 	ldr.w	r1, [ip, #12]
  4042aa:	458c      	cmp	ip, r1
  4042ac:	d107      	bne.n	4042be <_malloc_r+0x10e>
  4042ae:	e173      	b.n	404598 <_malloc_r+0x3e8>
  4042b0:	2a00      	cmp	r2, #0
  4042b2:	f280 8181 	bge.w	4045b8 <_malloc_r+0x408>
  4042b6:	68c9      	ldr	r1, [r1, #12]
  4042b8:	458c      	cmp	ip, r1
  4042ba:	f000 816d 	beq.w	404598 <_malloc_r+0x3e8>
  4042be:	684b      	ldr	r3, [r1, #4]
  4042c0:	f023 0303 	bic.w	r3, r3, #3
  4042c4:	1b5a      	subs	r2, r3, r5
  4042c6:	2a0f      	cmp	r2, #15
  4042c8:	ddf2      	ble.n	4042b0 <_malloc_r+0x100>
  4042ca:	460c      	mov	r4, r1
  4042cc:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4042d0:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4042d4:	194b      	adds	r3, r1, r5
  4042d6:	f045 0501 	orr.w	r5, r5, #1
  4042da:	604d      	str	r5, [r1, #4]
  4042dc:	f042 0101 	orr.w	r1, r2, #1
  4042e0:	f8c8 c00c 	str.w	ip, [r8, #12]
  4042e4:	4630      	mov	r0, r6
  4042e6:	f8cc 8008 	str.w	r8, [ip, #8]
  4042ea:	617b      	str	r3, [r7, #20]
  4042ec:	613b      	str	r3, [r7, #16]
  4042ee:	f8c3 e00c 	str.w	lr, [r3, #12]
  4042f2:	f8c3 e008 	str.w	lr, [r3, #8]
  4042f6:	6059      	str	r1, [r3, #4]
  4042f8:	509a      	str	r2, [r3, r2]
  4042fa:	f000 fb61 	bl	4049c0 <__malloc_unlock>
  4042fe:	e01f      	b.n	404340 <_malloc_r+0x190>
  404300:	2910      	cmp	r1, #16
  404302:	d821      	bhi.n	404348 <_malloc_r+0x198>
  404304:	f000 fb5a 	bl	4049bc <__malloc_lock>
  404308:	2510      	movs	r5, #16
  40430a:	2306      	movs	r3, #6
  40430c:	2002      	movs	r0, #2
  40430e:	4f7e      	ldr	r7, [pc, #504]	; (404508 <_malloc_r+0x358>)
  404310:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  404314:	f1a3 0208 	sub.w	r2, r3, #8
  404318:	685c      	ldr	r4, [r3, #4]
  40431a:	4294      	cmp	r4, r2
  40431c:	f000 8145 	beq.w	4045aa <_malloc_r+0x3fa>
  404320:	6863      	ldr	r3, [r4, #4]
  404322:	68e1      	ldr	r1, [r4, #12]
  404324:	68a5      	ldr	r5, [r4, #8]
  404326:	f023 0303 	bic.w	r3, r3, #3
  40432a:	4423      	add	r3, r4
  40432c:	4630      	mov	r0, r6
  40432e:	685a      	ldr	r2, [r3, #4]
  404330:	60e9      	str	r1, [r5, #12]
  404332:	f042 0201 	orr.w	r2, r2, #1
  404336:	608d      	str	r5, [r1, #8]
  404338:	605a      	str	r2, [r3, #4]
  40433a:	f000 fb41 	bl	4049c0 <__malloc_unlock>
  40433e:	3408      	adds	r4, #8
  404340:	4620      	mov	r0, r4
  404342:	b003      	add	sp, #12
  404344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404348:	2400      	movs	r4, #0
  40434a:	230c      	movs	r3, #12
  40434c:	4620      	mov	r0, r4
  40434e:	6033      	str	r3, [r6, #0]
  404350:	b003      	add	sp, #12
  404352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404356:	2380      	movs	r3, #128	; 0x80
  404358:	f04f 0e40 	mov.w	lr, #64	; 0x40
  40435c:	203f      	movs	r0, #63	; 0x3f
  40435e:	e749      	b.n	4041f4 <_malloc_r+0x44>
  404360:	4670      	mov	r0, lr
  404362:	e75d      	b.n	404220 <_malloc_r+0x70>
  404364:	4423      	add	r3, r4
  404366:	68e1      	ldr	r1, [r4, #12]
  404368:	685a      	ldr	r2, [r3, #4]
  40436a:	68a5      	ldr	r5, [r4, #8]
  40436c:	f042 0201 	orr.w	r2, r2, #1
  404370:	60e9      	str	r1, [r5, #12]
  404372:	4630      	mov	r0, r6
  404374:	608d      	str	r5, [r1, #8]
  404376:	605a      	str	r2, [r3, #4]
  404378:	f000 fb22 	bl	4049c0 <__malloc_unlock>
  40437c:	3408      	adds	r4, #8
  40437e:	4620      	mov	r0, r4
  404380:	b003      	add	sp, #12
  404382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404386:	4423      	add	r3, r4
  404388:	4630      	mov	r0, r6
  40438a:	685a      	ldr	r2, [r3, #4]
  40438c:	f042 0201 	orr.w	r2, r2, #1
  404390:	605a      	str	r2, [r3, #4]
  404392:	f000 fb15 	bl	4049c0 <__malloc_unlock>
  404396:	3408      	adds	r4, #8
  404398:	4620      	mov	r0, r4
  40439a:	b003      	add	sp, #12
  40439c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043a0:	68bc      	ldr	r4, [r7, #8]
  4043a2:	6863      	ldr	r3, [r4, #4]
  4043a4:	f023 0803 	bic.w	r8, r3, #3
  4043a8:	45a8      	cmp	r8, r5
  4043aa:	d304      	bcc.n	4043b6 <_malloc_r+0x206>
  4043ac:	ebc5 0308 	rsb	r3, r5, r8
  4043b0:	2b0f      	cmp	r3, #15
  4043b2:	f300 808c 	bgt.w	4044ce <_malloc_r+0x31e>
  4043b6:	4b55      	ldr	r3, [pc, #340]	; (40450c <_malloc_r+0x35c>)
  4043b8:	f8df 9160 	ldr.w	r9, [pc, #352]	; 40451c <_malloc_r+0x36c>
  4043bc:	681a      	ldr	r2, [r3, #0]
  4043be:	f8d9 3000 	ldr.w	r3, [r9]
  4043c2:	3301      	adds	r3, #1
  4043c4:	442a      	add	r2, r5
  4043c6:	eb04 0a08 	add.w	sl, r4, r8
  4043ca:	f000 8160 	beq.w	40468e <_malloc_r+0x4de>
  4043ce:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4043d2:	320f      	adds	r2, #15
  4043d4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4043d8:	f022 020f 	bic.w	r2, r2, #15
  4043dc:	4611      	mov	r1, r2
  4043de:	4630      	mov	r0, r6
  4043e0:	9201      	str	r2, [sp, #4]
  4043e2:	f000 fd73 	bl	404ecc <_sbrk_r>
  4043e6:	f1b0 3fff 	cmp.w	r0, #4294967295
  4043ea:	4683      	mov	fp, r0
  4043ec:	9a01      	ldr	r2, [sp, #4]
  4043ee:	f000 8158 	beq.w	4046a2 <_malloc_r+0x4f2>
  4043f2:	4582      	cmp	sl, r0
  4043f4:	f200 80fc 	bhi.w	4045f0 <_malloc_r+0x440>
  4043f8:	4b45      	ldr	r3, [pc, #276]	; (404510 <_malloc_r+0x360>)
  4043fa:	6819      	ldr	r1, [r3, #0]
  4043fc:	45da      	cmp	sl, fp
  4043fe:	4411      	add	r1, r2
  404400:	6019      	str	r1, [r3, #0]
  404402:	f000 8153 	beq.w	4046ac <_malloc_r+0x4fc>
  404406:	f8d9 0000 	ldr.w	r0, [r9]
  40440a:	f8df e110 	ldr.w	lr, [pc, #272]	; 40451c <_malloc_r+0x36c>
  40440e:	3001      	adds	r0, #1
  404410:	bf1b      	ittet	ne
  404412:	ebca 0a0b 	rsbne	sl, sl, fp
  404416:	4451      	addne	r1, sl
  404418:	f8ce b000 	streq.w	fp, [lr]
  40441c:	6019      	strne	r1, [r3, #0]
  40441e:	f01b 0107 	ands.w	r1, fp, #7
  404422:	f000 8117 	beq.w	404654 <_malloc_r+0x4a4>
  404426:	f1c1 0008 	rsb	r0, r1, #8
  40442a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40442e:	4483      	add	fp, r0
  404430:	3108      	adds	r1, #8
  404432:	445a      	add	r2, fp
  404434:	f3c2 020b 	ubfx	r2, r2, #0, #12
  404438:	ebc2 0901 	rsb	r9, r2, r1
  40443c:	4649      	mov	r1, r9
  40443e:	4630      	mov	r0, r6
  404440:	9301      	str	r3, [sp, #4]
  404442:	f000 fd43 	bl	404ecc <_sbrk_r>
  404446:	1c43      	adds	r3, r0, #1
  404448:	9b01      	ldr	r3, [sp, #4]
  40444a:	f000 813f 	beq.w	4046cc <_malloc_r+0x51c>
  40444e:	ebcb 0200 	rsb	r2, fp, r0
  404452:	444a      	add	r2, r9
  404454:	f042 0201 	orr.w	r2, r2, #1
  404458:	6819      	ldr	r1, [r3, #0]
  40445a:	f8c7 b008 	str.w	fp, [r7, #8]
  40445e:	4449      	add	r1, r9
  404460:	42bc      	cmp	r4, r7
  404462:	f8cb 2004 	str.w	r2, [fp, #4]
  404466:	6019      	str	r1, [r3, #0]
  404468:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 404510 <_malloc_r+0x360>
  40446c:	d016      	beq.n	40449c <_malloc_r+0x2ec>
  40446e:	f1b8 0f0f 	cmp.w	r8, #15
  404472:	f240 80fd 	bls.w	404670 <_malloc_r+0x4c0>
  404476:	6862      	ldr	r2, [r4, #4]
  404478:	f1a8 030c 	sub.w	r3, r8, #12
  40447c:	f023 0307 	bic.w	r3, r3, #7
  404480:	18e0      	adds	r0, r4, r3
  404482:	f002 0201 	and.w	r2, r2, #1
  404486:	f04f 0e05 	mov.w	lr, #5
  40448a:	431a      	orrs	r2, r3
  40448c:	2b0f      	cmp	r3, #15
  40448e:	6062      	str	r2, [r4, #4]
  404490:	f8c0 e004 	str.w	lr, [r0, #4]
  404494:	f8c0 e008 	str.w	lr, [r0, #8]
  404498:	f200 811c 	bhi.w	4046d4 <_malloc_r+0x524>
  40449c:	4b1d      	ldr	r3, [pc, #116]	; (404514 <_malloc_r+0x364>)
  40449e:	68bc      	ldr	r4, [r7, #8]
  4044a0:	681a      	ldr	r2, [r3, #0]
  4044a2:	4291      	cmp	r1, r2
  4044a4:	bf88      	it	hi
  4044a6:	6019      	strhi	r1, [r3, #0]
  4044a8:	4b1b      	ldr	r3, [pc, #108]	; (404518 <_malloc_r+0x368>)
  4044aa:	681a      	ldr	r2, [r3, #0]
  4044ac:	4291      	cmp	r1, r2
  4044ae:	6862      	ldr	r2, [r4, #4]
  4044b0:	bf88      	it	hi
  4044b2:	6019      	strhi	r1, [r3, #0]
  4044b4:	f022 0203 	bic.w	r2, r2, #3
  4044b8:	4295      	cmp	r5, r2
  4044ba:	eba2 0305 	sub.w	r3, r2, r5
  4044be:	d801      	bhi.n	4044c4 <_malloc_r+0x314>
  4044c0:	2b0f      	cmp	r3, #15
  4044c2:	dc04      	bgt.n	4044ce <_malloc_r+0x31e>
  4044c4:	4630      	mov	r0, r6
  4044c6:	f000 fa7b 	bl	4049c0 <__malloc_unlock>
  4044ca:	2400      	movs	r4, #0
  4044cc:	e738      	b.n	404340 <_malloc_r+0x190>
  4044ce:	1962      	adds	r2, r4, r5
  4044d0:	f043 0301 	orr.w	r3, r3, #1
  4044d4:	f045 0501 	orr.w	r5, r5, #1
  4044d8:	6065      	str	r5, [r4, #4]
  4044da:	4630      	mov	r0, r6
  4044dc:	60ba      	str	r2, [r7, #8]
  4044de:	6053      	str	r3, [r2, #4]
  4044e0:	f000 fa6e 	bl	4049c0 <__malloc_unlock>
  4044e4:	3408      	adds	r4, #8
  4044e6:	4620      	mov	r0, r4
  4044e8:	b003      	add	sp, #12
  4044ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044ee:	2b14      	cmp	r3, #20
  4044f0:	d971      	bls.n	4045d6 <_malloc_r+0x426>
  4044f2:	2b54      	cmp	r3, #84	; 0x54
  4044f4:	f200 80a4 	bhi.w	404640 <_malloc_r+0x490>
  4044f8:	0b28      	lsrs	r0, r5, #12
  4044fa:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  4044fe:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404502:	306e      	adds	r0, #110	; 0x6e
  404504:	e676      	b.n	4041f4 <_malloc_r+0x44>
  404506:	bf00      	nop
  404508:	20400458 	.word	0x20400458
  40450c:	20400910 	.word	0x20400910
  404510:	20400914 	.word	0x20400914
  404514:	2040090c 	.word	0x2040090c
  404518:	20400908 	.word	0x20400908
  40451c:	20400864 	.word	0x20400864
  404520:	0a5a      	lsrs	r2, r3, #9
  404522:	2a04      	cmp	r2, #4
  404524:	d95e      	bls.n	4045e4 <_malloc_r+0x434>
  404526:	2a14      	cmp	r2, #20
  404528:	f200 80b3 	bhi.w	404692 <_malloc_r+0x4e2>
  40452c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404530:	0049      	lsls	r1, r1, #1
  404532:	325b      	adds	r2, #91	; 0x5b
  404534:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  404538:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  40453c:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 40471c <_malloc_r+0x56c>
  404540:	f1ac 0c08 	sub.w	ip, ip, #8
  404544:	458c      	cmp	ip, r1
  404546:	f000 8088 	beq.w	40465a <_malloc_r+0x4aa>
  40454a:	684a      	ldr	r2, [r1, #4]
  40454c:	f022 0203 	bic.w	r2, r2, #3
  404550:	4293      	cmp	r3, r2
  404552:	d202      	bcs.n	40455a <_malloc_r+0x3aa>
  404554:	6889      	ldr	r1, [r1, #8]
  404556:	458c      	cmp	ip, r1
  404558:	d1f7      	bne.n	40454a <_malloc_r+0x39a>
  40455a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40455e:	687a      	ldr	r2, [r7, #4]
  404560:	f8c4 c00c 	str.w	ip, [r4, #12]
  404564:	60a1      	str	r1, [r4, #8]
  404566:	f8cc 4008 	str.w	r4, [ip, #8]
  40456a:	60cc      	str	r4, [r1, #12]
  40456c:	e688      	b.n	404280 <_malloc_r+0xd0>
  40456e:	1963      	adds	r3, r4, r5
  404570:	f042 0701 	orr.w	r7, r2, #1
  404574:	f045 0501 	orr.w	r5, r5, #1
  404578:	6065      	str	r5, [r4, #4]
  40457a:	4630      	mov	r0, r6
  40457c:	614b      	str	r3, [r1, #20]
  40457e:	610b      	str	r3, [r1, #16]
  404580:	f8c3 e00c 	str.w	lr, [r3, #12]
  404584:	f8c3 e008 	str.w	lr, [r3, #8]
  404588:	605f      	str	r7, [r3, #4]
  40458a:	509a      	str	r2, [r3, r2]
  40458c:	3408      	adds	r4, #8
  40458e:	f000 fa17 	bl	4049c0 <__malloc_unlock>
  404592:	e6d5      	b.n	404340 <_malloc_r+0x190>
  404594:	684a      	ldr	r2, [r1, #4]
  404596:	e673      	b.n	404280 <_malloc_r+0xd0>
  404598:	f108 0801 	add.w	r8, r8, #1
  40459c:	f018 0f03 	tst.w	r8, #3
  4045a0:	f10c 0c08 	add.w	ip, ip, #8
  4045a4:	f47f ae7f 	bne.w	4042a6 <_malloc_r+0xf6>
  4045a8:	e030      	b.n	40460c <_malloc_r+0x45c>
  4045aa:	68dc      	ldr	r4, [r3, #12]
  4045ac:	42a3      	cmp	r3, r4
  4045ae:	bf08      	it	eq
  4045b0:	3002      	addeq	r0, #2
  4045b2:	f43f ae35 	beq.w	404220 <_malloc_r+0x70>
  4045b6:	e6b3      	b.n	404320 <_malloc_r+0x170>
  4045b8:	440b      	add	r3, r1
  4045ba:	460c      	mov	r4, r1
  4045bc:	685a      	ldr	r2, [r3, #4]
  4045be:	68c9      	ldr	r1, [r1, #12]
  4045c0:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4045c4:	f042 0201 	orr.w	r2, r2, #1
  4045c8:	605a      	str	r2, [r3, #4]
  4045ca:	4630      	mov	r0, r6
  4045cc:	60e9      	str	r1, [r5, #12]
  4045ce:	608d      	str	r5, [r1, #8]
  4045d0:	f000 f9f6 	bl	4049c0 <__malloc_unlock>
  4045d4:	e6b4      	b.n	404340 <_malloc_r+0x190>
  4045d6:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  4045da:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  4045de:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4045e2:	e607      	b.n	4041f4 <_malloc_r+0x44>
  4045e4:	099a      	lsrs	r2, r3, #6
  4045e6:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4045ea:	0049      	lsls	r1, r1, #1
  4045ec:	3238      	adds	r2, #56	; 0x38
  4045ee:	e7a1      	b.n	404534 <_malloc_r+0x384>
  4045f0:	42bc      	cmp	r4, r7
  4045f2:	4b4a      	ldr	r3, [pc, #296]	; (40471c <_malloc_r+0x56c>)
  4045f4:	f43f af00 	beq.w	4043f8 <_malloc_r+0x248>
  4045f8:	689c      	ldr	r4, [r3, #8]
  4045fa:	6862      	ldr	r2, [r4, #4]
  4045fc:	f022 0203 	bic.w	r2, r2, #3
  404600:	e75a      	b.n	4044b8 <_malloc_r+0x308>
  404602:	f859 3908 	ldr.w	r3, [r9], #-8
  404606:	4599      	cmp	r9, r3
  404608:	f040 8082 	bne.w	404710 <_malloc_r+0x560>
  40460c:	f010 0f03 	tst.w	r0, #3
  404610:	f100 30ff 	add.w	r0, r0, #4294967295
  404614:	d1f5      	bne.n	404602 <_malloc_r+0x452>
  404616:	687b      	ldr	r3, [r7, #4]
  404618:	ea23 0304 	bic.w	r3, r3, r4
  40461c:	607b      	str	r3, [r7, #4]
  40461e:	0064      	lsls	r4, r4, #1
  404620:	429c      	cmp	r4, r3
  404622:	f63f aebd 	bhi.w	4043a0 <_malloc_r+0x1f0>
  404626:	2c00      	cmp	r4, #0
  404628:	f43f aeba 	beq.w	4043a0 <_malloc_r+0x1f0>
  40462c:	421c      	tst	r4, r3
  40462e:	4640      	mov	r0, r8
  404630:	f47f ae35 	bne.w	40429e <_malloc_r+0xee>
  404634:	0064      	lsls	r4, r4, #1
  404636:	421c      	tst	r4, r3
  404638:	f100 0004 	add.w	r0, r0, #4
  40463c:	d0fa      	beq.n	404634 <_malloc_r+0x484>
  40463e:	e62e      	b.n	40429e <_malloc_r+0xee>
  404640:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404644:	d818      	bhi.n	404678 <_malloc_r+0x4c8>
  404646:	0be8      	lsrs	r0, r5, #15
  404648:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  40464c:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404650:	3077      	adds	r0, #119	; 0x77
  404652:	e5cf      	b.n	4041f4 <_malloc_r+0x44>
  404654:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404658:	e6eb      	b.n	404432 <_malloc_r+0x282>
  40465a:	2101      	movs	r1, #1
  40465c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  404660:	1092      	asrs	r2, r2, #2
  404662:	fa01 f202 	lsl.w	r2, r1, r2
  404666:	431a      	orrs	r2, r3
  404668:	f8c8 2004 	str.w	r2, [r8, #4]
  40466c:	4661      	mov	r1, ip
  40466e:	e777      	b.n	404560 <_malloc_r+0x3b0>
  404670:	2301      	movs	r3, #1
  404672:	f8cb 3004 	str.w	r3, [fp, #4]
  404676:	e725      	b.n	4044c4 <_malloc_r+0x314>
  404678:	f240 5254 	movw	r2, #1364	; 0x554
  40467c:	4293      	cmp	r3, r2
  40467e:	d820      	bhi.n	4046c2 <_malloc_r+0x512>
  404680:	0ca8      	lsrs	r0, r5, #18
  404682:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  404686:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40468a:	307c      	adds	r0, #124	; 0x7c
  40468c:	e5b2      	b.n	4041f4 <_malloc_r+0x44>
  40468e:	3210      	adds	r2, #16
  404690:	e6a4      	b.n	4043dc <_malloc_r+0x22c>
  404692:	2a54      	cmp	r2, #84	; 0x54
  404694:	d826      	bhi.n	4046e4 <_malloc_r+0x534>
  404696:	0b1a      	lsrs	r2, r3, #12
  404698:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40469c:	0049      	lsls	r1, r1, #1
  40469e:	326e      	adds	r2, #110	; 0x6e
  4046a0:	e748      	b.n	404534 <_malloc_r+0x384>
  4046a2:	68bc      	ldr	r4, [r7, #8]
  4046a4:	6862      	ldr	r2, [r4, #4]
  4046a6:	f022 0203 	bic.w	r2, r2, #3
  4046aa:	e705      	b.n	4044b8 <_malloc_r+0x308>
  4046ac:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4046b0:	2800      	cmp	r0, #0
  4046b2:	f47f aea8 	bne.w	404406 <_malloc_r+0x256>
  4046b6:	4442      	add	r2, r8
  4046b8:	68bb      	ldr	r3, [r7, #8]
  4046ba:	f042 0201 	orr.w	r2, r2, #1
  4046be:	605a      	str	r2, [r3, #4]
  4046c0:	e6ec      	b.n	40449c <_malloc_r+0x2ec>
  4046c2:	23fe      	movs	r3, #254	; 0xfe
  4046c4:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  4046c8:	207e      	movs	r0, #126	; 0x7e
  4046ca:	e593      	b.n	4041f4 <_malloc_r+0x44>
  4046cc:	2201      	movs	r2, #1
  4046ce:	f04f 0900 	mov.w	r9, #0
  4046d2:	e6c1      	b.n	404458 <_malloc_r+0x2a8>
  4046d4:	f104 0108 	add.w	r1, r4, #8
  4046d8:	4630      	mov	r0, r6
  4046da:	f7ff fa29 	bl	403b30 <_free_r>
  4046de:	f8d9 1000 	ldr.w	r1, [r9]
  4046e2:	e6db      	b.n	40449c <_malloc_r+0x2ec>
  4046e4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4046e8:	d805      	bhi.n	4046f6 <_malloc_r+0x546>
  4046ea:	0bda      	lsrs	r2, r3, #15
  4046ec:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4046f0:	0049      	lsls	r1, r1, #1
  4046f2:	3277      	adds	r2, #119	; 0x77
  4046f4:	e71e      	b.n	404534 <_malloc_r+0x384>
  4046f6:	f240 5154 	movw	r1, #1364	; 0x554
  4046fa:	428a      	cmp	r2, r1
  4046fc:	d805      	bhi.n	40470a <_malloc_r+0x55a>
  4046fe:	0c9a      	lsrs	r2, r3, #18
  404700:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404704:	0049      	lsls	r1, r1, #1
  404706:	327c      	adds	r2, #124	; 0x7c
  404708:	e714      	b.n	404534 <_malloc_r+0x384>
  40470a:	21fe      	movs	r1, #254	; 0xfe
  40470c:	227e      	movs	r2, #126	; 0x7e
  40470e:	e711      	b.n	404534 <_malloc_r+0x384>
  404710:	687b      	ldr	r3, [r7, #4]
  404712:	e784      	b.n	40461e <_malloc_r+0x46e>
  404714:	08e8      	lsrs	r0, r5, #3
  404716:	1c43      	adds	r3, r0, #1
  404718:	005b      	lsls	r3, r3, #1
  40471a:	e5f8      	b.n	40430e <_malloc_r+0x15e>
  40471c:	20400458 	.word	0x20400458

00404720 <memchr>:
  404720:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404724:	2a10      	cmp	r2, #16
  404726:	db2b      	blt.n	404780 <memchr+0x60>
  404728:	f010 0f07 	tst.w	r0, #7
  40472c:	d008      	beq.n	404740 <memchr+0x20>
  40472e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404732:	3a01      	subs	r2, #1
  404734:	428b      	cmp	r3, r1
  404736:	d02d      	beq.n	404794 <memchr+0x74>
  404738:	f010 0f07 	tst.w	r0, #7
  40473c:	b342      	cbz	r2, 404790 <memchr+0x70>
  40473e:	d1f6      	bne.n	40472e <memchr+0xe>
  404740:	b4f0      	push	{r4, r5, r6, r7}
  404742:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404746:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40474a:	f022 0407 	bic.w	r4, r2, #7
  40474e:	f07f 0700 	mvns.w	r7, #0
  404752:	2300      	movs	r3, #0
  404754:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404758:	3c08      	subs	r4, #8
  40475a:	ea85 0501 	eor.w	r5, r5, r1
  40475e:	ea86 0601 	eor.w	r6, r6, r1
  404762:	fa85 f547 	uadd8	r5, r5, r7
  404766:	faa3 f587 	sel	r5, r3, r7
  40476a:	fa86 f647 	uadd8	r6, r6, r7
  40476e:	faa5 f687 	sel	r6, r5, r7
  404772:	b98e      	cbnz	r6, 404798 <memchr+0x78>
  404774:	d1ee      	bne.n	404754 <memchr+0x34>
  404776:	bcf0      	pop	{r4, r5, r6, r7}
  404778:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40477c:	f002 0207 	and.w	r2, r2, #7
  404780:	b132      	cbz	r2, 404790 <memchr+0x70>
  404782:	f810 3b01 	ldrb.w	r3, [r0], #1
  404786:	3a01      	subs	r2, #1
  404788:	ea83 0301 	eor.w	r3, r3, r1
  40478c:	b113      	cbz	r3, 404794 <memchr+0x74>
  40478e:	d1f8      	bne.n	404782 <memchr+0x62>
  404790:	2000      	movs	r0, #0
  404792:	4770      	bx	lr
  404794:	3801      	subs	r0, #1
  404796:	4770      	bx	lr
  404798:	2d00      	cmp	r5, #0
  40479a:	bf06      	itte	eq
  40479c:	4635      	moveq	r5, r6
  40479e:	3803      	subeq	r0, #3
  4047a0:	3807      	subne	r0, #7
  4047a2:	f015 0f01 	tst.w	r5, #1
  4047a6:	d107      	bne.n	4047b8 <memchr+0x98>
  4047a8:	3001      	adds	r0, #1
  4047aa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4047ae:	bf02      	ittt	eq
  4047b0:	3001      	addeq	r0, #1
  4047b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4047b6:	3001      	addeq	r0, #1
  4047b8:	bcf0      	pop	{r4, r5, r6, r7}
  4047ba:	3801      	subs	r0, #1
  4047bc:	4770      	bx	lr
  4047be:	bf00      	nop

004047c0 <memcpy>:
  4047c0:	4684      	mov	ip, r0
  4047c2:	ea41 0300 	orr.w	r3, r1, r0
  4047c6:	f013 0303 	ands.w	r3, r3, #3
  4047ca:	d16d      	bne.n	4048a8 <memcpy+0xe8>
  4047cc:	3a40      	subs	r2, #64	; 0x40
  4047ce:	d341      	bcc.n	404854 <memcpy+0x94>
  4047d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047d4:	f840 3b04 	str.w	r3, [r0], #4
  4047d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047dc:	f840 3b04 	str.w	r3, [r0], #4
  4047e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047e4:	f840 3b04 	str.w	r3, [r0], #4
  4047e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047ec:	f840 3b04 	str.w	r3, [r0], #4
  4047f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047f4:	f840 3b04 	str.w	r3, [r0], #4
  4047f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047fc:	f840 3b04 	str.w	r3, [r0], #4
  404800:	f851 3b04 	ldr.w	r3, [r1], #4
  404804:	f840 3b04 	str.w	r3, [r0], #4
  404808:	f851 3b04 	ldr.w	r3, [r1], #4
  40480c:	f840 3b04 	str.w	r3, [r0], #4
  404810:	f851 3b04 	ldr.w	r3, [r1], #4
  404814:	f840 3b04 	str.w	r3, [r0], #4
  404818:	f851 3b04 	ldr.w	r3, [r1], #4
  40481c:	f840 3b04 	str.w	r3, [r0], #4
  404820:	f851 3b04 	ldr.w	r3, [r1], #4
  404824:	f840 3b04 	str.w	r3, [r0], #4
  404828:	f851 3b04 	ldr.w	r3, [r1], #4
  40482c:	f840 3b04 	str.w	r3, [r0], #4
  404830:	f851 3b04 	ldr.w	r3, [r1], #4
  404834:	f840 3b04 	str.w	r3, [r0], #4
  404838:	f851 3b04 	ldr.w	r3, [r1], #4
  40483c:	f840 3b04 	str.w	r3, [r0], #4
  404840:	f851 3b04 	ldr.w	r3, [r1], #4
  404844:	f840 3b04 	str.w	r3, [r0], #4
  404848:	f851 3b04 	ldr.w	r3, [r1], #4
  40484c:	f840 3b04 	str.w	r3, [r0], #4
  404850:	3a40      	subs	r2, #64	; 0x40
  404852:	d2bd      	bcs.n	4047d0 <memcpy+0x10>
  404854:	3230      	adds	r2, #48	; 0x30
  404856:	d311      	bcc.n	40487c <memcpy+0xbc>
  404858:	f851 3b04 	ldr.w	r3, [r1], #4
  40485c:	f840 3b04 	str.w	r3, [r0], #4
  404860:	f851 3b04 	ldr.w	r3, [r1], #4
  404864:	f840 3b04 	str.w	r3, [r0], #4
  404868:	f851 3b04 	ldr.w	r3, [r1], #4
  40486c:	f840 3b04 	str.w	r3, [r0], #4
  404870:	f851 3b04 	ldr.w	r3, [r1], #4
  404874:	f840 3b04 	str.w	r3, [r0], #4
  404878:	3a10      	subs	r2, #16
  40487a:	d2ed      	bcs.n	404858 <memcpy+0x98>
  40487c:	320c      	adds	r2, #12
  40487e:	d305      	bcc.n	40488c <memcpy+0xcc>
  404880:	f851 3b04 	ldr.w	r3, [r1], #4
  404884:	f840 3b04 	str.w	r3, [r0], #4
  404888:	3a04      	subs	r2, #4
  40488a:	d2f9      	bcs.n	404880 <memcpy+0xc0>
  40488c:	3204      	adds	r2, #4
  40488e:	d008      	beq.n	4048a2 <memcpy+0xe2>
  404890:	07d2      	lsls	r2, r2, #31
  404892:	bf1c      	itt	ne
  404894:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404898:	f800 3b01 	strbne.w	r3, [r0], #1
  40489c:	d301      	bcc.n	4048a2 <memcpy+0xe2>
  40489e:	880b      	ldrh	r3, [r1, #0]
  4048a0:	8003      	strh	r3, [r0, #0]
  4048a2:	4660      	mov	r0, ip
  4048a4:	4770      	bx	lr
  4048a6:	bf00      	nop
  4048a8:	2a08      	cmp	r2, #8
  4048aa:	d313      	bcc.n	4048d4 <memcpy+0x114>
  4048ac:	078b      	lsls	r3, r1, #30
  4048ae:	d08d      	beq.n	4047cc <memcpy+0xc>
  4048b0:	f010 0303 	ands.w	r3, r0, #3
  4048b4:	d08a      	beq.n	4047cc <memcpy+0xc>
  4048b6:	f1c3 0304 	rsb	r3, r3, #4
  4048ba:	1ad2      	subs	r2, r2, r3
  4048bc:	07db      	lsls	r3, r3, #31
  4048be:	bf1c      	itt	ne
  4048c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4048c4:	f800 3b01 	strbne.w	r3, [r0], #1
  4048c8:	d380      	bcc.n	4047cc <memcpy+0xc>
  4048ca:	f831 3b02 	ldrh.w	r3, [r1], #2
  4048ce:	f820 3b02 	strh.w	r3, [r0], #2
  4048d2:	e77b      	b.n	4047cc <memcpy+0xc>
  4048d4:	3a04      	subs	r2, #4
  4048d6:	d3d9      	bcc.n	40488c <memcpy+0xcc>
  4048d8:	3a01      	subs	r2, #1
  4048da:	f811 3b01 	ldrb.w	r3, [r1], #1
  4048de:	f800 3b01 	strb.w	r3, [r0], #1
  4048e2:	d2f9      	bcs.n	4048d8 <memcpy+0x118>
  4048e4:	780b      	ldrb	r3, [r1, #0]
  4048e6:	7003      	strb	r3, [r0, #0]
  4048e8:	784b      	ldrb	r3, [r1, #1]
  4048ea:	7043      	strb	r3, [r0, #1]
  4048ec:	788b      	ldrb	r3, [r1, #2]
  4048ee:	7083      	strb	r3, [r0, #2]
  4048f0:	4660      	mov	r0, ip
  4048f2:	4770      	bx	lr

004048f4 <memmove>:
  4048f4:	4288      	cmp	r0, r1
  4048f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4048f8:	d90d      	bls.n	404916 <memmove+0x22>
  4048fa:	188b      	adds	r3, r1, r2
  4048fc:	4298      	cmp	r0, r3
  4048fe:	d20a      	bcs.n	404916 <memmove+0x22>
  404900:	1881      	adds	r1, r0, r2
  404902:	2a00      	cmp	r2, #0
  404904:	d051      	beq.n	4049aa <memmove+0xb6>
  404906:	1a9a      	subs	r2, r3, r2
  404908:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40490c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  404910:	4293      	cmp	r3, r2
  404912:	d1f9      	bne.n	404908 <memmove+0x14>
  404914:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404916:	2a0f      	cmp	r2, #15
  404918:	d948      	bls.n	4049ac <memmove+0xb8>
  40491a:	ea41 0300 	orr.w	r3, r1, r0
  40491e:	079b      	lsls	r3, r3, #30
  404920:	d146      	bne.n	4049b0 <memmove+0xbc>
  404922:	f100 0410 	add.w	r4, r0, #16
  404926:	f101 0310 	add.w	r3, r1, #16
  40492a:	4615      	mov	r5, r2
  40492c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404930:	f844 6c10 	str.w	r6, [r4, #-16]
  404934:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404938:	f844 6c0c 	str.w	r6, [r4, #-12]
  40493c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404940:	f844 6c08 	str.w	r6, [r4, #-8]
  404944:	3d10      	subs	r5, #16
  404946:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40494a:	f844 6c04 	str.w	r6, [r4, #-4]
  40494e:	2d0f      	cmp	r5, #15
  404950:	f103 0310 	add.w	r3, r3, #16
  404954:	f104 0410 	add.w	r4, r4, #16
  404958:	d8e8      	bhi.n	40492c <memmove+0x38>
  40495a:	f1a2 0310 	sub.w	r3, r2, #16
  40495e:	f023 030f 	bic.w	r3, r3, #15
  404962:	f002 0e0f 	and.w	lr, r2, #15
  404966:	3310      	adds	r3, #16
  404968:	f1be 0f03 	cmp.w	lr, #3
  40496c:	4419      	add	r1, r3
  40496e:	4403      	add	r3, r0
  404970:	d921      	bls.n	4049b6 <memmove+0xc2>
  404972:	1f1e      	subs	r6, r3, #4
  404974:	460d      	mov	r5, r1
  404976:	4674      	mov	r4, lr
  404978:	3c04      	subs	r4, #4
  40497a:	f855 7b04 	ldr.w	r7, [r5], #4
  40497e:	f846 7f04 	str.w	r7, [r6, #4]!
  404982:	2c03      	cmp	r4, #3
  404984:	d8f8      	bhi.n	404978 <memmove+0x84>
  404986:	f1ae 0404 	sub.w	r4, lr, #4
  40498a:	f024 0403 	bic.w	r4, r4, #3
  40498e:	3404      	adds	r4, #4
  404990:	4423      	add	r3, r4
  404992:	4421      	add	r1, r4
  404994:	f002 0203 	and.w	r2, r2, #3
  404998:	b162      	cbz	r2, 4049b4 <memmove+0xc0>
  40499a:	3b01      	subs	r3, #1
  40499c:	440a      	add	r2, r1
  40499e:	f811 4b01 	ldrb.w	r4, [r1], #1
  4049a2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4049a6:	428a      	cmp	r2, r1
  4049a8:	d1f9      	bne.n	40499e <memmove+0xaa>
  4049aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4049ac:	4603      	mov	r3, r0
  4049ae:	e7f3      	b.n	404998 <memmove+0xa4>
  4049b0:	4603      	mov	r3, r0
  4049b2:	e7f2      	b.n	40499a <memmove+0xa6>
  4049b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4049b6:	4672      	mov	r2, lr
  4049b8:	e7ee      	b.n	404998 <memmove+0xa4>
  4049ba:	bf00      	nop

004049bc <__malloc_lock>:
  4049bc:	4770      	bx	lr
  4049be:	bf00      	nop

004049c0 <__malloc_unlock>:
  4049c0:	4770      	bx	lr
  4049c2:	bf00      	nop

004049c4 <_realloc_r>:
  4049c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4049c8:	4617      	mov	r7, r2
  4049ca:	b083      	sub	sp, #12
  4049cc:	2900      	cmp	r1, #0
  4049ce:	f000 80c1 	beq.w	404b54 <_realloc_r+0x190>
  4049d2:	460e      	mov	r6, r1
  4049d4:	4681      	mov	r9, r0
  4049d6:	f107 050b 	add.w	r5, r7, #11
  4049da:	f7ff ffef 	bl	4049bc <__malloc_lock>
  4049de:	f856 ec04 	ldr.w	lr, [r6, #-4]
  4049e2:	2d16      	cmp	r5, #22
  4049e4:	f02e 0403 	bic.w	r4, lr, #3
  4049e8:	f1a6 0808 	sub.w	r8, r6, #8
  4049ec:	d840      	bhi.n	404a70 <_realloc_r+0xac>
  4049ee:	2210      	movs	r2, #16
  4049f0:	4615      	mov	r5, r2
  4049f2:	42af      	cmp	r7, r5
  4049f4:	d841      	bhi.n	404a7a <_realloc_r+0xb6>
  4049f6:	4294      	cmp	r4, r2
  4049f8:	da75      	bge.n	404ae6 <_realloc_r+0x122>
  4049fa:	4bc9      	ldr	r3, [pc, #804]	; (404d20 <_realloc_r+0x35c>)
  4049fc:	6899      	ldr	r1, [r3, #8]
  4049fe:	eb08 0004 	add.w	r0, r8, r4
  404a02:	4288      	cmp	r0, r1
  404a04:	6841      	ldr	r1, [r0, #4]
  404a06:	f000 80d9 	beq.w	404bbc <_realloc_r+0x1f8>
  404a0a:	f021 0301 	bic.w	r3, r1, #1
  404a0e:	4403      	add	r3, r0
  404a10:	685b      	ldr	r3, [r3, #4]
  404a12:	07db      	lsls	r3, r3, #31
  404a14:	d57d      	bpl.n	404b12 <_realloc_r+0x14e>
  404a16:	f01e 0f01 	tst.w	lr, #1
  404a1a:	d035      	beq.n	404a88 <_realloc_r+0xc4>
  404a1c:	4639      	mov	r1, r7
  404a1e:	4648      	mov	r0, r9
  404a20:	f7ff fbc6 	bl	4041b0 <_malloc_r>
  404a24:	4607      	mov	r7, r0
  404a26:	b1e0      	cbz	r0, 404a62 <_realloc_r+0x9e>
  404a28:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404a2c:	f023 0301 	bic.w	r3, r3, #1
  404a30:	4443      	add	r3, r8
  404a32:	f1a0 0208 	sub.w	r2, r0, #8
  404a36:	429a      	cmp	r2, r3
  404a38:	f000 8144 	beq.w	404cc4 <_realloc_r+0x300>
  404a3c:	1f22      	subs	r2, r4, #4
  404a3e:	2a24      	cmp	r2, #36	; 0x24
  404a40:	f200 8131 	bhi.w	404ca6 <_realloc_r+0x2e2>
  404a44:	2a13      	cmp	r2, #19
  404a46:	f200 8104 	bhi.w	404c52 <_realloc_r+0x28e>
  404a4a:	4603      	mov	r3, r0
  404a4c:	4632      	mov	r2, r6
  404a4e:	6811      	ldr	r1, [r2, #0]
  404a50:	6019      	str	r1, [r3, #0]
  404a52:	6851      	ldr	r1, [r2, #4]
  404a54:	6059      	str	r1, [r3, #4]
  404a56:	6892      	ldr	r2, [r2, #8]
  404a58:	609a      	str	r2, [r3, #8]
  404a5a:	4631      	mov	r1, r6
  404a5c:	4648      	mov	r0, r9
  404a5e:	f7ff f867 	bl	403b30 <_free_r>
  404a62:	4648      	mov	r0, r9
  404a64:	f7ff ffac 	bl	4049c0 <__malloc_unlock>
  404a68:	4638      	mov	r0, r7
  404a6a:	b003      	add	sp, #12
  404a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a70:	f025 0507 	bic.w	r5, r5, #7
  404a74:	2d00      	cmp	r5, #0
  404a76:	462a      	mov	r2, r5
  404a78:	dabb      	bge.n	4049f2 <_realloc_r+0x2e>
  404a7a:	230c      	movs	r3, #12
  404a7c:	2000      	movs	r0, #0
  404a7e:	f8c9 3000 	str.w	r3, [r9]
  404a82:	b003      	add	sp, #12
  404a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a88:	f856 3c08 	ldr.w	r3, [r6, #-8]
  404a8c:	ebc3 0a08 	rsb	sl, r3, r8
  404a90:	f8da 3004 	ldr.w	r3, [sl, #4]
  404a94:	f023 0c03 	bic.w	ip, r3, #3
  404a98:	eb04 030c 	add.w	r3, r4, ip
  404a9c:	4293      	cmp	r3, r2
  404a9e:	dbbd      	blt.n	404a1c <_realloc_r+0x58>
  404aa0:	4657      	mov	r7, sl
  404aa2:	f8da 100c 	ldr.w	r1, [sl, #12]
  404aa6:	f857 0f08 	ldr.w	r0, [r7, #8]!
  404aaa:	1f22      	subs	r2, r4, #4
  404aac:	2a24      	cmp	r2, #36	; 0x24
  404aae:	60c1      	str	r1, [r0, #12]
  404ab0:	6088      	str	r0, [r1, #8]
  404ab2:	f200 8117 	bhi.w	404ce4 <_realloc_r+0x320>
  404ab6:	2a13      	cmp	r2, #19
  404ab8:	f240 8112 	bls.w	404ce0 <_realloc_r+0x31c>
  404abc:	6831      	ldr	r1, [r6, #0]
  404abe:	f8ca 1008 	str.w	r1, [sl, #8]
  404ac2:	6871      	ldr	r1, [r6, #4]
  404ac4:	f8ca 100c 	str.w	r1, [sl, #12]
  404ac8:	2a1b      	cmp	r2, #27
  404aca:	f200 812b 	bhi.w	404d24 <_realloc_r+0x360>
  404ace:	3608      	adds	r6, #8
  404ad0:	f10a 0210 	add.w	r2, sl, #16
  404ad4:	6831      	ldr	r1, [r6, #0]
  404ad6:	6011      	str	r1, [r2, #0]
  404ad8:	6871      	ldr	r1, [r6, #4]
  404ada:	6051      	str	r1, [r2, #4]
  404adc:	68b1      	ldr	r1, [r6, #8]
  404ade:	6091      	str	r1, [r2, #8]
  404ae0:	463e      	mov	r6, r7
  404ae2:	461c      	mov	r4, r3
  404ae4:	46d0      	mov	r8, sl
  404ae6:	1b63      	subs	r3, r4, r5
  404ae8:	2b0f      	cmp	r3, #15
  404aea:	d81d      	bhi.n	404b28 <_realloc_r+0x164>
  404aec:	f8d8 3004 	ldr.w	r3, [r8, #4]
  404af0:	f003 0301 	and.w	r3, r3, #1
  404af4:	4323      	orrs	r3, r4
  404af6:	4444      	add	r4, r8
  404af8:	f8c8 3004 	str.w	r3, [r8, #4]
  404afc:	6863      	ldr	r3, [r4, #4]
  404afe:	f043 0301 	orr.w	r3, r3, #1
  404b02:	6063      	str	r3, [r4, #4]
  404b04:	4648      	mov	r0, r9
  404b06:	f7ff ff5b 	bl	4049c0 <__malloc_unlock>
  404b0a:	4630      	mov	r0, r6
  404b0c:	b003      	add	sp, #12
  404b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b12:	f021 0103 	bic.w	r1, r1, #3
  404b16:	4421      	add	r1, r4
  404b18:	4291      	cmp	r1, r2
  404b1a:	db21      	blt.n	404b60 <_realloc_r+0x19c>
  404b1c:	68c3      	ldr	r3, [r0, #12]
  404b1e:	6882      	ldr	r2, [r0, #8]
  404b20:	460c      	mov	r4, r1
  404b22:	60d3      	str	r3, [r2, #12]
  404b24:	609a      	str	r2, [r3, #8]
  404b26:	e7de      	b.n	404ae6 <_realloc_r+0x122>
  404b28:	f8d8 2004 	ldr.w	r2, [r8, #4]
  404b2c:	eb08 0105 	add.w	r1, r8, r5
  404b30:	f002 0201 	and.w	r2, r2, #1
  404b34:	4315      	orrs	r5, r2
  404b36:	f043 0201 	orr.w	r2, r3, #1
  404b3a:	440b      	add	r3, r1
  404b3c:	f8c8 5004 	str.w	r5, [r8, #4]
  404b40:	604a      	str	r2, [r1, #4]
  404b42:	685a      	ldr	r2, [r3, #4]
  404b44:	f042 0201 	orr.w	r2, r2, #1
  404b48:	3108      	adds	r1, #8
  404b4a:	605a      	str	r2, [r3, #4]
  404b4c:	4648      	mov	r0, r9
  404b4e:	f7fe ffef 	bl	403b30 <_free_r>
  404b52:	e7d7      	b.n	404b04 <_realloc_r+0x140>
  404b54:	4611      	mov	r1, r2
  404b56:	b003      	add	sp, #12
  404b58:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b5c:	f7ff bb28 	b.w	4041b0 <_malloc_r>
  404b60:	f01e 0f01 	tst.w	lr, #1
  404b64:	f47f af5a 	bne.w	404a1c <_realloc_r+0x58>
  404b68:	f856 3c08 	ldr.w	r3, [r6, #-8]
  404b6c:	ebc3 0a08 	rsb	sl, r3, r8
  404b70:	f8da 3004 	ldr.w	r3, [sl, #4]
  404b74:	f023 0c03 	bic.w	ip, r3, #3
  404b78:	eb01 0e0c 	add.w	lr, r1, ip
  404b7c:	4596      	cmp	lr, r2
  404b7e:	db8b      	blt.n	404a98 <_realloc_r+0xd4>
  404b80:	68c3      	ldr	r3, [r0, #12]
  404b82:	6882      	ldr	r2, [r0, #8]
  404b84:	4657      	mov	r7, sl
  404b86:	60d3      	str	r3, [r2, #12]
  404b88:	609a      	str	r2, [r3, #8]
  404b8a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  404b8e:	f8da 300c 	ldr.w	r3, [sl, #12]
  404b92:	60cb      	str	r3, [r1, #12]
  404b94:	1f22      	subs	r2, r4, #4
  404b96:	2a24      	cmp	r2, #36	; 0x24
  404b98:	6099      	str	r1, [r3, #8]
  404b9a:	f200 8099 	bhi.w	404cd0 <_realloc_r+0x30c>
  404b9e:	2a13      	cmp	r2, #19
  404ba0:	d962      	bls.n	404c68 <_realloc_r+0x2a4>
  404ba2:	6833      	ldr	r3, [r6, #0]
  404ba4:	f8ca 3008 	str.w	r3, [sl, #8]
  404ba8:	6873      	ldr	r3, [r6, #4]
  404baa:	f8ca 300c 	str.w	r3, [sl, #12]
  404bae:	2a1b      	cmp	r2, #27
  404bb0:	f200 80a0 	bhi.w	404cf4 <_realloc_r+0x330>
  404bb4:	3608      	adds	r6, #8
  404bb6:	f10a 0310 	add.w	r3, sl, #16
  404bba:	e056      	b.n	404c6a <_realloc_r+0x2a6>
  404bbc:	f021 0b03 	bic.w	fp, r1, #3
  404bc0:	44a3      	add	fp, r4
  404bc2:	f105 0010 	add.w	r0, r5, #16
  404bc6:	4583      	cmp	fp, r0
  404bc8:	da59      	bge.n	404c7e <_realloc_r+0x2ba>
  404bca:	f01e 0f01 	tst.w	lr, #1
  404bce:	f47f af25 	bne.w	404a1c <_realloc_r+0x58>
  404bd2:	f856 1c08 	ldr.w	r1, [r6, #-8]
  404bd6:	ebc1 0a08 	rsb	sl, r1, r8
  404bda:	f8da 1004 	ldr.w	r1, [sl, #4]
  404bde:	f021 0c03 	bic.w	ip, r1, #3
  404be2:	44e3      	add	fp, ip
  404be4:	4558      	cmp	r0, fp
  404be6:	f73f af57 	bgt.w	404a98 <_realloc_r+0xd4>
  404bea:	4657      	mov	r7, sl
  404bec:	f8da 100c 	ldr.w	r1, [sl, #12]
  404bf0:	f857 0f08 	ldr.w	r0, [r7, #8]!
  404bf4:	1f22      	subs	r2, r4, #4
  404bf6:	2a24      	cmp	r2, #36	; 0x24
  404bf8:	60c1      	str	r1, [r0, #12]
  404bfa:	6088      	str	r0, [r1, #8]
  404bfc:	f200 80b4 	bhi.w	404d68 <_realloc_r+0x3a4>
  404c00:	2a13      	cmp	r2, #19
  404c02:	f240 80a5 	bls.w	404d50 <_realloc_r+0x38c>
  404c06:	6831      	ldr	r1, [r6, #0]
  404c08:	f8ca 1008 	str.w	r1, [sl, #8]
  404c0c:	6871      	ldr	r1, [r6, #4]
  404c0e:	f8ca 100c 	str.w	r1, [sl, #12]
  404c12:	2a1b      	cmp	r2, #27
  404c14:	f200 80af 	bhi.w	404d76 <_realloc_r+0x3b2>
  404c18:	3608      	adds	r6, #8
  404c1a:	f10a 0210 	add.w	r2, sl, #16
  404c1e:	6831      	ldr	r1, [r6, #0]
  404c20:	6011      	str	r1, [r2, #0]
  404c22:	6871      	ldr	r1, [r6, #4]
  404c24:	6051      	str	r1, [r2, #4]
  404c26:	68b1      	ldr	r1, [r6, #8]
  404c28:	6091      	str	r1, [r2, #8]
  404c2a:	eb0a 0105 	add.w	r1, sl, r5
  404c2e:	ebc5 020b 	rsb	r2, r5, fp
  404c32:	f042 0201 	orr.w	r2, r2, #1
  404c36:	6099      	str	r1, [r3, #8]
  404c38:	604a      	str	r2, [r1, #4]
  404c3a:	f8da 3004 	ldr.w	r3, [sl, #4]
  404c3e:	f003 0301 	and.w	r3, r3, #1
  404c42:	431d      	orrs	r5, r3
  404c44:	4648      	mov	r0, r9
  404c46:	f8ca 5004 	str.w	r5, [sl, #4]
  404c4a:	f7ff feb9 	bl	4049c0 <__malloc_unlock>
  404c4e:	4638      	mov	r0, r7
  404c50:	e75c      	b.n	404b0c <_realloc_r+0x148>
  404c52:	6833      	ldr	r3, [r6, #0]
  404c54:	6003      	str	r3, [r0, #0]
  404c56:	6873      	ldr	r3, [r6, #4]
  404c58:	6043      	str	r3, [r0, #4]
  404c5a:	2a1b      	cmp	r2, #27
  404c5c:	d827      	bhi.n	404cae <_realloc_r+0x2ea>
  404c5e:	f100 0308 	add.w	r3, r0, #8
  404c62:	f106 0208 	add.w	r2, r6, #8
  404c66:	e6f2      	b.n	404a4e <_realloc_r+0x8a>
  404c68:	463b      	mov	r3, r7
  404c6a:	6832      	ldr	r2, [r6, #0]
  404c6c:	601a      	str	r2, [r3, #0]
  404c6e:	6872      	ldr	r2, [r6, #4]
  404c70:	605a      	str	r2, [r3, #4]
  404c72:	68b2      	ldr	r2, [r6, #8]
  404c74:	609a      	str	r2, [r3, #8]
  404c76:	463e      	mov	r6, r7
  404c78:	4674      	mov	r4, lr
  404c7a:	46d0      	mov	r8, sl
  404c7c:	e733      	b.n	404ae6 <_realloc_r+0x122>
  404c7e:	eb08 0105 	add.w	r1, r8, r5
  404c82:	ebc5 0b0b 	rsb	fp, r5, fp
  404c86:	f04b 0201 	orr.w	r2, fp, #1
  404c8a:	6099      	str	r1, [r3, #8]
  404c8c:	604a      	str	r2, [r1, #4]
  404c8e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404c92:	f003 0301 	and.w	r3, r3, #1
  404c96:	431d      	orrs	r5, r3
  404c98:	4648      	mov	r0, r9
  404c9a:	f846 5c04 	str.w	r5, [r6, #-4]
  404c9e:	f7ff fe8f 	bl	4049c0 <__malloc_unlock>
  404ca2:	4630      	mov	r0, r6
  404ca4:	e732      	b.n	404b0c <_realloc_r+0x148>
  404ca6:	4631      	mov	r1, r6
  404ca8:	f7ff fe24 	bl	4048f4 <memmove>
  404cac:	e6d5      	b.n	404a5a <_realloc_r+0x96>
  404cae:	68b3      	ldr	r3, [r6, #8]
  404cb0:	6083      	str	r3, [r0, #8]
  404cb2:	68f3      	ldr	r3, [r6, #12]
  404cb4:	60c3      	str	r3, [r0, #12]
  404cb6:	2a24      	cmp	r2, #36	; 0x24
  404cb8:	d028      	beq.n	404d0c <_realloc_r+0x348>
  404cba:	f100 0310 	add.w	r3, r0, #16
  404cbe:	f106 0210 	add.w	r2, r6, #16
  404cc2:	e6c4      	b.n	404a4e <_realloc_r+0x8a>
  404cc4:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404cc8:	f023 0303 	bic.w	r3, r3, #3
  404ccc:	441c      	add	r4, r3
  404cce:	e70a      	b.n	404ae6 <_realloc_r+0x122>
  404cd0:	4631      	mov	r1, r6
  404cd2:	4638      	mov	r0, r7
  404cd4:	4674      	mov	r4, lr
  404cd6:	46d0      	mov	r8, sl
  404cd8:	f7ff fe0c 	bl	4048f4 <memmove>
  404cdc:	463e      	mov	r6, r7
  404cde:	e702      	b.n	404ae6 <_realloc_r+0x122>
  404ce0:	463a      	mov	r2, r7
  404ce2:	e6f7      	b.n	404ad4 <_realloc_r+0x110>
  404ce4:	4631      	mov	r1, r6
  404ce6:	4638      	mov	r0, r7
  404ce8:	461c      	mov	r4, r3
  404cea:	46d0      	mov	r8, sl
  404cec:	f7ff fe02 	bl	4048f4 <memmove>
  404cf0:	463e      	mov	r6, r7
  404cf2:	e6f8      	b.n	404ae6 <_realloc_r+0x122>
  404cf4:	68b3      	ldr	r3, [r6, #8]
  404cf6:	f8ca 3010 	str.w	r3, [sl, #16]
  404cfa:	68f3      	ldr	r3, [r6, #12]
  404cfc:	f8ca 3014 	str.w	r3, [sl, #20]
  404d00:	2a24      	cmp	r2, #36	; 0x24
  404d02:	d01b      	beq.n	404d3c <_realloc_r+0x378>
  404d04:	3610      	adds	r6, #16
  404d06:	f10a 0318 	add.w	r3, sl, #24
  404d0a:	e7ae      	b.n	404c6a <_realloc_r+0x2a6>
  404d0c:	6933      	ldr	r3, [r6, #16]
  404d0e:	6103      	str	r3, [r0, #16]
  404d10:	6973      	ldr	r3, [r6, #20]
  404d12:	6143      	str	r3, [r0, #20]
  404d14:	f106 0218 	add.w	r2, r6, #24
  404d18:	f100 0318 	add.w	r3, r0, #24
  404d1c:	e697      	b.n	404a4e <_realloc_r+0x8a>
  404d1e:	bf00      	nop
  404d20:	20400458 	.word	0x20400458
  404d24:	68b1      	ldr	r1, [r6, #8]
  404d26:	f8ca 1010 	str.w	r1, [sl, #16]
  404d2a:	68f1      	ldr	r1, [r6, #12]
  404d2c:	f8ca 1014 	str.w	r1, [sl, #20]
  404d30:	2a24      	cmp	r2, #36	; 0x24
  404d32:	d00f      	beq.n	404d54 <_realloc_r+0x390>
  404d34:	3610      	adds	r6, #16
  404d36:	f10a 0218 	add.w	r2, sl, #24
  404d3a:	e6cb      	b.n	404ad4 <_realloc_r+0x110>
  404d3c:	6933      	ldr	r3, [r6, #16]
  404d3e:	f8ca 3018 	str.w	r3, [sl, #24]
  404d42:	6973      	ldr	r3, [r6, #20]
  404d44:	f8ca 301c 	str.w	r3, [sl, #28]
  404d48:	3618      	adds	r6, #24
  404d4a:	f10a 0320 	add.w	r3, sl, #32
  404d4e:	e78c      	b.n	404c6a <_realloc_r+0x2a6>
  404d50:	463a      	mov	r2, r7
  404d52:	e764      	b.n	404c1e <_realloc_r+0x25a>
  404d54:	6932      	ldr	r2, [r6, #16]
  404d56:	f8ca 2018 	str.w	r2, [sl, #24]
  404d5a:	6972      	ldr	r2, [r6, #20]
  404d5c:	f8ca 201c 	str.w	r2, [sl, #28]
  404d60:	3618      	adds	r6, #24
  404d62:	f10a 0220 	add.w	r2, sl, #32
  404d66:	e6b5      	b.n	404ad4 <_realloc_r+0x110>
  404d68:	4631      	mov	r1, r6
  404d6a:	4638      	mov	r0, r7
  404d6c:	9301      	str	r3, [sp, #4]
  404d6e:	f7ff fdc1 	bl	4048f4 <memmove>
  404d72:	9b01      	ldr	r3, [sp, #4]
  404d74:	e759      	b.n	404c2a <_realloc_r+0x266>
  404d76:	68b1      	ldr	r1, [r6, #8]
  404d78:	f8ca 1010 	str.w	r1, [sl, #16]
  404d7c:	68f1      	ldr	r1, [r6, #12]
  404d7e:	f8ca 1014 	str.w	r1, [sl, #20]
  404d82:	2a24      	cmp	r2, #36	; 0x24
  404d84:	d003      	beq.n	404d8e <_realloc_r+0x3ca>
  404d86:	3610      	adds	r6, #16
  404d88:	f10a 0218 	add.w	r2, sl, #24
  404d8c:	e747      	b.n	404c1e <_realloc_r+0x25a>
  404d8e:	6932      	ldr	r2, [r6, #16]
  404d90:	f8ca 2018 	str.w	r2, [sl, #24]
  404d94:	6972      	ldr	r2, [r6, #20]
  404d96:	f8ca 201c 	str.w	r2, [sl, #28]
  404d9a:	3618      	adds	r6, #24
  404d9c:	f10a 0220 	add.w	r2, sl, #32
  404da0:	e73d      	b.n	404c1e <_realloc_r+0x25a>
  404da2:	bf00      	nop

00404da4 <lflush>:
  404da4:	8983      	ldrh	r3, [r0, #12]
  404da6:	f003 0309 	and.w	r3, r3, #9
  404daa:	2b09      	cmp	r3, #9
  404dac:	d001      	beq.n	404db2 <lflush+0xe>
  404dae:	2000      	movs	r0, #0
  404db0:	4770      	bx	lr
  404db2:	f7fe bd63 	b.w	40387c <fflush>
  404db6:	bf00      	nop

00404db8 <__srefill_r>:
  404db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404dba:	460c      	mov	r4, r1
  404dbc:	4605      	mov	r5, r0
  404dbe:	b110      	cbz	r0, 404dc6 <__srefill_r+0xe>
  404dc0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404dc2:	2b00      	cmp	r3, #0
  404dc4:	d045      	beq.n	404e52 <__srefill_r+0x9a>
  404dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404dca:	b29a      	uxth	r2, r3
  404dcc:	0497      	lsls	r7, r2, #18
  404dce:	d407      	bmi.n	404de0 <__srefill_r+0x28>
  404dd0:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404dd2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404dd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  404dda:	6662      	str	r2, [r4, #100]	; 0x64
  404ddc:	81a3      	strh	r3, [r4, #12]
  404dde:	b29a      	uxth	r2, r3
  404de0:	2100      	movs	r1, #0
  404de2:	0696      	lsls	r6, r2, #26
  404de4:	6061      	str	r1, [r4, #4]
  404de6:	d431      	bmi.n	404e4c <__srefill_r+0x94>
  404de8:	0750      	lsls	r0, r2, #29
  404dea:	d522      	bpl.n	404e32 <__srefill_r+0x7a>
  404dec:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404dee:	b161      	cbz	r1, 404e0a <__srefill_r+0x52>
  404df0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404df4:	4299      	cmp	r1, r3
  404df6:	d002      	beq.n	404dfe <__srefill_r+0x46>
  404df8:	4628      	mov	r0, r5
  404dfa:	f7fe fe99 	bl	403b30 <_free_r>
  404dfe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  404e00:	6063      	str	r3, [r4, #4]
  404e02:	2000      	movs	r0, #0
  404e04:	6320      	str	r0, [r4, #48]	; 0x30
  404e06:	2b00      	cmp	r3, #0
  404e08:	d13f      	bne.n	404e8a <__srefill_r+0xd2>
  404e0a:	6923      	ldr	r3, [r4, #16]
  404e0c:	2b00      	cmp	r3, #0
  404e0e:	d04c      	beq.n	404eaa <__srefill_r+0xf2>
  404e10:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
  404e14:	b2be      	uxth	r6, r7
  404e16:	07b3      	lsls	r3, r6, #30
  404e18:	d11e      	bne.n	404e58 <__srefill_r+0xa0>
  404e1a:	6922      	ldr	r2, [r4, #16]
  404e1c:	6022      	str	r2, [r4, #0]
  404e1e:	4628      	mov	r0, r5
  404e20:	6963      	ldr	r3, [r4, #20]
  404e22:	6a25      	ldr	r5, [r4, #32]
  404e24:	69e1      	ldr	r1, [r4, #28]
  404e26:	47a8      	blx	r5
  404e28:	2800      	cmp	r0, #0
  404e2a:	6060      	str	r0, [r4, #4]
  404e2c:	dd09      	ble.n	404e42 <__srefill_r+0x8a>
  404e2e:	2000      	movs	r0, #0
  404e30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404e32:	06d1      	lsls	r1, r2, #27
  404e34:	d53e      	bpl.n	404eb4 <__srefill_r+0xfc>
  404e36:	0712      	lsls	r2, r2, #28
  404e38:	d42a      	bmi.n	404e90 <__srefill_r+0xd8>
  404e3a:	f043 0304 	orr.w	r3, r3, #4
  404e3e:	81a3      	strh	r3, [r4, #12]
  404e40:	e7e3      	b.n	404e0a <__srefill_r+0x52>
  404e42:	89a3      	ldrh	r3, [r4, #12]
  404e44:	d119      	bne.n	404e7a <__srefill_r+0xc2>
  404e46:	f043 0320 	orr.w	r3, r3, #32
  404e4a:	81a3      	strh	r3, [r4, #12]
  404e4c:	f04f 30ff 	mov.w	r0, #4294967295
  404e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404e52:	f7fe fda3 	bl	40399c <__sinit>
  404e56:	e7b6      	b.n	404dc6 <__srefill_r+0xe>
  404e58:	4b1a      	ldr	r3, [pc, #104]	; (404ec4 <__srefill_r+0x10c>)
  404e5a:	491b      	ldr	r1, [pc, #108]	; (404ec8 <__srefill_r+0x110>)
  404e5c:	6818      	ldr	r0, [r3, #0]
  404e5e:	2301      	movs	r3, #1
  404e60:	81a3      	strh	r3, [r4, #12]
  404e62:	f006 0609 	and.w	r6, r6, #9
  404e66:	f7ff f8cd 	bl	404004 <_fwalk>
  404e6a:	2e09      	cmp	r6, #9
  404e6c:	81a7      	strh	r7, [r4, #12]
  404e6e:	d1d4      	bne.n	404e1a <__srefill_r+0x62>
  404e70:	4621      	mov	r1, r4
  404e72:	4628      	mov	r0, r5
  404e74:	f7fe fc48 	bl	403708 <__sflush_r>
  404e78:	e7cf      	b.n	404e1a <__srefill_r+0x62>
  404e7a:	2200      	movs	r2, #0
  404e7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404e80:	81a3      	strh	r3, [r4, #12]
  404e82:	6062      	str	r2, [r4, #4]
  404e84:	f04f 30ff 	mov.w	r0, #4294967295
  404e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404e8a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404e8c:	6023      	str	r3, [r4, #0]
  404e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404e90:	4621      	mov	r1, r4
  404e92:	4628      	mov	r0, r5
  404e94:	f7fe fcdc 	bl	403850 <_fflush_r>
  404e98:	2800      	cmp	r0, #0
  404e9a:	d1d7      	bne.n	404e4c <__srefill_r+0x94>
  404e9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404ea0:	60a0      	str	r0, [r4, #8]
  404ea2:	61a0      	str	r0, [r4, #24]
  404ea4:	f023 0308 	bic.w	r3, r3, #8
  404ea8:	e7c7      	b.n	404e3a <__srefill_r+0x82>
  404eaa:	4621      	mov	r1, r4
  404eac:	4628      	mov	r0, r5
  404eae:	f7ff f933 	bl	404118 <__smakebuf_r>
  404eb2:	e7ad      	b.n	404e10 <__srefill_r+0x58>
  404eb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404eb8:	2209      	movs	r2, #9
  404eba:	602a      	str	r2, [r5, #0]
  404ebc:	f04f 30ff 	mov.w	r0, #4294967295
  404ec0:	81a3      	strh	r3, [r4, #12]
  404ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ec4:	004056c0 	.word	0x004056c0
  404ec8:	00404da5 	.word	0x00404da5

00404ecc <_sbrk_r>:
  404ecc:	b538      	push	{r3, r4, r5, lr}
  404ece:	4c07      	ldr	r4, [pc, #28]	; (404eec <_sbrk_r+0x20>)
  404ed0:	2300      	movs	r3, #0
  404ed2:	4605      	mov	r5, r0
  404ed4:	4608      	mov	r0, r1
  404ed6:	6023      	str	r3, [r4, #0]
  404ed8:	f7fc fd48 	bl	40196c <_sbrk>
  404edc:	1c43      	adds	r3, r0, #1
  404ede:	d000      	beq.n	404ee2 <_sbrk_r+0x16>
  404ee0:	bd38      	pop	{r3, r4, r5, pc}
  404ee2:	6823      	ldr	r3, [r4, #0]
  404ee4:	2b00      	cmp	r3, #0
  404ee6:	d0fb      	beq.n	404ee0 <_sbrk_r+0x14>
  404ee8:	602b      	str	r3, [r5, #0]
  404eea:	bd38      	pop	{r3, r4, r5, pc}
  404eec:	20400948 	.word	0x20400948

00404ef0 <__sread>:
  404ef0:	b510      	push	{r4, lr}
  404ef2:	460c      	mov	r4, r1
  404ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404ef8:	f000 fa36 	bl	405368 <_read_r>
  404efc:	2800      	cmp	r0, #0
  404efe:	db03      	blt.n	404f08 <__sread+0x18>
  404f00:	6d23      	ldr	r3, [r4, #80]	; 0x50
  404f02:	4403      	add	r3, r0
  404f04:	6523      	str	r3, [r4, #80]	; 0x50
  404f06:	bd10      	pop	{r4, pc}
  404f08:	89a3      	ldrh	r3, [r4, #12]
  404f0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  404f0e:	81a3      	strh	r3, [r4, #12]
  404f10:	bd10      	pop	{r4, pc}
  404f12:	bf00      	nop

00404f14 <__swrite>:
  404f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f18:	4616      	mov	r6, r2
  404f1a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  404f1e:	461f      	mov	r7, r3
  404f20:	05d3      	lsls	r3, r2, #23
  404f22:	460c      	mov	r4, r1
  404f24:	4605      	mov	r5, r0
  404f26:	d507      	bpl.n	404f38 <__swrite+0x24>
  404f28:	2200      	movs	r2, #0
  404f2a:	2302      	movs	r3, #2
  404f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404f30:	f000 fa04 	bl	40533c <_lseek_r>
  404f34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404f38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404f3c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404f40:	81a2      	strh	r2, [r4, #12]
  404f42:	463b      	mov	r3, r7
  404f44:	4632      	mov	r2, r6
  404f46:	4628      	mov	r0, r5
  404f48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404f4c:	f000 b914 	b.w	405178 <_write_r>

00404f50 <__sseek>:
  404f50:	b510      	push	{r4, lr}
  404f52:	460c      	mov	r4, r1
  404f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404f58:	f000 f9f0 	bl	40533c <_lseek_r>
  404f5c:	89a3      	ldrh	r3, [r4, #12]
  404f5e:	1c42      	adds	r2, r0, #1
  404f60:	bf0e      	itee	eq
  404f62:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  404f66:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  404f6a:	6520      	strne	r0, [r4, #80]	; 0x50
  404f6c:	81a3      	strh	r3, [r4, #12]
  404f6e:	bd10      	pop	{r4, pc}

00404f70 <__sclose>:
  404f70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404f74:	f000 b968 	b.w	405248 <_close_r>
	...

00404f80 <strlen>:
  404f80:	f890 f000 	pld	[r0]
  404f84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404f88:	f020 0107 	bic.w	r1, r0, #7
  404f8c:	f06f 0c00 	mvn.w	ip, #0
  404f90:	f010 0407 	ands.w	r4, r0, #7
  404f94:	f891 f020 	pld	[r1, #32]
  404f98:	f040 8049 	bne.w	40502e <strlen+0xae>
  404f9c:	f04f 0400 	mov.w	r4, #0
  404fa0:	f06f 0007 	mvn.w	r0, #7
  404fa4:	e9d1 2300 	ldrd	r2, r3, [r1]
  404fa8:	f891 f040 	pld	[r1, #64]	; 0x40
  404fac:	f100 0008 	add.w	r0, r0, #8
  404fb0:	fa82 f24c 	uadd8	r2, r2, ip
  404fb4:	faa4 f28c 	sel	r2, r4, ip
  404fb8:	fa83 f34c 	uadd8	r3, r3, ip
  404fbc:	faa2 f38c 	sel	r3, r2, ip
  404fc0:	bb4b      	cbnz	r3, 405016 <strlen+0x96>
  404fc2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404fc6:	fa82 f24c 	uadd8	r2, r2, ip
  404fca:	f100 0008 	add.w	r0, r0, #8
  404fce:	faa4 f28c 	sel	r2, r4, ip
  404fd2:	fa83 f34c 	uadd8	r3, r3, ip
  404fd6:	faa2 f38c 	sel	r3, r2, ip
  404fda:	b9e3      	cbnz	r3, 405016 <strlen+0x96>
  404fdc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404fe0:	fa82 f24c 	uadd8	r2, r2, ip
  404fe4:	f100 0008 	add.w	r0, r0, #8
  404fe8:	faa4 f28c 	sel	r2, r4, ip
  404fec:	fa83 f34c 	uadd8	r3, r3, ip
  404ff0:	faa2 f38c 	sel	r3, r2, ip
  404ff4:	b97b      	cbnz	r3, 405016 <strlen+0x96>
  404ff6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  404ffa:	f101 0120 	add.w	r1, r1, #32
  404ffe:	fa82 f24c 	uadd8	r2, r2, ip
  405002:	f100 0008 	add.w	r0, r0, #8
  405006:	faa4 f28c 	sel	r2, r4, ip
  40500a:	fa83 f34c 	uadd8	r3, r3, ip
  40500e:	faa2 f38c 	sel	r3, r2, ip
  405012:	2b00      	cmp	r3, #0
  405014:	d0c6      	beq.n	404fa4 <strlen+0x24>
  405016:	2a00      	cmp	r2, #0
  405018:	bf04      	itt	eq
  40501a:	3004      	addeq	r0, #4
  40501c:	461a      	moveq	r2, r3
  40501e:	ba12      	rev	r2, r2
  405020:	fab2 f282 	clz	r2, r2
  405024:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405028:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40502c:	4770      	bx	lr
  40502e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405032:	f004 0503 	and.w	r5, r4, #3
  405036:	f1c4 0000 	rsb	r0, r4, #0
  40503a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40503e:	f014 0f04 	tst.w	r4, #4
  405042:	f891 f040 	pld	[r1, #64]	; 0x40
  405046:	fa0c f505 	lsl.w	r5, ip, r5
  40504a:	ea62 0205 	orn	r2, r2, r5
  40504e:	bf1c      	itt	ne
  405050:	ea63 0305 	ornne	r3, r3, r5
  405054:	4662      	movne	r2, ip
  405056:	f04f 0400 	mov.w	r4, #0
  40505a:	e7a9      	b.n	404fb0 <strlen+0x30>

0040505c <__swbuf_r>:
  40505c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40505e:	460e      	mov	r6, r1
  405060:	4614      	mov	r4, r2
  405062:	4607      	mov	r7, r0
  405064:	b110      	cbz	r0, 40506c <__swbuf_r+0x10>
  405066:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405068:	2b00      	cmp	r3, #0
  40506a:	d04a      	beq.n	405102 <__swbuf_r+0xa6>
  40506c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405070:	69a3      	ldr	r3, [r4, #24]
  405072:	60a3      	str	r3, [r4, #8]
  405074:	b291      	uxth	r1, r2
  405076:	0708      	lsls	r0, r1, #28
  405078:	d538      	bpl.n	4050ec <__swbuf_r+0x90>
  40507a:	6923      	ldr	r3, [r4, #16]
  40507c:	2b00      	cmp	r3, #0
  40507e:	d035      	beq.n	4050ec <__swbuf_r+0x90>
  405080:	0489      	lsls	r1, r1, #18
  405082:	b2f5      	uxtb	r5, r6
  405084:	d515      	bpl.n	4050b2 <__swbuf_r+0x56>
  405086:	6822      	ldr	r2, [r4, #0]
  405088:	6961      	ldr	r1, [r4, #20]
  40508a:	1ad3      	subs	r3, r2, r3
  40508c:	428b      	cmp	r3, r1
  40508e:	da1c      	bge.n	4050ca <__swbuf_r+0x6e>
  405090:	3301      	adds	r3, #1
  405092:	68a1      	ldr	r1, [r4, #8]
  405094:	1c50      	adds	r0, r2, #1
  405096:	3901      	subs	r1, #1
  405098:	60a1      	str	r1, [r4, #8]
  40509a:	6020      	str	r0, [r4, #0]
  40509c:	7016      	strb	r6, [r2, #0]
  40509e:	6962      	ldr	r2, [r4, #20]
  4050a0:	429a      	cmp	r2, r3
  4050a2:	d01a      	beq.n	4050da <__swbuf_r+0x7e>
  4050a4:	89a3      	ldrh	r3, [r4, #12]
  4050a6:	07db      	lsls	r3, r3, #31
  4050a8:	d501      	bpl.n	4050ae <__swbuf_r+0x52>
  4050aa:	2d0a      	cmp	r5, #10
  4050ac:	d015      	beq.n	4050da <__swbuf_r+0x7e>
  4050ae:	4628      	mov	r0, r5
  4050b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4050b2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4050b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4050b8:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4050bc:	81a2      	strh	r2, [r4, #12]
  4050be:	6822      	ldr	r2, [r4, #0]
  4050c0:	6661      	str	r1, [r4, #100]	; 0x64
  4050c2:	6961      	ldr	r1, [r4, #20]
  4050c4:	1ad3      	subs	r3, r2, r3
  4050c6:	428b      	cmp	r3, r1
  4050c8:	dbe2      	blt.n	405090 <__swbuf_r+0x34>
  4050ca:	4621      	mov	r1, r4
  4050cc:	4638      	mov	r0, r7
  4050ce:	f7fe fbbf 	bl	403850 <_fflush_r>
  4050d2:	b940      	cbnz	r0, 4050e6 <__swbuf_r+0x8a>
  4050d4:	6822      	ldr	r2, [r4, #0]
  4050d6:	2301      	movs	r3, #1
  4050d8:	e7db      	b.n	405092 <__swbuf_r+0x36>
  4050da:	4621      	mov	r1, r4
  4050dc:	4638      	mov	r0, r7
  4050de:	f7fe fbb7 	bl	403850 <_fflush_r>
  4050e2:	2800      	cmp	r0, #0
  4050e4:	d0e3      	beq.n	4050ae <__swbuf_r+0x52>
  4050e6:	f04f 30ff 	mov.w	r0, #4294967295
  4050ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4050ec:	4621      	mov	r1, r4
  4050ee:	4638      	mov	r0, r7
  4050f0:	f7fe fa96 	bl	403620 <__swsetup_r>
  4050f4:	2800      	cmp	r0, #0
  4050f6:	d1f6      	bne.n	4050e6 <__swbuf_r+0x8a>
  4050f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4050fc:	6923      	ldr	r3, [r4, #16]
  4050fe:	b291      	uxth	r1, r2
  405100:	e7be      	b.n	405080 <__swbuf_r+0x24>
  405102:	f7fe fc4b 	bl	40399c <__sinit>
  405106:	e7b1      	b.n	40506c <__swbuf_r+0x10>

00405108 <_wcrtomb_r>:
  405108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40510c:	4605      	mov	r5, r0
  40510e:	b086      	sub	sp, #24
  405110:	461e      	mov	r6, r3
  405112:	460c      	mov	r4, r1
  405114:	b1a1      	cbz	r1, 405140 <_wcrtomb_r+0x38>
  405116:	4b10      	ldr	r3, [pc, #64]	; (405158 <_wcrtomb_r+0x50>)
  405118:	4617      	mov	r7, r2
  40511a:	f8d3 8000 	ldr.w	r8, [r3]
  40511e:	f7fe ffc1 	bl	4040a4 <__locale_charset>
  405122:	9600      	str	r6, [sp, #0]
  405124:	4603      	mov	r3, r0
  405126:	463a      	mov	r2, r7
  405128:	4621      	mov	r1, r4
  40512a:	4628      	mov	r0, r5
  40512c:	47c0      	blx	r8
  40512e:	1c43      	adds	r3, r0, #1
  405130:	d103      	bne.n	40513a <_wcrtomb_r+0x32>
  405132:	2200      	movs	r2, #0
  405134:	238a      	movs	r3, #138	; 0x8a
  405136:	6032      	str	r2, [r6, #0]
  405138:	602b      	str	r3, [r5, #0]
  40513a:	b006      	add	sp, #24
  40513c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405140:	4b05      	ldr	r3, [pc, #20]	; (405158 <_wcrtomb_r+0x50>)
  405142:	681f      	ldr	r7, [r3, #0]
  405144:	f7fe ffae 	bl	4040a4 <__locale_charset>
  405148:	9600      	str	r6, [sp, #0]
  40514a:	4603      	mov	r3, r0
  40514c:	4622      	mov	r2, r4
  40514e:	a903      	add	r1, sp, #12
  405150:	4628      	mov	r0, r5
  405152:	47b8      	blx	r7
  405154:	e7eb      	b.n	40512e <_wcrtomb_r+0x26>
  405156:	bf00      	nop
  405158:	20400868 	.word	0x20400868

0040515c <__ascii_wctomb>:
  40515c:	b121      	cbz	r1, 405168 <__ascii_wctomb+0xc>
  40515e:	2aff      	cmp	r2, #255	; 0xff
  405160:	d804      	bhi.n	40516c <__ascii_wctomb+0x10>
  405162:	700a      	strb	r2, [r1, #0]
  405164:	2001      	movs	r0, #1
  405166:	4770      	bx	lr
  405168:	4608      	mov	r0, r1
  40516a:	4770      	bx	lr
  40516c:	238a      	movs	r3, #138	; 0x8a
  40516e:	6003      	str	r3, [r0, #0]
  405170:	f04f 30ff 	mov.w	r0, #4294967295
  405174:	4770      	bx	lr
  405176:	bf00      	nop

00405178 <_write_r>:
  405178:	b570      	push	{r4, r5, r6, lr}
  40517a:	460d      	mov	r5, r1
  40517c:	4c08      	ldr	r4, [pc, #32]	; (4051a0 <_write_r+0x28>)
  40517e:	4611      	mov	r1, r2
  405180:	4606      	mov	r6, r0
  405182:	461a      	mov	r2, r3
  405184:	4628      	mov	r0, r5
  405186:	2300      	movs	r3, #0
  405188:	6023      	str	r3, [r4, #0]
  40518a:	f7fb f9ef 	bl	40056c <_write>
  40518e:	1c43      	adds	r3, r0, #1
  405190:	d000      	beq.n	405194 <_write_r+0x1c>
  405192:	bd70      	pop	{r4, r5, r6, pc}
  405194:	6823      	ldr	r3, [r4, #0]
  405196:	2b00      	cmp	r3, #0
  405198:	d0fb      	beq.n	405192 <_write_r+0x1a>
  40519a:	6033      	str	r3, [r6, #0]
  40519c:	bd70      	pop	{r4, r5, r6, pc}
  40519e:	bf00      	nop
  4051a0:	20400948 	.word	0x20400948

004051a4 <__register_exitproc>:
  4051a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4051a8:	4c25      	ldr	r4, [pc, #148]	; (405240 <__register_exitproc+0x9c>)
  4051aa:	6825      	ldr	r5, [r4, #0]
  4051ac:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4051b0:	4606      	mov	r6, r0
  4051b2:	4688      	mov	r8, r1
  4051b4:	4692      	mov	sl, r2
  4051b6:	4699      	mov	r9, r3
  4051b8:	b3c4      	cbz	r4, 40522c <__register_exitproc+0x88>
  4051ba:	6860      	ldr	r0, [r4, #4]
  4051bc:	281f      	cmp	r0, #31
  4051be:	dc17      	bgt.n	4051f0 <__register_exitproc+0x4c>
  4051c0:	1c43      	adds	r3, r0, #1
  4051c2:	b176      	cbz	r6, 4051e2 <__register_exitproc+0x3e>
  4051c4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4051c8:	2201      	movs	r2, #1
  4051ca:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4051ce:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  4051d2:	4082      	lsls	r2, r0
  4051d4:	4311      	orrs	r1, r2
  4051d6:	2e02      	cmp	r6, #2
  4051d8:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  4051dc:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4051e0:	d01e      	beq.n	405220 <__register_exitproc+0x7c>
  4051e2:	3002      	adds	r0, #2
  4051e4:	6063      	str	r3, [r4, #4]
  4051e6:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4051ea:	2000      	movs	r0, #0
  4051ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4051f0:	4b14      	ldr	r3, [pc, #80]	; (405244 <__register_exitproc+0xa0>)
  4051f2:	b303      	cbz	r3, 405236 <__register_exitproc+0x92>
  4051f4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4051f8:	f7fe ffd2 	bl	4041a0 <malloc>
  4051fc:	4604      	mov	r4, r0
  4051fe:	b1d0      	cbz	r0, 405236 <__register_exitproc+0x92>
  405200:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405204:	2700      	movs	r7, #0
  405206:	e880 0088 	stmia.w	r0, {r3, r7}
  40520a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40520e:	4638      	mov	r0, r7
  405210:	2301      	movs	r3, #1
  405212:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405216:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40521a:	2e00      	cmp	r6, #0
  40521c:	d0e1      	beq.n	4051e2 <__register_exitproc+0x3e>
  40521e:	e7d1      	b.n	4051c4 <__register_exitproc+0x20>
  405220:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  405224:	430a      	orrs	r2, r1
  405226:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40522a:	e7da      	b.n	4051e2 <__register_exitproc+0x3e>
  40522c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405230:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405234:	e7c1      	b.n	4051ba <__register_exitproc+0x16>
  405236:	f04f 30ff 	mov.w	r0, #4294967295
  40523a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40523e:	bf00      	nop
  405240:	004056c0 	.word	0x004056c0
  405244:	004041a1 	.word	0x004041a1

00405248 <_close_r>:
  405248:	b538      	push	{r3, r4, r5, lr}
  40524a:	4c07      	ldr	r4, [pc, #28]	; (405268 <_close_r+0x20>)
  40524c:	2300      	movs	r3, #0
  40524e:	4605      	mov	r5, r0
  405250:	4608      	mov	r0, r1
  405252:	6023      	str	r3, [r4, #0]
  405254:	f7fc fbb6 	bl	4019c4 <_close>
  405258:	1c43      	adds	r3, r0, #1
  40525a:	d000      	beq.n	40525e <_close_r+0x16>
  40525c:	bd38      	pop	{r3, r4, r5, pc}
  40525e:	6823      	ldr	r3, [r4, #0]
  405260:	2b00      	cmp	r3, #0
  405262:	d0fb      	beq.n	40525c <_close_r+0x14>
  405264:	602b      	str	r3, [r5, #0]
  405266:	bd38      	pop	{r3, r4, r5, pc}
  405268:	20400948 	.word	0x20400948

0040526c <_fclose_r>:
  40526c:	2900      	cmp	r1, #0
  40526e:	d03d      	beq.n	4052ec <_fclose_r+0x80>
  405270:	b570      	push	{r4, r5, r6, lr}
  405272:	4605      	mov	r5, r0
  405274:	460c      	mov	r4, r1
  405276:	b108      	cbz	r0, 40527c <_fclose_r+0x10>
  405278:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40527a:	b37b      	cbz	r3, 4052dc <_fclose_r+0x70>
  40527c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405280:	b90b      	cbnz	r3, 405286 <_fclose_r+0x1a>
  405282:	2000      	movs	r0, #0
  405284:	bd70      	pop	{r4, r5, r6, pc}
  405286:	4621      	mov	r1, r4
  405288:	4628      	mov	r0, r5
  40528a:	f7fe fa3d 	bl	403708 <__sflush_r>
  40528e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405290:	4606      	mov	r6, r0
  405292:	b133      	cbz	r3, 4052a2 <_fclose_r+0x36>
  405294:	69e1      	ldr	r1, [r4, #28]
  405296:	4628      	mov	r0, r5
  405298:	4798      	blx	r3
  40529a:	2800      	cmp	r0, #0
  40529c:	bfb8      	it	lt
  40529e:	f04f 36ff 	movlt.w	r6, #4294967295
  4052a2:	89a3      	ldrh	r3, [r4, #12]
  4052a4:	061b      	lsls	r3, r3, #24
  4052a6:	d41c      	bmi.n	4052e2 <_fclose_r+0x76>
  4052a8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4052aa:	b141      	cbz	r1, 4052be <_fclose_r+0x52>
  4052ac:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4052b0:	4299      	cmp	r1, r3
  4052b2:	d002      	beq.n	4052ba <_fclose_r+0x4e>
  4052b4:	4628      	mov	r0, r5
  4052b6:	f7fe fc3b 	bl	403b30 <_free_r>
  4052ba:	2300      	movs	r3, #0
  4052bc:	6323      	str	r3, [r4, #48]	; 0x30
  4052be:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4052c0:	b121      	cbz	r1, 4052cc <_fclose_r+0x60>
  4052c2:	4628      	mov	r0, r5
  4052c4:	f7fe fc34 	bl	403b30 <_free_r>
  4052c8:	2300      	movs	r3, #0
  4052ca:	6463      	str	r3, [r4, #68]	; 0x44
  4052cc:	f7fe fb6c 	bl	4039a8 <__sfp_lock_acquire>
  4052d0:	2300      	movs	r3, #0
  4052d2:	81a3      	strh	r3, [r4, #12]
  4052d4:	f7fe fb6a 	bl	4039ac <__sfp_lock_release>
  4052d8:	4630      	mov	r0, r6
  4052da:	bd70      	pop	{r4, r5, r6, pc}
  4052dc:	f7fe fb5e 	bl	40399c <__sinit>
  4052e0:	e7cc      	b.n	40527c <_fclose_r+0x10>
  4052e2:	6921      	ldr	r1, [r4, #16]
  4052e4:	4628      	mov	r0, r5
  4052e6:	f7fe fc23 	bl	403b30 <_free_r>
  4052ea:	e7dd      	b.n	4052a8 <_fclose_r+0x3c>
  4052ec:	2000      	movs	r0, #0
  4052ee:	4770      	bx	lr

004052f0 <_fstat_r>:
  4052f0:	b538      	push	{r3, r4, r5, lr}
  4052f2:	460b      	mov	r3, r1
  4052f4:	4c07      	ldr	r4, [pc, #28]	; (405314 <_fstat_r+0x24>)
  4052f6:	4605      	mov	r5, r0
  4052f8:	4611      	mov	r1, r2
  4052fa:	4618      	mov	r0, r3
  4052fc:	2300      	movs	r3, #0
  4052fe:	6023      	str	r3, [r4, #0]
  405300:	f7fc fb6c 	bl	4019dc <_fstat>
  405304:	1c43      	adds	r3, r0, #1
  405306:	d000      	beq.n	40530a <_fstat_r+0x1a>
  405308:	bd38      	pop	{r3, r4, r5, pc}
  40530a:	6823      	ldr	r3, [r4, #0]
  40530c:	2b00      	cmp	r3, #0
  40530e:	d0fb      	beq.n	405308 <_fstat_r+0x18>
  405310:	602b      	str	r3, [r5, #0]
  405312:	bd38      	pop	{r3, r4, r5, pc}
  405314:	20400948 	.word	0x20400948

00405318 <_isatty_r>:
  405318:	b538      	push	{r3, r4, r5, lr}
  40531a:	4c07      	ldr	r4, [pc, #28]	; (405338 <_isatty_r+0x20>)
  40531c:	2300      	movs	r3, #0
  40531e:	4605      	mov	r5, r0
  405320:	4608      	mov	r0, r1
  405322:	6023      	str	r3, [r4, #0]
  405324:	f7fc fb6a 	bl	4019fc <_isatty>
  405328:	1c43      	adds	r3, r0, #1
  40532a:	d000      	beq.n	40532e <_isatty_r+0x16>
  40532c:	bd38      	pop	{r3, r4, r5, pc}
  40532e:	6823      	ldr	r3, [r4, #0]
  405330:	2b00      	cmp	r3, #0
  405332:	d0fb      	beq.n	40532c <_isatty_r+0x14>
  405334:	602b      	str	r3, [r5, #0]
  405336:	bd38      	pop	{r3, r4, r5, pc}
  405338:	20400948 	.word	0x20400948

0040533c <_lseek_r>:
  40533c:	b570      	push	{r4, r5, r6, lr}
  40533e:	460d      	mov	r5, r1
  405340:	4c08      	ldr	r4, [pc, #32]	; (405364 <_lseek_r+0x28>)
  405342:	4611      	mov	r1, r2
  405344:	4606      	mov	r6, r0
  405346:	461a      	mov	r2, r3
  405348:	4628      	mov	r0, r5
  40534a:	2300      	movs	r3, #0
  40534c:	6023      	str	r3, [r4, #0]
  40534e:	f7fc fb61 	bl	401a14 <_lseek>
  405352:	1c43      	adds	r3, r0, #1
  405354:	d000      	beq.n	405358 <_lseek_r+0x1c>
  405356:	bd70      	pop	{r4, r5, r6, pc}
  405358:	6823      	ldr	r3, [r4, #0]
  40535a:	2b00      	cmp	r3, #0
  40535c:	d0fb      	beq.n	405356 <_lseek_r+0x1a>
  40535e:	6033      	str	r3, [r6, #0]
  405360:	bd70      	pop	{r4, r5, r6, pc}
  405362:	bf00      	nop
  405364:	20400948 	.word	0x20400948

00405368 <_read_r>:
  405368:	b570      	push	{r4, r5, r6, lr}
  40536a:	460d      	mov	r5, r1
  40536c:	4c08      	ldr	r4, [pc, #32]	; (405390 <_read_r+0x28>)
  40536e:	4611      	mov	r1, r2
  405370:	4606      	mov	r6, r0
  405372:	461a      	mov	r2, r3
  405374:	4628      	mov	r0, r5
  405376:	2300      	movs	r3, #0
  405378:	6023      	str	r3, [r4, #0]
  40537a:	f7fb f8cd 	bl	400518 <_read>
  40537e:	1c43      	adds	r3, r0, #1
  405380:	d000      	beq.n	405384 <_read_r+0x1c>
  405382:	bd70      	pop	{r4, r5, r6, pc}
  405384:	6823      	ldr	r3, [r4, #0]
  405386:	2b00      	cmp	r3, #0
  405388:	d0fb      	beq.n	405382 <_read_r+0x1a>
  40538a:	6033      	str	r3, [r6, #0]
  40538c:	bd70      	pop	{r4, r5, r6, pc}
  40538e:	bf00      	nop
  405390:	20400948 	.word	0x20400948

00405394 <__aeabi_uldivmod>:
  405394:	b953      	cbnz	r3, 4053ac <__aeabi_uldivmod+0x18>
  405396:	b94a      	cbnz	r2, 4053ac <__aeabi_uldivmod+0x18>
  405398:	2900      	cmp	r1, #0
  40539a:	bf08      	it	eq
  40539c:	2800      	cmpeq	r0, #0
  40539e:	bf1c      	itt	ne
  4053a0:	f04f 31ff 	movne.w	r1, #4294967295
  4053a4:	f04f 30ff 	movne.w	r0, #4294967295
  4053a8:	f000 b97e 	b.w	4056a8 <__aeabi_idiv0>
  4053ac:	f1ad 0c08 	sub.w	ip, sp, #8
  4053b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4053b4:	f000 f806 	bl	4053c4 <__udivmoddi4>
  4053b8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4053bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4053c0:	b004      	add	sp, #16
  4053c2:	4770      	bx	lr

004053c4 <__udivmoddi4>:
  4053c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4053c8:	468c      	mov	ip, r1
  4053ca:	460e      	mov	r6, r1
  4053cc:	4604      	mov	r4, r0
  4053ce:	9d08      	ldr	r5, [sp, #32]
  4053d0:	2b00      	cmp	r3, #0
  4053d2:	d150      	bne.n	405476 <__udivmoddi4+0xb2>
  4053d4:	428a      	cmp	r2, r1
  4053d6:	4617      	mov	r7, r2
  4053d8:	d96c      	bls.n	4054b4 <__udivmoddi4+0xf0>
  4053da:	fab2 fe82 	clz	lr, r2
  4053de:	f1be 0f00 	cmp.w	lr, #0
  4053e2:	d00b      	beq.n	4053fc <__udivmoddi4+0x38>
  4053e4:	f1ce 0420 	rsb	r4, lr, #32
  4053e8:	fa20 f404 	lsr.w	r4, r0, r4
  4053ec:	fa01 f60e 	lsl.w	r6, r1, lr
  4053f0:	ea44 0c06 	orr.w	ip, r4, r6
  4053f4:	fa02 f70e 	lsl.w	r7, r2, lr
  4053f8:	fa00 f40e 	lsl.w	r4, r0, lr
  4053fc:	ea4f 4917 	mov.w	r9, r7, lsr #16
  405400:	0c22      	lsrs	r2, r4, #16
  405402:	fbbc f0f9 	udiv	r0, ip, r9
  405406:	fa1f f887 	uxth.w	r8, r7
  40540a:	fb09 c610 	mls	r6, r9, r0, ip
  40540e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  405412:	fb00 f308 	mul.w	r3, r0, r8
  405416:	42b3      	cmp	r3, r6
  405418:	d909      	bls.n	40542e <__udivmoddi4+0x6a>
  40541a:	19f6      	adds	r6, r6, r7
  40541c:	f100 32ff 	add.w	r2, r0, #4294967295
  405420:	f080 8122 	bcs.w	405668 <__udivmoddi4+0x2a4>
  405424:	42b3      	cmp	r3, r6
  405426:	f240 811f 	bls.w	405668 <__udivmoddi4+0x2a4>
  40542a:	3802      	subs	r0, #2
  40542c:	443e      	add	r6, r7
  40542e:	1af6      	subs	r6, r6, r3
  405430:	b2a2      	uxth	r2, r4
  405432:	fbb6 f3f9 	udiv	r3, r6, r9
  405436:	fb09 6613 	mls	r6, r9, r3, r6
  40543a:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40543e:	fb03 f808 	mul.w	r8, r3, r8
  405442:	45a0      	cmp	r8, r4
  405444:	d909      	bls.n	40545a <__udivmoddi4+0x96>
  405446:	19e4      	adds	r4, r4, r7
  405448:	f103 32ff 	add.w	r2, r3, #4294967295
  40544c:	f080 810a 	bcs.w	405664 <__udivmoddi4+0x2a0>
  405450:	45a0      	cmp	r8, r4
  405452:	f240 8107 	bls.w	405664 <__udivmoddi4+0x2a0>
  405456:	3b02      	subs	r3, #2
  405458:	443c      	add	r4, r7
  40545a:	ebc8 0404 	rsb	r4, r8, r4
  40545e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  405462:	2100      	movs	r1, #0
  405464:	2d00      	cmp	r5, #0
  405466:	d062      	beq.n	40552e <__udivmoddi4+0x16a>
  405468:	fa24 f40e 	lsr.w	r4, r4, lr
  40546c:	2300      	movs	r3, #0
  40546e:	602c      	str	r4, [r5, #0]
  405470:	606b      	str	r3, [r5, #4]
  405472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405476:	428b      	cmp	r3, r1
  405478:	d907      	bls.n	40548a <__udivmoddi4+0xc6>
  40547a:	2d00      	cmp	r5, #0
  40547c:	d055      	beq.n	40552a <__udivmoddi4+0x166>
  40547e:	2100      	movs	r1, #0
  405480:	e885 0041 	stmia.w	r5, {r0, r6}
  405484:	4608      	mov	r0, r1
  405486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40548a:	fab3 f183 	clz	r1, r3
  40548e:	2900      	cmp	r1, #0
  405490:	f040 8090 	bne.w	4055b4 <__udivmoddi4+0x1f0>
  405494:	42b3      	cmp	r3, r6
  405496:	d302      	bcc.n	40549e <__udivmoddi4+0xda>
  405498:	4282      	cmp	r2, r0
  40549a:	f200 80f8 	bhi.w	40568e <__udivmoddi4+0x2ca>
  40549e:	1a84      	subs	r4, r0, r2
  4054a0:	eb66 0603 	sbc.w	r6, r6, r3
  4054a4:	2001      	movs	r0, #1
  4054a6:	46b4      	mov	ip, r6
  4054a8:	2d00      	cmp	r5, #0
  4054aa:	d040      	beq.n	40552e <__udivmoddi4+0x16a>
  4054ac:	e885 1010 	stmia.w	r5, {r4, ip}
  4054b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4054b4:	b912      	cbnz	r2, 4054bc <__udivmoddi4+0xf8>
  4054b6:	2701      	movs	r7, #1
  4054b8:	fbb7 f7f2 	udiv	r7, r7, r2
  4054bc:	fab7 fe87 	clz	lr, r7
  4054c0:	f1be 0f00 	cmp.w	lr, #0
  4054c4:	d135      	bne.n	405532 <__udivmoddi4+0x16e>
  4054c6:	1bf3      	subs	r3, r6, r7
  4054c8:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4054cc:	fa1f fc87 	uxth.w	ip, r7
  4054d0:	2101      	movs	r1, #1
  4054d2:	fbb3 f0f8 	udiv	r0, r3, r8
  4054d6:	0c22      	lsrs	r2, r4, #16
  4054d8:	fb08 3610 	mls	r6, r8, r0, r3
  4054dc:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4054e0:	fb0c f300 	mul.w	r3, ip, r0
  4054e4:	42b3      	cmp	r3, r6
  4054e6:	d907      	bls.n	4054f8 <__udivmoddi4+0x134>
  4054e8:	19f6      	adds	r6, r6, r7
  4054ea:	f100 32ff 	add.w	r2, r0, #4294967295
  4054ee:	d202      	bcs.n	4054f6 <__udivmoddi4+0x132>
  4054f0:	42b3      	cmp	r3, r6
  4054f2:	f200 80ce 	bhi.w	405692 <__udivmoddi4+0x2ce>
  4054f6:	4610      	mov	r0, r2
  4054f8:	1af6      	subs	r6, r6, r3
  4054fa:	b2a2      	uxth	r2, r4
  4054fc:	fbb6 f3f8 	udiv	r3, r6, r8
  405500:	fb08 6613 	mls	r6, r8, r3, r6
  405504:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  405508:	fb0c fc03 	mul.w	ip, ip, r3
  40550c:	45a4      	cmp	ip, r4
  40550e:	d907      	bls.n	405520 <__udivmoddi4+0x15c>
  405510:	19e4      	adds	r4, r4, r7
  405512:	f103 32ff 	add.w	r2, r3, #4294967295
  405516:	d202      	bcs.n	40551e <__udivmoddi4+0x15a>
  405518:	45a4      	cmp	ip, r4
  40551a:	f200 80b5 	bhi.w	405688 <__udivmoddi4+0x2c4>
  40551e:	4613      	mov	r3, r2
  405520:	ebcc 0404 	rsb	r4, ip, r4
  405524:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  405528:	e79c      	b.n	405464 <__udivmoddi4+0xa0>
  40552a:	4629      	mov	r1, r5
  40552c:	4628      	mov	r0, r5
  40552e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405532:	f1ce 0120 	rsb	r1, lr, #32
  405536:	fa06 f30e 	lsl.w	r3, r6, lr
  40553a:	fa07 f70e 	lsl.w	r7, r7, lr
  40553e:	fa20 f901 	lsr.w	r9, r0, r1
  405542:	ea4f 4817 	mov.w	r8, r7, lsr #16
  405546:	40ce      	lsrs	r6, r1
  405548:	ea49 0903 	orr.w	r9, r9, r3
  40554c:	fbb6 faf8 	udiv	sl, r6, r8
  405550:	ea4f 4419 	mov.w	r4, r9, lsr #16
  405554:	fb08 661a 	mls	r6, r8, sl, r6
  405558:	fa1f fc87 	uxth.w	ip, r7
  40555c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  405560:	fb0a f20c 	mul.w	r2, sl, ip
  405564:	429a      	cmp	r2, r3
  405566:	fa00 f40e 	lsl.w	r4, r0, lr
  40556a:	d90a      	bls.n	405582 <__udivmoddi4+0x1be>
  40556c:	19db      	adds	r3, r3, r7
  40556e:	f10a 31ff 	add.w	r1, sl, #4294967295
  405572:	f080 8087 	bcs.w	405684 <__udivmoddi4+0x2c0>
  405576:	429a      	cmp	r2, r3
  405578:	f240 8084 	bls.w	405684 <__udivmoddi4+0x2c0>
  40557c:	f1aa 0a02 	sub.w	sl, sl, #2
  405580:	443b      	add	r3, r7
  405582:	1a9b      	subs	r3, r3, r2
  405584:	fa1f f989 	uxth.w	r9, r9
  405588:	fbb3 f1f8 	udiv	r1, r3, r8
  40558c:	fb08 3311 	mls	r3, r8, r1, r3
  405590:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  405594:	fb01 f60c 	mul.w	r6, r1, ip
  405598:	429e      	cmp	r6, r3
  40559a:	d907      	bls.n	4055ac <__udivmoddi4+0x1e8>
  40559c:	19db      	adds	r3, r3, r7
  40559e:	f101 32ff 	add.w	r2, r1, #4294967295
  4055a2:	d26b      	bcs.n	40567c <__udivmoddi4+0x2b8>
  4055a4:	429e      	cmp	r6, r3
  4055a6:	d969      	bls.n	40567c <__udivmoddi4+0x2b8>
  4055a8:	3902      	subs	r1, #2
  4055aa:	443b      	add	r3, r7
  4055ac:	1b9b      	subs	r3, r3, r6
  4055ae:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  4055b2:	e78e      	b.n	4054d2 <__udivmoddi4+0x10e>
  4055b4:	f1c1 0e20 	rsb	lr, r1, #32
  4055b8:	fa22 f40e 	lsr.w	r4, r2, lr
  4055bc:	408b      	lsls	r3, r1
  4055be:	4323      	orrs	r3, r4
  4055c0:	fa20 f70e 	lsr.w	r7, r0, lr
  4055c4:	fa06 f401 	lsl.w	r4, r6, r1
  4055c8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4055cc:	fa26 f60e 	lsr.w	r6, r6, lr
  4055d0:	433c      	orrs	r4, r7
  4055d2:	fbb6 f9fc 	udiv	r9, r6, ip
  4055d6:	0c27      	lsrs	r7, r4, #16
  4055d8:	fb0c 6619 	mls	r6, ip, r9, r6
  4055dc:	fa1f f883 	uxth.w	r8, r3
  4055e0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  4055e4:	fb09 f708 	mul.w	r7, r9, r8
  4055e8:	42b7      	cmp	r7, r6
  4055ea:	fa02 f201 	lsl.w	r2, r2, r1
  4055ee:	fa00 fa01 	lsl.w	sl, r0, r1
  4055f2:	d908      	bls.n	405606 <__udivmoddi4+0x242>
  4055f4:	18f6      	adds	r6, r6, r3
  4055f6:	f109 30ff 	add.w	r0, r9, #4294967295
  4055fa:	d241      	bcs.n	405680 <__udivmoddi4+0x2bc>
  4055fc:	42b7      	cmp	r7, r6
  4055fe:	d93f      	bls.n	405680 <__udivmoddi4+0x2bc>
  405600:	f1a9 0902 	sub.w	r9, r9, #2
  405604:	441e      	add	r6, r3
  405606:	1bf6      	subs	r6, r6, r7
  405608:	b2a0      	uxth	r0, r4
  40560a:	fbb6 f4fc 	udiv	r4, r6, ip
  40560e:	fb0c 6614 	mls	r6, ip, r4, r6
  405612:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  405616:	fb04 f808 	mul.w	r8, r4, r8
  40561a:	45b8      	cmp	r8, r7
  40561c:	d907      	bls.n	40562e <__udivmoddi4+0x26a>
  40561e:	18ff      	adds	r7, r7, r3
  405620:	f104 30ff 	add.w	r0, r4, #4294967295
  405624:	d228      	bcs.n	405678 <__udivmoddi4+0x2b4>
  405626:	45b8      	cmp	r8, r7
  405628:	d926      	bls.n	405678 <__udivmoddi4+0x2b4>
  40562a:	3c02      	subs	r4, #2
  40562c:	441f      	add	r7, r3
  40562e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  405632:	ebc8 0707 	rsb	r7, r8, r7
  405636:	fba0 8902 	umull	r8, r9, r0, r2
  40563a:	454f      	cmp	r7, r9
  40563c:	4644      	mov	r4, r8
  40563e:	464e      	mov	r6, r9
  405640:	d314      	bcc.n	40566c <__udivmoddi4+0x2a8>
  405642:	d029      	beq.n	405698 <__udivmoddi4+0x2d4>
  405644:	b365      	cbz	r5, 4056a0 <__udivmoddi4+0x2dc>
  405646:	ebba 0304 	subs.w	r3, sl, r4
  40564a:	eb67 0706 	sbc.w	r7, r7, r6
  40564e:	fa07 fe0e 	lsl.w	lr, r7, lr
  405652:	40cb      	lsrs	r3, r1
  405654:	40cf      	lsrs	r7, r1
  405656:	ea4e 0303 	orr.w	r3, lr, r3
  40565a:	e885 0088 	stmia.w	r5, {r3, r7}
  40565e:	2100      	movs	r1, #0
  405660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405664:	4613      	mov	r3, r2
  405666:	e6f8      	b.n	40545a <__udivmoddi4+0x96>
  405668:	4610      	mov	r0, r2
  40566a:	e6e0      	b.n	40542e <__udivmoddi4+0x6a>
  40566c:	ebb8 0402 	subs.w	r4, r8, r2
  405670:	eb69 0603 	sbc.w	r6, r9, r3
  405674:	3801      	subs	r0, #1
  405676:	e7e5      	b.n	405644 <__udivmoddi4+0x280>
  405678:	4604      	mov	r4, r0
  40567a:	e7d8      	b.n	40562e <__udivmoddi4+0x26a>
  40567c:	4611      	mov	r1, r2
  40567e:	e795      	b.n	4055ac <__udivmoddi4+0x1e8>
  405680:	4681      	mov	r9, r0
  405682:	e7c0      	b.n	405606 <__udivmoddi4+0x242>
  405684:	468a      	mov	sl, r1
  405686:	e77c      	b.n	405582 <__udivmoddi4+0x1be>
  405688:	3b02      	subs	r3, #2
  40568a:	443c      	add	r4, r7
  40568c:	e748      	b.n	405520 <__udivmoddi4+0x15c>
  40568e:	4608      	mov	r0, r1
  405690:	e70a      	b.n	4054a8 <__udivmoddi4+0xe4>
  405692:	3802      	subs	r0, #2
  405694:	443e      	add	r6, r7
  405696:	e72f      	b.n	4054f8 <__udivmoddi4+0x134>
  405698:	45c2      	cmp	sl, r8
  40569a:	d3e7      	bcc.n	40566c <__udivmoddi4+0x2a8>
  40569c:	463e      	mov	r6, r7
  40569e:	e7d1      	b.n	405644 <__udivmoddi4+0x280>
  4056a0:	4629      	mov	r1, r5
  4056a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4056a6:	bf00      	nop

004056a8 <__aeabi_idiv0>:
  4056a8:	4770      	bx	lr
  4056aa:	bf00      	nop
  4056ac:	65636572 	.word	0x65636572
  4056b0:	6f646962 	.word	0x6f646962
  4056b4:	25203a20 	.word	0x25203a20
  4056b8:	000a2073 	.word	0x000a2073
  4056bc:	00000043 	.word	0x00000043

004056c0 <_global_impure_ptr>:
  4056c0:	20400008                                ..@ 

004056c4 <zeroes.6993>:
  4056c4:	30303030 30303030 30303030 30303030     0000000000000000
  4056d4:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  4056e4:	00000000 33323130 37363534 62613938     ....0123456789ab
  4056f4:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00405704 <blanks.6992>:
  405704:	20202020 20202020 20202020 20202020                     

00405714 <_init>:
  405714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405716:	bf00      	nop
  405718:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40571a:	bc08      	pop	{r3}
  40571c:	469e      	mov	lr, r3
  40571e:	4770      	bx	lr

00405720 <__init_array_start>:
  405720:	004036e9 	.word	0x004036e9

00405724 <__frame_dummy_init_array_entry>:
  405724:	00400165                                e.@.

00405728 <_fini>:
  405728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40572a:	bf00      	nop
  40572c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40572e:	bc08      	pop	{r3}
  405730:	469e      	mov	lr, r3
  405732:	4770      	bx	lr

00405734 <__fini_array_start>:
  405734:	00400141 	.word	0x00400141
