#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct  3 16:09:45 2020
# Process ID: 7328
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1
# Command line: vivado.exe -log Multiplier_Processor_Wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Multiplier_Processor_Wrapper.tcl
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/Multiplier_Processor_Wrapper.vds
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Multiplier_Processor_Wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top Multiplier_Processor_Wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1016.695 ; gain = 234.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Multiplier_Processor_Wrapper' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/new/Multiplier_Processor_Wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'multiplyComputePynq' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/multiplyComputePynq_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'multiplyComputePynq' (1#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/multiplyComputePynq_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (2#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_0' (3#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_1' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_1' (4#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_2_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_2_0' (5#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_3_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_3_0' (6#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:571]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (7#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:1788]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:1920]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (8#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:1920]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1BOGR4T' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:2066]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1BOGR4T' (9#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:2066]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_J0G1J0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:2198]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_J0G1J0' (10#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:2198]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_19YU2FS' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:2330]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_19YU2FS' (11#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:2330]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_KSVY9L' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:2462]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_KSVY9L' (12#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:2462]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_18J6S0R' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:2594]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_18J6S0R' (13#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:2594]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:2740]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (14#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (15#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:2740]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (16#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (17#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:571]
WARNING: [Synth 8-7023] instance 'axi_interconnect_0' of module 'design_1_axi_interconnect_0_0' has 179 connections declared, but only 157 given [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:340]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (18#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:498]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (19#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/.Xil/Vivado-7328-DESKTOP-D9F9TPQ/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 65 connections declared, but only 63 given [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:505]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (20#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (21#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7023] instance 'nolabel_line31' of module 'design_1_wrapper' has 28 connections declared, but only 7 given [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/new/Multiplier_Processor_Wrapper.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier_Processor_Wrapper' (22#1) [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/new/Multiplier_Processor_Wrapper.v:4]
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_18J6S0R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_18J6S0R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_18J6S0R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_18J6S0R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_KSVY9L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_KSVY9L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_KSVY9L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_KSVY9L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_19YU2FS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_19YU2FS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_19YU2FS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_19YU2FS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_J0G1J0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_J0G1J0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_J0G1J0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_J0G1J0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1BOGR4T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1BOGR4T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1BOGR4T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1BOGR4T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1094.457 ; gain = 311.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1094.457 ; gain = 311.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1094.457 ; gain = 311.785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1094.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/multiplyComputePynq_synth_1/multiplyComputePynq/multiplyComputePynq_in_context.xdc] for cell 'multiplyComputePynq'
Finished Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/multiplyComputePynq_synth_1/multiplyComputePynq/multiplyComputePynq_in_context.xdc] for cell 'multiplyComputePynq'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/processing_system7_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/processing_system7_0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_1_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_1_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_gpio_0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_gpio_2'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_gpio_2'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_gpio_3'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_gpio_3'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_gpio_4'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_gpio_4'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_gpio_5'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_gpio_5'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'nolabel_line31/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/hd_reconfig.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/hd_reconfig.xdc]
Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc]
WARNING: [Vivado 12-584] No ports matched 'Rst'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'bufferRD_in[3]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'bufferRD_in[2]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'bufferRD_in[1]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'bufferRD_in[0]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'bufferRD_out[3]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'bufferRD_out[2]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'bufferRD_out[1]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'bufferRD_out[0]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'dataIn[3]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'dataIn[3]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'dataIn[2]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'dataIn[1]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'dataIn[0]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'dataIn[2]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'dataIn[1]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'dataIn[0]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'dataOut[3]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'dataOut[2]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'dataOut[1]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'dataOut[0]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'dataOut[3]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'dataOut[2]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'dataOut[1]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'dataOut[0]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'mReady_in[3]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'mReady_in[2]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'mReady_in[1]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'mReady_in[0]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'outputSelect[1]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'outputSelect[0]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'bufferSelect'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'mStart_in'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'mStart_out'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'AddressSelect[4]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'AddressSelect[3]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'AddressSelect[2]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'AddressSelect[1]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'AddressSelect[0]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'mReady_out[3]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'mReady_out[2]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'mReady_out[1]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'mReady_out[0]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'mStart_in'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:46]
WARNING: [Vivado 12-507] No nets matched 'Clk_IBUF'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'dataInput[3]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'dataInput[2]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'dataInput[1]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'dataInput[0]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'bufferEN'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'bufferRD'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'bufferSelect'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'FULL0'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'FULL1'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'mStart'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'chunkCount'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'dataInput[3]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'dataInput[2]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'dataInput[1]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'dataInput[0]'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'bufferEN'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'bufferRD'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'chunkCount'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'FULL0'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'FULL1'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'mStart'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:71]
WARNING: [Vivado 12-1034] No pblocks matched 'pblock_mCompute_1'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:73]
CRITICAL WARNING: [Vivado 12-1041] No pblock specified to add instances to. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'Rst'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:75]
WARNING: [Vivado 12-1034] No pblocks matched 'pblock_mCompute_2'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:77]
CRITICAL WARNING: [Vivado 12-1041] No pblock specified to add instances to. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:77]
WARNING: [Vivado 12-1034] No pblocks matched 'pblock_Integer'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:80]
CRITICAL WARNING: [Vivado 12-1041] No pblock specified to add instances to. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:80]
WARNING: [Vivado 12-1034] No pblocks matched 'pblock_Integer'. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:81]
CRITICAL WARNING: [Vivado 12-1041] No pblock specified to add instances to. [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:81]
Finished Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Multiplier_Processor_Wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Multiplier_Processor_Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Multiplier_Processor_Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1145.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.406 ; gain = 362.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.406 ; gain = 362.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for multiplyComputePynq. (constraint file  C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for multiplyComputePynq. (constraint file  C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for nolabel_line31/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line31/design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line31/design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line31/design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line31/design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line31/design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line31/design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line31/design_1_i/axi_gpio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line31/design_1_i/axi_gpio_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line31/design_1_i/axi_gpio_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line31/design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.406 ; gain = 362.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1145.406 ; gain = 362.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1145.406 ; gain = 362.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1168.137 ; gain = 385.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1168.359 ; gain = 385.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1178.922 ; gain = 396.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.695 ; gain = 410.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.695 ; gain = 410.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.695 ; gain = 410.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.695 ; gain = 410.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.695 ; gain = 410.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.695 ; gain = 410.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |multiplyComputePynq             |         1|
|2     |design_1_xbar_0                 |         1|
|3     |design_1_auto_pc_0              |         1|
|4     |design_1_axi_gpio_0_0           |         1|
|5     |design_1_axi_gpio_1_0           |         1|
|6     |design_1_axi_gpio_1_1           |         1|
|7     |design_1_axi_gpio_2_0           |         1|
|8     |design_1_axi_gpio_3_0           |         1|
|9     |design_1_proc_sys_reset_0_0     |         1|
|10    |design_1_processing_system7_0_0 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_pc_0              |     1|
|2     |design_1_axi_gpio_0_0           |     1|
|3     |design_1_axi_gpio_1_0           |     1|
|4     |design_1_axi_gpio_1_1           |     1|
|5     |design_1_axi_gpio_2_0           |     1|
|6     |design_1_axi_gpio_3_0           |     1|
|7     |design_1_proc_sys_reset_0_0     |     1|
|8     |design_1_processing_system7_0_0 |     1|
|9     |design_1_xbar_0                 |     1|
|10    |multiplyComputePynq             |     1|
|11    |OBUF                            |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-------------------------+------------------------------+------+
|      |Instance                 |Module                        |Cells |
+------+-------------------------+------------------------------+------+
|1     |top                      |                              |  1465|
|2     |  nolabel_line31         |design_1_wrapper              |  1431|
|3     |    design_1_i           |design_1                      |  1431|
|4     |      axi_interconnect_0 |design_1_axi_interconnect_0_0 |   995|
|5     |        s00_couplers     |s00_couplers_imp_O7FAN0       |   177|
+------+-------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.695 ; gain = 410.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1192.695 ; gain = 359.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1192.695 ; gain = 410.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1205.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1216.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 138 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1216.910 ; gain = 741.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1216.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/dynamicMulti.runs/synth_1/Multiplier_Processor_Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Multiplier_Processor_Wrapper_utilization_synth.rpt -pb Multiplier_Processor_Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct  3 16:10:15 2020...
