{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2016.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "172.29"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "68", "@dc": "68", "@oc": "68", "@id": "40438894", "text": ":facetid:toc:db/conf/fpga/fpga2016.bht"}}, "hits": {"@total": "68", "@computed": "68", "@sent": "68", "@first": "0", "hit": [{"@score": "1", "@id": "2860195", "info": {"authors": {"author": [{"@pid": "55/7912-2", "text": "C\u00e9dric Marchand 0002"}, {"@pid": "12/6779", "text": "Lilian Bossuet"}, {"@pid": "74/11156", "text": "Abdelkarim Cherkaoui"}]}, "title": "Enhanced TERO-PUF Implementations and Characterization on FPGAs (Abstract Only).", "venue": "FPGA", "pages": "282", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/0002BC16", "doi": "10.1145/2847263.2847298", "ee": "https://doi.org/10.1145/2847263.2847298", "url": "https://dblp.org/rec/conf/fpga/0002BC16"}, "url": "URL#2860195"}, {"@score": "1", "@id": "2860196", "info": {"authors": {"author": [{"@pid": "175/6249", "text": "Nimish Agashiwala"}, {"@pid": "175/6222", "text": "Satya Prakash Upadhyay"}, {"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}]}, "title": "t-QuadPlace: Timing Driven Quadratic Placement using Quadrisection Partitioning for FPGAs (Abstact Only).", "venue": "FPGA", "pages": "284", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AgashiwalaUB16", "doi": "10.1145/2847263.2847306", "ee": "https://doi.org/10.1145/2847263.2847306", "url": "https://dblp.org/rec/conf/fpga/AgashiwalaUB16"}, "url": "URL#2860196"}, {"@score": "1", "@id": "2860197", "info": {"authors": {"author": [{"@pid": "14/7434", "text": "Nikolaos Alachiotis 0001"}, {"@pid": "34/10927", "text": "Gabriel Weisz"}]}, "title": "High Performance Linkage Disequilibrium: FPGAs Hold the Key.", "venue": "FPGA", "pages": "118-127", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AlachiotisW16", "doi": "10.1145/2847263.2847271", "ee": "https://doi.org/10.1145/2847263.2847271", "url": "https://dblp.org/rec/conf/fpga/AlachiotisW16"}, "url": "URL#2860197"}, {"@score": "1", "@id": "2860198", "info": {"authors": {"author": [{"@pid": "131/4987", "text": "Mohammed Alawad"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Stochastic-Based Convolutional Networks with Reconfigurable Logic Fabric (Abstract Only).", "venue": "FPGA", "pages": "283", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AlawadL16", "doi": "10.1145/2847263.2847318", "ee": "https://doi.org/10.1145/2847263.2847318", "url": "https://dblp.org/rec/conf/fpga/AlawadL16"}, "url": "URL#2860198"}, {"@score": "1", "@id": "2860199", "info": {"authors": {"author": [{"@pid": "175/6119", "text": "Shlomi Alkalay"}, {"@pid": "94/3793", "text": "Hari Angepat"}, {"@pid": "82/3536", "text": "Adrian M. Caulfield"}, {"@pid": "29/3950", "text": "Eric S. Chung"}, {"@pid": "175/6126", "text": "Oren Firestein"}, {"@pid": "23/2318", "text": "Michael Haselman"}, {"@pid": "148/9975", "text": "Stephen Heil"}, {"@pid": "175/6144", "text": "Kyle Holohan"}, {"@pid": "175/6153", "text": "Matt Humphrey"}, {"@pid": "73/9788", "text": "Tam\u00e1s Juh\u00e1sz"}, {"@pid": "73/9798", "text": "Puneet Kaur"}, {"@pid": "55/2496", "text": "Sitaram Lanka"}, {"@pid": "08/7863", "text": "Daniel Lo"}, {"@pid": "175/6098", "text": "Todd Massengill"}, {"@pid": "121/0473", "text": "Kalin Ovtcharov"}, {"@pid": "25/7037", "text": "Michael Papamichael"}, {"@pid": "85/5822", "text": "Andrew Putnam"}, {"@pid": "175/6112", "text": "Raja Seera"}, {"@pid": "175/6118", "text": "Rimon Tadros"}, {"@pid": "00/8314", "text": "Jason Thong"}, {"@pid": "175/6160", "text": "Lisa Woods"}, {"@pid": "06/5295", "text": "Derek Chiou"}, {"@pid": "b/DougBurger", "text": "Doug Burger"}]}, "title": "Agile Co-Design for a Reconfigurable Datacenter.", "venue": "FPGA", "pages": "15", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AlkalayACCFHHHH16", "doi": "10.1145/2847263.2847287", "ee": "https://doi.org/10.1145/2847263.2847287", "url": "https://dblp.org/rec/conf/fpga/AlkalayACCFHHHH16"}, "url": "URL#2860199"}, {"@score": "1", "@id": "2860200", "info": {"authors": {"author": {"@pid": "19/6969", "text": "Gregg Baeckler"}}, "title": "HyperPipelining of High-Speed Interface Logic.", "venue": "FPGA", "pages": "2", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Baeckler16", "doi": "10.1145/2847263.2847285", "ee": "https://doi.org/10.1145/2847263.2847285", "url": "https://dblp.org/rec/conf/fpga/Baeckler16"}, "url": "URL#2860200"}, {"@score": "1", "@id": "2860201", "info": {"authors": {"author": [{"@pid": "03/6325-4", "text": "Yu Bai 0004"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Stochastic-Based Spin-Programmable Gate Array with Emerging MTJ Device Technology (Abstract Only).", "venue": "FPGA", "pages": "279", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BaiL16", "doi": "10.1145/2847263.2847317", "ee": "https://doi.org/10.1145/2847263.2847317", "url": "https://dblp.org/rec/conf/fpga/BaiL16"}, "url": "URL#2860201"}, {"@score": "1", "@id": "2860202", "info": {"authors": {"author": [{"@pid": "175/6169", "text": "Sebastien Bellon"}, {"@pid": "47/5215", "text": "Claudio Favi"}, {"@pid": "m/MiroslawMalek", "text": "Miroslaw Malek"}, {"@pid": "91/3195", "text": "Marco Macchetti"}, {"@pid": "31/1489-1", "text": "Francesco Regazzoni 0001"}]}, "title": "Evaluating the Impact of Environmental Factors on Physically Unclonable Functions (Abstract Only).", "venue": "FPGA", "pages": "279", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BellonFMMR16", "doi": "10.1145/2847263.2847308", "ee": "https://doi.org/10.1145/2847263.2847308", "url": "https://dblp.org/rec/conf/fpga/BellonFMMR16"}, "url": "URL#2860202"}, {"@score": "1", "@id": "2860203", "info": {"authors": {"author": {"@pid": "23/5076", "text": "David Boland"}}, "title": "Reducing Memory Requirements for High-Performance and Numerically Stable Gaussian Elimination.", "venue": "FPGA", "pages": "244-253", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Boland16", "doi": "10.1145/2847263.2847281", "ee": "https://doi.org/10.1145/2847263.2847281", "url": "https://dblp.org/rec/conf/fpga/Boland16"}, "url": "URL#2860203"}, {"@score": "1", "@id": "2860204", "info": {"authors": {"author": [{"@pid": "20/3767", "text": "Yu-Ting Chen"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "44/10032", "text": "Zhenman Fang"}, {"@pid": "150/9436", "text": "Peipei Zhou 0001"}]}, "title": "ARAPrototyper: Enabling Rapid Prototyping and Evaluation for Accelerator-Rich Architecture (Abstact Only).", "venue": "FPGA", "pages": "281", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenCFZ16", "doi": "10.1145/2847263.2847302", "ee": "https://doi.org/10.1145/2847263.2847302", "url": "https://dblp.org/rec/conf/fpga/ChenCFZ16"}, "url": "URL#2860204"}, {"@score": "1", "@id": "2860205", "info": {"authors": {"author": {"@pid": "06/5295", "text": "Derek Chiou"}}, "title": "Intel Acquires Altera: How Will the World of FPGAs be Affected?", "venue": "FPGA", "pages": "148", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Chiou16", "doi": "10.1145/2847263.2857658", "ee": "https://doi.org/10.1145/2847263.2857658", "url": "https://dblp.org/rec/conf/fpga/Chiou16"}, "url": "URL#2860205"}, {"@score": "1", "@id": "2860206", "info": {"authors": {"author": [{"@pid": "147/1470", "text": "Guohao Dai"}, {"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "FPGP: Graph Processing Framework on FPGA A Case Study of Breadth-First Search.", "venue": "FPGA", "pages": "105-110", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DaiCWY16", "doi": "10.1145/2847263.2847339", "ee": "https://doi.org/10.1145/2847263.2847339", "url": "https://dblp.org/rec/conf/fpga/DaiCWY16"}, "url": "URL#2860206"}, {"@score": "1", "@id": "2860207", "info": {"authors": {"author": [{"@pid": "140/2422-1", "text": "James J. Davis 0001"}, {"@pid": "16/4125", "text": "Eddie Hung"}, {"@pid": "42/9240", "text": "Joshua M. Levine"}, {"@pid": "88/1019", "text": "Edward A. Stott"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}, {"@pid": "38/1966", "text": "George A. Constantinides"}]}, "title": "Knowledge is Power: Module-level Sensing for Runtime Optimisation (Abstact Only).", "venue": "FPGA", "pages": "276", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DavisHLSCC16", "doi": "10.1145/2847263.2847316", "ee": "https://doi.org/10.1145/2847263.2847316", "url": "https://dblp.org/rec/conf/fpga/DavisHLSCC16"}, "url": "URL#2860207"}, {"@score": "1", "@id": "2860208", "info": {"authors": {"author": [{"@pid": "175/6155", "text": "Girish Deshpande"}, {"@pid": "28/3057", "text": "Dinesh K. Bhatia"}]}, "title": "An Activity Aware Placement Approach For 3D FPGAs (Abstract Only).", "venue": "FPGA", "pages": "277", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DeshpandeB16", "doi": "10.1145/2847263.2847322", "ee": "https://doi.org/10.1145/2847263.2847322", "url": "https://dblp.org/rec/conf/fpga/DeshpandeB16"}, "url": "URL#2860208"}, {"@score": "1", "@id": "2860209", "info": {"authors": {"author": [{"@pid": "e/CarlEbeling", "text": "Carl Ebeling"}, {"@pid": "175/6204", "text": "Dana How"}, {"@pid": "57/1113", "text": "David M. Lewis"}, {"@pid": "s/HermanSchmit", "text": "Herman Schmit"}]}, "title": "Stratix\u2122 10 High Performance Routable Clock Networks.", "venue": "FPGA", "pages": "64-73", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/EbelingHLS16", "doi": "10.1145/2847263.2847279", "ee": "https://doi.org/10.1145/2847263.2847279", "url": "https://dblp.org/rec/conf/fpga/EbelingHLS16"}, "url": "URL#2860209"}, {"@score": "1", "@id": "2860210", "info": {"authors": {"author": [{"@pid": "33/5604", "text": "Henri Fraisse"}, {"@pid": "127/0469", "text": "Abhishek Joshi"}, {"@pid": "158/8088", "text": "Dinesh Gaitonde"}, {"@pid": "27/4406", "text": "Alireza Kaviani"}]}, "title": "Boolean Satisfiability-Based Routing and Its Application to Xilinx UltraScale Clock Network.", "venue": "FPGA", "pages": "74-79", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FraisseJGK16", "doi": "10.1145/2847263.2847342", "ee": "https://doi.org/10.1145/2847263.2847342", "url": "https://dblp.org/rec/conf/fpga/FraisseJGK16"}, "url": "URL#2860210"}, {"@score": "1", "@id": "2860211", "info": {"authors": {"author": [{"@pid": "140/2071", "text": "Xitong Gao"}, {"@pid": "21/7915", "text": "John Wickerson"}, {"@pid": "38/1966", "text": "George A. Constantinides"}]}, "title": "Automatically Optimizing the Latency, Area, and Accuracy of C Programs for High-Level Synthesis.", "venue": "FPGA", "pages": "234-243", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GaoWC16", "doi": "10.1145/2847263.2847282", "ee": "https://doi.org/10.1145/2847263.2847282", "url": "https://dblp.org/rec/conf/fpga/GaoWC16"}, "url": "URL#2860211"}, {"@score": "1", "@id": "2860212", "info": {"authors": {"author": [{"@pid": "175/6242", "text": "Ehsan Ghasemi"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "A Scalable Heterogeneous Dataflow Architecture For Big Data Analytics Using FPGAs (Abstract Only).", "venue": "FPGA", "pages": "274", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GhasemiC16", "doi": "10.1145/2847263.2847294", "ee": "https://doi.org/10.1145/2847263.2847294", "url": "https://dblp.org/rec/conf/fpga/GhasemiC16"}, "url": "URL#2860212"}, {"@score": "1", "@id": "2860213", "info": {"authors": {"author": [{"@pid": "175/6146", "text": "Pingakshya Goswami"}, {"@pid": "03/4333", "text": "Dinesh Bhatia"}]}, "title": "Floorplanning of Partially Reconfigurable Design on Heterogeneous FPGA (Abstract Only).", "venue": "FPGA", "pages": "275", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GoswamiB16", "doi": "10.1145/2847263.2847323", "ee": "https://doi.org/10.1145/2847263.2847323", "url": "https://dblp.org/rec/conf/fpga/GoswamiB16"}, "url": "URL#2860213"}, {"@score": "1", "@id": "2860214", "info": {"authors": {"author": [{"@pid": "132/8141", "text": "Paul Grigoras"}, {"@pid": "139/5310", "text": "Pavel Burovskiy"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "CASK: Open-Source Custom Architectures for Sparse Kernels.", "venue": "FPGA", "pages": "179-184", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GrigorasBL16", "doi": "10.1145/2847263.2847338", "ee": "https://doi.org/10.1145/2847263.2847338", "url": "https://dblp.org/rec/conf/fpga/GrigorasBL16"}, "url": "URL#2860214"}, {"@score": "1", "@id": "2860215", "info": {"authors": {"author": [{"@pid": "93/10926", "text": "Matthias Hinkfoth"}, {"@pid": "12/5104", "text": "Ralf Salomon"}]}, "title": "Increasing the Utility of Self-Calibration Methods in High-Precision Time Measurement Systems (Abstract Only).", "venue": "FPGA", "pages": "275", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HinkfothS16", "doi": "10.1145/2847263.2847311", "ee": "https://doi.org/10.1145/2847263.2847311", "url": "https://dblp.org/rec/conf/fpga/HinkfothS16"}, "url": "URL#2860215"}, {"@score": "1", "@id": "2860216", "info": {"authors": {"author": [{"@pid": "47/8122", "text": "Safeen Huda"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}]}, "title": "Towards PVT-Tolerant Glitch-Free Operation in FPGAs.", "venue": "FPGA", "pages": "90-99", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HudaA16", "doi": "10.1145/2847263.2847272", "ee": "https://doi.org/10.1145/2847263.2847272", "url": "https://dblp.org/rec/conf/fpga/HudaA16"}, "url": "URL#2860216"}, {"@score": "1", "@id": "2860217", "info": {"authors": {"author": [{"@pid": "04/1410", "text": "Shih-Hao Hung"}, {"@pid": "137/7239", "text": "Min-Yu Tsai"}, {"@pid": "175/6139", "text": "Bo-Yi Huang"}, {"@pid": "79/3912", "text": "Chia-Heng Tu"}]}, "title": "A Platform-Oblivious Approach for Heterogeneous Computing: A Case Study with Monte Carlo-based Simulation for Medical Applications.", "venue": "FPGA", "pages": "42-47", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HungTHT16", "doi": "10.1145/2847263.2847335", "ee": "https://doi.org/10.1145/2847263.2847335", "url": "https://dblp.org/rec/conf/fpga/HungTHT16"}, "url": "URL#2860217"}, {"@score": "1", "@id": "2860218", "info": {"authors": {"author": [{"@pid": "175/6116", "text": "Mohammed Shaaban Ibraheem"}, {"@pid": "76/7357", "text": "Syed Zahid Ahmed"}, {"@pid": "60/8285", "text": "Khalil Hachicha"}, {"@pid": "127/6193", "text": "Sylvain Hochberg"}, {"@pid": "20/3385", "text": "Patrick Garda"}]}, "title": "A Low DDR Bandwidth 100FPS 1080p Video 2D Discrete Wavelet Transform Implementation on FPGA (Abstract Only).", "venue": "FPGA", "pages": "274", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/IbraheemAHHG16", "doi": "10.1145/2847263.2847321", "ee": "https://doi.org/10.1145/2847263.2847321", "url": "https://dblp.org/rec/conf/fpga/IbraheemAHHG16"}, "url": "URL#2860218"}, {"@score": "1", "@id": "2860219", "info": {"authors": {"author": [{"@pid": "125/2783", "text": "Muhammed Al Kadi"}, {"@pid": "159/3700", "text": "Benedikt Jan\u00dfen"}, {"@pid": "56/2900", "text": "Michael H\u00fcbner 0001"}]}, "title": "FGPU: An SIMT-Architecture for FPGAs.", "venue": "FPGA", "pages": "254-263", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KadiJH16", "doi": "10.1145/2847263.2847273", "ee": "https://doi.org/10.1145/2847263.2847273", "url": "https://dblp.org/rec/conf/fpga/KadiJH16"}, "url": "URL#2860219"}, {"@score": "1", "@id": "2860220", "info": {"authors": {"author": [{"@pid": "47/5106", "text": "Nachiket Kapre"}, {"@pid": "159/9503", "text": "Deheng Ye"}]}, "title": "GPU-Accelerated High-Level Synthesis for Bitwidth Optimization of FPGA Datapaths.", "venue": "FPGA", "pages": "185-194", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KapreY16", "doi": "10.1145/2847263.2847266", "ee": "https://doi.org/10.1145/2847263.2847266", "url": "https://dblp.org/rec/conf/fpga/KapreY16"}, "url": "URL#2860220"}, {"@score": "1", "@id": "2860221", "info": {"authors": {"author": [{"@pid": "31/1947", "text": "Vinod Kathail"}, {"@pid": "34/3591", "text": "James Hwang"}, {"@pid": "75/313", "text": "Welson Sun"}, {"@pid": "97/3395", "text": "Yogesh Chobe"}, {"@pid": "175/6168", "text": "Tom Shui"}, {"@pid": "175/6260", "text": "Jorge Carrillo"}]}, "title": "SDSoC: A Higher-level Programming Environment for Zynq SoC and Ultrascale+ MPSoC.", "venue": "FPGA", "pages": "4", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KathailHSCSC16", "doi": "10.1145/2847263.2847284", "ee": "https://doi.org/10.1145/2847263.2847284", "url": "https://dblp.org/rec/conf/fpga/KathailHSCSC16"}, "url": "URL#2860221"}, {"@score": "1", "@id": "2860222", "info": {"authors": {"author": [{"@pid": "175/6258", "text": "Ronak Kogta"}, {"@pid": "81/4357", "text": "Suresh Purini"}, {"@pid": "175/6120", "text": "Ajit Mathew"}]}, "title": "Re-targeting Optimization Sequences from Scalar Processors to FPGAs in HLS compilers (Abstract Only).", "venue": "FPGA", "pages": "276", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KogtaPM16", "doi": "10.1145/2847263.2847315", "ee": "https://doi.org/10.1145/2847263.2847315", "url": "https://dblp.org/rec/conf/fpga/KogtaPM16"}, "url": "URL#2860222"}, {"@score": "1", "@id": "2860223", "info": {"authors": {"author": [{"@pid": "123/7781", "text": "Aaron Landy"}, {"@pid": "15/1667", "text": "Greg Stitt"}]}, "title": "Doubling FPGA Throughput via a Soft SerDes Architecture for Full-Bandwidth Serial Pipelining (Abstract Only).", "venue": "FPGA", "pages": "282", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LandyS16", "doi": "10.1145/2847263.2847301", "ee": "https://doi.org/10.1145/2847263.2847301", "url": "https://dblp.org/rec/conf/fpga/LandyS16"}, "url": "URL#2860223"}, {"@score": "1", "@id": "2860224", "info": {"authors": {"author": [{"@pid": "61/5501-1", "text": "Jie Lei 0001"}, {"@pid": "20/3767", "text": "Yu-Ting Chen"}, {"@pid": "87/5840", "text": "Yunsong Li"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "A High-throughput Architecture for Lossless Decompression on FPGA Designed Using HLS (Abstract Only).", "venue": "FPGA", "pages": "277", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeiCLC16", "doi": "10.1145/2847263.2847305", "ee": "https://doi.org/10.1145/2847263.2847305", "url": "https://dblp.org/rec/conf/fpga/LeiCLC16"}, "url": "URL#2860224"}, {"@score": "1", "@id": "2860225", "info": {"authors": {"author": [{"@pid": "57/1113", "text": "David M. Lewis"}, {"@pid": "20/6707", "text": "Gordon R. Chiu"}, {"@pid": "71/7863", "text": "Jeffrey Chromczak"}, {"@pid": "78/3398", "text": "David R. Galloway"}, {"@pid": "175/6158", "text": "Ben Gamsa"}, {"@pid": "06/3154", "text": "Valavan Manohararajah"}, {"@pid": "175/6108", "text": "Ian Milton"}, {"@pid": "69/4160", "text": "Tim Vanderhoek"}, {"@pid": "175/6154", "text": "John Van Dyken"}]}, "title": "The Stratix\u2122 10 Highly Pipelined FPGA Architecture.", "venue": "FPGA", "pages": "159-168", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LewisCCGGMMVD16", "doi": "10.1145/2847263.2847267", "ee": "https://doi.org/10.1145/2847263.2847267", "url": "https://dblp.org/rec/conf/fpga/LewisCCGGMMVD16"}, "url": "URL#2860225"}, {"@score": "1", "@id": "2860226", "info": {"authors": {"author": [{"@pid": "167/9945", "text": "Bingzhe Li"}, {"@pid": "167/9827", "text": "M. Hassan Najafi"}, {"@pid": "38/5692", "text": "David J. Lilja"}]}, "title": "Using Stochastic Computing to Reduce the Hardware Requirements for a Restricted Boltzmann Machine Classifier.", "venue": "FPGA", "pages": "36-41", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiNL16", "doi": "10.1145/2847263.2847340", "ee": "https://doi.org/10.1145/2847263.2847340", "url": "https://dblp.org/rec/conf/fpga/LiNL16"}, "url": "URL#2860226"}, {"@score": "1", "@id": "2860227", "info": {"authors": {"author": [{"@pid": "175/6114", "text": "Timothy A. Linscott"}, {"@pid": "96/2694", "text": "Benjamin Gojman"}, {"@pid": "22/6471", "text": "Raphael Rubin"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "Pitfalls and Tradeoffs in Simultaneous, On-Chip FPGA Delay Measurement.", "venue": "FPGA", "pages": "100-104", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinscottGRD16", "doi": "10.1145/2847263.2847334", "ee": "https://doi.org/10.1145/2847263.2847334", "url": "https://dblp.org/rec/conf/fpga/LinscottGRD16"}, "url": "URL#2860227"}, {"@score": "1", "@id": "2860228", "info": {"authors": {"author": [{"@pid": "175/6186", "text": "Xinheng Liu"}, {"@pid": "70/3621", "text": "Yao Chen"}, {"@pid": "74/9775", "text": "Tan Nguyen"}, {"@pid": "31/7601", "text": "Swathi T. Gurumani"}, {"@pid": "27/5122", "text": "Kyle Rupnow"}, {"@pid": "37/1234", "text": "Deming Chen"}]}, "title": "High Level Synthesis of Complex Applications: An H.264 Video Decoder.", "venue": "FPGA", "pages": "224-233", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuCNGRC16", "doi": "10.1145/2847263.2847274", "ee": "https://doi.org/10.1145/2847263.2847274", "url": "https://dblp.org/rec/conf/fpga/LiuCNGRC16"}, "url": "URL#2860228"}, {"@score": "1", "@id": "2860229", "info": {"authors": {"author": [{"@pid": "84/7485", "text": "Sen Ma"}, {"@pid": "160/7658", "text": "Zeyad Aklah"}, {"@pid": "25/4212-1", "text": "David Andrews 0001"}]}, "title": "Just In Time Assembly of Accelerators.", "venue": "FPGA", "pages": "173-178", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MaAA16", "doi": "10.1145/2847263.2847341", "ee": "https://doi.org/10.1145/2847263.2847341", "url": "https://dblp.org/rec/conf/fpga/MaAA16"}, "url": "URL#2860229"}, {"@score": "1", "@id": "2860230", "info": {"authors": {"author": [{"@pid": "02/4499", "text": "Janarbek Matai"}, {"@pid": "136/3850", "text": "Dustin Richmond"}, {"@pid": "136/3839", "text": "Dajung Lee"}, {"@pid": "175/6157", "text": "Zac Blair"}, {"@pid": "169/1424", "text": "Qiongzhi Wu"}, {"@pid": "175/6199", "text": "Amin Abazari"}, {"@pid": "15/3231", "text": "Ryan Kastner"}]}, "title": "Resolve: Generation of High-Performance Sorting Architectures from High-Level Synthesis.", "venue": "FPGA", "pages": "195-204", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MataiRLBWAK16", "doi": "10.1145/2847263.2847268", "ee": "https://doi.org/10.1145/2847263.2847268", "url": "https://dblp.org/rec/conf/fpga/MataiRLBWAK16"}, "url": "URL#2860230"}, {"@score": "1", "@id": "2860231", "info": {"authors": {"author": [{"@pid": "74/9775", "text": "Tan Nguyen"}, {"@pid": "31/7601", "text": "Swathi T. Gurumani"}, {"@pid": "27/5122", "text": "Kyle Rupnow"}, {"@pid": "37/1234", "text": "Deming Chen"}]}, "title": "FCUDA-SoC: Platform Integration for Field-Programmable SoC with the CUDA-to-FPGA Compiler.", "venue": "FPGA", "pages": "5-14", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NguyenGRC16", "doi": "10.1145/2847263.2847344", "ee": "https://doi.org/10.1145/2847263.2847344", "url": "https://dblp.org/rec/conf/fpga/NguyenGRC16"}, "url": "URL#2860231"}, {"@score": "1", "@id": "2860232", "info": {"authors": {"author": [{"@pid": "153/0579", "text": "Tuan D. A. Nguyen"}, {"@pid": "29/414", "text": "Akash Kumar 0001"}]}, "title": "PRFloor: An Automatic Floorplanner for Partially Reconfigurable FPGA Systems.", "venue": "FPGA", "pages": "149-158", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NguyenK16", "doi": "10.1145/2847263.2847270", "ee": "https://doi.org/10.1145/2847263.2847270", "url": "https://dblp.org/rec/conf/fpga/NguyenK16"}, "url": "URL#2860232"}, {"@score": "1", "@id": "2860233", "info": {"authors": {"author": [{"@pid": "65/9117", "text": "Tayo Oguntebi"}, {"@pid": "o/KunleOlukotun", "text": "Kunle Olukotun"}]}, "title": "GraphOps: A Dataflow Library for Graph Analytics Acceleration.", "venue": "FPGA", "pages": "111-117", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/OguntebiO16", "doi": "10.1145/2847263.2847337", "ee": "https://doi.org/10.1145/2847263.2847337", "url": "https://dblp.org/rec/conf/fpga/OguntebiO16"}, "url": "URL#2860233"}, {"@score": "1", "@id": "2860234", "info": {"authors": {"author": [{"@pid": "03/5954", "text": "Bo Peng"}, {"@pid": "77/6747", "text": "Tianqi Wang"}, {"@pid": "74/5217-2", "text": "Xi Jin 0002"}, {"@pid": "56/5521", "text": "Chuanjun Wang"}]}, "title": "An FPGA-SOC Based Accelerating Solution for N-body Simulations in MOND (Abstract Only).", "venue": "FPGA", "pages": "278", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PengWJW16", "doi": "10.1145/2847263.2847307", "ee": "https://doi.org/10.1145/2847263.2847307", "url": "https://dblp.org/rec/conf/fpga/PengWJW16"}, "url": "URL#2860234"}, {"@score": "1", "@id": "2860235", "info": {"authors": {"author": [{"@pid": "145/7553", "text": "Wenchao Qian"}, {"@pid": "175/6180", "text": "Christopher Babecki"}, {"@pid": "144/4472", "text": "Robert Karam"}, {"@pid": "75/4629", "text": "Swarup Bhunia"}]}, "title": "ENFIRE: An Energy-efficient Fine-grained Spatio-temporal Reconfigurable Computing Fabric (Abstact Only).", "venue": "FPGA", "pages": "275", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/QianBKB16", "doi": "10.1145/2847263.2847325", "ee": "https://doi.org/10.1145/2847263.2847325", "url": "https://dblp.org/rec/conf/fpga/QianBKB16"}, "url": "URL#2860235"}, {"@score": "1", "@id": "2860236", "info": {"authors": {"author": [{"@pid": "175/6226", "text": "Jiantao Qiu"}, {"@pid": "29/5259-22", "text": "Jie Wang 0022"}, {"@pid": "85/7898", "text": "Song Yao"}, {"@pid": "161/4716", "text": "Kaiyuan Guo"}, {"@pid": "135/8082", "text": "Boxun Li"}, {"@pid": "150/4019", "text": "Erjin Zhou"}, {"@pid": "143/0394", "text": "Jincheng Yu"}, {"@pid": "160/1616-1", "text": "Tianqi Tang 0001"}, {"@pid": "88/9033", "text": "Ningyi Xu"}, {"@pid": "33/3456", "text": "Sen Song"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "Going Deeper with Embedded FPGA Platform for Convolutional Neural Network.", "venue": "FPGA", "pages": "26-35", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/QiuWYGLZYTXSWY16", "doi": "10.1145/2847263.2847265", "ee": "https://doi.org/10.1145/2847263.2847265", "url": "https://dblp.org/rec/conf/fpga/QiuWYGLZYTXSWY16"}, "url": "URL#2860236"}, {"@score": "1", "@id": "2860237", "info": {"authors": {"author": [{"@pid": "149/4043", "text": "Nadesh Ramanathan"}, {"@pid": "21/7915", "text": "John Wickerson"}, {"@pid": "136/3834", "text": "Felix Winterstein"}, {"@pid": "38/1966", "text": "George A. Constantinides"}]}, "title": "A Case for Work-stealing on FPGAs with OpenCL Atomics.", "venue": "FPGA", "pages": "48-53", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RamanathanWWC16", "doi": "10.1145/2847263.2847343", "ee": "https://doi.org/10.1145/2847263.2847343", "url": "https://dblp.org/rec/conf/fpga/RamanathanWWC16"}, "url": "URL#2860237"}, {"@score": "1", "@id": "2860238", "info": {"authors": {"author": [{"@pid": "175/6203", "text": "Fran\u00e7ois Serre"}, {"@pid": "02/803", "text": "Thomas Holenstein"}, {"@pid": "37/6355", "text": "Markus P\u00fcschel"}]}, "title": "Optimal Circuits for Streamed Linear Permutations Using RAM.", "venue": "FPGA", "pages": "215-223", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SerreHP16", "doi": "10.1145/2847263.2847277", "ee": "https://doi.org/10.1145/2847263.2847277", "url": "https://dblp.org/rec/conf/fpga/SerreHP16"}, "url": "URL#2860238"}, {"@score": "1", "@id": "2860239", "info": {"authors": {"author": {"@pid": "175/6151", "text": "Pankaj Shanker"}}, "title": "Spatial Debug &amp; Debug Without Re-programming in FPGAs: On-Chip debugging in FPGAs.", "venue": "FPGA", "pages": "3", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Shanker16", "doi": "10.1145/2847263.2847286", "ee": "https://doi.org/10.1145/2847263.2847286", "url": "https://dblp.org/rec/conf/fpga/Shanker16"}, "url": "URL#2860239"}, {"@score": "1", "@id": "2860240", "info": {"authors": {"author": [{"@pid": "175/6223", "text": "Sayeh Sharifymoghaddam"}, {"@pid": "58/6360", "text": "Ali Sheikholeslami"}]}, "title": "Low-Swing Signaling for FPGA Power Reduction (Abstract Only).", "venue": "FPGA", "pages": "283", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Sharifymoghaddam16", "doi": "10.1145/2847263.2847319", "ee": "https://doi.org/10.1145/2847263.2847319", "url": "https://dblp.org/rec/conf/fpga/Sharifymoghaddam16"}, "url": "URL#2860240"}, {"@score": "1", "@id": "2860241", "info": {"authors": {"author": [{"@pid": "95/4575", "text": "Hayden Kwok-Hay So"}, {"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}]}, "title": "OLAF&apos;16: Second International Workshop on Overlay Architectures for FPGAs.", "venue": "FPGA", "pages": "1", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SoW16", "doi": "10.1145/2847263.2847345", "ee": "https://doi.org/10.1145/2847263.2847345", "url": "https://dblp.org/rec/conf/fpga/SoW16"}, "url": "URL#2860241"}, {"@score": "1", "@id": "2860242", "info": {"authors": {"author": [{"@pid": "175/6148", "text": "Jincheng Su"}, {"@pid": "29/3081-1", "text": "Fan Yang 0001"}, {"@pid": "58/5418-1", "text": "Xuan Zeng 0001"}, {"@pid": "73/6801", "text": "Dian Zhou"}]}, "title": "Efficient Memory Partitioning for Parallel Data Access via Data Reuse.", "venue": "FPGA", "pages": "138-147", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SuYZZ16", "doi": "10.1145/2847263.2847264", "ee": "https://doi.org/10.1145/2847263.2847264", "url": "https://dblp.org/rec/conf/fpga/SuYZZ16"}, "url": "URL#2860242"}, {"@score": "1", "@id": "2860243", "info": {"authors": {"author": [{"@pid": "130/3113", "text": "Naveen Suda"}, {"@pid": "57/5163", "text": "Vikas Chandra"}, {"@pid": "175/6248", "text": "Ganesh Dasika"}, {"@pid": "157/3381", "text": "Abinash Mohanty"}, {"@pid": "32/333-2", "text": "Yufei Ma 0002"}, {"@pid": "60/2447", "text": "Sarma B. K. Vrudhula"}, {"@pid": "60/2321", "text": "Jae-sun Seo"}, {"@pid": "68/6563-1", "text": "Yu Cao 0001"}]}, "title": "Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks.", "venue": "FPGA", "pages": "16-25", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SudaCDMMVSC16", "doi": "10.1145/2847263.2847276", "ee": "https://doi.org/10.1145/2847263.2847276", "url": "https://dblp.org/rec/conf/fpga/SudaCDMMVSC16"}, "url": "URL#2860243"}, {"@score": "1", "@id": "2860244", "info": {"authors": {"author": [{"@pid": "133/5914", "text": "Xifan Tang"}, {"@pid": "48/9513", "text": "Pierre-Emmanuel Gaillardon"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "A Full-Capacity Local RoutingArchitecture for FPGAs (Abstract Only).", "venue": "FPGA", "pages": "281", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TangGM16", "doi": "10.1145/2847263.2847314", "ee": "https://doi.org/10.1145/2847263.2847314", "url": "https://dblp.org/rec/conf/fpga/TangGM16"}, "url": "URL#2860244"}, {"@score": "1", "@id": "2860245", "info": {"authors": {"author": [{"@pid": "147/1683", "text": "Li Ting"}, {"@pid": "175/6163", "text": "Harri Wijaya"}, {"@pid": "47/5106", "text": "Nachiket Kapre"}]}, "title": "Machine-Learning driven Auto-Tuning of High-Level Synthesis for FPGAs (Abstract Only).", "venue": "FPGA", "pages": "276", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TingWK16", "doi": "10.1145/2847263.2847297", "ee": "https://doi.org/10.1145/2847263.2847297", "url": "https://dblp.org/rec/conf/fpga/TingWK16"}, "url": "URL#2860245"}, {"@score": "1", "@id": "2860246", "info": {"authors": {"author": [{"@pid": "175/6212", "text": "Stefan Visser"}, {"@pid": "158/8141", "text": "Harald Homulle"}, {"@pid": "c/ECharbon", "text": "Edoardo Charbon"}]}, "title": "A 1 GSa/s, Reconfigurable Soft-core FPGA ADC (Abstract Only).", "venue": "FPGA", "pages": "281", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/VisserHC16", "doi": "10.1145/2847263.2847310", "ee": "https://doi.org/10.1145/2847263.2847310", "url": "https://dblp.org/rec/conf/fpga/VisserHC16"}, "url": "URL#2860246"}, {"@score": "1", "@id": "2860247", "info": {"authors": {"author": [{"@pid": "41/9144", "text": "Ze-ke Wang"}, {"@pid": "79/10926", "text": "Hui Yan Cheah"}, {"@pid": "52/6414", "text": "Johns Paul"}, {"@pid": "h/BingshengHe", "text": "Bingsheng He"}, {"@pid": "10/4661-12", "text": "Wei Zhang 0012"}]}, "title": "Accelerating Database Query Processing on OpenCL-based FPGAs (Abstract Only).", "venue": "FPGA", "pages": "274", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangCPHZ16", "doi": "10.1145/2847263.2847295", "ee": "https://doi.org/10.1145/2847263.2847295", "url": "https://dblp.org/rec/conf/fpga/WangCPHZ16"}, "url": "URL#2860247"}, {"@score": "1", "@id": "2860248", "info": {"authors": {"author": [{"@pid": "77/6747", "text": "Tianqi Wang"}, {"@pid": "03/5954", "text": "Bo Peng"}, {"@pid": "74/5217-2", "text": "Xi Jin 0002"}]}, "title": "an Extensible Heterogeneous Multi-FPGA Framework for Accelerating N-body Simulation (Abstract Only).", "venue": "FPGA", "pages": "277", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangPJ16", "doi": "10.1145/2847263.2847303", "ee": "https://doi.org/10.1145/2847263.2847303", "url": "https://dblp.org/rec/conf/fpga/WangPJ16"}, "url": "URL#2860248"}, {"@score": "1", "@id": "2860249", "info": {"authors": {"author": [{"@pid": "34/10927", "text": "Gabriel Weisz"}, {"@pid": "175/6241", "text": "Joseph Melber"}, {"@pid": "02/5889-110", "text": "Yu Wang 0110"}, {"@pid": "24/4815", "text": "Kermin Fleming"}, {"@pid": "43/3042", "text": "Eriko Nurvitadhi"}, {"@pid": "33/3960", "text": "James C. Hoe"}]}, "title": "A Study of Pointer-Chasing Performance on Shared-Memory Processor-FPGA Systems.", "venue": "FPGA", "pages": "264-273", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WeiszMWFNH16", "doi": "10.1145/2847263.2847269", "ee": "https://doi.org/10.1145/2847263.2847269", "url": "https://dblp.org/rec/conf/fpga/WeiszMWFNH16"}, "url": "URL#2860249"}, {"@score": "1", "@id": "2860250", "info": {"authors": {"author": [{"@pid": "52/827", "text": "Michael J. Wirthlin"}, {"@pid": "175/6231", "text": "Andrew M. Keller"}, {"@pid": "175/6207", "text": "Chase McCloskey"}, {"@pid": "152/6162", "text": "Parker Ridd"}, {"@pid": "148/1267", "text": "David S. Lee"}, {"@pid": "87/3834", "text": "Jeffrey Draper"}]}, "title": "SEU Mitigation and Validation of the LEON3 Soft Processor Using Triple Modular Redundancy for Space Processing.", "venue": "FPGA", "pages": "205-214", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WirthlinKMRLD16", "doi": "10.1145/2847263.2847278", "ee": "https://doi.org/10.1145/2847263.2847278", "url": "https://dblp.org/rec/conf/fpga/WirthlinKMRLD16"}, "url": "URL#2860250"}, {"@score": "1", "@id": "2860251", "info": {"authors": {"author": [{"@pid": "77/9431", "text": "Hsin-Jung Yang"}, {"@pid": "24/4815", "text": "Kermin Fleming"}, {"@pid": "21/2181", "text": "Michael Adler"}, {"@pid": "136/3834", "text": "Felix Winterstein"}, {"@pid": "73/2231", "text": "Joel S. Emer"}]}, "title": "LMC: Automatic Resource-Aware Program-Optimized Memory Partitioning.", "venue": "FPGA", "pages": "128-137", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangFAWE16", "doi": "10.1145/2847263.2847283", "ee": "https://doi.org/10.1145/2847263.2847283", "url": "https://dblp.org/rec/conf/fpga/YangFAWE16"}, "url": "URL#2860251"}, {"@score": "1", "@id": "2860252", "info": {"authors": {"author": [{"@pid": "71/3668", "text": "Liwei Yang"}, {"@pid": "31/7601", "text": "Swathi T. Gurumani"}, {"@pid": "83/2660", "text": "Suhaib A. Fahmy"}, {"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "27/5122", "text": "Kyle Rupnow"}]}, "title": "Automated Verification Code Generation in HLS Using Software Execution Traces (Abstract Only).", "venue": "FPGA", "pages": "278", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangGFCR16", "doi": "10.1145/2847263.2847313", "ee": "https://doi.org/10.1145/2847263.2847313", "url": "https://dblp.org/rec/conf/fpga/YangGFCR16"}, "url": "URL#2860252"}, {"@score": "1", "@id": "2860253", "info": {"authors": {"author": [{"@pid": "02/8125-1", "text": "Zhiyuan Yang 0001"}, {"@pid": "83/1695", "text": "Ankur Srivastava 0001"}]}, "title": "Physical Design of 3D FPGAs Embedded with Micro-channel-based Fluidic Cooling.", "venue": "FPGA", "pages": "54-63", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangS16", "doi": "10.1145/2847263.2847275", "ee": "https://doi.org/10.1145/2847263.2847275", "url": "https://dblp.org/rec/conf/fpga/YangS16"}, "url": "URL#2860253"}, {"@score": "1", "@id": "2860254", "info": {"authors": {"author": [{"@pid": "70/2539", "text": "Zhen Yang"}, {"@pid": "39/449-36", "text": "Jian Wang 0036"}, {"@pid": "44/2761-13", "text": "Meng Yang 0013"}, {"@pid": "50/2813", "text": "Jinmei Lai"}]}, "title": "Testing FPGA Local Interconnects Based on Repeatable Configuration Modules (Abstract Only).", "venue": "FPGA", "pages": "280", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangWYL16", "doi": "10.1145/2847263.2847309", "ee": "https://doi.org/10.1145/2847263.2847309", "url": "https://dblp.org/rec/conf/fpga/YangWYL16"}, "url": "URL#2860254"}, {"@score": "1", "@id": "2860255", "info": {"authors": {"author": [{"@pid": "175/6174", "text": "Que Yanghua"}, {"@pid": "175/6096", "text": "Chinnakkannu Adaikkala Raj"}, {"@pid": "158/8038", "text": "Harnhua Ng"}, {"@pid": "158/8139", "text": "Kirvy Teo"}, {"@pid": "47/5106", "text": "Nachiket Kapre"}]}, "title": "Case for Design-Specific Machine Learning in Timing Closure of FPGA Designs.", "venue": "FPGA", "pages": "169-172", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YanghuaRNTK16", "doi": "10.1145/2847263.2847336", "ee": "https://doi.org/10.1145/2847263.2847336", "url": "https://dblp.org/rec/conf/fpga/YanghuaRNTK16"}, "url": "URL#2860255"}, {"@score": "1", "@id": "2860256", "info": {"authors": {"author": [{"@pid": "80/2212-1", "text": "Jing Ye 0001"}, {"@pid": "08/6001-1", "text": "Yu Hu 0001"}, {"@pid": "37/5372-1", "text": "Xiaowei Li 0001"}]}, "title": "DCPUF: Placement and Routing Constraint based Dynamically Configured Physical Unclonable Function on FPGA (Abstact Only).", "venue": "FPGA", "pages": "279", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YeH016", "doi": "10.1145/2847263.2847312", "ee": "https://doi.org/10.1145/2847263.2847312", "url": "https://dblp.org/rec/conf/fpga/YeH016"}, "url": "URL#2860256"}, {"@score": "1", "@id": "2860257", "info": {"authors": {"author": [{"@pid": "175/6214", "text": "Yunxuan Yu"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "FPGA Power Estimation Using Automatic Feature Selection (Abstract Only).", "venue": "FPGA", "pages": "282", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YuH16", "doi": "10.1145/2847263.2847327", "ee": "https://doi.org/10.1145/2847263.2847327", "url": "https://dblp.org/rec/conf/fpga/YuH16"}, "url": "URL#2860257"}, {"@score": "1", "@id": "2860258", "info": {"authors": {"author": [{"@pid": "175/6170", "text": "Sabrina Zereen"}, {"@pid": "47/10035", "text": "Sundeep Lal"}, {"@pid": "34/2645", "text": "Mohammed A. S. Khalid"}, {"@pid": "60/6886", "text": "Sazzadur Chowdhury"}]}, "title": "An FPGA-Based Controller for a 77 GHz MEMS Tri-Mode Automotive Radar (Abstract Only).", "venue": "FPGA", "pages": "278", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZereenLKC16", "doi": "10.1145/2847263.2847288", "ee": "https://doi.org/10.1145/2847263.2847288", "url": "https://dblp.org/rec/conf/fpga/ZereenLKC16"}, "url": "URL#2860258"}, {"@score": "1", "@id": "2860259", "info": {"authors": {"author": [{"@pid": "33/9240", "text": "Grace Zgheib"}, {"@pid": "175/6135", "text": "Manana Lortkipanidze"}, {"@pid": "20/8117", "text": "Muhsen Owaida"}, {"@pid": "87/4350", "text": "David Novo"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "FPRESSO: Enabling Express Transistor-Level Exploration of FPGA Architectures.", "venue": "FPGA", "pages": "80-89", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZgheibLONI16", "doi": "10.1145/2847263.2847280", "ee": "https://doi.org/10.1145/2847263.2847280", "url": "https://dblp.org/rec/conf/fpga/ZgheibLONI16"}, "url": "URL#2860259"}, {"@score": "1", "@id": "2860260", "info": {"authors": {"author": [{"@pid": "175/6165", "text": "Daolu Zha"}, {"@pid": "74/5217-2", "text": "Xi Jin 0002"}, {"@pid": "65/8455", "text": "Tian Xiang"}]}, "title": "An Improved Global Stereo-Matching on FPGA for Real-Time Applications (Abstract Only).", "venue": "FPGA", "pages": "274", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhaJX16", "doi": "10.1145/2847263.2847292", "ee": "https://doi.org/10.1145/2847263.2847292", "url": "https://dblp.org/rec/conf/fpga/ZhaJX16"}, "url": "URL#2860260"}, {"@score": "1", "@id": "2860261", "info": {"authors": {"author": [{"@pid": "175/6230", "text": "Sizhuo Zhang"}, {"@pid": "94/3793", "text": "Hari Angepat"}, {"@pid": "06/5295", "text": "Derek Chiou"}]}, "title": "HGum: Messaging Framework for Hardware Accelerators (Abstact Only).", "venue": "FPGA", "pages": "283", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangAC16", "doi": "10.1145/2847263.2847289", "ee": "https://doi.org/10.1145/2847263.2847289", "url": "https://dblp.org/rec/conf/fpga/ZhangAC16"}, "url": "URL#2860261"}, {"@score": "1", "@id": "2972007", "info": {"authors": {"author": [{"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "45/4481", "text": "Jonathan W. Greene"}]}, "title": "Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA, February 21-23, 2016", "venue": "FPGA", "publisher": "ACM", "year": "2016", "type": "Editorship", "key": "conf/fpga/2016", "doi": "10.1145/2847263", "ee": "https://doi.org/10.1145/2847263", "url": "https://dblp.org/rec/conf/fpga/2016"}, "url": "URL#2972007"}]}}}