{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 00:05:40 2023 " "Info: Processing started: Mon May 22 00:05:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Info: Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_min.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_min-func " "Info: Found design unit 1: set_min-func" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_min " "Info: Found entity 1: set_min" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_hour-func " "Info: Found design unit 1: set_hour-func" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_hour " "Info: Found entity 1: set_hour" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour-func " "Info: Found design unit 1: hour-func" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hour " "Info: Found entity 1: hour" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute-func " "Info: Found design unit 1: minute-func" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 minute " "Info: Found entity 1: minute" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Info: Found entity 1: Clock" {  } { { "Clock.bdf" "" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second-func " "Info: Found design unit 1: second-func" {  } { { "second.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/second.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 second " "Info: Found entity 1: second" {  } { { "second.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/second.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ring.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring-func " "Info: Found design unit 1: ring-func" {  } { { "ring.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/ring.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ring " "Info: Found entity 1: ring" {  } { { "ring.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/ring.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "shine.vhd " "Warning: Can't analyze file -- file shine.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light-func " "Info: Found design unit 1: light-func" {  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 light " "Info: Found entity 1: light" {  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Info: Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring ring:inst7 " "Info: Elaborating entity \"ring\" for hierarchy \"ring:inst7\"" {  } { { "Clock.bdf" "inst7" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 320 1080 1200 448 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute minute:inst " "Info: Elaborating entity \"minute\" for hierarchy \"minute:inst\"" {  } { { "Clock.bdf" "inst" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 304 744 928 464 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low minute.vhd(33) " "Warning (10492): VHDL Process Statement warning at minute.vhd(33): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high minute.vhd(34) " "Warning (10492): VHDL Process Statement warning at minute.vhd(34): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low minute.vhd(60) " "Warning (10492): VHDL Process Statement warning at minute.vhd(60): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high minute.vhd(61) " "Warning (10492): VHDL Process Statement warning at minute.vhd(61): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low minute.vhd(63) " "Warning (10492): VHDL Process Statement warning at minute.vhd(63): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high minute.vhd(64) " "Warning (10492): VHDL Process Statement warning at minute.vhd(64): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count minute.vhd(66) " "Warning (10492): VHDL Process Statement warning at minute.vhd(66): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/minute.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second second:inst5 " "Info: Elaborating entity \"second\" for hierarchy \"second:inst5\"" {  } { { "Clock.bdf" "inst5" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 504 744 888 664 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_digit0 second.vhd(38) " "Warning (10492): VHDL Process Statement warning at second.vhd(38): signal \"temp_digit0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/second.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_digit1 second.vhd(39) " "Warning (10492): VHDL Process Statement warning at second.vhd(39): signal \"temp_digit1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/second.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_cout second.vhd(40) " "Warning (10492): VHDL Process Statement warning at second.vhd(40): signal \"temp_cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/second.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_min set_min:inst2 " "Info: Elaborating entity \"set_min\" for hierarchy \"set_min:inst2\"" {  } { { "Clock.bdf" "inst2" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 320 400 552 448 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low set_min.vhd(38) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(38): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high set_min.vhd(39) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(39): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "low_num set_min.vhd(20) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(20): inferring latch(es) for signal or variable \"low_num\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "high_num set_min.vhd(20) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(20): inferring latch(es) for signal or variable \"high_num\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[0\] set_min.vhd(20) " "Info (10041): Inferred latch for \"high_num\[0\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[1\] set_min.vhd(20) " "Info (10041): Inferred latch for \"high_num\[1\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[2\] set_min.vhd(20) " "Info (10041): Inferred latch for \"high_num\[2\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[3\] set_min.vhd(20) " "Info (10041): Inferred latch for \"high_num\[3\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[0\] set_min.vhd(20) " "Info (10041): Inferred latch for \"low_num\[0\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[1\] set_min.vhd(20) " "Info (10041): Inferred latch for \"low_num\[1\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[2\] set_min.vhd(20) " "Info (10041): Inferred latch for \"low_num\[2\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[3\] set_min.vhd(20) " "Info (10041): Inferred latch for \"low_num\[3\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour hour:inst1 " "Info: Elaborating entity \"hour\" for hierarchy \"hour:inst1\"" {  } { { "Clock.bdf" "inst1" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 104 744 928 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low hour.vhd(31) " "Warning (10492): VHDL Process Statement warning at hour.vhd(31): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high hour.vhd(32) " "Warning (10492): VHDL Process Statement warning at hour.vhd(32): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low hour.vhd(54) " "Warning (10492): VHDL Process Statement warning at hour.vhd(54): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high hour.vhd(55) " "Warning (10492): VHDL Process Statement warning at hour.vhd(55): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low hour.vhd(57) " "Warning (10492): VHDL Process Statement warning at hour.vhd(57): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high hour.vhd(58) " "Warning (10492): VHDL Process Statement warning at hour.vhd(58): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/hour.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_hour set_hour:inst3 " "Info: Elaborating entity \"set_hour\" for hierarchy \"set_hour:inst3\"" {  } { { "Clock.bdf" "inst3" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 120 424 576 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low set_hour.vhd(37) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(37): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high set_hour.vhd(38) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(38): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "low_num set_hour.vhd(20) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(20): inferring latch(es) for signal or variable \"low_num\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "high_num set_hour.vhd(20) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(20): inferring latch(es) for signal or variable \"high_num\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[0\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"high_num\[0\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[1\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"high_num\[1\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[2\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"high_num\[2\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[3\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"high_num\[3\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[0\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"low_num\[0\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[1\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"low_num\[1\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[2\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"low_num\[2\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[3\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"low_num\[3\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light light:inst4 " "Info: Elaborating entity \"light\" for hierarchy \"light:inst4\"" {  } { { "Clock.bdf" "inst4" { Schematic "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/Clock.bdf" { { 504 1080 1224 600 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Info: Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "light:inst4\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"light:inst4\|Mux0\"" {  } { { "light.vhd" "Mux0" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "light:inst4\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"light:inst4\|Mux1\"" {  } { { "light.vhd" "Mux1" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "light:inst4\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"light:inst4\|Mux2\"" {  } { { "light.vhd" "Mux2" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "light:inst4\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"light:inst4\|Mux3\"" {  } { { "light.vhd" "Mux3" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "light:inst4\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"light:inst4\|Mux4\"" {  } { { "light.vhd" "Mux4" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "light:inst4\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"light:inst4\|Mux5\"" {  } { { "light.vhd" "Mux5" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "light:inst4\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"light:inst4\|Mux6\"" {  } { { "light.vhd" "Mux6" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "set_hour:inst3\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"set_hour:inst3\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "set_hour:inst3\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"set_hour:inst3\|Add1\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add1" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "hour:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"hour:inst1\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "hour:inst1\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"hour:inst1\|Add1\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add1" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "set_min:inst2\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"set_min:inst2\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "set_min:inst2\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"set_min:inst2\|Add1\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add1" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "second:inst5\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"second:inst5\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "second:inst5\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"second:inst5\|Add1\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add1" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "minute:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"minute:inst\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "minute:inst\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"minute:inst\|Add1\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add1" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ring:inst7\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ring:inst7\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "light:inst4\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"light:inst4\|lpm_mux:Mux0\"" {  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "light:inst4\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"light:inst4\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "light:inst4\|lpm_mux:Mux0\|bypassff:sel_latency_ff\[0\] light:inst4\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"light:inst4\|lpm_mux:Mux0\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"light:inst4\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } } { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "light:inst4\|lpm_mux:Mux0\|altshift:external_latency_ffs light:inst4\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"light:inst4\|lpm_mux:Mux0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"light:inst4\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } } { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "light:inst4\|lpm_mux:Mux0\|muxlut:\$00010 light:inst4\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"light:inst4\|lpm_mux:Mux0\|muxlut:\$00010\", which is child of megafunction instantiation \"light:inst4\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "light:inst4\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012 light:inst4\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"light:inst4\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012\", which is child of megafunction instantiation \"light:inst4\|lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } } { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "light:inst4\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00020 light:inst4\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"light:inst4\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00020\", which is child of megafunction instantiation \"light:inst4\|lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "light:inst4\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"light:inst4\|lpm_mux:Mux1\"" {  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "light:inst4\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"light:inst4\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "light:inst4\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"light:inst4\|lpm_mux:Mux2\"" {  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "light:inst4\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"light:inst4\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "light:inst4\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"light:inst4\|lpm_mux:Mux3\"" {  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "light:inst4\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"light:inst4\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "light:inst4\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"light:inst4\|lpm_mux:Mux4\"" {  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "light:inst4\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"light:inst4\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "light:inst4\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"light:inst4\|lpm_mux:Mux5\"" {  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "light:inst4\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"light:inst4\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "light:inst4\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"light:inst4\|lpm_mux:Mux6\"" {  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "light:inst4\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"light:inst4\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "light.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/Clock/light.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "set_hour:inst3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "set_hour:inst3\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"set_hour:inst3\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "set_hour:inst3\|lpm_add_sub:Add0\|addcore:adder set_hour:inst3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "set_hour:inst3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node set_hour:inst3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "set_hour:inst3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node set_hour:inst3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "set_hour:inst3\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] set_hour:inst3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "set_hour:inst3\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node set_hour:inst3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "set_hour:inst3\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node set_hour:inst3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "set_hour:inst3\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs set_hour:inst3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"set_hour:inst3\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ring:inst7\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ring:inst7\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ring:inst7\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:inst7\|lpm_add_sub:Add0\|addcore:adder ring:inst7\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:inst7\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node ring:inst7\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:inst7\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node ring:inst7\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:inst7\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] ring:inst7\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:inst7\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs ring:inst7\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/quarii/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 25 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 00:05:41 2023 " "Info: Processing ended: Mon May 22 00:05:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
