// Seed: 1900482103
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1;
  assign id_1 = 1'b0;
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_2 (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    output uwire id_3,
    output tri0 id_4,
    input tri id_5,
    input wire id_6,
    input tri0 id_7,
    input uwire id_8,
    input wor id_9,
    output tri0 id_10,
    output wand id_11,
    input wire id_12,
    input uwire id_13,
    input wand id_14,
    input wand id_15,
    output tri1 id_16,
    input supply1 id_17,
    input uwire id_18,
    input supply0 id_19,
    output wor id_20,
    input supply0 id_21,
    input wire id_22
);
  wire id_24;
  assign id_4 = 1;
  module_0(
      id_24, id_24, id_24
  );
endmodule
