<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/x86/interrupts.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>arch/x86/interrupts.hh</h1><a href="x86_2interrupts_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2012 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span>
<a name="l00015"></a>00015 <span class="comment"> * All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00018"></a>00018 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00019"></a>00019 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00020"></a>00020 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00021"></a>00021 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00022"></a>00022 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00023"></a>00023 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00024"></a>00024 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00025"></a>00025 <span class="comment"> *</span>
<a name="l00026"></a>00026 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00027"></a>00027 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00028"></a>00028 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00029"></a>00029 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00030"></a>00030 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00031"></a>00031 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00032"></a>00032 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00033"></a>00033 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00034"></a>00034 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00035"></a>00035 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00036"></a>00036 <span class="comment"> *</span>
<a name="l00037"></a>00037 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00038"></a>00038 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00039"></a>00039 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00040"></a>00040 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00041"></a>00041 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00042"></a>00042 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00043"></a>00043 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00044"></a>00044 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00045"></a>00045 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00046"></a>00046 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00047"></a>00047 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00050"></a>00050 <span class="comment"> *          Andreas Hansson</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#ifndef __ARCH_X86_INTERRUPTS_HH__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define __ARCH_X86_INTERRUPTS_HH__</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="preprocessor">#include &quot;<a class="code" href="apic_8hh.html">arch/x86/regs/apic.hh</a>&quot;</span>
<a name="l00057"></a>00057 <span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2faults_8hh.html">arch/x86/faults.hh</a>&quot;</span>
<a name="l00058"></a>00058 <span class="preprocessor">#include &quot;<a class="code" href="intmessage_8hh.html">arch/x86/intmessage.hh</a>&quot;</span>
<a name="l00059"></a>00059 <span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span>
<a name="l00060"></a>00060 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00061"></a>00061 <span class="preprocessor">#include &quot;<a class="code" href="intdev_8hh.html">dev/x86/intdev.hh</a>&quot;</span>
<a name="l00062"></a>00062 <span class="preprocessor">#include &quot;<a class="code" href="io__device_8hh.html">dev/io_device.hh</a>&quot;</span>
<a name="l00063"></a>00063 <span class="preprocessor">#include &quot;params/X86LocalApic.hh&quot;</span>
<a name="l00064"></a>00064 <span class="preprocessor">#include &quot;<a class="code" href="eventq_8hh.html">sim/eventq.hh</a>&quot;</span>
<a name="l00065"></a>00065 
<a name="l00066"></a>00066 <span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;
<a name="l00067"></a>00067 <span class="keyword">class </span><a class="code" href="classBaseCPU.html">BaseCPU</a>;
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="keywordtype">int</span> <a class="code" href="x86_2interrupts_8cc.html#a849c576f20c815c41bcb63318035ab93">divideFromConf</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> conf);
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 <span class="keyword">namespace </span>X86ISA {
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 <a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649">ApicRegIndex</a> <a class="code" href="namespaceX86ISA.html#adb790daea6d2a4198290c636a655fbc7">decodeAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr);
<a name="l00074"></a>00074 
<a name="l00075"></a><a class="code" href="classX86ISA_1_1Interrupts.html">00075</a> <span class="keyword">class </span><a class="code" href="classX86ISA_1_1Interrupts.html">Interrupts</a> : <span class="keyword">public</span> <a class="code" href="classBasicPioDevice.html">BasicPioDevice</a>, <a class="code" href="classX86ISA_1_1IntDevice.html">IntDevice</a>
<a name="l00076"></a>00076 {
<a name="l00077"></a>00077   <span class="keyword">protected</span>:
<a name="l00078"></a>00078     <span class="comment">// Storage for the APIC registers</span>
<a name="l00079"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a707ddf628cd5b3ebd09a9721fbc2d9ee">00079</a>     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="classX86ISA_1_1Interrupts.html#a707ddf628cd5b3ebd09a9721fbc2d9ee">regs</a>[<a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649acac3cc02926b9ee42adeac70e95690ec">NUM_APIC_REGS</a>];
<a name="l00080"></a>00080 
<a name="l00081"></a>00081     <a class="code" href="classX86ISA_1_1Interrupts.html#af3c3b79e5ae32617b335938e6717ea0e">BitUnion32</a>(LVTEntry)
<a name="l00082"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a7ea82552101f041fad7635b3ed036a84">00082</a>         Bitfield&lt;7, 0&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#a7ea82552101f041fad7635b3ed036a84">vector</a>;
<a name="l00083"></a><a class="code" href="classX86ISA_1_1Interrupts.html#aa6bdaa7818eb499f0dcf848f4ae7d569">00083</a>         Bitfield&lt;10, 8&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#aa6bdaa7818eb499f0dcf848f4ae7d569">deliveryMode</a>;
<a name="l00084"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a7d1baf1ae14e4e146b6809c41c82bde5">00084</a>         Bitfield&lt;12&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#a7d1baf1ae14e4e146b6809c41c82bde5">status</a>;
<a name="l00085"></a><a class="code" href="classX86ISA_1_1Interrupts.html#ae3c9a79ca2272b1906da22919f226af3">00085</a>         Bitfield&lt;13&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#ae3c9a79ca2272b1906da22919f226af3">polarity</a>;
<a name="l00086"></a><a class="code" href="classX86ISA_1_1Interrupts.html#ae074e6e7f5c02b863d4ffe1040e7e7a0">00086</a>         Bitfield&lt;14&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#ae074e6e7f5c02b863d4ffe1040e7e7a0">remoteIRR</a>;
<a name="l00087"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a1a8acf21e383afeb477a3d8e88b689de">00087</a>         Bitfield&lt;15&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#a1a8acf21e383afeb477a3d8e88b689de">trigger</a>;
<a name="l00088"></a><a class="code" href="classX86ISA_1_1Interrupts.html#ac68c9e75c6befae7812cc44b8426a97e">00088</a>         Bitfield&lt;16&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#ac68c9e75c6befae7812cc44b8426a97e">masked</a>;
<a name="l00089"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a333fdd71ed0dd6e53569e894f9367ffb">00089</a>         Bitfield&lt;17&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#a333fdd71ed0dd6e53569e894f9367ffb">periodic</a>;
<a name="l00090"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a3dcded9d0e81db3da6da13a1ce23ef0c">00090</a>     <a class="code" href="classX86ISA_1_1Interrupts.html#a3dcded9d0e81db3da6da13a1ce23ef0c">EndBitUnion</a>(LVTEntry)
<a name="l00091"></a>00091 
<a name="l00092"></a>00092     <span class="comment">/*</span>
<a name="l00093"></a>00093 <span class="comment">     * Timing related stuff.</span>
<a name="l00094"></a>00094 <span class="comment">     */</span>
<a name="l00095"></a>00095     class ApicTimerEvent : public <a class="code" href="classEvent.html">Event</a>
<a name="l00096"></a>00096     {
<a name="l00097"></a>00097       <span class="keyword">private</span>:
<a name="l00098"></a>00098         <a class="code" href="classX86ISA_1_1Interrupts.html">Interrupts</a> *localApic;
<a name="l00099"></a>00099       <span class="keyword">public</span>:
<a name="l00100"></a>00100         ApicTimerEvent(<a class="code" href="classX86ISA_1_1Interrupts.html">Interrupts</a> *_localApic) :
<a name="l00101"></a>00101             Event(), localApic(_localApic)
<a name="l00102"></a>00102         {}
<a name="l00103"></a>00103 
<a name="l00104"></a>00104         <span class="keywordtype">void</span> process()
<a name="l00105"></a>00105         {
<a name="l00106"></a>00106             assert(localApic);
<a name="l00107"></a>00107             <span class="keywordflow">if</span> (localApic-&gt;<a class="code" href="classX86ISA_1_1Interrupts.html#a07d266f0ad36cfec987f7487aa2c54cc">triggerTimerInterrupt</a>()) {
<a name="l00108"></a>00108                 localApic-&gt;<a class="code" href="classX86ISA_1_1Interrupts.html#af0c2ac2127c28e0a1e26b9b005e1bfa1">setReg</a>(<a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649ae716a6476f2512f58b1a277adc2a2e7d">APIC_INITIAL_COUNT</a>,
<a name="l00109"></a>00109                         localApic-&gt;<a class="code" href="classX86ISA_1_1Interrupts.html#a505f3b9c44f3e911ac16a833289d72d6">readReg</a>(<a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649ae716a6476f2512f58b1a277adc2a2e7d">APIC_INITIAL_COUNT</a>));
<a name="l00110"></a>00110             }
<a name="l00111"></a>00111         }
<a name="l00112"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a21b9dbd6985d9ae8c9f83cfccafd7d29">00112</a>     };
<a name="l00113"></a>00113 
<a name="l00114"></a>00114     ApicTimerEvent <a class="code" href="classX86ISA_1_1Interrupts.html#a21b9dbd6985d9ae8c9f83cfccafd7d29">apicTimerEvent</a>;
<a name="l00115"></a>00115 
<a name="l00116"></a>00116     <span class="comment">/*</span>
<a name="l00117"></a>00117 <span class="comment">     * A set of variables to keep track of interrupts that don&apos;t go through</span>
<a name="l00118"></a>00118 <span class="comment">     * the IRR.</span>
<a name="l00119"></a>00119 <span class="comment">     */</span>
<a name="l00120"></a><a class="code" href="classX86ISA_1_1Interrupts.html#aeeb4c03ee1caa86828b12a7085f845c9">00120</a>     <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#aeeb4c03ee1caa86828b12a7085f845c9">pendingSmi</a>;
<a name="l00121"></a><a class="code" href="classX86ISA_1_1Interrupts.html#ac62acbbee5adef17b6e0b960b7fb11c5">00121</a>     uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#ac62acbbee5adef17b6e0b960b7fb11c5">smiVector</a>;
<a name="l00122"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a1ecac2b1b786eb4f69035a6f1b499297">00122</a>     <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a1ecac2b1b786eb4f69035a6f1b499297">pendingNmi</a>;
<a name="l00123"></a><a class="code" href="classX86ISA_1_1Interrupts.html#acc5de6934d3b5e99ddfa33038bedc24a">00123</a>     uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#acc5de6934d3b5e99ddfa33038bedc24a">nmiVector</a>;
<a name="l00124"></a><a class="code" href="classX86ISA_1_1Interrupts.html#abd62a9c6790d83c7ae435b181c831471">00124</a>     <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#abd62a9c6790d83c7ae435b181c831471">pendingExtInt</a>;
<a name="l00125"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a916ffa14869566ee27ff80a156e8dade">00125</a>     uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#a916ffa14869566ee27ff80a156e8dade">extIntVector</a>;
<a name="l00126"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a3c53994e08d31f19e9ee2400effd6f5e">00126</a>     <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a3c53994e08d31f19e9ee2400effd6f5e">pendingInit</a>;
<a name="l00127"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a3e21475b0787502498afda4c6931da0c">00127</a>     uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#a3e21475b0787502498afda4c6931da0c">initVector</a>;
<a name="l00128"></a><a class="code" href="classX86ISA_1_1Interrupts.html#aa6f1c7032da250f8932f9856dcda20f0">00128</a>     <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#aa6f1c7032da250f8932f9856dcda20f0">pendingStartup</a>;
<a name="l00129"></a><a class="code" href="classX86ISA_1_1Interrupts.html#af7c23ab865f682ddda21c75170de1126">00129</a>     uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#af7c23ab865f682ddda21c75170de1126">startupVector</a>;
<a name="l00130"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a46feb43d5deb6cf7bcd3f142d7dc11da">00130</a>     <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a46feb43d5deb6cf7bcd3f142d7dc11da">startedUp</a>;
<a name="l00131"></a>00131 
<a name="l00132"></a>00132     <span class="comment">// This is a quick check whether any of the above (except ExtInt) are set.</span>
<a name="l00133"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a0725ba3c06fc82e5da0f8800ed5eae68">00133</a>     <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a0725ba3c06fc82e5da0f8800ed5eae68">pendingUnmaskableInt</a>;
<a name="l00134"></a>00134 
<a name="l00135"></a>00135     <span class="comment">// A count of how many IPIs are in flight.</span>
<a name="l00136"></a><a class="code" href="classX86ISA_1_1Interrupts.html#aef75f0fcb528c2f7cafdf0fa0dcccb40">00136</a>     <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1Interrupts.html#aef75f0fcb528c2f7cafdf0fa0dcccb40">pendingIPIs</a>;
<a name="l00137"></a>00137 
<a name="l00138"></a>00138     <span class="comment">/*</span>
<a name="l00139"></a>00139 <span class="comment">     * IRR and ISR maintenance.</span>
<a name="l00140"></a>00140 <span class="comment">     */</span>
<a name="l00141"></a><a class="code" href="classX86ISA_1_1Interrupts.html#aded378249f3df42588aede301cf2ae4a">00141</a>     uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#aded378249f3df42588aede301cf2ae4a">IRRV</a>;
<a name="l00142"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a89802b4867c1ebeb92a413ec679732c9">00142</a>     uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#a89802b4867c1ebeb92a413ec679732c9">ISRV</a>;
<a name="l00143"></a>00143 
<a name="l00144"></a>00144     <span class="keywordtype">int</span>
<a name="l00145"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a8d15a5b6dddd42176d18d4952a9c8713">00145</a>     <a class="code" href="classX86ISA_1_1Interrupts.html#a8d15a5b6dddd42176d18d4952a9c8713">findRegArrayMSB</a>(<a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649">ApicRegIndex</a> <a class="code" href="namespaceX86ISA.html#a22fd87812cbb48f6d80b6cc7957490cf">base</a>)
<a name="l00146"></a>00146     {
<a name="l00147"></a>00147         <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a87b7a740701cddafb930a9460e9f4eba">offset</a> = 7;
<a name="l00148"></a>00148         <span class="keywordflow">do</span> {
<a name="l00149"></a>00149             <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1Interrupts.html#a707ddf628cd5b3ebd09a9721fbc2d9ee">regs</a>[base + offset] != 0) {
<a name="l00150"></a>00150                 <span class="keywordflow">return</span> offset * 32 + <a class="code" href="bitfield_8hh.html#aa8f1ff3b89ba9c337baeef12d161580f">findMsbSet</a>(<a class="code" href="classX86ISA_1_1Interrupts.html#a707ddf628cd5b3ebd09a9721fbc2d9ee">regs</a>[base + offset]);
<a name="l00151"></a>00151             }
<a name="l00152"></a>00152         } <span class="keywordflow">while</span> (offset--);
<a name="l00153"></a>00153         <span class="keywordflow">return</span> 0;
<a name="l00154"></a>00154     }
<a name="l00155"></a>00155 
<a name="l00156"></a>00156     <span class="keywordtype">void</span>
<a name="l00157"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a9e275b8054220a16ea40b772c0c04d96">00157</a>     <a class="code" href="classX86ISA_1_1Interrupts.html#a9e275b8054220a16ea40b772c0c04d96">updateIRRV</a>()
<a name="l00158"></a>00158     {
<a name="l00159"></a>00159         <a class="code" href="classX86ISA_1_1Interrupts.html#aded378249f3df42588aede301cf2ae4a">IRRV</a> = <a class="code" href="classX86ISA_1_1Interrupts.html#a8d15a5b6dddd42176d18d4952a9c8713">findRegArrayMSB</a>(<a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649a2ee7104372cb641092daabc28ffdd0c1">APIC_INTERRUPT_REQUEST_BASE</a>);
<a name="l00160"></a>00160     }
<a name="l00161"></a>00161 
<a name="l00162"></a>00162     <span class="keywordtype">void</span>
<a name="l00163"></a><a class="code" href="classX86ISA_1_1Interrupts.html#af645e39703e6f7ea975409c79fc0f41b">00163</a>     <a class="code" href="classX86ISA_1_1Interrupts.html#af645e39703e6f7ea975409c79fc0f41b">updateISRV</a>()
<a name="l00164"></a>00164     {
<a name="l00165"></a>00165         <a class="code" href="classX86ISA_1_1Interrupts.html#a89802b4867c1ebeb92a413ec679732c9">ISRV</a> = <a class="code" href="classX86ISA_1_1Interrupts.html#a8d15a5b6dddd42176d18d4952a9c8713">findRegArrayMSB</a>(<a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649ab44e07d8e0d33a340f8d69334f0a3382">APIC_IN_SERVICE_BASE</a>);
<a name="l00166"></a>00166     }
<a name="l00167"></a>00167 
<a name="l00168"></a>00168     <span class="keywordtype">void</span>
<a name="l00169"></a><a class="code" href="classX86ISA_1_1Interrupts.html#ac346555c2f6639d76b0d3730d0e216e2">00169</a>     <a class="code" href="classX86ISA_1_1Interrupts.html#ac346555c2f6639d76b0d3730d0e216e2">setRegArrayBit</a>(<a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649">ApicRegIndex</a> <a class="code" href="namespaceX86ISA.html#a22fd87812cbb48f6d80b6cc7957490cf">base</a>, uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#a7ea82552101f041fad7635b3ed036a84">vector</a>)
<a name="l00170"></a>00170     {
<a name="l00171"></a>00171         <a class="code" href="classX86ISA_1_1Interrupts.html#a707ddf628cd5b3ebd09a9721fbc2d9ee">regs</a>[base + (vector / 32)] |= (1 &lt;&lt; (vector % 32));
<a name="l00172"></a>00172     }
<a name="l00173"></a>00173 
<a name="l00174"></a>00174     <span class="keywordtype">void</span>
<a name="l00175"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a6ccfdb5e91c1463b861d5cd6cbb23c46">00175</a>     <a class="code" href="classX86ISA_1_1Interrupts.html#a6ccfdb5e91c1463b861d5cd6cbb23c46">clearRegArrayBit</a>(<a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649">ApicRegIndex</a> <a class="code" href="namespaceX86ISA.html#a22fd87812cbb48f6d80b6cc7957490cf">base</a>, uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#a7ea82552101f041fad7635b3ed036a84">vector</a>)
<a name="l00176"></a>00176     {
<a name="l00177"></a>00177         <a class="code" href="classX86ISA_1_1Interrupts.html#a707ddf628cd5b3ebd09a9721fbc2d9ee">regs</a>[base + (vector / 32)] &amp;= ~(1 &lt;&lt; (vector % 32));
<a name="l00178"></a>00178     }
<a name="l00179"></a>00179 
<a name="l00180"></a>00180     <span class="keywordtype">bool</span>
<a name="l00181"></a><a class="code" href="classX86ISA_1_1Interrupts.html#ae3b47da5f3237bda2aa53f8ae3399040">00181</a>     <a class="code" href="classX86ISA_1_1Interrupts.html#ae3b47da5f3237bda2aa53f8ae3399040">getRegArrayBit</a>(<a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649">ApicRegIndex</a> <a class="code" href="namespaceX86ISA.html#a22fd87812cbb48f6d80b6cc7957490cf">base</a>, uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#a7ea82552101f041fad7635b3ed036a84">vector</a>)
<a name="l00182"></a>00182     {
<a name="l00183"></a>00183         <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(<a class="code" href="classX86ISA_1_1Interrupts.html#a707ddf628cd5b3ebd09a9721fbc2d9ee">regs</a>[base + (vector / 32)], vector % 5);
<a name="l00184"></a>00184     }
<a name="l00185"></a>00185 
<a name="l00186"></a>00186     <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a19885e71b7427a0f49d5b006c1d7fc7f">requestInterrupt</a>(uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#a7ea82552101f041fad7635b3ed036a84">vector</a>, uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#aa6bdaa7818eb499f0dcf848f4ae7d569">deliveryMode</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#a66adbc3470a30c6702194c0e48f2225d">level</a>);
<a name="l00187"></a>00187 
<a name="l00188"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">00188</a>     <a class="code" href="classBaseCPU.html">BaseCPU</a> *<a class="code" href="classX86ISA_1_1Interrupts.html#a7a31ca9fefb2fe821f29a270678912db">cpu</a>;
<a name="l00189"></a>00189 
<a name="l00190"></a><a class="code" href="classX86ISA_1_1Interrupts.html#adde09bc135bea2df205ff1ddc88d8fe6">00190</a>     <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1Interrupts.html#adde09bc135bea2df205ff1ddc88d8fe6">initialApicId</a>;
<a name="l00191"></a>00191 
<a name="l00192"></a>00192     <span class="comment">// Port for receiving interrupts</span>
<a name="l00193"></a><a class="code" href="classX86ISA_1_1Interrupts.html#ae8b4c7c51db0b74d5e60b6db0ca0016c">00193</a>     <a class="code" href="classX86ISA_1_1IntDevice_1_1IntSlavePort.html">IntSlavePort</a> <a class="code" href="classX86ISA_1_1Interrupts.html#ae8b4c7c51db0b74d5e60b6db0ca0016c">intSlavePort</a>;
<a name="l00194"></a>00194 
<a name="l00195"></a>00195   <span class="keyword">public</span>:
<a name="l00196"></a>00196 
<a name="l00197"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a91c9a4205f98f4fe9cef39ae0641002b">00197</a>     <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a91c9a4205f98f4fe9cef39ae0641002b">getInitialApicId</a>() { <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1Interrupts.html#adde09bc135bea2df205ff1ddc88d8fe6">initialApicId</a>; }
<a name="l00198"></a>00198 
<a name="l00199"></a>00199     <span class="comment">/*</span>
<a name="l00200"></a>00200 <span class="comment">     * Params stuff.</span>
<a name="l00201"></a>00201 <span class="comment">     */</span>
<a name="l00202"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a3c48a671abef695247afdd48259ac20a">00202</a>     <span class="keyword">typedef</span> X86LocalApicParams <a class="code" href="classX86ISA_1_1Interrupts.html#a3c48a671abef695247afdd48259ac20a">Params</a>;
<a name="l00203"></a>00203 
<a name="l00204"></a>00204     <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#aa209f4cfe10a4390a73aadcf2d176294">setCPU</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> * newCPU);
<a name="l00205"></a>00205 
<a name="l00206"></a>00206     <span class="keyword">const</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a3c48a671abef695247afdd48259ac20a">Params</a> *
<a name="l00207"></a><a class="code" href="classX86ISA_1_1Interrupts.html#acd3c3feb78ae7a8f88fe0f110a718dff">00207</a>     <a class="code" href="classX86ISA_1_1Interrupts.html#acd3c3feb78ae7a8f88fe0f110a718dff">params</a>()<span class="keyword"> const</span>
<a name="l00208"></a>00208 <span class="keyword">    </span>{
<a name="l00209"></a>00209         <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classX86ISA_1_1Interrupts.html#a3c48a671abef695247afdd48259ac20a">Params</a> *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#acaf6024ae9dda44bfb1c67e05ad70aef">_params</a>);
<a name="l00210"></a>00210     }
<a name="l00211"></a>00211 
<a name="l00212"></a>00212     <span class="comment">/*</span>
<a name="l00213"></a>00213 <span class="comment">     * Initialize this object by registering it with the IO APIC.</span>
<a name="l00214"></a>00214 <span class="comment">     */</span>
<a name="l00215"></a>00215     <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a02fd73d861ef2e4aabb38c0c9ff82947">init</a>();
<a name="l00216"></a>00216 
<a name="l00217"></a>00217     <span class="comment">/*</span>
<a name="l00218"></a>00218 <span class="comment">     * Functions to interact with the interrupt port from IntDevice.</span>
<a name="l00219"></a>00219 <span class="comment">     */</span>
<a name="l00220"></a>00220     <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1Interrupts.html#a613ec7d5e1ec64f8d21fec78ae8e568e">read</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);
<a name="l00221"></a>00221     <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1Interrupts.html#a4cefab464e72b5dd42c003a0a4341802">write</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);
<a name="l00222"></a>00222     <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1Interrupts.html#a3dad3b561a1022eee5fab74df92ce766">recvMessage</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);
<a name="l00223"></a>00223     <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1Interrupts.html#a96d1a00beed669f9145d55bc3675d99c">recvResponse</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);
<a name="l00224"></a>00224 
<a name="l00225"></a>00225     <span class="keywordtype">bool</span>
<a name="l00226"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a07d266f0ad36cfec987f7487aa2c54cc">00226</a>     <a class="code" href="classX86ISA_1_1Interrupts.html#a07d266f0ad36cfec987f7487aa2c54cc">triggerTimerInterrupt</a>()
<a name="l00227"></a>00227     {
<a name="l00228"></a>00228         LVTEntry entry = <a class="code" href="classX86ISA_1_1Interrupts.html#a707ddf628cd5b3ebd09a9721fbc2d9ee">regs</a>[<a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649ad1228146fe200dc1da0a4e48613e64de">APIC_LVT_TIMER</a>];
<a name="l00229"></a>00229         <span class="keywordflow">if</span> (!entry.masked)
<a name="l00230"></a>00230             <a class="code" href="classX86ISA_1_1Interrupts.html#a19885e71b7427a0f49d5b006c1d7fc7f">requestInterrupt</a>(entry.vector, entry.deliveryMode, entry.trigger);
<a name="l00231"></a>00231         <span class="keywordflow">return</span> entry.periodic;
<a name="l00232"></a>00232     }
<a name="l00233"></a>00233 
<a name="l00234"></a>00234     <a class="code" href="classstd_1_1list.html">AddrRangeList</a> <a class="code" href="classX86ISA_1_1Interrupts.html#ad86b339471781a0d7634d3c41c6a1c87">getIntAddrRange</a>() <span class="keyword">const</span>;
<a name="l00235"></a>00235 
<a name="l00236"></a><a class="code" href="classX86ISA_1_1Interrupts.html#ac66222ec5b6b7beb5d1189c07778bc8a">00236</a>     <a class="code" href="classBaseMasterPort.html">BaseMasterPort</a> &amp;<a class="code" href="classX86ISA_1_1Interrupts.html#ac66222ec5b6b7beb5d1189c07778bc8a">getMasterPort</a>(<span class="keyword">const</span> std::string &amp;if_name,
<a name="l00237"></a>00237                                   <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx = <a class="code" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>)
<a name="l00238"></a>00238     {
<a name="l00239"></a>00239         <span class="keywordflow">if</span> (if_name == <span class="stringliteral">&quot;int_master&quot;</span>) {
<a name="l00240"></a>00240             <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1IntDevice.html#a874cd4b6512ae9527310c851890114f5">intMasterPort</a>;
<a name="l00241"></a>00241         }
<a name="l00242"></a>00242         <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1Interrupts.html#ac66222ec5b6b7beb5d1189c07778bc8a">BasicPioDevice::getMasterPort</a>(if_name, idx);
<a name="l00243"></a>00243     }
<a name="l00244"></a>00244 
<a name="l00245"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a5b5b45105eb4b64567ecea56e5bc30f2">00245</a>     <a class="code" href="classBaseSlavePort.html">BaseSlavePort</a> &amp;<a class="code" href="classX86ISA_1_1Interrupts.html#a5b5b45105eb4b64567ecea56e5bc30f2">getSlavePort</a>(<span class="keyword">const</span> std::string &amp;if_name,
<a name="l00246"></a>00246                                 <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx = <a class="code" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>)
<a name="l00247"></a>00247     {
<a name="l00248"></a>00248         <span class="keywordflow">if</span> (if_name == <span class="stringliteral">&quot;int_slave&quot;</span>) {
<a name="l00249"></a>00249             <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1Interrupts.html#ae8b4c7c51db0b74d5e60b6db0ca0016c">intSlavePort</a>;
<a name="l00250"></a>00250         }
<a name="l00251"></a>00251         <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a5b5b45105eb4b64567ecea56e5bc30f2">BasicPioDevice::getSlavePort</a>(if_name, idx);
<a name="l00252"></a>00252     }
<a name="l00253"></a>00253 
<a name="l00254"></a>00254     <span class="comment">/*</span>
<a name="l00255"></a>00255 <span class="comment">     * Functions to access and manipulate the APIC&apos;s registers.</span>
<a name="l00256"></a>00256 <span class="comment">     */</span>
<a name="l00257"></a>00257 
<a name="l00258"></a>00258     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="classX86ISA_1_1Interrupts.html#a505f3b9c44f3e911ac16a833289d72d6">readReg</a>(<a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649">ApicRegIndex</a> miscReg);
<a name="l00259"></a>00259     <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#af0c2ac2127c28e0a1e26b9b005e1bfa1">setReg</a>(<a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649">ApicRegIndex</a> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00260"></a>00260     <span class="keywordtype">void</span>
<a name="l00261"></a><a class="code" href="classX86ISA_1_1Interrupts.html#aa35a02e092cafc6be88b0eb6afe22937">00261</a>     <a class="code" href="classX86ISA_1_1Interrupts.html#aa35a02e092cafc6be88b0eb6afe22937">setRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#aaa839fcdf6f426c03c7382fcc29ac649">ApicRegIndex</a> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00262"></a>00262     {
<a name="l00263"></a>00263         <a class="code" href="classX86ISA_1_1Interrupts.html#a707ddf628cd5b3ebd09a9721fbc2d9ee">regs</a>[reg] = val;
<a name="l00264"></a>00264     }
<a name="l00265"></a>00265 
<a name="l00266"></a>00266     <span class="comment">/*</span>
<a name="l00267"></a>00267 <span class="comment">     * Constructor.</span>
<a name="l00268"></a>00268 <span class="comment">     */</span>
<a name="l00269"></a>00269 
<a name="l00270"></a>00270     <a class="code" href="classX86ISA_1_1Interrupts.html#a3d148759405b99148e0c34750966edb1">Interrupts</a>(<a class="code" href="classX86ISA_1_1Interrupts.html#a3c48a671abef695247afdd48259ac20a">Params</a> * <a class="code" href="namespaceX86ISA.html#af675c1d542a25b96e11164b80809a856">p</a>);
<a name="l00271"></a>00271 
<a name="l00272"></a>00272     <span class="comment">/*</span>
<a name="l00273"></a>00273 <span class="comment">     * Functions for retrieving interrupts for the CPU to handle.</span>
<a name="l00274"></a>00274 <span class="comment">     */</span>
<a name="l00275"></a>00275 
<a name="l00276"></a>00276     <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#af3c66fb49fec598cf78aaec29d764952">checkInterrupts</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>) <span class="keyword">const</span>;
<a name="l00283"></a>00283     <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a764a42ffe59f12449457ca2373515884">checkInterruptsRaw</a>() <span class="keyword">const</span>;
<a name="l00289"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a24a3de3c5f8caba5e9aa0d5653a31f63">00289</a>     <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a24a3de3c5f8caba5e9aa0d5653a31f63">hasPendingUnmaskable</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a0725ba3c06fc82e5da0f8800ed5eae68">pendingUnmaskableInt</a>; }
<a name="l00290"></a>00290     <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classX86ISA_1_1Interrupts.html#ae603c88d759977611d3bcc6e2deb61ae">getInterrupt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00291"></a>00291     <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a00892e9b06edcba6c3c27454d6235100">updateIntrInfo</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00292"></a>00292 
<a name="l00293"></a>00293     <span class="comment">/*</span>
<a name="l00294"></a>00294 <span class="comment">     * Serialization.</span>
<a name="l00295"></a>00295 <span class="comment">     */</span>
<a name="l00296"></a>00296 
<a name="l00297"></a>00297     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a53e036786d17361be4c7320d39c99b84">serialize</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>);
<a name="l00298"></a>00298     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#af22e5d6d660b97db37003ac61ac4ee49">unserialize</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a> *cp, <span class="keyword">const</span> std::string &amp;section);
<a name="l00299"></a>00299 
<a name="l00300"></a>00300     <span class="comment">/*</span>
<a name="l00301"></a>00301 <span class="comment">     * Old functions needed for compatability but which will be phased out</span>
<a name="l00302"></a>00302 <span class="comment">     * eventually.</span>
<a name="l00303"></a>00303 <span class="comment">     */</span>
<a name="l00304"></a>00304     <span class="keywordtype">void</span>
<a name="l00305"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a24c6c4fbdc0605bcd015ce06f194e4b4">00305</a>     <a class="code" href="classX86ISA_1_1Interrupts.html#a24c6c4fbdc0605bcd015ce06f194e4b4">post</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#aa7f971ede8ba06dbd8a605007eda1c6f">index</a>)
<a name="l00306"></a>00306     {
<a name="l00307"></a>00307         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Interrupts::post unimplemented!\n&quot;</span>);
<a name="l00308"></a>00308     }
<a name="l00309"></a>00309 
<a name="l00310"></a>00310     <span class="keywordtype">void</span>
<a name="l00311"></a><a class="code" href="classX86ISA_1_1Interrupts.html#af60c3484087379d0330467d77f6cbaae">00311</a>     <a class="code" href="classX86ISA_1_1Interrupts.html#af60c3484087379d0330467d77f6cbaae">clear</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#aa7f971ede8ba06dbd8a605007eda1c6f">index</a>)
<a name="l00312"></a>00312     {
<a name="l00313"></a>00313         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Interrupts::clear unimplemented!\n&quot;</span>);
<a name="l00314"></a>00314     }
<a name="l00315"></a>00315 
<a name="l00316"></a>00316     <span class="keywordtype">void</span>
<a name="l00317"></a><a class="code" href="classX86ISA_1_1Interrupts.html#a798729dca95209ecdc609807a653a2bf">00317</a>     <a class="code" href="classX86ISA_1_1Interrupts.html#a798729dca95209ecdc609807a653a2bf">clearAll</a>()
<a name="l00318"></a>00318     {
<a name="l00319"></a>00319         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Interrupts::clearAll unimplemented!\n&quot;</span>);
<a name="l00320"></a>00320     }
<a name="l00321"></a>00321 };
<a name="l00322"></a>00322 
<a name="l00323"></a>00323 } <span class="comment">// namespace X86ISA</span>
<a name="l00324"></a>00324 
<a name="l00325"></a>00325 <span class="preprocessor">#endif // __ARCH_X86_INTERRUPTS_HH__</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
