Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Wed Jun  5 12:07:09 2019
| Host         : rocky.samba.cg.uni-saarland.de running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            4 |
|     12 |            4 |
|     14 |            1 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           18 |
| Yes          | No                    | No                     |             301 |           74 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             119 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                  Enable Signal                                 |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_load_B                   |                                                                    |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_load_A                   |                                                                    |                1 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/strm_words2bytes_U0/bytes_out_V_1_load_A                  |                                                                    |                3 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/strm_words2bytes_U0/bytes_out_V_1_load_B                  |                                                                    |                3 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/Block_proc_U0/shiftReg_ce                                 |                                                                    |                2 |             12 |
|  ap_clk      | bd_0_i/hls_inst/inst/Block_proc_U0/shiftReg_ce                                 | bd_0_i/hls_inst/inst/Block_proc_U0/ap_rst_n_inv                    |                6 |             12 |
|  ap_clk      | bd_0_i/hls_inst/inst/dwords_in_len_cast_l_U/E[0]                               |                                                                    |                3 |             12 |
|  ap_clk      | bd_0_i/hls_inst/inst/strm_words2bytes_U0/E[0]                                  |                                                                    |                2 |             12 |
|  ap_clk      | bd_0_i/hls_inst/inst/decimate_strm_U0/indvar_flatten_reg_1170                  | bd_0_i/hls_inst/inst/decimate_strm_U0/indvar_flatten_reg_117       |                4 |             14 |
|  ap_clk      | bd_0_i/hls_inst/inst/strm_words2bytes_U0/i_reg_1950                            |                                                                    |                5 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_sel0                     | bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116               |                4 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/strm_words2bytes_U0/ap_NS_fsm1                            | bd_0_i/hls_inst/inst/strm_words2bytes_U0/i_i_i_reg_103[15]_i_1_n_0 |                5 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/strm_bytes2words_U0/strm_bytes2words_U0_bytestrm_len_read |                                                                    |                7 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105[23]_i_2_n_0               | bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105[23]_i_1_n_0   |                3 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/dwords_in_len_cast_l_U/U_fifo_w14_d2_A_ram/shiftReg_ce    |                                                                    |                5 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/strm_words2bytes_U0/bytes_out_V_1_sel_wr02_out            |                                                                    |                7 |             24 |
|  ap_clk      |                                                                                |                                                                    |               16 |             28 |
|  ap_clk      | bd_0_i/hls_inst/inst/strm_bytes2words_U0/shiftReg_ce                           |                                                                    |                4 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/strm_len_c_U/shiftReg_ce                                  |                                                                    |                9 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/decimate_strm_U0/tmp_reg_2480                             |                                                                    |                4 |             32 |
|  ap_clk      |                                                                                | bd_0_i/hls_inst/inst/Block_proc_U0/ap_rst_n_inv                    |               18 |             36 |
|  ap_clk      | bd_0_i/hls_inst/inst/decimate_strm_U0/acc_reg_2530                             |                                                                    |               10 |             37 |
|  ap_clk      | bd_0_i/hls_inst/inst/decimate_strm_U0/acc_i_reg_1400                           | bd_0_i/hls_inst/inst/decimate_strm_U0/acc_i_reg_140_0              |                6 |             37 |
|  ap_clk      | bd_0_i/hls_inst/inst/decimate_strm_U0/shiftReg_ce                              |                                                                    |               13 |             64 |
+--------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+


