#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61efbad43010 .scope module, "pipeline_processor_tb" "pipeline_processor_tb" 2 1099;
 .timescale -9 -12;
v0x61efbad6a3f0_0 .var "clk", 0 0;
v0x61efbad6a4b0_0 .net "done", 0 0, L_0x61efbad7fbb0;  1 drivers
v0x61efbad6a570_0 .var "reset", 0 0;
S_0x61efbad0a180 .scope module, "DUT" "pipelined_processor" 2 1105, 2 8 0, S_0x61efbad43010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "initial_pc";
    .port_info 3 /OUTPUT 1 "done";
L_0x61efbad7b9a0 .functor OR 1, L_0x61efbad7bd60, L_0x61efbad7bee0, C4<0>, C4<0>;
L_0x61efbad2ed40 .functor AND 1, L_0x61efbad7bc70, L_0x61efbad7b9a0, C4<1>, C4<1>;
L_0x61efbad7cf50 .functor AND 1, L_0x61efbad7cc90, L_0x61efbad7ce60, C4<1>, C4<1>;
L_0x61efbad7d060 .functor BUFZ 32, L_0x61efbad40560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61efbad7d0d0 .functor OR 1, v0x61efbad56760_0, L_0x61efbad7c8f0, C4<0>, C4<0>;
L_0x61efbad7d900 .functor OR 1, L_0x61efbad7d5e0, L_0x61efbad7d7d0, C4<0>, C4<0>;
L_0x61efbad7e550 .functor AND 1, v0x61efbad5a1f0_0, L_0x61efbad7ea10, C4<1>, C4<1>;
L_0x61efbad7f920 .functor OR 1, v0x61efbad5d970_0, v0x61efbad5d650_0, C4<0>, C4<0>;
L_0x61efbad7fad0 .functor BUFZ 1, L_0x61efbad7e550, C4<0>, C4<0>, C4<0>;
L_0x61efbad7fb40 .functor BUFZ 32, L_0x61efbad7ebe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61efbad7fc20 .functor OR 1, L_0x61efbad7fad0, L_0x61efbad7c8f0, C4<0>, C4<0>;
L_0x61efbad7fd70 .functor OR 1, L_0x61efbad7fc20, L_0x61efbad7cf50, C4<0>, C4<0>;
L_0x61efbad7fbb0 .functor BUFZ 1, v0x61efbad5d510_0, C4<0>, C4<0>, C4<0>;
v0x61efbad62c80_0 .net "ALUOp_id", 3 0, v0x61efbad40680_0;  1 drivers
v0x61efbad62d60_0 .net "ALUSrc_id", 0 0, v0x61efbad40720_0;  1 drivers
v0x61efbad62e70_0 .net "Branch_id", 0 0, v0x61efbad1c450_0;  1 drivers
v0x61efbad62f60_0 .net "ExtOp_id", 0 0, v0x61efbad1c4f0_0;  1 drivers
v0x61efbad63000_0 .net "ForwardA", 1 0, v0x61efbad58570_0;  1 drivers
v0x61efbad630f0_0 .net "ForwardB", 1 0, v0x61efbad58610_0;  1 drivers
v0x61efbad63190_0 .net "MemRead_id", 0 0, v0x61efbad2ee60_0;  1 drivers
v0x61efbad63280_0 .net "MemToReg_id", 0 0, v0x61efbad2ef60_0;  1 drivers
v0x61efbad63370_0 .net "MemWrite_id", 0 0, v0x61efbace3630_0;  1 drivers
v0x61efbad634a0_0 .net "RegDst_id", 0 0, v0x61efbad566a0_0;  1 drivers
v0x61efbad63590_0 .net "RegWrite_id", 0 0, v0x61efbad56760_0;  1 drivers
L_0x7065fcc3b018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x61efbad63630_0 .net/2u *"_ivl_0", 31 0, L_0x7065fcc3b018;  1 drivers
L_0x7065fcc3b4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61efbad636d0_0 .net/2u *"_ivl_114", 31 0, L_0x7065fcc3b4e0;  1 drivers
v0x61efbad63770_0 .net *"_ivl_122", 31 0, L_0x61efbad7f2d0;  1 drivers
L_0x7065fcc3b5b8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x61efbad63850_0 .net/2u *"_ivl_126", 4 0, L_0x7065fcc3b5b8;  1 drivers
v0x61efbad63930_0 .net *"_ivl_136", 0 0, L_0x61efbad7fc20;  1 drivers
L_0x7065fcc3b138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61efbad63a10_0 .net/2u *"_ivl_22", 15 0, L_0x7065fcc3b138;  1 drivers
v0x61efbad63c00_0 .net *"_ivl_24", 31 0, L_0x61efbad7b5a0;  1 drivers
v0x61efbad63ce0_0 .net *"_ivl_27", 0 0, L_0x61efbad7b740;  1 drivers
v0x61efbad63dc0_0 .net *"_ivl_28", 15 0, L_0x61efbad7b7e0;  1 drivers
v0x61efbad63ea0_0 .net *"_ivl_30", 31 0, L_0x61efbad7ba10;  1 drivers
L_0x7065fcc3b180 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x61efbad63f80_0 .net/2u *"_ivl_34", 5 0, L_0x7065fcc3b180;  1 drivers
v0x61efbad64060_0 .net *"_ivl_36", 0 0, L_0x61efbad7bc70;  1 drivers
L_0x7065fcc3b1c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x61efbad64120_0 .net/2u *"_ivl_38", 5 0, L_0x7065fcc3b1c8;  1 drivers
v0x61efbad64200_0 .net *"_ivl_40", 0 0, L_0x61efbad7bd60;  1 drivers
L_0x7065fcc3b210 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x61efbad642c0_0 .net/2u *"_ivl_42", 5 0, L_0x7065fcc3b210;  1 drivers
v0x61efbad643a0_0 .net *"_ivl_44", 0 0, L_0x61efbad7bee0;  1 drivers
v0x61efbad64460_0 .net *"_ivl_47", 0 0, L_0x61efbad7b9a0;  1 drivers
v0x61efbad64520_0 .net *"_ivl_5", 5 0, L_0x61efbad7a820;  1 drivers
L_0x7065fcc3b258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61efbad64600_0 .net/2u *"_ivl_50", 26 0, L_0x7065fcc3b258;  1 drivers
v0x61efbad646e0_0 .net *"_ivl_53", 4 0, L_0x61efbad7c1e0;  1 drivers
v0x61efbad647c0_0 .net *"_ivl_59", 5 0, L_0x61efbad7c280;  1 drivers
L_0x7065fcc3b060 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x61efbad648a0_0 .net/2u *"_ivl_6", 5 0, L_0x7065fcc3b060;  1 drivers
L_0x7065fcc3b2a0 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x61efbad64b90_0 .net/2u *"_ivl_60", 5 0, L_0x7065fcc3b2a0;  1 drivers
L_0x7065fcc3b2e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x61efbad64c70_0 .net/2u *"_ivl_64", 5 0, L_0x7065fcc3b2e8;  1 drivers
L_0x7065fcc3b330 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x61efbad64d50_0 .net/2u *"_ivl_68", 5 0, L_0x7065fcc3b330;  1 drivers
v0x61efbad64e30_0 .net *"_ivl_71", 25 0, L_0x61efbad7c9e0;  1 drivers
L_0x7065fcc3b378 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x61efbad64f10_0 .net/2u *"_ivl_74", 5 0, L_0x7065fcc3b378;  1 drivers
v0x61efbad64ff0_0 .net *"_ivl_76", 0 0, L_0x61efbad7cc90;  1 drivers
L_0x7065fcc3b3c0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x61efbad650b0_0 .net/2u *"_ivl_78", 5 0, L_0x7065fcc3b3c0;  1 drivers
v0x61efbad65190_0 .net *"_ivl_80", 0 0, L_0x61efbad7ce60;  1 drivers
L_0x7065fcc3b408 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x61efbad65250_0 .net/2u *"_ivl_92", 3 0, L_0x7065fcc3b408;  1 drivers
v0x61efbad65330_0 .net *"_ivl_94", 0 0, L_0x61efbad7d5e0;  1 drivers
L_0x7065fcc3b450 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x61efbad653f0_0 .net/2u *"_ivl_96", 3 0, L_0x7065fcc3b450;  1 drivers
v0x61efbad654d0_0 .net *"_ivl_98", 0 0, L_0x61efbad7d7d0;  1 drivers
v0x61efbad65590_0 .net "alu_input_A", 31 0, v0x61efbad65730_0;  1 drivers
v0x61efbad65670_0 .net "alu_input_A_final", 31 0, L_0x61efbad7da50;  1 drivers
v0x61efbad65730_0 .var "alu_input_A_reg", 31 0;
v0x61efbad657f0_0 .net "alu_input_B", 31 0, L_0x61efbad7d400;  1 drivers
v0x61efbad658b0_0 .net "alu_input_B_pre", 31 0, v0x61efbad65950_0;  1 drivers
v0x61efbad65950_0 .var "alu_input_Bpre_reg", 31 0;
v0x61efbad65a10_0 .net "alu_result_ex", 31 0, v0x61efbad5ede0_0;  1 drivers
v0x61efbad65b20_0 .net "branch_decision", 0 0, L_0x61efbad7ea10;  1 drivers
v0x61efbad65be0_0 .net "branch_taken", 0 0, L_0x61efbad7e550;  1 drivers
v0x61efbad65ca0_0 .net "branch_taken_ex", 0 0, L_0x61efbad7fad0;  1 drivers
v0x61efbad65d60_0 .net "branch_target", 31 0, L_0x61efbad7ebe0;  1 drivers
v0x61efbad65e40_0 .net "branch_target_ex", 31 0, L_0x61efbad7fb40;  1 drivers
v0x61efbad65f20_0 .net "clk", 0 0, v0x61efbad6a3f0_0;  1 drivers
v0x61efbad65fc0_0 .net "done", 0 0, L_0x61efbad7fbb0;  alias, 1 drivers
v0x61efbad66080_0 .net "exmem_Halt_out", 0 0, v0x61efbad56ee0_0;  1 drivers
v0x61efbad66170_0 .net "exmem_JAL_out", 0 0, v0x61efbad57040_0;  1 drivers
v0x61efbad66260_0 .net "exmem_MemRead_out", 0 0, v0x61efbad57210_0;  1 drivers
v0x61efbad66300_0 .net "exmem_MemToReg_out", 0 0, v0x61efbad57390_0;  1 drivers
v0x61efbad663f0_0 .net "exmem_MemWrite_out", 0 0, v0x61efbad57510_0;  1 drivers
v0x61efbad664e0_0 .net "exmem_RegWrite_out", 0 0, v0x61efbad57690_0;  1 drivers
v0x61efbad66990_0 .net "exmem_alu_result_out", 31 0, v0x61efbad57830_0;  1 drivers
v0x61efbad66a30_0 .net "exmem_link_out", 31 0, v0x61efbad57ab0_0;  1 drivers
v0x61efbad66b40_0 .net "exmem_write_data_out", 31 0, v0x61efbad57d30_0;  1 drivers
v0x61efbad66c50_0 .net "exmem_write_reg_out", 4 0, v0x61efbad57ef0_0;  1 drivers
v0x61efbad66d10_0 .net "flush_ifid", 0 0, L_0x61efbad7fd70;  1 drivers
v0x61efbad66db0_0 .net "forward_from_memwb", 31 0, L_0x61efbad7e670;  1 drivers
v0x61efbad66e70_0 .net "halt_id", 0 0, L_0x61efbad7c6a0;  1 drivers
v0x61efbad66f10_0 .net "halt_if", 0 0, L_0x61efbad7a950;  1 drivers
v0x61efbad66fb0_0 .net "id_funct", 5 0, L_0x61efbad7abb0;  1 drivers
v0x61efbad67070_0 .net "id_imm", 15 0, L_0x61efbad7afa0;  1 drivers
v0x61efbad67130_0 .net "id_opcode", 5 0, L_0x61efbad7aa40;  1 drivers
v0x61efbad671f0_0 .net "id_rd", 4 0, L_0x61efbad7aeb0;  1 drivers
v0x61efbad67290_0 .net "id_rs", 4 0, L_0x61efbad7aca0;  1 drivers
v0x61efbad67380_0 .net "id_rt", 4 0, L_0x61efbad7ae10;  1 drivers
v0x61efbad67490_0 .net "idex_ALUOp", 3 0, v0x61efbad59ed0_0;  1 drivers
v0x61efbad675a0_0 .net "idex_ALUSrc", 0 0, v0x61efbad5a060_0;  1 drivers
v0x61efbad67640_0 .net "idex_Branch", 0 0, v0x61efbad5a1f0_0;  1 drivers
v0x61efbad676e0_0 .net "idex_Halt_out", 0 0, v0x61efbad5a330_0;  1 drivers
v0x61efbad677d0_0 .net "idex_JAL_out", 0 0, v0x61efbad5a530_0;  1 drivers
v0x61efbad678c0_0 .net "idex_MemRead", 0 0, v0x61efbad5a6d0_0;  1 drivers
v0x61efbad67960_0 .net "idex_MemToReg", 0 0, v0x61efbad5a810_0;  1 drivers
v0x61efbad67a50_0 .net "idex_MemWrite", 0 0, v0x61efbad5a9b0_0;  1 drivers
v0x61efbad67b40_0 .net "idex_RegDst", 0 0, v0x61efbad5ac60_0;  1 drivers
v0x61efbad67be0_0 .net "idex_RegWrite", 0 0, v0x61efbad5ada0_0;  1 drivers
v0x61efbad67cd0_0 .net "idex_imm_out", 31 0, v0x61efbad5afe0_0;  1 drivers
v0x61efbad67d70_0 .net "idex_link_out", 31 0, v0x61efbad5b120_0;  1 drivers
v0x61efbad67e60_0 .net "idex_next_pc_out", 31 0, v0x61efbad5b2c0_0;  1 drivers
v0x61efbad67f00_0 .net "idex_rd_out", 4 0, v0x61efbad5b460_0;  1 drivers
v0x61efbad67fa0_0 .net "idex_regdata1_out", 31 0, v0x61efbad5b620_0;  1 drivers
v0x61efbad68040_0 .net "idex_regdata2_out", 31 0, v0x61efbad5b7e0_0;  1 drivers
v0x61efbad680e0_0 .net "idex_rs_out", 4 0, v0x61efbad5bc60_0;  1 drivers
v0x61efbad681d0_0 .net "idex_rt_out", 4 0, v0x61efbad5be10_0;  1 drivers
v0x61efbad68270_0 .net "idex_write_reg", 4 0, L_0x61efbad7d140;  1 drivers
v0x61efbad68330_0 .net "ifid_instr_out", 31 0, v0x61efbad5ca10_0;  1 drivers
v0x61efbad683d0_0 .net "ifid_next_pc_out", 31 0, v0x61efbad5cc20_0;  1 drivers
v0x61efbad68470_0 .net "imm_ext_id", 31 0, L_0x61efbad7bab0;  1 drivers
v0x61efbad68550_0 .net "imm_or_shamt", 31 0, L_0x61efbad7c410;  1 drivers
L_0x7065fcc3b600 .functor BUFT 1, C4<00000000000000000000000000101000>, C4<0>, C4<0>, C4<0>;
v0x61efbad68610_0 .net "initial_pc", 31 0, L_0x7065fcc3b600;  1 drivers
v0x61efbad686d0_0 .net "instr_if", 31 0, v0x61efbad60800_0;  1 drivers
v0x61efbad687e0_0 .net "is_jal", 0 0, L_0x61efbad7c8f0;  1 drivers
v0x61efbad68880_0 .net "is_jr", 0 0, L_0x61efbad7cf50;  1 drivers
v0x61efbad68920_0 .net "is_shift_ex", 0 0, L_0x61efbad7d900;  1 drivers
v0x61efbad689e0_0 .net "is_shift_id", 0 0, L_0x61efbad2ed40;  1 drivers
v0x61efbad68aa0_0 .net "jal_target", 31 0, L_0x61efbad7cb50;  1 drivers
v0x61efbad68b80_0 .net "jr_target", 31 0, L_0x61efbad7d060;  1 drivers
v0x61efbad68c60_0 .net "mem_read_data_mem", 31 0, L_0x61efbad7ec80;  1 drivers
v0x61efbad68d70_0 .net "memwb_Halt_out", 0 0, v0x61efbad5d510_0;  1 drivers
v0x61efbad68e10_0 .net "memwb_JAL_out", 0 0, v0x61efbad5d650_0;  1 drivers
v0x61efbad68ee0_0 .net "memwb_MemToReg_out", 0 0, v0x61efbad5d7e0_0;  1 drivers
v0x61efbad68fb0_0 .net "memwb_RegWrite_out", 0 0, v0x61efbad5d970_0;  1 drivers
v0x61efbad690a0_0 .net "memwb_aluout_out", 31 0, v0x61efbad5dab0_0;  1 drivers
v0x61efbad69140_0 .net "memwb_link_out", 31 0, v0x61efbad5dce0_0;  1 drivers
v0x61efbad69210_0 .net "memwb_memread_out", 31 0, v0x61efbad5de80_0;  1 drivers
v0x61efbad692e0_0 .net "memwb_writereg_out", 4 0, v0x61efbad5e0c0_0;  1 drivers
v0x61efbad693d0_0 .net "next_pc_if", 31 0, L_0x61efbad7a6e0;  1 drivers
v0x61efbad69470_0 .var "pc", 31 0;
v0x61efbad69540_0 .net "reg_read1_id", 31 0, L_0x61efbad40560;  1 drivers
v0x61efbad69630_0 .net "reg_read2_id", 31 0, L_0x61efbad18af0;  1 drivers
v0x61efbad69720_0 .net "reset", 0 0, v0x61efbad6a570_0;  1 drivers
v0x61efbad697c0_0 .net "shamt_ext_id", 31 0, L_0x61efbad7c320;  1 drivers
v0x61efbad698a0_0 .net "stall", 0 0, L_0x61efbad7e2b0;  1 drivers
v0x61efbad69940_0 .net "writeback_data_wb", 31 0, L_0x61efbad7f4b0;  1 drivers
v0x61efbad69a00_0 .net "writeback_enable_wb", 0 0, L_0x61efbad7f920;  1 drivers
v0x61efbad69aa0_0 .net "writeback_reg_wb", 4 0, L_0x61efbad7f690;  1 drivers
E_0x61efbacd9530/0 .event edge, v0x61efbad58570_0, v0x61efbad57830_0, v0x61efbad66db0_0, v0x61efbad5b620_0;
E_0x61efbacd9530/1 .event edge, v0x61efbad58610_0, v0x61efbad5b7e0_0;
E_0x61efbacd9530 .event/or E_0x61efbacd9530/0, E_0x61efbacd9530/1;
L_0x61efbad7a6e0 .arith/sum 32, v0x61efbad69470_0, L_0x7065fcc3b018;
L_0x61efbad7a820 .part v0x61efbad60800_0, 26, 6;
L_0x61efbad7a950 .cmp/eq 6, L_0x61efbad7a820, L_0x7065fcc3b060;
L_0x61efbad7aa40 .part v0x61efbad5ca10_0, 26, 6;
L_0x61efbad7abb0 .part v0x61efbad5ca10_0, 0, 6;
L_0x61efbad7aca0 .part v0x61efbad5ca10_0, 21, 5;
L_0x61efbad7ae10 .part v0x61efbad5ca10_0, 16, 5;
L_0x61efbad7aeb0 .part v0x61efbad5ca10_0, 11, 5;
L_0x61efbad7afa0 .part v0x61efbad5ca10_0, 0, 16;
L_0x61efbad7b5a0 .concat [ 16 16 0 0], L_0x61efbad7afa0, L_0x7065fcc3b138;
L_0x61efbad7b740 .part L_0x61efbad7afa0, 15, 1;
LS_0x61efbad7b7e0_0_0 .concat [ 1 1 1 1], L_0x61efbad7b740, L_0x61efbad7b740, L_0x61efbad7b740, L_0x61efbad7b740;
LS_0x61efbad7b7e0_0_4 .concat [ 1 1 1 1], L_0x61efbad7b740, L_0x61efbad7b740, L_0x61efbad7b740, L_0x61efbad7b740;
LS_0x61efbad7b7e0_0_8 .concat [ 1 1 1 1], L_0x61efbad7b740, L_0x61efbad7b740, L_0x61efbad7b740, L_0x61efbad7b740;
LS_0x61efbad7b7e0_0_12 .concat [ 1 1 1 1], L_0x61efbad7b740, L_0x61efbad7b740, L_0x61efbad7b740, L_0x61efbad7b740;
L_0x61efbad7b7e0 .concat [ 4 4 4 4], LS_0x61efbad7b7e0_0_0, LS_0x61efbad7b7e0_0_4, LS_0x61efbad7b7e0_0_8, LS_0x61efbad7b7e0_0_12;
L_0x61efbad7ba10 .concat [ 16 16 0 0], L_0x61efbad7afa0, L_0x61efbad7b7e0;
L_0x61efbad7bab0 .functor MUXZ 32, L_0x61efbad7ba10, L_0x61efbad7b5a0, v0x61efbad1c4f0_0, C4<>;
L_0x61efbad7bc70 .cmp/eq 6, L_0x61efbad7aa40, L_0x7065fcc3b180;
L_0x61efbad7bd60 .cmp/eq 6, L_0x61efbad7abb0, L_0x7065fcc3b1c8;
L_0x61efbad7bee0 .cmp/eq 6, L_0x61efbad7abb0, L_0x7065fcc3b210;
L_0x61efbad7c1e0 .part v0x61efbad5ca10_0, 6, 5;
L_0x61efbad7c320 .concat [ 5 27 0 0], L_0x61efbad7c1e0, L_0x7065fcc3b258;
L_0x61efbad7c410 .functor MUXZ 32, L_0x61efbad7bab0, L_0x61efbad7c320, L_0x61efbad2ed40, C4<>;
L_0x61efbad7c280 .part v0x61efbad5ca10_0, 26, 6;
L_0x61efbad7c6a0 .cmp/eq 6, L_0x61efbad7c280, L_0x7065fcc3b2a0;
L_0x61efbad7c8f0 .cmp/eq 6, L_0x61efbad7aa40, L_0x7065fcc3b2e8;
L_0x61efbad7c9e0 .part v0x61efbad5ca10_0, 0, 26;
L_0x61efbad7cb50 .concat [ 26 6 0 0], L_0x61efbad7c9e0, L_0x7065fcc3b330;
L_0x61efbad7cc90 .cmp/eq 6, L_0x61efbad7aa40, L_0x7065fcc3b378;
L_0x61efbad7ce60 .cmp/eq 6, L_0x61efbad7abb0, L_0x7065fcc3b3c0;
L_0x61efbad7d140 .functor MUXZ 5, v0x61efbad5be10_0, v0x61efbad5b460_0, v0x61efbad5ac60_0, C4<>;
L_0x61efbad7d400 .functor MUXZ 32, v0x61efbad65950_0, v0x61efbad5afe0_0, v0x61efbad5a060_0, C4<>;
L_0x61efbad7d5e0 .cmp/eq 4, v0x61efbad59ed0_0, L_0x7065fcc3b408;
L_0x61efbad7d7d0 .cmp/eq 4, v0x61efbad59ed0_0, L_0x7065fcc3b450;
L_0x61efbad7da50 .functor MUXZ 32, v0x61efbad65730_0, v0x61efbad65950_0, L_0x61efbad7d900, C4<>;
L_0x61efbad7e370 .part v0x61efbad5ca10_0, 21, 5;
L_0x61efbad7e460 .part v0x61efbad5ca10_0, 16, 5;
L_0x61efbad7e670 .functor MUXZ 32, v0x61efbad5dab0_0, v0x61efbad5de80_0, v0x61efbad5d7e0_0, C4<>;
L_0x61efbad7ea10 .cmp/eq 32, v0x61efbad5ede0_0, L_0x7065fcc3b4e0;
L_0x61efbad7ebe0 .arith/sum 32, v0x61efbad5b2c0_0, v0x61efbad5afe0_0;
L_0x61efbad7f2d0 .functor MUXZ 32, v0x61efbad5dab0_0, v0x61efbad5de80_0, v0x61efbad5d7e0_0, C4<>;
L_0x61efbad7f4b0 .functor MUXZ 32, L_0x61efbad7f2d0, v0x61efbad5dce0_0, v0x61efbad5d650_0, C4<>;
L_0x61efbad7f690 .functor MUXZ 5, v0x61efbad5e0c0_0, L_0x7065fcc3b5b8, v0x61efbad5d650_0, C4<>;
S_0x61efbad36a40 .scope module, "CU" "control_unit" 2 86, 2 946 0, S_0x61efbad0a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "MemToReg";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 4 "ALUOp";
    .port_info 10 /OUTPUT 1 "ExtOp";
v0x61efbad40680_0 .var "ALUOp", 3 0;
v0x61efbad40720_0 .var "ALUSrc", 0 0;
v0x61efbad1c450_0 .var "Branch", 0 0;
v0x61efbad1c4f0_0 .var "ExtOp", 0 0;
v0x61efbad2ee60_0 .var "MemRead", 0 0;
v0x61efbad2ef60_0 .var "MemToReg", 0 0;
v0x61efbace3630_0 .var "MemWrite", 0 0;
v0x61efbad566a0_0 .var "RegDst", 0 0;
v0x61efbad56760_0 .var "RegWrite", 0 0;
v0x61efbad56820_0 .net "funct", 5 0, L_0x61efbad7abb0;  alias, 1 drivers
v0x61efbad56900_0 .net "opcode", 5 0, L_0x61efbad7aa40;  alias, 1 drivers
E_0x61efbac9d700 .event edge, v0x61efbad56900_0, v0x61efbad56820_0;
S_0x61efbad42110 .scope module, "EXMEM" "EX_MEM_reg" 2 298, 2 831 0, S_0x61efbad0a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Halt_in";
    .port_info 3 /INPUT 1 "JAL_in";
    .port_info 4 /INPUT 32 "link_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 32 "write_data_in";
    .port_info 7 /INPUT 5 "write_reg_in";
    .port_info 8 /INPUT 1 "RegWrite_in";
    .port_info 9 /INPUT 1 "MemRead_in";
    .port_info 10 /INPUT 1 "MemWrite_in";
    .port_info 11 /INPUT 1 "MemToReg_in";
    .port_info 12 /OUTPUT 32 "alu_result_out";
    .port_info 13 /OUTPUT 32 "write_data_out";
    .port_info 14 /OUTPUT 5 "write_reg_out";
    .port_info 15 /OUTPUT 1 "RegWrite_out";
    .port_info 16 /OUTPUT 1 "MemRead_out";
    .port_info 17 /OUTPUT 1 "MemWrite_out";
    .port_info 18 /OUTPUT 1 "MemToReg_out";
    .port_info 19 /OUTPUT 1 "Halt_out";
    .port_info 20 /OUTPUT 1 "JAL_out";
    .port_info 21 /OUTPUT 32 "link_out";
v0x61efbad56e00_0 .net "Halt_in", 0 0, v0x61efbad5a330_0;  alias, 1 drivers
v0x61efbad56ee0_0 .var "Halt_out", 0 0;
v0x61efbad56fa0_0 .net "JAL_in", 0 0, v0x61efbad5a530_0;  alias, 1 drivers
v0x61efbad57040_0 .var "JAL_out", 0 0;
v0x61efbad57100_0 .net "MemRead_in", 0 0, v0x61efbad5a6d0_0;  alias, 1 drivers
v0x61efbad57210_0 .var "MemRead_out", 0 0;
v0x61efbad572d0_0 .net "MemToReg_in", 0 0, v0x61efbad5a810_0;  alias, 1 drivers
v0x61efbad57390_0 .var "MemToReg_out", 0 0;
v0x61efbad57450_0 .net "MemWrite_in", 0 0, v0x61efbad5a9b0_0;  alias, 1 drivers
v0x61efbad57510_0 .var "MemWrite_out", 0 0;
v0x61efbad575d0_0 .net "RegWrite_in", 0 0, v0x61efbad5ada0_0;  alias, 1 drivers
v0x61efbad57690_0 .var "RegWrite_out", 0 0;
v0x61efbad57750_0 .net "alu_result_in", 31 0, v0x61efbad5ede0_0;  alias, 1 drivers
v0x61efbad57830_0 .var "alu_result_out", 31 0;
v0x61efbad57910_0 .net "clk", 0 0, v0x61efbad6a3f0_0;  alias, 1 drivers
v0x61efbad579d0_0 .net "link_in", 31 0, v0x61efbad5b120_0;  alias, 1 drivers
v0x61efbad57ab0_0 .var "link_out", 31 0;
v0x61efbad57b90_0 .net "reset", 0 0, v0x61efbad6a570_0;  alias, 1 drivers
v0x61efbad57c50_0 .net "write_data_in", 31 0, v0x61efbad65950_0;  alias, 1 drivers
v0x61efbad57d30_0 .var "write_data_out", 31 0;
v0x61efbad57e10_0 .net "write_reg_in", 4 0, L_0x61efbad7d140;  alias, 1 drivers
v0x61efbad57ef0_0 .var "write_reg_out", 4 0;
E_0x61efbaca49c0 .event posedge, v0x61efbad57b90_0, v0x61efbad57910_0;
S_0x61efbad42490 .scope module, "FU" "forwarding_unit" 2 235, 2 1039 0, S_0x61efbad0a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 1 /INPUT 5 "EX_MEM_Rd";
    .port_info 2 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 3 /INPUT 5 "MEM_WB_Rd";
    .port_info 4 /INPUT 5 "ID_EX_Rs";
    .port_info 5 /INPUT 5 "ID_EX_Rt";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v0x61efbad583f0_0 .net "EX_MEM_Rd", 4 0, v0x61efbad57ef0_0;  alias, 1 drivers
v0x61efbad584d0_0 .net "EX_MEM_RegWrite", 0 0, v0x61efbad57690_0;  alias, 1 drivers
v0x61efbad58570_0 .var "ForwardA", 1 0;
v0x61efbad58610_0 .var "ForwardB", 1 0;
v0x61efbad586d0_0 .net "ID_EX_Rs", 4 0, v0x61efbad5bc60_0;  alias, 1 drivers
v0x61efbad58800_0 .net "ID_EX_Rt", 4 0, v0x61efbad5be10_0;  alias, 1 drivers
v0x61efbad588e0_0 .net "MEM_WB_Rd", 4 0, v0x61efbad5e0c0_0;  alias, 1 drivers
v0x61efbad589c0_0 .net "MEM_WB_RegWrite", 0 0, v0x61efbad5d970_0;  alias, 1 drivers
E_0x61efbacdac50/0 .event edge, v0x61efbad57690_0, v0x61efbad57ef0_0, v0x61efbad586d0_0, v0x61efbad589c0_0;
E_0x61efbacdac50/1 .event edge, v0x61efbad588e0_0, v0x61efbad58800_0;
E_0x61efbacdac50 .event/or E_0x61efbacdac50/0, E_0x61efbacdac50/1;
S_0x61efbad58bd0 .scope module, "HZ" "hazard_unit" 2 247, 2 1076 0, S_0x61efbad0a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ID_EX_MemRead";
    .port_info 1 /INPUT 5 "ID_EX_Rt";
    .port_info 2 /INPUT 5 "IF_ID_Rs";
    .port_info 3 /INPUT 5 "IF_ID_Rt";
    .port_info 4 /OUTPUT 1 "stall";
L_0x61efbad7dca0 .functor BUFZ 1, v0x61efbad5a6d0_0, C4<0>, C4<0>, C4<0>;
L_0x61efbad7e090 .functor OR 1, L_0x61efbad7df50, L_0x61efbad7dff0, C4<0>, C4<0>;
L_0x61efbad7e1a0 .functor AND 1, L_0x61efbad7dca0, L_0x61efbad7deb0, C4<1>, C4<1>;
L_0x61efbad7e2b0 .functor AND 1, L_0x61efbad7e1a0, L_0x61efbad7e090, C4<1>, C4<1>;
v0x61efbad58de0_0 .net "ID_EX_MemRead", 0 0, v0x61efbad5a6d0_0;  alias, 1 drivers
v0x61efbad58ed0_0 .net "ID_EX_Rt", 4 0, v0x61efbad5be10_0;  alias, 1 drivers
v0x61efbad58fa0_0 .net "IF_ID_Rs", 4 0, L_0x61efbad7e370;  1 drivers
v0x61efbad59070_0 .net "IF_ID_Rt", 4 0, L_0x61efbad7e460;  1 drivers
v0x61efbad59150_0 .net *"_ivl_13", 0 0, L_0x61efbad7e1a0;  1 drivers
L_0x7065fcc3b498 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x61efbad59260_0 .net/2u *"_ivl_2", 4 0, L_0x7065fcc3b498;  1 drivers
v0x61efbad59340_0 .net "is_load", 0 0, L_0x61efbad7dca0;  1 drivers
v0x61efbad59400_0 .net "reg_hazard", 0 0, L_0x61efbad7e090;  1 drivers
v0x61efbad594c0_0 .net "rs_match", 0 0, L_0x61efbad7df50;  1 drivers
v0x61efbad59580_0 .net "rt_match", 0 0, L_0x61efbad7dff0;  1 drivers
v0x61efbad59640_0 .net "stall", 0 0, L_0x61efbad7e2b0;  alias, 1 drivers
v0x61efbad59700_0 .net "valid_dest", 0 0, L_0x61efbad7deb0;  1 drivers
L_0x61efbad7deb0 .cmp/ne 5, v0x61efbad5be10_0, L_0x7065fcc3b498;
L_0x61efbad7df50 .cmp/eq 5, v0x61efbad5be10_0, L_0x61efbad7e370;
L_0x61efbad7dff0 .cmp/eq 5, v0x61efbad5be10_0, L_0x61efbad7e460;
S_0x61efbad59860 .scope module, "IDEX" "ID_EX_reg" 2 166, 2 712 0, S_0x61efbad0a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "Halt_in";
    .port_info 4 /INPUT 32 "next_pc_in";
    .port_info 5 /INPUT 32 "regdata1_in";
    .port_info 6 /INPUT 32 "regdata2_in";
    .port_info 7 /INPUT 32 "imm_in";
    .port_info 8 /INPUT 5 "rs_in";
    .port_info 9 /INPUT 5 "rt_in";
    .port_info 10 /INPUT 5 "rd_in";
    .port_info 11 /INPUT 1 "RegWrite_in";
    .port_info 12 /INPUT 1 "MemRead_in";
    .port_info 13 /INPUT 1 "MemWrite_in";
    .port_info 14 /INPUT 1 "MemToReg_in";
    .port_info 15 /INPUT 1 "RegDst_in";
    .port_info 16 /INPUT 1 "Branch_in";
    .port_info 17 /INPUT 1 "ALUSrc_in";
    .port_info 18 /INPUT 4 "ALUOp_in";
    .port_info 19 /INPUT 1 "JAL_in";
    .port_info 20 /INPUT 32 "link_in";
    .port_info 21 /OUTPUT 32 "next_pc_out";
    .port_info 22 /OUTPUT 32 "regdata1_out";
    .port_info 23 /OUTPUT 32 "regdata2_out";
    .port_info 24 /OUTPUT 32 "imm_out";
    .port_info 25 /OUTPUT 5 "rs_out";
    .port_info 26 /OUTPUT 5 "rt_out";
    .port_info 27 /OUTPUT 5 "rd_out";
    .port_info 28 /OUTPUT 1 "RegWrite_out";
    .port_info 29 /OUTPUT 1 "MemRead_out";
    .port_info 30 /OUTPUT 1 "MemWrite_out";
    .port_info 31 /OUTPUT 1 "MemToReg_out";
    .port_info 32 /OUTPUT 1 "RegDst_out";
    .port_info 33 /OUTPUT 1 "Branch_out";
    .port_info 34 /OUTPUT 1 "ALUSrc_out";
    .port_info 35 /OUTPUT 4 "ALUOp_out";
    .port_info 36 /OUTPUT 1 "Halt_out";
    .port_info 37 /OUTPUT 1 "JAL_out";
    .port_info 38 /OUTPUT 32 "link_out";
v0x61efbad59df0_0 .net "ALUOp_in", 3 0, v0x61efbad40680_0;  alias, 1 drivers
v0x61efbad59ed0_0 .var "ALUOp_out", 3 0;
v0x61efbad59f90_0 .net "ALUSrc_in", 0 0, v0x61efbad40720_0;  alias, 1 drivers
v0x61efbad5a060_0 .var "ALUSrc_out", 0 0;
v0x61efbad5a100_0 .net "Branch_in", 0 0, v0x61efbad1c450_0;  alias, 1 drivers
v0x61efbad5a1f0_0 .var "Branch_out", 0 0;
v0x61efbad5a290_0 .net "Halt_in", 0 0, L_0x61efbad7c6a0;  alias, 1 drivers
v0x61efbad5a330_0 .var "Halt_out", 0 0;
v0x61efbad5a400_0 .net "JAL_in", 0 0, L_0x61efbad7c8f0;  alias, 1 drivers
v0x61efbad5a530_0 .var "JAL_out", 0 0;
v0x61efbad5a600_0 .net "MemRead_in", 0 0, v0x61efbad2ee60_0;  alias, 1 drivers
v0x61efbad5a6d0_0 .var "MemRead_out", 0 0;
v0x61efbad5a770_0 .net "MemToReg_in", 0 0, v0x61efbad2ef60_0;  alias, 1 drivers
v0x61efbad5a810_0 .var "MemToReg_out", 0 0;
v0x61efbad5a8e0_0 .net "MemWrite_in", 0 0, v0x61efbace3630_0;  alias, 1 drivers
v0x61efbad5a9b0_0 .var "MemWrite_out", 0 0;
v0x61efbad5aa80_0 .net "RegDst_in", 0 0, v0x61efbad566a0_0;  alias, 1 drivers
v0x61efbad5ac60_0 .var "RegDst_out", 0 0;
v0x61efbad5ad00_0 .net "RegWrite_in", 0 0, L_0x61efbad7d0d0;  1 drivers
v0x61efbad5ada0_0 .var "RegWrite_out", 0 0;
v0x61efbad5ae70_0 .net "clk", 0 0, v0x61efbad6a3f0_0;  alias, 1 drivers
v0x61efbad5af40_0 .net "imm_in", 31 0, L_0x61efbad7c410;  alias, 1 drivers
v0x61efbad5afe0_0 .var "imm_out", 31 0;
v0x61efbad5b080_0 .net "link_in", 31 0, v0x61efbad5cc20_0;  alias, 1 drivers
v0x61efbad5b120_0 .var "link_out", 31 0;
v0x61efbad5b1f0_0 .net "next_pc_in", 31 0, v0x61efbad5cc20_0;  alias, 1 drivers
v0x61efbad5b2c0_0 .var "next_pc_out", 31 0;
v0x61efbad5b380_0 .net "rd_in", 4 0, L_0x61efbad7aeb0;  alias, 1 drivers
v0x61efbad5b460_0 .var "rd_out", 4 0;
v0x61efbad5b540_0 .net "regdata1_in", 31 0, L_0x61efbad40560;  alias, 1 drivers
v0x61efbad5b620_0 .var "regdata1_out", 31 0;
v0x61efbad5b700_0 .net "regdata2_in", 31 0, L_0x61efbad18af0;  alias, 1 drivers
v0x61efbad5b7e0_0 .var "regdata2_out", 31 0;
v0x61efbad5bad0_0 .net "reset", 0 0, v0x61efbad6a570_0;  alias, 1 drivers
v0x61efbad5bba0_0 .net "rs_in", 4 0, L_0x61efbad7aca0;  alias, 1 drivers
v0x61efbad5bc60_0 .var "rs_out", 4 0;
v0x61efbad5bd50_0 .net "rt_in", 4 0, L_0x61efbad7ae10;  alias, 1 drivers
v0x61efbad5be10_0 .var "rt_out", 4 0;
v0x61efbad5bf20_0 .net "stall", 0 0, L_0x61efbad7e2b0;  alias, 1 drivers
S_0x61efbad5c480 .scope module, "IFID" "IF_ID_reg" 2 39, 2 662 0, S_0x61efbad0a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /INPUT 32 "next_pc_in";
    .port_info 6 /OUTPUT 32 "instr_out";
    .port_info 7 /OUTPUT 32 "next_pc_out";
v0x61efbad5c780_0 .net "clk", 0 0, v0x61efbad6a3f0_0;  alias, 1 drivers
v0x61efbad5c890_0 .net "flush", 0 0, L_0x61efbad7fd70;  alias, 1 drivers
v0x61efbad5c950_0 .net "instr_in", 31 0, v0x61efbad60800_0;  alias, 1 drivers
v0x61efbad5ca10_0 .var "instr_out", 31 0;
v0x61efbad5caf0_0 .net "next_pc_in", 31 0, L_0x61efbad7a6e0;  alias, 1 drivers
v0x61efbad5cc20_0 .var "next_pc_out", 31 0;
v0x61efbad5cd30_0 .net "reset", 0 0, v0x61efbad6a570_0;  alias, 1 drivers
v0x61efbad5ce20_0 .net "stall", 0 0, L_0x61efbad7e2b0;  alias, 1 drivers
S_0x61efbad5d060 .scope module, "MEMWB" "MEM_WB_reg" 2 345, 2 900 0, S_0x61efbad0a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Halt_in";
    .port_info 3 /INPUT 1 "JAL_in";
    .port_info 4 /INPUT 32 "link_in";
    .port_info 5 /INPUT 32 "mem_read_in";
    .port_info 6 /INPUT 32 "alu_result_in";
    .port_info 7 /INPUT 5 "write_reg_in";
    .port_info 8 /INPUT 1 "RegWrite_in";
    .port_info 9 /INPUT 1 "MemToReg_in";
    .port_info 10 /OUTPUT 32 "mem_read_out";
    .port_info 11 /OUTPUT 32 "alu_result_out";
    .port_info 12 /OUTPUT 5 "write_reg_out";
    .port_info 13 /OUTPUT 1 "RegWrite_out";
    .port_info 14 /OUTPUT 1 "MemToReg_out";
    .port_info 15 /OUTPUT 1 "Halt_out";
    .port_info 16 /OUTPUT 1 "JAL_out";
    .port_info 17 /OUTPUT 32 "link_out";
v0x61efbad5d450_0 .net "Halt_in", 0 0, v0x61efbad56ee0_0;  alias, 1 drivers
v0x61efbad5d510_0 .var "Halt_out", 0 0;
v0x61efbad5d5b0_0 .net "JAL_in", 0 0, v0x61efbad57040_0;  alias, 1 drivers
v0x61efbad5d650_0 .var "JAL_out", 0 0;
v0x61efbad5d6f0_0 .net "MemToReg_in", 0 0, v0x61efbad57390_0;  alias, 1 drivers
v0x61efbad5d7e0_0 .var "MemToReg_out", 0 0;
v0x61efbad5d880_0 .net "RegWrite_in", 0 0, v0x61efbad57690_0;  alias, 1 drivers
v0x61efbad5d970_0 .var "RegWrite_out", 0 0;
v0x61efbad5da10_0 .net "alu_result_in", 31 0, v0x61efbad57830_0;  alias, 1 drivers
v0x61efbad5dab0_0 .var "alu_result_out", 31 0;
v0x61efbad5db50_0 .net "clk", 0 0, v0x61efbad6a3f0_0;  alias, 1 drivers
v0x61efbad5dbf0_0 .net "link_in", 31 0, v0x61efbad57ab0_0;  alias, 1 drivers
v0x61efbad5dce0_0 .var "link_out", 31 0;
v0x61efbad5dda0_0 .net "mem_read_in", 31 0, L_0x61efbad7ec80;  alias, 1 drivers
v0x61efbad5de80_0 .var "mem_read_out", 31 0;
v0x61efbad5df60_0 .net "reset", 0 0, v0x61efbad6a570_0;  alias, 1 drivers
v0x61efbad5e000_0 .net "write_reg_in", 4 0, v0x61efbad57ef0_0;  alias, 1 drivers
v0x61efbad5e0c0_0 .var "write_reg_out", 4 0;
S_0x61efbad5e440 .scope module, "alu_ex" "alu" 2 281, 2 410 0, S_0x61efbad0a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALU_Sel";
    .port_info 3 /OUTPUT 32 "ALU_Out";
P_0x61efbad5e620 .param/l "ADD" 0 2 411, C4<0000>;
P_0x61efbad5e660 .param/l "AND" 0 2 413, C4<0010>;
P_0x61efbad5e6a0 .param/l "MUL" 0 2 412, C4<0001>;
P_0x61efbad5e6e0 .param/l "NOR" 0 2 416, C4<0101>;
P_0x61efbad5e720 .param/l "OR" 0 2 414, C4<0011>;
P_0x61efbad5e760 .param/l "SLL" 0 2 417, C4<0110>;
P_0x61efbad5e7a0 .param/l "SLT" 0 2 420, C4<1010>;
P_0x61efbad5e7e0 .param/l "SRL" 0 2 418, C4<0111>;
P_0x61efbad5e820 .param/l "SUB" 0 2 419, C4<1000>;
P_0x61efbad5e860 .param/l "XOR" 0 2 415, C4<0100>;
v0x61efbad5d1f0_0 .net "A", 31 0, L_0x61efbad7da50;  alias, 1 drivers
v0x61efbad5ede0_0 .var "ALU_Out", 31 0;
v0x61efbad5eed0_0 .net "ALU_Sel", 3 0, v0x61efbad59ed0_0;  alias, 1 drivers
v0x61efbad5efd0_0 .net "B", 31 0, L_0x61efbad7d400;  alias, 1 drivers
E_0x61efbac70050 .event edge, v0x61efbad59ed0_0, v0x61efbad5d1f0_0, v0x61efbad5efd0_0;
S_0x61efbad5f120 .scope module, "data_mem" "memoryFile" 2 329, 2 471 0, S_0x61efbad0a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
L_0x61efbad7ec80 .functor BUFZ 32, L_0x61efbad7ed40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61efbad5f3c0_0 .net *"_ivl_0", 31 0, L_0x61efbad7ed40;  1 drivers
v0x61efbad5f4c0_0 .net *"_ivl_10", 9 0, L_0x61efbad7f0f0;  1 drivers
L_0x7065fcc3b570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61efbad5f5a0_0 .net *"_ivl_13", 1 0, L_0x7065fcc3b570;  1 drivers
v0x61efbad5f690_0 .net *"_ivl_3", 7 0, L_0x61efbad7ede0;  1 drivers
v0x61efbad5f770_0 .net *"_ivl_4", 7 0, L_0x61efbad7efb0;  1 drivers
v0x61efbad5f850_0 .net *"_ivl_6", 5 0, L_0x61efbad7ef10;  1 drivers
L_0x7065fcc3b528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61efbad5f930_0 .net *"_ivl_8", 1 0, L_0x7065fcc3b528;  1 drivers
v0x61efbad5fa10_0 .net "addr", 31 0, v0x61efbad57830_0;  alias, 1 drivers
v0x61efbad5fb20_0 .net "clk", 0 0, v0x61efbad6a3f0_0;  alias, 1 drivers
v0x61efbad5fce0_0 .var/i "i", 31 0;
v0x61efbad5fdc0 .array "mem", 255 0, 31 0;
v0x61efbad5fe80_0 .net "readData", 31 0, L_0x61efbad7ec80;  alias, 1 drivers
v0x61efbad5ff40_0 .net "writeData", 31 0, v0x61efbad57d30_0;  alias, 1 drivers
v0x61efbad5ffe0_0 .net "writeEnable", 0 0, v0x61efbad57510_0;  alias, 1 drivers
E_0x61efbad461b0 .event posedge, v0x61efbad57910_0;
L_0x61efbad7ed40 .array/port v0x61efbad5fdc0, L_0x61efbad7f0f0;
L_0x61efbad7ede0 .part v0x61efbad57830_0, 0, 8;
L_0x61efbad7ef10 .part L_0x61efbad7ede0, 2, 6;
L_0x61efbad7efb0 .concat [ 6 2 0 0], L_0x61efbad7ef10, L_0x7065fcc3b528;
L_0x61efbad7f0f0 .concat [ 8 2 0 0], L_0x61efbad7efb0, L_0x7065fcc3b570;
S_0x61efbad60140 .scope module, "prog_mem" "programMem" 2 23, 2 494 0, S_0x61efbad0a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0x61efbad60720_0 .net "instruction", 31 0, v0x61efbad60800_0;  alias, 1 drivers
v0x61efbad60800_0 .var "instruction_reg", 31 0;
v0x61efbad608c0 .array "instructions", 0 127, 31 0;
v0x61efbad61990_0 .net "pc", 31 0, v0x61efbad69470_0;  1 drivers
v0x61efbad608c0_0 .array/port v0x61efbad608c0, 0;
v0x61efbad608c0_1 .array/port v0x61efbad608c0, 1;
v0x61efbad608c0_2 .array/port v0x61efbad608c0, 2;
E_0x61efbad465f0/0 .event edge, v0x61efbad61990_0, v0x61efbad608c0_0, v0x61efbad608c0_1, v0x61efbad608c0_2;
v0x61efbad608c0_3 .array/port v0x61efbad608c0, 3;
v0x61efbad608c0_4 .array/port v0x61efbad608c0, 4;
v0x61efbad608c0_5 .array/port v0x61efbad608c0, 5;
v0x61efbad608c0_6 .array/port v0x61efbad608c0, 6;
E_0x61efbad465f0/1 .event edge, v0x61efbad608c0_3, v0x61efbad608c0_4, v0x61efbad608c0_5, v0x61efbad608c0_6;
v0x61efbad608c0_7 .array/port v0x61efbad608c0, 7;
v0x61efbad608c0_8 .array/port v0x61efbad608c0, 8;
v0x61efbad608c0_9 .array/port v0x61efbad608c0, 9;
v0x61efbad608c0_10 .array/port v0x61efbad608c0, 10;
E_0x61efbad465f0/2 .event edge, v0x61efbad608c0_7, v0x61efbad608c0_8, v0x61efbad608c0_9, v0x61efbad608c0_10;
v0x61efbad608c0_11 .array/port v0x61efbad608c0, 11;
v0x61efbad608c0_12 .array/port v0x61efbad608c0, 12;
v0x61efbad608c0_13 .array/port v0x61efbad608c0, 13;
v0x61efbad608c0_14 .array/port v0x61efbad608c0, 14;
E_0x61efbad465f0/3 .event edge, v0x61efbad608c0_11, v0x61efbad608c0_12, v0x61efbad608c0_13, v0x61efbad608c0_14;
v0x61efbad608c0_15 .array/port v0x61efbad608c0, 15;
v0x61efbad608c0_16 .array/port v0x61efbad608c0, 16;
v0x61efbad608c0_17 .array/port v0x61efbad608c0, 17;
v0x61efbad608c0_18 .array/port v0x61efbad608c0, 18;
E_0x61efbad465f0/4 .event edge, v0x61efbad608c0_15, v0x61efbad608c0_16, v0x61efbad608c0_17, v0x61efbad608c0_18;
v0x61efbad608c0_19 .array/port v0x61efbad608c0, 19;
v0x61efbad608c0_20 .array/port v0x61efbad608c0, 20;
v0x61efbad608c0_21 .array/port v0x61efbad608c0, 21;
v0x61efbad608c0_22 .array/port v0x61efbad608c0, 22;
E_0x61efbad465f0/5 .event edge, v0x61efbad608c0_19, v0x61efbad608c0_20, v0x61efbad608c0_21, v0x61efbad608c0_22;
v0x61efbad608c0_23 .array/port v0x61efbad608c0, 23;
v0x61efbad608c0_24 .array/port v0x61efbad608c0, 24;
v0x61efbad608c0_25 .array/port v0x61efbad608c0, 25;
v0x61efbad608c0_26 .array/port v0x61efbad608c0, 26;
E_0x61efbad465f0/6 .event edge, v0x61efbad608c0_23, v0x61efbad608c0_24, v0x61efbad608c0_25, v0x61efbad608c0_26;
v0x61efbad608c0_27 .array/port v0x61efbad608c0, 27;
v0x61efbad608c0_28 .array/port v0x61efbad608c0, 28;
v0x61efbad608c0_29 .array/port v0x61efbad608c0, 29;
v0x61efbad608c0_30 .array/port v0x61efbad608c0, 30;
E_0x61efbad465f0/7 .event edge, v0x61efbad608c0_27, v0x61efbad608c0_28, v0x61efbad608c0_29, v0x61efbad608c0_30;
v0x61efbad608c0_31 .array/port v0x61efbad608c0, 31;
v0x61efbad608c0_32 .array/port v0x61efbad608c0, 32;
v0x61efbad608c0_33 .array/port v0x61efbad608c0, 33;
v0x61efbad608c0_34 .array/port v0x61efbad608c0, 34;
E_0x61efbad465f0/8 .event edge, v0x61efbad608c0_31, v0x61efbad608c0_32, v0x61efbad608c0_33, v0x61efbad608c0_34;
v0x61efbad608c0_35 .array/port v0x61efbad608c0, 35;
v0x61efbad608c0_36 .array/port v0x61efbad608c0, 36;
v0x61efbad608c0_37 .array/port v0x61efbad608c0, 37;
v0x61efbad608c0_38 .array/port v0x61efbad608c0, 38;
E_0x61efbad465f0/9 .event edge, v0x61efbad608c0_35, v0x61efbad608c0_36, v0x61efbad608c0_37, v0x61efbad608c0_38;
v0x61efbad608c0_39 .array/port v0x61efbad608c0, 39;
v0x61efbad608c0_40 .array/port v0x61efbad608c0, 40;
v0x61efbad608c0_41 .array/port v0x61efbad608c0, 41;
v0x61efbad608c0_42 .array/port v0x61efbad608c0, 42;
E_0x61efbad465f0/10 .event edge, v0x61efbad608c0_39, v0x61efbad608c0_40, v0x61efbad608c0_41, v0x61efbad608c0_42;
v0x61efbad608c0_43 .array/port v0x61efbad608c0, 43;
v0x61efbad608c0_44 .array/port v0x61efbad608c0, 44;
v0x61efbad608c0_45 .array/port v0x61efbad608c0, 45;
v0x61efbad608c0_46 .array/port v0x61efbad608c0, 46;
E_0x61efbad465f0/11 .event edge, v0x61efbad608c0_43, v0x61efbad608c0_44, v0x61efbad608c0_45, v0x61efbad608c0_46;
v0x61efbad608c0_47 .array/port v0x61efbad608c0, 47;
v0x61efbad608c0_48 .array/port v0x61efbad608c0, 48;
v0x61efbad608c0_49 .array/port v0x61efbad608c0, 49;
v0x61efbad608c0_50 .array/port v0x61efbad608c0, 50;
E_0x61efbad465f0/12 .event edge, v0x61efbad608c0_47, v0x61efbad608c0_48, v0x61efbad608c0_49, v0x61efbad608c0_50;
v0x61efbad608c0_51 .array/port v0x61efbad608c0, 51;
v0x61efbad608c0_52 .array/port v0x61efbad608c0, 52;
v0x61efbad608c0_53 .array/port v0x61efbad608c0, 53;
v0x61efbad608c0_54 .array/port v0x61efbad608c0, 54;
E_0x61efbad465f0/13 .event edge, v0x61efbad608c0_51, v0x61efbad608c0_52, v0x61efbad608c0_53, v0x61efbad608c0_54;
v0x61efbad608c0_55 .array/port v0x61efbad608c0, 55;
v0x61efbad608c0_56 .array/port v0x61efbad608c0, 56;
v0x61efbad608c0_57 .array/port v0x61efbad608c0, 57;
v0x61efbad608c0_58 .array/port v0x61efbad608c0, 58;
E_0x61efbad465f0/14 .event edge, v0x61efbad608c0_55, v0x61efbad608c0_56, v0x61efbad608c0_57, v0x61efbad608c0_58;
v0x61efbad608c0_59 .array/port v0x61efbad608c0, 59;
v0x61efbad608c0_60 .array/port v0x61efbad608c0, 60;
v0x61efbad608c0_61 .array/port v0x61efbad608c0, 61;
v0x61efbad608c0_62 .array/port v0x61efbad608c0, 62;
E_0x61efbad465f0/15 .event edge, v0x61efbad608c0_59, v0x61efbad608c0_60, v0x61efbad608c0_61, v0x61efbad608c0_62;
v0x61efbad608c0_63 .array/port v0x61efbad608c0, 63;
v0x61efbad608c0_64 .array/port v0x61efbad608c0, 64;
v0x61efbad608c0_65 .array/port v0x61efbad608c0, 65;
v0x61efbad608c0_66 .array/port v0x61efbad608c0, 66;
E_0x61efbad465f0/16 .event edge, v0x61efbad608c0_63, v0x61efbad608c0_64, v0x61efbad608c0_65, v0x61efbad608c0_66;
v0x61efbad608c0_67 .array/port v0x61efbad608c0, 67;
v0x61efbad608c0_68 .array/port v0x61efbad608c0, 68;
v0x61efbad608c0_69 .array/port v0x61efbad608c0, 69;
v0x61efbad608c0_70 .array/port v0x61efbad608c0, 70;
E_0x61efbad465f0/17 .event edge, v0x61efbad608c0_67, v0x61efbad608c0_68, v0x61efbad608c0_69, v0x61efbad608c0_70;
v0x61efbad608c0_71 .array/port v0x61efbad608c0, 71;
v0x61efbad608c0_72 .array/port v0x61efbad608c0, 72;
v0x61efbad608c0_73 .array/port v0x61efbad608c0, 73;
v0x61efbad608c0_74 .array/port v0x61efbad608c0, 74;
E_0x61efbad465f0/18 .event edge, v0x61efbad608c0_71, v0x61efbad608c0_72, v0x61efbad608c0_73, v0x61efbad608c0_74;
v0x61efbad608c0_75 .array/port v0x61efbad608c0, 75;
v0x61efbad608c0_76 .array/port v0x61efbad608c0, 76;
v0x61efbad608c0_77 .array/port v0x61efbad608c0, 77;
v0x61efbad608c0_78 .array/port v0x61efbad608c0, 78;
E_0x61efbad465f0/19 .event edge, v0x61efbad608c0_75, v0x61efbad608c0_76, v0x61efbad608c0_77, v0x61efbad608c0_78;
v0x61efbad608c0_79 .array/port v0x61efbad608c0, 79;
v0x61efbad608c0_80 .array/port v0x61efbad608c0, 80;
v0x61efbad608c0_81 .array/port v0x61efbad608c0, 81;
v0x61efbad608c0_82 .array/port v0x61efbad608c0, 82;
E_0x61efbad465f0/20 .event edge, v0x61efbad608c0_79, v0x61efbad608c0_80, v0x61efbad608c0_81, v0x61efbad608c0_82;
v0x61efbad608c0_83 .array/port v0x61efbad608c0, 83;
v0x61efbad608c0_84 .array/port v0x61efbad608c0, 84;
v0x61efbad608c0_85 .array/port v0x61efbad608c0, 85;
v0x61efbad608c0_86 .array/port v0x61efbad608c0, 86;
E_0x61efbad465f0/21 .event edge, v0x61efbad608c0_83, v0x61efbad608c0_84, v0x61efbad608c0_85, v0x61efbad608c0_86;
v0x61efbad608c0_87 .array/port v0x61efbad608c0, 87;
v0x61efbad608c0_88 .array/port v0x61efbad608c0, 88;
v0x61efbad608c0_89 .array/port v0x61efbad608c0, 89;
v0x61efbad608c0_90 .array/port v0x61efbad608c0, 90;
E_0x61efbad465f0/22 .event edge, v0x61efbad608c0_87, v0x61efbad608c0_88, v0x61efbad608c0_89, v0x61efbad608c0_90;
v0x61efbad608c0_91 .array/port v0x61efbad608c0, 91;
v0x61efbad608c0_92 .array/port v0x61efbad608c0, 92;
v0x61efbad608c0_93 .array/port v0x61efbad608c0, 93;
v0x61efbad608c0_94 .array/port v0x61efbad608c0, 94;
E_0x61efbad465f0/23 .event edge, v0x61efbad608c0_91, v0x61efbad608c0_92, v0x61efbad608c0_93, v0x61efbad608c0_94;
v0x61efbad608c0_95 .array/port v0x61efbad608c0, 95;
v0x61efbad608c0_96 .array/port v0x61efbad608c0, 96;
v0x61efbad608c0_97 .array/port v0x61efbad608c0, 97;
v0x61efbad608c0_98 .array/port v0x61efbad608c0, 98;
E_0x61efbad465f0/24 .event edge, v0x61efbad608c0_95, v0x61efbad608c0_96, v0x61efbad608c0_97, v0x61efbad608c0_98;
v0x61efbad608c0_99 .array/port v0x61efbad608c0, 99;
v0x61efbad608c0_100 .array/port v0x61efbad608c0, 100;
v0x61efbad608c0_101 .array/port v0x61efbad608c0, 101;
v0x61efbad608c0_102 .array/port v0x61efbad608c0, 102;
E_0x61efbad465f0/25 .event edge, v0x61efbad608c0_99, v0x61efbad608c0_100, v0x61efbad608c0_101, v0x61efbad608c0_102;
v0x61efbad608c0_103 .array/port v0x61efbad608c0, 103;
v0x61efbad608c0_104 .array/port v0x61efbad608c0, 104;
v0x61efbad608c0_105 .array/port v0x61efbad608c0, 105;
v0x61efbad608c0_106 .array/port v0x61efbad608c0, 106;
E_0x61efbad465f0/26 .event edge, v0x61efbad608c0_103, v0x61efbad608c0_104, v0x61efbad608c0_105, v0x61efbad608c0_106;
v0x61efbad608c0_107 .array/port v0x61efbad608c0, 107;
v0x61efbad608c0_108 .array/port v0x61efbad608c0, 108;
v0x61efbad608c0_109 .array/port v0x61efbad608c0, 109;
v0x61efbad608c0_110 .array/port v0x61efbad608c0, 110;
E_0x61efbad465f0/27 .event edge, v0x61efbad608c0_107, v0x61efbad608c0_108, v0x61efbad608c0_109, v0x61efbad608c0_110;
v0x61efbad608c0_111 .array/port v0x61efbad608c0, 111;
v0x61efbad608c0_112 .array/port v0x61efbad608c0, 112;
v0x61efbad608c0_113 .array/port v0x61efbad608c0, 113;
v0x61efbad608c0_114 .array/port v0x61efbad608c0, 114;
E_0x61efbad465f0/28 .event edge, v0x61efbad608c0_111, v0x61efbad608c0_112, v0x61efbad608c0_113, v0x61efbad608c0_114;
v0x61efbad608c0_115 .array/port v0x61efbad608c0, 115;
v0x61efbad608c0_116 .array/port v0x61efbad608c0, 116;
v0x61efbad608c0_117 .array/port v0x61efbad608c0, 117;
v0x61efbad608c0_118 .array/port v0x61efbad608c0, 118;
E_0x61efbad465f0/29 .event edge, v0x61efbad608c0_115, v0x61efbad608c0_116, v0x61efbad608c0_117, v0x61efbad608c0_118;
v0x61efbad608c0_119 .array/port v0x61efbad608c0, 119;
v0x61efbad608c0_120 .array/port v0x61efbad608c0, 120;
v0x61efbad608c0_121 .array/port v0x61efbad608c0, 121;
v0x61efbad608c0_122 .array/port v0x61efbad608c0, 122;
E_0x61efbad465f0/30 .event edge, v0x61efbad608c0_119, v0x61efbad608c0_120, v0x61efbad608c0_121, v0x61efbad608c0_122;
v0x61efbad608c0_123 .array/port v0x61efbad608c0, 123;
v0x61efbad608c0_124 .array/port v0x61efbad608c0, 124;
v0x61efbad608c0_125 .array/port v0x61efbad608c0, 125;
v0x61efbad608c0_126 .array/port v0x61efbad608c0, 126;
E_0x61efbad465f0/31 .event edge, v0x61efbad608c0_123, v0x61efbad608c0_124, v0x61efbad608c0_125, v0x61efbad608c0_126;
v0x61efbad608c0_127 .array/port v0x61efbad608c0, 127;
E_0x61efbad465f0/32 .event edge, v0x61efbad608c0_127;
E_0x61efbad465f0 .event/or E_0x61efbad465f0/0, E_0x61efbad465f0/1, E_0x61efbad465f0/2, E_0x61efbad465f0/3, E_0x61efbad465f0/4, E_0x61efbad465f0/5, E_0x61efbad465f0/6, E_0x61efbad465f0/7, E_0x61efbad465f0/8, E_0x61efbad465f0/9, E_0x61efbad465f0/10, E_0x61efbad465f0/11, E_0x61efbad465f0/12, E_0x61efbad465f0/13, E_0x61efbad465f0/14, E_0x61efbad465f0/15, E_0x61efbad465f0/16, E_0x61efbad465f0/17, E_0x61efbad465f0/18, E_0x61efbad465f0/19, E_0x61efbad465f0/20, E_0x61efbad465f0/21, E_0x61efbad465f0/22, E_0x61efbad465f0/23, E_0x61efbad465f0/24, E_0x61efbad465f0/25, E_0x61efbad465f0/26, E_0x61efbad465f0/27, E_0x61efbad465f0/28, E_0x61efbad465f0/29, E_0x61efbad465f0/30, E_0x61efbad465f0/31, E_0x61efbad465f0/32;
S_0x61efbad61ad0 .scope module, "regFile" "registerFile" 2 108, 2 439 0, S_0x61efbad0a180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEnable";
    .port_info 2 /INPUT 5 "writeReg";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 5 "readReg1";
    .port_info 5 /INPUT 5 "readReg2";
    .port_info 6 /OUTPUT 32 "readData1";
    .port_info 7 /OUTPUT 32 "readData2";
L_0x61efbad40560 .functor BUFZ 32, L_0x61efbad7b040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61efbad18af0 .functor BUFZ 32, L_0x61efbad7b2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61efbad61d80_0 .net *"_ivl_0", 31 0, L_0x61efbad7b040;  1 drivers
v0x61efbad61e60_0 .net *"_ivl_10", 6 0, L_0x61efbad7b350;  1 drivers
L_0x7065fcc3b0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61efbad61f40_0 .net *"_ivl_13", 1 0, L_0x7065fcc3b0f0;  1 drivers
v0x61efbad62030_0 .net *"_ivl_2", 6 0, L_0x61efbad7b0e0;  1 drivers
L_0x7065fcc3b0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61efbad62110_0 .net *"_ivl_5", 1 0, L_0x7065fcc3b0a8;  1 drivers
v0x61efbad62240_0 .net *"_ivl_8", 31 0, L_0x61efbad7b2b0;  1 drivers
v0x61efbad62320_0 .net "clk", 0 0, v0x61efbad6a3f0_0;  alias, 1 drivers
v0x61efbad623c0_0 .var/i "i", 31 0;
v0x61efbad624a0_0 .net "readData1", 31 0, L_0x61efbad40560;  alias, 1 drivers
v0x61efbad625f0_0 .net "readData2", 31 0, L_0x61efbad18af0;  alias, 1 drivers
v0x61efbad626c0_0 .net "readReg1", 4 0, L_0x61efbad7aca0;  alias, 1 drivers
v0x61efbad62790_0 .net "readReg2", 4 0, L_0x61efbad7ae10;  alias, 1 drivers
v0x61efbad62860 .array "registers", 31 0, 31 0;
v0x61efbad62900_0 .net "writeData", 31 0, L_0x61efbad7f4b0;  alias, 1 drivers
v0x61efbad629e0_0 .net "writeEnable", 0 0, L_0x61efbad7f920;  alias, 1 drivers
v0x61efbad62aa0_0 .net "writeReg", 4 0, L_0x61efbad7f690;  alias, 1 drivers
L_0x61efbad7b040 .array/port v0x61efbad62860, L_0x61efbad7b0e0;
L_0x61efbad7b0e0 .concat [ 5 2 0 0], L_0x61efbad7aca0, L_0x7065fcc3b0a8;
L_0x61efbad7b2b0 .array/port v0x61efbad62860, L_0x61efbad7b350;
L_0x61efbad7b350 .concat [ 5 2 0 0], L_0x61efbad7ae10, L_0x7065fcc3b0f0;
    .scope S_0x61efbad60140;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61efbad60800_0, 0, 32;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 537526292, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 537985032, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2921857024, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2921922568, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2922053628, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 537395208, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2903048192, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 19419168, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 19421218, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 21727256, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2366832636, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 36868130, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 1151104, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2903638016, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 537133062, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 201326616, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2890006528, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 599654392, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2946760708, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2948530176, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 537395202, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 8929322, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 285212675, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 537001985, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 599588872, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 545587199, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 201326616, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2411659264, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2409889796, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 599588872, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 8523800, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 537395208, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2903048192, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2366242816, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 19552288, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 292159490, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 23683106, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 25919520, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 537395204, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 537460741, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 21583906, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 23748644, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 25716773, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 2903310336, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61efbad608c0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x61efbad60140;
T_1 ;
    %wait E_0x61efbad465f0;
    %ix/getv 4, v0x61efbad61990_0;
    %load/vec4a v0x61efbad608c0, 4;
    %store/vec4 v0x61efbad60800_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x61efbad5c480;
T_2 ;
    %wait E_0x61efbaca49c0;
    %load/vec4 v0x61efbad5cd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad5ca10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad5cc20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x61efbad5ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x61efbad5ca10_0;
    %assign/vec4 v0x61efbad5ca10_0, 0;
    %load/vec4 v0x61efbad5cc20_0;
    %assign/vec4 v0x61efbad5cc20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x61efbad5c890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad5ca10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad5cc20_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x61efbad5c950_0;
    %assign/vec4 v0x61efbad5ca10_0, 0;
    %load/vec4 v0x61efbad5caf0_0;
    %assign/vec4 v0x61efbad5cc20_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x61efbad36a40;
T_3 ;
    %wait E_0x61efbac9d700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad56760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad2ee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbace3630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad2ef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad40720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad566a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad1c450_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad1c4f0_0, 0, 1;
    %load/vec4 v0x61efbad56900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad56760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad40720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad566a0_0, 0, 1;
    %load/vec4 v0x61efbad56820_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %jmp T_3.19;
T_3.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %jmp T_3.19;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %jmp T_3.19;
T_3.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %jmp T_3.19;
T_3.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %jmp T_3.19;
T_3.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %jmp T_3.19;
T_3.14 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad40720_0, 0, 1;
    %jmp T_3.19;
T_3.15 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad40720_0, 0, 1;
    %jmp T_3.19;
T_3.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %jmp T_3.19;
T_3.17 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad56760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad40720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad566a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad1c4f0_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad56760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad2ee60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad2ef60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad40720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad566a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbace3630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad40720_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad1c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad40720_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad56760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad40720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad566a0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad1c4f0_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad56760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad40720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad566a0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61efbad40680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad1c4f0_0, 0, 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x61efbad61ad0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61efbad623c0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x61efbad623c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x61efbad623c0_0;
    %store/vec4a v0x61efbad62860, 4, 0;
    %load/vec4 v0x61efbad623c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61efbad623c0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x61efbad61ad0;
T_5 ;
    %wait E_0x61efbad461b0;
    %load/vec4 v0x61efbad629e0_0;
    %load/vec4 v0x61efbad62aa0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x61efbad62900_0;
    %load/vec4 v0x61efbad62aa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61efbad62860, 0, 4;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61efbad62860, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x61efbad59860;
T_6 ;
    %wait E_0x61efbaca49c0;
    %load/vec4 v0x61efbad5bad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad5b2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad5b620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad5b7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad5afe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61efbad5bc60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61efbad5be10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61efbad5b460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5ada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61efbad59ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad5b120_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x61efbad5bf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5ada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61efbad59ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5a530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad5b120_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x61efbad5b1f0_0;
    %assign/vec4 v0x61efbad5b2c0_0, 0;
    %load/vec4 v0x61efbad5b540_0;
    %assign/vec4 v0x61efbad5b620_0, 0;
    %load/vec4 v0x61efbad5b700_0;
    %assign/vec4 v0x61efbad5b7e0_0, 0;
    %load/vec4 v0x61efbad5af40_0;
    %assign/vec4 v0x61efbad5afe0_0, 0;
    %load/vec4 v0x61efbad5bba0_0;
    %assign/vec4 v0x61efbad5bc60_0, 0;
    %load/vec4 v0x61efbad5bd50_0;
    %assign/vec4 v0x61efbad5be10_0, 0;
    %load/vec4 v0x61efbad5b380_0;
    %assign/vec4 v0x61efbad5b460_0, 0;
    %load/vec4 v0x61efbad5ad00_0;
    %assign/vec4 v0x61efbad5ada0_0, 0;
    %load/vec4 v0x61efbad5a600_0;
    %assign/vec4 v0x61efbad5a6d0_0, 0;
    %load/vec4 v0x61efbad5a8e0_0;
    %assign/vec4 v0x61efbad5a9b0_0, 0;
    %load/vec4 v0x61efbad5a770_0;
    %assign/vec4 v0x61efbad5a810_0, 0;
    %load/vec4 v0x61efbad5aa80_0;
    %assign/vec4 v0x61efbad5ac60_0, 0;
    %load/vec4 v0x61efbad5a100_0;
    %assign/vec4 v0x61efbad5a1f0_0, 0;
    %load/vec4 v0x61efbad59f90_0;
    %assign/vec4 v0x61efbad5a060_0, 0;
    %load/vec4 v0x61efbad59df0_0;
    %assign/vec4 v0x61efbad59ed0_0, 0;
    %load/vec4 v0x61efbad5a290_0;
    %assign/vec4 v0x61efbad5a330_0, 0;
    %load/vec4 v0x61efbad5a400_0;
    %assign/vec4 v0x61efbad5a530_0, 0;
    %load/vec4 v0x61efbad5b080_0;
    %assign/vec4 v0x61efbad5b120_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x61efbad42490;
T_7 ;
    %wait E_0x61efbacdac50;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61efbad58570_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61efbad58610_0, 0, 2;
    %load/vec4 v0x61efbad584d0_0;
    %load/vec4 v0x61efbad583f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x61efbad583f0_0;
    %load/vec4 v0x61efbad586d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x61efbad58570_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x61efbad589c0_0;
    %load/vec4 v0x61efbad588e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x61efbad588e0_0;
    %load/vec4 v0x61efbad586d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61efbad58570_0, 0, 2;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0x61efbad584d0_0;
    %load/vec4 v0x61efbad583f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x61efbad583f0_0;
    %load/vec4 v0x61efbad58800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x61efbad58610_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x61efbad589c0_0;
    %load/vec4 v0x61efbad588e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x61efbad588e0_0;
    %load/vec4 v0x61efbad58800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61efbad58610_0, 0, 2;
T_7.6 ;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x61efbad5e440;
T_8 ;
    %wait E_0x61efbac70050;
    %load/vec4 v0x61efbad5eed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61efbad5ede0_0, 0, 32;
    %jmp T_8.12;
T_8.0 ;
    %load/vec4 v0x61efbad5d1f0_0;
    %load/vec4 v0x61efbad5efd0_0;
    %add;
    %store/vec4 v0x61efbad5ede0_0, 0, 32;
    %jmp T_8.12;
T_8.1 ;
    %load/vec4 v0x61efbad5d1f0_0;
    %load/vec4 v0x61efbad5efd0_0;
    %mul;
    %store/vec4 v0x61efbad5ede0_0, 0, 32;
    %jmp T_8.12;
T_8.2 ;
    %load/vec4 v0x61efbad5d1f0_0;
    %load/vec4 v0x61efbad5efd0_0;
    %and;
    %store/vec4 v0x61efbad5ede0_0, 0, 32;
    %jmp T_8.12;
T_8.3 ;
    %load/vec4 v0x61efbad5d1f0_0;
    %load/vec4 v0x61efbad5efd0_0;
    %or;
    %store/vec4 v0x61efbad5ede0_0, 0, 32;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v0x61efbad5d1f0_0;
    %load/vec4 v0x61efbad5efd0_0;
    %xor;
    %store/vec4 v0x61efbad5ede0_0, 0, 32;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v0x61efbad5d1f0_0;
    %load/vec4 v0x61efbad5efd0_0;
    %or;
    %inv;
    %store/vec4 v0x61efbad5ede0_0, 0, 32;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v0x61efbad5d1f0_0;
    %load/vec4 v0x61efbad5efd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x61efbad5ede0_0, 0, 32;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0x61efbad5d1f0_0;
    %load/vec4 v0x61efbad5efd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x61efbad5ede0_0, 0, 32;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0x61efbad5d1f0_0;
    %load/vec4 v0x61efbad5efd0_0;
    %sub;
    %store/vec4 v0x61efbad5ede0_0, 0, 32;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v0x61efbad5d1f0_0;
    %load/vec4 v0x61efbad5efd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v0x61efbad5ede0_0, 0, 32;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v0x61efbad5d1f0_0;
    %load/vec4 v0x61efbad5efd0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_8.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %store/vec4 v0x61efbad5ede0_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x61efbad42110;
T_9 ;
    %wait E_0x61efbaca49c0;
    %load/vec4 v0x61efbad57b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad57830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad57d30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61efbad57ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad57690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad57210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad57510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad57390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad56ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad57040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad57ab0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x61efbad57750_0;
    %assign/vec4 v0x61efbad57830_0, 0;
    %load/vec4 v0x61efbad57c50_0;
    %assign/vec4 v0x61efbad57d30_0, 0;
    %load/vec4 v0x61efbad57e10_0;
    %assign/vec4 v0x61efbad57ef0_0, 0;
    %load/vec4 v0x61efbad575d0_0;
    %assign/vec4 v0x61efbad57690_0, 0;
    %load/vec4 v0x61efbad57100_0;
    %assign/vec4 v0x61efbad57210_0, 0;
    %load/vec4 v0x61efbad57450_0;
    %assign/vec4 v0x61efbad57510_0, 0;
    %load/vec4 v0x61efbad572d0_0;
    %assign/vec4 v0x61efbad57390_0, 0;
    %load/vec4 v0x61efbad56e00_0;
    %assign/vec4 v0x61efbad56ee0_0, 0;
    %load/vec4 v0x61efbad56fa0_0;
    %assign/vec4 v0x61efbad57040_0, 0;
    %load/vec4 v0x61efbad579d0_0;
    %assign/vec4 v0x61efbad57ab0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x61efbad5f120;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61efbad5fce0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x61efbad5fce0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x61efbad5fce0_0;
    %store/vec4a v0x61efbad5fdc0, 4, 0;
    %load/vec4 v0x61efbad5fce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61efbad5fce0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x61efbad5f120;
T_11 ;
    %wait E_0x61efbad461b0;
    %load/vec4 v0x61efbad5ffe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x61efbad5ff40_0;
    %load/vec4 v0x61efbad5fa10_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61efbad5fdc0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x61efbad5d060;
T_12 ;
    %wait E_0x61efbaca49c0;
    %load/vec4 v0x61efbad5df60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad5de80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad5dab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61efbad5e0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5d970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5d7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5d510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61efbad5d650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61efbad5dce0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x61efbad5dda0_0;
    %assign/vec4 v0x61efbad5de80_0, 0;
    %load/vec4 v0x61efbad5da10_0;
    %assign/vec4 v0x61efbad5dab0_0, 0;
    %load/vec4 v0x61efbad5e000_0;
    %assign/vec4 v0x61efbad5e0c0_0, 0;
    %load/vec4 v0x61efbad5d880_0;
    %assign/vec4 v0x61efbad5d970_0, 0;
    %load/vec4 v0x61efbad5d6f0_0;
    %assign/vec4 v0x61efbad5d7e0_0, 0;
    %load/vec4 v0x61efbad5d450_0;
    %assign/vec4 v0x61efbad5d510_0, 0;
    %load/vec4 v0x61efbad5d5b0_0;
    %assign/vec4 v0x61efbad5d650_0, 0;
    %load/vec4 v0x61efbad5dbf0_0;
    %assign/vec4 v0x61efbad5dce0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x61efbad0a180;
T_13 ;
    %wait E_0x61efbacd9530;
    %load/vec4 v0x61efbad63000_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %load/vec4 v0x61efbad67fa0_0;
    %store/vec4 v0x61efbad65730_0, 0, 32;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v0x61efbad66990_0;
    %store/vec4 v0x61efbad65730_0, 0, 32;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v0x61efbad66db0_0;
    %store/vec4 v0x61efbad65730_0, 0, 32;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %load/vec4 v0x61efbad630f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %load/vec4 v0x61efbad68040_0;
    %store/vec4 v0x61efbad65950_0, 0, 32;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0x61efbad66990_0;
    %store/vec4 v0x61efbad65950_0, 0, 32;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x61efbad66db0_0;
    %store/vec4 v0x61efbad65950_0, 0, 32;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x61efbad0a180;
T_14 ;
    %wait E_0x61efbaca49c0;
    %load/vec4 v0x61efbad69720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x61efbad68610_0;
    %assign/vec4 v0x61efbad69470_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x61efbad66f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x61efbad69470_0;
    %assign/vec4 v0x61efbad69470_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x61efbad65ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x61efbad65e40_0;
    %assign/vec4 v0x61efbad69470_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x61efbad687e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x61efbad68aa0_0;
    %assign/vec4 v0x61efbad69470_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x61efbad68880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x61efbad68b80_0;
    %assign/vec4 v0x61efbad69470_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x61efbad698a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0x61efbad69470_0;
    %assign/vec4 v0x61efbad69470_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x61efbad69470_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x61efbad69470_0, 0;
T_14.11 ;
T_14.9 ;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x61efbad43010;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad6a3f0_0, 0, 1;
T_15.0 ;
    %delay 5000, 0;
    %load/vec4 v0x61efbad6a3f0_0;
    %inv;
    %store/vec4 v0x61efbad6a3f0_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0x61efbad43010;
T_16 ;
    %vpi_call 2 1120 "$dumpfile", "hw_pipeline.vcd" {0 0 0};
    %vpi_call 2 1121 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61efbad43010 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61efbad6a570_0, 0, 1;
    %delay 9000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61efbad6a570_0, 0, 1;
    %delay 5000000, 0;
    %vpi_call 2 1128 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x61efbad43010;
T_17 ;
    %wait E_0x61efbad461b0;
    %load/vec4 v0x61efbad6a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %delay 1000, 0;
    %vpi_call 2 1134 "$finish" {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "pipeline_processor.v";
