vendor_name = ModelSim
source_file = 1, C:/Users/Hamza/Desktop/NEOS_CAN/CAN_CONTROLLER.qsys
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/can_controller.v
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_irq_mapper.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0.v
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_addr_router.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_addr_router_001.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_demux.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_demux_001.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_mux.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_mux_002.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_id_router.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_id_router_002.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_demux_002.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_mux.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_mux_001.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0.sdc
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0.v
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_jtag_debug_module_sysclk.v
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_jtag_debug_module_tck.v
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_jtag_debug_module_wrapper.v
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_oci_test_bench.v
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_rf_ram_a.mif
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_rf_ram_b.mif
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_test_bench.v
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_onchip_memory2_0.hex
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_onchip_memory2_0.v
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_avalon_sc_fifo.v
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_address_alignment.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_arbitrator.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_burst_adapter.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_master_agent.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_master_translator.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_slave_agent.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_slave_translator.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_width_adapter.sv
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_reset_controller.sdc
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_reset_controller.v
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_reset_synchronizer.v
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_acf.vhdl
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_bsp.vhdl
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_btl .vhdl
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_crc.vhdl
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_fifo.vhdl
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_ibo.vhdl
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_register.vhdl
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_register_asyn.vhdl
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_register_asyn_syn.vhdl
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_registers.vhdl
source_file = 1, c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_top.vhdl
source_file = 1, C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/CAN_CONTROLLER.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/altsyncram_hrh1.tdf
source_file = 1, can_controller_nios2_qsys_0_rf_ram_a.mif
source_file = 1, C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/altsyncram_irh1.tdf
source_file = 1, can_controller_nios2_qsys_0_rf_ram_b.mif
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/altsyncram_42a1.tdf
source_file = 1, can_controller_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/altsyncram_ftd1.tdf
source_file = 1, can_controller_onchip_memory2_0.hex
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
design_name = CAN_CONTROLLER
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder, CAN_CONTROLLER, 1
instance = comp, \conduit_end_tx_o~output\, conduit_end_tx_o~output, CAN_CONTROLLER, 1
instance = comp, \conduit_end_bus_off_on~output\, conduit_end_bus_off_on~output, CAN_CONTROLLER, 1
instance = comp, \conduit_end_irq_on~output\, conduit_end_irq_on~output, CAN_CONTROLLER, 1
instance = comp, \conduit_end_clkout_o~output\, conduit_end_clkout_o~output, CAN_CONTROLLER, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, CAN_CONTROLLER, 1
instance = comp, \clk_clk~input\, clk_clk~input, CAN_CONTROLLER, 1
instance = comp, \clk_clk~inputclkctrl\, clk_clk~inputclkctrl, CAN_CONTROLLER, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, CAN_CONTROLLER, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, CAN_CONTROLLER, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, CAN_CONTROLLER, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0, CAN_CONTROLLER, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\, rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|ir_out[1], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~20\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[37]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[37], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~22\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux37~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.100\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.100, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~23\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~23, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~24\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~25\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~25, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[35]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[35], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jxuir, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir[1]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|ir[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~31, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0\, mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress\, mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\, mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest\, mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0\, mm_interconnect_0|cmd_xbar_mux_001|update_grant~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1\, mm_interconnect_0|cmd_xbar_mux_001|update_grant~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1]\, mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder\, mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]~feeder, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0\, mm_interconnect_0|nios2_qsys_0_data_master_translator|uav_read~0, CAN_CONTROLLER, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\, rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], CAN_CONTROLLER, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, CAN_CONTROLLER, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\, rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], CAN_CONTROLLER, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\, rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, CAN_CONTROLLER, 1
instance = comp, \rst_controller|always2~0\, rst_controller|always2~0, CAN_CONTROLLER, 1
instance = comp, \rst_controller|r_early_rst\, rst_controller|r_early_rst, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_plus_one[0]~0\, nios2_qsys_0|F_pc_plus_one[0]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_plus_one[1]~2\, nios2_qsys_0|F_pc_plus_one[1]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_plus_one[2]~4\, nios2_qsys_0|F_pc_plus_one[2]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_plus_one[3]~6\, nios2_qsys_0|F_pc_plus_one[3]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_dst_regnum[3]\, nios2_qsys_0|R_dst_regnum[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal133~0\, nios2_qsys_0|Equal133~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal101~2\, nios2_qsys_0|Equal101~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[8]\, nios2_qsys_0|d_writedata[8], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_logic_op[1]~0\, nios2_qsys_0|D_logic_op[1]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_logic_op[1]\, nios2_qsys_0|R_logic_op[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_plus_one[4]~8\, nios2_qsys_0|F_pc_plus_one[4]~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_status_reg_pie_inst_nxt~2\, nios2_qsys_0|W_status_reg_pie_inst_nxt~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[4]\, nios2_qsys_0|F_pc[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_plus_one[5]~10\, nios2_qsys_0|F_pc_plus_one[5]~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_plus_one[6]~12\, nios2_qsys_0|F_pc_plus_one[6]~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_plus_one[7]~14\, nios2_qsys_0|F_pc_plus_one[7]~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_plus_one[8]~16\, nios2_qsys_0|F_pc_plus_one[8]~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_plus_one[9]~18\, nios2_qsys_0|F_pc_plus_one[9]~18, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg[0]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|read_latency_shift_reg[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|out_data[9]~1\, mm_interconnect_0|width_adapter_001|out_data[9]~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[8]~1\, mm_interconnect_0|width_adapter_001|data_reg[8]~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|address_reg[0]\, mm_interconnect_0|width_adapter_001|address_reg[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|Add2~0\, mm_interconnect_0|width_adapter_001|Add2~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|address_reg[1]\, mm_interconnect_0|width_adapter_001|address_reg[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|comb~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~1\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[0]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[0]~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|ShiftLeft2~0\, mm_interconnect_0|width_adapter|ShiftLeft2~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|endofpacket_reg~0\, mm_interconnect_0|width_adapter_001|endofpacket_reg~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|endofpacket_reg\, mm_interconnect_0|width_adapter_001|endofpacket_reg, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|always10~1\, mm_interconnect_0|width_adapter|always10~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|out_valid~0\, mm_interconnect_0|width_adapter|out_valid~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|always10~0\, mm_interconnect_0|width_adapter|always10~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_rshift8~1\, nios2_qsys_0|av_ld_rshift8~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|address_reg[2]\, mm_interconnect_0|width_adapter_001|address_reg[2], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|out_data[11]~10\, mm_interconnect_0|width_adapter_001|out_data[11]~10, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|we_tx_data_6~12\, can_hw_controller_0|i_can_registers|we_tx_data_6~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[0]~3\, nios2_qsys_0|R_src2_lo[0]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[0]\, nios2_qsys_0|E_src2[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[25]~1\, nios2_qsys_0|d_writedata[25]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[9]\, nios2_qsys_0|d_writedata[9], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~24, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~10, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|WideOr1\, mm_interconnect_0|cmd_xbar_mux|WideOr1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\, mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\, mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0\, mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1\, mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_demux_001|src1_valid\, mm_interconnect_0|rsp_xbar_demux_001|src1_valid, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[52]~0\, mm_interconnect_0|rsp_xbar_mux_001|src_data[52]~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2\, mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1\, mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~2\, mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted\, mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|write, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|read, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|waitrequest, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_demux|src1_valid\, mm_interconnect_0|rsp_xbar_demux|src1_valid, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[40]\, mm_interconnect_0|cmd_xbar_mux|src_data[40], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[2]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~20\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd_d1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_rd_d1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[26]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[26], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~12\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[26]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[26], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~45\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~45, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~46\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~46, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~29, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[27]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[27], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~4\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[6]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[6], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[42]\, mm_interconnect_0|cmd_xbar_mux|src_data[42], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[4]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[43]\, mm_interconnect_0|cmd_xbar_mux|src_data[43], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[5]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~5\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[7]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[44]\, mm_interconnect_0|cmd_xbar_mux|src_data[44], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[6]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[45]\, mm_interconnect_0|cmd_xbar_mux|src_data[45], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[7]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~7\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[9]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[9], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_br_nxt~0\, nios2_qsys_0|R_ctrl_br_nxt~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_br\, nios2_qsys_0|R_ctrl_br, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_valid~0\, nios2_qsys_0|F_valid~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_valid\, nios2_qsys_0|D_valid, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_valid\, nios2_qsys_0|R_valid, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_cnt[0]~5\, nios2_qsys_0|E_shift_rot_cnt[0]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_new_inst\, nios2_qsys_0|E_new_inst, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_cnt[0]\, nios2_qsys_0|E_shift_rot_cnt[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_cnt[1]~7\, nios2_qsys_0|E_shift_rot_cnt[1]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_cnt[1]\, nios2_qsys_0|E_shift_rot_cnt[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_cnt[2]~9\, nios2_qsys_0|E_shift_rot_cnt[2]~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_cnt[2]\, nios2_qsys_0|E_shift_rot_cnt[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_done~0\, nios2_qsys_0|E_shift_rot_done~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_cnt[3]~11\, nios2_qsys_0|E_shift_rot_cnt[3]~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_cnt[3]\, nios2_qsys_0|E_shift_rot_cnt[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_cnt[4]~13\, nios2_qsys_0|E_shift_rot_cnt[4]~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_cnt[4]\, nios2_qsys_0|E_shift_rot_cnt[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_stall~1\, nios2_qsys_0|E_stall~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_ld_stall~0\, nios2_qsys_0|E_ld_stall~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_shift_logical~0\, nios2_qsys_0|D_ctrl_shift_logical~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_shift_rot\, nios2_qsys_0|R_ctrl_shift_rot, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_st~0\, nios2_qsys_0|D_ctrl_st~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_st\, nios2_qsys_0|R_ctrl_st, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_write_nxt~0\, nios2_qsys_0|d_write_nxt~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_stall~2\, nios2_qsys_0|E_stall~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_stall~3\, nios2_qsys_0|E_stall~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_stall~4\, nios2_qsys_0|E_stall~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_valid~0\, nios2_qsys_0|E_valid~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_valid\, nios2_qsys_0|E_valid, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_retaddr~2\, nios2_qsys_0|D_ctrl_retaddr~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_retaddr~3\, nios2_qsys_0|D_ctrl_retaddr~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_retaddr~4\, nios2_qsys_0|D_ctrl_retaddr~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_retaddr\, nios2_qsys_0|R_ctrl_retaddr, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1~41\, nios2_qsys_0|R_src1~41, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_mem_byte_en[3]~5\, nios2_qsys_0|E_mem_byte_en[3]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_byteenable[3]\, nios2_qsys_0|d_byteenable[3], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[35]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[35], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[25]~feeder\, nios2_qsys_0|d_writedata[25]~feeder, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|ShiftLeft2~1\, mm_interconnect_0|width_adapter|ShiftLeft2~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~6\, mm_interconnect_0|width_adapter|data_reg~6, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[11]\, mm_interconnect_0|width_adapter|data_reg[11], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~11\, mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[28]~feeder\, nios2_qsys_0|d_writedata[28]~feeder, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[33]\, mm_interconnect_0|cmd_xbar_mux|src_data[33], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable[1]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[9]~8\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[9]~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[2]\, nios2_qsys_0|d_writedata[2], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~4\, mm_interconnect_0|cmd_xbar_mux|src_payload~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[2]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[7]\, nios2_qsys_0|d_writedata[7], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~20\, mm_interconnect_0|cmd_xbar_mux|src_payload~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[7]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal101~0\, nios2_qsys_0|Equal101~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_br_cmp~0\, nios2_qsys_0|D_ctrl_br_cmp~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal2~7\, nios2_qsys_0|Equal2~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal2~4\, nios2_qsys_0|Equal2~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_br_cmp~1\, nios2_qsys_0|D_ctrl_br_cmp~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_br_cmp~2\, nios2_qsys_0|D_ctrl_br_cmp~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_br_cmp\, nios2_qsys_0|R_ctrl_br_cmp, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_mem_byte_en[2]~4\, nios2_qsys_0|E_mem_byte_en[2]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_byteenable[2]\, nios2_qsys_0|d_byteenable[2], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[34]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[34], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[31]~21\, nios2_qsys_0|W_alu_result[31]~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_shift_rot_right~0\, nios2_qsys_0|D_ctrl_shift_rot_right~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_shift_rot_right\, nios2_qsys_0|R_ctrl_shift_rot_right, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal101~1\, nios2_qsys_0|Equal101~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_rot_right~0\, nios2_qsys_0|D_ctrl_rot_right~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_rot_right\, nios2_qsys_0|R_ctrl_rot_right, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[14]~11\, nios2_qsys_0|E_shift_rot_result_nxt[14]~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[26]~feeder\, nios2_qsys_0|d_writedata[26]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[31]~20\, nios2_qsys_0|W_alu_result[31]~20, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~20\, mm_interconnect_0|width_adapter_001|data_reg~20, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[18]\, mm_interconnect_0|width_adapter_001|data_reg[18], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~15\, mm_interconnect_0|width_adapter_001|data_reg~15, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[10]\, mm_interconnect_0|width_adapter_001|data_reg[10], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~10\, mm_interconnect_0|width_adapter_001|data_reg~10, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[2]\, mm_interconnect_0|width_adapter_001|data_reg[2], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|out_data[2]~5\, mm_interconnect_0|width_adapter_001|out_data[2]~5, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|address_reg[5]~feeder\, mm_interconnect_0|width_adapter_001|address_reg[5]~feeder, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|address_reg[5]\, mm_interconnect_0|width_adapter_001|address_reg[5], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|address_reg[4]\, mm_interconnect_0|width_adapter_001|address_reg[4], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|we_tx_data_6~8\, can_hw_controller_0|i_can_registers|we_tx_data_6~8, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~23\, mm_interconnect_0|cmd_xbar_mux|src_payload~23, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[18]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[18], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~22, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~27\, mm_interconnect_0|cmd_xbar_mux|src_payload~27, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[20]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[20], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~16\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[20]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[20], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~26\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[22]~0\, nios2_qsys_0|E_src2[22]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal2~12\, nios2_qsys_0|Equal2~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0\, nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1\, nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_unsigned_lo_imm16\, nios2_qsys_0|R_ctrl_unsigned_lo_imm16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_hi~0\, nios2_qsys_0|R_src2_hi~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_hi_imm16~0\, nios2_qsys_0|D_ctrl_hi_imm16~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_hi_imm16~1\, nios2_qsys_0|D_ctrl_hi_imm16~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_hi_imm16\, nios2_qsys_0|R_ctrl_hi_imm16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[22]\, nios2_qsys_0|E_src2[22], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|ShiftLeft2~2\, mm_interconnect_0|width_adapter|ShiftLeft2~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~5\, nios2_qsys_0|av_ld_byte3_data_nxt~5, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|we_acceptance_code_0\, can_hw_controller_0|i_can_registers|we_acceptance_code_0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[0]\, can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out[4]~6\, can_hw_controller_0|data_out[4]~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out[4]~7\, can_hw_controller_0|data_out[4]~7, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out[4]~37\, can_hw_controller_0|data_out[4]~37, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|out_data[10]~11\, mm_interconnect_0|width_adapter_001|out_data[10]~11, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|address_reg[3]\, mm_interconnect_0|width_adapter_001|address_reg[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|we_tx_data_6~9\, can_hw_controller_0|i_can_registers|we_tx_data_6~9, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|we_tx_data_6~10\, can_hw_controller_0|i_can_registers|we_tx_data_6~10, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|we_tx_data_2~0\, can_hw_controller_0|i_can_registers|we_tx_data_2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[0]\, can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~10\, can_hw_controller_0|data_out~10, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out[4]~8\, can_hw_controller_0|data_out[4]~8, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|we_tx_data_6~11\, can_hw_controller_0|i_can_registers|we_tx_data_6~11, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[0]\, can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~9\, can_hw_controller_0|data_out~9, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~11\, can_hw_controller_0|data_out~11, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~12\, can_hw_controller_0|data_out~12, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|process_1~0\, can_hw_controller_0|process_1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out[0]\, can_hw_controller_0|data_out[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[0]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~24\, mm_interconnect_0|cmd_xbar_mux|src_payload~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[10]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[10], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~27\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~27, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~12\, mm_interconnect_0|cmd_xbar_mux|src_payload~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[13]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[13], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~30\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[15]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[15], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~83\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]~83, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.010\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.010, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~15\, mm_interconnect_0|cmd_xbar_mux|src_payload~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[14]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[14], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~14\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~14, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~17\, mm_interconnect_0|cmd_xbar_mux|src_payload~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[15]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[15], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~16\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~16, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~8\, mm_interconnect_0|cmd_xbar_mux|src_payload~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[24]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[24], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~7\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~7, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~9\, mm_interconnect_0|cmd_xbar_mux|src_payload~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[25]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[25], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~8\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~8, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~10\, mm_interconnect_0|cmd_xbar_mux|src_payload~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[26]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[26], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~9\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~9, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~29\, mm_interconnect_0|cmd_xbar_mux|src_payload~29, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[28]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[28], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[29]~feeder\, nios2_qsys_0|d_writedata[29]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[27]~feeder\, nios2_qsys_0|d_writedata[27]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[26]~11\, nios2_qsys_0|E_src2[26]~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[26]\, nios2_qsys_0|E_src2[26], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~29\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~29, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[27]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[27], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~18\, nios2_qsys_0|av_ld_byte3_data_nxt~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~19\, nios2_qsys_0|av_ld_byte3_data_nxt~19, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~20\, nios2_qsys_0|av_ld_byte3_data_nxt~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data[3]\, nios2_qsys_0|av_ld_byte3_data[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[27]~10\, nios2_qsys_0|E_src2[27]~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[27]\, nios2_qsys_0|E_src2[27], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~32\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~32, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[30]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[30], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~11\, nios2_qsys_0|av_ld_byte3_data_nxt~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[30]~feeder\, nios2_qsys_0|d_writedata[30]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_hi[15]~1\, nios2_qsys_0|R_src2_hi[15]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_hi[15]~2\, nios2_qsys_0|R_src2_hi[15]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[31]\, nios2_qsys_0|E_src2[31], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[31]~24\, nios2_qsys_0|E_logic_result[31]~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal2~6\, nios2_qsys_0|Equal2~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_logic~9\, nios2_qsys_0|D_ctrl_logic~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal2~1\, nios2_qsys_0|Equal2~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_invert_arith_src_msb~0\, nios2_qsys_0|E_invert_arith_src_msb~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_alu_subtract~6\, nios2_qsys_0|D_ctrl_alu_subtract~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_alu_subtract~5\, nios2_qsys_0|D_ctrl_alu_subtract~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_invert_arith_src_msb~1\, nios2_qsys_0|E_invert_arith_src_msb~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_invert_arith_src_msb\, nios2_qsys_0|E_invert_arith_src_msb, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_arith_src2[31]\, nios2_qsys_0|E_arith_src2[31], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[30]~54\, nios2_qsys_0|R_src1[30]~54, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[30]\, nios2_qsys_0|E_src1[30], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[30]~7\, nios2_qsys_0|E_src2[30]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[30]\, nios2_qsys_0|E_src2[30], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[29]~8\, nios2_qsys_0|E_src2[29]~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~22\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[19]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[19], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_st_data[21]~6\, nios2_qsys_0|E_st_data[21]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[21]\, nios2_qsys_0|d_writedata[21], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~25, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_st_data[23]~4\, nios2_qsys_0|E_st_data[23]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[23]\, nios2_qsys_0|d_writedata[23], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~4, CAN_CONTROLLER, 1
instance = comp, \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\, onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[19]~40\, nios2_qsys_0|F_iw[19]~40, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[19]~41\, nios2_qsys_0|F_iw[19]~41, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[19]\, nios2_qsys_0|D_iw[19], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[29]\, nios2_qsys_0|E_src2[29], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[28]~9\, nios2_qsys_0|E_src2[28]~9, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[34]\, mm_interconnect_0|cmd_xbar_mux|src_data[34], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable[2]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~25\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~25, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[23]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[23], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~7\, mm_interconnect_0|cmd_xbar_mux|src_payload~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[23]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[23], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~6\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~24\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[18]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[18], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[18]~44\, nios2_qsys_0|F_iw[18]~44, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[18]~45\, nios2_qsys_0|F_iw[18]~45, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[18]\, nios2_qsys_0|D_iw[18], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[28]\, nios2_qsys_0|E_src2[28], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[25]~59\, nios2_qsys_0|R_src1[25]~59, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[25]\, nios2_qsys_0|E_src1[25], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[25]~12\, nios2_qsys_0|E_src2[25]~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[25]\, nios2_qsys_0|E_src2[25], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[24]~13\, nios2_qsys_0|E_src2[24]~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[24]\, nios2_qsys_0|E_src2[24], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[24]~60\, nios2_qsys_0|R_src1[24]~60, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[24]\, nios2_qsys_0|E_src1[24], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[23]~14\, nios2_qsys_0|E_src2[23]~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[23]\, nios2_qsys_0|E_src2[23], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[23]~61\, nios2_qsys_0|R_src1[23]~61, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[23]\, nios2_qsys_0|E_src1[23], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[21]~1\, nios2_qsys_0|E_src2[21]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[21]\, nios2_qsys_0|E_src2[21], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[20]~46\, nios2_qsys_0|R_src1[20]~46, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[20]\, nios2_qsys_0|E_src1[20], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[20]~2\, nios2_qsys_0|E_src2[20]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~25\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~25, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[10]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[10], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[10]~46\, nios2_qsys_0|F_iw[10]~46, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[10]~47\, nios2_qsys_0|F_iw[10]~47, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[10]\, nios2_qsys_0|D_iw[10], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[20]\, nios2_qsys_0|E_src2[20], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[19]~47\, nios2_qsys_0|R_src1[19]~47, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[19]\, nios2_qsys_0|E_src1[19], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[18]~48\, nios2_qsys_0|R_src1[18]~48, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[18]\, nios2_qsys_0|E_src1[18], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[18]~4\, nios2_qsys_0|E_src2[18]~4, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~16, CAN_CONTROLLER, 1
instance = comp, \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\, onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~31\, mm_interconnect_0|cmd_xbar_mux|src_payload~31, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[30]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[30], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[31]~feeder\, nios2_qsys_0|d_writedata[31]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[31]\, nios2_qsys_0|d_writedata[31], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~32\, mm_interconnect_0|cmd_xbar_mux|src_payload~32, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[31]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[31], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[35]\, mm_interconnect_0|cmd_xbar_mux|src_data[35], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable[3]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~23\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~23, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[31]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[31], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~31, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~19\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~19, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[8]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[8], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[8]~34\, nios2_qsys_0|F_iw[8]~34, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[8]~35\, nios2_qsys_0|F_iw[8]~35, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[8]\, nios2_qsys_0|D_iw[8], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[18]\, nios2_qsys_0|E_src2[18], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[17]~49\, nios2_qsys_0|R_src1[17]~49, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[17]\, nios2_qsys_0|E_src1[17], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[17]~5\, nios2_qsys_0|E_src2[17]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[17]\, nios2_qsys_0|E_src2[17], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[16]~6\, nios2_qsys_0|E_src2[16]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[16]\, nios2_qsys_0|E_src2[16], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[15]~16\, nios2_qsys_0|R_src2_lo[15]~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[15]\, nios2_qsys_0|E_src2[15], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[15]~52\, nios2_qsys_0|R_src1[15]~52, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[15]\, nios2_qsys_0|E_src1[15], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[13]~0\, nios2_qsys_0|E_src1[13]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_no_crst_nxt[11]~0\, nios2_qsys_0|F_pc_no_crst_nxt[11]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[13]~4\, nios2_qsys_0|R_src2_lo[13]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[13]\, nios2_qsys_0|E_src2[13], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[12]~1\, nios2_qsys_0|E_src1[12]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_plus_one[10]~20\, nios2_qsys_0|F_pc_plus_one[10]~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[12]\, nios2_qsys_0|E_src1[12], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[12]~5\, nios2_qsys_0|R_src2_lo[12]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[12]\, nios2_qsys_0|E_src2[12], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[6]~11\, nios2_qsys_0|E_src1[6]~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[6]\, nios2_qsys_0|E_src1[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[5]~12\, nios2_qsys_0|R_src2_lo[5]~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[5]\, nios2_qsys_0|E_src2[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[4]~8\, nios2_qsys_0|E_src1[4]~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[4]\, nios2_qsys_0|E_src1[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[2]~7\, nios2_qsys_0|E_src1[2]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[2]\, nios2_qsys_0|E_src1[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~0\, nios2_qsys_0|Add2~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~2\, nios2_qsys_0|Add2~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~4\, nios2_qsys_0|Add2~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~6\, nios2_qsys_0|Add2~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~8\, nios2_qsys_0|Add2~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~10\, nios2_qsys_0|Add2~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~12\, nios2_qsys_0|Add2~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~14\, nios2_qsys_0|Add2~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~16\, nios2_qsys_0|Add2~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~18\, nios2_qsys_0|Add2~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~20\, nios2_qsys_0|Add2~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~22\, nios2_qsys_0|Add2~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~24\, nios2_qsys_0|Add2~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~26\, nios2_qsys_0|Add2~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~0\, nios2_qsys_0|Add1~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~2\, nios2_qsys_0|Add1~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~4\, nios2_qsys_0|Add1~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~6\, nios2_qsys_0|Add1~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~8\, nios2_qsys_0|Add1~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~10\, nios2_qsys_0|Add1~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~12\, nios2_qsys_0|Add1~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~14\, nios2_qsys_0|Add1~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~16\, nios2_qsys_0|Add1~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~18\, nios2_qsys_0|Add1~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~20\, nios2_qsys_0|Add1~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~22\, nios2_qsys_0|Add1~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~24\, nios2_qsys_0|Add1~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~26\, nios2_qsys_0|Add1~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_arith_result[13]~0\, nios2_qsys_0|E_arith_result[13]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_no_crst_nxt[11]~1\, nios2_qsys_0|F_pc_no_crst_nxt[11]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[11]\, nios2_qsys_0|F_pc[11], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_plus_one[11]~22\, nios2_qsys_0|F_pc_plus_one[11]~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[13]\, nios2_qsys_0|E_src1[13], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~28\, nios2_qsys_0|Add2~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~30\, nios2_qsys_0|Add2~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~32\, nios2_qsys_0|Add2~32, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~34\, nios2_qsys_0|Add2~34, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~36\, nios2_qsys_0|Add2~36, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~38\, nios2_qsys_0|Add2~38, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~40\, nios2_qsys_0|Add2~40, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~42\, nios2_qsys_0|Add2~42, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~44\, nios2_qsys_0|Add2~44, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~46\, nios2_qsys_0|Add2~46, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~48\, nios2_qsys_0|Add2~48, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~50\, nios2_qsys_0|Add2~50, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~52\, nios2_qsys_0|Add2~52, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~54\, nios2_qsys_0|Add2~54, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~56\, nios2_qsys_0|Add2~56, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~58\, nios2_qsys_0|Add2~58, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~60\, nios2_qsys_0|Add2~60, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~62\, nios2_qsys_0|Add2~62, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~28\, nios2_qsys_0|Add1~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~30\, nios2_qsys_0|Add1~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~32\, nios2_qsys_0|Add1~32, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~34\, nios2_qsys_0|Add1~34, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~36\, nios2_qsys_0|Add1~36, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~38\, nios2_qsys_0|Add1~38, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~40\, nios2_qsys_0|Add1~40, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~42\, nios2_qsys_0|Add1~42, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~44\, nios2_qsys_0|Add1~44, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~46\, nios2_qsys_0|Add1~46, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~48\, nios2_qsys_0|Add1~48, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~50\, nios2_qsys_0|Add1~50, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~52\, nios2_qsys_0|Add1~52, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~54\, nios2_qsys_0|Add1~54, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~56\, nios2_qsys_0|Add1~56, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~58\, nios2_qsys_0|Add1~58, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~60\, nios2_qsys_0|Add1~60, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~62\, nios2_qsys_0|Add1~62, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[31]~57\, nios2_qsys_0|E_alu_result[31]~57, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[31]~83\, nios2_qsys_0|E_alu_result[31]~83, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[31]~58\, nios2_qsys_0|E_alu_result[31]~58, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[31]\, nios2_qsys_0|W_alu_result[31], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~33\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~33, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[31]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[31], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~8\, nios2_qsys_0|av_ld_byte3_data_nxt~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~9\, nios2_qsys_0|av_ld_byte3_data_nxt~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~10\, nios2_qsys_0|av_ld_byte3_data_nxt~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data[7]\, nios2_qsys_0|av_ld_byte3_data[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[31]~26\, nios2_qsys_0|W_rf_wr_data[31]~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[30]\, nios2_qsys_0|d_writedata[30], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~23\, mm_interconnect_0|width_adapter_001|data_reg~23, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[22]\, mm_interconnect_0|width_adapter_001|data_reg[22], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~18\, mm_interconnect_0|width_adapter_001|data_reg~18, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[14]\, mm_interconnect_0|width_adapter_001|data_reg[14], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~13\, mm_interconnect_0|width_adapter_001|data_reg~13, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[6]\, mm_interconnect_0|width_adapter_001|data_reg[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[6]\, nios2_qsys_0|d_writedata[6], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|out_data[6]~8\, mm_interconnect_0|width_adapter_001|out_data[6]~8, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[6]~feeder\, can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[6]~feeder, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[6]\, can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[6], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[6]\, can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[6], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~35\, can_hw_controller_0|data_out~35, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~39\, can_hw_controller_0|data_out~39, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[6]\, can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[6], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~36\, can_hw_controller_0|data_out~36, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out[6]\, can_hw_controller_0|data_out[6], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[6]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~27\, nios2_qsys_0|av_ld_byte3_data_nxt~27, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~12\, nios2_qsys_0|av_ld_byte3_data_nxt~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data[6]\, nios2_qsys_0|av_ld_byte3_data[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[30]~25\, nios2_qsys_0|E_logic_result[30]~25, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[30]~59\, nios2_qsys_0|E_alu_result[30]~59, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[30]~60\, nios2_qsys_0|E_alu_result[30]~60, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[30]~84\, nios2_qsys_0|E_alu_result[30]~84, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[30]\, nios2_qsys_0|W_alu_result[30], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[30]~27\, nios2_qsys_0|W_rf_wr_data[30]~27, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[29]~55\, nios2_qsys_0|R_src1[29]~55, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[29]\, nios2_qsys_0|E_src1[29], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[29]~26\, nios2_qsys_0|E_logic_result[29]~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[29]~61\, nios2_qsys_0|E_alu_result[29]~61, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[29]~85\, nios2_qsys_0|E_alu_result[29]~85, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[29]~62\, nios2_qsys_0|E_alu_result[29]~62, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[29]\, nios2_qsys_0|W_alu_result[29], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~28, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~29, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~30, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~31, CAN_CONTROLLER, 1
instance = comp, \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\, onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~13\, nios2_qsys_0|av_ld_byte3_data_nxt~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~14\, nios2_qsys_0|av_ld_byte3_data_nxt~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~15\, nios2_qsys_0|av_ld_byte3_data_nxt~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data[5]\, nios2_qsys_0|av_ld_byte3_data[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[29]~28\, nios2_qsys_0|W_rf_wr_data[29]~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[28]~56\, nios2_qsys_0|R_src1[28]~56, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[28]\, nios2_qsys_0|E_src1[28], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[28]~27\, nios2_qsys_0|E_logic_result[28]~27, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[28]~63\, nios2_qsys_0|E_alu_result[28]~63, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[28]~64\, nios2_qsys_0|E_alu_result[28]~64, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[28]~86\, nios2_qsys_0|E_alu_result[28]~86, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[28]\, nios2_qsys_0|W_alu_result[28], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~28\, nios2_qsys_0|av_ld_byte3_data_nxt~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~30\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[28]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[28], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~16\, nios2_qsys_0|av_ld_byte3_data_nxt~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~17\, nios2_qsys_0|av_ld_byte3_data_nxt~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data[4]\, nios2_qsys_0|av_ld_byte3_data[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[28]~29\, nios2_qsys_0|W_rf_wr_data[28]~29, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[27]~57\, nios2_qsys_0|R_src1[27]~57, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[27]\, nios2_qsys_0|E_src1[27], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[27]~65\, nios2_qsys_0|E_alu_result[27]~65, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[27]~87\, nios2_qsys_0|E_alu_result[27]~87, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[27]~28\, nios2_qsys_0|E_logic_result[27]~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[27]~66\, nios2_qsys_0|E_alu_result[27]~66, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[27]\, nios2_qsys_0|W_alu_result[27], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[27]~30\, nios2_qsys_0|W_rf_wr_data[27]~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[26]~58\, nios2_qsys_0|R_src1[26]~58, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[26]\, nios2_qsys_0|E_src1[26], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[26]~29\, nios2_qsys_0|E_logic_result[26]~29, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[26]~67\, nios2_qsys_0|E_alu_result[26]~67, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[26]~68\, nios2_qsys_0|E_alu_result[26]~68, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[26]~88\, nios2_qsys_0|E_alu_result[26]~88, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[26]\, nios2_qsys_0|W_alu_result[26], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~21\, nios2_qsys_0|av_ld_byte3_data_nxt~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~22\, nios2_qsys_0|av_ld_byte3_data_nxt~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~23\, nios2_qsys_0|av_ld_byte3_data_nxt~23, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data[2]\, nios2_qsys_0|av_ld_byte3_data[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[26]~31\, nios2_qsys_0|W_rf_wr_data[26]~31, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[27]\, nios2_qsys_0|d_writedata[27], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~27, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~8\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[25]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[25], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~24\, nios2_qsys_0|av_ld_byte3_data_nxt~24, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~8\, mm_interconnect_0|width_adapter_001|data_reg~8, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[17]\, mm_interconnect_0|width_adapter_001|data_reg[17], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~6\, mm_interconnect_0|width_adapter_001|data_reg~6, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[9]\, mm_interconnect_0|width_adapter_001|data_reg[9], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~3\, mm_interconnect_0|width_adapter_001|data_reg~3, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[1]\, mm_interconnect_0|width_adapter_001|data_reg[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|out_data[1]~3\, mm_interconnect_0|width_adapter_001|out_data[1]~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[1]\, can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~18\, can_hw_controller_0|data_out~18, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[1]\, can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~17\, can_hw_controller_0|data_out~17, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~19\, can_hw_controller_0|data_out~19, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[1]\, can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[0]~feeder\, can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[0]~feeder, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[0]\, can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~20\, can_hw_controller_0|data_out~20, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out[1]\, can_hw_controller_0|data_out[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[1]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~25\, nios2_qsys_0|av_ld_byte3_data_nxt~25, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~26\, nios2_qsys_0|av_ld_byte3_data_nxt~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data[1]\, nios2_qsys_0|av_ld_byte3_data[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[25]~69\, nios2_qsys_0|E_alu_result[25]~69, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[25]~89\, nios2_qsys_0|E_alu_result[25]~89, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[25]~30\, nios2_qsys_0|E_logic_result[25]~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[25]~70\, nios2_qsys_0|E_alu_result[25]~70, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[25]\, nios2_qsys_0|W_alu_result[25], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[25]~32\, nios2_qsys_0|W_rf_wr_data[25]~32, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[29]\, nios2_qsys_0|d_writedata[29], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~30\, mm_interconnect_0|cmd_xbar_mux|src_payload~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[29]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[29], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~2\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[29]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[29]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[29], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~29, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~21\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[28]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[28], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~19\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~19, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[27]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[27], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~28\, mm_interconnect_0|cmd_xbar_mux|src_payload~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[27]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[27], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~27, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~29\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~29, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[14]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[14], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~30\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[12]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[12], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~79\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~79, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~80\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~80, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[13]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[13], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~26\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[13]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[13], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~71\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~71, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~72\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~72, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[14]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[14], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~27\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~27, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[14]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[14], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~73\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~73, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~74\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~74, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[15]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[15], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~24\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[15]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[15], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~67\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~67, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~68\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~68, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[16]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[16], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~26\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[13]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[13], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~28\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[12]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[12]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[12], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~13\, mm_interconnect_0|cmd_xbar_mux|src_payload~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[12]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[12], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~12\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[11]~6\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[11]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[11]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[11], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~11\, mm_interconnect_0|cmd_xbar_mux|src_payload~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[11]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[11], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~10\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[10]~10\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[10]~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[10]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[10], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~23\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~23, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~7\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[24]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[24], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~4\, nios2_qsys_0|av_ld_byte3_data_nxt~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~6\, nios2_qsys_0|av_ld_byte3_data_nxt~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data_nxt~7\, nios2_qsys_0|av_ld_byte3_data_nxt~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte3_data[0]\, nios2_qsys_0|av_ld_byte3_data[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[24]~31\, nios2_qsys_0|E_logic_result[24]~31, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[24]~39\, nios2_qsys_0|E_alu_result[24]~39, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[24]~40\, nios2_qsys_0|E_alu_result[24]~40, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[24]~74\, nios2_qsys_0|E_alu_result[24]~74, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[24]\, nios2_qsys_0|W_alu_result[24], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[24]~17\, nios2_qsys_0|W_rf_wr_data[24]~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[31]~7\, nios2_qsys_0|d_writedata[31]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[15]\, nios2_qsys_0|d_writedata[15], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~24\, mm_interconnect_0|width_adapter_001|data_reg~24, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[23]\, mm_interconnect_0|width_adapter_001|data_reg[23], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~19\, mm_interconnect_0|width_adapter_001|data_reg~19, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[15]\, mm_interconnect_0|width_adapter_001|data_reg[15], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~14\, mm_interconnect_0|width_adapter_001|data_reg~14, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[7]\, mm_interconnect_0|width_adapter_001|data_reg[7], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|out_data[7]~9\, mm_interconnect_0|width_adapter_001|out_data[7]~9, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[7]\, can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[7], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[7]~feeder\, can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[7]~feeder, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[7]\, can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[7], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[7]\, can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[7], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~33\, can_hw_controller_0|data_out~33, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~38\, can_hw_controller_0|data_out~38, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~34\, can_hw_controller_0|data_out~34, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out[7]\, can_hw_controller_0|data_out[7], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[7]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[7], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~22\, mm_interconnect_0|width_adapter|data_reg~22, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[23]\, mm_interconnect_0|width_adapter|data_reg[23], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~44\, mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~44, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~6\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[23]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[23], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~43\, mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~43, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~45\, mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~45, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[7]~6\, nios2_qsys_0|av_ld_byte2_data[7]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[7]\, nios2_qsys_0|av_ld_byte2_data[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[23]~32\, nios2_qsys_0|E_logic_result[23]~32, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[23]~71\, nios2_qsys_0|E_alu_result[23]~71, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[23]~72\, nios2_qsys_0|E_alu_result[23]~72, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[23]~90\, nios2_qsys_0|E_alu_result[23]~90, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[23]\, nios2_qsys_0|W_alu_result[23], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[23]~33\, nios2_qsys_0|W_rf_wr_data[23]~33, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[22]~44\, nios2_qsys_0|R_src1[22]~44, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[22]\, nios2_qsys_0|E_src1[22], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[22]~10\, nios2_qsys_0|E_logic_result[22]~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[22]~41\, nios2_qsys_0|E_alu_result[22]~41, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[22]~42\, nios2_qsys_0|E_alu_result[22]~42, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[22]~75\, nios2_qsys_0|E_alu_result[22]~75, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[22]\, nios2_qsys_0|W_alu_result[22], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~5\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[22]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[22], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~46\, mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~46, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~23\, mm_interconnect_0|width_adapter|data_reg~23, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[22]\, mm_interconnect_0|width_adapter|data_reg[22], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~47\, mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~47, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~48\, mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~48, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[6]~7\, nios2_qsys_0|av_ld_byte2_data[6]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[6]\, nios2_qsys_0|av_ld_byte2_data[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[22]~18\, nios2_qsys_0|W_rf_wr_data[22]~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[21]~45\, nios2_qsys_0|R_src1[21]~45, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[21]\, nios2_qsys_0|E_src1[21], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[21]~11\, nios2_qsys_0|E_logic_result[21]~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[21]~43\, nios2_qsys_0|E_alu_result[21]~43, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[21]~76\, nios2_qsys_0|E_alu_result[21]~76, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[21]~44\, nios2_qsys_0|E_alu_result[21]~44, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[21]\, nios2_qsys_0|W_alu_result[21], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~16\, mm_interconnect_0|width_adapter|data_reg~16, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[21]\, mm_interconnect_0|width_adapter|data_reg[21], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26\, mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~27\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~27, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[21]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[21], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~25\, mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~25, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27\, mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~27, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[5]~1\, nios2_qsys_0|av_ld_byte2_data[5]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[5]\, nios2_qsys_0|av_ld_byte2_data[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[21]~19\, nios2_qsys_0|W_rf_wr_data[21]~19, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_st_data[22]~3\, nios2_qsys_0|E_st_data[22]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[22]\, nios2_qsys_0|d_writedata[22], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~6\, mm_interconnect_0|cmd_xbar_mux|src_payload~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[22]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[22], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~5\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~34\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~34, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[21]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[21], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~26\, mm_interconnect_0|cmd_xbar_mux|src_payload~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[21]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[21], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~25\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~25, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~17\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[19]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[19], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~21\, mm_interconnect_0|cmd_xbar_mux|src_payload~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[19]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[19], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~20\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~28\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[20]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[20], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~28\, mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~28, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~17\, mm_interconnect_0|width_adapter|data_reg~17, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[20]\, mm_interconnect_0|width_adapter|data_reg[20], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~29\, mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~29, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~30\, mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[4]~2\, nios2_qsys_0|av_ld_byte2_data[4]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[4]\, nios2_qsys_0|av_ld_byte2_data[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[20]~12\, nios2_qsys_0|E_logic_result[20]~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[20]~45\, nios2_qsys_0|E_alu_result[20]~45, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[20]~46\, nios2_qsys_0|E_alu_result[20]~46, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[20]~77\, nios2_qsys_0|E_alu_result[20]~77, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[20]\, nios2_qsys_0|W_alu_result[20], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[20]~20\, nios2_qsys_0|W_rf_wr_data[20]~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_st_data[20]~7\, nios2_qsys_0|E_st_data[20]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[20]\, nios2_qsys_0|d_writedata[20], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[21]~50\, nios2_qsys_0|F_iw[21]~50, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[21]~51\, nios2_qsys_0|F_iw[21]~51, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[21]\, nios2_qsys_0|D_iw[21], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[19]~3\, nios2_qsys_0|E_src2[19]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[19]\, nios2_qsys_0|E_src2[19], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[19]~13\, nios2_qsys_0|E_logic_result[19]~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[19]~47\, nios2_qsys_0|E_alu_result[19]~47, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[19]~48\, nios2_qsys_0|E_alu_result[19]~48, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[19]~78\, nios2_qsys_0|E_alu_result[19]~78, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[19]\, nios2_qsys_0|W_alu_result[19], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~31\, mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~31, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~18\, mm_interconnect_0|width_adapter|data_reg~18, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[19]\, mm_interconnect_0|width_adapter|data_reg[19], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~32\, mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~32, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~33\, mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~33, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[3]~3\, nios2_qsys_0|av_ld_byte2_data[3]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[3]\, nios2_qsys_0|av_ld_byte2_data[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[19]~21\, nios2_qsys_0|W_rf_wr_data[19]~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[11]~2\, nios2_qsys_0|E_src1[11]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[11]\, nios2_qsys_0|E_src1[11], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[11]~3\, nios2_qsys_0|E_logic_result[11]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[11]~15\, nios2_qsys_0|W_alu_result[11]~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[11]~2\, nios2_qsys_0|W_alu_result[11]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[11]~feeder\, nios2_qsys_0|W_alu_result[11]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[11]\, nios2_qsys_0|W_alu_result[11], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[12]~2\, nios2_qsys_0|E_logic_result[12]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[12]~14\, nios2_qsys_0|W_alu_result[12]~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[12]~1\, nios2_qsys_0|W_alu_result[12]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[12]~feeder\, nios2_qsys_0|W_alu_result[12]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[12]\, nios2_qsys_0|W_alu_result[12], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|addr_router_001|Equal2~0\, mm_interconnect_0|addr_router_001|Equal2~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|byteen_reg~2\, mm_interconnect_0|width_adapter_001|byteen_reg~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|byteen_reg[2]\, mm_interconnect_0|width_adapter_001|byteen_reg[2], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|byteen_reg~1\, mm_interconnect_0|width_adapter_001|byteen_reg~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|byteen_reg[1]\, mm_interconnect_0|width_adapter_001|byteen_reg[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|byteen_reg~0\, mm_interconnect_0|width_adapter_001|byteen_reg~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|byteen_reg[0]\, mm_interconnect_0|width_adapter_001|byteen_reg[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_write~0\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_write~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|we_acceptance_code_0~2\, can_hw_controller_0|i_can_registers|we_acceptance_code_0~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|we_mode\, can_hw_controller_0|i_can_registers|we_mode, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[1]\, can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[2]~feeder\, can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[2]~feeder, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[2]\, can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[2]\, can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~14\, can_hw_controller_0|data_out~14, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[2]\, can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~13\, can_hw_controller_0|data_out~13, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~15\, can_hw_controller_0|data_out~15, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~16\, can_hw_controller_0|data_out~16, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out[2]\, can_hw_controller_0|data_out[2], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[2]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[2], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~19\, mm_interconnect_0|width_adapter|data_reg~19, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[18]\, mm_interconnect_0|width_adapter|data_reg[18], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~35\, mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~35, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~34\, mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~34, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~36\, mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~36, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[2]~4\, nios2_qsys_0|av_ld_byte2_data[2]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[2]\, nios2_qsys_0|av_ld_byte2_data[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[18]~14\, nios2_qsys_0|E_logic_result[18]~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[18]~49\, nios2_qsys_0|E_alu_result[18]~49, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[18]~50\, nios2_qsys_0|E_alu_result[18]~50, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[18]~79\, nios2_qsys_0|E_alu_result[18]~79, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[18]\, nios2_qsys_0|W_alu_result[18], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[18]~22\, nios2_qsys_0|W_rf_wr_data[18]~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_st_data[19]~2\, nios2_qsys_0|E_st_data[19]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[19]\, nios2_qsys_0|d_writedata[19], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~20, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~37\, mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~37, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~20\, mm_interconnect_0|width_adapter|data_reg~20, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[17]\, mm_interconnect_0|width_adapter|data_reg[17], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~38\, mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~38, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~39\, mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~39, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[1]~5\, nios2_qsys_0|av_ld_byte2_data[1]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[1]\, nios2_qsys_0|av_ld_byte2_data[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[17]~51\, nios2_qsys_0|E_alu_result[17]~51, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[17]~80\, nios2_qsys_0|E_alu_result[17]~80, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[17]~15\, nios2_qsys_0|E_logic_result[17]~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[17]~52\, nios2_qsys_0|E_alu_result[17]~52, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[17]\, nios2_qsys_0|W_alu_result[17], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[17]~23\, nios2_qsys_0|W_rf_wr_data[17]~23, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[16]~50\, nios2_qsys_0|R_src1[16]~50, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[16]\, nios2_qsys_0|E_src1[16], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[16]~16\, nios2_qsys_0|E_logic_result[16]~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[16]~37\, nios2_qsys_0|E_alu_result[16]~37, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[16]~38\, nios2_qsys_0|E_alu_result[16]~38, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[16]~73\, nios2_qsys_0|E_alu_result[16]~73, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[16]\, nios2_qsys_0|W_alu_result[16], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~14\, mm_interconnect_0|width_adapter|data_reg~14, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[16]\, mm_interconnect_0|width_adapter|data_reg[16], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~20\, mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~20, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~19\, mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~19, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~21\, mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[0]~0\, nios2_qsys_0|av_ld_byte2_data[0]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte2_data[0]\, nios2_qsys_0|av_ld_byte2_data[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[16]~16\, nios2_qsys_0|W_rf_wr_data[16]~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[26]\, nios2_qsys_0|d_writedata[26], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[31]~62\, nios2_qsys_0|F_iw[31]~62, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[31]~63\, nios2_qsys_0|F_iw[31]~63, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[31]\, nios2_qsys_0|D_iw[31], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[14]~51\, nios2_qsys_0|R_src1[14]~51, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[14]\, nios2_qsys_0|E_src1[14], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[14]\, nios2_qsys_0|E_shift_rot_result[14], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[13]~1\, nios2_qsys_0|E_shift_rot_result_nxt[13]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[13]\, nios2_qsys_0|E_shift_rot_result[13], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[12]~2\, nios2_qsys_0|E_shift_rot_result_nxt[12]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[12]\, nios2_qsys_0|E_shift_rot_result[12], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[11]~3\, nios2_qsys_0|E_shift_rot_result_nxt[11]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[11]\, nios2_qsys_0|E_shift_rot_result[11], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[10]~4\, nios2_qsys_0|E_shift_rot_result_nxt[10]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[10]\, nios2_qsys_0|E_shift_rot_result[10], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[9]~6\, nios2_qsys_0|E_shift_rot_result_nxt[9]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[9]\, nios2_qsys_0|E_shift_rot_result[9], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[8]~5\, nios2_qsys_0|E_shift_rot_result_nxt[8]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[8]\, nios2_qsys_0|E_shift_rot_result[8], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[7]~12\, nios2_qsys_0|E_shift_rot_result_nxt[7]~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[7]\, nios2_qsys_0|E_shift_rot_result[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[6]~13\, nios2_qsys_0|E_shift_rot_result_nxt[6]~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[6]\, nios2_qsys_0|E_shift_rot_result[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[5]~7\, nios2_qsys_0|E_shift_rot_result_nxt[5]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[5]\, nios2_qsys_0|E_shift_rot_result[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[4]~8\, nios2_qsys_0|E_shift_rot_result_nxt[4]~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[4]\, nios2_qsys_0|E_shift_rot_result[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[3]~9\, nios2_qsys_0|E_shift_rot_result_nxt[3]~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[3]\, nios2_qsys_0|E_shift_rot_result[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[2]~0\, nios2_qsys_0|E_shift_rot_result_nxt[2]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[2]\, nios2_qsys_0|E_shift_rot_result[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[1]~10\, nios2_qsys_0|E_shift_rot_result_nxt[1]~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[1]\, nios2_qsys_0|E_shift_rot_result[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[0]~14\, nios2_qsys_0|E_shift_rot_result_nxt[0]~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[0]\, nios2_qsys_0|E_shift_rot_result[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_shift_logical~1\, nios2_qsys_0|D_ctrl_shift_logical~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_shift_logical\, nios2_qsys_0|R_ctrl_shift_logical, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_fill_bit~0\, nios2_qsys_0|E_shift_rot_fill_bit~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[31]~16\, nios2_qsys_0|E_shift_rot_result_nxt[31]~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[31]\, nios2_qsys_0|E_shift_rot_result[31], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[30]~18\, nios2_qsys_0|E_shift_rot_result_nxt[30]~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[30]\, nios2_qsys_0|E_shift_rot_result[30], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[29]~26\, nios2_qsys_0|E_shift_rot_result_nxt[29]~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[29]\, nios2_qsys_0|E_shift_rot_result[29], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[28]~27\, nios2_qsys_0|E_shift_rot_result_nxt[28]~27, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[28]\, nios2_qsys_0|E_shift_rot_result[28], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[27]~28\, nios2_qsys_0|E_shift_rot_result_nxt[27]~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[27]\, nios2_qsys_0|E_shift_rot_result[27], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[26]~29\, nios2_qsys_0|E_shift_rot_result_nxt[26]~29, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[26]\, nios2_qsys_0|E_shift_rot_result[26], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[25]~30\, nios2_qsys_0|E_shift_rot_result_nxt[25]~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[25]\, nios2_qsys_0|E_shift_rot_result[25], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[24]~20\, nios2_qsys_0|E_shift_rot_result_nxt[24]~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[24]\, nios2_qsys_0|E_shift_rot_result[24], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[23]~31\, nios2_qsys_0|E_shift_rot_result_nxt[23]~31, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[23]\, nios2_qsys_0|E_shift_rot_result[23], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[22]~21\, nios2_qsys_0|E_shift_rot_result_nxt[22]~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[22]\, nios2_qsys_0|E_shift_rot_result[22], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[21]~22\, nios2_qsys_0|E_shift_rot_result_nxt[21]~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[21]\, nios2_qsys_0|E_shift_rot_result[21], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[20]~23\, nios2_qsys_0|E_shift_rot_result_nxt[20]~23, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[20]\, nios2_qsys_0|E_shift_rot_result[20], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[19]~24\, nios2_qsys_0|E_shift_rot_result_nxt[19]~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[19]\, nios2_qsys_0|E_shift_rot_result[19], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[18]~25\, nios2_qsys_0|E_shift_rot_result_nxt[18]~25, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[18]\, nios2_qsys_0|E_shift_rot_result[18], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[17]~19\, nios2_qsys_0|E_shift_rot_result_nxt[17]~19, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[17]\, nios2_qsys_0|E_shift_rot_result[17], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[16]~17\, nios2_qsys_0|E_shift_rot_result_nxt[16]~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[16]\, nios2_qsys_0|E_shift_rot_result[16], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result_nxt[15]~15\, nios2_qsys_0|E_shift_rot_result_nxt[15]~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_shift_rot_result[15]\, nios2_qsys_0|E_shift_rot_result[15], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[15]~23\, nios2_qsys_0|E_logic_result[15]~23, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[15]~55\, nios2_qsys_0|E_alu_result[15]~55, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[15]~56\, nios2_qsys_0|E_alu_result[15]~56, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[15]~82\, nios2_qsys_0|E_alu_result[15]~82, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[15]\, nios2_qsys_0|W_alu_result[15], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[15]~25\, nios2_qsys_0|W_rf_wr_data[15]~25, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_st_data[18]~5\, nios2_qsys_0|E_st_data[18]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[18]\, nios2_qsys_0|d_writedata[18], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[20]~52\, nios2_qsys_0|F_iw[20]~52, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[20]~53\, nios2_qsys_0|F_iw[20]~53, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[20]\, nios2_qsys_0|D_iw[20], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[14]~15\, nios2_qsys_0|R_src2_lo[14]~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[14]\, nios2_qsys_0|E_src2[14], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[14]~17\, nios2_qsys_0|E_logic_result[14]~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[14]~53\, nios2_qsys_0|E_alu_result[14]~53, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[14]~54\, nios2_qsys_0|E_alu_result[14]~54, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result[14]~81\, nios2_qsys_0|E_alu_result[14]~81, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[14]\, nios2_qsys_0|W_alu_result[14], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[14]~24\, nios2_qsys_0|W_rf_wr_data[14]~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_st_data[17]~1\, nios2_qsys_0|E_st_data[17]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[17]\, nios2_qsys_0|d_writedata[17], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~22\, mm_interconnect_0|cmd_xbar_mux|src_payload~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[17]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[17], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~7\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[20]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[20], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~35\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~35, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~36\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~36, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[21]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[21], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~8\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[19]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[19], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~37\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~37, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~38\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~38, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[20]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[20], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~33\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~33, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[17]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[17], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~15\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[16]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[16], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~16\, mm_interconnect_0|cmd_xbar_mux|src_payload~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[16]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[16], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~15\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~31\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~31, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[6]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[6], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~19\, mm_interconnect_0|cmd_xbar_mux|src_payload~19, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[6]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~18\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[5]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[5]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[5], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~14\, mm_interconnect_0|cmd_xbar_mux|src_payload~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[5]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~13\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.000, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~10\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~11\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~12\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[1]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[1]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~14\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~15\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[2]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~2\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[2]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~16\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~17\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[3]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~3\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[3]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~18\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~19\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~19, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~4\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[4]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~26\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~27\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~27, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[5]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~9\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[5]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~39\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~39, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~40\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~40, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[6]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~20\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[6]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux30~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|Mux30~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[7]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~13\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[4]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[4]\, nios2_qsys_0|d_writedata[4], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~5\, mm_interconnect_0|cmd_xbar_mux|src_payload~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[4]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~3\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[3]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[3]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[3]\, nios2_qsys_0|d_writedata[3], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~3\, mm_interconnect_0|cmd_xbar_mux|src_payload~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[3]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[2]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[2]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[1]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[1]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~32\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~32, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[7]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~22\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[7]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~63\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~63, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~64\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~64, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[8]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[8], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~25\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~25, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[8]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[8], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~3\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[8]~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[8]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[8], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~69\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~69, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~70\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~70, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[9]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[9], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~29\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~29, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[9]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[9], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~77\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~77, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~78\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~78, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[10]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[10], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~28\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[10]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[10], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~75\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~75, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~76\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~76, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[11]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[11], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~31\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~31, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[11]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[11], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~81\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~81, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~82\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~82, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[12]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[12], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[9]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[9], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~25\, mm_interconnect_0|cmd_xbar_mux|src_payload~25, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[9]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[9], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~24\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~13\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[13]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[13], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~4\, mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~4, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~4\, mm_interconnect_0|width_adapter|data_reg~4, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[13]\, mm_interconnect_0|width_adapter|data_reg[13], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~5\, mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~5, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6\, mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[5]~1\, nios2_qsys_0|av_ld_byte1_data[5]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data_en~2\, nios2_qsys_0|av_ld_byte1_data_en~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[5]\, nios2_qsys_0|av_ld_byte1_data[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[13]~6\, nios2_qsys_0|W_rf_wr_data[13]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[28]\, nios2_qsys_0|d_writedata[28], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~21\, mm_interconnect_0|width_adapter_001|data_reg~21, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[20]\, mm_interconnect_0|width_adapter_001|data_reg[20], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~16\, mm_interconnect_0|width_adapter_001|data_reg~16, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[12]\, mm_interconnect_0|width_adapter_001|data_reg[12], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~11\, mm_interconnect_0|width_adapter_001|data_reg~11, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[4]\, mm_interconnect_0|width_adapter_001|data_reg[4], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|out_data[4]~6\, mm_interconnect_0|width_adapter_001|out_data[4]~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[3]\, can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[4]\, can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[4], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~26\, can_hw_controller_0|data_out~26, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[4]\, can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[4], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~25\, can_hw_controller_0|data_out~25, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~27\, can_hw_controller_0|data_out~27, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[4]\, can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[4], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~28\, can_hw_controller_0|data_out~28, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out[4]\, can_hw_controller_0|data_out[4], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[4]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[4], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~5\, mm_interconnect_0|width_adapter|data_reg~5, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[12]\, mm_interconnect_0|width_adapter|data_reg[12], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~8\, mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~14\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[12]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[12], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~7\, mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~7, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~9\, mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[4]~2\, nios2_qsys_0|av_ld_byte1_data[4]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[4]\, nios2_qsys_0|av_ld_byte1_data[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[12]~7\, nios2_qsys_0|W_rf_wr_data[12]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[30]~6\, nios2_qsys_0|d_writedata[30]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[14]\, nios2_qsys_0|d_writedata[14], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~12\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[11]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[11], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~10\, mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~10, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12\, mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[3]~3\, nios2_qsys_0|av_ld_byte1_data[3]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[3]\, nios2_qsys_0|av_ld_byte1_data[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[11]~8\, nios2_qsys_0|W_rf_wr_data[11]~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[29]~5\, nios2_qsys_0|d_writedata[29]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[13]\, nios2_qsys_0|d_writedata[13], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~11, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13\, mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~7\, mm_interconnect_0|width_adapter|data_reg~7, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[10]\, mm_interconnect_0|width_adapter|data_reg[10], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14\, mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~15\, mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[2]~4\, nios2_qsys_0|av_ld_byte1_data[2]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[2]\, nios2_qsys_0|av_ld_byte1_data[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[10]~9\, nios2_qsys_0|W_rf_wr_data[10]~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[25]\, nios2_qsys_0|d_writedata[25], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[30]~60\, nios2_qsys_0|F_iw[30]~60, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[30]~61\, nios2_qsys_0|F_iw[30]~61, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[30]\, nios2_qsys_0|D_iw[30], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[1]~42\, nios2_qsys_0|R_src1[1]~42, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[1]\, nios2_qsys_0|E_src1[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_arith_result[1]~1\, nios2_qsys_0|E_arith_result[1]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_mem_byte_en[0]~6\, nios2_qsys_0|E_mem_byte_en[0]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_byteenable[0]\, nios2_qsys_0|d_byteenable[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[32]\, mm_interconnect_0|cmd_xbar_mux|src_data[32], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|byteenable[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~11\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~1\, mm_interconnect_0|cmd_xbar_mux|src_payload~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~24\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[22]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[22], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~21\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[22]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[22], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~61\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~61, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~62\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~62, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[23]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[23], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~23\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~23, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[23]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[23], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~65\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~65, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~66\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~66, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[24]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[24], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetlatch, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~54\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~54, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[33]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[33], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~16\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[31]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[31], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~52\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~52, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~53\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~53, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[32]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[32], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~6\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[8]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[8], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~18\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[25]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[25], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~10\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[25]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[25], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~41\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~41, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~42\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~42, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[26]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[26], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[2]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~2\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[3]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~3\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[5]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~26\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[9]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[9], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16\, mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~8\, mm_interconnect_0|width_adapter|data_reg~8, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[9]\, mm_interconnect_0|width_adapter|data_reg[9], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~17\, mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~17, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~18\, mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[1]~5\, nios2_qsys_0|av_ld_byte1_data[1]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[1]\, nios2_qsys_0|av_ld_byte1_data[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[9]~10\, nios2_qsys_0|W_rf_wr_data[9]~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[28]~4\, nios2_qsys_0|d_writedata[28]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[12]\, nios2_qsys_0|d_writedata[12], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~16\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[14]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[14], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[14]~28\, nios2_qsys_0|F_iw[14]~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[14]~29\, nios2_qsys_0|F_iw[14]~29, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[14]\, nios2_qsys_0|D_iw[14], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[8]~9\, nios2_qsys_0|R_src2_lo[8]~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[8]\, nios2_qsys_0|E_src2[8], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[8]~5\, nios2_qsys_0|E_logic_result[8]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[8]~17\, nios2_qsys_0|W_alu_result[8]~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[8]~5\, nios2_qsys_0|W_alu_result[8]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[8]~feeder\, nios2_qsys_0|W_alu_result[8]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[8]\, nios2_qsys_0|W_alu_result[8], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~1\, mm_interconnect_0|width_adapter|data_reg~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[8]\, mm_interconnect_0|width_adapter|data_reg[8], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~2\, mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~1\, mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~3\, mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[0]~0\, nios2_qsys_0|av_ld_byte1_data[0]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[0]\, nios2_qsys_0|av_ld_byte1_data[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[8]~3\, nios2_qsys_0|W_rf_wr_data[8]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[7]~10\, nios2_qsys_0|R_src2_lo[7]~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[7]\, nios2_qsys_0|E_src2[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[7]~18\, nios2_qsys_0|E_logic_result[7]~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[7]~19\, nios2_qsys_0|W_alu_result[7]~19, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[7]~13\, nios2_qsys_0|W_alu_result[7]~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[7]~feeder\, nios2_qsys_0|W_alu_result[7]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[7]\, nios2_qsys_0|W_alu_result[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[7]~11\, nios2_qsys_0|W_rf_wr_data[7]~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[26]~2\, nios2_qsys_0|d_writedata[26]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[10]\, nios2_qsys_0|d_writedata[10], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~23, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[9]~48\, nios2_qsys_0|F_iw[9]~48, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[9]~49\, nios2_qsys_0|F_iw[9]~49, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[9]\, nios2_qsys_0|D_iw[9], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[5]~6\, nios2_qsys_0|E_src1[5]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[5]\, nios2_qsys_0|E_src1[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_arith_result[5]~3\, nios2_qsys_0|E_arith_result[5]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[5]~7\, nios2_qsys_0|E_logic_result[5]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[5]~6\, nios2_qsys_0|W_alu_result[5]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[5]\, nios2_qsys_0|W_alu_result[5], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[41]\, mm_interconnect_0|cmd_xbar_mux|src_data[41], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[3]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~2\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~31\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~31, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[29]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[29], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[29]~58\, nios2_qsys_0|F_iw[29]~58, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[29]~59\, nios2_qsys_0|F_iw[29]~59, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[29]\, nios2_qsys_0|D_iw[29], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[0]~43\, nios2_qsys_0|R_src1[0]~43, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[0]\, nios2_qsys_0|E_src1[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_arith_result[0]~2\, nios2_qsys_0|E_arith_result[0]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_mem_byte_en[1]~7\, nios2_qsys_0|E_mem_byte_en[1]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_byteenable[1]\, nios2_qsys_0|d_byteenable[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[33]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[33], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~22\, mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~22, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~15\, mm_interconnect_0|width_adapter|data_reg~15, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[15]\, mm_interconnect_0|width_adapter|data_reg[15], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~23\, mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~23, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~24\, mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[7]~6\, nios2_qsys_0|av_ld_byte1_data[7]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[7]\, nios2_qsys_0|av_ld_byte1_data[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~21\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[7]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[7], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[7]~18\, nios2_qsys_0|av_ld_byte0_data_nxt[7]~18, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~9\, mm_interconnect_0|width_adapter|data_reg~9, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[7]\, mm_interconnect_0|width_adapter|data_reg[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[7]~16\, nios2_qsys_0|av_ld_byte0_data_nxt[7]~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[7]~17\, nios2_qsys_0|av_ld_byte0_data_nxt[7]~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[7]~19\, nios2_qsys_0|av_ld_byte0_data_nxt[7]~19, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data[2]~0\, nios2_qsys_0|av_ld_byte0_data[2]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data[7]\, nios2_qsys_0|av_ld_byte0_data[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal1~0\, nios2_qsys_0|Equal1~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_b_is_dst~2\, nios2_qsys_0|D_ctrl_b_is_dst~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_ld_signed\, nios2_qsys_0|R_ctrl_ld_signed, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_fill_bit~0\, nios2_qsys_0|av_fill_bit~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~40\, mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~40, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~21\, mm_interconnect_0|width_adapter|data_reg~21, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[14]\, mm_interconnect_0|width_adapter|data_reg[14], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~41\, mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~41, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~42\, mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~42, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[6]~7\, nios2_qsys_0|av_ld_byte1_data[6]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte1_data[6]\, nios2_qsys_0|av_ld_byte1_data[6], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~10\, mm_interconnect_0|width_adapter|data_reg~10, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[6]\, mm_interconnect_0|width_adapter|data_reg[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[6]~21\, nios2_qsys_0|av_ld_byte0_data_nxt[6]~21, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[32]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[32], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~8, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~9, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~13, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~18, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~19, CAN_CONTROLLER, 1
instance = comp, \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\, onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~20\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[6]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[6], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[6]~20\, nios2_qsys_0|av_ld_byte0_data_nxt[6]~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[6]~22\, nios2_qsys_0|av_ld_byte0_data_nxt[6]~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[6]~37\, nios2_qsys_0|av_ld_byte0_data_nxt[6]~37, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data[6]\, nios2_qsys_0|av_ld_byte0_data[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[6]~12\, nios2_qsys_0|W_rf_wr_data[6]~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[5]\, nios2_qsys_0|d_writedata[5], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~22\, mm_interconnect_0|width_adapter_001|data_reg~22, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[21]\, mm_interconnect_0|width_adapter_001|data_reg[21], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~17\, mm_interconnect_0|width_adapter_001|data_reg~17, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[13]\, mm_interconnect_0|width_adapter_001|data_reg[13], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~12\, mm_interconnect_0|width_adapter_001|data_reg~12, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[5]\, mm_interconnect_0|width_adapter_001|data_reg[5], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|out_data[5]~7\, mm_interconnect_0|width_adapter_001|out_data[5]~7, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[5]\, can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[5], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[5]\, can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[5], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~21\, can_hw_controller_0|data_out~21, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[5]\, can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[5], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~22\, can_hw_controller_0|data_out~22, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~23\, can_hw_controller_0|data_out~23, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~24\, can_hw_controller_0|data_out~24, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out[5]\, can_hw_controller_0|data_out[5], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[5]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[5], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~11\, mm_interconnect_0|width_adapter|data_reg~11, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[5]\, mm_interconnect_0|width_adapter|data_reg[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[5]~23\, nios2_qsys_0|av_ld_byte0_data_nxt[5]~23, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[5]~24\, nios2_qsys_0|av_ld_byte0_data_nxt[5]~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~15\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[5]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[5], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[5]~25\, nios2_qsys_0|av_ld_byte0_data_nxt[5]~25, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[5]~26\, nios2_qsys_0|av_ld_byte0_data_nxt[5]~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data[5]\, nios2_qsys_0|av_ld_byte0_data[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[5]~13\, nios2_qsys_0|W_rf_wr_data[5]~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[4]~13\, nios2_qsys_0|R_src2_lo[4]~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[4]\, nios2_qsys_0|E_src2[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[4]~8\, nios2_qsys_0|E_logic_result[4]~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[4]~8\, nios2_qsys_0|W_alu_result[4]~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[4]\, nios2_qsys_0|W_alu_result[4], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~12\, mm_interconnect_0|width_adapter|data_reg~12, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[4]\, mm_interconnect_0|width_adapter|data_reg[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[4]~27\, nios2_qsys_0|av_ld_byte0_data_nxt[4]~27, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[4]~28\, nios2_qsys_0|av_ld_byte0_data_nxt[4]~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[4]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[4], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[4]~29\, nios2_qsys_0|av_ld_byte0_data_nxt[4]~29, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[4]~30\, nios2_qsys_0|av_ld_byte0_data_nxt[4]~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data[4]\, nios2_qsys_0|av_ld_byte0_data[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[4]~14\, nios2_qsys_0|W_rf_wr_data[4]~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[27]~3\, nios2_qsys_0|d_writedata[27]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[11]\, nios2_qsys_0|d_writedata[11], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~9\, mm_interconnect_0|width_adapter_001|data_reg~9, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[19]\, mm_interconnect_0|width_adapter_001|data_reg[19], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~7\, mm_interconnect_0|width_adapter_001|data_reg~7, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[11]\, mm_interconnect_0|width_adapter_001|data_reg[11], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~4\, mm_interconnect_0|width_adapter_001|data_reg~4, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[3]\, mm_interconnect_0|width_adapter_001|data_reg[3], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|out_data[3]~4\, mm_interconnect_0|width_adapter_001|out_data[3]~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[2]~feeder\, can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[2]~feeder, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[2]\, can_hw_controller_0|i_can_registers|MODE_REG_BASIC|data_out_xhdl1[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[3]\, can_hw_controller_0|i_can_registers|TX_DATA_REG2|data_out_xhdl1[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~30\, can_hw_controller_0|data_out~30, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[3]\, can_hw_controller_0|i_can_registers|TX_DATA_REG6|data_out_xhdl1[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~29\, can_hw_controller_0|data_out~29, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~31\, can_hw_controller_0|data_out~31, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[3]~feeder\, can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[3]~feeder, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[3]\, can_hw_controller_0|i_can_registers|ACCEPTANCE_CODE_REG0|data_out_xhdl1[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out~32\, can_hw_controller_0|data_out~32, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|data_out[3]\, can_hw_controller_0|data_out[3], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[3]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_readdata_pre[3], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~13\, mm_interconnect_0|width_adapter|data_reg~13, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[3]\, mm_interconnect_0|width_adapter|data_reg[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[3]~31\, nios2_qsys_0|av_ld_byte0_data_nxt[3]~31, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[3]~32\, nios2_qsys_0|av_ld_byte0_data_nxt[3]~32, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|Equal0~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~3\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[3]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[3], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[3]~33\, nios2_qsys_0|av_ld_byte0_data_nxt[3]~33, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[3]~34\, nios2_qsys_0|av_ld_byte0_data_nxt[3]~34, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data[3]\, nios2_qsys_0|av_ld_byte0_data[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[3]~15\, nios2_qsys_0|W_rf_wr_data[3]~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[11]~6\, nios2_qsys_0|R_src2_lo[11]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[11]\, nios2_qsys_0|E_src2[11], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_no_crst_nxt[9]~4\, nios2_qsys_0|F_pc_no_crst_nxt[9]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_no_crst_nxt[9]~5\, nios2_qsys_0|F_pc_no_crst_nxt[9]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_no_crst_nxt[9]~6\, nios2_qsys_0|F_pc_no_crst_nxt[9]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[9]\, nios2_qsys_0|F_pc[9], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[47]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[47], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[7]~38\, nios2_qsys_0|F_iw[7]~38, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[7]~39\, nios2_qsys_0|F_iw[7]~39, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[7]\, nios2_qsys_0|D_iw[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[1]~2\, nios2_qsys_0|R_src2_lo[1]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[1]\, nios2_qsys_0|E_src2[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[1]~20\, nios2_qsys_0|E_logic_result[1]~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[1]~11\, nios2_qsys_0|W_alu_result[1]~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[1]\, nios2_qsys_0|W_alu_result[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\, mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_align_cycle_nxt[0]~0\, nios2_qsys_0|av_ld_align_cycle_nxt[0]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_align_cycle[0]\, nios2_qsys_0|av_ld_align_cycle[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_align_cycle_nxt[1]~1\, nios2_qsys_0|av_ld_align_cycle_nxt[1]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_align_cycle[1]\, nios2_qsys_0|av_ld_align_cycle[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[0]~21\, nios2_qsys_0|E_logic_result[0]~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[0]~22\, nios2_qsys_0|E_logic_result[0]~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[0]~10\, nios2_qsys_0|W_alu_result[0]~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[0]\, nios2_qsys_0|W_alu_result[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_rshift8~0\, nios2_qsys_0|av_ld_rshift8~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~2\, mm_interconnect_0|width_adapter|data_reg~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[2]\, mm_interconnect_0|width_adapter|data_reg[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[2]~11\, nios2_qsys_0|av_ld_byte0_data_nxt[2]~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_go, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~11\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[2]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[2], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[2]~10\, nios2_qsys_0|av_ld_byte0_data_nxt[2]~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[2]~12\, nios2_qsys_0|av_ld_byte0_data_nxt[2]~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[2]~35\, nios2_qsys_0|av_ld_byte0_data_nxt[2]~35, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data[2]\, nios2_qsys_0|av_ld_byte0_data[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[2]~4\, nios2_qsys_0|W_rf_wr_data[2]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[10]~7\, nios2_qsys_0|R_src2_lo[10]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[10]\, nios2_qsys_0|E_src2[10], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[10]~4\, nios2_qsys_0|E_logic_result[10]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[10]~16\, nios2_qsys_0|W_alu_result[10]~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[10]~3\, nios2_qsys_0|W_alu_result[10]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[10]~feeder\, nios2_qsys_0|W_alu_result[10]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[10]\, nios2_qsys_0|W_alu_result[10], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[46]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[46], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[13]~22\, nios2_qsys_0|F_iw[13]~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[13]~23\, nios2_qsys_0|F_iw[13]~23, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[13]\, nios2_qsys_0|D_iw[13], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_retaddr~0\, nios2_qsys_0|D_ctrl_retaddr~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal101~3\, nios2_qsys_0|Equal101~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_rdctl_inst\, nios2_qsys_0|R_ctrl_rdctl_inst, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_result~36\, nios2_qsys_0|E_alu_result~36, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~10\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[1]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[1]~13\, nios2_qsys_0|av_ld_byte0_data_nxt[1]~13, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~3\, mm_interconnect_0|width_adapter|data_reg~3, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[1]\, mm_interconnect_0|width_adapter|data_reg[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[1]~14\, nios2_qsys_0|av_ld_byte0_data_nxt[1]~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[1]~15\, nios2_qsys_0|av_ld_byte0_data_nxt[1]~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[1]~36\, nios2_qsys_0|av_ld_byte0_data_nxt[1]~36, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data[1]\, nios2_qsys_0|av_ld_byte0_data[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[1]~5\, nios2_qsys_0|W_rf_wr_data[1]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[9]~8\, nios2_qsys_0|R_src2_lo[9]~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[9]\, nios2_qsys_0|E_src2[9], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[7]~1\, nios2_qsys_0|F_pc[7]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[7]\, nios2_qsys_0|F_pc[7], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[45]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[45], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[28]~56\, nios2_qsys_0|F_iw[28]~56, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[28]~57\, nios2_qsys_0|F_iw[28]~57, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[28]\, nios2_qsys_0|D_iw[28], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[8]~5\, nios2_qsys_0|E_src1[8]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[8]\, nios2_qsys_0|E_src1[8], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[6]~2\, nios2_qsys_0|F_pc[6]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[6]\, nios2_qsys_0|F_pc[6], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[44]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[44], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[5]~26\, nios2_qsys_0|F_iw[5]~26, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[5]~27\, nios2_qsys_0|F_iw[5]~27, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[5]\, nios2_qsys_0|D_iw[5], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_jmp_direct~0\, nios2_qsys_0|D_ctrl_jmp_direct~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_jmp_direct\, nios2_qsys_0|R_ctrl_jmp_direct, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1~40\, nios2_qsys_0|R_src1~40, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[7]~10\, nios2_qsys_0|E_src1[7]~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[7]\, nios2_qsys_0|E_src1[7], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[5]~7\, nios2_qsys_0|F_pc[5]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[5]\, nios2_qsys_0|F_pc[5], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[43]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[43], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[23]~6\, nios2_qsys_0|F_iw[23]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[23]~7\, nios2_qsys_0|F_iw[23]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[23]\, nios2_qsys_0|D_iw[23], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_st_data[16]~0\, nios2_qsys_0|E_st_data[16]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[16]\, nios2_qsys_0|d_writedata[16], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[22]~4\, nios2_qsys_0|F_iw[22]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[22]~5\, nios2_qsys_0|F_iw[22]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[22]\, nios2_qsys_0|D_iw[22], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[6]~11\, nios2_qsys_0|R_src2_lo[6]~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[6]\, nios2_qsys_0|E_src2[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[4]~6\, nios2_qsys_0|F_pc[4]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[6]~19\, nios2_qsys_0|E_logic_result[6]~19, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[6]~12\, nios2_qsys_0|W_alu_result[6]~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[6]\, nios2_qsys_0|W_alu_result[6], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[42]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[42], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[27]~54\, nios2_qsys_0|F_iw[27]~54, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[27]~55\, nios2_qsys_0|F_iw[27]~55, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[27]\, nios2_qsys_0|D_iw[27], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[3]~9\, nios2_qsys_0|E_src1[3]~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[3]\, nios2_qsys_0|E_src1[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[3]~9\, nios2_qsys_0|E_logic_result[3]~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[3]~9\, nios2_qsys_0|W_alu_result[3]~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[3]\, nios2_qsys_0|W_alu_result[3], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[39]\, mm_interconnect_0|cmd_xbar_mux|src_data[39], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[1]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~9\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[26]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[26], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[26]~12\, nios2_qsys_0|F_iw[26]~12, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[26]~13\, nios2_qsys_0|F_iw[26]~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[26]\, nios2_qsys_0|D_iw[26], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_b_is_dst~0\, nios2_qsys_0|D_ctrl_b_is_dst~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_b_is_dst~1\, nios2_qsys_0|D_ctrl_b_is_dst~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_dst_regnum[4]~4\, nios2_qsys_0|D_dst_regnum[4]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_dst_regnum[4]\, nios2_qsys_0|R_dst_regnum[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[24]~0\, nios2_qsys_0|d_writedata[24]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[24]~feeder\, nios2_qsys_0|d_writedata[24]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[24]\, nios2_qsys_0|d_writedata[24], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[24]~8\, nios2_qsys_0|F_iw[24]~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[24]~9\, nios2_qsys_0|F_iw[24]~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[24]\, nios2_qsys_0|D_iw[24], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_dst_regnum[2]~6\, nios2_qsys_0|D_dst_regnum[2]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_dst_regnum[2]\, nios2_qsys_0|R_dst_regnum[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src1[31]~53\, nios2_qsys_0|R_src1[31]~53, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[31]\, nios2_qsys_0|E_src1[31], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_arith_src1[31]\, nios2_qsys_0|E_arith_src1[31], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add1~64\, nios2_qsys_0|Add1~64, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Add2~64\, nios2_qsys_0|Add2~64, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_arith_result[32]~4\, nios2_qsys_0|E_arith_result[32]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal122~6\, nios2_qsys_0|Equal122~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal122~7\, nios2_qsys_0|Equal122~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal122~8\, nios2_qsys_0|Equal122~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal122~5\, nios2_qsys_0|Equal122~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal122~9\, nios2_qsys_0|Equal122~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal122~2\, nios2_qsys_0|Equal122~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[9]~6\, nios2_qsys_0|E_logic_result[9]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal122~1\, nios2_qsys_0|Equal122~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[13]~1\, nios2_qsys_0|E_logic_result[13]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal122~0\, nios2_qsys_0|Equal122~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal122~3\, nios2_qsys_0|Equal122~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal122~4\, nios2_qsys_0|Equal122~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_logic_op_raw[1]~1\, nios2_qsys_0|D_logic_op_raw[1]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_compare_op[1]\, nios2_qsys_0|R_compare_op[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_logic_op_raw[0]~0\, nios2_qsys_0|D_logic_op_raw[0]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_compare_op[0]\, nios2_qsys_0|R_compare_op[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_cmp_result~0\, nios2_qsys_0|E_cmp_result~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_cmp_result~1\, nios2_qsys_0|E_cmp_result~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_cmp_result\, nios2_qsys_0|W_cmp_result, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal101~4\, nios2_qsys_0|Equal101~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_uncond_cti_non_br~0\, nios2_qsys_0|D_ctrl_uncond_cti_non_br~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal101~5\, nios2_qsys_0|Equal101~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_uncond_cti_non_br~1\, nios2_qsys_0|D_ctrl_uncond_cti_non_br~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_uncond_cti_non_br\, nios2_qsys_0|R_ctrl_uncond_cti_non_br, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_sel_nxt~0\, nios2_qsys_0|F_pc_sel_nxt~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_sel_nxt.10~0\, nios2_qsys_0|F_pc_sel_nxt.10~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_no_crst_nxt[3]~7\, nios2_qsys_0|F_pc_no_crst_nxt[3]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[3]\, nios2_qsys_0|F_pc[3], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[41]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[41], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[3]~2\, nios2_qsys_0|F_iw[3]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[3]~3\, nios2_qsys_0|F_iw[3]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[3]\, nios2_qsys_0|D_iw[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal2~0\, nios2_qsys_0|Equal2~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal2~5\, nios2_qsys_0|Equal2~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_alu_subtract~2\, nios2_qsys_0|D_ctrl_alu_subtract~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_alu_subtract~3\, nios2_qsys_0|D_ctrl_alu_subtract~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_alu_subtract~4\, nios2_qsys_0|D_ctrl_alu_subtract~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_sub~0\, nios2_qsys_0|E_alu_sub~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_alu_sub\, nios2_qsys_0|E_alu_sub, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[2]~5\, nios2_qsys_0|F_pc[2]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[2]\, nios2_qsys_0|F_pc[2], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[40]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[40], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[2]~18\, nios2_qsys_0|F_iw[2]~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[2]~19\, nios2_qsys_0|F_iw[2]~19, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[2]\, nios2_qsys_0|D_iw[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_use_imm~0\, nios2_qsys_0|R_src2_use_imm~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_wr_dst_reg~4\, nios2_qsys_0|D_wr_dst_reg~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_use_imm~1\, nios2_qsys_0|R_src2_use_imm~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_use_imm\, nios2_qsys_0|R_src2_use_imm, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[2]~1\, nios2_qsys_0|R_src2_lo[2]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[2]\, nios2_qsys_0|E_src2[2], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[0]~3\, nios2_qsys_0|F_pc[0]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[0]\, nios2_qsys_0|F_pc[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[38]\, mm_interconnect_0|cmd_xbar_mux|src_data[38], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~22\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~22, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[30]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[30], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~15\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[30]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[30], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~51\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~51, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[31], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~14\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[29]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[29], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~49\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~49, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~50\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~50, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[30]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[30], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~13\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~13, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[28]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[28], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~47\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~47, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~48\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~48, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[29]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[29], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~11\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[27]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[27], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~43\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~43, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~44\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~44, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[28]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[28], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[4]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~4\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|Equal0~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[18]~7\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[18]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[18]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[18], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~18\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[18]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[18], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~57\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~57, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~58\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~58, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[19]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[19], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~17\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[17]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[17], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~55\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~55, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~56\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~56, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[18]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[18], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~6\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[16]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[16], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~33\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~33, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~34\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~34, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[17]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[17], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~8\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[10]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[10], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_access, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~18\, mm_interconnect_0|cmd_xbar_mux|src_payload~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[8]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[8], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~17\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~18\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[15]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[15], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[15]~32\, nios2_qsys_0|F_iw[15]~32, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[15]~33\, nios2_qsys_0|F_iw[15]~33, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[15]\, nios2_qsys_0|D_iw[15], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_retaddr~1\, nios2_qsys_0|D_ctrl_retaddr~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_exception~2\, nios2_qsys_0|D_ctrl_exception~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0\, nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_force_src2_zero~3\, nios2_qsys_0|D_ctrl_force_src2_zero~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_force_src2_zero~0\, nios2_qsys_0|D_ctrl_force_src2_zero~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_force_src2_zero~1\, nios2_qsys_0|D_ctrl_force_src2_zero~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal2~9\, nios2_qsys_0|Equal2~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal2~11\, nios2_qsys_0|Equal2~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_force_src2_zero~2\, nios2_qsys_0|D_ctrl_force_src2_zero~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_force_src2_zero~4\, nios2_qsys_0|D_ctrl_force_src2_zero~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_force_src2_zero\, nios2_qsys_0|R_ctrl_force_src2_zero, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo~0\, nios2_qsys_0|R_src2_lo~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_src2_lo[3]~14\, nios2_qsys_0|R_src2_lo[3]~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src2[3]\, nios2_qsys_0|E_src2[3], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[1]~4\, nios2_qsys_0|F_pc[1]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[1]\, nios2_qsys_0|F_pc[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[39]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[39], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[1]~14\, nios2_qsys_0|F_iw[1]~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[1]~15\, nios2_qsys_0|F_iw[1]~15, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[1]\, nios2_qsys_0|D_iw[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal2~2\, nios2_qsys_0|Equal2~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_alu_force_xor~7\, nios2_qsys_0|D_ctrl_alu_force_xor~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_alu_force_xor~5\, nios2_qsys_0|D_ctrl_alu_force_xor~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_alu_force_xor~6\, nios2_qsys_0|D_ctrl_alu_force_xor~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_alu_force_xor~9\, nios2_qsys_0|D_ctrl_alu_force_xor~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_alu_force_xor~8\, nios2_qsys_0|D_ctrl_alu_force_xor~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_logic_op[0]~1\, nios2_qsys_0|D_logic_op[0]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_logic_op[0]\, nios2_qsys_0|R_logic_op[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_logic_result[2]~0\, nios2_qsys_0|E_logic_result[2]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[2]~7\, nios2_qsys_0|W_alu_result[2]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[2]\, nios2_qsys_0|W_alu_result[2], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[38]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[38], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~4\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[0]~16\, nios2_qsys_0|F_iw[0]~16, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[0]~17\, nios2_qsys_0|F_iw[0]~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[0]\, nios2_qsys_0|D_iw[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal2~3\, nios2_qsys_0|Equal2~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal2~10\, nios2_qsys_0|Equal2~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0\, nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1\, nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_dst_regnum[4]~0\, nios2_qsys_0|D_dst_regnum[4]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_dst_regnum[1]~2\, nios2_qsys_0|D_dst_regnum[1]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_dst_regnum[1]~3\, nios2_qsys_0|D_dst_regnum[1]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_dst_regnum[1]\, nios2_qsys_0|R_dst_regnum[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[9]~4\, nios2_qsys_0|E_src1[9]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[9]\, nios2_qsys_0|E_src1[9], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[9]~18\, nios2_qsys_0|W_alu_result[9]~18, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[9]~4\, nios2_qsys_0|W_alu_result[9]~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[9]~feeder\, nios2_qsys_0|W_alu_result[9]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[9]\, nios2_qsys_0|W_alu_result[9], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|addr_router_001|Equal2~1\, mm_interconnect_0|addr_router_001|Equal2~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|count[0]~0\, mm_interconnect_0|width_adapter_001|count[0]~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|count[0]~1\, mm_interconnect_0|width_adapter_001|count[0]~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|count[0]\, mm_interconnect_0|width_adapter_001|count[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|Add4~0\, mm_interconnect_0|width_adapter_001|Add4~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|count[0]~2\, mm_interconnect_0|width_adapter_001|count[0]~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|count[1]\, mm_interconnect_0|width_adapter_001|count[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1\, mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|use_reg~0\, mm_interconnect_0|width_adapter_001|use_reg~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|use_reg~1\, mm_interconnect_0|width_adapter_001|use_reg~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|use_reg\, mm_interconnect_0|width_adapter_001|use_reg, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|out_data[8]~2\, mm_interconnect_0|width_adapter_001|out_data[8]~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~3\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~3, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[0]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~2\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0\, mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3\, mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2\, mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0\, mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4\, mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0\, mm_interconnect_0|nios2_qsys_0_data_master_translator|write_accepted~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0\, mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer\, mm_interconnect_0|nios2_qsys_0_data_master_translator|end_begintransfer, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0\, mm_interconnect_0|nios2_qsys_0_data_master_translator|av_waitrequest~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_st_stall\, nios2_qsys_0|E_st_stall, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_write\, nios2_qsys_0|d_write, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3\, mm_interconnect_0|can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~3, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\, mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|i_read_nxt~0\, nios2_qsys_0|i_read_nxt~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|i_read\, nios2_qsys_0|i_read, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|addr_router|Equal1~0\, mm_interconnect_0|addr_router|Equal1~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0\, mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1\, mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2\, mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted\, mm_interconnect_0|nios2_qsys_0_instruction_master_translator|read_accepted, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|src0_valid~0\, mm_interconnect_0|cmd_xbar_demux|src0_valid~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|src0_valid~1\, mm_interconnect_0|cmd_xbar_demux|src0_valid~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1\, mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]\, mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0\, mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|update_grant~0\, mm_interconnect_0|cmd_xbar_mux|update_grant~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0\, mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|packet_in_progress\, mm_interconnect_0|cmd_xbar_mux|packet_in_progress, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|update_grant~1\, mm_interconnect_0|cmd_xbar_mux|update_grant~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|saved_grant[1]\, mm_interconnect_0|cmd_xbar_mux|saved_grant[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~0\, mm_interconnect_0|cmd_xbar_mux|src_payload~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|debugaccess\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|debugaccess, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_wr, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~23\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~23, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[17]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[17], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[17]~42\, nios2_qsys_0|F_iw[17]~42, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[17]~43\, nios2_qsys_0|F_iw[17]~43, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[17]\, nios2_qsys_0|D_iw[17], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_dst_regnum[0]~1\, nios2_qsys_0|D_dst_regnum[0]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_dst_regnum[0]\, nios2_qsys_0|R_dst_regnum[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[10]~3\, nios2_qsys_0|E_src1[10]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_src1[10]\, nios2_qsys_0|E_src1[10], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[8]~0\, nios2_qsys_0|F_pc[8]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[8]\, nios2_qsys_0|F_pc[8], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[46]\, mm_interconnect_0|cmd_xbar_mux|src_data[46], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[8]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|address[8], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~17\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata~17, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[16]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[16], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[16]~30\, nios2_qsys_0|F_iw[16]~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[16]~31\, nios2_qsys_0|F_iw[16]~31, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[16]\, nios2_qsys_0|D_iw[16], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal2~8\, nios2_qsys_0|Equal2~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_logic~8\, nios2_qsys_0|D_ctrl_logic~8, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_logic\, nios2_qsys_0|R_ctrl_logic, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[13]~0\, nios2_qsys_0|W_alu_result[13]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_alu_result[13]\, nios2_qsys_0|W_alu_result[13], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|addr_router_001|Equal1~0\, mm_interconnect_0|addr_router_001|Equal1~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4\, mm_interconnect_0|cmd_xbar_demux_001|src0_valid~4, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0\, mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]\, mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1\, mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|saved_grant[0]\, mm_interconnect_0|cmd_xbar_mux|saved_grant[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]\, mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_demux|src0_valid\, mm_interconnect_0|rsp_xbar_demux|src0_valid, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[4]~0\, nios2_qsys_0|F_iw[4]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[4]~1\, nios2_qsys_0|F_iw[4]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[4]\, nios2_qsys_0|D_iw[4], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_ld~4\, nios2_qsys_0|D_ctrl_ld~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_ld\, nios2_qsys_0|R_ctrl_ld, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_read_nxt\, nios2_qsys_0|d_read_nxt, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_read\, nios2_qsys_0|d_read, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0\, mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted\, mm_interconnect_0|nios2_qsys_0_data_master_translator|read_accepted, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|local_read~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]\, mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|rsp_xbar_demux_001|src0_valid\, mm_interconnect_0|rsp_xbar_demux_001|src0_valid, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[6]~36\, nios2_qsys_0|F_iw[6]~36, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[6]~37\, nios2_qsys_0|F_iw[6]~37, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[6]\, nios2_qsys_0|D_iw[6], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|Equal101~6\, nios2_qsys_0|Equal101~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_wrctl_inst\, nios2_qsys_0|R_ctrl_wrctl_inst, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_wrctl_bstatus~0\, nios2_qsys_0|E_wrctl_bstatus~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_bstatus_reg_inst_nxt~0\, nios2_qsys_0|W_bstatus_reg_inst_nxt~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_crst~0\, nios2_qsys_0|D_ctrl_crst~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_crst~1\, nios2_qsys_0|D_ctrl_crst~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_crst\, nios2_qsys_0|R_ctrl_crst, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_wrctl_estatus~0\, nios2_qsys_0|E_wrctl_estatus~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_estatus_reg_inst_nxt~0\, nios2_qsys_0|W_estatus_reg_inst_nxt~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_estatus_reg_inst_nxt~1\, nios2_qsys_0|W_estatus_reg_inst_nxt~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_estatus_reg\, nios2_qsys_0|W_estatus_reg, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_wrctl_status~0\, nios2_qsys_0|E_wrctl_status~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_status_reg_pie_inst_nxt~3\, nios2_qsys_0|W_status_reg_pie_inst_nxt~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_status_reg_pie_inst_nxt~4\, nios2_qsys_0|W_status_reg_pie_inst_nxt~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_status_reg_pie_inst_nxt~5\, nios2_qsys_0|W_status_reg_pie_inst_nxt~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_status_reg_pie_inst_nxt~6\, nios2_qsys_0|W_status_reg_pie_inst_nxt~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_status_reg_pie\, nios2_qsys_0|W_status_reg_pie, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_bstatus_reg_inst_nxt~1\, nios2_qsys_0|W_bstatus_reg_inst_nxt~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_bstatus_reg\, nios2_qsys_0|W_bstatus_reg, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_control_rd_data[0]~0\, nios2_qsys_0|E_control_rd_data[0]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_control_rd_data[0]~1\, nios2_qsys_0|E_control_rd_data[0]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_control_rd_data[0]\, nios2_qsys_0|W_control_rd_data[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[0]~1\, nios2_qsys_0|W_rf_wr_data[0]~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[0]~0\, nios2_qsys_0|W_rf_wr_data[0]~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[0]~8\, nios2_qsys_0|av_ld_byte0_data_nxt[0]~8, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg~0\, mm_interconnect_0|width_adapter|data_reg~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter|data_reg[0]\, mm_interconnect_0|width_adapter|data_reg[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[0]~6\, nios2_qsys_0|av_ld_byte0_data_nxt[0]~6, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[0]~7\, nios2_qsys_0|av_ld_byte0_data_nxt[0]~7, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data_nxt[0]~9\, nios2_qsys_0|av_ld_byte0_data_nxt[0]~9, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_byte0_data[0]\, nios2_qsys_0|av_ld_byte0_data[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wr_data[0]~2\, nios2_qsys_0|W_rf_wr_data[0]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[1]\, nios2_qsys_0|d_writedata[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~2\, mm_interconnect_0|cmd_xbar_mux|src_payload~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[1]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|writedata[1], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_error, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~28\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~28, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~14\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg~14, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[24]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[24], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~5\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[24]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[24], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~30\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~30, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~32\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~32, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[25]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[25], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|always1~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|always1~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|monitor_ready, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|ir_out[0], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, CAN_CONTROLLER, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl\, altera_internal_jtag~TCKUTAPclkctrl, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~19\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg~19, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[21]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[21], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~59\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~59, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~60\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr~60, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[22]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[22], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetrequest\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|resetrequest, CAN_CONTROLLER, 1
instance = comp, \resetn_reset_n~input\, resetn_reset_n~input, CAN_CONTROLLER, 1
instance = comp, \rst_controller|merged_reset~0\, rst_controller|merged_reset~0, CAN_CONTROLLER, 1
instance = comp, \rst_controller|merged_reset~0clkctrl\, rst_controller|merged_reset~0clkctrl, CAN_CONTROLLER, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], CAN_CONTROLLER, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], CAN_CONTROLLER, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, CAN_CONTROLLER, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, CAN_CONTROLLER, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[0]\, rst_controller|altera_reset_synchronizer_int_chain[0], CAN_CONTROLLER, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\, rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, CAN_CONTROLLER, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[1]\, rst_controller|altera_reset_synchronizer_int_chain[1], CAN_CONTROLLER, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\, rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, CAN_CONTROLLER, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[2]\, rst_controller|altera_reset_synchronizer_int_chain[2], CAN_CONTROLLER, 1
instance = comp, \rst_controller|r_sync_rst_chain[3]~feeder\, rst_controller|r_sync_rst_chain[3]~feeder, CAN_CONTROLLER, 1
instance = comp, \rst_controller|r_sync_rst_chain[3]\, rst_controller|r_sync_rst_chain[3], CAN_CONTROLLER, 1
instance = comp, \rst_controller|r_sync_rst_chain~1\, rst_controller|r_sync_rst_chain~1, CAN_CONTROLLER, 1
instance = comp, \rst_controller|r_sync_rst_chain[2]\, rst_controller|r_sync_rst_chain[2], CAN_CONTROLLER, 1
instance = comp, \rst_controller|r_sync_rst_chain~0\, rst_controller|r_sync_rst_chain~0, CAN_CONTROLLER, 1
instance = comp, \rst_controller|r_sync_rst_chain[1]\, rst_controller|r_sync_rst_chain[1], CAN_CONTROLLER, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\, rst_controller|altera_reset_synchronizer_int_chain[3]~feeder, CAN_CONTROLLER, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[3]\, rst_controller|altera_reset_synchronizer_int_chain[3], CAN_CONTROLLER, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[4]~0\, rst_controller|altera_reset_synchronizer_int_chain[4]~0, CAN_CONTROLLER, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[4]\, rst_controller|altera_reset_synchronizer_int_chain[4], CAN_CONTROLLER, 1
instance = comp, \rst_controller|WideOr0~0\, rst_controller|WideOr0~0, CAN_CONTROLLER, 1
instance = comp, \rst_controller|r_sync_rst\, rst_controller|r_sync_rst, CAN_CONTROLLER, 1
instance = comp, \rst_controller|r_sync_rst~clkctrl\, rst_controller|r_sync_rst~clkctrl, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_aligning_data\, nios2_qsys_0|av_ld_aligning_data, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_aligning_data_nxt~0\, nios2_qsys_0|av_ld_aligning_data_nxt~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_aligning_data_nxt~1\, nios2_qsys_0|av_ld_aligning_data_nxt~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_aligning_data_nxt~2\, nios2_qsys_0|av_ld_aligning_data_nxt~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_waiting_for_data\, nios2_qsys_0|av_ld_waiting_for_data, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|av_ld_waiting_for_data_nxt~0\, nios2_qsys_0|av_ld_waiting_for_data_nxt~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_stall~0\, nios2_qsys_0|E_stall~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_valid~2\, nios2_qsys_0|W_valid~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_valid\, nios2_qsys_0|W_valid, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|wait_for_one_post_bret_inst~0\, nios2_qsys_0|wait_for_one_post_bret_inst~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|wait_for_one_post_bret_inst\, nios2_qsys_0|wait_for_one_post_bret_inst, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|break_on_reset, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~0\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~1\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break\, nios2_qsys_0|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|jtag_break, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|hbreak_pending_nxt~0\, nios2_qsys_0|hbreak_pending_nxt~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|hbreak_pending\, nios2_qsys_0|hbreak_pending, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|hbreak_req~0\, nios2_qsys_0|hbreak_req~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[11]~20\, nios2_qsys_0|F_iw[11]~20, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[11]~21\, nios2_qsys_0|F_iw[11]~21, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[11]\, nios2_qsys_0|D_iw[11], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_exception~0\, nios2_qsys_0|D_ctrl_exception~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_exception~1\, nios2_qsys_0|D_ctrl_exception~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_exception~3\, nios2_qsys_0|D_ctrl_exception~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_exception~4\, nios2_qsys_0|D_ctrl_exception~4, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_exception\, nios2_qsys_0|D_ctrl_exception, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_exception\, nios2_qsys_0|R_ctrl_exception, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_no_crst_nxt[10]~2\, nios2_qsys_0|F_pc_no_crst_nxt[10]~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|E_arith_result[12]~5\, nios2_qsys_0|E_arith_result[12]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc_no_crst_nxt[10]~3\, nios2_qsys_0|F_pc_no_crst_nxt[10]~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_pc[10]\, nios2_qsys_0|F_pc[10], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|src1_valid~0\, mm_interconnect_0|cmd_xbar_demux|src1_valid~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0\, mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\, mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]\, mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0\, mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\, mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]\, mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1\, mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0]\, mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|WideOr1\, mm_interconnect_0|cmd_xbar_mux_001|WideOr1, CAN_CONTROLLER, 1
instance = comp, \onchip_memory2_0|wren~0\, onchip_memory2_0|wren~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[12]~24\, nios2_qsys_0|F_iw[12]~24, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[12]~25\, nios2_qsys_0|F_iw[12]~25, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[12]\, nios2_qsys_0|D_iw[12], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_break~0\, nios2_qsys_0|D_ctrl_break~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_ctrl_break~1\, nios2_qsys_0|D_ctrl_break~1, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_ctrl_break\, nios2_qsys_0|R_ctrl_break, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|hbreak_enabled~0\, nios2_qsys_0|hbreak_enabled~0, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|hbreak_enabled\, nios2_qsys_0|hbreak_enabled, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[25]~10\, nios2_qsys_0|F_iw[25]~10, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|F_iw[25]~11\, nios2_qsys_0|F_iw[25]~11, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_iw[25]\, nios2_qsys_0|D_iw[25], CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_dst_regnum[3]~5\, nios2_qsys_0|D_dst_regnum[3]~5, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_wr_dst_reg~2\, nios2_qsys_0|D_wr_dst_reg~2, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|D_wr_dst_reg~3\, nios2_qsys_0|D_wr_dst_reg~3, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|R_wr_dst_reg\, nios2_qsys_0|R_wr_dst_reg, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|W_rf_wren\, nios2_qsys_0|W_rf_wren, CAN_CONTROLLER, 1
instance = comp, \nios2_qsys_0|d_writedata[0]\, nios2_qsys_0|d_writedata[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~5\, mm_interconnect_0|width_adapter_001|data_reg~5, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[16]\, mm_interconnect_0|width_adapter_001|data_reg[16], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~2\, mm_interconnect_0|width_adapter_001|data_reg~2, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[8]\, mm_interconnect_0|width_adapter_001|data_reg[8], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg~0\, mm_interconnect_0|width_adapter_001|data_reg~0, CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|data_reg[0]\, mm_interconnect_0|width_adapter_001|data_reg[0], CAN_CONTROLLER, 1
instance = comp, \mm_interconnect_0|width_adapter_001|out_data[0]~0\, mm_interconnect_0|width_adapter_001|out_data[0]~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~12\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]~12, CAN_CONTROLLER, 1
instance = comp, \~GND\, ~GND, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~10\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~10, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~9\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~9, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~11\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~11, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add28~1\, can_hw_controller_0|i_can_bsp|Add28~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|node_bus_off_q\, can_hw_controller_0|i_can_bsp|node_bus_off_q, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|reset_mode_q~0\, can_hw_controller_0|i_can_bsp|reset_mode_q~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|reset_mode_q\, can_hw_controller_0|i_can_bsp|reset_mode_q, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~0\, can_hw_controller_0|i_can_bsp|bus_free_cnt_en~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add28~0\, can_hw_controller_0|i_can_bsp|Add28~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bus_free_cnt~0\, can_hw_controller_0|i_can_bsp|bus_free_cnt~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|seg2~0\, can_hw_controller_0|i_can_btl|seg2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|seg2\, can_hw_controller_0|i_can_btl|seg2, CAN_CONTROLLER, 1
instance = comp, \conduit_end_rx_i~input\, conduit_end_rx_i~input, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|rx_sync_tmp~0\, can_hw_controller_0|rx_sync_tmp~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|rx_sync_tmp\, can_hw_controller_0|rx_sync_tmp, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|rx_sync\, can_hw_controller_0|rx_sync, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|sync_blocked~0\, can_hw_controller_0|i_can_btl|sync_blocked~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[0]~7\, can_hw_controller_0|i_can_btl|clk_cnt[0]~7, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|Equal0~0\, can_hw_controller_0|i_can_btl|Equal0~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[5]~17\, can_hw_controller_0|i_can_btl|clk_cnt[5]~17, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[6]~19\, can_hw_controller_0|i_can_btl|clk_cnt[6]~19, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[6]\, can_hw_controller_0|i_can_btl|clk_cnt[6], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|LessThan0~0\, can_hw_controller_0|i_can_btl|LessThan0~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[0]\, can_hw_controller_0|i_can_btl|clk_cnt[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[1]~9\, can_hw_controller_0|i_can_btl|clk_cnt[1]~9, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[1]\, can_hw_controller_0|i_can_btl|clk_cnt[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[2]~11\, can_hw_controller_0|i_can_btl|clk_cnt[2]~11, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[2]\, can_hw_controller_0|i_can_btl|clk_cnt[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[3]~13\, can_hw_controller_0|i_can_btl|clk_cnt[3]~13, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[3]\, can_hw_controller_0|i_can_btl|clk_cnt[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[4]~15\, can_hw_controller_0|i_can_btl|clk_cnt[4]~15, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[4]\, can_hw_controller_0|i_can_btl|clk_cnt[4], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_cnt[5]\, can_hw_controller_0|i_can_btl|clk_cnt[5], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|Equal0~1\, can_hw_controller_0|i_can_btl|Equal0~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_en\, can_hw_controller_0|i_can_btl|clk_en, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|clk_en_q\, can_hw_controller_0|i_can_btl|clk_en_q, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|sync_blocked\, can_hw_controller_0|i_can_btl|sync_blocked, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|resync\, can_hw_controller_0|i_can_btl|resync, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|go_sync~0\, can_hw_controller_0|i_can_btl|go_sync~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|go_sync\, can_hw_controller_0|i_can_btl|go_sync, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|process_8~0\, can_hw_controller_0|i_can_btl|process_8~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|quant_cnt~2\, can_hw_controller_0|i_can_btl|quant_cnt~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|quant_cnt[1]\, can_hw_controller_0|i_can_btl|quant_cnt[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|quant_cnt~1\, can_hw_controller_0|i_can_btl|quant_cnt~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|quant_cnt[2]\, can_hw_controller_0|i_can_btl|quant_cnt[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|Equal1~0\, can_hw_controller_0|i_can_btl|Equal1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|process_4~0\, can_hw_controller_0|i_can_btl|process_4~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|resync_latched~0\, can_hw_controller_0|i_can_btl|resync_latched~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|resync_latched\, can_hw_controller_0|i_can_btl|resync_latched, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|go_seg1~0\, can_hw_controller_0|i_can_btl|go_seg1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|sync\, can_hw_controller_0|i_can_btl|sync, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|go_seg1~1\, can_hw_controller_0|i_can_btl|go_seg1~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|quant_cnt~0\, can_hw_controller_0|i_can_btl|quant_cnt~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|quant_cnt[0]\, can_hw_controller_0|i_can_btl|quant_cnt[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0\, can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_45~0\, can_hw_controller_0|i_can_bsp|process_45~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt2~0\, can_hw_controller_0|i_can_bsp|error_cnt2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_58~0\, can_hw_controller_0|i_can_bsp|process_58~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_frame~0\, can_hw_controller_0|i_can_bsp|error_frame~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_frame\, can_hw_controller_0|i_can_bsp|error_frame, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|enable_error_cnt2~0\, can_hw_controller_0|i_can_bsp|enable_error_cnt2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|first_compare_bit~0\, can_hw_controller_0|i_can_bsp|first_compare_bit~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|first_compare_bit\, can_hw_controller_0|i_can_bsp|first_compare_bit, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_50~0\, can_hw_controller_0|i_can_bsp|process_50~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~0\, can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3\, can_hw_controller_0|i_can_btl|sampled_bit_q_xhdl3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|passive_cnt~0\, can_hw_controller_0|i_can_bsp|passive_cnt~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|passive_cnt[1]~1\, can_hw_controller_0|i_can_bsp|passive_cnt[1]~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|passive_cnt[1]~2\, can_hw_controller_0|i_can_bsp|passive_cnt[1]~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|passive_cnt[1]~4\, can_hw_controller_0|i_can_bsp|passive_cnt[1]~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|passive_cnt[1]\, can_hw_controller_0|i_can_bsp|passive_cnt[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|LessThan8~0\, can_hw_controller_0|i_can_bsp|LessThan8~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|passive_cnt~5\, can_hw_controller_0|i_can_bsp|passive_cnt~5, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|passive_cnt~6\, can_hw_controller_0|i_can_bsp|passive_cnt~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|passive_cnt[0]\, can_hw_controller_0|i_can_bsp|passive_cnt[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add14~0\, can_hw_controller_0|i_can_bsp|Add14~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|passive_cnt[2]~3\, can_hw_controller_0|i_can_bsp|passive_cnt[2]~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|passive_cnt[2]\, can_hw_controller_0|i_can_bsp|passive_cnt[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~0\, can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|LessThan12~0\, can_hw_controller_0|i_can_bsp|LessThan12~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~7\, can_hw_controller_0|i_can_bsp|Add23~7, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add24~0\, can_hw_controller_0|i_can_bsp|Add24~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~20\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~20, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_id1~2\, can_hw_controller_0|i_can_bsp|go_rx_id1~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~0\, can_hw_controller_0|i_can_bsp|bit_stuff_cnt~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~3\, can_hw_controller_0|i_can_bsp|bit_stuff_cnt~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|stuff_err~0\, can_hw_controller_0|i_can_bsp|stuff_err~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_ack~0\, can_hw_controller_0|i_can_bsp|rx_ack~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_ack\, can_hw_controller_0|i_can_bsp|rx_ack, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_err~3\, can_hw_controller_0|i_can_bsp|bit_err~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt2~3\, can_hw_controller_0|i_can_bsp|overload_cnt2~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|tx_point_xhdl4~1\, can_hw_controller_0|i_can_btl|tx_point_xhdl4~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|tx_point_xhdl4~0\, can_hw_controller_0|i_can_btl|tx_point_xhdl4~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|tx_point_xhdl4~2\, can_hw_controller_0|i_can_btl|tx_point_xhdl4~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|tx_point_xhdl4\, can_hw_controller_0|i_can_btl|tx_point_xhdl4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt1[2]~0\, can_hw_controller_0|i_can_bsp|overload_cnt1[2]~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt1[2]~1\, can_hw_controller_0|i_can_bsp|overload_cnt1[2]~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt1[2]\, can_hw_controller_0|i_can_bsp|overload_cnt1[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_err_exc4~1\, can_hw_controller_0|i_can_bsp|bit_err_exc4~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|enable_overload_cnt2~0\, can_hw_controller_0|i_can_bsp|enable_overload_cnt2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|enable_overload_cnt2\, can_hw_controller_0|i_can_bsp|enable_overload_cnt2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt2[0]~1\, can_hw_controller_0|i_can_bsp|overload_cnt2[0]~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt2[0]\, can_hw_controller_0|i_can_bsp|overload_cnt2[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt2~2\, can_hw_controller_0|i_can_bsp|overload_cnt2~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt2[1]\, can_hw_controller_0|i_can_bsp|overload_cnt2[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt2~0\, can_hw_controller_0|i_can_bsp|overload_cnt2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt2[2]\, can_hw_controller_0|i_can_bsp|overload_cnt2[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_frame_ended~1\, can_hw_controller_0|i_can_bsp|overload_frame_ended~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~0\, can_hw_controller_0|i_can_bsp|overload_frame_xhdl4~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_frame_xhdl4\, can_hw_controller_0|i_can_bsp|overload_frame_xhdl4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_err~2\, can_hw_controller_0|i_can_bsp|bit_err~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_err~4\, can_hw_controller_0|i_can_bsp|bit_err~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_45~1\, can_hw_controller_0|i_can_bsp|process_45~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt1[0]~3\, can_hw_controller_0|i_can_bsp|error_cnt1[0]~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt1[0]\, can_hw_controller_0|i_can_bsp|error_cnt1[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt1[1]~2\, can_hw_controller_0|i_can_bsp|error_cnt1[1]~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt1[1]\, can_hw_controller_0|i_can_bsp|error_cnt1[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt1[2]~0\, can_hw_controller_0|i_can_bsp|error_cnt1[2]~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt1[2]~1\, can_hw_controller_0|i_can_bsp|error_cnt1[2]~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt1[2]\, can_hw_controller_0|i_can_bsp|error_cnt1[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|LessThan2~0\, can_hw_controller_0|i_can_bsp|LessThan2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_err~0\, can_hw_controller_0|i_can_bsp|bit_err~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_frame_ended~0\, can_hw_controller_0|i_can_bsp|overload_frame_ended~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_err~1\, can_hw_controller_0|i_can_bsp|bit_err~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_err_exc4~0\, can_hw_controller_0|i_can_bsp|bit_err_exc4~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_err~5\, can_hw_controller_0|i_can_bsp|bit_err~5, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_ack_lim~0\, can_hw_controller_0|i_can_bsp|rx_ack_lim~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_ack_lim~1\, can_hw_controller_0|i_can_bsp|rx_ack_lim~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_ack_lim\, can_hw_controller_0|i_can_bsp|rx_ack_lim, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_eof~0\, can_hw_controller_0|i_can_bsp|rx_eof~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_eof\, can_hw_controller_0|i_can_bsp|rx_eof, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|eof_cnt~4\, can_hw_controller_0|i_can_bsp|eof_cnt~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|eof_cnt[0]\, can_hw_controller_0|i_can_bsp|eof_cnt[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add3~0\, can_hw_controller_0|i_can_bsp|Add3~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|eof_cnt~2\, can_hw_controller_0|i_can_bsp|eof_cnt~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|eof_cnt[2]\, can_hw_controller_0|i_can_bsp|eof_cnt[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|form_err~0\, can_hw_controller_0|i_can_bsp|form_err~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|form_err~1\, can_hw_controller_0|i_can_bsp|form_err~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|eof_cnt~0\, can_hw_controller_0|i_can_bsp|eof_cnt~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|eof_cnt~1\, can_hw_controller_0|i_can_bsp|eof_cnt~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|eof_cnt~3\, can_hw_controller_0|i_can_bsp|eof_cnt~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|eof_cnt[1]\, can_hw_controller_0|i_can_bsp|eof_cnt[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~0\, can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1\, can_hw_controller_0|i_can_bsp|go_rx_inter_xhdl9~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|data_len[0]~0\, can_hw_controller_0|i_can_bsp|data_len[0]~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add2~0\, can_hw_controller_0|i_can_bsp|Add2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_cnt[0]~1\, can_hw_controller_0|i_can_bsp|bit_cnt[0]~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_cnt[0]\, can_hw_controller_0|i_can_bsp|bit_cnt[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add2~2\, can_hw_controller_0|i_can_bsp|Add2~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add2~4\, can_hw_controller_0|i_can_bsp|Add2~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_cnt~4\, can_hw_controller_0|i_can_bsp|bit_cnt~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_cnt[1]~3\, can_hw_controller_0|i_can_bsp|bit_cnt[1]~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_cnt[2]\, can_hw_controller_0|i_can_bsp|bit_cnt[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add2~6\, can_hw_controller_0|i_can_bsp|Add2~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_cnt~2\, can_hw_controller_0|i_can_bsp|bit_cnt~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_cnt[3]\, can_hw_controller_0|i_can_bsp|bit_cnt[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add2~8\, can_hw_controller_0|i_can_bsp|Add2~8, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_cnt~5\, can_hw_controller_0|i_can_bsp|bit_cnt~5, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_cnt[4]\, can_hw_controller_0|i_can_bsp|bit_cnt[4], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_id2~0\, can_hw_controller_0|i_can_bsp|rx_id2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_id2~1\, can_hw_controller_0|i_can_bsp|rx_id2~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_id2\, can_hw_controller_0|i_can_bsp|rx_id2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_rtr2~0\, can_hw_controller_0|i_can_bsp|go_rx_rtr2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_rtr2~1\, can_hw_controller_0|i_can_bsp|go_rx_rtr2~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_rtr2~0\, can_hw_controller_0|i_can_bsp|rx_rtr2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_rtr2\, can_hw_controller_0|i_can_bsp|rx_rtr2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_r1~0\, can_hw_controller_0|i_can_bsp|rx_r1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_r1~1\, can_hw_controller_0|i_can_bsp|rx_r1~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_r1\, can_hw_controller_0|i_can_bsp|rx_r1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_id1~0\, can_hw_controller_0|i_can_bsp|rx_id1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_id1\, can_hw_controller_0|i_can_bsp|rx_id1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_rtr1~0\, can_hw_controller_0|i_can_bsp|go_rx_rtr1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_rtr1\, can_hw_controller_0|i_can_bsp|go_rx_rtr1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_rtr1~0\, can_hw_controller_0|i_can_bsp|rx_rtr1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_rtr1\, can_hw_controller_0|i_can_bsp|rx_rtr1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_ide~0\, can_hw_controller_0|i_can_bsp|rx_ide~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_ide~1\, can_hw_controller_0|i_can_bsp|rx_ide~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_ide\, can_hw_controller_0|i_can_bsp|rx_ide, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_r0~0\, can_hw_controller_0|i_can_bsp|go_rx_r0~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_r0~0\, can_hw_controller_0|i_can_bsp|rx_r0~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_r0\, can_hw_controller_0|i_can_bsp|rx_r0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_dlc~0\, can_hw_controller_0|i_can_bsp|rx_dlc~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_dlc~1\, can_hw_controller_0|i_can_bsp|rx_dlc~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_dlc\, can_hw_controller_0|i_can_bsp|rx_dlc, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_20~1\, can_hw_controller_0|i_can_bsp|process_20~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|data_len[0]\, can_hw_controller_0|i_can_bsp|data_len[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|data_len[1]\, can_hw_controller_0|i_can_bsp|data_len[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add6~0\, can_hw_controller_0|i_can_bsp|Add6~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|ide~0\, can_hw_controller_0|i_can_bsp|ide~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|ide\, can_hw_controller_0|i_can_bsp|ide, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rtr2~0\, can_hw_controller_0|i_can_bsp|rtr2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rtr2\, can_hw_controller_0|i_can_bsp|rtr2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rtr1~0\, can_hw_controller_0|i_can_bsp|rtr1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rtr1\, can_hw_controller_0|i_can_bsp|rtr1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|remote_rq~0\, can_hw_controller_0|i_can_bsp|remote_rq~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|data_len[2]\, can_hw_controller_0|i_can_bsp|data_len[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_data~1\, can_hw_controller_0|i_can_bsp|go_rx_data~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_data~2\, can_hw_controller_0|i_can_bsp|go_rx_data~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_26~0\, can_hw_controller_0|i_can_bsp|process_26~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_26~1\, can_hw_controller_0|i_can_bsp|process_26~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_26~2\, can_hw_controller_0|i_can_bsp|process_26~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_26~3\, can_hw_controller_0|i_can_bsp|process_26~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_cnt[1]~0\, can_hw_controller_0|i_can_bsp|bit_cnt[1]~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_cnt[1]\, can_hw_controller_0|i_can_bsp|bit_cnt[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_data~0\, can_hw_controller_0|i_can_bsp|go_rx_data~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add2~10\, can_hw_controller_0|i_can_bsp|Add2~10, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_cnt~6\, can_hw_controller_0|i_can_bsp|bit_cnt~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_cnt[5]\, can_hw_controller_0|i_can_bsp|bit_cnt[5], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|data_len[3]\, can_hw_controller_0|i_can_bsp|data_len[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rst_crc_enable~1\, can_hw_controller_0|i_can_bsp|rst_crc_enable~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_data~0\, can_hw_controller_0|i_can_bsp|rx_data~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_data\, can_hw_controller_0|i_can_bsp|rx_data, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rst_crc_enable~0\, can_hw_controller_0|i_can_bsp|rst_crc_enable~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal3~0\, can_hw_controller_0|i_can_bsp|Equal3~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rst_crc_enable~2\, can_hw_controller_0|i_can_bsp|rst_crc_enable~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rst_crc_enable~3\, can_hw_controller_0|i_can_bsp|rst_crc_enable~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_crc~0\, can_hw_controller_0|i_can_bsp|rx_crc~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_crc\, can_hw_controller_0|i_can_bsp|rx_crc, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_crc_lim\, can_hw_controller_0|i_can_bsp|go_rx_crc_lim, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_crc_lim~0\, can_hw_controller_0|i_can_bsp|rx_crc_lim~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_crc_lim\, can_hw_controller_0|i_can_bsp|rx_crc_lim, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_ack\, can_hw_controller_0|i_can_bsp|go_rx_ack, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_stuff_cnt[2]~2\, can_hw_controller_0|i_can_bsp|bit_stuff_cnt[2]~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_stuff_cnt[1]\, can_hw_controller_0|i_can_bsp|bit_stuff_cnt[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~1\, can_hw_controller_0|i_can_bsp|bit_stuff_cnt~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_stuff_cnt[2]\, can_hw_controller_0|i_can_bsp|bit_stuff_cnt[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_20~0\, can_hw_controller_0|i_can_bsp|process_20~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_de_stuff_reset\, can_hw_controller_0|i_can_bsp|bit_de_stuff_reset, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~0\, can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en\, can_hw_controller_0|i_can_bsp|bit_stuff_cnt_en, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~4\, can_hw_controller_0|i_can_bsp|bit_stuff_cnt~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_stuff_cnt~5\, can_hw_controller_0|i_can_bsp|bit_stuff_cnt~5, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_stuff_cnt[0]\, can_hw_controller_0|i_can_bsp|bit_stuff_cnt[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal12~0\, can_hw_controller_0|i_can_bsp|Equal12~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|stuff_err~1\, can_hw_controller_0|i_can_bsp|stuff_err~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_53~0\, can_hw_controller_0|i_can_bsp|process_53~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_53~1\, can_hw_controller_0|i_can_bsp|process_53~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_53~2\, can_hw_controller_0|i_can_bsp|process_53~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt1[0]~3\, can_hw_controller_0|i_can_bsp|overload_cnt1[0]~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt1[0]\, can_hw_controller_0|i_can_bsp|overload_cnt1[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt1[1]~2\, can_hw_controller_0|i_can_bsp|overload_cnt1[1]~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|overload_cnt1[1]\, can_hw_controller_0|i_can_bsp|overload_cnt1[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal9~1\, can_hw_controller_0|i_can_bsp|Equal9~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_81~1\, can_hw_controller_0|i_can_bsp|process_81~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_81~2\, can_hw_controller_0|i_can_bsp|process_81~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_81~5\, can_hw_controller_0|i_can_bsp|process_81~5, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~15, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~21\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]~21, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0]\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~9\, can_hw_controller_0|i_can_bsp|Add23~9, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add24~2\, can_hw_controller_0|i_can_bsp|Add24~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~18\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~18, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~19\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]~19, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1]\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add24~4\, can_hw_controller_0|i_can_bsp|Add24~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~11\, can_hw_controller_0|i_can_bsp|Add23~11, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~16\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~16, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~17\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]~17, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2]\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~13\, can_hw_controller_0|i_can_bsp|Add23~13, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add25~0\, can_hw_controller_0|i_can_bsp|Add25~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add24~6\, can_hw_controller_0|i_can_bsp|Add24~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~12\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~12, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~13\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~13, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~3\, can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_49~0\, can_hw_controller_0|i_can_bsp|process_49~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_49~1\, can_hw_controller_0|i_can_bsp|process_49~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[2]~1\, can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[2]~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[0]\, can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~2\, can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[1]\, can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~0\, can_hw_controller_0|i_can_bsp|delayed_dominant_cnt~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[2]\, can_hw_controller_0|i_can_bsp|delayed_dominant_cnt[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_81~4\, can_hw_controller_0|i_can_bsp|process_81~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_flag_over_latched~0\, can_hw_controller_0|i_can_bsp|error_flag_over_latched~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_flag_over_latched\, can_hw_controller_0|i_can_bsp|error_flag_over_latched, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_81~3\, can_hw_controller_0|i_can_bsp|process_81~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~1\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_81~0\, can_hw_controller_0|i_can_bsp|process_81~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~0\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~14\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]~14, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3]\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add24~8\, can_hw_controller_0|i_can_bsp|Add24~8, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add25~2\, can_hw_controller_0|i_can_bsp|Add25~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~9\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~9, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~15\, can_hw_controller_0|i_can_bsp|Add23~15, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~10\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~10, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~11\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]~11, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4]\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[4], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|LessThan11~1\, can_hw_controller_0|i_can_bsp|LessThan11~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~17\, can_hw_controller_0|i_can_bsp|Add23~17, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add25~4\, can_hw_controller_0|i_can_bsp|Add25~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add24~10\, can_hw_controller_0|i_can_bsp|Add24~10, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~6\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~7\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~7, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~8\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]~8, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5]\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[5], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|LessThan11~0\, can_hw_controller_0|i_can_bsp|LessThan11~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|LessThan11~2\, can_hw_controller_0|i_can_bsp|LessThan11~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_81~6\, can_hw_controller_0|i_can_bsp|process_81~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~19\, can_hw_controller_0|i_can_bsp|Add23~19, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add24~12\, can_hw_controller_0|i_can_bsp|Add24~12, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add25~6\, can_hw_controller_0|i_can_bsp|Add25~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~3\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~4\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~5\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]~5, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6]\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[6], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add24~14\, can_hw_controller_0|i_can_bsp|Add24~14, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add25~8\, can_hw_controller_0|i_can_bsp|Add25~8, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~4\, can_hw_controller_0|i_can_bsp|Add23~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~26\, can_hw_controller_0|i_can_bsp|Add23~26, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~27\, can_hw_controller_0|i_can_bsp|Add23~27, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~29\, can_hw_controller_0|i_can_bsp|Add23~29, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~21\, can_hw_controller_0|i_can_bsp|Add23~21, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~28\, can_hw_controller_0|i_can_bsp|Add23~28, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[7]\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[7], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add24~16\, can_hw_controller_0|i_can_bsp|Add24~16, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add25~10\, can_hw_controller_0|i_can_bsp|Add25~10, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~5\, can_hw_controller_0|i_can_bsp|Add23~5, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~6\, can_hw_controller_0|i_can_bsp|Add23~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~23\, can_hw_controller_0|i_can_bsp|Add23~23, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Add23~25\, can_hw_controller_0|i_can_bsp|Add23~25, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[8]\, can_hw_controller_0|i_can_bsp|rx_err_cnt_xhdl15[8], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|temp_xhdl110~0\, can_hw_controller_0|i_can_bsp|temp_xhdl110~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~1\, can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26\, can_hw_controller_0|i_can_bsp|node_error_passive_xhdl26, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_flag_over~1\, can_hw_controller_0|i_can_bsp|error_flag_over~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_flag_over~0\, can_hw_controller_0|i_can_bsp|error_flag_over~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_flag_over~2\, can_hw_controller_0|i_can_bsp|error_flag_over~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|enable_error_cnt2~1\, can_hw_controller_0|i_can_bsp|enable_error_cnt2~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|enable_error_cnt2\, can_hw_controller_0|i_can_bsp|enable_error_cnt2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt2[0]~1\, can_hw_controller_0|i_can_bsp|error_cnt2[0]~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt2[2]\, can_hw_controller_0|i_can_bsp|error_cnt2[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_frame_ended~1\, can_hw_controller_0|i_can_bsp|error_frame_ended~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt2~3\, can_hw_controller_0|i_can_bsp|error_cnt2~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt2[0]\, can_hw_controller_0|i_can_bsp|error_cnt2[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt2~2\, can_hw_controller_0|i_can_bsp|error_cnt2~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_cnt2[1]\, can_hw_controller_0|i_can_bsp|error_cnt2[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|error_frame_ended~0\, can_hw_controller_0|i_can_bsp|error_frame_ended~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~1\, can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2\, can_hw_controller_0|i_can_bsp|go_overload_frame_xhdl32~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|eof_cnt~5\, can_hw_controller_0|i_can_bsp|eof_cnt~5, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~0\, can_hw_controller_0|i_can_bsp|rx_inter_xhdl11~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_inter_xhdl11\, can_hw_controller_0|i_can_bsp|rx_inter_xhdl11, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_idle~0\, can_hw_controller_0|i_can_bsp|go_rx_idle~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_idle~2\, can_hw_controller_0|i_can_bsp|go_rx_idle~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~0\, can_hw_controller_0|i_can_bsp|transmitting_xhdl7~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~1\, can_hw_controller_0|i_can_bsp|transmitting_xhdl7~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_err_latched~0\, can_hw_controller_0|i_can_bsp|bit_err_latched~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|form_err_latched~0\, can_hw_controller_0|i_can_bsp|form_err_latched~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|form_err_latched\, can_hw_controller_0|i_can_bsp|form_err_latched, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_err_latched~1\, can_hw_controller_0|i_can_bsp|bit_err_latched~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bit_err_latched\, can_hw_controller_0|i_can_bsp|bit_err_latched, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|stuff_err_latched~0\, can_hw_controller_0|i_can_bsp|stuff_err_latched~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|stuff_err_latched\, can_hw_controller_0|i_can_bsp|stuff_err_latched, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~0\, can_hw_controller_0|i_can_bsp|send_ack_xhdl35~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~1\, can_hw_controller_0|i_can_bsp|send_ack_xhdl35~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|send_ack_xhdl35~2\, can_hw_controller_0|i_can_bsp|send_ack_xhdl35~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|transmitting_xhdl7~2\, can_hw_controller_0|i_can_bsp|transmitting_xhdl7~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|transmitting_xhdl7\, can_hw_controller_0|i_can_bsp|transmitting_xhdl7, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|seg1~0\, can_hw_controller_0|i_can_btl|seg1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|seg1\, can_hw_controller_0|i_can_btl|seg1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|tx_next_sp~1\, can_hw_controller_0|i_can_btl|tx_next_sp~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal9~0\, can_hw_controller_0|i_can_bsp|Equal9~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~2\, can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~1\, can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~0\, can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~3\, can_hw_controller_0|i_can_bsp|tx_next_xhdl30_xhdl105~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|tx_next_sp~0\, can_hw_controller_0|i_can_btl|tx_next_sp~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|tx_next_sp~2\, can_hw_controller_0|i_can_btl|tx_next_sp~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|tx_next_sp\, can_hw_controller_0|i_can_btl|tx_next_sp, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|process_9~0\, can_hw_controller_0|i_can_btl|process_9~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|process_9~1\, can_hw_controller_0|i_can_btl|process_9~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|delay[0]~0\, can_hw_controller_0|i_can_btl|delay[0]~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|delay[0]\, can_hw_controller_0|i_can_btl|delay[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|process_11~0\, can_hw_controller_0|i_can_btl|process_11~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|Add3~0\, can_hw_controller_0|i_can_btl|Add3~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|quant_cnt~4\, can_hw_controller_0|i_can_btl|quant_cnt~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|quant_cnt[3]\, can_hw_controller_0|i_can_btl|quant_cnt[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|quant_cnt~3\, can_hw_controller_0|i_can_btl|quant_cnt~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|quant_cnt[4]\, can_hw_controller_0|i_can_btl|quant_cnt[4], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|process_11~1\, can_hw_controller_0|i_can_btl|process_11~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|go_seg2~0\, can_hw_controller_0|i_can_btl|go_seg2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~0\, can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~1\, can_hw_controller_0|i_can_btl|sampled_bit_xhdl2~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|sampled_bit_xhdl2\, can_hw_controller_0|i_can_btl|sampled_bit_xhdl2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_idle~1\, can_hw_controller_0|i_can_bsp|go_rx_idle~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_rx_idle\, can_hw_controller_0|i_can_bsp|go_rx_idle, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~0\, can_hw_controller_0|i_can_bsp|rx_idle_xhdl6~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|rx_idle_xhdl6\, can_hw_controller_0|i_can_bsp|rx_idle_xhdl6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|resync~0\, can_hw_controller_0|i_can_btl|resync~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|hard_sync_blocked~5\, can_hw_controller_0|i_can_btl|hard_sync_blocked~5, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|hard_sync_blocked~4\, can_hw_controller_0|i_can_btl|hard_sync_blocked~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|hard_sync_blocked\, can_hw_controller_0|i_can_btl|hard_sync_blocked, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|hard_sync~0\, can_hw_controller_0|i_can_btl|hard_sync~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~13\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~13, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_enable~0\, can_hw_controller_0|i_can_bsp|crc_enable~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_enable\, can_hw_controller_0|i_can_bsp|crc_enable, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[13], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~15\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~15, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[14]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[14], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~2\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[0]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~0\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[1]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~4\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[2]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~3\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[3]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~6\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[4]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[4], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~5\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~5, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[5]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[5], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~8\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~8, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[6]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[6], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~7\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~7, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[7]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[7], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~10\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~10, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[8]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[8], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~9\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~9, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[9]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[9], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~12\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~12, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[10]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[10], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~11\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~11, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[11]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[11], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~14\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1~14, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[12]\, can_hw_controller_0|i_can_bsp|i_can_crc_rx|crc_xhdl1[12], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[0]~0\, can_hw_controller_0|i_can_bsp|crc_in[0]~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_25~0\, can_hw_controller_0|i_can_bsp|process_25~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[0]\, can_hw_controller_0|i_can_bsp|crc_in[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[1]\, can_hw_controller_0|i_can_bsp|crc_in[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[2]~feeder\, can_hw_controller_0|i_can_bsp|crc_in[2]~feeder, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[2]\, can_hw_controller_0|i_can_bsp|crc_in[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[3]\, can_hw_controller_0|i_can_bsp|crc_in[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[4]\, can_hw_controller_0|i_can_bsp|crc_in[4], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[5]\, can_hw_controller_0|i_can_bsp|crc_in[5], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[6]\, can_hw_controller_0|i_can_bsp|crc_in[6], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[7]\, can_hw_controller_0|i_can_bsp|crc_in[7], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[8]~feeder\, can_hw_controller_0|i_can_bsp|crc_in[8]~feeder, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[8]\, can_hw_controller_0|i_can_bsp|crc_in[8], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[9]\, can_hw_controller_0|i_can_bsp|crc_in[9], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[10]~feeder\, can_hw_controller_0|i_can_bsp|crc_in[10]~feeder, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[10]\, can_hw_controller_0|i_can_bsp|crc_in[10], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[11]\, can_hw_controller_0|i_can_bsp|crc_in[11], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[12]~feeder\, can_hw_controller_0|i_can_bsp|crc_in[12]~feeder, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[12]\, can_hw_controller_0|i_can_bsp|crc_in[12], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[13]\, can_hw_controller_0|i_can_bsp|crc_in[13], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal14~7\, can_hw_controller_0|i_can_bsp|Equal14~7, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_in[14]\, can_hw_controller_0|i_can_bsp|crc_in[14], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal14~8\, can_hw_controller_0|i_can_bsp|Equal14~8, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal14~0\, can_hw_controller_0|i_can_bsp|Equal14~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal14~2\, can_hw_controller_0|i_can_bsp|Equal14~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal14~3\, can_hw_controller_0|i_can_bsp|Equal14~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal14~1\, can_hw_controller_0|i_can_bsp|Equal14~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal14~4\, can_hw_controller_0|i_can_bsp|Equal14~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal14~6\, can_hw_controller_0|i_can_bsp|Equal14~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal14~5\, can_hw_controller_0|i_can_bsp|Equal14~5, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal14~9\, can_hw_controller_0|i_can_bsp|Equal14~9, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_err~0\, can_hw_controller_0|i_can_bsp|crc_err~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_err~1\, can_hw_controller_0|i_can_bsp|crc_err~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|crc_err\, can_hw_controller_0|i_can_bsp|crc_err, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0\, can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33\, can_hw_controller_0|i_can_bsp|go_error_frame_xhdl33, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|sample_point_xhdl1~0\, can_hw_controller_0|i_can_btl|sample_point_xhdl1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_btl|sample_point_xhdl1\, can_hw_controller_0|i_can_btl|sample_point_xhdl1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bus_free_cnt[3]\, can_hw_controller_0|i_can_bsp|bus_free_cnt[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_87~0\, can_hw_controller_0|i_can_bsp|process_87~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_87~2\, can_hw_controller_0|i_can_bsp|process_87~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bus_free_cnt_en~1\, can_hw_controller_0|i_can_bsp|bus_free_cnt_en~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bus_free_cnt_en\, can_hw_controller_0|i_can_bsp|bus_free_cnt_en, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bus_free_cnt~1\, can_hw_controller_0|i_can_bsp|bus_free_cnt~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bus_free_cnt[2]\, can_hw_controller_0|i_can_bsp|bus_free_cnt[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_85~0\, can_hw_controller_0|i_can_bsp|process_85~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bus_free_cnt~3\, can_hw_controller_0|i_can_bsp|bus_free_cnt~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bus_free_cnt[0]\, can_hw_controller_0|i_can_bsp|bus_free_cnt[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bus_free_cnt~2\, can_hw_controller_0|i_can_bsp|bus_free_cnt~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bus_free_cnt[1]\, can_hw_controller_0|i_can_bsp|bus_free_cnt[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|waiting_for_bus_free~0\, can_hw_controller_0|i_can_bsp|waiting_for_bus_free~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|waiting_for_bus_free\, can_hw_controller_0|i_can_bsp|waiting_for_bus_free, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_87~1\, can_hw_controller_0|i_can_bsp|process_87~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|bus_free\, can_hw_controller_0|i_can_bsp|bus_free, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~30, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0]\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~14\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]~14, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1]\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~16\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]~16, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2]\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~18\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]~18, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3]\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~20\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]~20, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4]\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[4], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~22\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]~22, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5]\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[5], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~24\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]~24, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6]\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[6], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]~26\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]~26, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7]\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[7], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[8]~28\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[8]~28, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[8]\, can_hw_controller_0|i_can_bsp|tx_err_cnt_xhdl16[8], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~0\, can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~1\, can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13\, can_hw_controller_0|i_can_bsp|node_bus_off_xhdl13, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|set_reset_mode\, can_hw_controller_0|i_can_bsp|set_reset_mode, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1~0\, can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1[0]\, can_hw_controller_0|i_can_registers|MODE_REG0|data_out_xhdl1[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_xhdl29~0\, can_hw_controller_0|i_can_bsp|tx_xhdl29~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|tx_xhdl29\, can_hw_controller_0|i_can_bsp|tx_xhdl29, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|temp_xhdl110~1\, can_hw_controller_0|i_can_bsp|temp_xhdl110~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|temp_xhdl110~2\, can_hw_controller_0|i_can_bsp|temp_xhdl110~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|error_status_q\, can_hw_controller_0|i_can_registers|error_status_q, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|node_bus_off_q\, can_hw_controller_0|i_can_registers|node_bus_off_q, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|error_irq~0\, can_hw_controller_0|i_can_registers|error_irq~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|error_irq~1\, can_hw_controller_0|i_can_registers|error_irq~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|error_irq\, can_hw_controller_0|i_can_registers|error_irq, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~7\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]~7, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~0\, can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]~19\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]~19, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~21\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~21, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~9\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~9, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[0]~0\, can_hw_controller_0|i_can_bsp|id[0]~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|process_16~0\, can_hw_controller_0|i_can_bsp|process_16~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[0]\, can_hw_controller_0|i_can_bsp|id[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[1]~feeder\, can_hw_controller_0|i_can_bsp|id[1]~feeder, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[1]\, can_hw_controller_0|i_can_bsp|id[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[2]~feeder\, can_hw_controller_0|i_can_bsp|id[2]~feeder, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[2]\, can_hw_controller_0|i_can_bsp|id[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[3]\, can_hw_controller_0|i_can_bsp|id[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[4]~feeder\, can_hw_controller_0|i_can_bsp|id[4]~feeder, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[4]\, can_hw_controller_0|i_can_bsp|id[4], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[5]\, can_hw_controller_0|i_can_bsp|id[5], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[6]\, can_hw_controller_0|i_can_bsp|id[6], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[7]\, can_hw_controller_0|i_can_bsp|id[7], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[8]\, can_hw_controller_0|i_can_bsp|id[8], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[9]\, can_hw_controller_0|i_can_bsp|id[9], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|id[10]\, can_hw_controller_0|i_can_bsp|id[10], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~4\, can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~2\, can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~0\, can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~1\, can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~3\, can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~5\, can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~5, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~6\, can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~7\, can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1~7, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1\, can_hw_controller_0|i_can_bsp|i_can_acf|id_ok_xhdl1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|wr_fifo~0\, can_hw_controller_0|i_can_bsp|wr_fifo~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|temp_xhdl78[1]~0\, can_hw_controller_0|i_can_bsp|temp_xhdl78[1]~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|data_cnt[0]~4\, can_hw_controller_0|i_can_bsp|data_cnt[0]~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|data_cnt[0]\, can_hw_controller_0|i_can_bsp|data_cnt[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|data_cnt[1]~6\, can_hw_controller_0|i_can_bsp|data_cnt[1]~6, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|data_cnt[1]\, can_hw_controller_0|i_can_bsp|data_cnt[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal15~2\, can_hw_controller_0|i_can_bsp|Equal15~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal15~3\, can_hw_controller_0|i_can_bsp|Equal15~3, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal15~0\, can_hw_controller_0|i_can_bsp|Equal15~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|data_cnt[2]~8\, can_hw_controller_0|i_can_bsp|data_cnt[2]~8, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|data_cnt[2]\, can_hw_controller_0|i_can_bsp|data_cnt[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|temp_xhdl78[2]~1\, can_hw_controller_0|i_can_bsp|temp_xhdl78[2]~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal15~1\, can_hw_controller_0|i_can_bsp|Equal15~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|data_cnt[3]~10\, can_hw_controller_0|i_can_bsp|data_cnt[3]~10, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|data_cnt[3]\, can_hw_controller_0|i_can_bsp|data_cnt[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|Equal15~4\, can_hw_controller_0|i_can_bsp|Equal15~4, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|reset_wr_fifo\, can_hw_controller_0|i_can_bsp|reset_wr_fifo, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|wr_fifo~1\, can_hw_controller_0|i_can_bsp|wr_fifo~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|wr_fifo\, can_hw_controller_0|i_can_bsp|wr_fifo, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q~0\, can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q\, can_hw_controller_0|i_can_bsp|i_can_fifo|wr_q, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~10\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[6]~10, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0]\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~11\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]~11, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1]\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~13\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]~13, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2]\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~15\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]~15, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3]\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[3], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~17\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]~17, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4]\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[4], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5]\, can_hw_controller_0|i_can_bsp|i_can_fifo|info_cnt_xhdl4[5], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~1\, can_hw_controller_0|i_can_bsp|i_can_fifo|Equal1~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|receive_irq~0\, can_hw_controller_0|i_can_registers|receive_irq~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|receive_irq\, can_hw_controller_0|i_can_registers|receive_irq, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|irq~0\, can_hw_controller_0|i_can_registers|irq~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|irq_n_xhdl2\, can_hw_controller_0|i_can_registers|irq_n_xhdl2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|clkout_cnt[1]~1\, can_hw_controller_0|i_can_registers|clkout_cnt[1]~1, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|clkout_cnt[1]\, can_hw_controller_0|i_can_registers|clkout_cnt[1], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|clkout_cnt[2]~0\, can_hw_controller_0|i_can_registers|clkout_cnt[2]~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|clkout_cnt[2]\, can_hw_controller_0|i_can_registers|clkout_cnt[2], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|clkout_cnt~2\, can_hw_controller_0|i_can_registers|clkout_cnt~2, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|clkout_cnt[0]\, can_hw_controller_0|i_can_registers|clkout_cnt[0], CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|clkout_tmp~0\, can_hw_controller_0|i_can_registers|clkout_tmp~0, CAN_CONTROLLER, 1
instance = comp, \can_hw_controller_0|i_can_registers|clkout_tmp\, can_hw_controller_0|i_can_registers|clkout_tmp, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], CAN_CONTROLLER, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, CAN_CONTROLLER, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, CAN_CONTROLLER, 1
