# multicycle-cpu-and-dsd-project
A Digital System Design (DSD) project implementing a 16-bit CPU datapath: ALU (CSA, ripple-carry, shift-and-add &amp; Karatsuba multiply, restoring divide), register file, memory, and control unit. All modules are written in Verilog using structural/dataflow modeling.
