{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536090908470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536090908473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 04 12:55:08 2018 " "Processing started: Tue Sep 04 12:55:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536090908473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090908473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_shp -c final_shp " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_shp -c final_shp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090908473 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090908840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1536090908914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1536090908914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_super_hash_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_super_hash_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_super_hash_processor " "Found entity 1: tb_super_hash_processor" {  } { { "tb_super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/tb_super_hash_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090915813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090915813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE super_hash_processor.sv(4) " "Verilog HDL Declaration information at super_hash_processor.sv(4): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536090915815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_hash_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file super_hash_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 super_hash_processor " "Found entity 1: super_hash_processor" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536090915816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090915816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "super_hash_processor " "Elaborating entity \"super_hash_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1536090915843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(274) " "Verilog HDL assignment warning at super_hash_processor.sv(274): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090915847 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(278) " "Verilog HDL assignment warning at super_hash_processor.sv(278): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090915847 "|super_hash_processor"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "magic magic super_hash_processor.sv(145) " "Verilog HDL warning at super_hash_processor.sv(145): variable magic in static task or function magic may have unintended latch behavior" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 145 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1536090915849 "|super_hash_processor"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "magic super_hash_processor.sv(145) " "Verilog HDL Function Declaration warning at super_hash_processor.sv(145): function \"magic\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 145 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1536090915849 "|super_hash_processor"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "super_hash_processor.sv(130) " "Verilog HDL warning at super_hash_processor.sv(130): converting signed shift amount to unsigned" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 130 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1536090915856 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 super_hash_processor.sv(95) " "Verilog HDL assignment warning at super_hash_processor.sv(95): truncated value with size 8 to match size of target (4)" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090915857 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 super_hash_processor.sv(97) " "Verilog HDL assignment warning at super_hash_processor.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090915857 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 super_hash_processor.sv(99) " "Verilog HDL assignment warning at super_hash_processor.sv(99): truncated value with size 32 to match size of target (4)" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090915858 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 super_hash_processor.sv(101) " "Verilog HDL assignment warning at super_hash_processor.sv(101): truncated value with size 32 to match size of target (4)" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090915858 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(446) " "Verilog HDL assignment warning at super_hash_processor.sv(446): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090915880 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(459) " "Verilog HDL assignment warning at super_hash_processor.sv(459): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090915881 "|super_hash_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 super_hash_processor.sv(493) " "Verilog HDL assignment warning at super_hash_processor.sv(493): truncated value with size 32 to match size of target (16)" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536090915881 "|super_hash_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "magic 0 super_hash_processor.sv(145) " "Net \"magic\" at super_hash_processor.sv(145) has no driver or initial value, using a default initial value '0'" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 145 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1536090915922 "|super_hash_processor"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mem_we VCC " "Pin \"mem_we\" is stuck at VCC" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536090921754 "|super_hash_processor|mem_we"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1536090921754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1536090921926 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "115 " "115 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536090925142 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090925265 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_shp.sdc " "Synopsys Design Constraints File file not found: 'final_shp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1536090925658 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1536090925658 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090925689 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1536090925690 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1536090925690 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1536090925690 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536090925690 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536090925690 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536090925690 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090925690 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090925833 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1536090926158 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090926160 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 219 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 219 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1536090927527 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090927528 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1536090927847 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090927849 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1536090929044 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090929047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/School/UCSD/ECE111/Projects/6 Final/output_files/final_shp.map.smsg " "Generated suppressed messages file D:/School/UCSD/ECE111/Projects/6 Final/output_files/final_shp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090929159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1536090929444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536090929444 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[16\] " "No output dependent on input pin \"message_addr\[16\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[17\] " "No output dependent on input pin \"message_addr\[17\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[18\] " "No output dependent on input pin \"message_addr\[18\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[19\] " "No output dependent on input pin \"message_addr\[19\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[20\] " "No output dependent on input pin \"message_addr\[20\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[21\] " "No output dependent on input pin \"message_addr\[21\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[22\] " "No output dependent on input pin \"message_addr\[22\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[23\] " "No output dependent on input pin \"message_addr\[23\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[24\] " "No output dependent on input pin \"message_addr\[24\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[25\] " "No output dependent on input pin \"message_addr\[25\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[26\] " "No output dependent on input pin \"message_addr\[26\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[27\] " "No output dependent on input pin \"message_addr\[27\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[28\] " "No output dependent on input pin \"message_addr\[28\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[29\] " "No output dependent on input pin \"message_addr\[29\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[30\] " "No output dependent on input pin \"message_addr\[30\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[31\] " "No output dependent on input pin \"message_addr\[31\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|message_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[16\] " "No output dependent on input pin \"output_addr\[16\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[17\] " "No output dependent on input pin \"output_addr\[17\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[18\] " "No output dependent on input pin \"output_addr\[18\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[19\] " "No output dependent on input pin \"output_addr\[19\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[20\] " "No output dependent on input pin \"output_addr\[20\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[21\] " "No output dependent on input pin \"output_addr\[21\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[22\] " "No output dependent on input pin \"output_addr\[22\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[23\] " "No output dependent on input pin \"output_addr\[23\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[24\] " "No output dependent on input pin \"output_addr\[24\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[25\] " "No output dependent on input pin \"output_addr\[25\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[26\] " "No output dependent on input pin \"output_addr\[26\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[27\] " "No output dependent on input pin \"output_addr\[27\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[28\] " "No output dependent on input pin \"output_addr\[28\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[29\] " "No output dependent on input pin \"output_addr\[29\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[30\] " "No output dependent on input pin \"output_addr\[30\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[31\] " "No output dependent on input pin \"output_addr\[31\]\"" {  } { { "super_hash_processor.sv" "" { Text "D:/School/UCSD/ECE111/Projects/6 Final/super_hash_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536090929637 "|super_hash_processor|output_addr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1536090929637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4278 " "Implemented 4278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "133 " "Implemented 133 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1536090929647 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1536090929647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4094 " "Implemented 4094 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1536090929647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1536090929647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5020 " "Peak virtual memory: 5020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536090929672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 04 12:55:29 2018 " "Processing ended: Tue Sep 04 12:55:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536090929672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536090929672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536090929672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1536090929672 ""}
