[2021-09-09 09:57:41,863]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-09 09:57:41,863]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:58:26,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; ".

Peak memory: 21905408 bytes

[2021-09-09 09:58:26,106]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:58:26,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.01 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36630528 bytes

[2021-09-09 09:58:26,510]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-09 09:58:26,511]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:58:27,902]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :4913
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :4913
score:100
	Report mapping result:
		klut_size()     :5916
		klut.num_gates():4913
		max delay       :18
		max area        :4913
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :133
		LUT fanins:3	 numbers :741
		LUT fanins:4	 numbers :4039
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 44589056 bytes

[2021-09-09 09:58:27,903]mapper_test.py:220:[INFO]: area: 4913 level: 18
[2021-09-09 11:54:35,292]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-09 11:54:35,292]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:55:20,136]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; ".

Peak memory: 21635072 bytes

[2021-09-09 11:55:20,137]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:55:20,568]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.01 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.21 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36425728 bytes

[2021-09-09 11:55:20,590]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-09 11:55:20,590]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:55:29,903]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :4913
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :6398
score:100
	Report mapping result:
		klut_size()     :5916
		klut.num_gates():4913
		max delay       :18
		max area        :4913
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :133
		LUT fanins:3	 numbers :741
		LUT fanins:4	 numbers :4039
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 131620864 bytes

[2021-09-09 11:55:29,903]mapper_test.py:220:[INFO]: area: 4913 level: 18
[2021-09-09 13:24:42,754]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-09 13:24:42,754]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:25:27,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; ".

Peak memory: 21872640 bytes

[2021-09-09 13:25:27,177]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:25:27,608]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.21 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36405248 bytes

[2021-09-09 13:25:27,628]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-09 13:25:27,628]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:25:36,607]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:20
area :4828
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:20
area :6304
score:100
	Report mapping result:
		klut_size()     :5831
		klut.num_gates():4828
		max delay       :20
		max area        :4828
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :241
		LUT fanins:3	 numbers :788
		LUT fanins:4	 numbers :3799
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 131883008 bytes

[2021-09-09 13:25:36,608]mapper_test.py:220:[INFO]: area: 4828 level: 20
[2021-09-09 15:04:24,880]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-09 15:04:24,880]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:04:24,880]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:04:25,299]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.01 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.01 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.01 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.21 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36286464 bytes

[2021-09-09 15:04:25,319]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-09 15:04:25,319]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:04:35,405]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3492
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3823
score:100
	Report mapping result:
		klut_size()     :4495
		klut.num_gates():3492
		max delay       :18
		max area        :3492
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :706
		LUT fanins:3	 numbers :1456
		LUT fanins:4	 numbers :1330
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 131899392 bytes

[2021-09-09 15:04:35,406]mapper_test.py:220:[INFO]: area: 3492 level: 18
[2021-09-09 15:33:28,951]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-09 15:33:28,951]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:33:28,951]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:33:29,368]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.01 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.01 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.21 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36098048 bytes

[2021-09-09 15:33:29,390]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-09 15:33:29,391]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:33:39,361]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3492
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3823
score:100
	Report mapping result:
		klut_size()     :4495
		klut.num_gates():3492
		max delay       :18
		max area        :3492
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :706
		LUT fanins:3	 numbers :1456
		LUT fanins:4	 numbers :1330
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 131702784 bytes

[2021-09-09 15:33:39,362]mapper_test.py:220:[INFO]: area: 3492 level: 18
[2021-09-09 16:11:32,220]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-09 16:11:32,221]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:11:32,221]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:11:32,641]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.01 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.01 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.01 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.21 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36478976 bytes

[2021-09-09 16:11:32,663]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-09 16:11:32,663]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:11:42,820]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3494
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3824
score:100
	Report mapping result:
		klut_size()     :4497
		klut.num_gates():3494
		max delay       :18
		max area        :3494
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :707
		LUT fanins:3	 numbers :1455
		LUT fanins:4	 numbers :1332
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 131710976 bytes

[2021-09-09 16:11:42,821]mapper_test.py:220:[INFO]: area: 3494 level: 18
[2021-09-09 16:46:14,261]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-09 16:46:14,262]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:46:14,262]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:46:14,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.04 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.01 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.01 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.01 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.01 sec
Total time =     0.22 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36753408 bytes

[2021-09-09 16:46:14,744]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-09 16:46:14,745]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:46:25,267]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3494
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3824
score:100
	Report mapping result:
		klut_size()     :4497
		klut.num_gates():3494
		max delay       :18
		max area        :3494
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :707
		LUT fanins:3	 numbers :1455
		LUT fanins:4	 numbers :1332
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 131768320 bytes

[2021-09-09 16:46:25,268]mapper_test.py:220:[INFO]: area: 3494 level: 18
[2021-09-09 17:22:36,388]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-09 17:22:36,389]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:22:36,389]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:22:36,808]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.01 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.01 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.01 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.21 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36216832 bytes

[2021-09-09 17:22:36,831]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-09 17:22:36,831]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:22:46,712]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3495
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3909
score:100
	Report mapping result:
		klut_size()     :4498
		klut.num_gates():3495
		max delay       :18
		max area        :3495
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :708
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 131784704 bytes

[2021-09-09 17:22:46,713]mapper_test.py:220:[INFO]: area: 3495 level: 18
[2021-09-13 23:28:04,407]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-13 23:28:04,407]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:04,408]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:04,780]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.01 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36356096 bytes

[2021-09-13 23:28:04,802]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-13 23:28:04,802]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:12,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3495
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3908
score:100
	Report mapping result:
		klut_size()     :4498
		klut.num_gates():3495
		max delay       :18
		max area        :3495
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :708
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 94236672 bytes

[2021-09-13 23:28:12,027]mapper_test.py:220:[INFO]: area: 3495 level: 18
[2021-09-13 23:42:01,701]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-13 23:42:01,701]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:01,701]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:02,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36044800 bytes

[2021-09-13 23:42:02,131]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-13 23:42:02,131]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:03,153]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3495
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3495
score:100
	Report mapping result:
		klut_size()     :4498
		klut.num_gates():3495
		max delay       :18
		max area        :3495
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :708
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 43155456 bytes

[2021-09-13 23:42:03,154]mapper_test.py:220:[INFO]: area: 3495 level: 18
[2021-09-14 08:57:46,065]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-14 08:57:46,065]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:57:46,065]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:57:46,484]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.20 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36089856 bytes

[2021-09-14 08:57:46,507]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-14 08:57:46,507]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:57:55,111]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3495
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3909
score:100
	Report mapping result:
		klut_size()     :4498
		klut.num_gates():3495
		max delay       :18
		max area        :3495
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :708
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 131936256 bytes

[2021-09-14 08:57:55,112]mapper_test.py:220:[INFO]: area: 3495 level: 18
[2021-09-14 09:21:00,114]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-14 09:21:00,114]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:00,114]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:00,533]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.20 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36122624 bytes

[2021-09-14 09:21:00,555]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-14 09:21:00,555]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:01,631]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3495
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3495
score:100
	Report mapping result:
		klut_size()     :4498
		klut.num_gates():3495
		max delay       :18
		max area        :3495
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :708
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 44515328 bytes

[2021-09-14 09:21:01,631]mapper_test.py:220:[INFO]: area: 3495 level: 18
[2021-09-15 15:31:32,971]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-15 15:31:32,972]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:31:32,972]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:31:33,310]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.17 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36057088 bytes

[2021-09-15 15:31:33,330]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-15 15:31:33,331]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:31:39,336]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3495
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3849
score:100
	Report mapping result:
		klut_size()     :4498
		klut.num_gates():3495
		max delay       :18
		max area        :3495
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :708
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 80777216 bytes

[2021-09-15 15:31:39,337]mapper_test.py:220:[INFO]: area: 3495 level: 18
[2021-09-15 15:54:24,385]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-15 15:54:24,385]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:24,385]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:24,781]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35995648 bytes

[2021-09-15 15:54:24,802]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-15 15:54:24,803]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:25,712]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3495
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3495
score:100
	Report mapping result:
		klut_size()     :4498
		klut.num_gates():3495
		max delay       :18
		max area        :3495
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :708
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 18661376 bytes

[2021-09-15 15:54:25,712]mapper_test.py:220:[INFO]: area: 3495 level: 18
[2021-09-18 14:02:05,035]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-18 14:02:05,035]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:05,036]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:05,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.17 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36048896 bytes

[2021-09-18 14:02:05,399]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-18 14:02:05,399]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:12,033]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3495
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3909
score:100
	Report mapping result:
		klut_size()     :4498
		klut.num_gates():3495
		max delay       :18
		max area        :3495
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :708
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 79880192 bytes

[2021-09-18 14:02:12,033]mapper_test.py:220:[INFO]: area: 3495 level: 18
[2021-09-18 16:26:38,919]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-18 16:26:38,920]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:26:38,920]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:26:39,269]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.18 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35979264 bytes

[2021-09-18 16:26:39,290]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-18 16:26:39,291]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:26:45,335]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3495
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3890
score:100
	Report mapping result:
		klut_size()     :4498
		klut.num_gates():3495
		max delay       :18
		max area        :3495
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :708
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 75264000 bytes

[2021-09-18 16:26:45,336]mapper_test.py:220:[INFO]: area: 3495 level: 18
[2021-09-22 08:57:52,830]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-22 08:57:52,831]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:52,831]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:53,175]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.17 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36089856 bytes

[2021-09-22 08:57:53,195]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-22 08:57:53,195]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:56,583]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	Report mapping result:
		klut_size()     :4499
		klut.num_gates():3496
		max delay       :19
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :709
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 52289536 bytes

[2021-09-22 08:57:56,584]mapper_test.py:220:[INFO]: area: 3496 level: 19
[2021-09-22 11:25:21,062]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-22 11:25:21,063]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:25:21,063]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:25:21,401]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.17 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36126720 bytes

[2021-09-22 11:25:21,424]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-22 11:25:21,424]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:25:27,379]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 52924416 bytes

[2021-09-22 11:25:27,380]mapper_test.py:220:[INFO]: area: 3491 level: 18
[2021-09-23 16:44:14,217]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-23 16:44:14,217]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:14,218]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:14,619]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36409344 bytes

[2021-09-23 16:44:14,637]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-23 16:44:14,637]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:21,193]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
balancing!
	current map manager:
		current min nodes:9710
		current min depth:52
rewriting!
	current map manager:
		current min nodes:9710
		current min depth:52
balancing!
	current map manager:
		current min nodes:9710
		current min depth:52
rewriting!
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 55500800 bytes

[2021-09-23 16:44:21,193]mapper_test.py:220:[INFO]: area: 3491 level: 18
[2021-09-23 17:07:22,728]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-23 17:07:22,728]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:07:22,728]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:07:23,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36102144 bytes

[2021-09-23 17:07:23,150]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-23 17:07:23,150]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:07:28,999]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
balancing!
	current map manager:
		current min nodes:9710
		current min depth:52
rewriting!
	current map manager:
		current min nodes:9710
		current min depth:52
balancing!
	current map manager:
		current min nodes:9710
		current min depth:52
rewriting!
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 52813824 bytes

[2021-09-23 17:07:29,000]mapper_test.py:220:[INFO]: area: 3491 level: 18
[2021-09-23 18:08:52,251]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-23 18:08:52,251]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:08:52,252]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:08:52,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.17 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35999744 bytes

[2021-09-23 18:08:52,608]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-23 18:08:52,608]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:08:59,081]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
balancing!
	current map manager:
		current min nodes:9710
		current min depth:52
rewriting!
	current map manager:
		current min nodes:9710
		current min depth:52
balancing!
	current map manager:
		current min nodes:9710
		current min depth:52
rewriting!
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 55513088 bytes

[2021-09-23 18:08:59,082]mapper_test.py:220:[INFO]: area: 3491 level: 18
[2021-09-27 16:36:01,554]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-27 16:36:01,556]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:01,556]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:01,956]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35991552 bytes

[2021-09-27 16:36:01,978]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-27 16:36:01,978]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:08,259]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
balancing!
	current map manager:
		current min nodes:9710
		current min depth:52
rewriting!
	current map manager:
		current min nodes:9710
		current min depth:52
balancing!
	current map manager:
		current min nodes:9710
		current min depth:52
rewriting!
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 56176640 bytes

[2021-09-27 16:36:08,259]mapper_test.py:220:[INFO]: area: 3491 level: 18
[2021-09-27 17:42:45,408]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-27 17:42:45,408]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:42:45,408]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:42:45,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36044800 bytes

[2021-09-27 17:42:45,829]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-27 17:42:45,829]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:42:52,151]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
balancing!
	current map manager:
		current min nodes:9710
		current min depth:52
rewriting!
	current map manager:
		current min nodes:9710
		current min depth:52
balancing!
	current map manager:
		current min nodes:9710
		current min depth:52
rewriting!
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3492
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3987
score:100
	Report mapping result:
		klut_size()     :4495
		klut.num_gates():3492
		max delay       :18
		max area        :3492
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :705
		LUT fanins:3	 numbers :1455
		LUT fanins:4	 numbers :1332
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 56102912 bytes

[2021-09-27 17:42:52,151]mapper_test.py:220:[INFO]: area: 3492 level: 18
[2021-09-28 02:09:01,242]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-28 02:09:01,243]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:01,243]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:01,644]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36110336 bytes

[2021-09-28 02:09:01,666]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-28 02:09:01,667]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:07,956]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 55910400 bytes

[2021-09-28 02:09:07,957]mapper_test.py:220:[INFO]: area: 3491 level: 18
[2021-09-28 16:48:30,506]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-28 16:48:30,507]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:48:30,507]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:48:30,852]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.17 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36184064 bytes

[2021-09-28 16:48:30,872]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-28 16:48:30,872]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:48:36,702]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 52424704 bytes

[2021-09-28 16:48:36,702]mapper_test.py:220:[INFO]: area: 3491 level: 18
[2021-09-28 17:27:31,940]mapper_test.py:79:[INFO]: run case "voter"
[2021-09-28 17:27:31,940]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:27:31,941]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:27:32,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.17 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36130816 bytes

[2021-09-28 17:27:32,301]mapper_test.py:156:[INFO]: area: 2742 level: 18
[2021-09-28 17:27:32,301]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:27:38,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 86712320 bytes

[2021-09-28 17:27:38,186]mapper_test.py:220:[INFO]: area: 3491 level: 18
[2021-10-09 10:41:49,620]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-09 10:41:49,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:49,621]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:50,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35840000 bytes

[2021-10-09 10:41:50,043]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-09 10:41:50,043]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:53,061]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 23764992 bytes

[2021-10-09 10:41:53,062]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-09 11:24:23,769]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-09 11:24:23,769]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:23,769]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:24,114]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.17 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36048896 bytes

[2021-10-09 11:24:24,135]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-09 11:24:24,135]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:27,041]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 39145472 bytes

[2021-10-09 11:24:27,042]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-09 16:32:03,905]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-09 16:32:03,905]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:03,906]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:04,315]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36122624 bytes

[2021-10-09 16:32:04,335]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-09 16:32:04,335]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:06,693]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:56
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 22822912 bytes

[2021-10-09 16:32:06,694]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-09 16:49:11,868]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-09 16:49:11,869]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:11,869]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:12,267]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36225024 bytes

[2021-10-09 16:49:12,290]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-09 16:49:12,290]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:14,585]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:56
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 22970368 bytes

[2021-10-09 16:49:14,586]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-12 10:58:43,485]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-12 10:58:43,486]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:58:43,486]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:58:43,845]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.18 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36208640 bytes

[2021-10-12 10:58:43,868]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-12 10:58:43,869]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:58:50,111]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 33054720 bytes

[2021-10-12 10:58:50,112]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-12 11:18:35,943]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-12 11:18:35,943]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:35,944]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:36,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36098048 bytes

[2021-10-12 11:18:36,364]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-12 11:18:36,364]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:39,504]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 23195648 bytes

[2021-10-12 11:18:39,505]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-12 13:34:11,580]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-12 13:34:11,581]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:11,581]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:11,992]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.20 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36139008 bytes

[2021-10-12 13:34:12,012]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-12 13:34:12,013]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:18,220]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 33222656 bytes

[2021-10-12 13:34:18,221]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-12 15:04:52,272]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-12 15:04:52,272]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:04:52,273]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:04:52,630]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.18 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35995648 bytes

[2021-10-12 15:04:52,651]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-12 15:04:52,651]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:04:58,897]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 32337920 bytes

[2021-10-12 15:04:58,898]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-12 18:49:46,115]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-12 18:49:46,116]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:49:46,116]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:49:46,534]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.20 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36093952 bytes

[2021-10-12 18:49:46,552]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-12 18:49:46,552]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:49:52,983]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 27164672 bytes

[2021-10-12 18:49:52,984]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-18 11:43:17,387]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-18 11:43:17,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:43:17,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:43:17,801]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35987456 bytes

[2021-10-18 11:43:17,821]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-18 11:43:17,821]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:43:24,391]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 27070464 bytes

[2021-10-18 11:43:24,392]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-18 12:04:01,368]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-18 12:04:01,368]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:01,369]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:01,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.18 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35819520 bytes

[2021-10-18 12:04:01,749]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-18 12:04:01,749]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:02,324]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 16773120 bytes

[2021-10-18 12:04:02,325]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-19 14:11:58,369]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-19 14:11:58,374]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:58,374]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:58,732]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.18 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36335616 bytes

[2021-10-19 14:11:58,753]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-19 14:11:58,753]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:59,317]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 16801792 bytes

[2021-10-19 14:11:59,318]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-22 13:33:41,569]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-22 13:33:41,569]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:41,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:41,965]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.18 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36311040 bytes

[2021-10-22 13:33:41,987]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-22 13:33:41,988]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:44,367]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 19824640 bytes

[2021-10-22 13:33:44,369]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-22 13:54:34,455]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-22 13:54:34,455]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:34,455]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:34,822]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.18 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36020224 bytes

[2021-10-22 13:54:34,842]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-22 13:54:34,842]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:37,267]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 19668992 bytes

[2021-10-22 13:54:37,268]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-22 14:02:19,178]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-22 14:02:19,178]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:19,178]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:19,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.18 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36155392 bytes

[2021-10-22 14:02:19,557]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-22 14:02:19,557]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:20,125]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 16842752 bytes

[2021-10-22 14:02:20,126]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-22 14:05:40,139]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-22 14:05:40,140]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:40,140]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:40,495]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.18 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36171776 bytes

[2021-10-22 14:05:40,516]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-22 14:05:40,516]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:41,079]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 16965632 bytes

[2021-10-22 14:05:41,080]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-23 13:32:50,704]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-23 13:32:50,704]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:32:50,704]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:32:51,059]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.18 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35950592 bytes

[2021-10-23 13:32:51,081]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-23 13:32:51,081]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:32:57,020]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:20
area :4004
score:100
	Report mapping result:
		klut_size()     :5004
		klut.num_gates():4001
		max delay       :20
		max area        :4004
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :877
		LUT fanins:3	 numbers :1726
		LUT fanins:4	 numbers :1398
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 27176960 bytes

[2021-10-23 13:32:57,024]mapper_test.py:224:[INFO]: area: 4001 level: 20
[2021-10-24 17:44:26,552]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-24 17:44:26,552]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:44:26,552]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:44:26,906]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.18 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36073472 bytes

[2021-10-24 17:44:26,928]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-24 17:44:26,928]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:44:33,321]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:20
area :4004
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 27049984 bytes

[2021-10-24 17:44:33,322]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-24 18:04:53,026]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-24 18:04:53,026]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:04:53,026]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:04:53,436]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36200448 bytes

[2021-10-24 18:04:53,457]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-24 18:04:53,457]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:04:59,785]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
	current map manager:
		current min nodes:9710
		current min depth:52
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :3491
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :3986
score:100
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 27049984 bytes

[2021-10-24 18:04:59,786]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-26 10:25:30,922]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-26 10:25:30,922]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:30,922]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:31,331]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36167680 bytes

[2021-10-26 10:25:31,350]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-26 10:25:31,351]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:32,079]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	current map manager:
		current min nodes:9710
		current min depth:56
	Report mapping result:
		klut_size()     :5604
		klut.num_gates():4601
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :654
		LUT fanins:3	 numbers :1945
		LUT fanins:4	 numbers :2002
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 16945152 bytes

[2021-10-26 10:25:32,080]mapper_test.py:224:[INFO]: area: 4601 level: 18
[2021-10-26 11:02:38,958]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-26 11:02:38,958]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:02:38,959]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:02:39,372]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35954688 bytes

[2021-10-26 11:02:39,393]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-26 11:02:39,393]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:02:46,285]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	Report mapping result:
		klut_size()     :5604
		klut.num_gates():4601
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :654
		LUT fanins:3	 numbers :1945
		LUT fanins:4	 numbers :2002
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 26980352 bytes

[2021-10-26 11:02:46,286]mapper_test.py:224:[INFO]: area: 4601 level: 18
[2021-10-26 11:23:29,433]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-26 11:23:29,434]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:23:29,434]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:23:29,846]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.20 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36376576 bytes

[2021-10-26 11:23:29,866]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-26 11:23:29,866]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:23:35,983]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	Report mapping result:
		klut_size()     :6508
		klut.num_gates():5505
		max delay       :20
		max area        :4004
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :335
		LUT fanins:3	 numbers :2843
		LUT fanins:4	 numbers :2327
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 26820608 bytes

[2021-10-26 11:23:35,984]mapper_test.py:224:[INFO]: area: 5505 level: 20
[2021-10-26 12:21:35,127]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-26 12:21:35,127]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:21:35,127]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:21:35,534]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36077568 bytes

[2021-10-26 12:21:35,554]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-26 12:21:35,554]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:21:41,744]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	Report mapping result:
		klut_size()     :4494
		klut.num_gates():3491
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 26841088 bytes

[2021-10-26 12:21:41,745]mapper_test.py:224:[INFO]: area: 3491 level: 18
[2021-10-26 14:13:01,214]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-26 14:13:01,214]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:01,214]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:01,626]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.20 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36286464 bytes

[2021-10-26 14:13:01,646]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-26 14:13:01,646]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:02,266]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	Report mapping result:
		klut_size()     :5604
		klut.num_gates():4601
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :654
		LUT fanins:3	 numbers :1945
		LUT fanins:4	 numbers :2002
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 16609280 bytes

[2021-10-26 14:13:02,267]mapper_test.py:224:[INFO]: area: 4601 level: 18
[2021-10-29 16:10:06,240]mapper_test.py:79:[INFO]: run case "voter"
[2021-10-29 16:10:06,241]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:06,241]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:06,644]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36270080 bytes

[2021-10-29 16:10:06,665]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-10-29 16:10:06,665]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:07,306]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	Report mapping result:
		klut_size()     :8556
		klut.num_gates():7553
		max delay       :19
		max area        :7553
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1331
		LUT fanins:3	 numbers :3686
		LUT fanins:4	 numbers :2536
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
Peak memory: 16609280 bytes

[2021-10-29 16:10:07,307]mapper_test.py:224:[INFO]: area: 7553 level: 19
[2021-11-03 09:51:49,958]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-03 09:51:49,959]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:49,959]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:50,361]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.01 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.18 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35991552 bytes

[2021-11-03 09:51:50,381]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-03 09:51:50,382]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:51,617]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	Report mapping result:
		klut_size()     :8556
		klut.num_gates():7553
		max delay       :18
		max area        :3491
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1331
		LUT fanins:3	 numbers :3686
		LUT fanins:4	 numbers :2536
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig_output.v
	Peak memory: 18685952 bytes

[2021-11-03 09:51:51,617]mapper_test.py:226:[INFO]: area: 7553 level: 18
[2021-11-03 10:03:59,569]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-03 10:03:59,569]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:59,569]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:59,973]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36388864 bytes

[2021-11-03 10:03:59,996]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-03 10:03:59,996]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:01,380]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	Report mapping result:
		klut_size()     :8502
		klut.num_gates():7499
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1332
		LUT fanins:3	 numbers :2861
		LUT fanins:4	 numbers :3306
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig_output.v
	Peak memory: 18817024 bytes

[2021-11-03 10:04:01,380]mapper_test.py:226:[INFO]: area: 7499 level: 18
[2021-11-03 13:43:59,207]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-03 13:43:59,208]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:59,208]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:59,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35971072 bytes

[2021-11-03 13:43:59,637]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-03 13:43:59,637]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:01,024]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	Report mapping result:
		klut_size()     :8502
		klut.num_gates():7499
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1332
		LUT fanins:3	 numbers :2861
		LUT fanins:4	 numbers :3306
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig_output.v
	Peak memory: 18837504 bytes

[2021-11-03 13:44:01,025]mapper_test.py:226:[INFO]: area: 7499 level: 18
[2021-11-03 13:50:14,832]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-03 13:50:14,832]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:14,833]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:15,241]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.01 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36028416 bytes

[2021-11-03 13:50:15,262]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-03 13:50:15,263]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:16,657]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	Report mapping result:
		klut_size()     :8502
		klut.num_gates():7499
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1332
		LUT fanins:3	 numbers :2861
		LUT fanins:4	 numbers :3306
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig_output.v
	Peak memory: 18849792 bytes

[2021-11-03 13:50:16,657]mapper_test.py:226:[INFO]: area: 7499 level: 18
[2021-11-04 15:57:09,628]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-04 15:57:09,629]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:09,629]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:10,036]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.01 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36212736 bytes

[2021-11-04 15:57:10,057]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-04 15:57:10,057]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:11,607]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	Report mapping result:
		klut_size()     :6061
		klut.num_gates():5058
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :597
		LUT fanins:3	 numbers :1995
		LUT fanins:4	 numbers :2466
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig_output.v
	Peak memory: 18587648 bytes

[2021-11-04 15:57:11,607]mapper_test.py:226:[INFO]: area: 5058 level: 18
[2021-11-16 12:28:10,706]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-16 12:28:10,707]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:10,707]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:11,117]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.20 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35889152 bytes

[2021-11-16 12:28:11,140]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-16 12:28:11,140]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:11,876]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
Mapping time: 0.217749 secs
	Report mapping result:
		klut_size()     :6061
		klut.num_gates():5058
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :597
		LUT fanins:3	 numbers :1995
		LUT fanins:4	 numbers :2466
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 16519168 bytes

[2021-11-16 12:28:11,877]mapper_test.py:228:[INFO]: area: 5058 level: 18
[2021-11-16 14:17:07,461]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-16 14:17:07,461]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:07,461]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:07,869]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.01 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36081664 bytes

[2021-11-16 14:17:07,889]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-16 14:17:07,889]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:08,639]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
Mapping time: 0.222428 secs
	Report mapping result:
		klut_size()     :6061
		klut.num_gates():5058
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :597
		LUT fanins:3	 numbers :1995
		LUT fanins:4	 numbers :2466
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 16695296 bytes

[2021-11-16 14:17:08,640]mapper_test.py:228:[INFO]: area: 5058 level: 18
[2021-11-16 14:23:27,816]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-16 14:23:27,816]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:27,816]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:28,226]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36188160 bytes

[2021-11-16 14:23:28,243]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-16 14:23:28,244]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:28,986]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
Mapping time: 0.219713 secs
	Report mapping result:
		klut_size()     :6061
		klut.num_gates():5058
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :597
		LUT fanins:3	 numbers :1995
		LUT fanins:4	 numbers :2466
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 16760832 bytes

[2021-11-16 14:23:28,986]mapper_test.py:228:[INFO]: area: 5058 level: 18
[2021-11-17 16:36:07,396]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-17 16:36:07,398]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:07,398]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:07,762]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.03 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.18 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35999744 bytes

[2021-11-17 16:36:07,784]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-17 16:36:07,785]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:08,553]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
Mapping time: 0.21603 secs
	Report mapping result:
		klut_size()     :4499
		klut.num_gates():3496
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :709
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 16941056 bytes

[2021-11-17 16:36:08,553]mapper_test.py:228:[INFO]: area: 3496 level: 18
[2021-11-18 10:18:41,283]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-18 10:18:41,284]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:41,284]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:41,694]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.01 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36175872 bytes

[2021-11-18 10:18:41,716]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-18 10:18:41,716]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:42,593]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
Mapping time: 0.361086 secs
	Report mapping result:
		klut_size()     :4499
		klut.num_gates():3496
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :709
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 18833408 bytes

[2021-11-18 10:18:42,593]mapper_test.py:228:[INFO]: area: 3496 level: 18
[2021-11-23 16:11:31,848]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-23 16:11:31,849]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:31,849]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:32,252]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35991552 bytes

[2021-11-23 16:11:32,273]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-23 16:11:32,273]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:33,151]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
Mapping time: 0.359354 secs
	Report mapping result:
		klut_size()     :4499
		klut.num_gates():3496
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :709
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 18649088 bytes

[2021-11-23 16:11:33,151]mapper_test.py:228:[INFO]: area: 3496 level: 18
[2021-11-23 16:42:30,053]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-23 16:42:30,053]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:30,054]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:30,472]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.20 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36052992 bytes

[2021-11-23 16:42:30,493]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-23 16:42:30,493]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:31,368]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
Mapping time: 0.359874 secs
	Report mapping result:
		klut_size()     :4499
		klut.num_gates():3496
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :709
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 18833408 bytes

[2021-11-23 16:42:31,368]mapper_test.py:228:[INFO]: area: 3496 level: 18
[2021-11-24 11:38:50,338]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-24 11:38:50,338]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:50,339]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:50,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35872768 bytes

[2021-11-24 11:38:50,772]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-24 11:38:50,772]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:51,292]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
Mapping time: 0.006679 secs
	Report mapping result:
		klut_size()     :4499
		klut.num_gates():3496
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :709
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 16719872 bytes

[2021-11-24 11:38:51,293]mapper_test.py:228:[INFO]: area: 3496 level: 18
[2021-11-24 12:02:04,632]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-24 12:02:04,632]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:04,633]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:05,038]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 35913728 bytes

[2021-11-24 12:02:05,060]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-24 12:02:05,060]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:05,571]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
Mapping time: 0.006785 secs
	Report mapping result:
		klut_size()     :4499
		klut.num_gates():3496
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :709
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 16764928 bytes

[2021-11-24 12:02:05,571]mapper_test.py:228:[INFO]: area: 3496 level: 18
[2021-11-24 12:05:47,242]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-24 12:05:47,243]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:47,243]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:47,650]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36057088 bytes

[2021-11-24 12:05:47,672]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-24 12:05:47,672]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:48,391]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
Mapping time: 0.216987 secs
	Report mapping result:
		klut_size()     :4499
		klut.num_gates():3496
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :709
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 17018880 bytes

[2021-11-24 12:05:48,391]mapper_test.py:228:[INFO]: area: 3496 level: 18
[2021-11-24 12:11:26,488]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-24 12:11:26,488]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:26,489]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:26,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36093952 bytes

[2021-11-24 12:11:26,913]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-24 12:11:26,913]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:27,440]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
[i] total time =  0.06 secs
Mapping time: 0.06107 secs
	Report mapping result:
		klut_size()     :3565
		klut.num_gates():2562
		max delay       :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :352
		LUT fanins:3	 numbers :1564
		LUT fanins:4	 numbers :646
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 37695488 bytes

[2021-11-24 12:11:27,441]mapper_test.py:228:[INFO]: area: 2562 level: 22
[2021-11-24 12:57:45,717]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-24 12:57:45,718]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:45,718]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:46,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36175872 bytes

[2021-11-24 12:57:46,146]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-24 12:57:46,146]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:46,863]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
Mapping time: 0.215262 secs
	Report mapping result:
		klut_size()     :4499
		klut.num_gates():3496
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :709
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 16945152 bytes

[2021-11-24 12:57:46,864]mapper_test.py:228:[INFO]: area: 3496 level: 18
[2021-11-24 13:09:44,328]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-24 13:09:44,328]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:09:44,328]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:09:44,732]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.04 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.19 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36016128 bytes

[2021-11-24 13:09:44,753]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-24 13:09:44,753]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:09:51,366]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
Mapping time: 0.221623 secs
Mapping time: 0.261848 secs
	Report mapping result:
		klut_size()     :4499
		klut.num_gates():3496
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :709
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 26738688 bytes

[2021-11-24 13:09:51,367]mapper_test.py:228:[INFO]: area: 3496 level: 18
[2021-11-24 13:32:45,665]mapper_test.py:79:[INFO]: run case "voter"
[2021-11-24 13:32:45,666]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:32:45,666]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:32:46,078]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    8708.  Ch =     0.  Total mem =    1.33 MB. Peak cut mem =    0.06 MB.
P:  Del =   18.00.  Ar =    3075.0.  Edge =     9393.  Cut =    94439.  T =     0.05 sec
P:  Del =   18.00.  Ar =    2961.0.  Edge =     9788.  Cut =    86678.  T =     0.03 sec
P:  Del =   18.00.  Ar =    3144.0.  Edge =     9832.  Cut =    90726.  T =     0.03 sec
E:  Del =   18.00.  Ar =    3100.0.  Edge =     9712.  Cut =    90726.  T =     0.00 sec
F:  Del =   18.00.  Ar =    2837.0.  Edge =     9265.  Cut =    58952.  T =     0.02 sec
E:  Del =   18.00.  Ar =    2829.0.  Edge =     9241.  Cut =    58952.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2796.0.  Edge =     8724.  Cut =    63583.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2743.0.  Edge =     8625.  Cut =    63583.  T =     0.00 sec
A:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.03 sec
E:  Del =   18.00.  Ar =    2742.0.  Edge =     8586.  Cut =    64746.  T =     0.00 sec
Total time =     0.20 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %
Peak memory: 36139008 bytes

[2021-11-24 13:32:46,102]mapper_test.py:160:[INFO]: area: 2742 level: 18
[2021-11-24 13:32:46,102]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:32:52,295]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
Mapping time: 0.006866 secs
Mapping time: 0.007212 secs
	Report mapping result:
		klut_size()     :4499
		klut.num_gates():3496
		max delay       :18
		max area        :3496
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :709
		LUT fanins:3	 numbers :1454
		LUT fanins:4	 numbers :1333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v
	Peak memory: 26636288 bytes

[2021-11-24 13:32:52,296]mapper_test.py:228:[INFO]: area: 3496 level: 18
