# do tp2_e5_ERV25_grupo2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:31 on May 15,2025
# vlog -work work tp2_e5_ERV25_grupo2.vo 
# -- Compiling module bht_btb_module
# -- Compiling module hard_block
# 
# Top level modules:
# 	bht_btb_module
# End time: 00:47:31 on May 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:31 on May 15,2025
# vlog -work work bht_btb_waveform.vwf.vt 
# -- Compiling module bht_btb_module_vlg_vec_tst
# 
# Top level modules:
# 	bht_btb_module_vlg_vec_tst
# End time: 00:47:32 on May 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.bht_btb_module_vlg_vec_tst 
# Start time: 00:47:32 on May 15,2025
# Loading work.bht_btb_module_vlg_vec_tst
# Loading work.bht_btb_module
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from tp2_e5_ERV25_grupo2_v.sdo
# Loading timing data from tp2_e5_ERV25_grupo2_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /bht_btb_module_vlg_vec_tst File: bht_btb_waveform.vwf.vt
# after#26
# ** Note: $finish    : bht_btb_waveform.vwf.vt(65)
#    Time: 1 us  Iteration: 0  Instance: /bht_btb_module_vlg_vec_tst
# End time: 00:47:33 on May 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
