{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.501452",
   "Default View_TopLeft":"-279,564",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR_0 -pg 1 -lvl 4 -x 1940 -y 20 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -lvl 4 -x 1940 -y 40 -defaultsOSRD
preplace port SerTC_n_0 -pg 1 -lvl 4 -x 1940 -y 60 -defaultsOSRD
preplace port SerTC_p_0 -pg 1 -lvl 4 -x 1940 -y 80 -defaultsOSRD
preplace port XCLK_clk_n -pg 1 -lvl 0 -x -260 -y 80 -defaultsOSRD
preplace port XCLK_clk_p -pg 1 -lvl 0 -x -260 -y 100 -defaultsOSRD
preplace port YCLK_clk_n -pg 1 -lvl 0 -x -260 -y 160 -defaultsOSRD
preplace port YCLK_clk_p -pg 1 -lvl 0 -x -260 -y 180 -defaultsOSRD
preplace portBus SerTFG_n_0 -pg 1 -lvl 0 -x -260 -y 20 -defaultsOSRD
preplace portBus SerTFG_p_0 -pg 1 -lvl 0 -x -260 -y 40 -defaultsOSRD
preplace portBus X -pg 1 -lvl 0 -x -260 -y 60 -defaultsOSRD
preplace portBus Xn -pg 1 -lvl 0 -x -260 -y 120 -defaultsOSRD
preplace portBus Y -pg 1 -lvl 0 -x -260 -y 140 -defaultsOSRD
preplace portBus Yn -pg 1 -lvl 0 -x -260 -y 200 -defaultsOSRD
preplace inst YV_CL_RX_TOP_0 -pg 1 -lvl 1 -x 240 -y 100 -defaultsOSRD
preplace inst YV_OBUFDS_1 -pg 1 -lvl 1 -x 240 -y 440 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 1 -x 240 -y 590 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 1 -x 240 -y 750 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 1 -x 240 -y 930 -defaultsOSRD
preplace inst axi_uart16550_1 -pg 1 -lvl 2 -x 1050 -y 50 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 2 -x 1050 -y 230 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 1050 -y 410 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 2 -x 1050 -y 570 -defaultsOSRD
preplace inst data_mux_0 -pg 1 -lvl 2 -x 1050 -y 860 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 240 -y 1130 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 240 -y 1340 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 1700 -y 580 -defaultsOSRD
preplace inst system_ila_3 -pg 1 -lvl 3 -x 1700 -y 20 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 2 -x 1050 -y -140 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 2 -x 1050 -y -360 -defaultsOSRD
preplace inst xlconcat_3 -pg 1 -lvl 2 -x 1050 -y -620 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 240 -y -630 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 240 -y 1510 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 2 -x 1050 -y 1350 -defaultsOSRD
preplace netloc ARESETN_1 1 0 3 -160 -360 590 1150 1520J
preplace netloc IBUF_DS_N_0_1 1 0 2 -240J -350 790
preplace netloc IBUF_DS_P_0_1 1 0 2 -230J -300 740
preplace netloc M00_ARESETN_1 1 0 3 -140 -290 530 1170 1530
preplace netloc Net 1 0 3 -150 -280 600 1410 1510
preplace netloc XCLK_clk_n_0_1 1 0 1 -210 10n
preplace netloc XCLK_clk_p_0_1 1 0 1 -220 -10n
preplace netloc X_0_1 1 0 1 -200 60n
preplace netloc Xn_0_1 1 0 1 -220 120n
preplace netloc YCLK_clk_n_1 1 0 1 -180 50n
preplace netloc YCLK_clk_p_1 1 0 1 -190 30n
preplace netloc YV_CL_RX_TOP_0_DATA_OUT0 1 1 2 740 -60 1390J
preplace netloc YV_CL_RX_TOP_0_DATA_OUT1 1 1 2 730 -50 1390J
preplace netloc YV_CL_RX_TOP_0_Dy 1 1 2 580 -40 1380J
preplace netloc YV_CL_RX_TOP_0_EOL_dual_y 1 1 2 620 -500 1410J
preplace netloc YV_CL_RX_TOP_0_EOL_x 1 1 2 630 -490 1430J
preplace netloc YV_CL_RX_TOP_0_Ey 1 1 2 750 1140 1430J
preplace netloc YV_CL_RX_TOP_0_Fy 1 1 2 800 1110 1400J
preplace netloc YV_CL_RX_TOP_0_SOF_dual_y 1 1 2 810 1120 1440J
preplace netloc YV_CL_RX_TOP_0_SOF_x 1 1 2 820 1160 1470J
preplace netloc YV_CL_RX_TOP_0_data_validx 1 1 2 540 1420 1540J
preplace netloc YV_CL_RX_TOP_0_data_validy 1 1 2 640 1130 1490J
preplace netloc YV_CL_RX_TOP_0_single_end_clk_y 1 1 1 690 30n
preplace netloc YV_CL_RX_TOP_0_strb_ABC_val_x 1 1 2 850 1180 1200
preplace netloc YV_CL_RX_TOP_0_strb_ABC_val_x1 1 1 1 660 290n
preplace netloc YV_CL_RX_TOP_0_strb_DEF_val_y 1 1 1 620 310n
preplace netloc YV_OBUFDS_1_Ds_n 1 1 3 550 1190 1360J -300 1920J
preplace netloc YV_OBUFDS_1_Ds_p 1 1 3 560 1200 1370J -290 1900J
preplace netloc YV_Vision_KIT_0_Ax_0 1 1 2 760 1210 1420J
preplace netloc YV_Vision_KIT_0_Bx_0 1 1 2 770 1220 1480J
preplace netloc YV_Vision_KIT_0_Cx_0 1 1 2 780 1230 1500J
preplace netloc YV_Vision_KIT_0_singel_end_clk_x 1 1 1 710 10n
preplace netloc Y_1 1 0 1 -230 140n
preplace netloc Yn_1 1 0 1 -240 200n
preplace netloc axi_gpio_0_gpio_io_o 1 1 1 500J 760n
preplace netloc axi_uart16550_1_sout 1 0 3 -120 -340 700J 1240 1280
preplace netloc clk_wiz_0_clk_out1 1 0 3 -30 -330 670J 1250 1270
preplace netloc clk_wiz_0_clk_out2 1 0 3 -110 -390 720J 1260 1240
preplace netloc clk_wiz_0_clk_out3 1 0 3 -100 -380 680J 1430 1230
preplace netloc clk_wiz_0_locked 1 0 3 -130 -370 650J 1440 1300
preplace netloc clk_wiz_1_clk_out1 1 0 3 -60 -320 610J 1450 1260
preplace netloc clk_wiz_1_clk_out2 1 0 3 -50 -310 570J 1460 1220
preplace netloc clk_wiz_1_clk_out3 1 0 3 -20 -270 520J 1470 1210
preplace netloc clk_wiz_1_locked 1 0 3 -40 -260 510J 1480 1290
preplace netloc data_mux_0_dataOut 1 1 2 830 1490 1250
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 -90 -210 480
preplace netloc processing_system7_1_FCLK_CLK1 1 0 2 10 -250 490
preplace netloc util_ds_buf_2_IBUF_OUT 1 2 1 1280 -140n
preplace netloc xlconcat_2_dout 1 1 2 870 1500 1310
preplace netloc xlconcat_3_dout 1 1 2 860 1520 1320
preplace netloc xlconstant_0_dout 1 1 1 840 -630n
preplace netloc xlconstant_1_dout 1 1 1 740 780n
preplace netloc xlslice_0_Dout 1 1 2 880 1510 1240
preplace netloc S00_AXI_1 1 1 2 460J 1270 1550
preplace netloc axi_dma_1_M_AXI_S2MM 1 0 2 0 -190 460
preplace netloc axi_interconnect_0_M00_AXI 1 0 2 -80 -200 470
preplace netloc axis_data_fifo_0_M_AXIS 1 0 3 -170 -480 NJ -480 1290
preplace netloc processing_system7_1_DDR 1 1 3 NJ 1290 1450J -260 1910
preplace netloc processing_system7_1_FIXED_IO 1 1 3 800J 1280 1460J -250 1890
preplace netloc ps7_0_axi_periph_M00_AXI 1 0 4 20 -230 NJ -230 1350J -240 1850
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 3 840 1090 NJ 1090 1870
preplace netloc ps7_0_axi_periph_M02_AXI 1 1 3 900 1080 NJ 1080 1850
preplace netloc ps7_0_axi_periph_M03_AXI 1 0 4 -10 -220 NJ -220 1340J -270 1860
preplace netloc ps7_0_axi_periph_M04_AXI 1 1 3 890 1100 NJ 1100 1860
preplace netloc ps7_0_axi_periph_M06_AXI 1 0 4 -70 -240 NJ -240 1330J -280 1880
levelinfo -pg 1 -260 240 1050 1700 1940
pagesize -pg 1 -db -bbox -sgen -430 -740 2070 1570
"
}

