// Seed: 3201466786
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_4;
  uwire id_5;
  tri id_6 = id_5 - id_2 == 1;
  id_7(
      .id_0('b0), .id_1(1), .id_2(1'h0), .id_3(id_4[1])
  );
endmodule
module module_1 ();
  wire id_1 = id_1;
  timeprecision 1ps; module_0(
      id_1, id_1, id_1
  );
  initial assert (id_1 - 1);
  wire id_3;
endmodule
