Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Aug  5 21:25:46 2024
| Host         : sebastian-MAX-L5 running 64-bit Ubuntu 24.04 LTS
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    57 |
|    Minimum number of control sets                        |    57 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    57 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             444 |          188 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             208 |           41 |
| Yes          | No                    | No                     |            1079 |          332 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              90 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                  Enable Signal                  |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  o_tick_BUFG     | transmisor/salida_i_1_n_1                       |                                             |                1 |              1 |         1.00 |
|  i_recibido_BUFG |                                                 |                                             |                3 |              4 |         1.33 |
|  o_tick_BUFG     | transmisor/FSM_sequential_next_state[3]_i_1_n_1 |                                             |                3 |              4 |         1.33 |
|  o_tick_BUFG     | transmisor/contadorTX                           |                                             |                1 |              4 |         4.00 |
|  i_recibido_BUFG | next_state__0                                   |                                             |                1 |              5 |         5.00 |
|  o_tick_BUFG     | transmisor/actual_memory_adress[25]_i_2_n_1     | transmisor/actual_memory_adress[25]_i_1_n_1 |                2 |              5 |         2.50 |
|  o_tick_BUFG     |                                                 | basys3_7SegmentMultiplexing/seg_out[1]      |                3 |              6 |         2.00 |
|  i_recibido_BUFG | wea                                             | instruccion_para_guardar[7]_i_1_n_1         |                1 |              7 |         7.00 |
|  i_recibido_BUFG | FSM_onehot_present_state_reg_n_1_[3]            | instruccion_para_guardar[15]_i_1_n_1        |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | transmisor/dato_transmicion                     |                                             |                2 |              8 |         4.00 |
|  i_recibido_BUFG | wea0                                            | instruccion_para_guardar[31]_i_1_n_1        |                1 |              8 |         8.00 |
|  i_recibido_BUFG | FSM_onehot_present_state_reg_n_1_[2]            | instruccion_para_guardar[23]_i_1_n_1        |                1 |              8 |         8.00 |
|  o_tick_BUFG     | transmisor/actual_memory_adress[25]_i_2_n_1     | transmisor/actual_memory_adress[10]_i_1_n_1 |                2 |             11 |         5.50 |
|  o_tick_BUFG     | receptor/next_state__0                          |                                             |                3 |             11 |         3.67 |
|  n_0_2104_BUFG   | etapa_if/program_counter0                       |                                             |                4 |             11 |         2.75 |
|  i_recibido_BUFG | instruccion_addr[0]_i_1_n_1                     |                                             |                3 |             11 |         3.67 |
|  i_clk_IBUF_BUFG |                                                 | baud_gen/p_0_in                             |                5 |             16 |         3.20 |
|  i_clk_IBUF_BUFG |                                                 | salida_operadores_OBUF[0]                   |                3 |             16 |         5.33 |
|  i_clk_IBUF_BUFG |                                                 | send_button_IBUF                            |                6 |             23 |         3.83 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[28][31]_i_1_n_1           |                                             |               10 |             32 |         3.20 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[29][31]_i_1_n_1           |                                             |               10 |             32 |         3.20 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[2][31]_i_1_n_1            |                                             |               11 |             32 |         2.91 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[24][31]_i_1_n_1           |                                             |               10 |             32 |         3.20 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[30][31]_i_1_n_1           |                                             |               15 |             32 |         2.13 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[8][31]_i_1_n_1            |                                             |                9 |             32 |         3.56 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[9][31]_i_1_n_1            |                                             |                8 |             32 |         4.00 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[31][31]_i_1_n_1           |                                             |               12 |             32 |         2.67 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[3][31]_i_1_n_1            |                                             |                8 |             32 |         4.00 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[4][31]_i_1_n_1            |                                             |                9 |             32 |         3.56 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[5][31]_i_1_n_1            |                                             |                7 |             32 |         4.57 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[6][31]_i_1_n_1            |                                             |               10 |             32 |         3.20 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[7][31]_i_1_n_1            |                                             |                8 |             32 |         4.00 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[14][31]_i_1_n_1           |                                             |               12 |             32 |         2.67 |
|  i_clk_IBUF_BUFG | transmisor/reg_instruccion[31]_i_1_n_1          |                                             |               11 |             32 |         2.91 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[15][31]_i_1_n_1           |                                             |                9 |             32 |         3.56 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[16][31]_i_1_n_1           |                                             |                9 |             32 |         3.56 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[17][31]_i_1_n_1           |                                             |                9 |             32 |         3.56 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[10][31]_i_1_n_1           |                                             |                7 |             32 |         4.57 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[11][31]_i_1_n_1           |                                             |                9 |             32 |         3.56 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[12][31]_i_1_n_1           |                                             |                8 |             32 |         4.00 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[27][31]_i_1_n_1           |                                             |                9 |             32 |         3.56 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[13][31]_i_1_n_1           |                                             |               11 |             32 |         2.91 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[18][31]_i_1_n_1           |                                             |               10 |             32 |         3.20 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[19][31]_i_1_n_1           |                                             |                9 |             32 |         3.56 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[1][31]_i_1_n_1            |                                             |               11 |             32 |         2.91 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[20][31]_i_1_n_1           |                                             |                8 |             32 |         4.00 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[21][31]_i_1_n_1           |                                             |               12 |             32 |         2.67 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[22][31]_i_1_n_1           |                                             |               12 |             32 |         2.67 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[23][31]_i_1_n_1           |                                             |               13 |             32 |         2.46 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[25][31]_i_1_n_1           |                                             |                9 |             32 |         3.56 |
| ~i_clk_IBUF_BUFG | etapa_id/gp/registros[26][31]_i_1_n_1           |                                             |                9 |             32 |         3.56 |
| ~n_0_2104_BUFG   | dtu/out                                         | ex/alu/o_ins_type[7]                        |                8 |             43 |         5.38 |
|  o_tick_BUFG     |                                                 |                                             |               16 |             44 |         2.75 |
| ~n_0_2104_BUFG   |                                                 |                                             |               57 |            111 |         1.95 |
|  i_clk_IBUF_BUFG |                                                 |                                             |               57 |            114 |         2.00 |
| ~n_0_2104_BUFG   |                                                 | latch_idex/pc_tmp[10]_i_1_n_1               |               24 |            147 |         6.12 |
|  n_0_2104_BUFG   |                                                 |                                             |               55 |            171 |         3.11 |
+------------------+-------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


