<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `/home/val/Projects/drone-os/drone-stm32-map/target/thumbv7em-none-eabihf/debug/build/drone-stm32-map-pieces-1-3d6aa8861abb97e2/out/svd_regs.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>svd_regs.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../../../../../../../../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../../../../../../../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../../../../../../../../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../../../../../../../../../../../light.css" id="themeStyle"><script src="../../../../../../../../../../../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../../../../../../../../../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../../../../../../../../../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../../../../../../../../../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../../../../../../../../../../../drone_stm32_map_pieces_1/index.html'><div class='logo-container'><img src='../../../../../../../../../../../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../../../../../../../../../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../../../../../../../../../../../theme.js"></script><nav class="sub"><form class="search-form js-only"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../../../../../../../../../../../settings.html"><img src="../../../../../../../../../../../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">   1</span>
<span id="2">   2</span>
<span id="3">   3</span>
<span id="4">   4</span>
<span id="5">   5</span>
<span id="6">   6</span>
<span id="7">   7</span>
<span id="8">   8</span>
<span id="9">   9</span>
<span id="10">  10</span>
<span id="11">  11</span>
<span id="12">  12</span>
<span id="13">  13</span>
<span id="14">  14</span>
<span id="15">  15</span>
<span id="16">  16</span>
<span id="17">  17</span>
<span id="18">  18</span>
<span id="19">  19</span>
<span id="20">  20</span>
<span id="21">  21</span>
<span id="22">  22</span>
<span id="23">  23</span>
<span id="24">  24</span>
<span id="25">  25</span>
<span id="26">  26</span>
<span id="27">  27</span>
<span id="28">  28</span>
<span id="29">  29</span>
<span id="30">  30</span>
<span id="31">  31</span>
<span id="32">  32</span>
<span id="33">  33</span>
<span id="34">  34</span>
<span id="35">  35</span>
<span id="36">  36</span>
<span id="37">  37</span>
<span id="38">  38</span>
<span id="39">  39</span>
<span id="40">  40</span>
<span id="41">  41</span>
<span id="42">  42</span>
<span id="43">  43</span>
<span id="44">  44</span>
<span id="45">  45</span>
<span id="46">  46</span>
<span id="47">  47</span>
<span id="48">  48</span>
<span id="49">  49</span>
<span id="50">  50</span>
<span id="51">  51</span>
<span id="52">  52</span>
<span id="53">  53</span>
<span id="54">  54</span>
<span id="55">  55</span>
<span id="56">  56</span>
<span id="57">  57</span>
<span id="58">  58</span>
<span id="59">  59</span>
<span id="60">  60</span>
<span id="61">  61</span>
<span id="62">  62</span>
<span id="63">  63</span>
<span id="64">  64</span>
<span id="65">  65</span>
<span id="66">  66</span>
<span id="67">  67</span>
<span id="68">  68</span>
<span id="69">  69</span>
<span id="70">  70</span>
<span id="71">  71</span>
<span id="72">  72</span>
<span id="73">  73</span>
<span id="74">  74</span>
<span id="75">  75</span>
<span id="76">  76</span>
<span id="77">  77</span>
<span id="78">  78</span>
<span id="79">  79</span>
<span id="80">  80</span>
<span id="81">  81</span>
<span id="82">  82</span>
<span id="83">  83</span>
<span id="84">  84</span>
<span id="85">  85</span>
<span id="86">  86</span>
<span id="87">  87</span>
<span id="88">  88</span>
<span id="89">  89</span>
<span id="90">  90</span>
<span id="91">  91</span>
<span id="92">  92</span>
<span id="93">  93</span>
<span id="94">  94</span>
<span id="95">  95</span>
<span id="96">  96</span>
<span id="97">  97</span>
<span id="98">  98</span>
<span id="99">  99</span>
<span id="100"> 100</span>
<span id="101"> 101</span>
<span id="102"> 102</span>
<span id="103"> 103</span>
<span id="104"> 104</span>
<span id="105"> 105</span>
<span id="106"> 106</span>
<span id="107"> 107</span>
<span id="108"> 108</span>
<span id="109"> 109</span>
<span id="110"> 110</span>
<span id="111"> 111</span>
<span id="112"> 112</span>
<span id="113"> 113</span>
<span id="114"> 114</span>
<span id="115"> 115</span>
<span id="116"> 116</span>
<span id="117"> 117</span>
<span id="118"> 118</span>
<span id="119"> 119</span>
<span id="120"> 120</span>
<span id="121"> 121</span>
<span id="122"> 122</span>
<span id="123"> 123</span>
<span id="124"> 124</span>
<span id="125"> 125</span>
<span id="126"> 126</span>
<span id="127"> 127</span>
<span id="128"> 128</span>
<span id="129"> 129</span>
<span id="130"> 130</span>
<span id="131"> 131</span>
<span id="132"> 132</span>
<span id="133"> 133</span>
<span id="134"> 134</span>
<span id="135"> 135</span>
<span id="136"> 136</span>
<span id="137"> 137</span>
<span id="138"> 138</span>
<span id="139"> 139</span>
<span id="140"> 140</span>
<span id="141"> 141</span>
<span id="142"> 142</span>
<span id="143"> 143</span>
<span id="144"> 144</span>
<span id="145"> 145</span>
<span id="146"> 146</span>
<span id="147"> 147</span>
<span id="148"> 148</span>
<span id="149"> 149</span>
<span id="150"> 150</span>
<span id="151"> 151</span>
<span id="152"> 152</span>
<span id="153"> 153</span>
<span id="154"> 154</span>
<span id="155"> 155</span>
<span id="156"> 156</span>
<span id="157"> 157</span>
<span id="158"> 158</span>
<span id="159"> 159</span>
<span id="160"> 160</span>
<span id="161"> 161</span>
<span id="162"> 162</span>
<span id="163"> 163</span>
<span id="164"> 164</span>
<span id="165"> 165</span>
<span id="166"> 166</span>
<span id="167"> 167</span>
<span id="168"> 168</span>
<span id="169"> 169</span>
<span id="170"> 170</span>
<span id="171"> 171</span>
<span id="172"> 172</span>
<span id="173"> 173</span>
<span id="174"> 174</span>
<span id="175"> 175</span>
<span id="176"> 176</span>
<span id="177"> 177</span>
<span id="178"> 178</span>
<span id="179"> 179</span>
<span id="180"> 180</span>
<span id="181"> 181</span>
<span id="182"> 182</span>
<span id="183"> 183</span>
<span id="184"> 184</span>
<span id="185"> 185</span>
<span id="186"> 186</span>
<span id="187"> 187</span>
<span id="188"> 188</span>
<span id="189"> 189</span>
<span id="190"> 190</span>
<span id="191"> 191</span>
<span id="192"> 192</span>
<span id="193"> 193</span>
<span id="194"> 194</span>
<span id="195"> 195</span>
<span id="196"> 196</span>
<span id="197"> 197</span>
<span id="198"> 198</span>
<span id="199"> 199</span>
<span id="200"> 200</span>
<span id="201"> 201</span>
<span id="202"> 202</span>
<span id="203"> 203</span>
<span id="204"> 204</span>
<span id="205"> 205</span>
<span id="206"> 206</span>
<span id="207"> 207</span>
<span id="208"> 208</span>
<span id="209"> 209</span>
<span id="210"> 210</span>
<span id="211"> 211</span>
<span id="212"> 212</span>
<span id="213"> 213</span>
<span id="214"> 214</span>
<span id="215"> 215</span>
<span id="216"> 216</span>
<span id="217"> 217</span>
<span id="218"> 218</span>
<span id="219"> 219</span>
<span id="220"> 220</span>
<span id="221"> 221</span>
<span id="222"> 222</span>
<span id="223"> 223</span>
<span id="224"> 224</span>
<span id="225"> 225</span>
<span id="226"> 226</span>
<span id="227"> 227</span>
<span id="228"> 228</span>
<span id="229"> 229</span>
<span id="230"> 230</span>
<span id="231"> 231</span>
<span id="232"> 232</span>
<span id="233"> 233</span>
<span id="234"> 234</span>
<span id="235"> 235</span>
<span id="236"> 236</span>
<span id="237"> 237</span>
<span id="238"> 238</span>
<span id="239"> 239</span>
<span id="240"> 240</span>
<span id="241"> 241</span>
<span id="242"> 242</span>
<span id="243"> 243</span>
<span id="244"> 244</span>
<span id="245"> 245</span>
<span id="246"> 246</span>
<span id="247"> 247</span>
<span id="248"> 248</span>
<span id="249"> 249</span>
<span id="250"> 250</span>
<span id="251"> 251</span>
<span id="252"> 252</span>
<span id="253"> 253</span>
<span id="254"> 254</span>
<span id="255"> 255</span>
<span id="256"> 256</span>
<span id="257"> 257</span>
<span id="258"> 258</span>
<span id="259"> 259</span>
<span id="260"> 260</span>
<span id="261"> 261</span>
<span id="262"> 262</span>
<span id="263"> 263</span>
<span id="264"> 264</span>
<span id="265"> 265</span>
<span id="266"> 266</span>
<span id="267"> 267</span>
<span id="268"> 268</span>
<span id="269"> 269</span>
<span id="270"> 270</span>
<span id="271"> 271</span>
<span id="272"> 272</span>
<span id="273"> 273</span>
<span id="274"> 274</span>
<span id="275"> 275</span>
<span id="276"> 276</span>
<span id="277"> 277</span>
<span id="278"> 278</span>
<span id="279"> 279</span>
<span id="280"> 280</span>
<span id="281"> 281</span>
<span id="282"> 282</span>
<span id="283"> 283</span>
<span id="284"> 284</span>
<span id="285"> 285</span>
<span id="286"> 286</span>
<span id="287"> 287</span>
<span id="288"> 288</span>
<span id="289"> 289</span>
<span id="290"> 290</span>
<span id="291"> 291</span>
<span id="292"> 292</span>
<span id="293"> 293</span>
<span id="294"> 294</span>
<span id="295"> 295</span>
<span id="296"> 296</span>
<span id="297"> 297</span>
<span id="298"> 298</span>
<span id="299"> 299</span>
<span id="300"> 300</span>
<span id="301"> 301</span>
<span id="302"> 302</span>
<span id="303"> 303</span>
<span id="304"> 304</span>
<span id="305"> 305</span>
<span id="306"> 306</span>
<span id="307"> 307</span>
<span id="308"> 308</span>
<span id="309"> 309</span>
<span id="310"> 310</span>
<span id="311"> 311</span>
<span id="312"> 312</span>
<span id="313"> 313</span>
<span id="314"> 314</span>
<span id="315"> 315</span>
<span id="316"> 316</span>
<span id="317"> 317</span>
<span id="318"> 318</span>
<span id="319"> 319</span>
<span id="320"> 320</span>
<span id="321"> 321</span>
<span id="322"> 322</span>
<span id="323"> 323</span>
<span id="324"> 324</span>
<span id="325"> 325</span>
<span id="326"> 326</span>
<span id="327"> 327</span>
<span id="328"> 328</span>
<span id="329"> 329</span>
<span id="330"> 330</span>
<span id="331"> 331</span>
<span id="332"> 332</span>
<span id="333"> 333</span>
<span id="334"> 334</span>
<span id="335"> 335</span>
<span id="336"> 336</span>
<span id="337"> 337</span>
<span id="338"> 338</span>
<span id="339"> 339</span>
<span id="340"> 340</span>
<span id="341"> 341</span>
<span id="342"> 342</span>
<span id="343"> 343</span>
<span id="344"> 344</span>
<span id="345"> 345</span>
<span id="346"> 346</span>
<span id="347"> 347</span>
<span id="348"> 348</span>
<span id="349"> 349</span>
<span id="350"> 350</span>
<span id="351"> 351</span>
<span id="352"> 352</span>
<span id="353"> 353</span>
<span id="354"> 354</span>
<span id="355"> 355</span>
<span id="356"> 356</span>
<span id="357"> 357</span>
<span id="358"> 358</span>
<span id="359"> 359</span>
<span id="360"> 360</span>
<span id="361"> 361</span>
<span id="362"> 362</span>
<span id="363"> 363</span>
<span id="364"> 364</span>
<span id="365"> 365</span>
<span id="366"> 366</span>
<span id="367"> 367</span>
<span id="368"> 368</span>
<span id="369"> 369</span>
<span id="370"> 370</span>
<span id="371"> 371</span>
<span id="372"> 372</span>
<span id="373"> 373</span>
<span id="374"> 374</span>
<span id="375"> 375</span>
<span id="376"> 376</span>
<span id="377"> 377</span>
<span id="378"> 378</span>
<span id="379"> 379</span>
<span id="380"> 380</span>
<span id="381"> 381</span>
<span id="382"> 382</span>
<span id="383"> 383</span>
<span id="384"> 384</span>
<span id="385"> 385</span>
<span id="386"> 386</span>
<span id="387"> 387</span>
<span id="388"> 388</span>
<span id="389"> 389</span>
<span id="390"> 390</span>
<span id="391"> 391</span>
<span id="392"> 392</span>
<span id="393"> 393</span>
<span id="394"> 394</span>
<span id="395"> 395</span>
<span id="396"> 396</span>
<span id="397"> 397</span>
<span id="398"> 398</span>
<span id="399"> 399</span>
<span id="400"> 400</span>
<span id="401"> 401</span>
<span id="402"> 402</span>
<span id="403"> 403</span>
<span id="404"> 404</span>
<span id="405"> 405</span>
<span id="406"> 406</span>
<span id="407"> 407</span>
<span id="408"> 408</span>
<span id="409"> 409</span>
<span id="410"> 410</span>
<span id="411"> 411</span>
<span id="412"> 412</span>
<span id="413"> 413</span>
<span id="414"> 414</span>
<span id="415"> 415</span>
<span id="416"> 416</span>
<span id="417"> 417</span>
<span id="418"> 418</span>
<span id="419"> 419</span>
<span id="420"> 420</span>
<span id="421"> 421</span>
<span id="422"> 422</span>
<span id="423"> 423</span>
<span id="424"> 424</span>
<span id="425"> 425</span>
<span id="426"> 426</span>
<span id="427"> 427</span>
<span id="428"> 428</span>
<span id="429"> 429</span>
<span id="430"> 430</span>
<span id="431"> 431</span>
<span id="432"> 432</span>
<span id="433"> 433</span>
<span id="434"> 434</span>
<span id="435"> 435</span>
<span id="436"> 436</span>
<span id="437"> 437</span>
<span id="438"> 438</span>
<span id="439"> 439</span>
<span id="440"> 440</span>
<span id="441"> 441</span>
<span id="442"> 442</span>
<span id="443"> 443</span>
<span id="444"> 444</span>
<span id="445"> 445</span>
<span id="446"> 446</span>
<span id="447"> 447</span>
<span id="448"> 448</span>
<span id="449"> 449</span>
<span id="450"> 450</span>
<span id="451"> 451</span>
<span id="452"> 452</span>
<span id="453"> 453</span>
<span id="454"> 454</span>
<span id="455"> 455</span>
<span id="456"> 456</span>
<span id="457"> 457</span>
<span id="458"> 458</span>
<span id="459"> 459</span>
<span id="460"> 460</span>
<span id="461"> 461</span>
<span id="462"> 462</span>
<span id="463"> 463</span>
<span id="464"> 464</span>
<span id="465"> 465</span>
<span id="466"> 466</span>
<span id="467"> 467</span>
<span id="468"> 468</span>
<span id="469"> 469</span>
<span id="470"> 470</span>
<span id="471"> 471</span>
<span id="472"> 472</span>
<span id="473"> 473</span>
<span id="474"> 474</span>
<span id="475"> 475</span>
<span id="476"> 476</span>
<span id="477"> 477</span>
<span id="478"> 478</span>
<span id="479"> 479</span>
<span id="480"> 480</span>
<span id="481"> 481</span>
<span id="482"> 482</span>
<span id="483"> 483</span>
<span id="484"> 484</span>
<span id="485"> 485</span>
<span id="486"> 486</span>
<span id="487"> 487</span>
<span id="488"> 488</span>
<span id="489"> 489</span>
<span id="490"> 490</span>
<span id="491"> 491</span>
<span id="492"> 492</span>
<span id="493"> 493</span>
<span id="494"> 494</span>
<span id="495"> 495</span>
<span id="496"> 496</span>
<span id="497"> 497</span>
<span id="498"> 498</span>
<span id="499"> 499</span>
<span id="500"> 500</span>
<span id="501"> 501</span>
<span id="502"> 502</span>
<span id="503"> 503</span>
<span id="504"> 504</span>
<span id="505"> 505</span>
<span id="506"> 506</span>
<span id="507"> 507</span>
<span id="508"> 508</span>
<span id="509"> 509</span>
<span id="510"> 510</span>
<span id="511"> 511</span>
<span id="512"> 512</span>
<span id="513"> 513</span>
<span id="514"> 514</span>
<span id="515"> 515</span>
<span id="516"> 516</span>
<span id="517"> 517</span>
<span id="518"> 518</span>
<span id="519"> 519</span>
<span id="520"> 520</span>
<span id="521"> 521</span>
<span id="522"> 522</span>
<span id="523"> 523</span>
<span id="524"> 524</span>
<span id="525"> 525</span>
<span id="526"> 526</span>
<span id="527"> 527</span>
<span id="528"> 528</span>
<span id="529"> 529</span>
<span id="530"> 530</span>
<span id="531"> 531</span>
<span id="532"> 532</span>
<span id="533"> 533</span>
<span id="534"> 534</span>
<span id="535"> 535</span>
<span id="536"> 536</span>
<span id="537"> 537</span>
<span id="538"> 538</span>
<span id="539"> 539</span>
<span id="540"> 540</span>
<span id="541"> 541</span>
<span id="542"> 542</span>
<span id="543"> 543</span>
<span id="544"> 544</span>
<span id="545"> 545</span>
<span id="546"> 546</span>
<span id="547"> 547</span>
<span id="548"> 548</span>
<span id="549"> 549</span>
<span id="550"> 550</span>
<span id="551"> 551</span>
<span id="552"> 552</span>
<span id="553"> 553</span>
<span id="554"> 554</span>
<span id="555"> 555</span>
<span id="556"> 556</span>
<span id="557"> 557</span>
<span id="558"> 558</span>
<span id="559"> 559</span>
<span id="560"> 560</span>
<span id="561"> 561</span>
<span id="562"> 562</span>
<span id="563"> 563</span>
<span id="564"> 564</span>
<span id="565"> 565</span>
<span id="566"> 566</span>
<span id="567"> 567</span>
<span id="568"> 568</span>
<span id="569"> 569</span>
<span id="570"> 570</span>
<span id="571"> 571</span>
<span id="572"> 572</span>
<span id="573"> 573</span>
<span id="574"> 574</span>
<span id="575"> 575</span>
<span id="576"> 576</span>
<span id="577"> 577</span>
<span id="578"> 578</span>
<span id="579"> 579</span>
<span id="580"> 580</span>
<span id="581"> 581</span>
<span id="582"> 582</span>
<span id="583"> 583</span>
<span id="584"> 584</span>
<span id="585"> 585</span>
<span id="586"> 586</span>
<span id="587"> 587</span>
<span id="588"> 588</span>
<span id="589"> 589</span>
<span id="590"> 590</span>
<span id="591"> 591</span>
<span id="592"> 592</span>
<span id="593"> 593</span>
<span id="594"> 594</span>
<span id="595"> 595</span>
<span id="596"> 596</span>
<span id="597"> 597</span>
<span id="598"> 598</span>
<span id="599"> 599</span>
<span id="600"> 600</span>
<span id="601"> 601</span>
<span id="602"> 602</span>
<span id="603"> 603</span>
<span id="604"> 604</span>
<span id="605"> 605</span>
<span id="606"> 606</span>
<span id="607"> 607</span>
<span id="608"> 608</span>
<span id="609"> 609</span>
<span id="610"> 610</span>
<span id="611"> 611</span>
<span id="612"> 612</span>
<span id="613"> 613</span>
<span id="614"> 614</span>
<span id="615"> 615</span>
<span id="616"> 616</span>
<span id="617"> 617</span>
<span id="618"> 618</span>
<span id="619"> 619</span>
<span id="620"> 620</span>
<span id="621"> 621</span>
<span id="622"> 622</span>
<span id="623"> 623</span>
<span id="624"> 624</span>
<span id="625"> 625</span>
<span id="626"> 626</span>
<span id="627"> 627</span>
<span id="628"> 628</span>
<span id="629"> 629</span>
<span id="630"> 630</span>
<span id="631"> 631</span>
<span id="632"> 632</span>
<span id="633"> 633</span>
<span id="634"> 634</span>
<span id="635"> 635</span>
<span id="636"> 636</span>
<span id="637"> 637</span>
<span id="638"> 638</span>
<span id="639"> 639</span>
<span id="640"> 640</span>
<span id="641"> 641</span>
<span id="642"> 642</span>
<span id="643"> 643</span>
<span id="644"> 644</span>
<span id="645"> 645</span>
<span id="646"> 646</span>
<span id="647"> 647</span>
<span id="648"> 648</span>
<span id="649"> 649</span>
<span id="650"> 650</span>
<span id="651"> 651</span>
<span id="652"> 652</span>
<span id="653"> 653</span>
<span id="654"> 654</span>
<span id="655"> 655</span>
<span id="656"> 656</span>
<span id="657"> 657</span>
<span id="658"> 658</span>
<span id="659"> 659</span>
<span id="660"> 660</span>
<span id="661"> 661</span>
<span id="662"> 662</span>
<span id="663"> 663</span>
<span id="664"> 664</span>
<span id="665"> 665</span>
<span id="666"> 666</span>
<span id="667"> 667</span>
<span id="668"> 668</span>
<span id="669"> 669</span>
<span id="670"> 670</span>
<span id="671"> 671</span>
<span id="672"> 672</span>
<span id="673"> 673</span>
<span id="674"> 674</span>
<span id="675"> 675</span>
<span id="676"> 676</span>
<span id="677"> 677</span>
<span id="678"> 678</span>
<span id="679"> 679</span>
<span id="680"> 680</span>
<span id="681"> 681</span>
<span id="682"> 682</span>
<span id="683"> 683</span>
<span id="684"> 684</span>
<span id="685"> 685</span>
<span id="686"> 686</span>
<span id="687"> 687</span>
<span id="688"> 688</span>
<span id="689"> 689</span>
<span id="690"> 690</span>
<span id="691"> 691</span>
<span id="692"> 692</span>
<span id="693"> 693</span>
<span id="694"> 694</span>
<span id="695"> 695</span>
<span id="696"> 696</span>
<span id="697"> 697</span>
<span id="698"> 698</span>
<span id="699"> 699</span>
<span id="700"> 700</span>
<span id="701"> 701</span>
<span id="702"> 702</span>
<span id="703"> 703</span>
<span id="704"> 704</span>
<span id="705"> 705</span>
<span id="706"> 706</span>
<span id="707"> 707</span>
<span id="708"> 708</span>
<span id="709"> 709</span>
<span id="710"> 710</span>
<span id="711"> 711</span>
<span id="712"> 712</span>
<span id="713"> 713</span>
<span id="714"> 714</span>
<span id="715"> 715</span>
<span id="716"> 716</span>
<span id="717"> 717</span>
<span id="718"> 718</span>
<span id="719"> 719</span>
<span id="720"> 720</span>
<span id="721"> 721</span>
<span id="722"> 722</span>
<span id="723"> 723</span>
<span id="724"> 724</span>
<span id="725"> 725</span>
<span id="726"> 726</span>
<span id="727"> 727</span>
<span id="728"> 728</span>
<span id="729"> 729</span>
<span id="730"> 730</span>
<span id="731"> 731</span>
<span id="732"> 732</span>
<span id="733"> 733</span>
<span id="734"> 734</span>
<span id="735"> 735</span>
<span id="736"> 736</span>
<span id="737"> 737</span>
<span id="738"> 738</span>
<span id="739"> 739</span>
<span id="740"> 740</span>
<span id="741"> 741</span>
<span id="742"> 742</span>
<span id="743"> 743</span>
<span id="744"> 744</span>
<span id="745"> 745</span>
<span id="746"> 746</span>
<span id="747"> 747</span>
<span id="748"> 748</span>
<span id="749"> 749</span>
<span id="750"> 750</span>
<span id="751"> 751</span>
<span id="752"> 752</span>
<span id="753"> 753</span>
<span id="754"> 754</span>
<span id="755"> 755</span>
<span id="756"> 756</span>
<span id="757"> 757</span>
<span id="758"> 758</span>
<span id="759"> 759</span>
<span id="760"> 760</span>
<span id="761"> 761</span>
<span id="762"> 762</span>
<span id="763"> 763</span>
<span id="764"> 764</span>
<span id="765"> 765</span>
<span id="766"> 766</span>
<span id="767"> 767</span>
<span id="768"> 768</span>
<span id="769"> 769</span>
<span id="770"> 770</span>
<span id="771"> 771</span>
<span id="772"> 772</span>
<span id="773"> 773</span>
<span id="774"> 774</span>
<span id="775"> 775</span>
<span id="776"> 776</span>
<span id="777"> 777</span>
<span id="778"> 778</span>
<span id="779"> 779</span>
<span id="780"> 780</span>
<span id="781"> 781</span>
<span id="782"> 782</span>
<span id="783"> 783</span>
<span id="784"> 784</span>
<span id="785"> 785</span>
<span id="786"> 786</span>
<span id="787"> 787</span>
<span id="788"> 788</span>
<span id="789"> 789</span>
<span id="790"> 790</span>
<span id="791"> 791</span>
<span id="792"> 792</span>
<span id="793"> 793</span>
<span id="794"> 794</span>
<span id="795"> 795</span>
<span id="796"> 796</span>
<span id="797"> 797</span>
<span id="798"> 798</span>
<span id="799"> 799</span>
<span id="800"> 800</span>
<span id="801"> 801</span>
<span id="802"> 802</span>
<span id="803"> 803</span>
<span id="804"> 804</span>
<span id="805"> 805</span>
<span id="806"> 806</span>
<span id="807"> 807</span>
<span id="808"> 808</span>
<span id="809"> 809</span>
<span id="810"> 810</span>
<span id="811"> 811</span>
<span id="812"> 812</span>
<span id="813"> 813</span>
<span id="814"> 814</span>
<span id="815"> 815</span>
<span id="816"> 816</span>
<span id="817"> 817</span>
<span id="818"> 818</span>
<span id="819"> 819</span>
<span id="820"> 820</span>
<span id="821"> 821</span>
<span id="822"> 822</span>
<span id="823"> 823</span>
<span id="824"> 824</span>
<span id="825"> 825</span>
<span id="826"> 826</span>
<span id="827"> 827</span>
<span id="828"> 828</span>
<span id="829"> 829</span>
<span id="830"> 830</span>
<span id="831"> 831</span>
<span id="832"> 832</span>
<span id="833"> 833</span>
<span id="834"> 834</span>
<span id="835"> 835</span>
<span id="836"> 836</span>
<span id="837"> 837</span>
<span id="838"> 838</span>
<span id="839"> 839</span>
<span id="840"> 840</span>
<span id="841"> 841</span>
<span id="842"> 842</span>
<span id="843"> 843</span>
<span id="844"> 844</span>
<span id="845"> 845</span>
<span id="846"> 846</span>
<span id="847"> 847</span>
<span id="848"> 848</span>
<span id="849"> 849</span>
<span id="850"> 850</span>
<span id="851"> 851</span>
<span id="852"> 852</span>
<span id="853"> 853</span>
<span id="854"> 854</span>
<span id="855"> 855</span>
<span id="856"> 856</span>
<span id="857"> 857</span>
<span id="858"> 858</span>
<span id="859"> 859</span>
<span id="860"> 860</span>
<span id="861"> 861</span>
<span id="862"> 862</span>
<span id="863"> 863</span>
<span id="864"> 864</span>
<span id="865"> 865</span>
<span id="866"> 866</span>
<span id="867"> 867</span>
<span id="868"> 868</span>
<span id="869"> 869</span>
<span id="870"> 870</span>
<span id="871"> 871</span>
<span id="872"> 872</span>
<span id="873"> 873</span>
<span id="874"> 874</span>
<span id="875"> 875</span>
<span id="876"> 876</span>
<span id="877"> 877</span>
<span id="878"> 878</span>
<span id="879"> 879</span>
<span id="880"> 880</span>
<span id="881"> 881</span>
<span id="882"> 882</span>
<span id="883"> 883</span>
<span id="884"> 884</span>
<span id="885"> 885</span>
<span id="886"> 886</span>
<span id="887"> 887</span>
<span id="888"> 888</span>
<span id="889"> 889</span>
<span id="890"> 890</span>
<span id="891"> 891</span>
<span id="892"> 892</span>
<span id="893"> 893</span>
<span id="894"> 894</span>
<span id="895"> 895</span>
<span id="896"> 896</span>
<span id="897"> 897</span>
<span id="898"> 898</span>
<span id="899"> 899</span>
<span id="900"> 900</span>
<span id="901"> 901</span>
<span id="902"> 902</span>
<span id="903"> 903</span>
<span id="904"> 904</span>
<span id="905"> 905</span>
<span id="906"> 906</span>
<span id="907"> 907</span>
<span id="908"> 908</span>
<span id="909"> 909</span>
<span id="910"> 910</span>
<span id="911"> 911</span>
<span id="912"> 912</span>
<span id="913"> 913</span>
<span id="914"> 914</span>
<span id="915"> 915</span>
<span id="916"> 916</span>
<span id="917"> 917</span>
<span id="918"> 918</span>
<span id="919"> 919</span>
<span id="920"> 920</span>
<span id="921"> 921</span>
<span id="922"> 922</span>
<span id="923"> 923</span>
<span id="924"> 924</span>
<span id="925"> 925</span>
<span id="926"> 926</span>
<span id="927"> 927</span>
<span id="928"> 928</span>
<span id="929"> 929</span>
<span id="930"> 930</span>
<span id="931"> 931</span>
<span id="932"> 932</span>
<span id="933"> 933</span>
<span id="934"> 934</span>
<span id="935"> 935</span>
<span id="936"> 936</span>
<span id="937"> 937</span>
<span id="938"> 938</span>
<span id="939"> 939</span>
<span id="940"> 940</span>
<span id="941"> 941</span>
<span id="942"> 942</span>
<span id="943"> 943</span>
<span id="944"> 944</span>
<span id="945"> 945</span>
<span id="946"> 946</span>
<span id="947"> 947</span>
<span id="948"> 948</span>
<span id="949"> 949</span>
<span id="950"> 950</span>
<span id="951"> 951</span>
<span id="952"> 952</span>
<span id="953"> 953</span>
<span id="954"> 954</span>
<span id="955"> 955</span>
<span id="956"> 956</span>
<span id="957"> 957</span>
<span id="958"> 958</span>
<span id="959"> 959</span>
<span id="960"> 960</span>
<span id="961"> 961</span>
<span id="962"> 962</span>
<span id="963"> 963</span>
<span id="964"> 964</span>
<span id="965"> 965</span>
<span id="966"> 966</span>
<span id="967"> 967</span>
<span id="968"> 968</span>
<span id="969"> 969</span>
<span id="970"> 970</span>
<span id="971"> 971</span>
<span id="972"> 972</span>
<span id="973"> 973</span>
<span id="974"> 974</span>
<span id="975"> 975</span>
<span id="976"> 976</span>
<span id="977"> 977</span>
<span id="978"> 978</span>
<span id="979"> 979</span>
<span id="980"> 980</span>
<span id="981"> 981</span>
<span id="982"> 982</span>
<span id="983"> 983</span>
<span id="984"> 984</span>
<span id="985"> 985</span>
<span id="986"> 986</span>
<span id="987"> 987</span>
<span id="988"> 988</span>
<span id="989"> 989</span>
<span id="990"> 990</span>
<span id="991"> 991</span>
<span id="992"> 992</span>
<span id="993"> 993</span>
<span id="994"> 994</span>
<span id="995"> 995</span>
<span id="996"> 996</span>
<span id="997"> 997</span>
<span id="998"> 998</span>
<span id="999"> 999</span>
<span id="1000">1000</span>
<span id="1001">1001</span>
<span id="1002">1002</span>
<span id="1003">1003</span>
<span id="1004">1004</span>
<span id="1005">1005</span>
<span id="1006">1006</span>
<span id="1007">1007</span>
<span id="1008">1008</span>
<span id="1009">1009</span>
<span id="1010">1010</span>
<span id="1011">1011</span>
<span id="1012">1012</span>
<span id="1013">1013</span>
<span id="1014">1014</span>
<span id="1015">1015</span>
<span id="1016">1016</span>
<span id="1017">1017</span>
<span id="1018">1018</span>
<span id="1019">1019</span>
<span id="1020">1020</span>
<span id="1021">1021</span>
<span id="1022">1022</span>
<span id="1023">1023</span>
<span id="1024">1024</span>
<span id="1025">1025</span>
<span id="1026">1026</span>
<span id="1027">1027</span>
<span id="1028">1028</span>
<span id="1029">1029</span>
<span id="1030">1030</span>
<span id="1031">1031</span>
<span id="1032">1032</span>
<span id="1033">1033</span>
<span id="1034">1034</span>
<span id="1035">1035</span>
<span id="1036">1036</span>
<span id="1037">1037</span>
<span id="1038">1038</span>
<span id="1039">1039</span>
<span id="1040">1040</span>
<span id="1041">1041</span>
<span id="1042">1042</span>
<span id="1043">1043</span>
<span id="1044">1044</span>
<span id="1045">1045</span>
<span id="1046">1046</span>
<span id="1047">1047</span>
<span id="1048">1048</span>
<span id="1049">1049</span>
<span id="1050">1050</span>
<span id="1051">1051</span>
<span id="1052">1052</span>
<span id="1053">1053</span>
<span id="1054">1054</span>
<span id="1055">1055</span>
<span id="1056">1056</span>
<span id="1057">1057</span>
<span id="1058">1058</span>
<span id="1059">1059</span>
<span id="1060">1060</span>
<span id="1061">1061</span>
<span id="1062">1062</span>
<span id="1063">1063</span>
<span id="1064">1064</span>
<span id="1065">1065</span>
<span id="1066">1066</span>
<span id="1067">1067</span>
<span id="1068">1068</span>
<span id="1069">1069</span>
<span id="1070">1070</span>
<span id="1071">1071</span>
<span id="1072">1072</span>
<span id="1073">1073</span>
<span id="1074">1074</span>
<span id="1075">1075</span>
<span id="1076">1076</span>
<span id="1077">1077</span>
<span id="1078">1078</span>
<span id="1079">1079</span>
<span id="1080">1080</span>
<span id="1081">1081</span>
<span id="1082">1082</span>
<span id="1083">1083</span>
<span id="1084">1084</span>
<span id="1085">1085</span>
<span id="1086">1086</span>
<span id="1087">1087</span>
<span id="1088">1088</span>
<span id="1089">1089</span>
<span id="1090">1090</span>
<span id="1091">1091</span>
<span id="1092">1092</span>
<span id="1093">1093</span>
<span id="1094">1094</span>
<span id="1095">1095</span>
<span id="1096">1096</span>
<span id="1097">1097</span>
<span id="1098">1098</span>
<span id="1099">1099</span>
<span id="1100">1100</span>
<span id="1101">1101</span>
<span id="1102">1102</span>
<span id="1103">1103</span>
<span id="1104">1104</span>
<span id="1105">1105</span>
<span id="1106">1106</span>
<span id="1107">1107</span>
<span id="1108">1108</span>
<span id="1109">1109</span>
<span id="1110">1110</span>
<span id="1111">1111</span>
<span id="1112">1112</span>
<span id="1113">1113</span>
<span id="1114">1114</span>
<span id="1115">1115</span>
<span id="1116">1116</span>
<span id="1117">1117</span>
<span id="1118">1118</span>
<span id="1119">1119</span>
<span id="1120">1120</span>
<span id="1121">1121</span>
<span id="1122">1122</span>
<span id="1123">1123</span>
<span id="1124">1124</span>
<span id="1125">1125</span>
<span id="1126">1126</span>
<span id="1127">1127</span>
<span id="1128">1128</span>
<span id="1129">1129</span>
<span id="1130">1130</span>
<span id="1131">1131</span>
<span id="1132">1132</span>
<span id="1133">1133</span>
<span id="1134">1134</span>
<span id="1135">1135</span>
<span id="1136">1136</span>
<span id="1137">1137</span>
<span id="1138">1138</span>
<span id="1139">1139</span>
<span id="1140">1140</span>
<span id="1141">1141</span>
<span id="1142">1142</span>
<span id="1143">1143</span>
<span id="1144">1144</span>
<span id="1145">1145</span>
<span id="1146">1146</span>
<span id="1147">1147</span>
<span id="1148">1148</span>
<span id="1149">1149</span>
<span id="1150">1150</span>
<span id="1151">1151</span>
<span id="1152">1152</span>
<span id="1153">1153</span>
<span id="1154">1154</span>
<span id="1155">1155</span>
<span id="1156">1156</span>
<span id="1157">1157</span>
<span id="1158">1158</span>
<span id="1159">1159</span>
<span id="1160">1160</span>
<span id="1161">1161</span>
<span id="1162">1162</span>
<span id="1163">1163</span>
<span id="1164">1164</span>
<span id="1165">1165</span>
<span id="1166">1166</span>
<span id="1167">1167</span>
<span id="1168">1168</span>
<span id="1169">1169</span>
<span id="1170">1170</span>
<span id="1171">1171</span>
<span id="1172">1172</span>
<span id="1173">1173</span>
<span id="1174">1174</span>
<span id="1175">1175</span>
<span id="1176">1176</span>
<span id="1177">1177</span>
<span id="1178">1178</span>
<span id="1179">1179</span>
<span id="1180">1180</span>
<span id="1181">1181</span>
<span id="1182">1182</span>
<span id="1183">1183</span>
<span id="1184">1184</span>
<span id="1185">1185</span>
<span id="1186">1186</span>
<span id="1187">1187</span>
<span id="1188">1188</span>
<span id="1189">1189</span>
<span id="1190">1190</span>
<span id="1191">1191</span>
<span id="1192">1192</span>
<span id="1193">1193</span>
<span id="1194">1194</span>
<span id="1195">1195</span>
<span id="1196">1196</span>
<span id="1197">1197</span>
<span id="1198">1198</span>
<span id="1199">1199</span>
<span id="1200">1200</span>
<span id="1201">1201</span>
<span id="1202">1202</span>
<span id="1203">1203</span>
<span id="1204">1204</span>
<span id="1205">1205</span>
<span id="1206">1206</span>
<span id="1207">1207</span>
<span id="1208">1208</span>
<span id="1209">1209</span>
<span id="1210">1210</span>
<span id="1211">1211</span>
<span id="1212">1212</span>
<span id="1213">1213</span>
<span id="1214">1214</span>
<span id="1215">1215</span>
<span id="1216">1216</span>
<span id="1217">1217</span>
<span id="1218">1218</span>
<span id="1219">1219</span>
<span id="1220">1220</span>
<span id="1221">1221</span>
<span id="1222">1222</span>
<span id="1223">1223</span>
<span id="1224">1224</span>
<span id="1225">1225</span>
<span id="1226">1226</span>
<span id="1227">1227</span>
<span id="1228">1228</span>
<span id="1229">1229</span>
<span id="1230">1230</span>
<span id="1231">1231</span>
<span id="1232">1232</span>
<span id="1233">1233</span>
<span id="1234">1234</span>
<span id="1235">1235</span>
<span id="1236">1236</span>
<span id="1237">1237</span>
<span id="1238">1238</span>
<span id="1239">1239</span>
<span id="1240">1240</span>
<span id="1241">1241</span>
<span id="1242">1242</span>
<span id="1243">1243</span>
<span id="1244">1244</span>
<span id="1245">1245</span>
<span id="1246">1246</span>
<span id="1247">1247</span>
<span id="1248">1248</span>
<span id="1249">1249</span>
<span id="1250">1250</span>
<span id="1251">1251</span>
<span id="1252">1252</span>
<span id="1253">1253</span>
<span id="1254">1254</span>
<span id="1255">1255</span>
<span id="1256">1256</span>
<span id="1257">1257</span>
<span id="1258">1258</span>
<span id="1259">1259</span>
<span id="1260">1260</span>
<span id="1261">1261</span>
<span id="1262">1262</span>
<span id="1263">1263</span>
<span id="1264">1264</span>
<span id="1265">1265</span>
<span id="1266">1266</span>
<span id="1267">1267</span>
<span id="1268">1268</span>
<span id="1269">1269</span>
<span id="1270">1270</span>
<span id="1271">1271</span>
<span id="1272">1272</span>
<span id="1273">1273</span>
<span id="1274">1274</span>
<span id="1275">1275</span>
<span id="1276">1276</span>
<span id="1277">1277</span>
<span id="1278">1278</span>
<span id="1279">1279</span>
<span id="1280">1280</span>
<span id="1281">1281</span>
<span id="1282">1282</span>
<span id="1283">1283</span>
<span id="1284">1284</span>
<span id="1285">1285</span>
<span id="1286">1286</span>
<span id="1287">1287</span>
<span id="1288">1288</span>
<span id="1289">1289</span>
<span id="1290">1290</span>
<span id="1291">1291</span>
<span id="1292">1292</span>
<span id="1293">1293</span>
<span id="1294">1294</span>
<span id="1295">1295</span>
<span id="1296">1296</span>
<span id="1297">1297</span>
<span id="1298">1298</span>
<span id="1299">1299</span>
<span id="1300">1300</span>
<span id="1301">1301</span>
<span id="1302">1302</span>
<span id="1303">1303</span>
<span id="1304">1304</span>
<span id="1305">1305</span>
<span id="1306">1306</span>
<span id="1307">1307</span>
<span id="1308">1308</span>
<span id="1309">1309</span>
<span id="1310">1310</span>
<span id="1311">1311</span>
<span id="1312">1312</span>
<span id="1313">1313</span>
<span id="1314">1314</span>
<span id="1315">1315</span>
<span id="1316">1316</span>
<span id="1317">1317</span>
<span id="1318">1318</span>
<span id="1319">1319</span>
<span id="1320">1320</span>
<span id="1321">1321</span>
<span id="1322">1322</span>
<span id="1323">1323</span>
<span id="1324">1324</span>
<span id="1325">1325</span>
<span id="1326">1326</span>
<span id="1327">1327</span>
<span id="1328">1328</span>
<span id="1329">1329</span>
<span id="1330">1330</span>
<span id="1331">1331</span>
<span id="1332">1332</span>
<span id="1333">1333</span>
<span id="1334">1334</span>
<span id="1335">1335</span>
<span id="1336">1336</span>
<span id="1337">1337</span>
<span id="1338">1338</span>
<span id="1339">1339</span>
<span id="1340">1340</span>
<span id="1341">1341</span>
<span id="1342">1342</span>
<span id="1343">1343</span>
<span id="1344">1344</span>
<span id="1345">1345</span>
<span id="1346">1346</span>
<span id="1347">1347</span>
<span id="1348">1348</span>
<span id="1349">1349</span>
<span id="1350">1350</span>
<span id="1351">1351</span>
<span id="1352">1352</span>
<span id="1353">1353</span>
<span id="1354">1354</span>
<span id="1355">1355</span>
<span id="1356">1356</span>
<span id="1357">1357</span>
<span id="1358">1358</span>
<span id="1359">1359</span>
<span id="1360">1360</span>
<span id="1361">1361</span>
<span id="1362">1362</span>
<span id="1363">1363</span>
<span id="1364">1364</span>
<span id="1365">1365</span>
<span id="1366">1366</span>
<span id="1367">1367</span>
<span id="1368">1368</span>
<span id="1369">1369</span>
<span id="1370">1370</span>
<span id="1371">1371</span>
<span id="1372">1372</span>
<span id="1373">1373</span>
<span id="1374">1374</span>
<span id="1375">1375</span>
<span id="1376">1376</span>
<span id="1377">1377</span>
<span id="1378">1378</span>
<span id="1379">1379</span>
<span id="1380">1380</span>
<span id="1381">1381</span>
<span id="1382">1382</span>
<span id="1383">1383</span>
<span id="1384">1384</span>
<span id="1385">1385</span>
<span id="1386">1386</span>
<span id="1387">1387</span>
<span id="1388">1388</span>
<span id="1389">1389</span>
<span id="1390">1390</span>
<span id="1391">1391</span>
<span id="1392">1392</span>
<span id="1393">1393</span>
<span id="1394">1394</span>
<span id="1395">1395</span>
<span id="1396">1396</span>
<span id="1397">1397</span>
<span id="1398">1398</span>
<span id="1399">1399</span>
<span id="1400">1400</span>
<span id="1401">1401</span>
<span id="1402">1402</span>
<span id="1403">1403</span>
<span id="1404">1404</span>
<span id="1405">1405</span>
<span id="1406">1406</span>
<span id="1407">1407</span>
<span id="1408">1408</span>
<span id="1409">1409</span>
<span id="1410">1410</span>
<span id="1411">1411</span>
<span id="1412">1412</span>
<span id="1413">1413</span>
<span id="1414">1414</span>
<span id="1415">1415</span>
<span id="1416">1416</span>
<span id="1417">1417</span>
<span id="1418">1418</span>
<span id="1419">1419</span>
<span id="1420">1420</span>
<span id="1421">1421</span>
<span id="1422">1422</span>
<span id="1423">1423</span>
<span id="1424">1424</span>
<span id="1425">1425</span>
<span id="1426">1426</span>
<span id="1427">1427</span>
<span id="1428">1428</span>
<span id="1429">1429</span>
<span id="1430">1430</span>
<span id="1431">1431</span>
<span id="1432">1432</span>
<span id="1433">1433</span>
<span id="1434">1434</span>
<span id="1435">1435</span>
<span id="1436">1436</span>
<span id="1437">1437</span>
<span id="1438">1438</span>
<span id="1439">1439</span>
<span id="1440">1440</span>
<span id="1441">1441</span>
<span id="1442">1442</span>
<span id="1443">1443</span>
<span id="1444">1444</span>
<span id="1445">1445</span>
<span id="1446">1446</span>
<span id="1447">1447</span>
<span id="1448">1448</span>
<span id="1449">1449</span>
<span id="1450">1450</span>
<span id="1451">1451</span>
<span id="1452">1452</span>
<span id="1453">1453</span>
<span id="1454">1454</span>
<span id="1455">1455</span>
<span id="1456">1456</span>
<span id="1457">1457</span>
<span id="1458">1458</span>
<span id="1459">1459</span>
<span id="1460">1460</span>
<span id="1461">1461</span>
<span id="1462">1462</span>
<span id="1463">1463</span>
<span id="1464">1464</span>
<span id="1465">1465</span>
<span id="1466">1466</span>
<span id="1467">1467</span>
<span id="1468">1468</span>
<span id="1469">1469</span>
<span id="1470">1470</span>
<span id="1471">1471</span>
<span id="1472">1472</span>
<span id="1473">1473</span>
<span id="1474">1474</span>
<span id="1475">1475</span>
<span id="1476">1476</span>
<span id="1477">1477</span>
<span id="1478">1478</span>
<span id="1479">1479</span>
<span id="1480">1480</span>
<span id="1481">1481</span>
<span id="1482">1482</span>
<span id="1483">1483</span>
<span id="1484">1484</span>
<span id="1485">1485</span>
<span id="1486">1486</span>
<span id="1487">1487</span>
<span id="1488">1488</span>
<span id="1489">1489</span>
<span id="1490">1490</span>
<span id="1491">1491</span>
<span id="1492">1492</span>
<span id="1493">1493</span>
<span id="1494">1494</span>
<span id="1495">1495</span>
<span id="1496">1496</span>
<span id="1497">1497</span>
<span id="1498">1498</span>
<span id="1499">1499</span>
<span id="1500">1500</span>
<span id="1501">1501</span>
<span id="1502">1502</span>
<span id="1503">1503</span>
<span id="1504">1504</span>
<span id="1505">1505</span>
<span id="1506">1506</span>
<span id="1507">1507</span>
<span id="1508">1508</span>
<span id="1509">1509</span>
<span id="1510">1510</span>
<span id="1511">1511</span>
<span id="1512">1512</span>
<span id="1513">1513</span>
<span id="1514">1514</span>
<span id="1515">1515</span>
<span id="1516">1516</span>
<span id="1517">1517</span>
<span id="1518">1518</span>
<span id="1519">1519</span>
<span id="1520">1520</span>
<span id="1521">1521</span>
<span id="1522">1522</span>
<span id="1523">1523</span>
<span id="1524">1524</span>
<span id="1525">1525</span>
<span id="1526">1526</span>
<span id="1527">1527</span>
<span id="1528">1528</span>
<span id="1529">1529</span>
<span id="1530">1530</span>
<span id="1531">1531</span>
<span id="1532">1532</span>
<span id="1533">1533</span>
<span id="1534">1534</span>
<span id="1535">1535</span>
<span id="1536">1536</span>
<span id="1537">1537</span>
<span id="1538">1538</span>
<span id="1539">1539</span>
<span id="1540">1540</span>
<span id="1541">1541</span>
<span id="1542">1542</span>
<span id="1543">1543</span>
<span id="1544">1544</span>
<span id="1545">1545</span>
<span id="1546">1546</span>
<span id="1547">1547</span>
<span id="1548">1548</span>
<span id="1549">1549</span>
<span id="1550">1550</span>
<span id="1551">1551</span>
<span id="1552">1552</span>
<span id="1553">1553</span>
<span id="1554">1554</span>
<span id="1555">1555</span>
<span id="1556">1556</span>
<span id="1557">1557</span>
<span id="1558">1558</span>
<span id="1559">1559</span>
<span id="1560">1560</span>
<span id="1561">1561</span>
<span id="1562">1562</span>
<span id="1563">1563</span>
<span id="1564">1564</span>
<span id="1565">1565</span>
<span id="1566">1566</span>
<span id="1567">1567</span>
<span id="1568">1568</span>
<span id="1569">1569</span>
<span id="1570">1570</span>
<span id="1571">1571</span>
<span id="1572">1572</span>
<span id="1573">1573</span>
<span id="1574">1574</span>
<span id="1575">1575</span>
<span id="1576">1576</span>
<span id="1577">1577</span>
<span id="1578">1578</span>
<span id="1579">1579</span>
<span id="1580">1580</span>
<span id="1581">1581</span>
<span id="1582">1582</span>
<span id="1583">1583</span>
<span id="1584">1584</span>
<span id="1585">1585</span>
<span id="1586">1586</span>
<span id="1587">1587</span>
<span id="1588">1588</span>
<span id="1589">1589</span>
<span id="1590">1590</span>
<span id="1591">1591</span>
<span id="1592">1592</span>
<span id="1593">1593</span>
<span id="1594">1594</span>
<span id="1595">1595</span>
<span id="1596">1596</span>
<span id="1597">1597</span>
<span id="1598">1598</span>
<span id="1599">1599</span>
<span id="1600">1600</span>
<span id="1601">1601</span>
<span id="1602">1602</span>
<span id="1603">1603</span>
<span id="1604">1604</span>
<span id="1605">1605</span>
<span id="1606">1606</span>
<span id="1607">1607</span>
<span id="1608">1608</span>
<span id="1609">1609</span>
<span id="1610">1610</span>
<span id="1611">1611</span>
<span id="1612">1612</span>
<span id="1613">1613</span>
<span id="1614">1614</span>
<span id="1615">1615</span>
<span id="1616">1616</span>
<span id="1617">1617</span>
<span id="1618">1618</span>
<span id="1619">1619</span>
<span id="1620">1620</span>
<span id="1621">1621</span>
<span id="1622">1622</span>
<span id="1623">1623</span>
<span id="1624">1624</span>
<span id="1625">1625</span>
<span id="1626">1626</span>
<span id="1627">1627</span>
<span id="1628">1628</span>
<span id="1629">1629</span>
<span id="1630">1630</span>
<span id="1631">1631</span>
<span id="1632">1632</span>
<span id="1633">1633</span>
<span id="1634">1634</span>
<span id="1635">1635</span>
<span id="1636">1636</span>
<span id="1637">1637</span>
<span id="1638">1638</span>
<span id="1639">1639</span>
<span id="1640">1640</span>
<span id="1641">1641</span>
<span id="1642">1642</span>
<span id="1643">1643</span>
<span id="1644">1644</span>
<span id="1645">1645</span>
<span id="1646">1646</span>
<span id="1647">1647</span>
<span id="1648">1648</span>
<span id="1649">1649</span>
<span id="1650">1650</span>
<span id="1651">1651</span>
<span id="1652">1652</span>
<span id="1653">1653</span>
<span id="1654">1654</span>
<span id="1655">1655</span>
<span id="1656">1656</span>
<span id="1657">1657</span>
<span id="1658">1658</span>
<span id="1659">1659</span>
<span id="1660">1660</span>
<span id="1661">1661</span>
<span id="1662">1662</span>
<span id="1663">1663</span>
<span id="1664">1664</span>
<span id="1665">1665</span>
<span id="1666">1666</span>
<span id="1667">1667</span>
<span id="1668">1668</span>
<span id="1669">1669</span>
<span id="1670">1670</span>
<span id="1671">1671</span>
<span id="1672">1672</span>
<span id="1673">1673</span>
<span id="1674">1674</span>
<span id="1675">1675</span>
<span id="1676">1676</span>
<span id="1677">1677</span>
<span id="1678">1678</span>
<span id="1679">1679</span>
<span id="1680">1680</span>
<span id="1681">1681</span>
<span id="1682">1682</span>
<span id="1683">1683</span>
<span id="1684">1684</span>
<span id="1685">1685</span>
<span id="1686">1686</span>
<span id="1687">1687</span>
<span id="1688">1688</span>
<span id="1689">1689</span>
<span id="1690">1690</span>
<span id="1691">1691</span>
<span id="1692">1692</span>
<span id="1693">1693</span>
<span id="1694">1694</span>
<span id="1695">1695</span>
<span id="1696">1696</span>
<span id="1697">1697</span>
<span id="1698">1698</span>
<span id="1699">1699</span>
<span id="1700">1700</span>
<span id="1701">1701</span>
<span id="1702">1702</span>
<span id="1703">1703</span>
<span id="1704">1704</span>
<span id="1705">1705</span>
<span id="1706">1706</span>
<span id="1707">1707</span>
<span id="1708">1708</span>
<span id="1709">1709</span>
<span id="1710">1710</span>
<span id="1711">1711</span>
<span id="1712">1712</span>
<span id="1713">1713</span>
<span id="1714">1714</span>
<span id="1715">1715</span>
<span id="1716">1716</span>
<span id="1717">1717</span>
<span id="1718">1718</span>
<span id="1719">1719</span>
<span id="1720">1720</span>
<span id="1721">1721</span>
<span id="1722">1722</span>
<span id="1723">1723</span>
<span id="1724">1724</span>
<span id="1725">1725</span>
<span id="1726">1726</span>
<span id="1727">1727</span>
<span id="1728">1728</span>
<span id="1729">1729</span>
<span id="1730">1730</span>
<span id="1731">1731</span>
<span id="1732">1732</span>
<span id="1733">1733</span>
<span id="1734">1734</span>
<span id="1735">1735</span>
<span id="1736">1736</span>
<span id="1737">1737</span>
<span id="1738">1738</span>
<span id="1739">1739</span>
<span id="1740">1740</span>
<span id="1741">1741</span>
<span id="1742">1742</span>
<span id="1743">1743</span>
<span id="1744">1744</span>
<span id="1745">1745</span>
<span id="1746">1746</span>
<span id="1747">1747</span>
<span id="1748">1748</span>
<span id="1749">1749</span>
<span id="1750">1750</span>
<span id="1751">1751</span>
<span id="1752">1752</span>
<span id="1753">1753</span>
<span id="1754">1754</span>
<span id="1755">1755</span>
<span id="1756">1756</span>
<span id="1757">1757</span>
<span id="1758">1758</span>
<span id="1759">1759</span>
<span id="1760">1760</span>
<span id="1761">1761</span>
<span id="1762">1762</span>
<span id="1763">1763</span>
<span id="1764">1764</span>
<span id="1765">1765</span>
<span id="1766">1766</span>
<span id="1767">1767</span>
<span id="1768">1768</span>
<span id="1769">1769</span>
<span id="1770">1770</span>
<span id="1771">1771</span>
<span id="1772">1772</span>
<span id="1773">1773</span>
<span id="1774">1774</span>
<span id="1775">1775</span>
<span id="1776">1776</span>
<span id="1777">1777</span>
<span id="1778">1778</span>
<span id="1779">1779</span>
<span id="1780">1780</span>
<span id="1781">1781</span>
<span id="1782">1782</span>
<span id="1783">1783</span>
<span id="1784">1784</span>
<span id="1785">1785</span>
<span id="1786">1786</span>
<span id="1787">1787</span>
<span id="1788">1788</span>
<span id="1789">1789</span>
<span id="1790">1790</span>
<span id="1791">1791</span>
<span id="1792">1792</span>
<span id="1793">1793</span>
<span id="1794">1794</span>
<span id="1795">1795</span>
<span id="1796">1796</span>
<span id="1797">1797</span>
<span id="1798">1798</span>
<span id="1799">1799</span>
<span id="1800">1800</span>
<span id="1801">1801</span>
<span id="1802">1802</span>
<span id="1803">1803</span>
<span id="1804">1804</span>
<span id="1805">1805</span>
<span id="1806">1806</span>
<span id="1807">1807</span>
<span id="1808">1808</span>
<span id="1809">1809</span>
<span id="1810">1810</span>
<span id="1811">1811</span>
<span id="1812">1812</span>
<span id="1813">1813</span>
<span id="1814">1814</span>
<span id="1815">1815</span>
<span id="1816">1816</span>
<span id="1817">1817</span>
<span id="1818">1818</span>
<span id="1819">1819</span>
<span id="1820">1820</span>
<span id="1821">1821</span>
<span id="1822">1822</span>
<span id="1823">1823</span>
<span id="1824">1824</span>
<span id="1825">1825</span>
<span id="1826">1826</span>
<span id="1827">1827</span>
<span id="1828">1828</span>
<span id="1829">1829</span>
<span id="1830">1830</span>
<span id="1831">1831</span>
<span id="1832">1832</span>
<span id="1833">1833</span>
<span id="1834">1834</span>
<span id="1835">1835</span>
<span id="1836">1836</span>
<span id="1837">1837</span>
<span id="1838">1838</span>
<span id="1839">1839</span>
<span id="1840">1840</span>
<span id="1841">1841</span>
<span id="1842">1842</span>
<span id="1843">1843</span>
<span id="1844">1844</span>
<span id="1845">1845</span>
<span id="1846">1846</span>
<span id="1847">1847</span>
<span id="1848">1848</span>
<span id="1849">1849</span>
<span id="1850">1850</span>
<span id="1851">1851</span>
<span id="1852">1852</span>
<span id="1853">1853</span>
<span id="1854">1854</span>
<span id="1855">1855</span>
<span id="1856">1856</span>
<span id="1857">1857</span>
<span id="1858">1858</span>
<span id="1859">1859</span>
<span id="1860">1860</span>
<span id="1861">1861</span>
<span id="1862">1862</span>
<span id="1863">1863</span>
<span id="1864">1864</span>
<span id="1865">1865</span>
<span id="1866">1866</span>
<span id="1867">1867</span>
<span id="1868">1868</span>
<span id="1869">1869</span>
<span id="1870">1870</span>
<span id="1871">1871</span>
<span id="1872">1872</span>
<span id="1873">1873</span>
<span id="1874">1874</span>
<span id="1875">1875</span>
<span id="1876">1876</span>
<span id="1877">1877</span>
<span id="1878">1878</span>
<span id="1879">1879</span>
<span id="1880">1880</span>
<span id="1881">1881</span>
<span id="1882">1882</span>
<span id="1883">1883</span>
<span id="1884">1884</span>
<span id="1885">1885</span>
<span id="1886">1886</span>
<span id="1887">1887</span>
<span id="1888">1888</span>
<span id="1889">1889</span>
<span id="1890">1890</span>
<span id="1891">1891</span>
<span id="1892">1892</span>
<span id="1893">1893</span>
<span id="1894">1894</span>
<span id="1895">1895</span>
<span id="1896">1896</span>
<span id="1897">1897</span>
<span id="1898">1898</span>
<span id="1899">1899</span>
<span id="1900">1900</span>
<span id="1901">1901</span>
<span id="1902">1902</span>
<span id="1903">1903</span>
<span id="1904">1904</span>
<span id="1905">1905</span>
<span id="1906">1906</span>
<span id="1907">1907</span>
<span id="1908">1908</span>
<span id="1909">1909</span>
<span id="1910">1910</span>
<span id="1911">1911</span>
<span id="1912">1912</span>
<span id="1913">1913</span>
<span id="1914">1914</span>
<span id="1915">1915</span>
<span id="1916">1916</span>
<span id="1917">1917</span>
<span id="1918">1918</span>
<span id="1919">1919</span>
<span id="1920">1920</span>
<span id="1921">1921</span>
<span id="1922">1922</span>
<span id="1923">1923</span>
<span id="1924">1924</span>
<span id="1925">1925</span>
<span id="1926">1926</span>
<span id="1927">1927</span>
<span id="1928">1928</span>
<span id="1929">1929</span>
<span id="1930">1930</span>
<span id="1931">1931</span>
<span id="1932">1932</span>
<span id="1933">1933</span>
<span id="1934">1934</span>
<span id="1935">1935</span>
<span id="1936">1936</span>
<span id="1937">1937</span>
<span id="1938">1938</span>
<span id="1939">1939</span>
<span id="1940">1940</span>
<span id="1941">1941</span>
<span id="1942">1942</span>
<span id="1943">1943</span>
<span id="1944">1944</span>
<span id="1945">1945</span>
<span id="1946">1946</span>
<span id="1947">1947</span>
<span id="1948">1948</span>
<span id="1949">1949</span>
<span id="1950">1950</span>
<span id="1951">1951</span>
<span id="1952">1952</span>
<span id="1953">1953</span>
<span id="1954">1954</span>
<span id="1955">1955</span>
<span id="1956">1956</span>
<span id="1957">1957</span>
<span id="1958">1958</span>
<span id="1959">1959</span>
<span id="1960">1960</span>
<span id="1961">1961</span>
<span id="1962">1962</span>
<span id="1963">1963</span>
<span id="1964">1964</span>
<span id="1965">1965</span>
<span id="1966">1966</span>
<span id="1967">1967</span>
<span id="1968">1968</span>
<span id="1969">1969</span>
<span id="1970">1970</span>
<span id="1971">1971</span>
<span id="1972">1972</span>
<span id="1973">1973</span>
<span id="1974">1974</span>
<span id="1975">1975</span>
<span id="1976">1976</span>
<span id="1977">1977</span>
<span id="1978">1978</span>
<span id="1979">1979</span>
<span id="1980">1980</span>
<span id="1981">1981</span>
<span id="1982">1982</span>
<span id="1983">1983</span>
<span id="1984">1984</span>
<span id="1985">1985</span>
<span id="1986">1986</span>
<span id="1987">1987</span>
<span id="1988">1988</span>
<span id="1989">1989</span>
<span id="1990">1990</span>
<span id="1991">1991</span>
<span id="1992">1992</span>
<span id="1993">1993</span>
<span id="1994">1994</span>
<span id="1995">1995</span>
<span id="1996">1996</span>
<span id="1997">1997</span>
<span id="1998">1998</span>
<span id="1999">1999</span>
<span id="2000">2000</span>
<span id="2001">2001</span>
<span id="2002">2002</span>
<span id="2003">2003</span>
<span id="2004">2004</span>
<span id="2005">2005</span>
<span id="2006">2006</span>
<span id="2007">2007</span>
<span id="2008">2008</span>
<span id="2009">2009</span>
<span id="2010">2010</span>
<span id="2011">2011</span>
<span id="2012">2012</span>
<span id="2013">2013</span>
<span id="2014">2014</span>
<span id="2015">2015</span>
<span id="2016">2016</span>
<span id="2017">2017</span>
<span id="2018">2018</span>
<span id="2019">2019</span>
<span id="2020">2020</span>
<span id="2021">2021</span>
<span id="2022">2022</span>
<span id="2023">2023</span>
<span id="2024">2024</span>
<span id="2025">2025</span>
<span id="2026">2026</span>
<span id="2027">2027</span>
<span id="2028">2028</span>
<span id="2029">2029</span>
<span id="2030">2030</span>
<span id="2031">2031</span>
<span id="2032">2032</span>
<span id="2033">2033</span>
<span id="2034">2034</span>
<span id="2035">2035</span>
<span id="2036">2036</span>
<span id="2037">2037</span>
<span id="2038">2038</span>
<span id="2039">2039</span>
<span id="2040">2040</span>
<span id="2041">2041</span>
<span id="2042">2042</span>
<span id="2043">2043</span>
<span id="2044">2044</span>
<span id="2045">2045</span>
<span id="2046">2046</span>
<span id="2047">2047</span>
<span id="2048">2048</span>
<span id="2049">2049</span>
<span id="2050">2050</span>
<span id="2051">2051</span>
<span id="2052">2052</span>
<span id="2053">2053</span>
<span id="2054">2054</span>
<span id="2055">2055</span>
<span id="2056">2056</span>
<span id="2057">2057</span>
<span id="2058">2058</span>
<span id="2059">2059</span>
<span id="2060">2060</span>
<span id="2061">2061</span>
<span id="2062">2062</span>
<span id="2063">2063</span>
<span id="2064">2064</span>
<span id="2065">2065</span>
<span id="2066">2066</span>
<span id="2067">2067</span>
<span id="2068">2068</span>
<span id="2069">2069</span>
<span id="2070">2070</span>
<span id="2071">2071</span>
<span id="2072">2072</span>
<span id="2073">2073</span>
<span id="2074">2074</span>
<span id="2075">2075</span>
<span id="2076">2076</span>
<span id="2077">2077</span>
<span id="2078">2078</span>
<span id="2079">2079</span>
<span id="2080">2080</span>
<span id="2081">2081</span>
<span id="2082">2082</span>
<span id="2083">2083</span>
<span id="2084">2084</span>
<span id="2085">2085</span>
<span id="2086">2086</span>
<span id="2087">2087</span>
<span id="2088">2088</span>
<span id="2089">2089</span>
<span id="2090">2090</span>
<span id="2091">2091</span>
<span id="2092">2092</span>
<span id="2093">2093</span>
<span id="2094">2094</span>
<span id="2095">2095</span>
<span id="2096">2096</span>
<span id="2097">2097</span>
<span id="2098">2098</span>
<span id="2099">2099</span>
<span id="2100">2100</span>
<span id="2101">2101</span>
<span id="2102">2102</span>
<span id="2103">2103</span>
<span id="2104">2104</span>
<span id="2105">2105</span>
<span id="2106">2106</span>
<span id="2107">2107</span>
<span id="2108">2108</span>
<span id="2109">2109</span>
<span id="2110">2110</span>
<span id="2111">2111</span>
<span id="2112">2112</span>
<span id="2113">2113</span>
<span id="2114">2114</span>
<span id="2115">2115</span>
<span id="2116">2116</span>
<span id="2117">2117</span>
<span id="2118">2118</span>
<span id="2119">2119</span>
<span id="2120">2120</span>
<span id="2121">2121</span>
<span id="2122">2122</span>
<span id="2123">2123</span>
<span id="2124">2124</span>
<span id="2125">2125</span>
<span id="2126">2126</span>
<span id="2127">2127</span>
<span id="2128">2128</span>
<span id="2129">2129</span>
<span id="2130">2130</span>
<span id="2131">2131</span>
<span id="2132">2132</span>
<span id="2133">2133</span>
<span id="2134">2134</span>
<span id="2135">2135</span>
<span id="2136">2136</span>
<span id="2137">2137</span>
<span id="2138">2138</span>
<span id="2139">2139</span>
<span id="2140">2140</span>
<span id="2141">2141</span>
<span id="2142">2142</span>
<span id="2143">2143</span>
<span id="2144">2144</span>
<span id="2145">2145</span>
<span id="2146">2146</span>
<span id="2147">2147</span>
<span id="2148">2148</span>
<span id="2149">2149</span>
<span id="2150">2150</span>
<span id="2151">2151</span>
<span id="2152">2152</span>
<span id="2153">2153</span>
<span id="2154">2154</span>
<span id="2155">2155</span>
<span id="2156">2156</span>
<span id="2157">2157</span>
<span id="2158">2158</span>
<span id="2159">2159</span>
<span id="2160">2160</span>
<span id="2161">2161</span>
<span id="2162">2162</span>
<span id="2163">2163</span>
<span id="2164">2164</span>
<span id="2165">2165</span>
<span id="2166">2166</span>
<span id="2167">2167</span>
<span id="2168">2168</span>
<span id="2169">2169</span>
<span id="2170">2170</span>
<span id="2171">2171</span>
<span id="2172">2172</span>
<span id="2173">2173</span>
<span id="2174">2174</span>
<span id="2175">2175</span>
<span id="2176">2176</span>
<span id="2177">2177</span>
<span id="2178">2178</span>
<span id="2179">2179</span>
<span id="2180">2180</span>
<span id="2181">2181</span>
<span id="2182">2182</span>
<span id="2183">2183</span>
<span id="2184">2184</span>
<span id="2185">2185</span>
<span id="2186">2186</span>
<span id="2187">2187</span>
<span id="2188">2188</span>
<span id="2189">2189</span>
<span id="2190">2190</span>
<span id="2191">2191</span>
<span id="2192">2192</span>
<span id="2193">2193</span>
<span id="2194">2194</span>
<span id="2195">2195</span>
<span id="2196">2196</span>
<span id="2197">2197</span>
<span id="2198">2198</span>
<span id="2199">2199</span>
<span id="2200">2200</span>
<span id="2201">2201</span>
<span id="2202">2202</span>
<span id="2203">2203</span>
<span id="2204">2204</span>
<span id="2205">2205</span>
<span id="2206">2206</span>
<span id="2207">2207</span>
<span id="2208">2208</span>
<span id="2209">2209</span>
<span id="2210">2210</span>
<span id="2211">2211</span>
<span id="2212">2212</span>
<span id="2213">2213</span>
<span id="2214">2214</span>
<span id="2215">2215</span>
<span id="2216">2216</span>
<span id="2217">2217</span>
<span id="2218">2218</span>
<span id="2219">2219</span>
<span id="2220">2220</span>
<span id="2221">2221</span>
<span id="2222">2222</span>
<span id="2223">2223</span>
<span id="2224">2224</span>
<span id="2225">2225</span>
<span id="2226">2226</span>
<span id="2227">2227</span>
<span id="2228">2228</span>
<span id="2229">2229</span>
<span id="2230">2230</span>
<span id="2231">2231</span>
<span id="2232">2232</span>
<span id="2233">2233</span>
<span id="2234">2234</span>
<span id="2235">2235</span>
<span id="2236">2236</span>
<span id="2237">2237</span>
<span id="2238">2238</span>
<span id="2239">2239</span>
<span id="2240">2240</span>
<span id="2241">2241</span>
<span id="2242">2242</span>
<span id="2243">2243</span>
<span id="2244">2244</span>
<span id="2245">2245</span>
<span id="2246">2246</span>
<span id="2247">2247</span>
<span id="2248">2248</span>
<span id="2249">2249</span>
<span id="2250">2250</span>
<span id="2251">2251</span>
<span id="2252">2252</span>
<span id="2253">2253</span>
<span id="2254">2254</span>
<span id="2255">2255</span>
<span id="2256">2256</span>
<span id="2257">2257</span>
<span id="2258">2258</span>
<span id="2259">2259</span>
<span id="2260">2260</span>
<span id="2261">2261</span>
<span id="2262">2262</span>
<span id="2263">2263</span>
<span id="2264">2264</span>
<span id="2265">2265</span>
<span id="2266">2266</span>
<span id="2267">2267</span>
<span id="2268">2268</span>
<span id="2269">2269</span>
<span id="2270">2270</span>
<span id="2271">2271</span>
<span id="2272">2272</span>
<span id="2273">2273</span>
<span id="2274">2274</span>
<span id="2275">2275</span>
<span id="2276">2276</span>
<span id="2277">2277</span>
<span id="2278">2278</span>
<span id="2279">2279</span>
<span id="2280">2280</span>
<span id="2281">2281</span>
<span id="2282">2282</span>
<span id="2283">2283</span>
<span id="2284">2284</span>
<span id="2285">2285</span>
<span id="2286">2286</span>
<span id="2287">2287</span>
<span id="2288">2288</span>
<span id="2289">2289</span>
<span id="2290">2290</span>
<span id="2291">2291</span>
<span id="2292">2292</span>
<span id="2293">2293</span>
<span id="2294">2294</span>
<span id="2295">2295</span>
<span id="2296">2296</span>
<span id="2297">2297</span>
<span id="2298">2298</span>
<span id="2299">2299</span>
<span id="2300">2300</span>
<span id="2301">2301</span>
<span id="2302">2302</span>
<span id="2303">2303</span>
<span id="2304">2304</span>
<span id="2305">2305</span>
<span id="2306">2306</span>
<span id="2307">2307</span>
<span id="2308">2308</span>
<span id="2309">2309</span>
<span id="2310">2310</span>
<span id="2311">2311</span>
<span id="2312">2312</span>
<span id="2313">2313</span>
<span id="2314">2314</span>
<span id="2315">2315</span>
<span id="2316">2316</span>
<span id="2317">2317</span>
<span id="2318">2318</span>
<span id="2319">2319</span>
<span id="2320">2320</span>
<span id="2321">2321</span>
<span id="2322">2322</span>
<span id="2323">2323</span>
<span id="2324">2324</span>
<span id="2325">2325</span>
<span id="2326">2326</span>
<span id="2327">2327</span>
<span id="2328">2328</span>
<span id="2329">2329</span>
<span id="2330">2330</span>
<span id="2331">2331</span>
<span id="2332">2332</span>
<span id="2333">2333</span>
<span id="2334">2334</span>
<span id="2335">2335</span>
<span id="2336">2336</span>
<span id="2337">2337</span>
<span id="2338">2338</span>
<span id="2339">2339</span>
<span id="2340">2340</span>
<span id="2341">2341</span>
<span id="2342">2342</span>
<span id="2343">2343</span>
<span id="2344">2344</span>
<span id="2345">2345</span>
<span id="2346">2346</span>
<span id="2347">2347</span>
<span id="2348">2348</span>
<span id="2349">2349</span>
<span id="2350">2350</span>
<span id="2351">2351</span>
<span id="2352">2352</span>
<span id="2353">2353</span>
<span id="2354">2354</span>
<span id="2355">2355</span>
<span id="2356">2356</span>
<span id="2357">2357</span>
<span id="2358">2358</span>
<span id="2359">2359</span>
<span id="2360">2360</span>
<span id="2361">2361</span>
<span id="2362">2362</span>
<span id="2363">2363</span>
<span id="2364">2364</span>
<span id="2365">2365</span>
<span id="2366">2366</span>
<span id="2367">2367</span>
<span id="2368">2368</span>
<span id="2369">2369</span>
<span id="2370">2370</span>
<span id="2371">2371</span>
<span id="2372">2372</span>
<span id="2373">2373</span>
<span id="2374">2374</span>
<span id="2375">2375</span>
<span id="2376">2376</span>
<span id="2377">2377</span>
<span id="2378">2378</span>
<span id="2379">2379</span>
<span id="2380">2380</span>
<span id="2381">2381</span>
<span id="2382">2382</span>
<span id="2383">2383</span>
<span id="2384">2384</span>
<span id="2385">2385</span>
<span id="2386">2386</span>
<span id="2387">2387</span>
<span id="2388">2388</span>
<span id="2389">2389</span>
<span id="2390">2390</span>
<span id="2391">2391</span>
<span id="2392">2392</span>
<span id="2393">2393</span>
<span id="2394">2394</span>
<span id="2395">2395</span>
<span id="2396">2396</span>
<span id="2397">2397</span>
<span id="2398">2398</span>
<span id="2399">2399</span>
<span id="2400">2400</span>
<span id="2401">2401</span>
<span id="2402">2402</span>
<span id="2403">2403</span>
<span id="2404">2404</span>
<span id="2405">2405</span>
<span id="2406">2406</span>
<span id="2407">2407</span>
<span id="2408">2408</span>
<span id="2409">2409</span>
<span id="2410">2410</span>
<span id="2411">2411</span>
<span id="2412">2412</span>
<span id="2413">2413</span>
<span id="2414">2414</span>
<span id="2415">2415</span>
<span id="2416">2416</span>
<span id="2417">2417</span>
<span id="2418">2418</span>
<span id="2419">2419</span>
<span id="2420">2420</span>
<span id="2421">2421</span>
<span id="2422">2422</span>
<span id="2423">2423</span>
<span id="2424">2424</span>
<span id="2425">2425</span>
<span id="2426">2426</span>
<span id="2427">2427</span>
<span id="2428">2428</span>
<span id="2429">2429</span>
<span id="2430">2430</span>
<span id="2431">2431</span>
<span id="2432">2432</span>
<span id="2433">2433</span>
<span id="2434">2434</span>
<span id="2435">2435</span>
<span id="2436">2436</span>
<span id="2437">2437</span>
<span id="2438">2438</span>
<span id="2439">2439</span>
<span id="2440">2440</span>
<span id="2441">2441</span>
<span id="2442">2442</span>
<span id="2443">2443</span>
<span id="2444">2444</span>
<span id="2445">2445</span>
<span id="2446">2446</span>
<span id="2447">2447</span>
<span id="2448">2448</span>
<span id="2449">2449</span>
<span id="2450">2450</span>
<span id="2451">2451</span>
<span id="2452">2452</span>
<span id="2453">2453</span>
<span id="2454">2454</span>
<span id="2455">2455</span>
<span id="2456">2456</span>
<span id="2457">2457</span>
<span id="2458">2458</span>
<span id="2459">2459</span>
<span id="2460">2460</span>
<span id="2461">2461</span>
<span id="2462">2462</span>
<span id="2463">2463</span>
<span id="2464">2464</span>
<span id="2465">2465</span>
<span id="2466">2466</span>
<span id="2467">2467</span>
<span id="2468">2468</span>
<span id="2469">2469</span>
<span id="2470">2470</span>
<span id="2471">2471</span>
<span id="2472">2472</span>
<span id="2473">2473</span>
<span id="2474">2474</span>
<span id="2475">2475</span>
<span id="2476">2476</span>
<span id="2477">2477</span>
<span id="2478">2478</span>
<span id="2479">2479</span>
<span id="2480">2480</span>
<span id="2481">2481</span>
<span id="2482">2482</span>
<span id="2483">2483</span>
<span id="2484">2484</span>
<span id="2485">2485</span>
<span id="2486">2486</span>
<span id="2487">2487</span>
<span id="2488">2488</span>
<span id="2489">2489</span>
<span id="2490">2490</span>
<span id="2491">2491</span>
<span id="2492">2492</span>
<span id="2493">2493</span>
<span id="2494">2494</span>
<span id="2495">2495</span>
<span id="2496">2496</span>
<span id="2497">2497</span>
<span id="2498">2498</span>
<span id="2499">2499</span>
<span id="2500">2500</span>
<span id="2501">2501</span>
<span id="2502">2502</span>
<span id="2503">2503</span>
<span id="2504">2504</span>
<span id="2505">2505</span>
<span id="2506">2506</span>
<span id="2507">2507</span>
<span id="2508">2508</span>
<span id="2509">2509</span>
<span id="2510">2510</span>
<span id="2511">2511</span>
<span id="2512">2512</span>
<span id="2513">2513</span>
<span id="2514">2514</span>
<span id="2515">2515</span>
<span id="2516">2516</span>
<span id="2517">2517</span>
<span id="2518">2518</span>
<span id="2519">2519</span>
<span id="2520">2520</span>
<span id="2521">2521</span>
<span id="2522">2522</span>
<span id="2523">2523</span>
<span id="2524">2524</span>
<span id="2525">2525</span>
<span id="2526">2526</span>
<span id="2527">2527</span>
<span id="2528">2528</span>
<span id="2529">2529</span>
<span id="2530">2530</span>
<span id="2531">2531</span>
<span id="2532">2532</span>
<span id="2533">2533</span>
<span id="2534">2534</span>
<span id="2535">2535</span>
<span id="2536">2536</span>
<span id="2537">2537</span>
<span id="2538">2538</span>
<span id="2539">2539</span>
<span id="2540">2540</span>
<span id="2541">2541</span>
<span id="2542">2542</span>
<span id="2543">2543</span>
<span id="2544">2544</span>
<span id="2545">2545</span>
<span id="2546">2546</span>
<span id="2547">2547</span>
<span id="2548">2548</span>
<span id="2549">2549</span>
<span id="2550">2550</span>
<span id="2551">2551</span>
<span id="2552">2552</span>
<span id="2553">2553</span>
<span id="2554">2554</span>
<span id="2555">2555</span>
<span id="2556">2556</span>
<span id="2557">2557</span>
<span id="2558">2558</span>
<span id="2559">2559</span>
<span id="2560">2560</span>
<span id="2561">2561</span>
<span id="2562">2562</span>
<span id="2563">2563</span>
<span id="2564">2564</span>
<span id="2565">2565</span>
<span id="2566">2566</span>
<span id="2567">2567</span>
<span id="2568">2568</span>
<span id="2569">2569</span>
<span id="2570">2570</span>
<span id="2571">2571</span>
<span id="2572">2572</span>
<span id="2573">2573</span>
<span id="2574">2574</span>
<span id="2575">2575</span>
<span id="2576">2576</span>
<span id="2577">2577</span>
<span id="2578">2578</span>
<span id="2579">2579</span>
<span id="2580">2580</span>
<span id="2581">2581</span>
<span id="2582">2582</span>
<span id="2583">2583</span>
<span id="2584">2584</span>
<span id="2585">2585</span>
<span id="2586">2586</span>
<span id="2587">2587</span>
<span id="2588">2588</span>
<span id="2589">2589</span>
<span id="2590">2590</span>
<span id="2591">2591</span>
<span id="2592">2592</span>
<span id="2593">2593</span>
<span id="2594">2594</span>
<span id="2595">2595</span>
<span id="2596">2596</span>
<span id="2597">2597</span>
<span id="2598">2598</span>
<span id="2599">2599</span>
<span id="2600">2600</span>
<span id="2601">2601</span>
<span id="2602">2602</span>
<span id="2603">2603</span>
<span id="2604">2604</span>
<span id="2605">2605</span>
<span id="2606">2606</span>
<span id="2607">2607</span>
<span id="2608">2608</span>
<span id="2609">2609</span>
<span id="2610">2610</span>
<span id="2611">2611</span>
<span id="2612">2612</span>
<span id="2613">2613</span>
<span id="2614">2614</span>
<span id="2615">2615</span>
<span id="2616">2616</span>
<span id="2617">2617</span>
<span id="2618">2618</span>
<span id="2619">2619</span>
<span id="2620">2620</span>
<span id="2621">2621</span>
<span id="2622">2622</span>
<span id="2623">2623</span>
<span id="2624">2624</span>
<span id="2625">2625</span>
<span id="2626">2626</span>
<span id="2627">2627</span>
<span id="2628">2628</span>
<span id="2629">2629</span>
<span id="2630">2630</span>
<span id="2631">2631</span>
<span id="2632">2632</span>
<span id="2633">2633</span>
<span id="2634">2634</span>
<span id="2635">2635</span>
<span id="2636">2636</span>
<span id="2637">2637</span>
<span id="2638">2638</span>
<span id="2639">2639</span>
<span id="2640">2640</span>
<span id="2641">2641</span>
<span id="2642">2642</span>
<span id="2643">2643</span>
<span id="2644">2644</span>
<span id="2645">2645</span>
<span id="2646">2646</span>
<span id="2647">2647</span>
<span id="2648">2648</span>
<span id="2649">2649</span>
<span id="2650">2650</span>
<span id="2651">2651</span>
<span id="2652">2652</span>
<span id="2653">2653</span>
<span id="2654">2654</span>
<span id="2655">2655</span>
<span id="2656">2656</span>
<span id="2657">2657</span>
<span id="2658">2658</span>
<span id="2659">2659</span>
<span id="2660">2660</span>
<span id="2661">2661</span>
<span id="2662">2662</span>
<span id="2663">2663</span>
<span id="2664">2664</span>
<span id="2665">2665</span>
<span id="2666">2666</span>
<span id="2667">2667</span>
<span id="2668">2668</span>
<span id="2669">2669</span>
<span id="2670">2670</span>
<span id="2671">2671</span>
<span id="2672">2672</span>
<span id="2673">2673</span>
<span id="2674">2674</span>
<span id="2675">2675</span>
<span id="2676">2676</span>
<span id="2677">2677</span>
<span id="2678">2678</span>
<span id="2679">2679</span>
<span id="2680">2680</span>
<span id="2681">2681</span>
<span id="2682">2682</span>
<span id="2683">2683</span>
<span id="2684">2684</span>
<span id="2685">2685</span>
<span id="2686">2686</span>
<span id="2687">2687</span>
<span id="2688">2688</span>
<span id="2689">2689</span>
<span id="2690">2690</span>
<span id="2691">2691</span>
<span id="2692">2692</span>
<span id="2693">2693</span>
<span id="2694">2694</span>
<span id="2695">2695</span>
<span id="2696">2696</span>
<span id="2697">2697</span>
<span id="2698">2698</span>
<span id="2699">2699</span>
<span id="2700">2700</span>
<span id="2701">2701</span>
<span id="2702">2702</span>
<span id="2703">2703</span>
<span id="2704">2704</span>
<span id="2705">2705</span>
<span id="2706">2706</span>
<span id="2707">2707</span>
<span id="2708">2708</span>
<span id="2709">2709</span>
<span id="2710">2710</span>
<span id="2711">2711</span>
<span id="2712">2712</span>
<span id="2713">2713</span>
<span id="2714">2714</span>
<span id="2715">2715</span>
<span id="2716">2716</span>
<span id="2717">2717</span>
<span id="2718">2718</span>
<span id="2719">2719</span>
<span id="2720">2720</span>
<span id="2721">2721</span>
<span id="2722">2722</span>
<span id="2723">2723</span>
<span id="2724">2724</span>
<span id="2725">2725</span>
<span id="2726">2726</span>
<span id="2727">2727</span>
<span id="2728">2728</span>
<span id="2729">2729</span>
<span id="2730">2730</span>
<span id="2731">2731</span>
<span id="2732">2732</span>
<span id="2733">2733</span>
<span id="2734">2734</span>
<span id="2735">2735</span>
<span id="2736">2736</span>
<span id="2737">2737</span>
<span id="2738">2738</span>
<span id="2739">2739</span>
<span id="2740">2740</span>
<span id="2741">2741</span>
<span id="2742">2742</span>
<span id="2743">2743</span>
<span id="2744">2744</span>
<span id="2745">2745</span>
<span id="2746">2746</span>
<span id="2747">2747</span>
<span id="2748">2748</span>
<span id="2749">2749</span>
<span id="2750">2750</span>
<span id="2751">2751</span>
<span id="2752">2752</span>
<span id="2753">2753</span>
<span id="2754">2754</span>
<span id="2755">2755</span>
<span id="2756">2756</span>
<span id="2757">2757</span>
<span id="2758">2758</span>
<span id="2759">2759</span>
<span id="2760">2760</span>
<span id="2761">2761</span>
<span id="2762">2762</span>
<span id="2763">2763</span>
<span id="2764">2764</span>
<span id="2765">2765</span>
<span id="2766">2766</span>
<span id="2767">2767</span>
<span id="2768">2768</span>
<span id="2769">2769</span>
<span id="2770">2770</span>
<span id="2771">2771</span>
<span id="2772">2772</span>
<span id="2773">2773</span>
<span id="2774">2774</span>
<span id="2775">2775</span>
<span id="2776">2776</span>
<span id="2777">2777</span>
<span id="2778">2778</span>
<span id="2779">2779</span>
<span id="2780">2780</span>
<span id="2781">2781</span>
<span id="2782">2782</span>
<span id="2783">2783</span>
<span id="2784">2784</span>
<span id="2785">2785</span>
<span id="2786">2786</span>
<span id="2787">2787</span>
<span id="2788">2788</span>
<span id="2789">2789</span>
<span id="2790">2790</span>
<span id="2791">2791</span>
<span id="2792">2792</span>
<span id="2793">2793</span>
<span id="2794">2794</span>
<span id="2795">2795</span>
<span id="2796">2796</span>
<span id="2797">2797</span>
<span id="2798">2798</span>
<span id="2799">2799</span>
<span id="2800">2800</span>
<span id="2801">2801</span>
<span id="2802">2802</span>
<span id="2803">2803</span>
<span id="2804">2804</span>
<span id="2805">2805</span>
<span id="2806">2806</span>
<span id="2807">2807</span>
<span id="2808">2808</span>
<span id="2809">2809</span>
<span id="2810">2810</span>
<span id="2811">2811</span>
<span id="2812">2812</span>
<span id="2813">2813</span>
<span id="2814">2814</span>
<span id="2815">2815</span>
<span id="2816">2816</span>
<span id="2817">2817</span>
<span id="2818">2818</span>
<span id="2819">2819</span>
<span id="2820">2820</span>
<span id="2821">2821</span>
<span id="2822">2822</span>
<span id="2823">2823</span>
<span id="2824">2824</span>
<span id="2825">2825</span>
<span id="2826">2826</span>
<span id="2827">2827</span>
<span id="2828">2828</span>
<span id="2829">2829</span>
<span id="2830">2830</span>
<span id="2831">2831</span>
<span id="2832">2832</span>
<span id="2833">2833</span>
<span id="2834">2834</span>
<span id="2835">2835</span>
<span id="2836">2836</span>
<span id="2837">2837</span>
<span id="2838">2838</span>
<span id="2839">2839</span>
<span id="2840">2840</span>
<span id="2841">2841</span>
<span id="2842">2842</span>
<span id="2843">2843</span>
<span id="2844">2844</span>
<span id="2845">2845</span>
<span id="2846">2846</span>
<span id="2847">2847</span>
<span id="2848">2848</span>
<span id="2849">2849</span>
<span id="2850">2850</span>
<span id="2851">2851</span>
<span id="2852">2852</span>
<span id="2853">2853</span>
<span id="2854">2854</span>
<span id="2855">2855</span>
<span id="2856">2856</span>
<span id="2857">2857</span>
<span id="2858">2858</span>
<span id="2859">2859</span>
<span id="2860">2860</span>
<span id="2861">2861</span>
<span id="2862">2862</span>
<span id="2863">2863</span>
<span id="2864">2864</span>
<span id="2865">2865</span>
<span id="2866">2866</span>
<span id="2867">2867</span>
<span id="2868">2868</span>
<span id="2869">2869</span>
<span id="2870">2870</span>
<span id="2871">2871</span>
<span id="2872">2872</span>
<span id="2873">2873</span>
<span id="2874">2874</span>
<span id="2875">2875</span>
<span id="2876">2876</span>
<span id="2877">2877</span>
<span id="2878">2878</span>
<span id="2879">2879</span>
<span id="2880">2880</span>
<span id="2881">2881</span>
<span id="2882">2882</span>
<span id="2883">2883</span>
<span id="2884">2884</span>
<span id="2885">2885</span>
<span id="2886">2886</span>
<span id="2887">2887</span>
<span id="2888">2888</span>
<span id="2889">2889</span>
<span id="2890">2890</span>
<span id="2891">2891</span>
<span id="2892">2892</span>
<span id="2893">2893</span>
<span id="2894">2894</span>
<span id="2895">2895</span>
<span id="2896">2896</span>
<span id="2897">2897</span>
<span id="2898">2898</span>
<span id="2899">2899</span>
<span id="2900">2900</span>
<span id="2901">2901</span>
<span id="2902">2902</span>
<span id="2903">2903</span>
<span id="2904">2904</span>
<span id="2905">2905</span>
<span id="2906">2906</span>
<span id="2907">2907</span>
<span id="2908">2908</span>
<span id="2909">2909</span>
<span id="2910">2910</span>
<span id="2911">2911</span>
<span id="2912">2912</span>
<span id="2913">2913</span>
<span id="2914">2914</span>
<span id="2915">2915</span>
<span id="2916">2916</span>
<span id="2917">2917</span>
<span id="2918">2918</span>
<span id="2919">2919</span>
<span id="2920">2920</span>
<span id="2921">2921</span>
<span id="2922">2922</span>
<span id="2923">2923</span>
<span id="2924">2924</span>
<span id="2925">2925</span>
<span id="2926">2926</span>
<span id="2927">2927</span>
<span id="2928">2928</span>
<span id="2929">2929</span>
<span id="2930">2930</span>
<span id="2931">2931</span>
<span id="2932">2932</span>
<span id="2933">2933</span>
<span id="2934">2934</span>
<span id="2935">2935</span>
<span id="2936">2936</span>
<span id="2937">2937</span>
<span id="2938">2938</span>
<span id="2939">2939</span>
<span id="2940">2940</span>
<span id="2941">2941</span>
<span id="2942">2942</span>
<span id="2943">2943</span>
<span id="2944">2944</span>
<span id="2945">2945</span>
<span id="2946">2946</span>
<span id="2947">2947</span>
<span id="2948">2948</span>
<span id="2949">2949</span>
<span id="2950">2950</span>
<span id="2951">2951</span>
<span id="2952">2952</span>
<span id="2953">2953</span>
<span id="2954">2954</span>
<span id="2955">2955</span>
<span id="2956">2956</span>
<span id="2957">2957</span>
<span id="2958">2958</span>
<span id="2959">2959</span>
<span id="2960">2960</span>
<span id="2961">2961</span>
<span id="2962">2962</span>
<span id="2963">2963</span>
<span id="2964">2964</span>
<span id="2965">2965</span>
<span id="2966">2966</span>
<span id="2967">2967</span>
<span id="2968">2968</span>
<span id="2969">2969</span>
<span id="2970">2970</span>
<span id="2971">2971</span>
<span id="2972">2972</span>
<span id="2973">2973</span>
<span id="2974">2974</span>
<span id="2975">2975</span>
<span id="2976">2976</span>
<span id="2977">2977</span>
<span id="2978">2978</span>
<span id="2979">2979</span>
<span id="2980">2980</span>
<span id="2981">2981</span>
<span id="2982">2982</span>
<span id="2983">2983</span>
<span id="2984">2984</span>
<span id="2985">2985</span>
<span id="2986">2986</span>
<span id="2987">2987</span>
<span id="2988">2988</span>
<span id="2989">2989</span>
<span id="2990">2990</span>
<span id="2991">2991</span>
<span id="2992">2992</span>
<span id="2993">2993</span>
<span id="2994">2994</span>
<span id="2995">2995</span>
<span id="2996">2996</span>
<span id="2997">2997</span>
<span id="2998">2998</span>
<span id="2999">2999</span>
<span id="3000">3000</span>
<span id="3001">3001</span>
<span id="3002">3002</span>
<span id="3003">3003</span>
<span id="3004">3004</span>
<span id="3005">3005</span>
<span id="3006">3006</span>
<span id="3007">3007</span>
<span id="3008">3008</span>
<span id="3009">3009</span>
<span id="3010">3010</span>
<span id="3011">3011</span>
<span id="3012">3012</span>
<span id="3013">3013</span>
<span id="3014">3014</span>
<span id="3015">3015</span>
<span id="3016">3016</span>
<span id="3017">3017</span>
<span id="3018">3018</span>
<span id="3019">3019</span>
<span id="3020">3020</span>
<span id="3021">3021</span>
<span id="3022">3022</span>
<span id="3023">3023</span>
<span id="3024">3024</span>
<span id="3025">3025</span>
<span id="3026">3026</span>
<span id="3027">3027</span>
<span id="3028">3028</span>
<span id="3029">3029</span>
<span id="3030">3030</span>
<span id="3031">3031</span>
<span id="3032">3032</span>
<span id="3033">3033</span>
<span id="3034">3034</span>
<span id="3035">3035</span>
<span id="3036">3036</span>
<span id="3037">3037</span>
<span id="3038">3038</span>
<span id="3039">3039</span>
<span id="3040">3040</span>
<span id="3041">3041</span>
<span id="3042">3042</span>
<span id="3043">3043</span>
<span id="3044">3044</span>
<span id="3045">3045</span>
<span id="3046">3046</span>
<span id="3047">3047</span>
<span id="3048">3048</span>
<span id="3049">3049</span>
<span id="3050">3050</span>
<span id="3051">3051</span>
<span id="3052">3052</span>
<span id="3053">3053</span>
<span id="3054">3054</span>
<span id="3055">3055</span>
<span id="3056">3056</span>
<span id="3057">3057</span>
<span id="3058">3058</span>
<span id="3059">3059</span>
<span id="3060">3060</span>
<span id="3061">3061</span>
<span id="3062">3062</span>
<span id="3063">3063</span>
<span id="3064">3064</span>
<span id="3065">3065</span>
<span id="3066">3066</span>
<span id="3067">3067</span>
<span id="3068">3068</span>
<span id="3069">3069</span>
<span id="3070">3070</span>
<span id="3071">3071</span>
<span id="3072">3072</span>
<span id="3073">3073</span>
<span id="3074">3074</span>
<span id="3075">3075</span>
<span id="3076">3076</span>
<span id="3077">3077</span>
<span id="3078">3078</span>
<span id="3079">3079</span>
<span id="3080">3080</span>
<span id="3081">3081</span>
<span id="3082">3082</span>
<span id="3083">3083</span>
<span id="3084">3084</span>
<span id="3085">3085</span>
<span id="3086">3086</span>
<span id="3087">3087</span>
<span id="3088">3088</span>
<span id="3089">3089</span>
<span id="3090">3090</span>
<span id="3091">3091</span>
<span id="3092">3092</span>
<span id="3093">3093</span>
<span id="3094">3094</span>
<span id="3095">3095</span>
<span id="3096">3096</span>
<span id="3097">3097</span>
<span id="3098">3098</span>
<span id="3099">3099</span>
<span id="3100">3100</span>
<span id="3101">3101</span>
<span id="3102">3102</span>
<span id="3103">3103</span>
<span id="3104">3104</span>
<span id="3105">3105</span>
<span id="3106">3106</span>
<span id="3107">3107</span>
<span id="3108">3108</span>
<span id="3109">3109</span>
<span id="3110">3110</span>
<span id="3111">3111</span>
<span id="3112">3112</span>
<span id="3113">3113</span>
<span id="3114">3114</span>
<span id="3115">3115</span>
<span id="3116">3116</span>
<span id="3117">3117</span>
<span id="3118">3118</span>
<span id="3119">3119</span>
<span id="3120">3120</span>
<span id="3121">3121</span>
<span id="3122">3122</span>
<span id="3123">3123</span>
<span id="3124">3124</span>
<span id="3125">3125</span>
<span id="3126">3126</span>
<span id="3127">3127</span>
<span id="3128">3128</span>
<span id="3129">3129</span>
<span id="3130">3130</span>
<span id="3131">3131</span>
<span id="3132">3132</span>
<span id="3133">3133</span>
<span id="3134">3134</span>
<span id="3135">3135</span>
<span id="3136">3136</span>
<span id="3137">3137</span>
<span id="3138">3138</span>
<span id="3139">3139</span>
<span id="3140">3140</span>
<span id="3141">3141</span>
<span id="3142">3142</span>
<span id="3143">3143</span>
<span id="3144">3144</span>
<span id="3145">3145</span>
<span id="3146">3146</span>
<span id="3147">3147</span>
<span id="3148">3148</span>
<span id="3149">3149</span>
<span id="3150">3150</span>
<span id="3151">3151</span>
<span id="3152">3152</span>
<span id="3153">3153</span>
<span id="3154">3154</span>
<span id="3155">3155</span>
<span id="3156">3156</span>
<span id="3157">3157</span>
<span id="3158">3158</span>
<span id="3159">3159</span>
<span id="3160">3160</span>
<span id="3161">3161</span>
<span id="3162">3162</span>
<span id="3163">3163</span>
<span id="3164">3164</span>
<span id="3165">3165</span>
<span id="3166">3166</span>
<span id="3167">3167</span>
<span id="3168">3168</span>
<span id="3169">3169</span>
<span id="3170">3170</span>
<span id="3171">3171</span>
<span id="3172">3172</span>
<span id="3173">3173</span>
<span id="3174">3174</span>
<span id="3175">3175</span>
<span id="3176">3176</span>
<span id="3177">3177</span>
<span id="3178">3178</span>
<span id="3179">3179</span>
<span id="3180">3180</span>
<span id="3181">3181</span>
<span id="3182">3182</span>
<span id="3183">3183</span>
<span id="3184">3184</span>
<span id="3185">3185</span>
<span id="3186">3186</span>
<span id="3187">3187</span>
<span id="3188">3188</span>
<span id="3189">3189</span>
<span id="3190">3190</span>
<span id="3191">3191</span>
<span id="3192">3192</span>
<span id="3193">3193</span>
<span id="3194">3194</span>
<span id="3195">3195</span>
<span id="3196">3196</span>
<span id="3197">3197</span>
<span id="3198">3198</span>
<span id="3199">3199</span>
<span id="3200">3200</span>
<span id="3201">3201</span>
<span id="3202">3202</span>
<span id="3203">3203</span>
<span id="3204">3204</span>
<span id="3205">3205</span>
<span id="3206">3206</span>
<span id="3207">3207</span>
<span id="3208">3208</span>
<span id="3209">3209</span>
<span id="3210">3210</span>
<span id="3211">3211</span>
<span id="3212">3212</span>
<span id="3213">3213</span>
<span id="3214">3214</span>
<span id="3215">3215</span>
<span id="3216">3216</span>
<span id="3217">3217</span>
<span id="3218">3218</span>
<span id="3219">3219</span>
<span id="3220">3220</span>
<span id="3221">3221</span>
<span id="3222">3222</span>
<span id="3223">3223</span>
<span id="3224">3224</span>
<span id="3225">3225</span>
<span id="3226">3226</span>
<span id="3227">3227</span>
<span id="3228">3228</span>
<span id="3229">3229</span>
<span id="3230">3230</span>
<span id="3231">3231</span>
<span id="3232">3232</span>
<span id="3233">3233</span>
<span id="3234">3234</span>
<span id="3235">3235</span>
<span id="3236">3236</span>
<span id="3237">3237</span>
<span id="3238">3238</span>
<span id="3239">3239</span>
<span id="3240">3240</span>
<span id="3241">3241</span>
<span id="3242">3242</span>
<span id="3243">3243</span>
<span id="3244">3244</span>
<span id="3245">3245</span>
<span id="3246">3246</span>
<span id="3247">3247</span>
<span id="3248">3248</span>
<span id="3249">3249</span>
<span id="3250">3250</span>
<span id="3251">3251</span>
<span id="3252">3252</span>
<span id="3253">3253</span>
<span id="3254">3254</span>
<span id="3255">3255</span>
<span id="3256">3256</span>
<span id="3257">3257</span>
<span id="3258">3258</span>
<span id="3259">3259</span>
<span id="3260">3260</span>
<span id="3261">3261</span>
<span id="3262">3262</span>
<span id="3263">3263</span>
<span id="3264">3264</span>
<span id="3265">3265</span>
<span id="3266">3266</span>
<span id="3267">3267</span>
<span id="3268">3268</span>
<span id="3269">3269</span>
<span id="3270">3270</span>
<span id="3271">3271</span>
<span id="3272">3272</span>
<span id="3273">3273</span>
<span id="3274">3274</span>
<span id="3275">3275</span>
<span id="3276">3276</span>
<span id="3277">3277</span>
<span id="3278">3278</span>
<span id="3279">3279</span>
<span id="3280">3280</span>
<span id="3281">3281</span>
<span id="3282">3282</span>
<span id="3283">3283</span>
<span id="3284">3284</span>
<span id="3285">3285</span>
<span id="3286">3286</span>
<span id="3287">3287</span>
<span id="3288">3288</span>
<span id="3289">3289</span>
<span id="3290">3290</span>
<span id="3291">3291</span>
<span id="3292">3292</span>
<span id="3293">3293</span>
<span id="3294">3294</span>
<span id="3295">3295</span>
<span id="3296">3296</span>
<span id="3297">3297</span>
<span id="3298">3298</span>
<span id="3299">3299</span>
<span id="3300">3300</span>
<span id="3301">3301</span>
<span id="3302">3302</span>
<span id="3303">3303</span>
<span id="3304">3304</span>
<span id="3305">3305</span>
<span id="3306">3306</span>
<span id="3307">3307</span>
<span id="3308">3308</span>
<span id="3309">3309</span>
<span id="3310">3310</span>
<span id="3311">3311</span>
<span id="3312">3312</span>
<span id="3313">3313</span>
<span id="3314">3314</span>
<span id="3315">3315</span>
<span id="3316">3316</span>
<span id="3317">3317</span>
<span id="3318">3318</span>
<span id="3319">3319</span>
<span id="3320">3320</span>
<span id="3321">3321</span>
<span id="3322">3322</span>
<span id="3323">3323</span>
<span id="3324">3324</span>
<span id="3325">3325</span>
<span id="3326">3326</span>
<span id="3327">3327</span>
<span id="3328">3328</span>
<span id="3329">3329</span>
<span id="3330">3330</span>
<span id="3331">3331</span>
<span id="3332">3332</span>
<span id="3333">3333</span>
<span id="3334">3334</span>
<span id="3335">3335</span>
<span id="3336">3336</span>
<span id="3337">3337</span>
<span id="3338">3338</span>
<span id="3339">3339</span>
<span id="3340">3340</span>
<span id="3341">3341</span>
<span id="3342">3342</span>
<span id="3343">3343</span>
<span id="3344">3344</span>
<span id="3345">3345</span>
<span id="3346">3346</span>
<span id="3347">3347</span>
<span id="3348">3348</span>
<span id="3349">3349</span>
<span id="3350">3350</span>
<span id="3351">3351</span>
<span id="3352">3352</span>
<span id="3353">3353</span>
<span id="3354">3354</span>
<span id="3355">3355</span>
<span id="3356">3356</span>
<span id="3357">3357</span>
<span id="3358">3358</span>
<span id="3359">3359</span>
<span id="3360">3360</span>
<span id="3361">3361</span>
<span id="3362">3362</span>
<span id="3363">3363</span>
<span id="3364">3364</span>
<span id="3365">3365</span>
<span id="3366">3366</span>
<span id="3367">3367</span>
<span id="3368">3368</span>
<span id="3369">3369</span>
<span id="3370">3370</span>
<span id="3371">3371</span>
<span id="3372">3372</span>
<span id="3373">3373</span>
<span id="3374">3374</span>
<span id="3375">3375</span>
<span id="3376">3376</span>
<span id="3377">3377</span>
<span id="3378">3378</span>
<span id="3379">3379</span>
<span id="3380">3380</span>
<span id="3381">3381</span>
<span id="3382">3382</span>
<span id="3383">3383</span>
<span id="3384">3384</span>
<span id="3385">3385</span>
<span id="3386">3386</span>
<span id="3387">3387</span>
<span id="3388">3388</span>
<span id="3389">3389</span>
<span id="3390">3390</span>
<span id="3391">3391</span>
<span id="3392">3392</span>
<span id="3393">3393</span>
<span id="3394">3394</span>
<span id="3395">3395</span>
<span id="3396">3396</span>
<span id="3397">3397</span>
<span id="3398">3398</span>
<span id="3399">3399</span>
<span id="3400">3400</span>
<span id="3401">3401</span>
<span id="3402">3402</span>
<span id="3403">3403</span>
<span id="3404">3404</span>
<span id="3405">3405</span>
<span id="3406">3406</span>
<span id="3407">3407</span>
<span id="3408">3408</span>
<span id="3409">3409</span>
<span id="3410">3410</span>
<span id="3411">3411</span>
<span id="3412">3412</span>
<span id="3413">3413</span>
<span id="3414">3414</span>
<span id="3415">3415</span>
<span id="3416">3416</span>
<span id="3417">3417</span>
<span id="3418">3418</span>
<span id="3419">3419</span>
<span id="3420">3420</span>
<span id="3421">3421</span>
<span id="3422">3422</span>
<span id="3423">3423</span>
<span id="3424">3424</span>
<span id="3425">3425</span>
<span id="3426">3426</span>
<span id="3427">3427</span>
<span id="3428">3428</span>
<span id="3429">3429</span>
<span id="3430">3430</span>
<span id="3431">3431</span>
<span id="3432">3432</span>
<span id="3433">3433</span>
<span id="3434">3434</span>
<span id="3435">3435</span>
<span id="3436">3436</span>
<span id="3437">3437</span>
<span id="3438">3438</span>
<span id="3439">3439</span>
<span id="3440">3440</span>
<span id="3441">3441</span>
<span id="3442">3442</span>
<span id="3443">3443</span>
<span id="3444">3444</span>
<span id="3445">3445</span>
<span id="3446">3446</span>
<span id="3447">3447</span>
<span id="3448">3448</span>
<span id="3449">3449</span>
<span id="3450">3450</span>
<span id="3451">3451</span>
<span id="3452">3452</span>
<span id="3453">3453</span>
<span id="3454">3454</span>
<span id="3455">3455</span>
<span id="3456">3456</span>
<span id="3457">3457</span>
<span id="3458">3458</span>
<span id="3459">3459</span>
<span id="3460">3460</span>
<span id="3461">3461</span>
<span id="3462">3462</span>
<span id="3463">3463</span>
<span id="3464">3464</span>
<span id="3465">3465</span>
<span id="3466">3466</span>
<span id="3467">3467</span>
<span id="3468">3468</span>
<span id="3469">3469</span>
<span id="3470">3470</span>
<span id="3471">3471</span>
<span id="3472">3472</span>
<span id="3473">3473</span>
<span id="3474">3474</span>
<span id="3475">3475</span>
<span id="3476">3476</span>
<span id="3477">3477</span>
<span id="3478">3478</span>
<span id="3479">3479</span>
<span id="3480">3480</span>
<span id="3481">3481</span>
<span id="3482">3482</span>
<span id="3483">3483</span>
<span id="3484">3484</span>
<span id="3485">3485</span>
<span id="3486">3486</span>
<span id="3487">3487</span>
<span id="3488">3488</span>
<span id="3489">3489</span>
<span id="3490">3490</span>
<span id="3491">3491</span>
<span id="3492">3492</span>
<span id="3493">3493</span>
<span id="3494">3494</span>
<span id="3495">3495</span>
<span id="3496">3496</span>
<span id="3497">3497</span>
<span id="3498">3498</span>
<span id="3499">3499</span>
<span id="3500">3500</span>
<span id="3501">3501</span>
<span id="3502">3502</span>
<span id="3503">3503</span>
<span id="3504">3504</span>
<span id="3505">3505</span>
<span id="3506">3506</span>
<span id="3507">3507</span>
<span id="3508">3508</span>
<span id="3509">3509</span>
<span id="3510">3510</span>
<span id="3511">3511</span>
<span id="3512">3512</span>
<span id="3513">3513</span>
<span id="3514">3514</span>
<span id="3515">3515</span>
<span id="3516">3516</span>
<span id="3517">3517</span>
<span id="3518">3518</span>
<span id="3519">3519</span>
<span id="3520">3520</span>
<span id="3521">3521</span>
<span id="3522">3522</span>
<span id="3523">3523</span>
<span id="3524">3524</span>
<span id="3525">3525</span>
<span id="3526">3526</span>
<span id="3527">3527</span>
<span id="3528">3528</span>
<span id="3529">3529</span>
<span id="3530">3530</span>
<span id="3531">3531</span>
<span id="3532">3532</span>
<span id="3533">3533</span>
<span id="3534">3534</span>
<span id="3535">3535</span>
<span id="3536">3536</span>
<span id="3537">3537</span>
<span id="3538">3538</span>
<span id="3539">3539</span>
<span id="3540">3540</span>
<span id="3541">3541</span>
<span id="3542">3542</span>
<span id="3543">3543</span>
<span id="3544">3544</span>
<span id="3545">3545</span>
<span id="3546">3546</span>
<span id="3547">3547</span>
<span id="3548">3548</span>
<span id="3549">3549</span>
<span id="3550">3550</span>
<span id="3551">3551</span>
<span id="3552">3552</span>
<span id="3553">3553</span>
<span id="3554">3554</span>
<span id="3555">3555</span>
<span id="3556">3556</span>
<span id="3557">3557</span>
<span id="3558">3558</span>
<span id="3559">3559</span>
<span id="3560">3560</span>
<span id="3561">3561</span>
<span id="3562">3562</span>
<span id="3563">3563</span>
<span id="3564">3564</span>
<span id="3565">3565</span>
<span id="3566">3566</span>
<span id="3567">3567</span>
<span id="3568">3568</span>
<span id="3569">3569</span>
<span id="3570">3570</span>
<span id="3571">3571</span>
<span id="3572">3572</span>
<span id="3573">3573</span>
<span id="3574">3574</span>
<span id="3575">3575</span>
<span id="3576">3576</span>
<span id="3577">3577</span>
<span id="3578">3578</span>
<span id="3579">3579</span>
<span id="3580">3580</span>
<span id="3581">3581</span>
<span id="3582">3582</span>
<span id="3583">3583</span>
<span id="3584">3584</span>
<span id="3585">3585</span>
<span id="3586">3586</span>
<span id="3587">3587</span>
<span id="3588">3588</span>
<span id="3589">3589</span>
<span id="3590">3590</span>
<span id="3591">3591</span>
<span id="3592">3592</span>
<span id="3593">3593</span>
<span id="3594">3594</span>
<span id="3595">3595</span>
<span id="3596">3596</span>
<span id="3597">3597</span>
<span id="3598">3598</span>
<span id="3599">3599</span>
<span id="3600">3600</span>
<span id="3601">3601</span>
<span id="3602">3602</span>
<span id="3603">3603</span>
<span id="3604">3604</span>
<span id="3605">3605</span>
<span id="3606">3606</span>
<span id="3607">3607</span>
<span id="3608">3608</span>
<span id="3609">3609</span>
<span id="3610">3610</span>
<span id="3611">3611</span>
<span id="3612">3612</span>
<span id="3613">3613</span>
<span id="3614">3614</span>
<span id="3615">3615</span>
<span id="3616">3616</span>
<span id="3617">3617</span>
<span id="3618">3618</span>
<span id="3619">3619</span>
<span id="3620">3620</span>
<span id="3621">3621</span>
<span id="3622">3622</span>
<span id="3623">3623</span>
<span id="3624">3624</span>
<span id="3625">3625</span>
<span id="3626">3626</span>
<span id="3627">3627</span>
<span id="3628">3628</span>
<span id="3629">3629</span>
<span id="3630">3630</span>
<span id="3631">3631</span>
<span id="3632">3632</span>
<span id="3633">3633</span>
<span id="3634">3634</span>
<span id="3635">3635</span>
<span id="3636">3636</span>
<span id="3637">3637</span>
<span id="3638">3638</span>
<span id="3639">3639</span>
<span id="3640">3640</span>
<span id="3641">3641</span>
<span id="3642">3642</span>
<span id="3643">3643</span>
<span id="3644">3644</span>
<span id="3645">3645</span>
<span id="3646">3646</span>
<span id="3647">3647</span>
<span id="3648">3648</span>
<span id="3649">3649</span>
<span id="3650">3650</span>
<span id="3651">3651</span>
<span id="3652">3652</span>
<span id="3653">3653</span>
<span id="3654">3654</span>
<span id="3655">3655</span>
<span id="3656">3656</span>
<span id="3657">3657</span>
<span id="3658">3658</span>
<span id="3659">3659</span>
<span id="3660">3660</span>
<span id="3661">3661</span>
<span id="3662">3662</span>
<span id="3663">3663</span>
<span id="3664">3664</span>
<span id="3665">3665</span>
<span id="3666">3666</span>
<span id="3667">3667</span>
<span id="3668">3668</span>
<span id="3669">3669</span>
<span id="3670">3670</span>
<span id="3671">3671</span>
<span id="3672">3672</span>
<span id="3673">3673</span>
<span id="3674">3674</span>
<span id="3675">3675</span>
<span id="3676">3676</span>
<span id="3677">3677</span>
<span id="3678">3678</span>
<span id="3679">3679</span>
<span id="3680">3680</span>
<span id="3681">3681</span>
<span id="3682">3682</span>
<span id="3683">3683</span>
<span id="3684">3684</span>
<span id="3685">3685</span>
<span id="3686">3686</span>
<span id="3687">3687</span>
<span id="3688">3688</span>
<span id="3689">3689</span>
<span id="3690">3690</span>
<span id="3691">3691</span>
<span id="3692">3692</span>
<span id="3693">3693</span>
<span id="3694">3694</span>
<span id="3695">3695</span>
<span id="3696">3696</span>
<span id="3697">3697</span>
<span id="3698">3698</span>
<span id="3699">3699</span>
<span id="3700">3700</span>
<span id="3701">3701</span>
<span id="3702">3702</span>
<span id="3703">3703</span>
<span id="3704">3704</span>
<span id="3705">3705</span>
<span id="3706">3706</span>
<span id="3707">3707</span>
<span id="3708">3708</span>
<span id="3709">3709</span>
<span id="3710">3710</span>
<span id="3711">3711</span>
<span id="3712">3712</span>
<span id="3713">3713</span>
<span id="3714">3714</span>
<span id="3715">3715</span>
<span id="3716">3716</span>
<span id="3717">3717</span>
<span id="3718">3718</span>
<span id="3719">3719</span>
<span id="3720">3720</span>
<span id="3721">3721</span>
<span id="3722">3722</span>
<span id="3723">3723</span>
<span id="3724">3724</span>
<span id="3725">3725</span>
<span id="3726">3726</span>
<span id="3727">3727</span>
<span id="3728">3728</span>
<span id="3729">3729</span>
<span id="3730">3730</span>
<span id="3731">3731</span>
<span id="3732">3732</span>
<span id="3733">3733</span>
<span id="3734">3734</span>
<span id="3735">3735</span>
<span id="3736">3736</span>
<span id="3737">3737</span>
<span id="3738">3738</span>
<span id="3739">3739</span>
<span id="3740">3740</span>
<span id="3741">3741</span>
<span id="3742">3742</span>
<span id="3743">3743</span>
<span id="3744">3744</span>
<span id="3745">3745</span>
<span id="3746">3746</span>
<span id="3747">3747</span>
<span id="3748">3748</span>
<span id="3749">3749</span>
<span id="3750">3750</span>
<span id="3751">3751</span>
<span id="3752">3752</span>
<span id="3753">3753</span>
<span id="3754">3754</span>
<span id="3755">3755</span>
<span id="3756">3756</span>
<span id="3757">3757</span>
<span id="3758">3758</span>
<span id="3759">3759</span>
<span id="3760">3760</span>
<span id="3761">3761</span>
<span id="3762">3762</span>
<span id="3763">3763</span>
<span id="3764">3764</span>
<span id="3765">3765</span>
<span id="3766">3766</span>
<span id="3767">3767</span>
<span id="3768">3768</span>
<span id="3769">3769</span>
<span id="3770">3770</span>
<span id="3771">3771</span>
<span id="3772">3772</span>
<span id="3773">3773</span>
<span id="3774">3774</span>
<span id="3775">3775</span>
<span id="3776">3776</span>
<span id="3777">3777</span>
<span id="3778">3778</span>
<span id="3779">3779</span>
<span id="3780">3780</span>
<span id="3781">3781</span>
<span id="3782">3782</span>
<span id="3783">3783</span>
<span id="3784">3784</span>
<span id="3785">3785</span>
<span id="3786">3786</span>
<span id="3787">3787</span>
<span id="3788">3788</span>
<span id="3789">3789</span>
<span id="3790">3790</span>
<span id="3791">3791</span>
<span id="3792">3792</span>
<span id="3793">3793</span>
<span id="3794">3794</span>
<span id="3795">3795</span>
<span id="3796">3796</span>
<span id="3797">3797</span>
<span id="3798">3798</span>
<span id="3799">3799</span>
<span id="3800">3800</span>
<span id="3801">3801</span>
<span id="3802">3802</span>
<span id="3803">3803</span>
<span id="3804">3804</span>
<span id="3805">3805</span>
<span id="3806">3806</span>
<span id="3807">3807</span>
<span id="3808">3808</span>
<span id="3809">3809</span>
<span id="3810">3810</span>
<span id="3811">3811</span>
<span id="3812">3812</span>
<span id="3813">3813</span>
<span id="3814">3814</span>
<span id="3815">3815</span>
<span id="3816">3816</span>
<span id="3817">3817</span>
<span id="3818">3818</span>
<span id="3819">3819</span>
<span id="3820">3820</span>
<span id="3821">3821</span>
<span id="3822">3822</span>
<span id="3823">3823</span>
<span id="3824">3824</span>
<span id="3825">3825</span>
<span id="3826">3826</span>
<span id="3827">3827</span>
<span id="3828">3828</span>
<span id="3829">3829</span>
<span id="3830">3830</span>
<span id="3831">3831</span>
<span id="3832">3832</span>
<span id="3833">3833</span>
<span id="3834">3834</span>
<span id="3835">3835</span>
<span id="3836">3836</span>
<span id="3837">3837</span>
<span id="3838">3838</span>
<span id="3839">3839</span>
<span id="3840">3840</span>
<span id="3841">3841</span>
<span id="3842">3842</span>
<span id="3843">3843</span>
<span id="3844">3844</span>
<span id="3845">3845</span>
<span id="3846">3846</span>
<span id="3847">3847</span>
<span id="3848">3848</span>
<span id="3849">3849</span>
<span id="3850">3850</span>
<span id="3851">3851</span>
<span id="3852">3852</span>
<span id="3853">3853</span>
<span id="3854">3854</span>
<span id="3855">3855</span>
<span id="3856">3856</span>
<span id="3857">3857</span>
<span id="3858">3858</span>
<span id="3859">3859</span>
<span id="3860">3860</span>
<span id="3861">3861</span>
<span id="3862">3862</span>
<span id="3863">3863</span>
<span id="3864">3864</span>
<span id="3865">3865</span>
<span id="3866">3866</span>
<span id="3867">3867</span>
<span id="3868">3868</span>
<span id="3869">3869</span>
<span id="3870">3870</span>
<span id="3871">3871</span>
<span id="3872">3872</span>
<span id="3873">3873</span>
<span id="3874">3874</span>
<span id="3875">3875</span>
<span id="3876">3876</span>
<span id="3877">3877</span>
<span id="3878">3878</span>
<span id="3879">3879</span>
<span id="3880">3880</span>
<span id="3881">3881</span>
<span id="3882">3882</span>
<span id="3883">3883</span>
<span id="3884">3884</span>
<span id="3885">3885</span>
<span id="3886">3886</span>
<span id="3887">3887</span>
<span id="3888">3888</span>
<span id="3889">3889</span>
<span id="3890">3890</span>
<span id="3891">3891</span>
<span id="3892">3892</span>
<span id="3893">3893</span>
<span id="3894">3894</span>
<span id="3895">3895</span>
<span id="3896">3896</span>
<span id="3897">3897</span>
<span id="3898">3898</span>
<span id="3899">3899</span>
<span id="3900">3900</span>
<span id="3901">3901</span>
<span id="3902">3902</span>
<span id="3903">3903</span>
<span id="3904">3904</span>
<span id="3905">3905</span>
<span id="3906">3906</span>
<span id="3907">3907</span>
<span id="3908">3908</span>
<span id="3909">3909</span>
<span id="3910">3910</span>
<span id="3911">3911</span>
<span id="3912">3912</span>
<span id="3913">3913</span>
<span id="3914">3914</span>
<span id="3915">3915</span>
<span id="3916">3916</span>
<span id="3917">3917</span>
<span id="3918">3918</span>
<span id="3919">3919</span>
<span id="3920">3920</span>
<span id="3921">3921</span>
<span id="3922">3922</span>
<span id="3923">3923</span>
<span id="3924">3924</span>
<span id="3925">3925</span>
<span id="3926">3926</span>
<span id="3927">3927</span>
<span id="3928">3928</span>
<span id="3929">3929</span>
<span id="3930">3930</span>
<span id="3931">3931</span>
<span id="3932">3932</span>
<span id="3933">3933</span>
<span id="3934">3934</span>
<span id="3935">3935</span>
<span id="3936">3936</span>
<span id="3937">3937</span>
<span id="3938">3938</span>
<span id="3939">3939</span>
<span id="3940">3940</span>
<span id="3941">3941</span>
<span id="3942">3942</span>
<span id="3943">3943</span>
<span id="3944">3944</span>
<span id="3945">3945</span>
<span id="3946">3946</span>
<span id="3947">3947</span>
<span id="3948">3948</span>
<span id="3949">3949</span>
<span id="3950">3950</span>
<span id="3951">3951</span>
<span id="3952">3952</span>
<span id="3953">3953</span>
<span id="3954">3954</span>
<span id="3955">3955</span>
<span id="3956">3956</span>
<span id="3957">3957</span>
<span id="3958">3958</span>
<span id="3959">3959</span>
<span id="3960">3960</span>
<span id="3961">3961</span>
<span id="3962">3962</span>
<span id="3963">3963</span>
<span id="3964">3964</span>
<span id="3965">3965</span>
<span id="3966">3966</span>
<span id="3967">3967</span>
<span id="3968">3968</span>
<span id="3969">3969</span>
<span id="3970">3970</span>
<span id="3971">3971</span>
<span id="3972">3972</span>
<span id="3973">3973</span>
<span id="3974">3974</span>
<span id="3975">3975</span>
<span id="3976">3976</span>
<span id="3977">3977</span>
<span id="3978">3978</span>
<span id="3979">3979</span>
<span id="3980">3980</span>
<span id="3981">3981</span>
<span id="3982">3982</span>
<span id="3983">3983</span>
<span id="3984">3984</span>
<span id="3985">3985</span>
<span id="3986">3986</span>
<span id="3987">3987</span>
<span id="3988">3988</span>
<span id="3989">3989</span>
<span id="3990">3990</span>
<span id="3991">3991</span>
<span id="3992">3992</span>
<span id="3993">3993</span>
<span id="3994">3994</span>
<span id="3995">3995</span>
<span id="3996">3996</span>
<span id="3997">3997</span>
<span id="3998">3998</span>
<span id="3999">3999</span>
<span id="4000">4000</span>
<span id="4001">4001</span>
<span id="4002">4002</span>
<span id="4003">4003</span>
<span id="4004">4004</span>
<span id="4005">4005</span>
<span id="4006">4006</span>
<span id="4007">4007</span>
<span id="4008">4008</span>
<span id="4009">4009</span>
<span id="4010">4010</span>
<span id="4011">4011</span>
<span id="4012">4012</span>
<span id="4013">4013</span>
<span id="4014">4014</span>
<span id="4015">4015</span>
<span id="4016">4016</span>
<span id="4017">4017</span>
<span id="4018">4018</span>
<span id="4019">4019</span>
<span id="4020">4020</span>
<span id="4021">4021</span>
<span id="4022">4022</span>
<span id="4023">4023</span>
<span id="4024">4024</span>
<span id="4025">4025</span>
<span id="4026">4026</span>
<span id="4027">4027</span>
<span id="4028">4028</span>
<span id="4029">4029</span>
<span id="4030">4030</span>
<span id="4031">4031</span>
<span id="4032">4032</span>
<span id="4033">4033</span>
<span id="4034">4034</span>
<span id="4035">4035</span>
<span id="4036">4036</span>
<span id="4037">4037</span>
<span id="4038">4038</span>
<span id="4039">4039</span>
<span id="4040">4040</span>
<span id="4041">4041</span>
<span id="4042">4042</span>
<span id="4043">4043</span>
<span id="4044">4044</span>
<span id="4045">4045</span>
<span id="4046">4046</span>
<span id="4047">4047</span>
<span id="4048">4048</span>
<span id="4049">4049</span>
<span id="4050">4050</span>
<span id="4051">4051</span>
<span id="4052">4052</span>
<span id="4053">4053</span>
<span id="4054">4054</span>
<span id="4055">4055</span>
<span id="4056">4056</span>
<span id="4057">4057</span>
<span id="4058">4058</span>
<span id="4059">4059</span>
<span id="4060">4060</span>
<span id="4061">4061</span>
<span id="4062">4062</span>
<span id="4063">4063</span>
<span id="4064">4064</span>
<span id="4065">4065</span>
<span id="4066">4066</span>
<span id="4067">4067</span>
<span id="4068">4068</span>
<span id="4069">4069</span>
<span id="4070">4070</span>
<span id="4071">4071</span>
<span id="4072">4072</span>
<span id="4073">4073</span>
<span id="4074">4074</span>
<span id="4075">4075</span>
<span id="4076">4076</span>
<span id="4077">4077</span>
<span id="4078">4078</span>
<span id="4079">4079</span>
<span id="4080">4080</span>
<span id="4081">4081</span>
<span id="4082">4082</span>
<span id="4083">4083</span>
<span id="4084">4084</span>
<span id="4085">4085</span>
<span id="4086">4086</span>
<span id="4087">4087</span>
<span id="4088">4088</span>
<span id="4089">4089</span>
<span id="4090">4090</span>
<span id="4091">4091</span>
<span id="4092">4092</span>
<span id="4093">4093</span>
<span id="4094">4094</span>
<span id="4095">4095</span>
<span id="4096">4096</span>
<span id="4097">4097</span>
<span id="4098">4098</span>
<span id="4099">4099</span>
<span id="4100">4100</span>
<span id="4101">4101</span>
<span id="4102">4102</span>
<span id="4103">4103</span>
<span id="4104">4104</span>
<span id="4105">4105</span>
<span id="4106">4106</span>
<span id="4107">4107</span>
<span id="4108">4108</span>
<span id="4109">4109</span>
<span id="4110">4110</span>
<span id="4111">4111</span>
<span id="4112">4112</span>
<span id="4113">4113</span>
<span id="4114">4114</span>
<span id="4115">4115</span>
<span id="4116">4116</span>
<span id="4117">4117</span>
<span id="4118">4118</span>
<span id="4119">4119</span>
<span id="4120">4120</span>
<span id="4121">4121</span>
<span id="4122">4122</span>
<span id="4123">4123</span>
<span id="4124">4124</span>
<span id="4125">4125</span>
<span id="4126">4126</span>
<span id="4127">4127</span>
<span id="4128">4128</span>
<span id="4129">4129</span>
<span id="4130">4130</span>
<span id="4131">4131</span>
<span id="4132">4132</span>
<span id="4133">4133</span>
<span id="4134">4134</span>
<span id="4135">4135</span>
<span id="4136">4136</span>
<span id="4137">4137</span>
<span id="4138">4138</span>
<span id="4139">4139</span>
<span id="4140">4140</span>
<span id="4141">4141</span>
<span id="4142">4142</span>
<span id="4143">4143</span>
<span id="4144">4144</span>
<span id="4145">4145</span>
<span id="4146">4146</span>
<span id="4147">4147</span>
<span id="4148">4148</span>
<span id="4149">4149</span>
<span id="4150">4150</span>
<span id="4151">4151</span>
<span id="4152">4152</span>
<span id="4153">4153</span>
<span id="4154">4154</span>
<span id="4155">4155</span>
<span id="4156">4156</span>
<span id="4157">4157</span>
<span id="4158">4158</span>
<span id="4159">4159</span>
<span id="4160">4160</span>
<span id="4161">4161</span>
<span id="4162">4162</span>
<span id="4163">4163</span>
<span id="4164">4164</span>
<span id="4165">4165</span>
<span id="4166">4166</span>
<span id="4167">4167</span>
<span id="4168">4168</span>
<span id="4169">4169</span>
<span id="4170">4170</span>
<span id="4171">4171</span>
<span id="4172">4172</span>
<span id="4173">4173</span>
<span id="4174">4174</span>
<span id="4175">4175</span>
<span id="4176">4176</span>
<span id="4177">4177</span>
<span id="4178">4178</span>
<span id="4179">4179</span>
<span id="4180">4180</span>
<span id="4181">4181</span>
<span id="4182">4182</span>
<span id="4183">4183</span>
<span id="4184">4184</span>
<span id="4185">4185</span>
<span id="4186">4186</span>
<span id="4187">4187</span>
<span id="4188">4188</span>
<span id="4189">4189</span>
<span id="4190">4190</span>
<span id="4191">4191</span>
<span id="4192">4192</span>
<span id="4193">4193</span>
<span id="4194">4194</span>
<span id="4195">4195</span>
<span id="4196">4196</span>
<span id="4197">4197</span>
<span id="4198">4198</span>
<span id="4199">4199</span>
<span id="4200">4200</span>
<span id="4201">4201</span>
<span id="4202">4202</span>
<span id="4203">4203</span>
<span id="4204">4204</span>
<span id="4205">4205</span>
<span id="4206">4206</span>
<span id="4207">4207</span>
<span id="4208">4208</span>
<span id="4209">4209</span>
<span id="4210">4210</span>
<span id="4211">4211</span>
<span id="4212">4212</span>
<span id="4213">4213</span>
<span id="4214">4214</span>
<span id="4215">4215</span>
<span id="4216">4216</span>
<span id="4217">4217</span>
<span id="4218">4218</span>
<span id="4219">4219</span>
<span id="4220">4220</span>
<span id="4221">4221</span>
<span id="4222">4222</span>
<span id="4223">4223</span>
<span id="4224">4224</span>
<span id="4225">4225</span>
<span id="4226">4226</span>
<span id="4227">4227</span>
<span id="4228">4228</span>
<span id="4229">4229</span>
<span id="4230">4230</span>
<span id="4231">4231</span>
<span id="4232">4232</span>
<span id="4233">4233</span>
<span id="4234">4234</span>
<span id="4235">4235</span>
<span id="4236">4236</span>
<span id="4237">4237</span>
<span id="4238">4238</span>
<span id="4239">4239</span>
<span id="4240">4240</span>
<span id="4241">4241</span>
<span id="4242">4242</span>
<span id="4243">4243</span>
<span id="4244">4244</span>
<span id="4245">4245</span>
<span id="4246">4246</span>
<span id="4247">4247</span>
<span id="4248">4248</span>
<span id="4249">4249</span>
<span id="4250">4250</span>
<span id="4251">4251</span>
<span id="4252">4252</span>
<span id="4253">4253</span>
<span id="4254">4254</span>
<span id="4255">4255</span>
<span id="4256">4256</span>
<span id="4257">4257</span>
<span id="4258">4258</span>
<span id="4259">4259</span>
<span id="4260">4260</span>
<span id="4261">4261</span>
<span id="4262">4262</span>
<span id="4263">4263</span>
<span id="4264">4264</span>
<span id="4265">4265</span>
<span id="4266">4266</span>
<span id="4267">4267</span>
<span id="4268">4268</span>
<span id="4269">4269</span>
<span id="4270">4270</span>
<span id="4271">4271</span>
<span id="4272">4272</span>
<span id="4273">4273</span>
<span id="4274">4274</span>
<span id="4275">4275</span>
<span id="4276">4276</span>
<span id="4277">4277</span>
<span id="4278">4278</span>
<span id="4279">4279</span>
<span id="4280">4280</span>
<span id="4281">4281</span>
<span id="4282">4282</span>
<span id="4283">4283</span>
<span id="4284">4284</span>
<span id="4285">4285</span>
<span id="4286">4286</span>
<span id="4287">4287</span>
<span id="4288">4288</span>
<span id="4289">4289</span>
<span id="4290">4290</span>
<span id="4291">4291</span>
<span id="4292">4292</span>
<span id="4293">4293</span>
<span id="4294">4294</span>
<span id="4295">4295</span>
<span id="4296">4296</span>
<span id="4297">4297</span>
<span id="4298">4298</span>
<span id="4299">4299</span>
<span id="4300">4300</span>
<span id="4301">4301</span>
<span id="4302">4302</span>
<span id="4303">4303</span>
<span id="4304">4304</span>
<span id="4305">4305</span>
<span id="4306">4306</span>
<span id="4307">4307</span>
<span id="4308">4308</span>
<span id="4309">4309</span>
<span id="4310">4310</span>
<span id="4311">4311</span>
<span id="4312">4312</span>
<span id="4313">4313</span>
<span id="4314">4314</span>
<span id="4315">4315</span>
<span id="4316">4316</span>
<span id="4317">4317</span>
<span id="4318">4318</span>
<span id="4319">4319</span>
<span id="4320">4320</span>
<span id="4321">4321</span>
<span id="4322">4322</span>
<span id="4323">4323</span>
<span id="4324">4324</span>
<span id="4325">4325</span>
<span id="4326">4326</span>
<span id="4327">4327</span>
<span id="4328">4328</span>
<span id="4329">4329</span>
<span id="4330">4330</span>
<span id="4331">4331</span>
<span id="4332">4332</span>
<span id="4333">4333</span>
<span id="4334">4334</span>
<span id="4335">4335</span>
<span id="4336">4336</span>
<span id="4337">4337</span>
<span id="4338">4338</span>
<span id="4339">4339</span>
<span id="4340">4340</span>
<span id="4341">4341</span>
<span id="4342">4342</span>
<span id="4343">4343</span>
<span id="4344">4344</span>
<span id="4345">4345</span>
<span id="4346">4346</span>
<span id="4347">4347</span>
<span id="4348">4348</span>
<span id="4349">4349</span>
<span id="4350">4350</span>
<span id="4351">4351</span>
<span id="4352">4352</span>
<span id="4353">4353</span>
<span id="4354">4354</span>
<span id="4355">4355</span>
<span id="4356">4356</span>
<span id="4357">4357</span>
<span id="4358">4358</span>
<span id="4359">4359</span>
<span id="4360">4360</span>
<span id="4361">4361</span>
<span id="4362">4362</span>
<span id="4363">4363</span>
<span id="4364">4364</span>
<span id="4365">4365</span>
<span id="4366">4366</span>
<span id="4367">4367</span>
<span id="4368">4368</span>
<span id="4369">4369</span>
<span id="4370">4370</span>
<span id="4371">4371</span>
<span id="4372">4372</span>
<span id="4373">4373</span>
<span id="4374">4374</span>
<span id="4375">4375</span>
<span id="4376">4376</span>
<span id="4377">4377</span>
<span id="4378">4378</span>
<span id="4379">4379</span>
<span id="4380">4380</span>
<span id="4381">4381</span>
<span id="4382">4382</span>
<span id="4383">4383</span>
<span id="4384">4384</span>
<span id="4385">4385</span>
<span id="4386">4386</span>
<span id="4387">4387</span>
<span id="4388">4388</span>
<span id="4389">4389</span>
<span id="4390">4390</span>
<span id="4391">4391</span>
<span id="4392">4392</span>
<span id="4393">4393</span>
<span id="4394">4394</span>
<span id="4395">4395</span>
<span id="4396">4396</span>
<span id="4397">4397</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// regular sequence register 2</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ADC</span> <span class="ident">SQR2</span>;
  <span class="number">0x5004_0034</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// SQ9</span>
  <span class="ident">SQ9</span> { <span class="number">24</span> <span class="number">5</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// SQ8</span>
  <span class="ident">SQ8</span> { <span class="number">18</span> <span class="number">5</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// SQ7</span>
  <span class="ident">SQ7</span> { <span class="number">12</span> <span class="number">5</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// SQ6</span>
  <span class="ident">SQ6</span> { <span class="number">6</span> <span class="number">5</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// SQ5</span>
  <span class="ident">SQ5</span> { <span class="number">0</span> <span class="number">5</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// injected data register 4</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ADC</span> <span class="ident">JDR4</span>;
  <span class="number">0x5004_008C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span>;
  <span class="doccomment">/// JDATA4</span>
  <span class="ident">JDATA4</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// key register 0</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">AES</span> <span class="ident">KEYR0</span>;
  <span class="number">0x5006_0010</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Data Output Register (LSB key</span>
  <span class="doccomment">/// [31:0])</span>
  <span class="ident">AES_KEYR0</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// receive FIFO 1 register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">CAN1</span> <span class="ident">RF1R</span>;
  <span class="number">0x4000_6410</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// RFOM1</span>
  <span class="ident">RFOM1</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// FOVR1</span>
  <span class="ident">FOVR1</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// FULL1</span>
  <span class="ident">FULL1</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// FMP1</span>
  <span class="ident">FMP1</span> { <span class="number">0</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// mailbox identifier register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">CAN1</span> <span class="ident">TI2R</span>;
  <span class="number">0x4000_65A0</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// STID</span>
  <span class="ident">STID</span> { <span class="number">21</span> <span class="number">11</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// EXID</span>
  <span class="ident">EXID</span> { <span class="number">3</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IDE</span>
  <span class="ident">IDE</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// RTR</span>
  <span class="ident">RTR</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// TXRQ</span>
  <span class="ident">TXRQ</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// filter master register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">CAN1</span> <span class="ident">FMR</span>;
  <span class="number">0x4000_6600</span> <span class="number">32</span> <span class="number">0x2A1C_0E01</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Filter initialization mode</span>
  <span class="ident">FINIT</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// CAN start bank</span>
  <span class="ident">CANSB</span> { <span class="number">8</span> <span class="number">6</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Filter bank 3 register 2</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">CAN1</span> <span class="ident">F3R2</span>;
  <span class="number">0x4000_665C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB16</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB17</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB18</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB19</span> { <span class="number">19</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB20</span> { <span class="number">20</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB21</span> { <span class="number">21</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB22</span> { <span class="number">22</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB23</span> { <span class="number">23</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB24</span> { <span class="number">24</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB25</span> { <span class="number">25</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB26</span> { <span class="number">26</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB27</span> { <span class="number">27</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB28</span> { <span class="number">28</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB29</span> { <span class="number">29</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB30</span> { <span class="number">30</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB31</span> { <span class="number">31</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Filter bank 9 register 2</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">CAN1</span> <span class="ident">F9R2</span>;
  <span class="number">0x4000_668C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB16</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB17</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB18</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB19</span> { <span class="number">19</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB20</span> { <span class="number">20</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB21</span> { <span class="number">21</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB22</span> { <span class="number">22</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB23</span> { <span class="number">23</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB24</span> { <span class="number">24</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB25</span> { <span class="number">25</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB26</span> { <span class="number">26</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB27</span> { <span class="number">27</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB28</span> { <span class="number">28</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB29</span> { <span class="number">29</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB30</span> { <span class="number">30</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB31</span> { <span class="number">31</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Filter bank 15 register 2</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">CAN1</span> <span class="ident">F15R2</span>;
  <span class="number">0x4000_66BC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB16</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB17</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB18</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB19</span> { <span class="number">19</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB20</span> { <span class="number">20</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB21</span> { <span class="number">21</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB22</span> { <span class="number">22</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB23</span> { <span class="number">23</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB24</span> { <span class="number">24</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB25</span> { <span class="number">25</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB26</span> { <span class="number">26</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB27</span> { <span class="number">27</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB28</span> { <span class="number">28</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB29</span> { <span class="number">29</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB30</span> { <span class="number">30</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB31</span> { <span class="number">31</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Filter bank 21 register 2</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">CAN1</span> <span class="ident">F21R2</span>;
  <span class="number">0x4000_66EC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB16</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB17</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB18</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB19</span> { <span class="number">19</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB20</span> { <span class="number">20</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB21</span> { <span class="number">21</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB22</span> { <span class="number">22</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB23</span> { <span class="number">23</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB24</span> { <span class="number">24</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB25</span> { <span class="number">25</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB26</span> { <span class="number">26</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB27</span> { <span class="number">27</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB28</span> { <span class="number">28</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB29</span> { <span class="number">29</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB30</span> { <span class="number">30</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB31</span> { <span class="number">31</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Filter bank 27 register 2</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">CAN1</span> <span class="ident">F27R2</span>;
  <span class="number">0x4000_671C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB16</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB17</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB18</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB19</span> { <span class="number">19</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB20</span> { <span class="number">20</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB21</span> { <span class="number">21</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB22</span> { <span class="number">22</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB23</span> { <span class="number">23</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB24</span> { <span class="number">24</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB25</span> { <span class="number">25</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB26</span> { <span class="number">26</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB27</span> { <span class="number">27</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB28</span> { <span class="number">28</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB29</span> { <span class="number">29</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB30</span> { <span class="number">30</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Filter bits</span>
  <span class="ident">FB31</span> { <span class="number">31</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// control register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DAC</span> <span class="ident">CR</span>;
  <span class="number">0x4000_7400</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// DAC channel1 enable</span>
  <span class="ident">EN1</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC channel1 trigger</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">TEN1</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC channel1 trigger</span>
  <span class="doccomment">/// selection</span>
  <span class="ident">TSEL1</span> { <span class="number">3</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC channel1 noise/triangle wave</span>
  <span class="doccomment">/// generation enable</span>
  <span class="ident">WAVE1</span> { <span class="number">6</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC channel1 mask/amplitude</span>
  <span class="doccomment">/// selector</span>
  <span class="ident">MAMP1</span> { <span class="number">8</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC channel1 DMA enable</span>
  <span class="ident">DMAEN1</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC channel1 DMA Underrun Interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">DMAUDRIE1</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC Channel 1 calibration</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CEN1</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC channel2 enable</span>
  <span class="ident">EN2</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC channel2 trigger</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">TEN2</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC channel2 trigger</span>
  <span class="doccomment">/// selection</span>
  <span class="ident">TSEL2</span> { <span class="number">19</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC channel2 noise/triangle wave</span>
  <span class="doccomment">/// generation enable</span>
  <span class="ident">WAVE2</span> { <span class="number">22</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC channel2 mask/amplitude</span>
  <span class="doccomment">/// selector</span>
  <span class="ident">MAMP2</span> { <span class="number">24</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC channel2 DMA enable</span>
  <span class="ident">DMAEN2</span> { <span class="number">28</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC channel2 DMA underrun interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">DMAUDRIE2</span> { <span class="number">29</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DAC Channel 2 calibration</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CEN2</span> { <span class="number">30</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// channel2 data output register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DAC</span> <span class="ident">DOR2</span>;
  <span class="number">0x4000_7430</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// DAC channel2 data output</span>
  <span class="ident">DACC2DOR</span> { <span class="number">0</span> <span class="number">12</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// APB High Freeze Register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DBGMCU</span> <span class="ident">APB2_FZR</span>;
  <span class="number">0xE004_2010</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// TIM1 counter stopped when core is</span>
  <span class="doccomment">/// halted</span>
  <span class="ident">DBG_TIM1_STOP</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// TIM8 counter stopped when core is</span>
  <span class="doccomment">/// halted</span>
  <span class="ident">DBG_TIM8_STOP</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// TIM15 counter stopped when core is</span>
  <span class="doccomment">/// halted</span>
  <span class="ident">DBG_TIM15_STOP</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// TIM16 counter stopped when core is</span>
  <span class="doccomment">/// halted</span>
  <span class="ident">DBG_TIM16_STOP</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// TIM17 counter stopped when core is</span>
  <span class="doccomment">/// halted</span>
  <span class="ident">DBG_TIM17_STOP</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// channel configuration y</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DFSDM1</span> <span class="ident">CHCFG0R1</span>;
  <span class="number">0x4001_6000</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// DFSDMEN</span>
  <span class="ident">DFSDMEN</span> { <span class="number">31</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// CKOUTSRC</span>
  <span class="ident">CKOUTSRC</span> { <span class="number">30</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// CKOUTDIV</span>
  <span class="ident">CKOUTDIV</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DATPACK</span>
  <span class="ident">DATPACK</span> { <span class="number">14</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DATMPX</span>
  <span class="ident">DATMPX</span> { <span class="number">12</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// CHINSEL</span>
  <span class="ident">CHINSEL</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// CHEN</span>
  <span class="ident">CHEN</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// CKABEN</span>
  <span class="ident">CKABEN</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// SCDEN</span>
  <span class="ident">SCDEN</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// SPICKSEL</span>
  <span class="ident">SPICKSEL</span> { <span class="number">2</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// SITP</span>
  <span class="ident">SITP</span> { <span class="number">0</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// AWSCD2R</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DFSDM1</span> <span class="ident">AWSCD2R</span>;
  <span class="number">0x4001_6048</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// AWFORD</span>
  <span class="ident">AWFORD</span> { <span class="number">22</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// AWFOSR</span>
  <span class="ident">AWFOSR</span> { <span class="number">16</span> <span class="number">5</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// BKSCD</span>
  <span class="ident">BKSCD</span> { <span class="number">12</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// SCDT</span>
  <span class="ident">SCDT</span> { <span class="number">0</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// CHDATIN4R</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DFSDM1</span> <span class="ident">CHDATIN4R</span>;
  <span class="number">0x4001_6090</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// INDAT1</span>
  <span class="ident">INDAT1</span> { <span class="number">16</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// INDAT0</span>
  <span class="ident">INDAT0</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// CHCFG7R2</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DFSDM1</span> <span class="ident">CHCFG7R2</span>;
  <span class="number">0x4001_60E4</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// OFFSET</span>
  <span class="ident">OFFSET</span> { <span class="number">8</span> <span class="number">24</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DTRBS</span>
  <span class="ident">DTRBS</span> { <span class="number">3</span> <span class="number">5</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// analog watchdog high threshold</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DFSDM1</span> <span class="ident">DFSDM0_AWHTR</span>;
  <span class="number">0x4001_6120</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Analog watchdog high</span>
  <span class="doccomment">/// threshold</span>
  <span class="ident">AWHT</span> { <span class="number">8</span> <span class="number">24</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Break signal assignment to analog</span>
  <span class="doccomment">/// watchdog high threshold event</span>
  <span class="ident">BKAWH</span> { <span class="number">0</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// filter control register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DFSDM1</span> <span class="ident">DFSDM1_FCR</span>;
  <span class="number">0x4001_6214</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Sinc filter order</span>
  <span class="ident">FORD</span> { <span class="number">29</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Sinc filter oversampling ratio</span>
  <span class="doccomment">/// (decimation rate)</span>
  <span class="ident">FOSR</span> { <span class="number">16</span> <span class="number">10</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Integrator oversampling ratio (averaging</span>
  <span class="doccomment">/// length)</span>
  <span class="ident">IOSR</span> { <span class="number">0</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// interrupt and status register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DFSDM1</span> <span class="ident">DFSDM2_ISR</span>;
  <span class="number">0x4001_6308</span> <span class="number">32</span> <span class="number">0x00FF_0000</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// short-circuit detector</span>
  <span class="doccomment">/// flag</span>
  <span class="ident">SCDF</span> { <span class="number">24</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Clock absence flag</span>
  <span class="ident">CKABF</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Regular conversion in progress</span>
  <span class="doccomment">/// status</span>
  <span class="ident">RCIP</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Injected conversion in progress</span>
  <span class="doccomment">/// status</span>
  <span class="ident">JCIP</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Analog watchdog</span>
  <span class="ident">AWDF</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Regular conversion overrun</span>
  <span class="doccomment">/// flag</span>
  <span class="ident">ROVRF</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Injected conversion overrun</span>
  <span class="doccomment">/// flag</span>
  <span class="ident">JOVRF</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// End of regular conversion</span>
  <span class="doccomment">/// flag</span>
  <span class="ident">REOCF</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// End of injected conversion</span>
  <span class="doccomment">/// flag</span>
  <span class="ident">JEOCF</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// conversion timer register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DFSDM1</span> <span class="ident">DFSDM2_CNVTIMR</span>;
  <span class="number">0x4001_6338</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// 28-bit timer counting conversion time t</span>
  <span class="doccomment">/// = CNVCNT[27:0] / fDFSDM_CKIN</span>
  <span class="ident">CNVCNT</span> { <span class="number">4</span> <span class="number">28</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// analog watchdog clear flag</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DFSDM1</span> <span class="ident">DFSDM3_AWCFR</span>;
  <span class="number">0x4001_642C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Clear the analog watchdog high threshold</span>
  <span class="doccomment">/// flag</span>
  <span class="ident">CLRAWHTF</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Clear the analog watchdog low threshold</span>
  <span class="doccomment">/// flag</span>
  <span class="ident">CLRAWLTF</span> { <span class="number">0</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// channel x peripheral address</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DMA1</span> <span class="ident">CPAR2</span>;
  <span class="number">0x4002_0024</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Peripheral address</span>
  <span class="ident">PA</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// channel x peripheral address</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DMA1</span> <span class="ident">CPAR5</span>;
  <span class="number">0x4002_0060</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Peripheral address</span>
  <span class="ident">PA</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// interrupt flag clear register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DMA2</span> <span class="ident">IFCR</span>;
  <span class="number">0x4002_0404</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">WReg</span> <span class="ident">WoReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Channel x transfer error clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTEIF7</span> { <span class="number">27</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x half transfer clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CHTIF7</span> { <span class="number">26</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x transfer complete clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTCIF7</span> { <span class="number">25</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x global interrupt clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CGIF7</span> { <span class="number">24</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x transfer error clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTEIF6</span> { <span class="number">23</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x half transfer clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CHTIF6</span> { <span class="number">22</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x transfer complete clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTCIF6</span> { <span class="number">21</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x global interrupt clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CGIF6</span> { <span class="number">20</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x transfer error clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTEIF5</span> { <span class="number">19</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x half transfer clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CHTIF5</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x transfer complete clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTCIF5</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x global interrupt clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CGIF5</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x transfer error clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTEIF4</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x half transfer clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CHTIF4</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x transfer complete clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTCIF4</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x global interrupt clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CGIF4</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x transfer error clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTEIF3</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x half transfer clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CHTIF3</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x transfer complete clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTCIF3</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x global interrupt clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CGIF3</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x transfer error clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTEIF2</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x half transfer clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CHTIF2</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x transfer complete clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTCIF2</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x global interrupt clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CGIF2</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x transfer error clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTEIF1</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x half transfer clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CHTIF1</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x transfer complete clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CTCIF1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Channel x global interrupt clear (x = 1</span>
  <span class="doccomment">/// ..7)</span>
  <span class="ident">CGIF1</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// channel x memory address</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DMA2</span> <span class="ident">CMAR3</span>;
  <span class="number">0x4002_043C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Memory address</span>
  <span class="ident">MA</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// channel x memory address</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DMA2</span> <span class="ident">CMAR6</span>;
  <span class="number">0x4002_0478</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Memory address</span>
  <span class="ident">MA</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// background offset register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DMA2D</span> <span class="ident">BGOR</span>;
  <span class="number">0x4002_B018</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">0</span> <span class="number">14</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// line watermark register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DMA2D</span> <span class="ident">LWR</span>;
  <span class="number">0x4002_B048</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line watermark</span>
  <span class="ident">LW</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// DMAMUX request line multiplexer channel 8 configuration</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DMAMUX1</span> <span class="ident">C8CR</span>;
  <span class="number">0x4002_0820</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Synchronization identification</span>
  <span class="ident">SYNC_ID</span> { <span class="number">24</span> <span class="number">5</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Number of DMA requests minus 1 to forward</span>
  <span class="ident">NBREQ</span> { <span class="number">19</span> <span class="number">5</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Synchronization polarity</span>
  <span class="ident">SPOL</span> { <span class="number">17</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Synchronization enable</span>
  <span class="ident">SE</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Event generation enable</span>
  <span class="ident">EGE</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Synchronization overrun interrupt enable</span>
  <span class="ident">SOIE</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DMA request identification</span>
  <span class="ident">DMAREQ_ID</span> { <span class="number">0</span> <span class="number">7</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// DMAMUX request generator interrupt status</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DMAMUX1</span> <span class="ident">RGSR</span>;
  <span class="number">0x4002_0940</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Trigger overrun event flag</span>
  <span class="ident">OF3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Trigger overrun event flag</span>
  <span class="ident">OF2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Trigger overrun event flag</span>
  <span class="ident">OF1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Trigger overrun event flag</span>
  <span class="ident">OF0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// DSI Host Video mode Configuration</span>
  <span class="doccomment">/// Register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DSI</span> <span class="ident">DSI_VMCR</span>;
  <span class="number">0x4001_6C28</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Video mode Type</span>
  <span class="ident">VMT</span> { <span class="number">0</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Low-Power Vertical Sync Active</span>
  <span class="doccomment">/// Enable</span>
  <span class="ident">LPVSAE</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Low-power Vertical Back-Porch</span>
  <span class="doccomment">/// Enable</span>
  <span class="ident">LPVBPE</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Low-power Vertical Front-porch</span>
  <span class="doccomment">/// Enable</span>
  <span class="ident">LPVFPE</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Low-Power Vertical Active</span>
  <span class="doccomment">/// Enable</span>
  <span class="ident">LPVAE</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Low-Power Horizontal Back-Porch</span>
  <span class="doccomment">/// Enable</span>
  <span class="ident">LPHBPE</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Low-Power Horizontal Front-Porch</span>
  <span class="doccomment">/// Enable</span>
  <span class="ident">LPHFPE</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Frame Bus-Turn-Around Acknowledge</span>
  <span class="doccomment">/// Enable</span>
  <span class="ident">FBTAAE</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Low-Power Command Enable</span>
  <span class="ident">LPCE</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Pattern Generator Enable</span>
  <span class="ident">PGE</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Pattern Generator mode</span>
  <span class="ident">PGM</span> { <span class="number">20</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Pattern Generator</span>
  <span class="doccomment">/// Orientation</span>
  <span class="ident">PGO</span> { <span class="number">24</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// DSI Host Command mode Configuration</span>
  <span class="doccomment">/// Register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DSI</span> <span class="ident">DSI_CMCR</span>;
  <span class="number">0x4001_6C58</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Tearing Effect Acknowledge Request</span>
  <span class="doccomment">/// Enable</span>
  <span class="ident">TEARE</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Acknowledge Request Enable</span>
  <span class="ident">ARE</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Generic Short Write Zero parameters</span>
  <span class="doccomment">/// Transmission</span>
  <span class="ident">GSW0TX</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Generic Short Write One parameters</span>
  <span class="doccomment">/// Transmission</span>
  <span class="ident">GSW1TX</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Generic Short Write Two parameters</span>
  <span class="doccomment">/// Transmission</span>
  <span class="ident">GSW2TX</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Generic Short Read Zero parameters</span>
  <span class="doccomment">/// Transmission</span>
  <span class="ident">GSR0TX</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Generic Short Read One parameters</span>
  <span class="doccomment">/// Transmission</span>
  <span class="ident">GSR1TX</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Generic Short Read Two parameters</span>
  <span class="doccomment">/// Transmission</span>
  <span class="ident">GSR2TX</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Generic Long Write</span>
  <span class="doccomment">/// Transmission</span>
  <span class="ident">GLWTX</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DCS Short Write Zero parameter</span>
  <span class="doccomment">/// Transmission</span>
  <span class="ident">DSW0TX</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DCS Short Read One parameter</span>
  <span class="doccomment">/// Transmission</span>
  <span class="ident">DSW1TX</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DCS Short Read Zero parameter</span>
  <span class="doccomment">/// Transmission</span>
  <span class="ident">DSR0TX</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DCS Long Write</span>
  <span class="doccomment">/// Transmission</span>
  <span class="ident">DLWTX</span> { <span class="number">19</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Maximum Read Packet Size</span>
  <span class="ident">MRDPS</span> { <span class="number">24</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// DSI Host Data Lane Timer Configuration</span>
  <span class="doccomment">/// Register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DSI</span> <span class="ident">DSI_DLTRC</span>;
  <span class="number">0x4001_6C88</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Maximum Read Time</span>
  <span class="ident">MRD_TIME</span> { <span class="number">0</span> <span class="number">15</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Low-Power To High-Speed</span>
  <span class="doccomment">/// Time</span>
  <span class="ident">LP2HS_TIME</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// High-Speed To Low-Power</span>
  <span class="doccomment">/// Time</span>
  <span class="ident">HS2LP_TIME</span> { <span class="number">24</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// DSI Host Video Shadow Control</span>
  <span class="doccomment">/// Register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DSI</span> <span class="ident">DSI_VSCR</span>;
  <span class="number">0x4001_6CB8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Update Register</span>
  <span class="ident">UR</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// DSI Host Video VBP Current Configuration</span>
  <span class="doccomment">/// Register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DSI</span> <span class="ident">DSI_VVBPCCR</span>;
  <span class="number">0x4001_6CE8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Vertical Back-Porch</span>
  <span class="doccomment">/// duration</span>
  <span class="ident">VBP</span> { <span class="number">0</span> <span class="number">10</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// DSI Wrapper PHY Configuration Register</span>
  <span class="doccomment">/// 5</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">DSI</span> <span class="ident">DSI_WPCR5</span>;
  <span class="number">0x4001_7028</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// tCLK-POST</span>
  <span class="ident">THSZERO</span> { <span class="number">0</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Software interrupt event</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">EXTI</span> <span class="ident">SWIER2</span>;
  <span class="number">0x4001_0430</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Software interrupt on line</span>
  <span class="doccomment">/// 35</span>
  <span class="ident">SWI35</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Software interrupt on line</span>
  <span class="doccomment">/// 36</span>
  <span class="ident">SWI36</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Software interrupt on line</span>
  <span class="doccomment">/// 37</span>
  <span class="ident">SWI37</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Software interrupt on line</span>
  <span class="doccomment">/// 38</span>
  <span class="ident">SWI38</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Option byte key register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">FLASH</span> <span class="ident">OPTKEYR</span>;
  <span class="number">0x4002_200C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">WReg</span> <span class="ident">WoReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Option byte key</span>
  <span class="ident">OPTKEYR</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Flash Bank 2 WRP area B address</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">FLASH</span> <span class="ident">WRP2BR</span>;
  <span class="number">0x4002_2050</span> <span class="number">32</span> <span class="number">0xFF00_FF00</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Bank 2 WRP second area B start</span>
  <span class="doccomment">/// offset</span>
  <span class="ident">WRP2B_STRT</span> { <span class="number">0</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Bank 2 WRP second area B end</span>
  <span class="doccomment">/// offset</span>
  <span class="ident">WRP2B_END</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Attribute memory space timing register</span>
  <span class="doccomment">/// 3</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">FMC</span> <span class="ident">PATT</span>;
  <span class="number">0xA000_008C</span> <span class="number">32</span> <span class="number">0xFCFC_FCFC</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// ATTHIZx</span>
  <span class="ident">ATTHIZx</span> { <span class="number">24</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// ATTHOLDx</span>
  <span class="ident">ATTHOLDx</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// ATTWAITx</span>
  <span class="ident">ATTWAITx</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// ATTSETx</span>
  <span class="ident">ATTSETx</span> { <span class="number">0</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU buffer 2 configuration</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">B2CR</span>;
  <span class="number">0x4002_C028</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Physical buffer offset</span>
  <span class="ident">PBO</span> { <span class="number">4</span> <span class="number">19</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Physical buffer base</span>
  <span class="doccomment">/// address</span>
  <span class="ident">PBBA</span> { <span class="number">23</span> <span class="number">9</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 7 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT7L</span>;
  <span class="number">0x4002_D038</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 19 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT19L</span>;
  <span class="number">0x4002_D098</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 31 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT31L</span>;
  <span class="number">0x4002_D0F8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 43 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT43L</span>;
  <span class="number">0x4002_D158</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 55 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT55L</span>;
  <span class="number">0x4002_D1B8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 67 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT67L</span>;
  <span class="number">0x4002_D218</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 79 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT79L</span>;
  <span class="number">0x4002_D278</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 91 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT91L</span>;
  <span class="number">0x4002_D2D8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 103 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT103L</span>;
  <span class="number">0x4002_D338</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 115 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT115L</span>;
  <span class="number">0x4002_D398</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 127 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT127L</span>;
  <span class="number">0x4002_D3F8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 139 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT139L</span>;
  <span class="number">0x4002_D458</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 151 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT151L</span>;
  <span class="number">0x4002_D4B8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 163 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT163L</span>;
  <span class="number">0x4002_D518</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 175 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT175L</span>;
  <span class="number">0x4002_D578</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 187 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT187L</span>;
  <span class="number">0x4002_D5D8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 199 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT199L</span>;
  <span class="number">0x4002_D638</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 211 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT211L</span>;
  <span class="number">0x4002_D698</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 223 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT223L</span>;
  <span class="number">0x4002_D6F8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 235 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT235L</span>;
  <span class="number">0x4002_D758</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 247 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT247L</span>;
  <span class="number">0x4002_D7B8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 259 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT259L</span>;
  <span class="number">0x4002_D818</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 271 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT271L</span>;
  <span class="number">0x4002_D878</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 283 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT283L</span>;
  <span class="number">0x4002_D8D8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 295 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT295L</span>;
  <span class="number">0x4002_D938</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 307 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT307L</span>;
  <span class="number">0x4002_D998</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 319 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT319L</span>;
  <span class="number">0x4002_D9F8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 331 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT331L</span>;
  <span class="number">0x4002_DA58</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 343 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT343L</span>;
  <span class="number">0x4002_DAB8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 355 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT355L</span>;
  <span class="number">0x4002_DB18</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 367 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT367L</span>;
  <span class="number">0x4002_DB78</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 379 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT379L</span>;
  <span class="number">0x4002_DBD8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 391 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT391L</span>;
  <span class="number">0x4002_DC38</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 403 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT403L</span>;
  <span class="number">0x4002_DC98</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 415 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT415L</span>;
  <span class="number">0x4002_DCF8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 427 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT427L</span>;
  <span class="number">0x4002_DD58</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 439 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT439L</span>;
  <span class="number">0x4002_DDB8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 451 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT451L</span>;
  <span class="number">0x4002_DE18</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 463 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT463L</span>;
  <span class="number">0x4002_DE78</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 475 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT475L</span>;
  <span class="number">0x4002_DED8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 487 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT487L</span>;
  <span class="number">0x4002_DF38</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 499 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT499L</span>;
  <span class="number">0x4002_DF98</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 511 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT511L</span>;
  <span class="number">0x4002_DFF8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 523 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT523L</span>;
  <span class="number">0x4002_E058</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 535 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT535L</span>;
  <span class="number">0x4002_E0B8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 547 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT547L</span>;
  <span class="number">0x4002_E118</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 559 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT559L</span>;
  <span class="number">0x4002_E178</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 571 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT571L</span>;
  <span class="number">0x4002_E1D8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 583 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT583L</span>;
  <span class="number">0x4002_E238</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 595 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT595L</span>;
  <span class="number">0x4002_E298</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 607 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT607L</span>;
  <span class="number">0x4002_E2F8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 619 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT619L</span>;
  <span class="number">0x4002_E358</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 631 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT631L</span>;
  <span class="number">0x4002_E3B8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 643 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT643L</span>;
  <span class="number">0x4002_E418</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 655 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT655L</span>;
  <span class="number">0x4002_E478</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 667 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT667L</span>;
  <span class="number">0x4002_E4D8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 679 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT679L</span>;
  <span class="number">0x4002_E538</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 691 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT691L</span>;
  <span class="number">0x4002_E598</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 703 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT703L</span>;
  <span class="number">0x4002_E5F8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 715 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT715L</span>;
  <span class="number">0x4002_E658</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 727 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT727L</span>;
  <span class="number">0x4002_E6B8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 739 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT739L</span>;
  <span class="number">0x4002_E718</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 751 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT751L</span>;
  <span class="number">0x4002_E778</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 763 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT763L</span>;
  <span class="number">0x4002_E7D8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 775 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT775L</span>;
  <span class="number">0x4002_E838</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 787 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT787L</span>;
  <span class="number">0x4002_E898</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 799 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT799L</span>;
  <span class="number">0x4002_E8F8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 811 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT811L</span>;
  <span class="number">0x4002_E958</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 823 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT823L</span>;
  <span class="number">0x4002_E9B8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 835 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT835L</span>;
  <span class="number">0x4002_EA18</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 847 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT847L</span>;
  <span class="number">0x4002_EA78</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 859 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT859L</span>;
  <span class="number">0x4002_EAD8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 871 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT871L</span>;
  <span class="number">0x4002_EB38</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 883 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT883L</span>;
  <span class="number">0x4002_EB98</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 895 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT895L</span>;
  <span class="number">0x4002_EBF8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 907 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT907L</span>;
  <span class="number">0x4002_EC58</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 919 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT919L</span>;
  <span class="number">0x4002_ECB8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 931 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT931L</span>;
  <span class="number">0x4002_ED18</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 943 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT943L</span>;
  <span class="number">0x4002_ED78</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 955 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT955L</span>;
  <span class="number">0x4002_EDD8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 967 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT967L</span>;
  <span class="number">0x4002_EE38</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 979 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT979L</span>;
  <span class="number">0x4002_EE98</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 991 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT991L</span>;
  <span class="number">0x4002_EEF8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 1003 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT1003L</span>;
  <span class="number">0x4002_EF58</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 1015 low</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT1015L</span>;
  <span class="number">0x4002_EFB8</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Enable</span>
  <span class="ident">EN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// First Valid Block</span>
  <span class="ident">FVB</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last Valid Block</span>
  <span class="ident">LVB</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 3 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT3H</span>;
  <span class="number">0x4002_D01C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 15 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT15H</span>;
  <span class="number">0x4002_D07C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 27 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT27H</span>;
  <span class="number">0x4002_D0DC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 39 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT39H</span>;
  <span class="number">0x4002_D13C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 51 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT51H</span>;
  <span class="number">0x4002_D19C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 63 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT63H</span>;
  <span class="number">0x4002_D1FC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 75 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT75H</span>;
  <span class="number">0x4002_D25C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 87 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT87H</span>;
  <span class="number">0x4002_D2BC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 99 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT99H</span>;
  <span class="number">0x4002_D31C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 111 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT111H</span>;
  <span class="number">0x4002_D37C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 123 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT123H</span>;
  <span class="number">0x4002_D3DC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 135 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT135H</span>;
  <span class="number">0x4002_D43C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 147 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT147H</span>;
  <span class="number">0x4002_D49C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 159 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT159H</span>;
  <span class="number">0x4002_D4FC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 171 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT171H</span>;
  <span class="number">0x4002_D55C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 183 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT183H</span>;
  <span class="number">0x4002_D5BC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 195 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT195H</span>;
  <span class="number">0x4002_D61C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 207 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT207H</span>;
  <span class="number">0x4002_D67C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 219 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT219H</span>;
  <span class="number">0x4002_D6DC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 231 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT231H</span>;
  <span class="number">0x4002_D73C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 243 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT243H</span>;
  <span class="number">0x4002_D79C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 255 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT255H</span>;
  <span class="number">0x4002_D7FC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 267 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT267H</span>;
  <span class="number">0x4002_D85C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 279 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT279H</span>;
  <span class="number">0x4002_D8BC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 291 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT291H</span>;
  <span class="number">0x4002_D91C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 303 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT303H</span>;
  <span class="number">0x4002_D97C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 315 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT315H</span>;
  <span class="number">0x4002_D9DC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 327 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT327H</span>;
  <span class="number">0x4002_DA3C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 339 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT339H</span>;
  <span class="number">0x4002_DA9C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 351 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT351H</span>;
  <span class="number">0x4002_DAFC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 363 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT363H</span>;
  <span class="number">0x4002_DB5C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 375 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT375H</span>;
  <span class="number">0x4002_DBBC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 387 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT387H</span>;
  <span class="number">0x4002_DC1C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 399 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT399H</span>;
  <span class="number">0x4002_DC7C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 411 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT411H</span>;
  <span class="number">0x4002_DCDC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 423 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT423H</span>;
  <span class="number">0x4002_DD3C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 435 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT435H</span>;
  <span class="number">0x4002_DD9C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 447 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT447H</span>;
  <span class="number">0x4002_DDFC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 459 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT459H</span>;
  <span class="number">0x4002_DE5C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 471 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT471H</span>;
  <span class="number">0x4002_DEBC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 483 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT483H</span>;
  <span class="number">0x4002_DF1C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 495 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT495H</span>;
  <span class="number">0x4002_DF7C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 507 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT507H</span>;
  <span class="number">0x4002_DFDC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 519 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT519H</span>;
  <span class="number">0x4002_E03C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 531 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT531H</span>;
  <span class="number">0x4002_E09C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 543 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT543H</span>;
  <span class="number">0x4002_E0FC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 555 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT555H</span>;
  <span class="number">0x4002_E15C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 567 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT567H</span>;
  <span class="number">0x4002_E1BC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 579 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT579H</span>;
  <span class="number">0x4002_E21C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 591 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT591H</span>;
  <span class="number">0x4002_E27C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 603 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT603H</span>;
  <span class="number">0x4002_E2DC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 615 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT615H</span>;
  <span class="number">0x4002_E33C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 627 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT627H</span>;
  <span class="number">0x4002_E39C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 639 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT639H</span>;
  <span class="number">0x4002_E3FC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 651 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT651H</span>;
  <span class="number">0x4002_E45C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 663 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT663H</span>;
  <span class="number">0x4002_E4BC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 675 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT675H</span>;
  <span class="number">0x4002_E51C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 687 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT687H</span>;
  <span class="number">0x4002_E57C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 699 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT699H</span>;
  <span class="number">0x4002_E5DC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 711 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT711H</span>;
  <span class="number">0x4002_E63C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 723 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT723H</span>;
  <span class="number">0x4002_E69C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 735 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT735H</span>;
  <span class="number">0x4002_E6FC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 747 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT747H</span>;
  <span class="number">0x4002_E75C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 759 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT759H</span>;
  <span class="number">0x4002_E7BC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 771 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT771H</span>;
  <span class="number">0x4002_E81C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 783 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT783H</span>;
  <span class="number">0x4002_E87C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 795 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT795H</span>;
  <span class="number">0x4002_E8DC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 807 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT807H</span>;
  <span class="number">0x4002_E93C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 819 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT819H</span>;
  <span class="number">0x4002_E99C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 831 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT831H</span>;
  <span class="number">0x4002_E9FC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 843 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT843H</span>;
  <span class="number">0x4002_EA5C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 855 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT855H</span>;
  <span class="number">0x4002_EABC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 867 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT867H</span>;
  <span class="number">0x4002_EB1C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 879 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT879H</span>;
  <span class="number">0x4002_EB7C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 891 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT891H</span>;
  <span class="number">0x4002_EBDC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 903 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT903H</span>;
  <span class="number">0x4002_EC3C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 915 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT915H</span>;
  <span class="number">0x4002_EC9C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 927 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT927H</span>;
  <span class="number">0x4002_ECFC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 939 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT939H</span>;
  <span class="number">0x4002_ED5C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 951 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT951H</span>;
  <span class="number">0x4002_EDBC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 963 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT963H</span>;
  <span class="number">0x4002_EE1C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 975 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT975H</span>;
  <span class="number">0x4002_EE7C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 987 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT987H</span>;
  <span class="number">0x4002_EEDC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 999 high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT999H</span>;
  <span class="number">0x4002_EF3C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 1011</span>
  <span class="doccomment">/// high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT1011H</span>;
  <span class="number">0x4002_EF9C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Graphic MMU LUT entry 1023</span>
  <span class="doccomment">/// high</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GFXMMU</span> <span class="ident">LUT1023H</span>;
  <span class="number">0x4002_EFFC</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Line offset</span>
  <span class="ident">LO</span> { <span class="number">4</span> <span class="number">18</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// GPIO port analog switch control</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GPIOA</span> <span class="ident">ASCR</span>;
  <span class="number">0x4800_002C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// GPIO port analog switch control</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GPIOB</span> <span class="ident">ASCR</span>;
  <span class="number">0x4800_042C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// GPIO port analog switch control</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GPIOC</span> <span class="ident">ASCR</span>;
  <span class="number">0x4800_082C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// GPIO port analog switch control</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GPIOD</span> <span class="ident">ASCR</span>;
  <span class="number">0x4800_0C2C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// GPIO port analog switch control</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GPIOE</span> <span class="ident">ASCR</span>;
  <span class="number">0x4800_102C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// GPIO port analog switch control</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GPIOF</span> <span class="ident">ASCR</span>;
  <span class="number">0x4800_142C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// GPIO port analog switch control</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GPIOG</span> <span class="ident">ASCR</span>;
  <span class="number">0x4800_182C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// GPIO port analog switch control</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">GPIOH</span> <span class="ident">ASCR</span>;
  <span class="number">0x4800_1C2C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port analog switch control</span>
  <span class="ident">ASC15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// control register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">HASH</span> <span class="ident">CR</span>;
  <span class="number">0x5006_0400</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Initialize message digest</span>
  <span class="doccomment">/// calculation</span>
  <span class="ident">INIT</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// DMA enable</span>
  <span class="ident">DMAE</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Data type selection</span>
  <span class="ident">DATATYPE</span> { <span class="number">4</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Mode selection</span>
  <span class="ident">MODE</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Algorithm selection</span>
  <span class="ident">ALGO0</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Number of words already</span>
  <span class="doccomment">/// pushed</span>
  <span class="ident">NBW</span> { <span class="number">8</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// DIN not empty</span>
  <span class="ident">DINNE</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Multiple DMA Transfers</span>
  <span class="ident">MDMAT</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Long key selection</span>
  <span class="ident">LKEY</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// ALGO</span>
  <span class="ident">ALGO1</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// context swap registers</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">HASH</span> <span class="ident">CSR6</span>;
  <span class="number">0x5006_0510</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// CSR6</span>
  <span class="ident">CSR6</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// context swap registers</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">HASH</span> <span class="ident">CSR18</span>;
  <span class="number">0x5006_0540</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// CSR18</span>
  <span class="ident">CSR18</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// context swap registers</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">HASH</span> <span class="ident">CSR30</span>;
  <span class="number">0x5006_0570</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// CSR30</span>
  <span class="ident">CSR30</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// context swap registers</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">HASH</span> <span class="ident">CSR42</span>;
  <span class="number">0x5006_05A0</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// CSR42</span>
  <span class="ident">CSR42</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// HASH digest register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">HASH</span> <span class="ident">HASH_HR0</span>;
  <span class="number">0x5006_0710</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span>;
  <span class="doccomment">/// H0</span>
  <span class="ident">H0</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Timing register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">I2C1</span> <span class="ident">TIMINGR</span>;
  <span class="number">0x4000_5410</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// SCL low period (master</span>
  <span class="doccomment">/// mode)</span>
  <span class="ident">SCLL</span> { <span class="number">0</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// SCL high period (master</span>
  <span class="doccomment">/// mode)</span>
  <span class="ident">SCLH</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Data hold time</span>
  <span class="ident">SDADEL</span> { <span class="number">16</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Data setup time</span>
  <span class="ident">SCLDEL</span> { <span class="number">20</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Timing prescaler</span>
  <span class="ident">PRESC</span> { <span class="number">28</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Status register 1</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">I2C2</span> <span class="ident">TIMEOUTR</span>;
  <span class="number">0x4000_5814</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Bus timeout A</span>
  <span class="ident">TIMEOUTA</span> { <span class="number">0</span> <span class="number">12</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Idle clock timeout</span>
  <span class="doccomment">/// detection</span>
  <span class="ident">TIDLE</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Clock timeout enable</span>
  <span class="ident">TIMOUTEN</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Bus timeout B</span>
  <span class="ident">TIMEOUTB</span> { <span class="number">16</span> <span class="number">12</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Extended clock timeout</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">TEXTEN</span> { <span class="number">31</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Interrupt and Status register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">I2C3</span> <span class="ident">ISR</span>;
  <span class="number">0x4000_5C18</span> <span class="number">32</span> <span class="number">0x0000_0001</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Address match code (Slave</span>
  <span class="doccomment">/// mode)</span>
  <span class="ident">ADDCODE</span> { <span class="number">17</span> <span class="number">7</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Transfer direction (Slave</span>
  <span class="doccomment">/// mode)</span>
  <span class="ident">DIR</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Bus busy</span>
  <span class="ident">BUSY</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// SMBus alert</span>
  <span class="ident">ALERT</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Timeout or t_low detection</span>
  <span class="doccomment">/// flag</span>
  <span class="ident">TIMEOUT</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// PEC Error in reception</span>
  <span class="ident">PECERR</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Overrun/Underrun (slave</span>
  <span class="doccomment">/// mode)</span>
  <span class="ident">OVR</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Arbitration lost</span>
  <span class="ident">ARLO</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Bus error</span>
  <span class="ident">BERR</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Transfer Complete Reload</span>
  <span class="ident">TCR</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Transfer Complete (master</span>
  <span class="doccomment">/// mode)</span>
  <span class="ident">TC</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Stop detection flag</span>
  <span class="ident">STOPF</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Not acknowledge received</span>
  <span class="doccomment">/// flag</span>
  <span class="ident">NACKF</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Address matched (slave</span>
  <span class="doccomment">/// mode)</span>
  <span class="ident">ADDR</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Receive data register not empty</span>
  <span class="doccomment">/// (receivers)</span>
  <span class="ident">RXNE</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Transmit interrupt status</span>
  <span class="doccomment">/// (transmitters)</span>
  <span class="ident">TXIS</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Transmit data register empty</span>
  <span class="doccomment">/// (transmitters)</span>
  <span class="ident">TXE</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Interrupt clear register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">I2C4</span> <span class="ident">ICR</span>;
  <span class="number">0x4000_841C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">WReg</span> <span class="ident">WoReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Alert flag clear</span>
  <span class="ident">ALERTCF</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Timeout detection flag</span>
  <span class="doccomment">/// clear</span>
  <span class="ident">TIMOUTCF</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// PEC Error flag clear</span>
  <span class="ident">PECCF</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Overrun/Underrun flag</span>
  <span class="doccomment">/// clear</span>
  <span class="ident">OVRCF</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Arbitration lost flag</span>
  <span class="doccomment">/// clear</span>
  <span class="ident">ARLOCF</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Bus error flag clear</span>
  <span class="ident">BERRCF</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Stop detection flag clear</span>
  <span class="ident">STOPCF</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Not Acknowledge flag clear</span>
  <span class="ident">NACKCF</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Address Matched flag clear</span>
  <span class="ident">ADDRCF</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Configuration Register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">LPTIM1</span> <span class="ident">CFGR</span>;
  <span class="number">0x4000_7C0C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Encoder mode enable</span>
  <span class="ident">ENC</span> { <span class="number">24</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// counter mode enabled</span>
  <span class="ident">COUNTMODE</span> { <span class="number">23</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Registers update mode</span>
  <span class="ident">PRELOAD</span> { <span class="number">22</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Waveform shape polarity</span>
  <span class="ident">WAVPOL</span> { <span class="number">21</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Waveform shape</span>
  <span class="ident">WAVE</span> { <span class="number">20</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Timeout enable</span>
  <span class="ident">TIMOUT</span> { <span class="number">19</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Trigger enable and</span>
  <span class="doccomment">/// polarity</span>
  <span class="ident">TRIGEN</span> { <span class="number">17</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Trigger selector</span>
  <span class="ident">TRIGSEL</span> { <span class="number">13</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Clock prescaler</span>
  <span class="ident">PRESC</span> { <span class="number">9</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Configurable digital filter for</span>
  <span class="doccomment">/// trigger</span>
  <span class="ident">TRGFLT</span> { <span class="number">6</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Configurable digital filter for external</span>
  <span class="doccomment">/// clock</span>
  <span class="ident">CKFLT</span> { <span class="number">3</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Clock Polarity</span>
  <span class="ident">CKPOL</span> { <span class="number">1</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Clock selector</span>
  <span class="ident">CKSEL</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Compare Register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">LPTIM2</span> <span class="ident">CMP</span>;
  <span class="number">0x4000_9414</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Compare value</span>
  <span class="ident">CMP</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// LTDC Synchronization Size Configuration</span>
  <span class="doccomment">/// Register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">LTCD</span> <span class="ident">SSCR</span>;
  <span class="number">0x4001_6808</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Vertical Synchronization Height (in</span>
  <span class="doccomment">/// units of horizontal scan line)</span>
  <span class="ident">VSH</span> { <span class="number">0</span> <span class="number">11</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Horizontal Synchronization Width (in</span>
  <span class="doccomment">/// units of pixel clock period)</span>
  <span class="ident">HSW</span> { <span class="number">16</span> <span class="number">12</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// LTDC Current Display Status</span>
  <span class="doccomment">/// Register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">LTCD</span> <span class="ident">CDSR</span>;
  <span class="number">0x4001_6848</span> <span class="number">32</span> <span class="number">0x0000_000F</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Vertical Data Enable display</span>
  <span class="doccomment">/// Status</span>
  <span class="ident">VDES</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Horizontal Data Enable display</span>
  <span class="doccomment">/// Status</span>
  <span class="ident">HDES</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Vertical Synchronization display</span>
  <span class="doccomment">/// Status</span>
  <span class="ident">VSYNCS</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Horizontal Synchronization display</span>
  <span class="doccomment">/// Status</span>
  <span class="ident">HSYNCS</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// LTDC Layer Constant Alpha Configuration</span>
  <span class="doccomment">/// Register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">LTCD</span> <span class="ident">L2CACR</span>;
  <span class="number">0x4001_6918</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Constant Alpha</span>
  <span class="ident">CONSTA</span> { <span class="number">0</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// LTDC Layerx CLUT Write</span>
  <span class="doccomment">/// Register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">LTCD</span> <span class="ident">L2CLUTWR</span>;
  <span class="number">0x4001_6944</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">WReg</span> <span class="ident">WoReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Blue value</span>
  <span class="ident">BLUE</span> { <span class="number">0</span> <span class="number">8</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Green value</span>
  <span class="ident">GREEN</span> { <span class="number">8</span> <span class="number">8</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Red value</span>
  <span class="ident">RED</span> { <span class="number">16</span> <span class="number">8</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// CLUT Address</span>
  <span class="ident">CLUTADD</span> { <span class="number">24</span> <span class="number">8</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// polling status match register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OCTOSPI1</span> <span class="ident">PSMAR</span>;
  <span class="number">0xA000_1088</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Status match</span>
  <span class="ident">MATCH</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// HW configuration register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OCTOSPI1</span> <span class="ident">HWCFGR</span>;
  <span class="number">0xA000_13F0</span> <span class="number">32</span> <span class="number">0x1130_0080</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span>;
  <span class="doccomment">/// AXI interface</span>
  <span class="ident">AXI</span> { <span class="number">0</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// FIFO depth</span>
  <span class="ident">FIFO</span> { <span class="number">4</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Prescaler</span>
  <span class="ident">PRES</span> { <span class="number">12</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// ID Length</span>
  <span class="ident">IDL</span> { <span class="number">20</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Memory map write</span>
  <span class="ident">MMW</span> { <span class="number">24</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Master</span>
  <span class="ident">MST</span> { <span class="number">28</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// data register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OCTOSPI2</span> <span class="ident">DR</span>;
  <span class="number">0xA000_1450</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Data</span>
  <span class="ident">DATA</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// write alternate bytes register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OCTOSPI2</span> <span class="ident">WABR</span>;
  <span class="number">0xA000_15A0</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Alternate bytes</span>
  <span class="ident">ALTERNATE</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// OPAMP2 offset trimming register in normal</span>
  <span class="doccomment">/// mode</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OPAMP</span> <span class="ident">OPAMP2_OTR</span>;
  <span class="number">0x4000_7814</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Trim for NMOS differential</span>
  <span class="doccomment">/// pairs</span>
  <span class="ident">TRIMOFFSETN</span> { <span class="number">0</span> <span class="number">5</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Trim for PMOS differential</span>
  <span class="doccomment">/// pairs</span>
  <span class="ident">TRIMOFFSETP</span> { <span class="number">8</span> <span class="number">5</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// OTG_FS device control IN endpoint 0 control</span>
  <span class="doccomment">/// register (OTG_FS_DIEPCTL0)</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OTG_FS_DEVICE</span> <span class="ident">FS_DIEPCTL0</span>;
  <span class="number">0x5000_0900</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Maximum packet size</span>
  <span class="ident">MPSIZ</span> { <span class="number">0</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// USB active endpoint</span>
  <span class="ident">USBAEP</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// NAK status</span>
  <span class="ident">NAKSTS</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Endpoint type</span>
  <span class="ident">EPTYP</span> { <span class="number">18</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// STALL handshake</span>
  <span class="ident">STALL</span> { <span class="number">21</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// TxFIFO number</span>
  <span class="ident">TXFNUM</span> { <span class="number">22</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Clear NAK</span>
  <span class="ident">CNAK</span> { <span class="number">26</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Set NAK</span>
  <span class="ident">SNAK</span> { <span class="number">27</span> <span class="number">1</span> <span class="ident">WWRegField</span> <span class="ident">WoWRegField</span> }
  <span class="doccomment">/// Endpoint disable</span>
  <span class="ident">EPDIS</span> { <span class="number">30</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Endpoint enable</span>
  <span class="ident">EPENA</span> { <span class="number">31</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// device endpoint-0 interrupt</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OTG_FS_DEVICE</span> <span class="ident">DOEPINT0</span>;
  <span class="number">0x5000_0B08</span> <span class="number">32</span> <span class="number">0x0000_0080</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// B2BSTUP</span>
  <span class="ident">B2BSTUP</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// OTEPDIS</span>
  <span class="ident">OTEPDIS</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// STUP</span>
  <span class="ident">STUP</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// EPDISD</span>
  <span class="ident">EPDISD</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// XFRC</span>
  <span class="ident">XFRC</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// OTG_FS device IN endpoint transmit FIFO</span>
  <span class="doccomment">/// status register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OTG_FS_DEVICE</span> <span class="ident">DTXFSTS3</span>;
  <span class="number">0x5000_0978</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span>;
  <span class="doccomment">/// IN endpoint TxFIFO space</span>
  <span class="doccomment">/// available</span>
  <span class="ident">INEPTFSAV</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// OTG_FS Receive status debug read(Host</span>
  <span class="doccomment">/// mode)</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OTG_FS_GLOBAL</span> <span class="ident">FS_GRXSTSR_Host</span>;
  <span class="number">0x5000_001C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span>;
  <span class="doccomment">/// Endpoint number</span>
  <span class="ident">EPNUM</span> { <span class="number">0</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Byte count</span>
  <span class="ident">BCNT</span> { <span class="number">4</span> <span class="number">11</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Data PID</span>
  <span class="ident">DPID</span> { <span class="number">15</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Packet status</span>
  <span class="ident">PKTSTS</span> { <span class="number">17</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Frame number</span>
  <span class="ident">FRMNUM</span> { <span class="number">21</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// OTG_FS Host frame interval</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OTG_FS_HOST</span> <span class="ident">HFIR</span>;
  <span class="number">0x5000_0404</span> <span class="number">32</span> <span class="number">0x0000_EA60</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Frame interval</span>
  <span class="ident">FRIVL</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// OTG_FS host channel-6 characteristics</span>
  <span class="doccomment">/// register (OTG_FS_HCCHAR6)</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OTG_FS_HOST</span> <span class="ident">FS_HCCHAR6</span>;
  <span class="number">0x5000_05C0</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Maximum packet size</span>
  <span class="ident">MPSIZ</span> { <span class="number">0</span> <span class="number">11</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Endpoint number</span>
  <span class="ident">EPNUM</span> { <span class="number">11</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Endpoint direction</span>
  <span class="ident">EPDIR</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Low-speed device</span>
  <span class="ident">LSDEV</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Endpoint type</span>
  <span class="ident">EPTYP</span> { <span class="number">18</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Multicount</span>
  <span class="ident">MCNT</span> { <span class="number">20</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Device address</span>
  <span class="ident">DAD</span> { <span class="number">22</span> <span class="number">7</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Odd frame</span>
  <span class="ident">ODDFRM</span> { <span class="number">29</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Channel disable</span>
  <span class="ident">CHDIS</span> { <span class="number">30</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Channel enable</span>
  <span class="ident">CHENA</span> { <span class="number">31</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// OTG_FS host channel-2 mask register</span>
  <span class="doccomment">/// (OTG_FS_HCINTMSK2)</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OTG_FS_HOST</span> <span class="ident">FS_HCINTMSK2</span>;
  <span class="number">0x5000_054C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Transfer completed mask</span>
  <span class="ident">XFRCM</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Channel halted mask</span>
  <span class="ident">CHHM</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// STALL response received interrupt</span>
  <span class="doccomment">/// mask</span>
  <span class="ident">STALLM</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// NAK response received interrupt</span>
  <span class="doccomment">/// mask</span>
  <span class="ident">NAKM</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// ACK response received/transmitted</span>
  <span class="doccomment">/// interrupt mask</span>
  <span class="ident">ACKM</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// response received interrupt</span>
  <span class="doccomment">/// mask</span>
  <span class="ident">NYET</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Transaction error mask</span>
  <span class="ident">TXERRM</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Babble error mask</span>
  <span class="ident">BBERRM</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Frame overrun mask</span>
  <span class="ident">FRMORM</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Data toggle error mask</span>
  <span class="ident">DTERRM</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// OTG_FS host channel-6 transfer size</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">OTG_FS_HOST</span> <span class="ident">FS_HCTSIZ6</span>;
  <span class="number">0x5000_05D0</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// Transfer size</span>
  <span class="ident">XFRSIZ</span> { <span class="number">0</span> <span class="number">19</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Packet count</span>
  <span class="ident">PKTCNT</span> { <span class="number">19</span> <span class="number">10</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Data PID</span>
  <span class="ident">DPID</span> { <span class="number">29</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Power Port B pull-up control</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">PWR</span> <span class="ident">PUCRB</span>;
  <span class="number">0x4000_7028</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU15</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU14</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU13</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU12</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU11</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU10</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU9</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU8</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU7</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU6</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU5</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU4</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU3</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU2</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port B pull-up bit y</span>
  <span class="doccomment">/// (y=0..15)</span>
  <span class="ident">PU0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Power Port H pull-up control</span>
  <span class="doccomment">/// register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">PWR</span> <span class="ident">PUCRH</span>;
  <span class="number">0x4000_7058</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Port H pull-up bit y</span>
  <span class="doccomment">/// (y=0..1)</span>
  <span class="ident">PU1</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Port H pull-up bit y</span>
  <span class="doccomment">/// (y=0..1)</span>
  <span class="ident">PU0</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// AHB2 peripheral reset register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RCC</span> <span class="ident">AHB2RSTR</span>;
  <span class="number">0x4002_102C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// IO port A reset</span>
  <span class="ident">GPIOARST</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port B reset</span>
  <span class="ident">GPIOBRST</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port C reset</span>
  <span class="ident">GPIOCRST</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port D reset</span>
  <span class="ident">GPIODRST</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port E reset</span>
  <span class="ident">GPIOERST</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port F reset</span>
  <span class="ident">GPIOFRST</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port G reset</span>
  <span class="ident">GPIOGRST</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port H reset</span>
  <span class="ident">GPIOHRST</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port I reset</span>
  <span class="ident">GPIOIRST</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// USB OTG FS reset</span>
  <span class="ident">OTGFSRST</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// ADC reset</span>
  <span class="ident">ADCRST</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Digital Camera Interface</span>
  <span class="doccomment">/// reset</span>
  <span class="ident">DCMIRST</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// AES hardware accelerator</span>
  <span class="doccomment">/// reset</span>
  <span class="ident">AESRST</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Hash reset</span>
  <span class="ident">HASHRST</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Random number generator</span>
  <span class="doccomment">/// reset</span>
  <span class="ident">RNGRST</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// OCTOSPI IO manager reset</span>
  <span class="ident">OSPIMRST</span> { <span class="number">20</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// SDMMC1 reset</span>
  <span class="ident">SDMMC1RST</span> { <span class="number">22</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// AHB2 peripheral clocks enable in Sleep and</span>
  <span class="doccomment">/// Stop modes register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RCC</span> <span class="ident">AHB2SMENR</span>;
  <span class="number">0x4002_106C</span> <span class="number">32</span> <span class="number">0x0005_32FF</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// IO port A clocks enable during Sleep and</span>
  <span class="doccomment">/// Stop modes</span>
  <span class="ident">GPIOASMEN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port B clocks enable during Sleep and</span>
  <span class="doccomment">/// Stop modes</span>
  <span class="ident">GPIOBSMEN</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port C clocks enable during Sleep and</span>
  <span class="doccomment">/// Stop modes</span>
  <span class="ident">GPIOCSMEN</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port D clocks enable during Sleep and</span>
  <span class="doccomment">/// Stop modes</span>
  <span class="ident">GPIODSMEN</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port E clocks enable during Sleep and</span>
  <span class="doccomment">/// Stop modes</span>
  <span class="ident">GPIOESMEN</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port F clocks enable during Sleep and</span>
  <span class="doccomment">/// Stop modes</span>
  <span class="ident">GPIOFSMEN</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port G clocks enable during Sleep and</span>
  <span class="doccomment">/// Stop modes</span>
  <span class="ident">GPIOGSMEN</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port H clocks enable during Sleep and</span>
  <span class="doccomment">/// Stop modes</span>
  <span class="ident">GPIOHSMEN</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IO port I clocks enable during Sleep and</span>
  <span class="doccomment">/// Stop modes</span>
  <span class="ident">GPIOISMEN</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// SRAM2 interface clocks enable during</span>
  <span class="doccomment">/// Sleep and Stop modes</span>
  <span class="ident">SRAM2SMEN</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// SRAM2 interface clocks enable during</span>
  <span class="doccomment">/// Sleep and Stop modes</span>
  <span class="ident">SRAM3SMEN</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// OTG full speed clocks enable during</span>
  <span class="doccomment">/// Sleep and Stop modes</span>
  <span class="ident">OTGFSSMEN</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// ADC clocks enable during Sleep and Stop</span>
  <span class="doccomment">/// modes</span>
  <span class="ident">ADCSMEN</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DCMI clock enable during Sleep and Stop</span>
  <span class="doccomment">/// modes</span>
  <span class="ident">DCMISMEN</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// AES accelerator clocks enable during</span>
  <span class="doccomment">/// Sleep and Stop modes</span>
  <span class="ident">AESSMEN</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// HASH clock enable during Sleep and Stop</span>
  <span class="doccomment">/// modes</span>
  <span class="ident">HASHSMEN</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Random Number Generator clocks enable</span>
  <span class="doccomment">/// during Sleep and Stop modes</span>
  <span class="ident">RNGSMEN</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// OctoSPI IO manager clocks enable during</span>
  <span class="doccomment">/// Sleep and Stop modes</span>
  <span class="ident">OSPIMSMEN</span> { <span class="number">20</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// SDMMC1 clocks enable during Sleep and</span>
  <span class="doccomment">/// Stop modes</span>
  <span class="ident">SDMMC1SMEN</span> { <span class="number">22</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// data register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RNG</span> <span class="ident">DR</span>;
  <span class="number">0x5006_0808</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span>;
  <span class="doccomment">/// Random data</span>
  <span class="ident">RNDATA</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// time stamp time register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RTC</span> <span class="ident">TSTR</span>;
  <span class="number">0x4000_2830</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Second units in BCD format</span>
  <span class="ident">SU</span> { <span class="number">0</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Second tens in BCD format</span>
  <span class="ident">ST</span> { <span class="number">4</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Minute units in BCD format</span>
  <span class="ident">MNU</span> { <span class="number">8</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Minute tens in BCD format</span>
  <span class="ident">MNT</span> { <span class="number">12</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Hour units in BCD format</span>
  <span class="ident">HU</span> { <span class="number">16</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// Hour tens in BCD format</span>
  <span class="ident">HT</span> { <span class="number">20</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
  <span class="doccomment">/// AM/PM notation</span>
  <span class="ident">PM</span> { <span class="number">22</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// backup register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RTC</span> <span class="ident">BKP4R</span>;
  <span class="number">0x4000_2860</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// BKP</span>
  <span class="ident">BKP</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// backup register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RTC</span> <span class="ident">BKP16R</span>;
  <span class="number">0x4000_2890</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// BKP</span>
  <span class="ident">BKP</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// backup register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">RTC</span> <span class="ident">BKP28R</span>;
  <span class="number">0x4000_28C0</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// BKP</span>
  <span class="ident">BKP</span> { <span class="number">0</span> <span class="number">32</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// AConfiguration register 1</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">SAI1</span> <span class="ident">ACR1</span>;
  <span class="number">0x4001_5404</span> <span class="number">32</span> <span class="number">0x0000_0040</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Master clock divider</span>
  <span class="ident">MCJDIV</span> { <span class="number">20</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// No divider</span>
  <span class="ident">NODIV</span> { <span class="number">19</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DMA enable</span>
  <span class="ident">DMAEN</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Audio block A enable</span>
  <span class="ident">SAIAEN</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Output drive</span>
  <span class="ident">OutDri</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Mono mode</span>
  <span class="ident">MONO</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Synchronization enable</span>
  <span class="ident">SYNCEN</span> { <span class="number">10</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Clock strobing edge</span>
  <span class="ident">CKSTR</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Least significant bit</span>
  <span class="doccomment">/// first</span>
  <span class="ident">LSBFIRST</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Data size</span>
  <span class="ident">DS</span> { <span class="number">5</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Protocol configuration</span>
  <span class="ident">PRTCFG</span> { <span class="number">2</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Audio block mode</span>
  <span class="ident">MODE</span> { <span class="number">0</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// BInterrupt mask register2</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">SAI2</span> <span class="ident">BIM</span>;
  <span class="number">0x4001_5834</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Late frame synchronization detection</span>
  <span class="doccomment">/// interrupt enable</span>
  <span class="ident">LFSDETIE</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Anticipated frame synchronization</span>
  <span class="doccomment">/// detection interrupt enable</span>
  <span class="ident">AFSDETIE</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Codec not ready interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CNRDYIE</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// FIFO request interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">FREQIE</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Wrong clock configuration interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">WCKCFG</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Mute detection interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">MUTEDET</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Overrun/underrun interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">OVRUDRIE</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Auxiliary control register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">SCB_ACTRL</span> <span class="ident">ACTRL</span>;
  <span class="number">0xE000_E008</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// DISMCYCINT</span>
  <span class="ident">DISMCYCINT</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DISDEFWBUF</span>
  <span class="ident">DISDEFWBUF</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DISFOLD</span>
  <span class="ident">DISFOLD</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DISFPCA</span>
  <span class="ident">DISFPCA</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DISOOFP</span>
  <span class="ident">DISOOFP</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// data control register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">SDMMC1</span> <span class="ident">DCTRL</span>;
  <span class="number">0x5006_242C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span>;
  <span class="doccomment">/// SD I/O enable functions</span>
  <span class="ident">SDIOEN</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Read wait mode</span>
  <span class="ident">RWMOD</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Read wait stop</span>
  <span class="ident">RWSTOP</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Read wait start</span>
  <span class="ident">RWSTART</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Data block size</span>
  <span class="ident">DBLOCKSIZE</span> { <span class="number">4</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DMA enable bit</span>
  <span class="ident">DMAEN</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Data transfer mode selection 1: Stream</span>
  <span class="doccomment">/// or SDIO multibyte data transfer</span>
  <span class="ident">DTMODE</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Data transfer direction</span>
  <span class="doccomment">/// selection</span>
  <span class="ident">DTDIR</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DTEN</span>
  <span class="ident">DTEN</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// RX CRC register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">SPI1</span> <span class="ident">RXCRCR</span>;
  <span class="number">0x4001_3014</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Rx CRC register</span>
  <span class="ident">RxCRC</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// data register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">SPI3</span> <span class="ident">DR</span>;
  <span class="number">0x4000_3C0C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Data register</span>
  <span class="ident">DR</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// memory remap register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">SYSCFG</span> <span class="ident">MEMRMP</span>;
  <span class="number">0x4001_0000</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Flash Bank mode selection</span>
  <span class="ident">FB_MODE</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// QUADSPI memory mapping</span>
  <span class="doccomment">/// swap</span>
  <span class="ident">QFS</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Memory mapping selection</span>
  <span class="ident">MEM_MODE</span> { <span class="number">0</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// slave mode control register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM1</span> <span class="ident">SMCR</span>;
  <span class="number">0x4001_2C08</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// External trigger polarity</span>
  <span class="ident">ETP</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// External clock enable</span>
  <span class="ident">ECE</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// External trigger prescaler</span>
  <span class="ident">ETPS</span> { <span class="number">12</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// External trigger filter</span>
  <span class="ident">ETF</span> { <span class="number">8</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Master/Slave mode</span>
  <span class="ident">MSM</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Trigger selection</span>
  <span class="ident">TS</span> { <span class="number">4</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Slave mode selection</span>
  <span class="ident">SMS</span> { <span class="number">0</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// repetition counter register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM1</span> <span class="ident">RCR</span>;
  <span class="number">0x4001_2C30</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Repetition counter value</span>
  <span class="ident">REP</span> { <span class="number">0</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// DMA address for full transfer</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM1</span> <span class="ident">OR2</span>;
  <span class="number">0x4001_2C60</span> <span class="number">32</span> <span class="number">0x0000_0001</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// BRK BKIN input enable</span>
  <span class="ident">BKINE</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// BRK COMP1 enable</span>
  <span class="ident">BKCMP1E</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// BRK COMP2 enable</span>
  <span class="ident">BKCMP2E</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// BRK DFSDM_BREAK0 enable</span>
  <span class="ident">BKDFBK0E</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// BRK BKIN input polarity</span>
  <span class="ident">BKINP</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// BRK COMP1 input polarity</span>
  <span class="ident">BKCMP1P</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// BRK COMP2 input polarity</span>
  <span class="ident">BKCMP2P</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// ETR source selection</span>
  <span class="ident">ETRSEL</span> { <span class="number">14</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// auto-reload register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM15</span> <span class="ident">ARR</span>;
  <span class="number">0x4001_402C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Auto-reload value</span>
  <span class="ident">ARR</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// status register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM16</span> <span class="ident">SR</span>;
  <span class="number">0x4001_4410</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Capture/Compare 1 overcapture</span>
  <span class="doccomment">/// flag</span>
  <span class="ident">CC1OF</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Break interrupt flag</span>
  <span class="ident">BIF</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// COM interrupt flag</span>
  <span class="ident">COMIF</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/compare 1 interrupt</span>
  <span class="doccomment">/// flag</span>
  <span class="ident">CC1IF</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Update interrupt flag</span>
  <span class="ident">UIF</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// DMA address for full transfer</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM16</span> <span class="ident">DMAR</span>;
  <span class="number">0x4001_444C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// DMA register for burst</span>
  <span class="doccomment">/// accesses</span>
  <span class="ident">DMAB</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// prescaler</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM17</span> <span class="ident">PSC</span>;
  <span class="number">0x4001_4828</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Prescaler value</span>
  <span class="ident">PSC</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// DMA/Interrupt enable register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM2</span> <span class="ident">DIER</span>;
  <span class="number">0x4000_000C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Trigger DMA request enable</span>
  <span class="ident">TDE</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 4 DMA request</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC4DE</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 3 DMA request</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC3DE</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 2 DMA request</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC2DE</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 1 DMA request</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC1DE</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Update DMA request enable</span>
  <span class="ident">UDE</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Trigger interrupt enable</span>
  <span class="ident">TIE</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 4 interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC4IE</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 3 interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC3IE</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 2 interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC2IE</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 1 interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC1IE</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Update interrupt enable</span>
  <span class="ident">UIE</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// capture/compare register 2</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM2</span> <span class="ident">CCR2</span>;
  <span class="number">0x4000_0038</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// High Capture/Compare 2 value (TIM2</span>
  <span class="doccomment">/// only)</span>
  <span class="ident">CCR2_H</span> { <span class="number">16</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Low Capture/Compare 2</span>
  <span class="doccomment">/// value</span>
  <span class="ident">CCR2_L</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// DMA/Interrupt enable register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM3</span> <span class="ident">DIER</span>;
  <span class="number">0x4000_040C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Trigger DMA request enable</span>
  <span class="ident">TDE</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 4 DMA request</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC4DE</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 3 DMA request</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC3DE</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 2 DMA request</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC2DE</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 1 DMA request</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC1DE</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Update DMA request enable</span>
  <span class="ident">UDE</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Trigger interrupt enable</span>
  <span class="ident">TIE</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 4 interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC4IE</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 3 interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC3IE</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 2 interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC2IE</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 1 interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CC1IE</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Update interrupt enable</span>
  <span class="ident">UIE</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// capture/compare register 2</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM3</span> <span class="ident">CCR2</span>;
  <span class="number">0x4000_0438</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// High Capture/Compare 2 value (TIM2</span>
  <span class="doccomment">/// only)</span>
  <span class="ident">CCR2_H</span> { <span class="number">16</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Low Capture/Compare 2</span>
  <span class="doccomment">/// value</span>
  <span class="ident">CCR2_L</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// capture/compare mode register 1 (input</span>
  <span class="doccomment">/// mode)</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM4</span> <span class="ident">CCMR1_Input</span>;
  <span class="number">0x4000_0818</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Input capture 2 filter</span>
  <span class="ident">IC2F</span> { <span class="number">12</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Input capture 2 prescaler</span>
  <span class="ident">IC2PSC</span> { <span class="number">10</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/compare 2</span>
  <span class="doccomment">/// selection</span>
  <span class="ident">CC2S</span> { <span class="number">8</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Input capture 1 filter</span>
  <span class="ident">IC1F</span> { <span class="number">4</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Input capture 1 prescaler</span>
  <span class="ident">IC1PSC</span> { <span class="number">2</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 1</span>
  <span class="doccomment">/// selection</span>
  <span class="ident">CC1S</span> { <span class="number">0</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// DMA address for full transfer</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM4</span> <span class="ident">DMAR</span>;
  <span class="number">0x4000_084C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// DMA register for burst</span>
  <span class="doccomment">/// accesses</span>
  <span class="ident">DMAB</span> { <span class="number">0</span> <span class="number">16</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// capture/compare mode register 2 (input</span>
  <span class="doccomment">/// mode)</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM5</span> <span class="ident">CCMR2_Input</span>;
  <span class="number">0x4000_0C1C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Input capture 4 filter</span>
  <span class="ident">IC4F</span> { <span class="number">12</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Input capture 4 prescaler</span>
  <span class="ident">IC4PSC</span> { <span class="number">10</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 4</span>
  <span class="doccomment">/// selection</span>
  <span class="ident">CC4S</span> { <span class="number">8</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Input capture 3 filter</span>
  <span class="ident">IC3F</span> { <span class="number">4</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Input capture 3 prescaler</span>
  <span class="ident">IC3PSC</span> { <span class="number">2</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 3</span>
  <span class="doccomment">/// selection</span>
  <span class="ident">CC3S</span> { <span class="number">0</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// TIM2 option register 2</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM5</span> <span class="ident">OR2</span>;
  <span class="number">0x4000_0C60</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// ETR source selection</span>
  <span class="ident">ETRSEL</span> { <span class="number">14</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// status register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM7</span> <span class="ident">SR</span>;
  <span class="number">0x4000_1410</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Update interrupt flag</span>
  <span class="ident">UIF</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// capture/compare mode register 1 (input</span>
  <span class="doccomment">/// mode)</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM8</span> <span class="ident">CCMR1_Input</span>;
  <span class="number">0x4001_3418</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Input capture 2 filter</span>
  <span class="ident">IC2F</span> { <span class="number">12</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Input capture 2 prescaler</span>
  <span class="ident">IC2PSC</span> { <span class="number">10</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 2</span>
  <span class="doccomment">/// selection</span>
  <span class="ident">CC2S</span> { <span class="number">8</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Input capture 1 filter</span>
  <span class="ident">IC1F</span> { <span class="number">4</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Input capture 1 prescaler</span>
  <span class="ident">IC1PSC</span> { <span class="number">2</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Capture/Compare 1</span>
  <span class="doccomment">/// selection</span>
  <span class="ident">CC1S</span> { <span class="number">0</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// break and dead-time register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TIM8</span> <span class="ident">BDTR</span>;
  <span class="number">0x4001_3444</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Main output enable</span>
  <span class="ident">MOE</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Automatic output enable</span>
  <span class="ident">AOE</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Break polarity</span>
  <span class="ident">BKP</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Break enable</span>
  <span class="ident">BKE</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Off-state selection for Run</span>
  <span class="doccomment">/// mode</span>
  <span class="ident">OSSR</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Off-state selection for Idle</span>
  <span class="doccomment">/// mode</span>
  <span class="ident">OSSI</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Lock configuration</span>
  <span class="ident">LOCK</span> { <span class="number">8</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Dead-time generator setup</span>
  <span class="ident">DTG</span> { <span class="number">0</span> <span class="number">8</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// interrupt status register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TSC</span> <span class="ident">ISR</span>;
  <span class="number">0x4002_400C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Max count error flag</span>
  <span class="ident">MCEF</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// End of acquisition flag</span>
  <span class="ident">EOAF</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// I/O group x counter register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">TSC</span> <span class="ident">IOG7CR</span>;
  <span class="number">0x4002_404C</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">RoReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Counter value</span>
  <span class="ident">CNT</span> { <span class="number">0</span> <span class="number">14</span> <span class="ident">RRRegField</span> <span class="ident">RoRRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Transmit data register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">UART4</span> <span class="ident">TDR</span>;
  <span class="number">0x4000_4C28</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Transmit data value</span>
  <span class="ident">TDR</span> { <span class="number">0</span> <span class="number">9</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Control register 1</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">USART1</span> <span class="ident">CR1</span>;
  <span class="number">0x4001_3800</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Word length</span>
  <span class="ident">M1</span> { <span class="number">28</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// End of Block interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">EOBIE</span> { <span class="number">27</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Receiver timeout interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">RTOIE</span> { <span class="number">26</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Driver Enable assertion</span>
  <span class="doccomment">/// time</span>
  <span class="ident">DEAT4</span> { <span class="number">25</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DEAT3</span>
  <span class="ident">DEAT3</span> { <span class="number">24</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DEAT2</span>
  <span class="ident">DEAT2</span> { <span class="number">23</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DEAT1</span>
  <span class="ident">DEAT1</span> { <span class="number">22</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DEAT0</span>
  <span class="ident">DEAT0</span> { <span class="number">21</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Driver Enable de-assertion</span>
  <span class="doccomment">/// time</span>
  <span class="ident">DEDT4</span> { <span class="number">20</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DEDT3</span>
  <span class="ident">DEDT3</span> { <span class="number">19</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DEDT2</span>
  <span class="ident">DEDT2</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DEDT1</span>
  <span class="ident">DEDT1</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DEDT0</span>
  <span class="ident">DEDT0</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Oversampling mode</span>
  <span class="ident">OVER8</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Character match interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">CMIE</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Mute mode enable</span>
  <span class="ident">MME</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Word length</span>
  <span class="ident">M0</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Receiver wakeup method</span>
  <span class="ident">WAKE</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Parity control enable</span>
  <span class="ident">PCE</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Parity selection</span>
  <span class="ident">PS</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// PE interrupt enable</span>
  <span class="ident">PEIE</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// interrupt enable</span>
  <span class="ident">TXEIE</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Transmission complete interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">TCIE</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// RXNE interrupt enable</span>
  <span class="ident">RXNEIE</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// IDLE interrupt enable</span>
  <span class="ident">IDLEIE</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Transmitter enable</span>
  <span class="ident">TE</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Receiver enable</span>
  <span class="ident">RE</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// USART enable in Stop mode</span>
  <span class="ident">UESM</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// USART enable</span>
  <span class="ident">UE</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Control register 2</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">USART2</span> <span class="ident">CR2</span>;
  <span class="number">0x4000_4404</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Address of the USART node</span>
  <span class="ident">ADD4_7</span> { <span class="number">28</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Address of the USART node</span>
  <span class="ident">ADD0_3</span> { <span class="number">24</span> <span class="number">4</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Receiver timeout enable</span>
  <span class="ident">RTOEN</span> { <span class="number">23</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Auto baud rate mode</span>
  <span class="ident">ABRMOD1</span> { <span class="number">22</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// ABRMOD0</span>
  <span class="ident">ABRMOD0</span> { <span class="number">21</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Auto baud rate enable</span>
  <span class="ident">ABREN</span> { <span class="number">20</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Most significant bit first</span>
  <span class="ident">MSBFIRST</span> { <span class="number">19</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Binary data inversion</span>
  <span class="ident">TAINV</span> { <span class="number">18</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// TX pin active level</span>
  <span class="doccomment">/// inversion</span>
  <span class="ident">TXINV</span> { <span class="number">17</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// RX pin active level</span>
  <span class="doccomment">/// inversion</span>
  <span class="ident">RXINV</span> { <span class="number">16</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Swap TX/RX pins</span>
  <span class="ident">SWAP</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// LIN mode enable</span>
  <span class="ident">LINEN</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// STOP bits</span>
  <span class="ident">STOP</span> { <span class="number">12</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Clock enable</span>
  <span class="ident">CLKEN</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Clock polarity</span>
  <span class="ident">CPOL</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Clock phase</span>
  <span class="ident">CPHA</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Last bit clock pulse</span>
  <span class="ident">LBCL</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// LIN break detection interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">LBDIE</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// LIN break detection length</span>
  <span class="ident">LBDL</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// 7-bit Address Detection/4-bit Address</span>
  <span class="doccomment">/// Detection</span>
  <span class="ident">ADDM7</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Control register 3</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">USART3</span> <span class="ident">CR3</span>;
  <span class="number">0x4000_4808</span> <span class="number">32</span> <span class="number">0x0000_0000</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Wakeup from Stop mode interrupt</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">WUFIE</span> { <span class="number">22</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Wakeup from Stop mode interrupt flag</span>
  <span class="doccomment">/// selection</span>
  <span class="ident">WUS</span> { <span class="number">20</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Smartcard auto-retry count</span>
  <span class="ident">SCARCNT</span> { <span class="number">17</span> <span class="number">3</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Driver enable polarity</span>
  <span class="doccomment">/// selection</span>
  <span class="ident">DEP</span> { <span class="number">15</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Driver enable mode</span>
  <span class="ident">DEM</span> { <span class="number">14</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DMA Disable on Reception</span>
  <span class="doccomment">/// Error</span>
  <span class="ident">DDRE</span> { <span class="number">13</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Overrun Disable</span>
  <span class="ident">OVRDIS</span> { <span class="number">12</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// One sample bit method</span>
  <span class="doccomment">/// enable</span>
  <span class="ident">ONEBIT</span> { <span class="number">11</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// CTS interrupt enable</span>
  <span class="ident">CTSIE</span> { <span class="number">10</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// CTS enable</span>
  <span class="ident">CTSE</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// RTS enable</span>
  <span class="ident">RTSE</span> { <span class="number">8</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DMA enable transmitter</span>
  <span class="ident">DMAT</span> { <span class="number">7</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// DMA enable receiver</span>
  <span class="ident">DMAR</span> { <span class="number">6</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Smartcard mode enable</span>
  <span class="ident">SCEN</span> { <span class="number">5</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Smartcard NACK enable</span>
  <span class="ident">NACK</span> { <span class="number">4</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Half-duplex selection</span>
  <span class="ident">HDSEL</span> { <span class="number">3</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Ir low-power</span>
  <span class="ident">IRLP</span> { <span class="number">2</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Ir mode enable</span>
  <span class="ident">IREN</span> { <span class="number">1</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Error interrupt enable</span>
  <span class="ident">EIE</span> { <span class="number">0</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
<span class="macro">reg</span><span class="macro">!</span> {
  <span class="doccomment">/// Configuration register</span>
  <span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">WWDG</span> <span class="ident">CFR</span>;
  <span class="number">0x4000_2C04</span> <span class="number">32</span> <span class="number">0x0000_007F</span>
  <span class="ident">RReg</span> <span class="ident">WReg</span> <span class="ident">RegBitBand</span>;
  <span class="doccomment">/// Early wakeup interrupt</span>
  <span class="ident">EWI</span> { <span class="number">9</span> <span class="number">1</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// Timer base</span>
  <span class="ident">WDGTB</span> { <span class="number">7</span> <span class="number">2</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
  <span class="doccomment">/// 7-bit window value</span>
  <span class="ident">W</span> { <span class="number">0</span> <span class="number">7</span> <span class="ident">RRRegField</span> <span class="ident">WWRegField</span> }
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><aside id="help" class="hidden"><div><h1 class="hidden">Help</h1><div class="shortcuts"><h2>Keyboard Shortcuts</h2><dl><dt><kbd>?</kbd></dt><dd>Show this help dialog</dd><dt><kbd>S</kbd></dt><dd>Focus the search field</dd><dt><kbd>↑</kbd></dt><dd>Move up in search results</dd><dt><kbd>↓</kbd></dt><dd>Move down in search results</dd><dt><kbd>↹</kbd></dt><dd>Switch tab</dd><dt><kbd>&#9166;</kbd></dt><dd>Go to active search result</dd><dt><kbd>+</kbd></dt><dd>Expand all sections</dd><dt><kbd>-</kbd></dt><dd>Collapse all sections</dd></dl></div><div class="infos"><h2>Search Tricks</h2><p>Prefix searches with a type followed by a colon (e.g., <code>fn:</code>) to restrict the search to a given type.</p><p>Accepted types are: <code>fn</code>, <code>mod</code>, <code>struct</code>, <code>enum</code>, <code>trait</code>, <code>type</code>, <code>macro</code>, and <code>const</code>.</p><p>Search functions by type signature (e.g., <code>vec -> usize</code> or <code>* -> vec</code>)</p><p>Search multiple things at once by splitting your query with comma (e.g., <code>str,u8</code> or <code>String,struct:Vec,test</code>)</p></div></div></aside><script>window.rootPath = "../../../../../../../../../../../../../";window.currentCrate = "drone_stm32_map_pieces_1";</script><script src="../../../../../../../../../../../../../aliases.js"></script><script src="../../../../../../../../../../../../../main.js"></script><script src="../../../../../../../../../../../../../source-script.js"></script><script src="../../../../../../../../../../../../../source-files.js"></script><script defer src="../../../../../../../../../../../../../search-index.js"></script></body></html>