// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module leading_ones_32_s (
        ap_ready,
        din_V_read,
        ap_return_0,
        ap_return_1
);


output   ap_ready;
input  [31:0] din_V_read;
output  [0:0] ap_return_0;
output  [4:0] ap_return_1;

wire   [3:0] idx_V_32_fu_309_p3;
reg   [3:0] ap_phi_mux_idxu_V_14_phi_fu_107_p4;
wire   [0:0] icmp_ln22_fu_147_p2;
wire   [0:0] icmp_ln22_2_fu_163_p2;
wire   [3:0] idx_V_24_fu_458_p1;
wire   [3:0] idx_V_16_fu_628_p3;
reg   [3:0] ap_phi_mux_idxl_V_14_phi_fu_116_p4;
wire   [0:0] icmp_ln22_1_fu_482_p2;
wire   [3:0] idx_V_8_fu_777_p1;
wire   [4:0] idx_V_33_fu_463_p3;
reg   [4:0] ap_phi_mux_ssdm_int_V_write_ass_phi_fu_125_p4;
wire   [4:0] idx_V_fu_782_p1;
wire   [15:0] upper_V_fu_131_p4;
wire   [7:0] upper_V_2_fu_153_p4;
wire   [3:0] upper_V_24_fu_169_p4;
wire   [1:0] upper_V_25_fu_185_p4;
wire   [1:0] upper_V_26_fu_201_p4;
wire   [0:0] upper_V_31_fu_217_p3;
wire   [0:0] upper_V_32_fu_229_p3;
wire   [0:0] upper_V_33_fu_245_p3;
wire   [0:0] upper_V_34_fu_257_p3;
wire   [0:0] icmp_ln22_13_fu_195_p2;
wire   [1:0] idx_V_25_fu_225_p1;
wire   [1:0] idx_V_26_fu_237_p3;
wire   [1:0] idxl_V_13_fu_273_p3;
wire   [0:0] icmp_ln22_14_fu_211_p2;
wire   [1:0] idx_V_27_fu_253_p1;
wire   [1:0] idx_V_28_fu_265_p3;
wire   [1:0] idxu_V_12_fu_285_p3;
wire   [0:0] icmp_ln22_12_fu_179_p2;
wire   [2:0] idx_V_29_fu_281_p1;
wire   [2:0] idx_V_30_fu_293_p3;
wire   [2:0] idx_V_34_fu_301_p3;
wire   [3:0] upper_V_17_fu_318_p4;
wire   [1:0] upper_V_18_fu_334_p4;
wire   [1:0] upper_V_19_fu_350_p4;
wire   [0:0] upper_V_35_fu_366_p3;
wire   [0:0] upper_V_36_fu_378_p3;
wire   [0:0] upper_V_37_fu_394_p3;
wire   [0:0] upper_V_38_fu_406_p3;
wire   [0:0] icmp_ln22_10_fu_344_p2;
wire   [1:0] idx_V_17_fu_374_p1;
wire   [1:0] idx_V_18_fu_386_p3;
wire   [1:0] idxl_V_9_fu_422_p3;
wire   [0:0] icmp_ln22_11_fu_360_p2;
wire   [1:0] idx_V_19_fu_402_p1;
wire   [1:0] idx_V_20_fu_414_p3;
wire   [1:0] idxu_V_9_fu_434_p3;
wire   [0:0] icmp_ln22_9_fu_328_p2;
wire   [2:0] idx_V_21_fu_430_p1;
wire   [2:0] idx_V_22_fu_442_p3;
wire   [2:0] idx_V_35_fu_450_p3;
wire   [7:0] upper_V_1_fu_472_p4;
wire   [3:0] upper_V_10_fu_488_p4;
wire   [1:0] upper_V_11_fu_504_p4;
wire   [1:0] upper_V_12_fu_520_p4;
wire   [0:0] upper_V_39_fu_536_p3;
wire   [0:0] upper_V_40_fu_548_p3;
wire   [0:0] upper_V_41_fu_564_p3;
wire   [0:0] upper_V_42_fu_576_p3;
wire   [0:0] icmp_ln22_7_fu_514_p2;
wire   [1:0] idx_V_9_fu_544_p1;
wire   [1:0] idx_V_10_fu_556_p3;
wire   [1:0] idxl_V_6_fu_592_p3;
wire   [0:0] icmp_ln22_8_fu_530_p2;
wire   [1:0] idx_V_11_fu_572_p1;
wire   [1:0] idx_V_12_fu_584_p3;
wire   [1:0] idxu_V_5_fu_604_p3;
wire   [0:0] icmp_ln22_6_fu_498_p2;
wire   [2:0] idx_V_13_fu_600_p1;
wire   [2:0] idx_V_14_fu_612_p3;
wire   [2:0] idx_V_36_fu_620_p3;
wire   [3:0] upper_V_3_fu_637_p4;
wire   [1:0] upper_V_4_fu_653_p4;
wire   [1:0] upper_V_5_fu_669_p4;
wire   [0:0] upper_V_43_fu_685_p3;
wire   [0:0] upper_V_44_fu_697_p3;
wire   [0:0] upper_V_45_fu_713_p3;
wire   [0:0] upper_V_46_fu_725_p3;
wire   [0:0] icmp_ln22_4_fu_663_p2;
wire   [1:0] idx_V_1_fu_693_p1;
wire   [1:0] idx_V_2_fu_705_p3;
wire   [1:0] idxl_V_2_fu_741_p3;
wire   [0:0] icmp_ln22_5_fu_679_p2;
wire   [1:0] idx_V_3_fu_721_p1;
wire   [1:0] idx_V_4_fu_733_p3;
wire   [1:0] idxu_V_2_fu_753_p3;
wire   [0:0] icmp_ln22_3_fu_647_p2;
wire   [2:0] idx_V_5_fu_749_p1;
wire   [2:0] idx_V_6_fu_761_p3;
wire   [2:0] idx_V_37_fu_769_p3;
wire   [0:0] icmp_ln883_fu_141_p2;

always @ (*) begin
    if ((icmp_ln22_fu_147_p2 == 1'd1)) begin
        if ((icmp_ln22_1_fu_482_p2 == 1'd1)) begin
            ap_phi_mux_idxl_V_14_phi_fu_116_p4 = idx_V_8_fu_777_p1;
        end else if ((icmp_ln22_1_fu_482_p2 == 1'd0)) begin
            ap_phi_mux_idxl_V_14_phi_fu_116_p4 = idx_V_16_fu_628_p3;
        end else begin
            ap_phi_mux_idxl_V_14_phi_fu_116_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_idxl_V_14_phi_fu_116_p4 = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln22_fu_147_p2 == 1'd0)) begin
        if ((icmp_ln22_2_fu_163_p2 == 1'd1)) begin
            ap_phi_mux_idxu_V_14_phi_fu_107_p4 = idx_V_24_fu_458_p1;
        end else if ((icmp_ln22_2_fu_163_p2 == 1'd0)) begin
            ap_phi_mux_idxu_V_14_phi_fu_107_p4 = idx_V_32_fu_309_p3;
        end else begin
            ap_phi_mux_idxu_V_14_phi_fu_107_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_idxu_V_14_phi_fu_107_p4 = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln22_fu_147_p2 == 1'd1)) begin
        ap_phi_mux_ssdm_int_V_write_ass_phi_fu_125_p4 = idx_V_fu_782_p1;
    end else if ((icmp_ln22_fu_147_p2 == 1'd0)) begin
        ap_phi_mux_ssdm_int_V_write_ass_phi_fu_125_p4 = idx_V_33_fu_463_p3;
    end else begin
        ap_phi_mux_ssdm_int_V_write_ass_phi_fu_125_p4 = 'bx;
    end
end

assign ap_ready = 1'b1;

assign ap_return_0 = icmp_ln883_fu_141_p2;

assign ap_return_1 = ap_phi_mux_ssdm_int_V_write_ass_phi_fu_125_p4;

assign icmp_ln22_10_fu_344_p2 = ((upper_V_18_fu_334_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_11_fu_360_p2 = ((upper_V_19_fu_350_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_12_fu_179_p2 = ((upper_V_24_fu_169_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_13_fu_195_p2 = ((upper_V_25_fu_185_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_14_fu_211_p2 = ((upper_V_26_fu_201_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_1_fu_482_p2 = ((upper_V_1_fu_472_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_2_fu_163_p2 = ((upper_V_2_fu_153_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_3_fu_647_p2 = ((upper_V_3_fu_637_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_4_fu_663_p2 = ((upper_V_4_fu_653_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_5_fu_679_p2 = ((upper_V_5_fu_669_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_6_fu_498_p2 = ((upper_V_10_fu_488_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_7_fu_514_p2 = ((upper_V_11_fu_504_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_8_fu_530_p2 = ((upper_V_12_fu_520_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_9_fu_328_p2 = ((upper_V_17_fu_318_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_147_p2 = ((upper_V_fu_131_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_141_p2 = ((din_V_read != 32'd0) ? 1'b1 : 1'b0);

assign idx_V_10_fu_556_p3 = {{1'd1}, {upper_V_40_fu_548_p3}};

assign idx_V_11_fu_572_p1 = upper_V_41_fu_564_p3;

assign idx_V_12_fu_584_p3 = {{1'd1}, {upper_V_42_fu_576_p3}};

assign idx_V_13_fu_600_p1 = idxl_V_6_fu_592_p3;

assign idx_V_14_fu_612_p3 = {{1'd1}, {idxu_V_5_fu_604_p3}};

assign idx_V_16_fu_628_p3 = {{1'd1}, {idx_V_36_fu_620_p3}};

assign idx_V_17_fu_374_p1 = upper_V_35_fu_366_p3;

assign idx_V_18_fu_386_p3 = {{1'd1}, {upper_V_36_fu_378_p3}};

assign idx_V_19_fu_402_p1 = upper_V_37_fu_394_p3;

assign idx_V_1_fu_693_p1 = upper_V_43_fu_685_p3;

assign idx_V_20_fu_414_p3 = {{1'd1}, {upper_V_38_fu_406_p3}};

assign idx_V_21_fu_430_p1 = idxl_V_9_fu_422_p3;

assign idx_V_22_fu_442_p3 = {{1'd1}, {idxu_V_9_fu_434_p3}};

assign idx_V_24_fu_458_p1 = idx_V_35_fu_450_p3;

assign idx_V_25_fu_225_p1 = upper_V_31_fu_217_p3;

assign idx_V_26_fu_237_p3 = {{1'd1}, {upper_V_32_fu_229_p3}};

assign idx_V_27_fu_253_p1 = upper_V_33_fu_245_p3;

assign idx_V_28_fu_265_p3 = {{1'd1}, {upper_V_34_fu_257_p3}};

assign idx_V_29_fu_281_p1 = idxl_V_13_fu_273_p3;

assign idx_V_2_fu_705_p3 = {{1'd1}, {upper_V_44_fu_697_p3}};

assign idx_V_30_fu_293_p3 = {{1'd1}, {idxu_V_12_fu_285_p3}};

assign idx_V_32_fu_309_p3 = {{1'd1}, {idx_V_34_fu_301_p3}};

assign idx_V_33_fu_463_p3 = {{1'd1}, {ap_phi_mux_idxu_V_14_phi_fu_107_p4}};

assign idx_V_34_fu_301_p3 = ((icmp_ln22_12_fu_179_p2[0:0] === 1'b1) ? idx_V_29_fu_281_p1 : idx_V_30_fu_293_p3);

assign idx_V_35_fu_450_p3 = ((icmp_ln22_9_fu_328_p2[0:0] === 1'b1) ? idx_V_21_fu_430_p1 : idx_V_22_fu_442_p3);

assign idx_V_36_fu_620_p3 = ((icmp_ln22_6_fu_498_p2[0:0] === 1'b1) ? idx_V_13_fu_600_p1 : idx_V_14_fu_612_p3);

assign idx_V_37_fu_769_p3 = ((icmp_ln22_3_fu_647_p2[0:0] === 1'b1) ? idx_V_5_fu_749_p1 : idx_V_6_fu_761_p3);

assign idx_V_3_fu_721_p1 = upper_V_45_fu_713_p3;

assign idx_V_4_fu_733_p3 = {{1'd1}, {upper_V_46_fu_725_p3}};

assign idx_V_5_fu_749_p1 = idxl_V_2_fu_741_p3;

assign idx_V_6_fu_761_p3 = {{1'd1}, {idxu_V_2_fu_753_p3}};

assign idx_V_8_fu_777_p1 = idx_V_37_fu_769_p3;

assign idx_V_9_fu_544_p1 = upper_V_39_fu_536_p3;

assign idx_V_fu_782_p1 = ap_phi_mux_idxl_V_14_phi_fu_116_p4;

assign idxl_V_13_fu_273_p3 = ((icmp_ln22_13_fu_195_p2[0:0] === 1'b1) ? idx_V_25_fu_225_p1 : idx_V_26_fu_237_p3);

assign idxl_V_2_fu_741_p3 = ((icmp_ln22_4_fu_663_p2[0:0] === 1'b1) ? idx_V_1_fu_693_p1 : idx_V_2_fu_705_p3);

assign idxl_V_6_fu_592_p3 = ((icmp_ln22_7_fu_514_p2[0:0] === 1'b1) ? idx_V_9_fu_544_p1 : idx_V_10_fu_556_p3);

assign idxl_V_9_fu_422_p3 = ((icmp_ln22_10_fu_344_p2[0:0] === 1'b1) ? idx_V_17_fu_374_p1 : idx_V_18_fu_386_p3);

assign idxu_V_12_fu_285_p3 = ((icmp_ln22_14_fu_211_p2[0:0] === 1'b1) ? idx_V_27_fu_253_p1 : idx_V_28_fu_265_p3);

assign idxu_V_2_fu_753_p3 = ((icmp_ln22_5_fu_679_p2[0:0] === 1'b1) ? idx_V_3_fu_721_p1 : idx_V_4_fu_733_p3);

assign idxu_V_5_fu_604_p3 = ((icmp_ln22_8_fu_530_p2[0:0] === 1'b1) ? idx_V_11_fu_572_p1 : idx_V_12_fu_584_p3);

assign idxu_V_9_fu_434_p3 = ((icmp_ln22_11_fu_360_p2[0:0] === 1'b1) ? idx_V_19_fu_402_p1 : idx_V_20_fu_414_p3);

assign upper_V_10_fu_488_p4 = {{din_V_read[15:12]}};

assign upper_V_11_fu_504_p4 = {{din_V_read[11:10]}};

assign upper_V_12_fu_520_p4 = {{din_V_read[15:14]}};

assign upper_V_17_fu_318_p4 = {{din_V_read[23:20]}};

assign upper_V_18_fu_334_p4 = {{din_V_read[19:18]}};

assign upper_V_19_fu_350_p4 = {{din_V_read[23:22]}};

assign upper_V_1_fu_472_p4 = {{din_V_read[15:8]}};

assign upper_V_24_fu_169_p4 = {{din_V_read[31:28]}};

assign upper_V_25_fu_185_p4 = {{din_V_read[27:26]}};

assign upper_V_26_fu_201_p4 = {{din_V_read[31:30]}};

assign upper_V_2_fu_153_p4 = {{din_V_read[31:24]}};

assign upper_V_31_fu_217_p3 = din_V_read[32'd25];

assign upper_V_32_fu_229_p3 = din_V_read[32'd27];

assign upper_V_33_fu_245_p3 = din_V_read[32'd29];

assign upper_V_34_fu_257_p3 = din_V_read[32'd31];

assign upper_V_35_fu_366_p3 = din_V_read[32'd17];

assign upper_V_36_fu_378_p3 = din_V_read[32'd19];

assign upper_V_37_fu_394_p3 = din_V_read[32'd21];

assign upper_V_38_fu_406_p3 = din_V_read[32'd23];

assign upper_V_39_fu_536_p3 = din_V_read[32'd9];

assign upper_V_3_fu_637_p4 = {{din_V_read[7:4]}};

assign upper_V_40_fu_548_p3 = din_V_read[32'd11];

assign upper_V_41_fu_564_p3 = din_V_read[32'd13];

assign upper_V_42_fu_576_p3 = din_V_read[32'd15];

assign upper_V_43_fu_685_p3 = din_V_read[32'd1];

assign upper_V_44_fu_697_p3 = din_V_read[32'd3];

assign upper_V_45_fu_713_p3 = din_V_read[32'd5];

assign upper_V_46_fu_725_p3 = din_V_read[32'd7];

assign upper_V_4_fu_653_p4 = {{din_V_read[3:2]}};

assign upper_V_5_fu_669_p4 = {{din_V_read[7:6]}};

assign upper_V_fu_131_p4 = {{din_V_read[31:16]}};

endmodule //leading_ones_32_s
