Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jun 15 22:44:36 2024
| Host         : LAPTOP-IJHTN70K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     344         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (380)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1612)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (380)
--------------------------
 There are 125 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: m0/update_xy0/m1/clkdiv_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m0/update_xy0/m1/clkdiv_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[8]/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: vga_display0/c0/clkdiv_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga_display0/c0/clkdiv_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1612)
---------------------------------------------------
 There are 1612 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1630          inf        0.000                      0                 1630           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1630 Endpoints
Min Delay          1630 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[54]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.742ns  (logic 4.673ns (21.493%)  route 17.069ns (78.507%))
  Logic Levels:           39  (CARRY4=15 FDCE=1 LUT2=2 LUT3=4 LUT4=3 LUT5=4 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[25]/C
    SLICE_X17Y60         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  m0/update_xy0/Counter/count_reg[25]/Q
                         net (fo=97, routed)          2.629     2.852    m0/update_xy0/Counter/y_ball[25]
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.043     2.895 r  m0/update_xy0/Counter/XLXI_7_i_87__1/O
                         net (fo=1, routed)           0.000     2.895    m0/update_xy0/Counter/XLXI_7_i_87__1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.141 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          0.895     4.036    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X10Y54         LUT3 (Prop_lut3_I2_O)        0.043     4.079 r  m0/update_xy0/Counter/XLXI_7_i_65__0/O
                         net (fo=1, routed)           0.473     4.551    m0/update_xy0/Counter/XLXI_7_i_65__0_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.043     4.594 r  m0/update_xy0/Counter/XLXI_7_i_35/O
                         net (fo=2, routed)           0.554     5.148    m0/update_xy0/Counter/XLXI_7_i_35_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.043     5.191 r  m0/update_xy0/Counter/XLXI_7_i_39__0/O
                         net (fo=1, routed)           0.000     5.191    m0/update_xy0/Counter/XLXI_7_i_39__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.386 r  m0/update_xy0/Counter/XLXI_7_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.386    m0/update_xy0/Counter/XLXI_7_i_10__0_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.552 r  m0/update_xy0/Counter/XLXI_7_i_8__0/O[1]
                         net (fo=12, routed)          0.568     6.121    m0/update_xy0/Counter/XLXI_7_i_8__0_n_6
    SLICE_X16Y56         LUT2 (Prop_lut2_I1_O)        0.123     6.244 r  m0/update_xy0/Counter/XLXI_7_i_86/O
                         net (fo=1, routed)           0.000     6.244    m0/update_xy0/Counter/XLXI_7_i_86_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.490 r  m0/update_xy0/Counter/XLXI_7_i_38__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    m0/update_xy0/Counter/XLXI_7_i_38__0_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.598 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[0]
                         net (fo=3, routed)           0.450     7.048    m0/update_xy0/Counter/XLXI_7_i_11__0_n_7
    SLICE_X18Y57         LUT4 (Prop_lut4_I1_O)        0.123     7.171 r  m0/update_xy0/Counter/XLXI_7_i_36__1/O
                         net (fo=1, routed)           0.000     7.171    m0/update_xy0/Counter/XLXI_7_i_36__1_n_0
    SLICE_X18Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.427 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X18Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.560 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.758     9.318    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X5Y55          LUT5 (Prop_lut5_I3_O)        0.128     9.446 r  m0/update_xy0/Counter/XLXI_7_i_25/O
                         net (fo=32, routed)          1.387    10.832    m0/update_xy0/Counter/y_index__0[6]
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.043    10.875 r  m0/update_xy0/Counter/XLXI_7_i_151__0/O
                         net (fo=1, routed)           0.000    10.875    m0/update_xy0/Counter/XLXI_7_i_151__0_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.134 r  m0/update_xy0/Counter/XLXI_7_i_69__1/CO[3]
                         net (fo=1, routed)           0.000    11.134    m0/update_xy0/Counter/XLXI_7_i_69__1_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.245 r  m0/update_xy0/Counter/XLXI_7_i_32__0/O[2]
                         net (fo=2, routed)           0.434    11.680    m0/update_xy0/Counter/XLXI_7_i_32__0_n_5
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.131    11.811 r  m0/update_xy0/Counter/XLXI_7_i_34__0/O
                         net (fo=2, routed)           0.562    12.373    m0/update_xy0/Counter/XLXI_7_i_34__0_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.136    12.509 r  m0/update_xy0/Counter/XLXI_7_i_8/O
                         net (fo=2, routed)           0.677    13.186    m0/update_xy0/Counter/XLXI_7_i_8_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.043    13.229 r  m0/update_xy0/Counter/XLXI_7_i_12__1/O
                         net (fo=1, routed)           0.000    13.229    m0/update_xy0/Counter/XLXI_7_i_12__1_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.412 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.412    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    13.563 r  m0/update_xy0/Counter/XLXI_7_i_15__1/O[3]
                         net (fo=5, routed)           0.502    14.064    m0/update_xy0/Counter/XLXI_7_i_15__1_n_4
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.120    14.184 r  m0/update_xy0/Counter/XLXI_7_i_186__0/O
                         net (fo=1, routed)           0.000    14.184    m0/update_xy0/Counter/XLXI_7_i_186__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.364 r  m0/update_xy0/Counter/XLXI_7_i_107__0/CO[3]
                         net (fo=1, routed)           0.000    14.364    m0/update_xy0/Counter/XLXI_7_i_107__0_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.515 r  m0/update_xy0/Counter/XLXI_7_i_55__1/O[3]
                         net (fo=3, routed)           0.762    15.277    m0/update_xy0/Counter/XLXI_7_i_55__1_n_4
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.120    15.397 r  m0/update_xy0/Counter/XLXI_7_i_50/O
                         net (fo=1, routed)           0.286    15.683    m0/update_xy0/Counter/XLXI_7_i_50_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.952 r  m0/update_xy0/Counter/XLXI_7_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    15.952    m0/update_xy0/Counter/XLXI_7_i_17__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.091 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.597    16.688    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.131    16.819 r  m0/update_xy0/Counter/XLXI_8_i_31__0/O
                         net (fo=3, routed)           0.443    17.262    m0/update_xy0/Counter/XLXI_8_i_31__0_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I2_O)        0.043    17.305 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.433    17.738    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.043    17.781 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.398    18.178    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.043    18.221 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.456    18.677    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.043    18.720 r  m0/update_xy0/Counter/XLXI_8_i_7__0/O
                         net (fo=3, routed)           0.452    19.172    m0/update_xy0/Counter/XLXI_8_i_7__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I1_O)        0.043    19.215 r  m0/update_xy0/Counter/XLXI_8_i_5/O
                         net (fo=3, routed)           0.450    19.665    m0/update_xy0/Counter/XLXI_8_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.043    19.708 f  m0/update_xy0/Counter/XLXI_9_i_1__0/O
                         net (fo=18, routed)          0.770    20.478    out1/SM1/HTS6/MSEG/XLXN_79
    SLICE_X2Y59          LUT3 (Prop_lut3_I2_O)        0.043    20.521 r  out1/SM1/HTS6/MSEG/XLXI_49/O
                         net (fo=2, routed)           0.604    21.125    out1/SM1/HTS6/MSEG/XLXN_121
    SLICE_X1Y58          LUT4 (Prop_lut4_I1_O)        0.043    21.168 r  out1/SM1/HTS6/MSEG/XLXI_28/O
                         net (fo=1, routed)           0.531    21.699    out1/M2/P_Data[54]
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.043    21.742 r  out1/M2/buffer[54]_i_1/O
                         net (fo=1, routed)           0.000    21.742    out1/M2/buffer[54]
    SLICE_X0Y59          FDRE                                         r  out1/M2/buffer_reg[54]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[53]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.598ns  (logic 4.673ns (21.636%)  route 16.925ns (78.364%))
  Logic Levels:           39  (CARRY4=15 FDCE=1 LUT2=2 LUT3=5 LUT4=2 LUT5=4 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[25]/C
    SLICE_X17Y60         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  m0/update_xy0/Counter/count_reg[25]/Q
                         net (fo=97, routed)          2.629     2.852    m0/update_xy0/Counter/y_ball[25]
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.043     2.895 r  m0/update_xy0/Counter/XLXI_7_i_87__1/O
                         net (fo=1, routed)           0.000     2.895    m0/update_xy0/Counter/XLXI_7_i_87__1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.141 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          0.895     4.036    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X10Y54         LUT3 (Prop_lut3_I2_O)        0.043     4.079 r  m0/update_xy0/Counter/XLXI_7_i_65__0/O
                         net (fo=1, routed)           0.473     4.551    m0/update_xy0/Counter/XLXI_7_i_65__0_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.043     4.594 r  m0/update_xy0/Counter/XLXI_7_i_35/O
                         net (fo=2, routed)           0.554     5.148    m0/update_xy0/Counter/XLXI_7_i_35_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.043     5.191 r  m0/update_xy0/Counter/XLXI_7_i_39__0/O
                         net (fo=1, routed)           0.000     5.191    m0/update_xy0/Counter/XLXI_7_i_39__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.386 r  m0/update_xy0/Counter/XLXI_7_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.386    m0/update_xy0/Counter/XLXI_7_i_10__0_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.552 r  m0/update_xy0/Counter/XLXI_7_i_8__0/O[1]
                         net (fo=12, routed)          0.568     6.121    m0/update_xy0/Counter/XLXI_7_i_8__0_n_6
    SLICE_X16Y56         LUT2 (Prop_lut2_I1_O)        0.123     6.244 r  m0/update_xy0/Counter/XLXI_7_i_86/O
                         net (fo=1, routed)           0.000     6.244    m0/update_xy0/Counter/XLXI_7_i_86_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.490 r  m0/update_xy0/Counter/XLXI_7_i_38__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    m0/update_xy0/Counter/XLXI_7_i_38__0_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.598 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[0]
                         net (fo=3, routed)           0.450     7.048    m0/update_xy0/Counter/XLXI_7_i_11__0_n_7
    SLICE_X18Y57         LUT4 (Prop_lut4_I1_O)        0.123     7.171 r  m0/update_xy0/Counter/XLXI_7_i_36__1/O
                         net (fo=1, routed)           0.000     7.171    m0/update_xy0/Counter/XLXI_7_i_36__1_n_0
    SLICE_X18Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.427 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X18Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.560 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.758     9.318    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X5Y55          LUT5 (Prop_lut5_I3_O)        0.128     9.446 r  m0/update_xy0/Counter/XLXI_7_i_25/O
                         net (fo=32, routed)          1.387    10.832    m0/update_xy0/Counter/y_index__0[6]
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.043    10.875 r  m0/update_xy0/Counter/XLXI_7_i_151__0/O
                         net (fo=1, routed)           0.000    10.875    m0/update_xy0/Counter/XLXI_7_i_151__0_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.134 r  m0/update_xy0/Counter/XLXI_7_i_69__1/CO[3]
                         net (fo=1, routed)           0.000    11.134    m0/update_xy0/Counter/XLXI_7_i_69__1_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.245 r  m0/update_xy0/Counter/XLXI_7_i_32__0/O[2]
                         net (fo=2, routed)           0.434    11.680    m0/update_xy0/Counter/XLXI_7_i_32__0_n_5
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.131    11.811 r  m0/update_xy0/Counter/XLXI_7_i_34__0/O
                         net (fo=2, routed)           0.562    12.373    m0/update_xy0/Counter/XLXI_7_i_34__0_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.136    12.509 r  m0/update_xy0/Counter/XLXI_7_i_8/O
                         net (fo=2, routed)           0.677    13.186    m0/update_xy0/Counter/XLXI_7_i_8_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.043    13.229 r  m0/update_xy0/Counter/XLXI_7_i_12__1/O
                         net (fo=1, routed)           0.000    13.229    m0/update_xy0/Counter/XLXI_7_i_12__1_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.412 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.412    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    13.563 r  m0/update_xy0/Counter/XLXI_7_i_15__1/O[3]
                         net (fo=5, routed)           0.502    14.064    m0/update_xy0/Counter/XLXI_7_i_15__1_n_4
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.120    14.184 r  m0/update_xy0/Counter/XLXI_7_i_186__0/O
                         net (fo=1, routed)           0.000    14.184    m0/update_xy0/Counter/XLXI_7_i_186__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.364 r  m0/update_xy0/Counter/XLXI_7_i_107__0/CO[3]
                         net (fo=1, routed)           0.000    14.364    m0/update_xy0/Counter/XLXI_7_i_107__0_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.515 r  m0/update_xy0/Counter/XLXI_7_i_55__1/O[3]
                         net (fo=3, routed)           0.762    15.277    m0/update_xy0/Counter/XLXI_7_i_55__1_n_4
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.120    15.397 r  m0/update_xy0/Counter/XLXI_7_i_50/O
                         net (fo=1, routed)           0.286    15.683    m0/update_xy0/Counter/XLXI_7_i_50_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.952 r  m0/update_xy0/Counter/XLXI_7_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    15.952    m0/update_xy0/Counter/XLXI_7_i_17__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.091 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.597    16.688    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.131    16.819 r  m0/update_xy0/Counter/XLXI_8_i_31__0/O
                         net (fo=3, routed)           0.443    17.262    m0/update_xy0/Counter/XLXI_8_i_31__0_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I2_O)        0.043    17.305 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.433    17.738    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.043    17.781 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.398    18.178    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.043    18.221 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.456    18.677    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.043    18.720 r  m0/update_xy0/Counter/XLXI_8_i_7__0/O
                         net (fo=3, routed)           0.452    19.172    m0/update_xy0/Counter/XLXI_8_i_7__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I1_O)        0.043    19.215 r  m0/update_xy0/Counter/XLXI_8_i_5/O
                         net (fo=3, routed)           0.450    19.665    m0/update_xy0/Counter/XLXI_8_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.043    19.708 f  m0/update_xy0/Counter/XLXI_9_i_1__0/O
                         net (fo=18, routed)          0.770    20.478    out1/SM1/HTS6/MSEG/XLXN_79
    SLICE_X2Y59          LUT3 (Prop_lut3_I2_O)        0.043    20.521 r  out1/SM1/HTS6/MSEG/XLXI_49/O
                         net (fo=2, routed)           0.526    21.047    out1/SM1/HTS6/MSEG/XLXN_121
    SLICE_X1Y59          LUT3 (Prop_lut3_I2_O)        0.043    21.090 r  out1/SM1/HTS6/MSEG/XLXI_30/O
                         net (fo=1, routed)           0.465    21.555    out1/M2/P_Data[53]
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.043    21.598 r  out1/M2/buffer[53]_i_1/O
                         net (fo=1, routed)           0.000    21.598    out1/M2/buffer[53]
    SLICE_X0Y59          FDRE                                         r  out1/M2/buffer_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[55]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.361ns  (logic 4.673ns (21.877%)  route 16.688ns (78.123%))
  Logic Levels:           39  (CARRY4=15 FDCE=1 LUT2=2 LUT3=3 LUT4=4 LUT5=4 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[25]/C
    SLICE_X17Y60         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  m0/update_xy0/Counter/count_reg[25]/Q
                         net (fo=97, routed)          2.629     2.852    m0/update_xy0/Counter/y_ball[25]
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.043     2.895 r  m0/update_xy0/Counter/XLXI_7_i_87__1/O
                         net (fo=1, routed)           0.000     2.895    m0/update_xy0/Counter/XLXI_7_i_87__1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.141 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          0.895     4.036    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X10Y54         LUT3 (Prop_lut3_I2_O)        0.043     4.079 r  m0/update_xy0/Counter/XLXI_7_i_65__0/O
                         net (fo=1, routed)           0.473     4.551    m0/update_xy0/Counter/XLXI_7_i_65__0_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.043     4.594 r  m0/update_xy0/Counter/XLXI_7_i_35/O
                         net (fo=2, routed)           0.554     5.148    m0/update_xy0/Counter/XLXI_7_i_35_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.043     5.191 r  m0/update_xy0/Counter/XLXI_7_i_39__0/O
                         net (fo=1, routed)           0.000     5.191    m0/update_xy0/Counter/XLXI_7_i_39__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.386 r  m0/update_xy0/Counter/XLXI_7_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.386    m0/update_xy0/Counter/XLXI_7_i_10__0_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.552 r  m0/update_xy0/Counter/XLXI_7_i_8__0/O[1]
                         net (fo=12, routed)          0.568     6.121    m0/update_xy0/Counter/XLXI_7_i_8__0_n_6
    SLICE_X16Y56         LUT2 (Prop_lut2_I1_O)        0.123     6.244 r  m0/update_xy0/Counter/XLXI_7_i_86/O
                         net (fo=1, routed)           0.000     6.244    m0/update_xy0/Counter/XLXI_7_i_86_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.490 r  m0/update_xy0/Counter/XLXI_7_i_38__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    m0/update_xy0/Counter/XLXI_7_i_38__0_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.598 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[0]
                         net (fo=3, routed)           0.450     7.048    m0/update_xy0/Counter/XLXI_7_i_11__0_n_7
    SLICE_X18Y57         LUT4 (Prop_lut4_I1_O)        0.123     7.171 r  m0/update_xy0/Counter/XLXI_7_i_36__1/O
                         net (fo=1, routed)           0.000     7.171    m0/update_xy0/Counter/XLXI_7_i_36__1_n_0
    SLICE_X18Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.427 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X18Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.560 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.758     9.318    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X5Y55          LUT5 (Prop_lut5_I3_O)        0.128     9.446 r  m0/update_xy0/Counter/XLXI_7_i_25/O
                         net (fo=32, routed)          1.387    10.832    m0/update_xy0/Counter/y_index__0[6]
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.043    10.875 r  m0/update_xy0/Counter/XLXI_7_i_151__0/O
                         net (fo=1, routed)           0.000    10.875    m0/update_xy0/Counter/XLXI_7_i_151__0_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.134 r  m0/update_xy0/Counter/XLXI_7_i_69__1/CO[3]
                         net (fo=1, routed)           0.000    11.134    m0/update_xy0/Counter/XLXI_7_i_69__1_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.245 r  m0/update_xy0/Counter/XLXI_7_i_32__0/O[2]
                         net (fo=2, routed)           0.434    11.680    m0/update_xy0/Counter/XLXI_7_i_32__0_n_5
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.131    11.811 r  m0/update_xy0/Counter/XLXI_7_i_34__0/O
                         net (fo=2, routed)           0.562    12.373    m0/update_xy0/Counter/XLXI_7_i_34__0_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.136    12.509 r  m0/update_xy0/Counter/XLXI_7_i_8/O
                         net (fo=2, routed)           0.677    13.186    m0/update_xy0/Counter/XLXI_7_i_8_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.043    13.229 r  m0/update_xy0/Counter/XLXI_7_i_12__1/O
                         net (fo=1, routed)           0.000    13.229    m0/update_xy0/Counter/XLXI_7_i_12__1_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.412 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.412    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    13.563 r  m0/update_xy0/Counter/XLXI_7_i_15__1/O[3]
                         net (fo=5, routed)           0.502    14.064    m0/update_xy0/Counter/XLXI_7_i_15__1_n_4
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.120    14.184 r  m0/update_xy0/Counter/XLXI_7_i_186__0/O
                         net (fo=1, routed)           0.000    14.184    m0/update_xy0/Counter/XLXI_7_i_186__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.364 r  m0/update_xy0/Counter/XLXI_7_i_107__0/CO[3]
                         net (fo=1, routed)           0.000    14.364    m0/update_xy0/Counter/XLXI_7_i_107__0_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.515 r  m0/update_xy0/Counter/XLXI_7_i_55__1/O[3]
                         net (fo=3, routed)           0.762    15.277    m0/update_xy0/Counter/XLXI_7_i_55__1_n_4
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.120    15.397 r  m0/update_xy0/Counter/XLXI_7_i_50/O
                         net (fo=1, routed)           0.286    15.683    m0/update_xy0/Counter/XLXI_7_i_50_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.952 r  m0/update_xy0/Counter/XLXI_7_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    15.952    m0/update_xy0/Counter/XLXI_7_i_17__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.091 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.597    16.688    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.131    16.819 r  m0/update_xy0/Counter/XLXI_8_i_31__0/O
                         net (fo=3, routed)           0.443    17.262    m0/update_xy0/Counter/XLXI_8_i_31__0_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I2_O)        0.043    17.305 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.433    17.738    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.043    17.781 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.398    18.178    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.043    18.221 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.456    18.677    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.043    18.720 r  m0/update_xy0/Counter/XLXI_8_i_7__0/O
                         net (fo=3, routed)           0.452    19.172    m0/update_xy0/Counter/XLXI_8_i_7__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I1_O)        0.043    19.215 r  m0/update_xy0/Counter/XLXI_8_i_5/O
                         net (fo=3, routed)           0.450    19.665    m0/update_xy0/Counter/XLXI_8_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.043    19.708 r  m0/update_xy0/Counter/XLXI_9_i_1__0/O
                         net (fo=18, routed)          0.749    20.457    out1/SM1/HTS6/MSEG/XLXN_79
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.043    20.500 r  out1/SM1/HTS6/MSEG/XLXI_8/O
                         net (fo=2, routed)           0.365    20.866    out1/SM1/HTS6/MSEG/XLXN_132
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.043    20.909 r  out1/SM1/HTS6/MSEG/XLXI_26/O
                         net (fo=1, routed)           0.409    21.318    out1/M2/P_Data[55]
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.043    21.361 r  out1/M2/buffer[55]_i_1/O
                         net (fo=1, routed)           0.000    21.361    out1/M2/buffer[55]
    SLICE_X0Y59          FDRE                                         r  out1/M2/buffer_reg[55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[51]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.252ns  (logic 4.673ns (21.989%)  route 16.579ns (78.011%))
  Logic Levels:           39  (CARRY4=15 FDCE=1 LUT2=2 LUT3=5 LUT4=2 LUT5=4 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[25]/C
    SLICE_X17Y60         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  m0/update_xy0/Counter/count_reg[25]/Q
                         net (fo=97, routed)          2.629     2.852    m0/update_xy0/Counter/y_ball[25]
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.043     2.895 r  m0/update_xy0/Counter/XLXI_7_i_87__1/O
                         net (fo=1, routed)           0.000     2.895    m0/update_xy0/Counter/XLXI_7_i_87__1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.141 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          0.895     4.036    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X10Y54         LUT3 (Prop_lut3_I2_O)        0.043     4.079 r  m0/update_xy0/Counter/XLXI_7_i_65__0/O
                         net (fo=1, routed)           0.473     4.551    m0/update_xy0/Counter/XLXI_7_i_65__0_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.043     4.594 r  m0/update_xy0/Counter/XLXI_7_i_35/O
                         net (fo=2, routed)           0.554     5.148    m0/update_xy0/Counter/XLXI_7_i_35_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.043     5.191 r  m0/update_xy0/Counter/XLXI_7_i_39__0/O
                         net (fo=1, routed)           0.000     5.191    m0/update_xy0/Counter/XLXI_7_i_39__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.386 r  m0/update_xy0/Counter/XLXI_7_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.386    m0/update_xy0/Counter/XLXI_7_i_10__0_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.552 r  m0/update_xy0/Counter/XLXI_7_i_8__0/O[1]
                         net (fo=12, routed)          0.568     6.121    m0/update_xy0/Counter/XLXI_7_i_8__0_n_6
    SLICE_X16Y56         LUT2 (Prop_lut2_I1_O)        0.123     6.244 r  m0/update_xy0/Counter/XLXI_7_i_86/O
                         net (fo=1, routed)           0.000     6.244    m0/update_xy0/Counter/XLXI_7_i_86_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.490 r  m0/update_xy0/Counter/XLXI_7_i_38__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    m0/update_xy0/Counter/XLXI_7_i_38__0_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.598 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[0]
                         net (fo=3, routed)           0.450     7.048    m0/update_xy0/Counter/XLXI_7_i_11__0_n_7
    SLICE_X18Y57         LUT4 (Prop_lut4_I1_O)        0.123     7.171 r  m0/update_xy0/Counter/XLXI_7_i_36__1/O
                         net (fo=1, routed)           0.000     7.171    m0/update_xy0/Counter/XLXI_7_i_36__1_n_0
    SLICE_X18Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.427 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X18Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.560 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.758     9.318    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X5Y55          LUT5 (Prop_lut5_I3_O)        0.128     9.446 r  m0/update_xy0/Counter/XLXI_7_i_25/O
                         net (fo=32, routed)          1.387    10.832    m0/update_xy0/Counter/y_index__0[6]
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.043    10.875 r  m0/update_xy0/Counter/XLXI_7_i_151__0/O
                         net (fo=1, routed)           0.000    10.875    m0/update_xy0/Counter/XLXI_7_i_151__0_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.134 r  m0/update_xy0/Counter/XLXI_7_i_69__1/CO[3]
                         net (fo=1, routed)           0.000    11.134    m0/update_xy0/Counter/XLXI_7_i_69__1_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.245 r  m0/update_xy0/Counter/XLXI_7_i_32__0/O[2]
                         net (fo=2, routed)           0.434    11.680    m0/update_xy0/Counter/XLXI_7_i_32__0_n_5
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.131    11.811 r  m0/update_xy0/Counter/XLXI_7_i_34__0/O
                         net (fo=2, routed)           0.562    12.373    m0/update_xy0/Counter/XLXI_7_i_34__0_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.136    12.509 r  m0/update_xy0/Counter/XLXI_7_i_8/O
                         net (fo=2, routed)           0.677    13.186    m0/update_xy0/Counter/XLXI_7_i_8_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.043    13.229 r  m0/update_xy0/Counter/XLXI_7_i_12__1/O
                         net (fo=1, routed)           0.000    13.229    m0/update_xy0/Counter/XLXI_7_i_12__1_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.412 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.412    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    13.563 r  m0/update_xy0/Counter/XLXI_7_i_15__1/O[3]
                         net (fo=5, routed)           0.502    14.064    m0/update_xy0/Counter/XLXI_7_i_15__1_n_4
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.120    14.184 r  m0/update_xy0/Counter/XLXI_7_i_186__0/O
                         net (fo=1, routed)           0.000    14.184    m0/update_xy0/Counter/XLXI_7_i_186__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.364 r  m0/update_xy0/Counter/XLXI_7_i_107__0/CO[3]
                         net (fo=1, routed)           0.000    14.364    m0/update_xy0/Counter/XLXI_7_i_107__0_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.515 r  m0/update_xy0/Counter/XLXI_7_i_55__1/O[3]
                         net (fo=3, routed)           0.762    15.277    m0/update_xy0/Counter/XLXI_7_i_55__1_n_4
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.120    15.397 r  m0/update_xy0/Counter/XLXI_7_i_50/O
                         net (fo=1, routed)           0.286    15.683    m0/update_xy0/Counter/XLXI_7_i_50_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.952 r  m0/update_xy0/Counter/XLXI_7_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    15.952    m0/update_xy0/Counter/XLXI_7_i_17__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.091 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.597    16.688    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.131    16.819 r  m0/update_xy0/Counter/XLXI_8_i_31__0/O
                         net (fo=3, routed)           0.443    17.262    m0/update_xy0/Counter/XLXI_8_i_31__0_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I2_O)        0.043    17.305 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.433    17.738    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.043    17.781 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.398    18.178    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.043    18.221 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.438    18.659    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.043    18.702 r  m0/update_xy0/Counter/XLXI_8_i_11__0/O
                         net (fo=3, routed)           0.458    19.160    m0/update_xy0/Counter/XLXI_8_i_11__0_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.043    19.203 r  m0/update_xy0/Counter/XLXI_8_i_2__0/O
                         net (fo=3, routed)           0.370    19.572    m0/update_xy0/Counter/XLXI_8_i_2__0_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.043    19.615 r  m0/update_xy0/Counter/XLXI_10_i_1__0/O
                         net (fo=18, routed)          0.921    20.536    out1/SM1/HTS6/MSEG/XLXN_81
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.043    20.579 r  out1/SM1/HTS6/MSEG/XLXI_55/O
                         net (fo=1, routed)           0.355    20.934    out1/SM1/HTS6/MSEG/XLXN_150
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.043    20.977 r  out1/SM1/HTS6/MSEG/XLXI_32/O
                         net (fo=1, routed)           0.232    21.209    out1/M2/P_Data[51]
    SLICE_X1Y60          LUT4 (Prop_lut4_I3_O)        0.043    21.252 r  out1/M2/buffer[51]_i_1/O
                         net (fo=1, routed)           0.000    21.252    out1/M2/buffer[51]
    SLICE_X1Y60          FDRE                                         r  out1/M2/buffer_reg[51]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[49]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.207ns  (logic 4.673ns (22.035%)  route 16.534ns (77.965%))
  Logic Levels:           39  (CARRY4=15 FDCE=1 LUT2=2 LUT3=4 LUT4=3 LUT5=4 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[25]/C
    SLICE_X17Y60         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  m0/update_xy0/Counter/count_reg[25]/Q
                         net (fo=97, routed)          2.629     2.852    m0/update_xy0/Counter/y_ball[25]
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.043     2.895 r  m0/update_xy0/Counter/XLXI_7_i_87__1/O
                         net (fo=1, routed)           0.000     2.895    m0/update_xy0/Counter/XLXI_7_i_87__1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.141 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          0.895     4.036    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X10Y54         LUT3 (Prop_lut3_I2_O)        0.043     4.079 r  m0/update_xy0/Counter/XLXI_7_i_65__0/O
                         net (fo=1, routed)           0.473     4.551    m0/update_xy0/Counter/XLXI_7_i_65__0_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.043     4.594 r  m0/update_xy0/Counter/XLXI_7_i_35/O
                         net (fo=2, routed)           0.554     5.148    m0/update_xy0/Counter/XLXI_7_i_35_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.043     5.191 r  m0/update_xy0/Counter/XLXI_7_i_39__0/O
                         net (fo=1, routed)           0.000     5.191    m0/update_xy0/Counter/XLXI_7_i_39__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.386 r  m0/update_xy0/Counter/XLXI_7_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.386    m0/update_xy0/Counter/XLXI_7_i_10__0_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.552 r  m0/update_xy0/Counter/XLXI_7_i_8__0/O[1]
                         net (fo=12, routed)          0.568     6.121    m0/update_xy0/Counter/XLXI_7_i_8__0_n_6
    SLICE_X16Y56         LUT2 (Prop_lut2_I1_O)        0.123     6.244 r  m0/update_xy0/Counter/XLXI_7_i_86/O
                         net (fo=1, routed)           0.000     6.244    m0/update_xy0/Counter/XLXI_7_i_86_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.490 r  m0/update_xy0/Counter/XLXI_7_i_38__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    m0/update_xy0/Counter/XLXI_7_i_38__0_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.598 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[0]
                         net (fo=3, routed)           0.450     7.048    m0/update_xy0/Counter/XLXI_7_i_11__0_n_7
    SLICE_X18Y57         LUT4 (Prop_lut4_I1_O)        0.123     7.171 r  m0/update_xy0/Counter/XLXI_7_i_36__1/O
                         net (fo=1, routed)           0.000     7.171    m0/update_xy0/Counter/XLXI_7_i_36__1_n_0
    SLICE_X18Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.427 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X18Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.560 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.758     9.318    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X5Y55          LUT5 (Prop_lut5_I3_O)        0.128     9.446 r  m0/update_xy0/Counter/XLXI_7_i_25/O
                         net (fo=32, routed)          1.387    10.832    m0/update_xy0/Counter/y_index__0[6]
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.043    10.875 r  m0/update_xy0/Counter/XLXI_7_i_151__0/O
                         net (fo=1, routed)           0.000    10.875    m0/update_xy0/Counter/XLXI_7_i_151__0_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.134 r  m0/update_xy0/Counter/XLXI_7_i_69__1/CO[3]
                         net (fo=1, routed)           0.000    11.134    m0/update_xy0/Counter/XLXI_7_i_69__1_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.245 r  m0/update_xy0/Counter/XLXI_7_i_32__0/O[2]
                         net (fo=2, routed)           0.434    11.680    m0/update_xy0/Counter/XLXI_7_i_32__0_n_5
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.131    11.811 r  m0/update_xy0/Counter/XLXI_7_i_34__0/O
                         net (fo=2, routed)           0.562    12.373    m0/update_xy0/Counter/XLXI_7_i_34__0_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.136    12.509 r  m0/update_xy0/Counter/XLXI_7_i_8/O
                         net (fo=2, routed)           0.677    13.186    m0/update_xy0/Counter/XLXI_7_i_8_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.043    13.229 r  m0/update_xy0/Counter/XLXI_7_i_12__1/O
                         net (fo=1, routed)           0.000    13.229    m0/update_xy0/Counter/XLXI_7_i_12__1_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.412 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.412    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    13.563 r  m0/update_xy0/Counter/XLXI_7_i_15__1/O[3]
                         net (fo=5, routed)           0.502    14.064    m0/update_xy0/Counter/XLXI_7_i_15__1_n_4
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.120    14.184 r  m0/update_xy0/Counter/XLXI_7_i_186__0/O
                         net (fo=1, routed)           0.000    14.184    m0/update_xy0/Counter/XLXI_7_i_186__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.364 r  m0/update_xy0/Counter/XLXI_7_i_107__0/CO[3]
                         net (fo=1, routed)           0.000    14.364    m0/update_xy0/Counter/XLXI_7_i_107__0_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.515 r  m0/update_xy0/Counter/XLXI_7_i_55__1/O[3]
                         net (fo=3, routed)           0.762    15.277    m0/update_xy0/Counter/XLXI_7_i_55__1_n_4
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.120    15.397 r  m0/update_xy0/Counter/XLXI_7_i_50/O
                         net (fo=1, routed)           0.286    15.683    m0/update_xy0/Counter/XLXI_7_i_50_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.952 r  m0/update_xy0/Counter/XLXI_7_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    15.952    m0/update_xy0/Counter/XLXI_7_i_17__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.091 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.597    16.688    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.131    16.819 r  m0/update_xy0/Counter/XLXI_8_i_31__0/O
                         net (fo=3, routed)           0.443    17.262    m0/update_xy0/Counter/XLXI_8_i_31__0_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I2_O)        0.043    17.305 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.433    17.738    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.043    17.781 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.398    18.178    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.043    18.221 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.456    18.677    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.043    18.720 r  m0/update_xy0/Counter/XLXI_8_i_7__0/O
                         net (fo=3, routed)           0.452    19.172    m0/update_xy0/Counter/XLXI_8_i_7__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I1_O)        0.043    19.215 r  m0/update_xy0/Counter/XLXI_8_i_5/O
                         net (fo=3, routed)           0.450    19.665    m0/update_xy0/Counter/XLXI_8_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.043    19.708 r  m0/update_xy0/Counter/XLXI_9_i_1__0/O
                         net (fo=18, routed)          0.659    20.367    out1/SM1/HTS6/MSEG/XLXN_79
    SLICE_X3Y59          LUT4 (Prop_lut4_I3_O)        0.043    20.410 r  out1/SM1/HTS6/MSEG/XLXI_21/O
                         net (fo=1, routed)           0.355    20.765    out1/SM1/HTS6/MSEG/XLXN_153
    SLICE_X3Y59          LUT3 (Prop_lut3_I1_O)        0.043    20.808 r  out1/SM1/HTS6/MSEG/XLXI_31/O
                         net (fo=1, routed)           0.356    21.164    out1/M2/P_Data[49]
    SLICE_X2Y60          LUT4 (Prop_lut4_I3_O)        0.043    21.207 r  out1/M2/buffer[49]_i_1/O
                         net (fo=1, routed)           0.000    21.207    out1/M2/buffer[49]
    SLICE_X2Y60          FDRE                                         r  out1/M2/buffer_reg[49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[52]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.143ns  (logic 4.673ns (22.102%)  route 16.470ns (77.898%))
  Logic Levels:           39  (CARRY4=15 FDCE=1 LUT2=2 LUT3=3 LUT4=4 LUT5=4 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[25]/C
    SLICE_X17Y60         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  m0/update_xy0/Counter/count_reg[25]/Q
                         net (fo=97, routed)          2.629     2.852    m0/update_xy0/Counter/y_ball[25]
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.043     2.895 r  m0/update_xy0/Counter/XLXI_7_i_87__1/O
                         net (fo=1, routed)           0.000     2.895    m0/update_xy0/Counter/XLXI_7_i_87__1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.141 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          0.895     4.036    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X10Y54         LUT3 (Prop_lut3_I2_O)        0.043     4.079 r  m0/update_xy0/Counter/XLXI_7_i_65__0/O
                         net (fo=1, routed)           0.473     4.551    m0/update_xy0/Counter/XLXI_7_i_65__0_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.043     4.594 r  m0/update_xy0/Counter/XLXI_7_i_35/O
                         net (fo=2, routed)           0.554     5.148    m0/update_xy0/Counter/XLXI_7_i_35_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.043     5.191 r  m0/update_xy0/Counter/XLXI_7_i_39__0/O
                         net (fo=1, routed)           0.000     5.191    m0/update_xy0/Counter/XLXI_7_i_39__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.386 r  m0/update_xy0/Counter/XLXI_7_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.386    m0/update_xy0/Counter/XLXI_7_i_10__0_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.552 r  m0/update_xy0/Counter/XLXI_7_i_8__0/O[1]
                         net (fo=12, routed)          0.568     6.121    m0/update_xy0/Counter/XLXI_7_i_8__0_n_6
    SLICE_X16Y56         LUT2 (Prop_lut2_I1_O)        0.123     6.244 r  m0/update_xy0/Counter/XLXI_7_i_86/O
                         net (fo=1, routed)           0.000     6.244    m0/update_xy0/Counter/XLXI_7_i_86_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.490 r  m0/update_xy0/Counter/XLXI_7_i_38__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    m0/update_xy0/Counter/XLXI_7_i_38__0_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.598 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[0]
                         net (fo=3, routed)           0.450     7.048    m0/update_xy0/Counter/XLXI_7_i_11__0_n_7
    SLICE_X18Y57         LUT4 (Prop_lut4_I1_O)        0.123     7.171 r  m0/update_xy0/Counter/XLXI_7_i_36__1/O
                         net (fo=1, routed)           0.000     7.171    m0/update_xy0/Counter/XLXI_7_i_36__1_n_0
    SLICE_X18Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.427 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X18Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.560 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.758     9.318    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X5Y55          LUT5 (Prop_lut5_I3_O)        0.128     9.446 r  m0/update_xy0/Counter/XLXI_7_i_25/O
                         net (fo=32, routed)          1.387    10.832    m0/update_xy0/Counter/y_index__0[6]
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.043    10.875 r  m0/update_xy0/Counter/XLXI_7_i_151__0/O
                         net (fo=1, routed)           0.000    10.875    m0/update_xy0/Counter/XLXI_7_i_151__0_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.134 r  m0/update_xy0/Counter/XLXI_7_i_69__1/CO[3]
                         net (fo=1, routed)           0.000    11.134    m0/update_xy0/Counter/XLXI_7_i_69__1_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.245 r  m0/update_xy0/Counter/XLXI_7_i_32__0/O[2]
                         net (fo=2, routed)           0.434    11.680    m0/update_xy0/Counter/XLXI_7_i_32__0_n_5
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.131    11.811 r  m0/update_xy0/Counter/XLXI_7_i_34__0/O
                         net (fo=2, routed)           0.562    12.373    m0/update_xy0/Counter/XLXI_7_i_34__0_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.136    12.509 r  m0/update_xy0/Counter/XLXI_7_i_8/O
                         net (fo=2, routed)           0.677    13.186    m0/update_xy0/Counter/XLXI_7_i_8_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.043    13.229 r  m0/update_xy0/Counter/XLXI_7_i_12__1/O
                         net (fo=1, routed)           0.000    13.229    m0/update_xy0/Counter/XLXI_7_i_12__1_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.412 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.412    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    13.563 r  m0/update_xy0/Counter/XLXI_7_i_15__1/O[3]
                         net (fo=5, routed)           0.502    14.064    m0/update_xy0/Counter/XLXI_7_i_15__1_n_4
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.120    14.184 r  m0/update_xy0/Counter/XLXI_7_i_186__0/O
                         net (fo=1, routed)           0.000    14.184    m0/update_xy0/Counter/XLXI_7_i_186__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.364 r  m0/update_xy0/Counter/XLXI_7_i_107__0/CO[3]
                         net (fo=1, routed)           0.000    14.364    m0/update_xy0/Counter/XLXI_7_i_107__0_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.515 r  m0/update_xy0/Counter/XLXI_7_i_55__1/O[3]
                         net (fo=3, routed)           0.762    15.277    m0/update_xy0/Counter/XLXI_7_i_55__1_n_4
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.120    15.397 r  m0/update_xy0/Counter/XLXI_7_i_50/O
                         net (fo=1, routed)           0.286    15.683    m0/update_xy0/Counter/XLXI_7_i_50_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.952 r  m0/update_xy0/Counter/XLXI_7_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    15.952    m0/update_xy0/Counter/XLXI_7_i_17__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.091 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.597    16.688    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.131    16.819 r  m0/update_xy0/Counter/XLXI_8_i_31__0/O
                         net (fo=3, routed)           0.443    17.262    m0/update_xy0/Counter/XLXI_8_i_31__0_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I2_O)        0.043    17.305 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.433    17.738    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.043    17.781 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.398    18.178    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.043    18.221 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.456    18.677    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.043    18.720 r  m0/update_xy0/Counter/XLXI_8_i_7__0/O
                         net (fo=3, routed)           0.452    19.172    m0/update_xy0/Counter/XLXI_8_i_7__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I1_O)        0.043    19.215 r  m0/update_xy0/Counter/XLXI_8_i_5/O
                         net (fo=3, routed)           0.450    19.665    m0/update_xy0/Counter/XLXI_8_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.043    19.708 r  m0/update_xy0/Counter/XLXI_9_i_1__0/O
                         net (fo=18, routed)          0.749    20.457    out1/SM1/HTS6/MSEG/XLXN_79
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.043    20.500 r  out1/SM1/HTS6/MSEG/XLXI_8/O
                         net (fo=2, routed)           0.360    20.860    out1/SM1/HTS6/MSEG/XLXN_132
    SLICE_X2Y58          LUT4 (Prop_lut4_I2_O)        0.043    20.903 r  out1/SM1/HTS6/MSEG/XLXI_29/O
                         net (fo=1, routed)           0.197    21.100    out1/M2/P_Data[52]
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.043    21.143 r  out1/M2/buffer[52]_i_1/O
                         net (fo=1, routed)           0.000    21.143    out1/M2/buffer[52]
    SLICE_X0Y59          FDRE                                         r  out1/M2/buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[50]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.942ns  (logic 4.673ns (22.314%)  route 16.269ns (77.686%))
  Logic Levels:           39  (CARRY4=15 FDCE=1 LUT2=2 LUT3=4 LUT4=3 LUT5=4 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[25]/C
    SLICE_X17Y60         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  m0/update_xy0/Counter/count_reg[25]/Q
                         net (fo=97, routed)          2.629     2.852    m0/update_xy0/Counter/y_ball[25]
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.043     2.895 r  m0/update_xy0/Counter/XLXI_7_i_87__1/O
                         net (fo=1, routed)           0.000     2.895    m0/update_xy0/Counter/XLXI_7_i_87__1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.141 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          0.895     4.036    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X10Y54         LUT3 (Prop_lut3_I2_O)        0.043     4.079 r  m0/update_xy0/Counter/XLXI_7_i_65__0/O
                         net (fo=1, routed)           0.473     4.551    m0/update_xy0/Counter/XLXI_7_i_65__0_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.043     4.594 r  m0/update_xy0/Counter/XLXI_7_i_35/O
                         net (fo=2, routed)           0.554     5.148    m0/update_xy0/Counter/XLXI_7_i_35_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.043     5.191 r  m0/update_xy0/Counter/XLXI_7_i_39__0/O
                         net (fo=1, routed)           0.000     5.191    m0/update_xy0/Counter/XLXI_7_i_39__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.386 r  m0/update_xy0/Counter/XLXI_7_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.386    m0/update_xy0/Counter/XLXI_7_i_10__0_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.552 r  m0/update_xy0/Counter/XLXI_7_i_8__0/O[1]
                         net (fo=12, routed)          0.568     6.121    m0/update_xy0/Counter/XLXI_7_i_8__0_n_6
    SLICE_X16Y56         LUT2 (Prop_lut2_I1_O)        0.123     6.244 r  m0/update_xy0/Counter/XLXI_7_i_86/O
                         net (fo=1, routed)           0.000     6.244    m0/update_xy0/Counter/XLXI_7_i_86_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.490 r  m0/update_xy0/Counter/XLXI_7_i_38__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    m0/update_xy0/Counter/XLXI_7_i_38__0_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.598 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[0]
                         net (fo=3, routed)           0.450     7.048    m0/update_xy0/Counter/XLXI_7_i_11__0_n_7
    SLICE_X18Y57         LUT4 (Prop_lut4_I1_O)        0.123     7.171 r  m0/update_xy0/Counter/XLXI_7_i_36__1/O
                         net (fo=1, routed)           0.000     7.171    m0/update_xy0/Counter/XLXI_7_i_36__1_n_0
    SLICE_X18Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.427 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X18Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.560 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.758     9.318    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X5Y55          LUT5 (Prop_lut5_I3_O)        0.128     9.446 r  m0/update_xy0/Counter/XLXI_7_i_25/O
                         net (fo=32, routed)          1.387    10.832    m0/update_xy0/Counter/y_index__0[6]
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.043    10.875 r  m0/update_xy0/Counter/XLXI_7_i_151__0/O
                         net (fo=1, routed)           0.000    10.875    m0/update_xy0/Counter/XLXI_7_i_151__0_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.134 r  m0/update_xy0/Counter/XLXI_7_i_69__1/CO[3]
                         net (fo=1, routed)           0.000    11.134    m0/update_xy0/Counter/XLXI_7_i_69__1_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.245 r  m0/update_xy0/Counter/XLXI_7_i_32__0/O[2]
                         net (fo=2, routed)           0.434    11.680    m0/update_xy0/Counter/XLXI_7_i_32__0_n_5
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.131    11.811 r  m0/update_xy0/Counter/XLXI_7_i_34__0/O
                         net (fo=2, routed)           0.562    12.373    m0/update_xy0/Counter/XLXI_7_i_34__0_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.136    12.509 r  m0/update_xy0/Counter/XLXI_7_i_8/O
                         net (fo=2, routed)           0.677    13.186    m0/update_xy0/Counter/XLXI_7_i_8_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.043    13.229 r  m0/update_xy0/Counter/XLXI_7_i_12__1/O
                         net (fo=1, routed)           0.000    13.229    m0/update_xy0/Counter/XLXI_7_i_12__1_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.412 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.412    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    13.563 r  m0/update_xy0/Counter/XLXI_7_i_15__1/O[3]
                         net (fo=5, routed)           0.502    14.064    m0/update_xy0/Counter/XLXI_7_i_15__1_n_4
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.120    14.184 r  m0/update_xy0/Counter/XLXI_7_i_186__0/O
                         net (fo=1, routed)           0.000    14.184    m0/update_xy0/Counter/XLXI_7_i_186__0_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.364 r  m0/update_xy0/Counter/XLXI_7_i_107__0/CO[3]
                         net (fo=1, routed)           0.000    14.364    m0/update_xy0/Counter/XLXI_7_i_107__0_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    14.515 r  m0/update_xy0/Counter/XLXI_7_i_55__1/O[3]
                         net (fo=3, routed)           0.762    15.277    m0/update_xy0/Counter/XLXI_7_i_55__1_n_4
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.120    15.397 r  m0/update_xy0/Counter/XLXI_7_i_50/O
                         net (fo=1, routed)           0.286    15.683    m0/update_xy0/Counter/XLXI_7_i_50_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.952 r  m0/update_xy0/Counter/XLXI_7_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    15.952    m0/update_xy0/Counter/XLXI_7_i_17__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.091 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.597    16.688    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.131    16.819 r  m0/update_xy0/Counter/XLXI_8_i_31__0/O
                         net (fo=3, routed)           0.443    17.262    m0/update_xy0/Counter/XLXI_8_i_31__0_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I2_O)        0.043    17.305 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.433    17.738    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.043    17.781 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.398    18.178    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.043    18.221 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.456    18.677    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.043    18.720 r  m0/update_xy0/Counter/XLXI_8_i_7__0/O
                         net (fo=3, routed)           0.452    19.172    m0/update_xy0/Counter/XLXI_8_i_7__0_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I1_O)        0.043    19.215 r  m0/update_xy0/Counter/XLXI_8_i_5/O
                         net (fo=3, routed)           0.450    19.665    m0/update_xy0/Counter/XLXI_8_i_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.043    19.708 r  m0/update_xy0/Counter/XLXI_9_i_1__0/O
                         net (fo=18, routed)          0.645    20.353    out1/SM1/HTS6/MSEG/XLXN_79
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.043    20.396 r  out1/SM1/HTS6/MSEG/XLXI_56/O
                         net (fo=1, routed)           0.354    20.750    out1/SM1/HTS6/MSEG/XLXN_159
    SLICE_X2Y60          LUT4 (Prop_lut4_I2_O)        0.043    20.793 r  out1/SM1/HTS6/MSEG/XLXI_27/O
                         net (fo=1, routed)           0.106    20.899    out1/M2/P_Data[50]
    SLICE_X2Y60          LUT4 (Prop_lut4_I3_O)        0.043    20.942 r  out1/M2/buffer[50]_i_1/O
                         net (fo=1, routed)           0.000    20.942    out1/M2/buffer[50]
    SLICE_X2Y60          FDRE                                         r  out1/M2/buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[62]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.091ns  (logic 2.592ns (16.109%)  route 13.499ns (83.891%))
  Logic Levels:           26  (CARRY4=7 FDCE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[25]/C
    SLICE_X17Y60         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  m0/update_xy0/Counter/count_reg[25]/Q
                         net (fo=97, routed)          2.629     2.852    m0/update_xy0/Counter/y_ball[25]
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.043     2.895 r  m0/update_xy0/Counter/XLXI_7_i_87__1/O
                         net (fo=1, routed)           0.000     2.895    m0/update_xy0/Counter/XLXI_7_i_87__1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.141 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          0.895     4.036    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X10Y54         LUT3 (Prop_lut3_I2_O)        0.043     4.079 r  m0/update_xy0/Counter/XLXI_7_i_65__0/O
                         net (fo=1, routed)           0.473     4.551    m0/update_xy0/Counter/XLXI_7_i_65__0_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.043     4.594 r  m0/update_xy0/Counter/XLXI_7_i_35/O
                         net (fo=2, routed)           0.554     5.148    m0/update_xy0/Counter/XLXI_7_i_35_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.043     5.191 r  m0/update_xy0/Counter/XLXI_7_i_39__0/O
                         net (fo=1, routed)           0.000     5.191    m0/update_xy0/Counter/XLXI_7_i_39__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.386 r  m0/update_xy0/Counter/XLXI_7_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.386    m0/update_xy0/Counter/XLXI_7_i_10__0_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.552 r  m0/update_xy0/Counter/XLXI_7_i_8__0/O[1]
                         net (fo=12, routed)          0.568     6.121    m0/update_xy0/Counter/XLXI_7_i_8__0_n_6
    SLICE_X16Y56         LUT2 (Prop_lut2_I1_O)        0.123     6.244 r  m0/update_xy0/Counter/XLXI_7_i_86/O
                         net (fo=1, routed)           0.000     6.244    m0/update_xy0/Counter/XLXI_7_i_86_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.490 r  m0/update_xy0/Counter/XLXI_7_i_38__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    m0/update_xy0/Counter/XLXI_7_i_38__0_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.598 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[0]
                         net (fo=3, routed)           0.450     7.048    m0/update_xy0/Counter/XLXI_7_i_11__0_n_7
    SLICE_X18Y57         LUT4 (Prop_lut4_I1_O)        0.123     7.171 r  m0/update_xy0/Counter/XLXI_7_i_36__1/O
                         net (fo=1, routed)           0.000     7.171    m0/update_xy0/Counter/XLXI_7_i_36__1_n_0
    SLICE_X18Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.427 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X18Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.560 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.470     9.030    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X6Y58          LUT5 (Prop_lut5_I3_O)        0.128     9.158 r  m0/update_xy0/Counter/XLXI_7_i_19/O
                         net (fo=31, routed)          0.974    10.133    m0/update_xy0/Counter/y_index__0[14]
    SLICE_X12Y63         LUT6 (Prop_lut6_I0_O)        0.043    10.176 r  m0/update_xy0/Counter/XLXI_8_i_33/O
                         net (fo=3, routed)           0.445    10.621    m0/update_xy0/Counter/XLXI_8_i_33_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.043    10.664 r  m0/update_xy0/Counter/XLXI_8_i_30/O
                         net (fo=3, routed)           0.814    11.478    m0/update_xy0/Counter/XLXI_8_i_30_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.043    11.521 r  m0/update_xy0/Counter/XLXI_8_i_24/O
                         net (fo=5, routed)           0.642    12.163    m0/update_xy0/Counter/XLXI_8_i_24_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I3_O)        0.043    12.206 r  m0/update_xy0/Counter/XLXI_8_i_20/O
                         net (fo=3, routed)           0.445    12.650    m0/update_xy0/Counter/XLXI_8_i_20_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.043    12.693 r  m0/update_xy0/Counter/XLXI_8_i_14/O
                         net (fo=6, routed)           0.451    13.144    m0/update_xy0/Counter/XLXI_8_i_14_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I3_O)        0.043    13.187 r  m0/update_xy0/Counter/XLXI_8_i_8/O
                         net (fo=1, routed)           0.360    13.547    m0/update_xy0/Counter/XLXI_8_i_8_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I4_O)        0.043    13.590 r  m0/update_xy0/Counter/XLXI_8_i_2/O
                         net (fo=2, routed)           0.323    13.913    m0/update_xy0/Counter/XLXI_8_i_2_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.043    13.956 f  m0/update_xy0/Counter/XLXI_8_i_1/O
                         net (fo=18, routed)          0.944    14.900    out1/SM1/HTS7/MSEG/XLXN_84
    SLICE_X0Y52          LUT3 (Prop_lut3_I1_O)        0.043    14.943 r  out1/SM1/HTS7/MSEG/XLXI_49/O
                         net (fo=2, routed)           0.442    15.385    out1/SM1/HTS7/MSEG/XLXN_121
    SLICE_X0Y53          LUT4 (Prop_lut4_I1_O)        0.043    15.428 r  out1/SM1/HTS7/MSEG/XLXI_28/O
                         net (fo=1, routed)           0.620    16.048    out1/M2/P_Data[62]
    SLICE_X0Y57          LUT4 (Prop_lut4_I3_O)        0.043    16.091 r  out1/M2/buffer[62]_i_1/O
                         net (fo=1, routed)           0.000    16.091    out1/M2/buffer[62]
    SLICE_X0Y57          FDRE                                         r  out1/M2/buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[61]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.843ns  (logic 2.592ns (16.360%)  route 13.251ns (83.640%))
  Logic Levels:           26  (CARRY4=7 FDCE=1 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[25]/C
    SLICE_X17Y60         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  m0/update_xy0/Counter/count_reg[25]/Q
                         net (fo=97, routed)          2.629     2.852    m0/update_xy0/Counter/y_ball[25]
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.043     2.895 r  m0/update_xy0/Counter/XLXI_7_i_87__1/O
                         net (fo=1, routed)           0.000     2.895    m0/update_xy0/Counter/XLXI_7_i_87__1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.141 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          0.895     4.036    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X10Y54         LUT3 (Prop_lut3_I2_O)        0.043     4.079 r  m0/update_xy0/Counter/XLXI_7_i_65__0/O
                         net (fo=1, routed)           0.473     4.551    m0/update_xy0/Counter/XLXI_7_i_65__0_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.043     4.594 r  m0/update_xy0/Counter/XLXI_7_i_35/O
                         net (fo=2, routed)           0.554     5.148    m0/update_xy0/Counter/XLXI_7_i_35_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.043     5.191 r  m0/update_xy0/Counter/XLXI_7_i_39__0/O
                         net (fo=1, routed)           0.000     5.191    m0/update_xy0/Counter/XLXI_7_i_39__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.386 r  m0/update_xy0/Counter/XLXI_7_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.386    m0/update_xy0/Counter/XLXI_7_i_10__0_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.552 r  m0/update_xy0/Counter/XLXI_7_i_8__0/O[1]
                         net (fo=12, routed)          0.568     6.121    m0/update_xy0/Counter/XLXI_7_i_8__0_n_6
    SLICE_X16Y56         LUT2 (Prop_lut2_I1_O)        0.123     6.244 r  m0/update_xy0/Counter/XLXI_7_i_86/O
                         net (fo=1, routed)           0.000     6.244    m0/update_xy0/Counter/XLXI_7_i_86_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.490 r  m0/update_xy0/Counter/XLXI_7_i_38__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    m0/update_xy0/Counter/XLXI_7_i_38__0_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.598 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[0]
                         net (fo=3, routed)           0.450     7.048    m0/update_xy0/Counter/XLXI_7_i_11__0_n_7
    SLICE_X18Y57         LUT4 (Prop_lut4_I1_O)        0.123     7.171 r  m0/update_xy0/Counter/XLXI_7_i_36__1/O
                         net (fo=1, routed)           0.000     7.171    m0/update_xy0/Counter/XLXI_7_i_36__1_n_0
    SLICE_X18Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.427 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X18Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.560 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.470     9.030    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X6Y58          LUT5 (Prop_lut5_I3_O)        0.128     9.158 r  m0/update_xy0/Counter/XLXI_7_i_19/O
                         net (fo=31, routed)          0.974    10.133    m0/update_xy0/Counter/y_index__0[14]
    SLICE_X12Y63         LUT6 (Prop_lut6_I0_O)        0.043    10.176 r  m0/update_xy0/Counter/XLXI_8_i_33/O
                         net (fo=3, routed)           0.445    10.621    m0/update_xy0/Counter/XLXI_8_i_33_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.043    10.664 r  m0/update_xy0/Counter/XLXI_8_i_30/O
                         net (fo=3, routed)           0.814    11.478    m0/update_xy0/Counter/XLXI_8_i_30_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.043    11.521 r  m0/update_xy0/Counter/XLXI_8_i_24/O
                         net (fo=5, routed)           0.642    12.163    m0/update_xy0/Counter/XLXI_8_i_24_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I3_O)        0.043    12.206 r  m0/update_xy0/Counter/XLXI_8_i_20/O
                         net (fo=3, routed)           0.445    12.650    m0/update_xy0/Counter/XLXI_8_i_20_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.043    12.693 r  m0/update_xy0/Counter/XLXI_8_i_14/O
                         net (fo=6, routed)           0.451    13.144    m0/update_xy0/Counter/XLXI_8_i_14_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I3_O)        0.043    13.187 r  m0/update_xy0/Counter/XLXI_8_i_8/O
                         net (fo=1, routed)           0.360    13.547    m0/update_xy0/Counter/XLXI_8_i_8_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I4_O)        0.043    13.590 r  m0/update_xy0/Counter/XLXI_8_i_2/O
                         net (fo=2, routed)           0.323    13.913    m0/update_xy0/Counter/XLXI_8_i_2_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.043    13.956 f  m0/update_xy0/Counter/XLXI_8_i_1/O
                         net (fo=18, routed)          0.946    14.902    out1/SM1/HTS7/MSEG/XLXN_84
    SLICE_X0Y52          LUT3 (Prop_lut3_I1_O)        0.043    14.945 r  out1/SM1/HTS7/MSEG/XLXI_51/O
                         net (fo=1, routed)           0.355    15.299    out1/SM1/HTS7/MSEG/XLXN_119
    SLICE_X0Y52          LUT3 (Prop_lut3_I0_O)        0.043    15.342 r  out1/SM1/HTS7/MSEG/XLXI_30/O
                         net (fo=1, routed)           0.458    15.800    out1/M2/P_Data[61]
    SLICE_X0Y57          LUT4 (Prop_lut4_I3_O)        0.043    15.843 r  out1/M2/buffer[61]_i_1/O
                         net (fo=1, routed)           0.000    15.843    out1/M2/buffer[61]
    SLICE_X0Y57          FDRE                                         r  out1/M2/buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[63]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.619ns  (logic 2.702ns (17.299%)  route 12.917ns (82.701%))
  Logic Levels:           26  (CARRY4=7 FDCE=1 LUT2=1 LUT3=4 LUT4=3 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[25]/C
    SLICE_X17Y60         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  m0/update_xy0/Counter/count_reg[25]/Q
                         net (fo=97, routed)          2.629     2.852    m0/update_xy0/Counter/y_ball[25]
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.043     2.895 r  m0/update_xy0/Counter/XLXI_7_i_87__1/O
                         net (fo=1, routed)           0.000     2.895    m0/update_xy0/Counter/XLXI_7_i_87__1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.141 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          0.895     4.036    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X10Y54         LUT3 (Prop_lut3_I2_O)        0.043     4.079 r  m0/update_xy0/Counter/XLXI_7_i_65__0/O
                         net (fo=1, routed)           0.473     4.551    m0/update_xy0/Counter/XLXI_7_i_65__0_n_0
    SLICE_X9Y53          LUT5 (Prop_lut5_I4_O)        0.043     4.594 r  m0/update_xy0/Counter/XLXI_7_i_35/O
                         net (fo=2, routed)           0.554     5.148    m0/update_xy0/Counter/XLXI_7_i_35_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.043     5.191 r  m0/update_xy0/Counter/XLXI_7_i_39__0/O
                         net (fo=1, routed)           0.000     5.191    m0/update_xy0/Counter/XLXI_7_i_39__0_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.386 r  m0/update_xy0/Counter/XLXI_7_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     5.386    m0/update_xy0/Counter/XLXI_7_i_10__0_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.552 r  m0/update_xy0/Counter/XLXI_7_i_8__0/O[1]
                         net (fo=12, routed)          0.568     6.121    m0/update_xy0/Counter/XLXI_7_i_8__0_n_6
    SLICE_X16Y56         LUT2 (Prop_lut2_I1_O)        0.123     6.244 r  m0/update_xy0/Counter/XLXI_7_i_86/O
                         net (fo=1, routed)           0.000     6.244    m0/update_xy0/Counter/XLXI_7_i_86_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.490 r  m0/update_xy0/Counter/XLXI_7_i_38__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    m0/update_xy0/Counter/XLXI_7_i_38__0_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.598 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[0]
                         net (fo=3, routed)           0.450     7.048    m0/update_xy0/Counter/XLXI_7_i_11__0_n_7
    SLICE_X18Y57         LUT4 (Prop_lut4_I1_O)        0.123     7.171 r  m0/update_xy0/Counter/XLXI_7_i_36__1/O
                         net (fo=1, routed)           0.000     7.171    m0/update_xy0/Counter/XLXI_7_i_36__1_n_0
    SLICE_X18Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.427 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.427    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X18Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.560 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.470     9.030    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X6Y58          LUT5 (Prop_lut5_I3_O)        0.128     9.158 r  m0/update_xy0/Counter/XLXI_7_i_19/O
                         net (fo=31, routed)          0.974    10.133    m0/update_xy0/Counter/y_index__0[14]
    SLICE_X12Y63         LUT6 (Prop_lut6_I0_O)        0.043    10.176 r  m0/update_xy0/Counter/XLXI_8_i_33/O
                         net (fo=3, routed)           0.445    10.621    m0/update_xy0/Counter/XLXI_8_i_33_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.043    10.664 r  m0/update_xy0/Counter/XLXI_8_i_30/O
                         net (fo=3, routed)           0.814    11.478    m0/update_xy0/Counter/XLXI_8_i_30_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.043    11.521 r  m0/update_xy0/Counter/XLXI_8_i_24/O
                         net (fo=5, routed)           0.642    12.163    m0/update_xy0/Counter/XLXI_8_i_24_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I3_O)        0.043    12.206 r  m0/update_xy0/Counter/XLXI_8_i_20/O
                         net (fo=3, routed)           0.445    12.650    m0/update_xy0/Counter/XLXI_8_i_20_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.043    12.693 r  m0/update_xy0/Counter/XLXI_8_i_14/O
                         net (fo=6, routed)           0.451    13.144    m0/update_xy0/Counter/XLXI_8_i_14_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I3_O)        0.043    13.187 r  m0/update_xy0/Counter/XLXI_8_i_8/O
                         net (fo=1, routed)           0.360    13.547    m0/update_xy0/Counter/XLXI_8_i_8_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I4_O)        0.043    13.590 r  m0/update_xy0/Counter/XLXI_8_i_2/O
                         net (fo=2, routed)           0.323    13.913    m0/update_xy0/Counter/XLXI_8_i_2_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.052    13.965 r  m0/update_xy0/Counter/XLXI_10_i_1/O
                         net (fo=18, routed)          0.543    14.508    out1/SM1/HTS7/MSEG/XLXN_81
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.136    14.644 r  out1/SM1/HTS7/MSEG/XLXI_8/O
                         net (fo=2, routed)           0.536    15.180    out1/SM1/HTS7/MSEG/XLXN_132
    SLICE_X0Y56          LUT4 (Prop_lut4_I2_O)        0.043    15.223 r  out1/SM1/HTS7/MSEG/XLXI_26/O
                         net (fo=1, routed)           0.346    15.568    out1/M2/P_Data[63]
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.051    15.619 r  out1/M2/buffer[63]_i_2/O
                         net (fo=1, routed)           0.000    15.619    out1/M2/buffer[63]
    SLICE_X0Y57          FDRE                                         r  out1/M2/buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out1/M2/buffer_reg[43]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out1/M2/buffer_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE                         0.000     0.000 r  out1/M2/buffer_reg[43]/C
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  out1/M2/buffer_reg[43]/Q
                         net (fo=1, routed)           0.077     0.195    out1/M2/in10[42]
    SLICE_X3Y61          LUT4 (Prop_lut4_I1_O)        0.028     0.223 r  out1/M2/buffer[42]_i_1/O
                         net (fo=1, routed)           0.000     0.223    out1/M2/buffer[42]
    SLICE_X3Y61          FDRE                                         r  out1/M2/buffer_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out1/M2/buffer_reg[60]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out1/M2/buffer_reg[59]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.128ns (56.915%)  route 0.097ns (43.085%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE                         0.000     0.000 r  out1/M2/buffer_reg[60]/C
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out1/M2/buffer_reg[60]/Q
                         net (fo=1, routed)           0.097     0.197    out1/M2/in10[59]
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.028     0.225 r  out1/M2/buffer[59]_i_1/O
                         net (fo=1, routed)           0.000     0.225    out1/M2/buffer[59]
    SLICE_X2Y56          FDRE                                         r  out1/M2/buffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out1/M2/buffer_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out1/M2/buffer_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.128ns (56.110%)  route 0.100ns (43.890%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  out1/M2/buffer_reg[30]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out1/M2/buffer_reg[30]/Q
                         net (fo=1, routed)           0.100     0.200    out1/M2/in10[29]
    SLICE_X5Y67          LUT3 (Prop_lut3_I1_O)        0.028     0.228 r  out1/M2/buffer[29]_i_1/O
                         net (fo=1, routed)           0.000     0.228    out1/M2/buffer[29]
    SLICE_X5Y67          FDRE                                         r  out1/M2/buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display0/m0/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display0/m0/hs_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.466%)  route 0.107ns (45.534%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE                         0.000     0.000 r  vga_display0/m0/h_count_reg[9]/C
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_display0/m0/h_count_reg[9]/Q
                         net (fo=5, routed)           0.107     0.207    vga_display0/m0/h_count_reg[9]
    SLICE_X12Y22         LUT5 (Prop_lut5_I3_O)        0.028     0.235 r  vga_display0/m0/hs_i_1/O
                         net (fo=1, routed)           0.000     0.235    vga_display0/m0/h_sync
    SLICE_X12Y22         FDRE                                         r  vga_display0/m0/hs_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out1/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/shift_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.310%)  route 0.108ns (45.690%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE                         0.000     0.000 r  out1/M2/shift_count_reg[0]/C
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  out1/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.108     0.208    out1/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y66          LUT4 (Prop_lut4_I1_O)        0.028     0.236 r  out1/M2/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.236    out1/M2/shift_count[2]
    SLICE_X1Y66          FDCE                                         r  out1/M2/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out1/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/shift_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.130ns (54.695%)  route 0.108ns (45.305%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE                         0.000     0.000 r  out1/M2/shift_count_reg[0]/C
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  out1/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.108     0.208    out1/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I2_O)        0.030     0.238 r  out1/M2/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.238    out1/M2/shift_count[3]
    SLICE_X1Y66          FDCE                                         r  out1/M2/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display0/rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display0/rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.100ns (39.548%)  route 0.153ns (60.452%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE                         0.000     0.000 r  vga_display0/rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_display0/rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.153     0.253    vga_display0/rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y6           FDRE                                         r  vga_display0/rom0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out1/M2/buffer_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out1/M2/buffer_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.511%)  route 0.131ns (50.489%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE                         0.000     0.000 r  out1/M2/buffer_reg[29]/C
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out1/M2/buffer_reg[29]/Q
                         net (fo=1, routed)           0.131     0.231    out1/M2/in10[28]
    SLICE_X5Y67          LUT3 (Prop_lut3_I1_O)        0.028     0.259 r  out1/M2/buffer[28]_i_1/O
                         net (fo=1, routed)           0.000     0.259    out1/M2/buffer[28]
    SLICE_X5Y67          FDRE                                         r  out1/M2/buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out1/M2/buffer_reg[33]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out1/M2/buffer_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.511%)  route 0.131ns (50.489%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  out1/M2/buffer_reg[33]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out1/M2/buffer_reg[33]/Q
                         net (fo=1, routed)           0.131     0.231    out1/M2/in10[32]
    SLICE_X3Y67          LUT3 (Prop_lut3_I1_O)        0.028     0.259 r  out1/M2/buffer[32]_i_1/O
                         net (fo=1, routed)           0.000     0.259    out1/M2/buffer[32]
    SLICE_X3Y67          FDRE                                         r  out1/M2/buffer_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out1/M2/buffer_reg[41]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out1/M2/buffer_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.511%)  route 0.131ns (50.489%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE                         0.000     0.000 r  out1/M2/buffer_reg[41]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out1/M2/buffer_reg[41]/Q
                         net (fo=1, routed)           0.131     0.231    out1/M2/in10[40]
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.028     0.259 r  out1/M2/buffer[40]_i_1/O
                         net (fo=1, routed)           0.000     0.259    out1/M2/buffer[40]
    SLICE_X3Y64          FDRE                                         r  out1/M2/buffer_reg[40]/D
  -------------------------------------------------------------------    -------------------





