$date
	Thu Jan 22 06:33:55 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_riscv_soc_top $end
$var wire 32 ! instruction_current [31:0] $end
$var wire 32 " pc_current [31:0] $end
$var reg 1 # clk $end
$var integer 32 $ cycle_count [31:0] $end
$var integer 32 % i [31:0] $end
$var reg 1 & rst_n $end
$scope module dut $end
$var wire 32 ' M0_AXI_ARADDR [31:0] $end
$var wire 3 ( M0_AXI_ARPROT [2:0] $end
$var wire 1 ) M0_AXI_ARREADY $end
$var wire 1 * M0_AXI_ARVALID $end
$var wire 32 + M0_AXI_AWADDR [31:0] $end
$var wire 3 , M0_AXI_AWPROT [2:0] $end
$var wire 1 - M0_AXI_AWREADY $end
$var wire 1 . M0_AXI_AWVALID $end
$var wire 1 / M0_AXI_BREADY $end
$var wire 2 0 M0_AXI_BRESP [1:0] $end
$var wire 1 1 M0_AXI_BVALID $end
$var wire 32 2 M0_AXI_RDATA [31:0] $end
$var wire 1 3 M0_AXI_RREADY $end
$var wire 2 4 M0_AXI_RRESP [1:0] $end
$var wire 1 5 M0_AXI_RVALID $end
$var wire 32 6 M0_AXI_WDATA [31:0] $end
$var wire 1 7 M0_AXI_WREADY $end
$var wire 4 8 M0_AXI_WSTRB [3:0] $end
$var wire 1 9 M0_AXI_WVALID $end
$var wire 32 : M1_AXI_ARADDR [31:0] $end
$var wire 3 ; M1_AXI_ARPROT [2:0] $end
$var wire 1 < M1_AXI_ARREADY $end
$var wire 1 = M1_AXI_ARVALID $end
$var wire 32 > M1_AXI_AWADDR [31:0] $end
$var wire 3 ? M1_AXI_AWPROT [2:0] $end
$var wire 1 @ M1_AXI_AWREADY $end
$var wire 1 A M1_AXI_AWVALID $end
$var wire 1 B M1_AXI_BREADY $end
$var wire 2 C M1_AXI_BRESP [1:0] $end
$var wire 1 D M1_AXI_BVALID $end
$var wire 32 E M1_AXI_RDATA [31:0] $end
$var wire 1 F M1_AXI_RREADY $end
$var wire 2 G M1_AXI_RRESP [1:0] $end
$var wire 1 H M1_AXI_RVALID $end
$var wire 32 I M1_AXI_WDATA [31:0] $end
$var wire 1 J M1_AXI_WREADY $end
$var wire 4 K M1_AXI_WSTRB [3:0] $end
$var wire 1 L M1_AXI_WVALID $end
$var wire 32 M S0_AXI_ARADDR [31:0] $end
$var wire 3 N S0_AXI_ARPROT [2:0] $end
$var wire 1 O S0_AXI_ARREADY $end
$var wire 1 P S0_AXI_ARVALID $end
$var wire 32 Q S0_AXI_AWADDR [31:0] $end
$var wire 3 R S0_AXI_AWPROT [2:0] $end
$var wire 1 S S0_AXI_AWREADY $end
$var wire 1 T S0_AXI_AWVALID $end
$var wire 1 U S0_AXI_BREADY $end
$var wire 2 V S0_AXI_BRESP [1:0] $end
$var wire 1 W S0_AXI_BVALID $end
$var wire 32 X S0_AXI_RDATA [31:0] $end
$var wire 1 Y S0_AXI_RREADY $end
$var wire 2 Z S0_AXI_RRESP [1:0] $end
$var wire 1 [ S0_AXI_RVALID $end
$var wire 32 \ S0_AXI_WDATA [31:0] $end
$var wire 1 ] S0_AXI_WREADY $end
$var wire 4 ^ S0_AXI_WSTRB [3:0] $end
$var wire 1 _ S0_AXI_WVALID $end
$var wire 32 ` S1_AXI_ARADDR [31:0] $end
$var wire 3 a S1_AXI_ARPROT [2:0] $end
$var wire 1 b S1_AXI_ARREADY $end
$var wire 1 c S1_AXI_ARVALID $end
$var wire 32 d S1_AXI_AWADDR [31:0] $end
$var wire 3 e S1_AXI_AWPROT [2:0] $end
$var wire 1 f S1_AXI_AWREADY $end
$var wire 1 g S1_AXI_AWVALID $end
$var wire 1 h S1_AXI_BREADY $end
$var wire 2 i S1_AXI_BRESP [1:0] $end
$var wire 1 j S1_AXI_BVALID $end
$var wire 32 k S1_AXI_RDATA [31:0] $end
$var wire 1 l S1_AXI_RREADY $end
$var wire 2 m S1_AXI_RRESP [1:0] $end
$var wire 1 n S1_AXI_RVALID $end
$var wire 32 o S1_AXI_WDATA [31:0] $end
$var wire 1 p S1_AXI_WREADY $end
$var wire 4 q S1_AXI_WSTRB [3:0] $end
$var wire 1 r S1_AXI_WVALID $end
$var wire 32 s S_AXI_DMEM_ARADDR [31:0] $end
$var wire 1 t S_AXI_DMEM_ARREADY $end
$var wire 1 u S_AXI_DMEM_ARVALID $end
$var wire 32 v S_AXI_DMEM_AWADDR [31:0] $end
$var wire 1 w S_AXI_DMEM_AWREADY $end
$var wire 1 x S_AXI_DMEM_AWVALID $end
$var wire 32 y S_AXI_DMEM_RDATA [31:0] $end
$var wire 1 z S_AXI_DMEM_RREADY $end
$var wire 1 { S_AXI_DMEM_RVALID $end
$var wire 32 | S_AXI_DMEM_WDATA [31:0] $end
$var wire 1 } S_AXI_DMEM_WREADY $end
$var wire 1 ~ S_AXI_DMEM_WVALID $end
$var wire 32 !" S_AXI_IMEM_ARADDR [31:0] $end
$var wire 1 "" S_AXI_IMEM_ARREADY $end
$var wire 1 #" S_AXI_IMEM_ARVALID $end
$var wire 32 $" S_AXI_IMEM_RDATA [31:0] $end
$var wire 1 %" S_AXI_IMEM_RREADY $end
$var wire 1 &" S_AXI_IMEM_RVALID $end
$var wire 1 '" clk $end
$var wire 32 (" dmem_addr [31:0] $end
$var wire 32 )" dmem_rdata [31:0] $end
$var wire 1 *" dmem_ready $end
$var wire 1 +" dmem_valid $end
$var wire 32 ," dmem_wdata [31:0] $end
$var wire 1 -" dmem_we $end
$var wire 4 ." dmem_wstrb [3:0] $end
$var wire 32 /" imem_addr [31:0] $end
$var wire 32 0" imem_rdata [31:0] $end
$var wire 1 1" imem_ready $end
$var wire 1 2" imem_valid $end
$var wire 32 3" instruction_current [31:0] $end
$var wire 32 4" pc_current [31:0] $end
$var wire 1 5" rst_n $end
$scope module u_datapath $end
$var wire 4 6" alu_control_ex [3:0] $end
$var wire 4 7" alu_control_id [3:0] $end
$var wire 32 8" alu_in1 [31:0] $end
$var wire 32 9" alu_in2 [31:0] $end
$var wire 32 :" alu_result_debug [31:0] $end
$var wire 32 ;" alu_result_ex [31:0] $end
$var wire 32 <" alu_result_mem [31:0] $end
$var wire 32 =" alu_result_wb [31:0] $end
$var wire 2 >" aluop_id [1:0] $end
$var wire 1 ?" alusrc_ex $end
$var wire 1 @" alusrc_id $end
$var wire 1 A" branch_decision $end
$var wire 1 B" branch_ex $end
$var wire 1 C" branch_id $end
$var wire 1 D" branch_taken_debug $end
$var wire 1 E" branch_taken_detected $end
$var wire 1 F" branch_taken_reg $end
$var wire 32 G" branch_target_calc [31:0] $end
$var wire 32 H" branch_target_debug [31:0] $end
$var wire 32 I" branch_target_pc_based [31:0] $end
$var wire 32 J" branch_target_reg [31:0] $end
$var wire 2 K" byte_size_ex [1:0] $end
$var wire 2 L" byte_size_id [1:0] $end
$var wire 1 '" clock $end
$var wire 32 M" dmem_addr [31:0] $end
$var wire 32 N" dmem_rdata [31:0] $end
$var wire 1 *" dmem_ready $end
$var wire 1 +" dmem_valid $end
$var wire 32 O" dmem_wdata [31:0] $end
$var wire 1 -" dmem_we $end
$var wire 4 P" dmem_wstrb [3:0] $end
$var wire 1 Q" flush_id_ex $end
$var wire 1 R" flush_if_id $end
$var wire 2 S" forward_a [1:0] $end
$var wire 2 T" forward_a_debug [1:0] $end
$var wire 2 U" forward_b [1:0] $end
$var wire 2 V" forward_b_debug [1:0] $end
$var wire 3 W" funct3_ex [2:0] $end
$var wire 3 X" funct3_id [2:0] $end
$var wire 7 Y" funct7_ex [6:0] $end
$var wire 7 Z" funct7_id [6:0] $end
$var wire 32 [" imem_addr [31:0] $end
$var wire 32 \" imem_rdata [31:0] $end
$var wire 1 1" imem_ready $end
$var wire 1 2" imem_valid $end
$var wire 32 ]" imm_ex [31:0] $end
$var wire 32 ^" imm_id [31:0] $end
$var wire 32 _" instruction_current [31:0] $end
$var wire 32 `" instruction_id [31:0] $end
$var wire 32 a" instruction_if [31:0] $end
$var wire 1 b" is_auipc $end
$var wire 1 c" is_branch $end
$var wire 1 d" is_ecall_id $end
$var wire 1 e" is_jal $end
$var wire 1 f" is_jalr $end
$var wire 1 g" is_lui $end
$var wire 32 h" jalr_target [31:0] $end
$var wire 32 i" jalr_target_aligned [31:0] $end
$var wire 1 j" jump_ex $end
$var wire 1 k" jump_id $end
$var wire 1 l" jump_wb $end
$var wire 1 m" less_than $end
$var wire 1 n" less_than_u $end
$var wire 32 o" mem_data_wb [31:0] $end
$var wire 32 p" mem_out_debug [31:0] $end
$var wire 1 q" memread_ex $end
$var wire 1 r" memread_id $end
$var wire 1 s" memtoreg_ex $end
$var wire 1 t" memtoreg_id $end
$var wire 1 u" memtoreg_wb $end
$var wire 1 v" memwrite_ex $end
$var wire 1 w" memwrite_id $end
$var wire 7 x" opcode_ex [6:0] $end
$var wire 7 y" opcode_id [6:0] $end
$var wire 32 z" pc_current [31:0] $end
$var wire 32 {" pc_ex [31:0] $end
$var wire 32 |" pc_id [31:0] $end
$var wire 32 }" pc_if [31:0] $end
$var wire 32 ~" pc_plus_4_ex [31:0] $end
$var wire 32 !# pc_plus_4_wb [31:0] $end
$var wire 5 "# rd_ex [4:0] $end
$var wire 5 ## rd_id [4:0] $end
$var wire 5 $# rd_mem [4:0] $end
$var wire 5 %# rd_wb [4:0] $end
$var wire 32 &# read_data1_ex [31:0] $end
$var wire 32 '# read_data1_id [31:0] $end
$var wire 32 (# read_data2_ex [31:0] $end
$var wire 32 )# read_data2_id [31:0] $end
$var wire 1 *# regwrite_ex $end
$var wire 1 +# regwrite_id $end
$var wire 1 ,# regwrite_mem $end
$var wire 1 -# regwrite_wb $end
$var wire 1 .# reset $end
$var wire 5 /# rs1_ex [4:0] $end
$var wire 5 0# rs1_id [4:0] $end
$var wire 5 1# rs2_ex [4:0] $end
$var wire 5 2# rs2_id [4:0] $end
$var wire 1 3# sign_ext $end
$var wire 1 4# stall $end
$var wire 1 5# stall_debug $end
$var wire 1 6# stall_with_halt $end
$var wire 32 7# wb_data_temp [31:0] $end
$var wire 32 8# write_data_wb [31:0] $end
$var wire 1 9# zero_flag $end
$var reg 4 :# alu_control_ex_reg [3:0] $end
$var reg 32 ;# alu_in1_forwarded [31:0] $end
$var reg 32 <# alu_result_mem_reg [31:0] $end
$var reg 32 =# alu_result_wb_reg [31:0] $end
$var reg 2 ># byte_size_ex_reg [1:0] $end
$var reg 2 ?# byte_size_mem [1:0] $end
$var reg 32 @# forwarded_data2 [31:0] $end
$var reg 3 A# funct3_mem [2:0] $end
$var reg 1 B# halt $end
$var reg 1 C# jump_mem $end
$var reg 1 D# jump_wb_reg $end
$var reg 32 E# mem_data_wb_reg [31:0] $end
$var reg 32 F# mem_read_data [31:0] $end
$var reg 1 G# memread_mem $end
$var reg 1 H# memtoreg_mem $end
$var reg 1 I# memtoreg_wb_reg $end
$var reg 1 J# memwrite_mem $end
$var reg 7 K# opcode_ex_reg [6:0] $end
$var reg 32 L# pc_plus_4_mem [31:0] $end
$var reg 32 M# pc_plus_4_wb_reg [31:0] $end
$var reg 5 N# rd_mem_reg [4:0] $end
$var reg 5 O# rd_wb_reg [4:0] $end
$var reg 1 P# regwrite_mem_reg $end
$var reg 1 Q# regwrite_wb_reg $end
$var reg 32 R# wdata_aligned [31:0] $end
$var reg 32 S# write_data_mem [31:0] $end
$var reg 4 T# wstrb [3:0] $end
$scope module ifu $end
$var wire 1 '" clock $end
$var wire 32 U# imem_rdata [31:0] $end
$var wire 1 1" imem_ready $end
$var wire 32 V# next_pc [31:0] $end
$var wire 1 F" pc_src $end
$var wire 1 .# reset $end
$var wire 1 6# stall $end
$var wire 32 W# target_pc [31:0] $end
$var reg 32 X# Instruction_Code [31:0] $end
$var reg 32 Y# PC [31:0] $end
$var reg 32 Z# PC_out [31:0] $end
$var reg 32 [# imem_addr [31:0] $end
$var reg 1 \# imem_valid $end
$upscope $end
$scope module if_id_reg $end
$var wire 1 '" clock $end
$var wire 1 R" flush $end
$var wire 32 ]# instr_in [31:0] $end
$var wire 32 ^# pc_in [31:0] $end
$var wire 1 .# reset $end
$var wire 1 4# stall $end
$var reg 32 _# instr_out [31:0] $end
$var reg 32 `# pc_out [31:0] $end
$upscope $end
$scope module control_unit $end
$var wire 3 a# funct3 [2:0] $end
$var wire 7 b# funct7 [6:0] $end
$var wire 7 c# opcode [6:0] $end
$var reg 4 d# alu_control [3:0] $end
$var reg 2 e# aluop [1:0] $end
$var reg 1 f# alusrc $end
$var reg 1 g# branch $end
$var reg 2 h# byte_size [1:0] $end
$var reg 1 i# jump $end
$var reg 1 j# memread $end
$var reg 1 k# memtoreg $end
$var reg 1 l# memwrite $end
$var reg 1 m# regwrite $end
$upscope $end
$scope module register_file $end
$var wire 1 '" clock $end
$var wire 32 n# read_data1 [31:0] $end
$var wire 32 o# read_data2 [31:0] $end
$var wire 5 p# read_reg_num1 [4:0] $end
$var wire 5 q# read_reg_num2 [4:0] $end
$var wire 1 -# regwrite $end
$var wire 1 .# reset $end
$var wire 32 r# write_data [31:0] $end
$var wire 5 s# write_reg [4:0] $end
$var integer 32 t# i [31:0] $end
$upscope $end
$scope module immediate_gen $end
$var wire 32 u# instr [31:0] $end
$var wire 7 v# opcode [6:0] $end
$var reg 32 w# imm [31:0] $end
$upscope $end
$scope module hazard_unit $end
$var wire 1 E" branch_taken $end
$var wire 1 *" dmem_ready $end
$var wire 1 x# dmem_stall $end
$var wire 1 +" dmem_valid $end
$var wire 1 1" imem_ready $end
$var wire 1 y# imem_stall $end
$var wire 1 z# load_use_hazard $end
$var wire 1 q" memread_id_ex $end
$var wire 5 {# rd_id_ex [4:0] $end
$var wire 5 |# rs1_id [4:0] $end
$var wire 5 }# rs2_id [4:0] $end
$var reg 1 ~# flush_id_ex $end
$var reg 1 !$ flush_if_id $end
$var reg 1 "$ stall $end
$upscope $end
$scope module id_ex_reg $end
$var wire 1 @" alusrc_in $end
$var wire 1 C" branch_in $end
$var wire 1 '" clock $end
$var wire 1 Q" flush $end
$var wire 3 #$ funct3_in [2:0] $end
$var wire 7 $$ funct7_in [6:0] $end
$var wire 32 %$ imm_in [31:0] $end
$var wire 1 k" jump_in $end
$var wire 1 r" memread_in $end
$var wire 1 t" memtoreg_in $end
$var wire 1 w" memwrite_in $end
$var wire 32 &$ pc_in [31:0] $end
$var wire 5 '$ rd_in [4:0] $end
$var wire 32 ($ read_data1_in [31:0] $end
$var wire 32 )$ read_data2_in [31:0] $end
$var wire 1 +# regwrite_in $end
$var wire 1 .# reset $end
$var wire 5 *$ rs1_in [4:0] $end
$var wire 5 +$ rs2_in [4:0] $end
$var wire 1 ,$ stall $end
$var reg 1 -$ alusrc_out $end
$var reg 1 .$ branch_out $end
$var reg 3 /$ funct3_out [2:0] $end
$var reg 7 0$ funct7_out [6:0] $end
$var reg 32 1$ imm_out [31:0] $end
$var reg 1 2$ jump_out $end
$var reg 1 3$ memread_out $end
$var reg 1 4$ memtoreg_out $end
$var reg 1 5$ memwrite_out $end
$var reg 32 6$ pc_out [31:0] $end
$var reg 5 7$ rd_out [4:0] $end
$var reg 32 8$ read_data1_out [31:0] $end
$var reg 32 9$ read_data2_out [31:0] $end
$var reg 1 :$ regwrite_out $end
$var reg 5 ;$ rs1_out [4:0] $end
$var reg 5 <$ rs2_out [4:0] $end
$upscope $end
$scope module forward_unit $end
$var wire 5 =$ rd_mem [4:0] $end
$var wire 5 >$ rd_wb [4:0] $end
$var wire 1 ,# regwrite_mem $end
$var wire 1 -# regwrite_wb $end
$var wire 5 ?$ rs1_ex [4:0] $end
$var wire 5 @$ rs2_ex [4:0] $end
$var reg 2 A$ forward_a [1:0] $end
$var reg 2 B$ forward_b [1:0] $end
$upscope $end
$scope module alu_unit $end
$var wire 4 C$ alu_control [3:0] $end
$var wire 32 D$ in1 [31:0] $end
$var wire 32 E$ in1_signed [31:0] $end
$var wire 32 F$ in2 [31:0] $end
$var wire 32 G$ in2_signed [31:0] $end
$var wire 1 m" less_than $end
$var wire 1 n" less_than_u $end
$var wire 64 H$ mul_result_signed [63:0] $end
$var wire 64 I$ mul_result_unsigned [63:0] $end
$var wire 1 9# zero_flag $end
$var reg 32 J$ alu_result [31:0] $end
$upscope $end
$scope module branch_unit $end
$var wire 1 B" branch $end
$var wire 3 K$ funct3 [2:0] $end
$var wire 1 m" less_than $end
$var wire 1 n" less_than_u $end
$var wire 1 9# zero_flag $end
$var reg 1 L$ taken $end
$upscope $end
$upscope $end
$scope module u_imem_access $end
$var wire 32 M$ M_AXI_ARADDR [31:0] $end
$var wire 3 N$ M_AXI_ARPROT [2:0] $end
$var wire 1 ) M_AXI_ARREADY $end
$var wire 1 * M_AXI_ARVALID $end
$var wire 32 O$ M_AXI_AWADDR [31:0] $end
$var wire 3 P$ M_AXI_AWPROT [2:0] $end
$var wire 1 - M_AXI_AWREADY $end
$var wire 1 . M_AXI_AWVALID $end
$var wire 1 / M_AXI_BREADY $end
$var wire 2 Q$ M_AXI_BRESP [1:0] $end
$var wire 1 1 M_AXI_BVALID $end
$var wire 32 R$ M_AXI_RDATA [31:0] $end
$var wire 1 3 M_AXI_RREADY $end
$var wire 2 S$ M_AXI_RRESP [1:0] $end
$var wire 1 5 M_AXI_RVALID $end
$var wire 32 T$ M_AXI_WDATA [31:0] $end
$var wire 1 7 M_AXI_WREADY $end
$var wire 4 U$ M_AXI_WSTRB [3:0] $end
$var wire 1 9 M_AXI_WVALID $end
$var wire 1 V$ axi_cpu_error $end
$var wire 32 W$ axi_cpu_rdata [31:0] $end
$var wire 1 X$ axi_cpu_ready $end
$var wire 1 '" clk $end
$var wire 32 Y$ if_addr [31:0] $end
$var wire 1 2" if_req $end
$var wire 1 5" rst_n $end
$var reg 32 Z$ axi_cpu_addr [31:0] $end
$var reg 1 [$ axi_cpu_req $end
$var reg 32 \$ axi_cpu_wdata [31:0] $end
$var reg 1 ]$ axi_cpu_wr $end
$var reg 4 ^$ axi_cpu_wstrb [3:0] $end
$var reg 32 _$ if_addr_reg [31:0] $end
$var reg 32 `$ if_data [31:0] $end
$var reg 1 a$ if_error $end
$var reg 1 b$ if_ready $end
$var reg 1 c$ if_req_pending $end
$var reg 2 d$ next_state [1:0] $end
$var reg 2 e$ state [1:0] $end
$scope module axi_master $end
$var wire 3 f$ M_AXI_ARPROT [2:0] $end
$var wire 1 ) M_AXI_ARREADY $end
$var wire 3 g$ M_AXI_AWPROT [2:0] $end
$var wire 1 - M_AXI_AWREADY $end
$var wire 2 h$ M_AXI_BRESP [1:0] $end
$var wire 1 1 M_AXI_BVALID $end
$var wire 32 i$ M_AXI_RDATA [31:0] $end
$var wire 2 j$ M_AXI_RRESP [1:0] $end
$var wire 1 5 M_AXI_RVALID $end
$var wire 1 7 M_AXI_WREADY $end
$var wire 1 '" clk $end
$var wire 32 k$ cpu_addr [31:0] $end
$var wire 1 l$ cpu_req $end
$var wire 32 m$ cpu_wdata [31:0] $end
$var wire 1 n$ cpu_wr $end
$var wire 4 o$ cpu_wstrb [3:0] $end
$var wire 1 5" rst_n $end
$var reg 32 p$ M_AXI_ARADDR [31:0] $end
$var reg 1 q$ M_AXI_ARVALID $end
$var reg 32 r$ M_AXI_AWADDR [31:0] $end
$var reg 1 s$ M_AXI_AWVALID $end
$var reg 1 t$ M_AXI_BREADY $end
$var reg 1 u$ M_AXI_RREADY $end
$var reg 32 v$ M_AXI_WDATA [31:0] $end
$var reg 4 w$ M_AXI_WSTRB [3:0] $end
$var reg 1 x$ M_AXI_WVALID $end
$var reg 32 y$ addr_reg [31:0] $end
$var reg 1 z$ cpu_error $end
$var reg 32 {$ cpu_rdata [31:0] $end
$var reg 1 |$ cpu_ready $end
$var reg 3 }$ next_state [2:0] $end
$var reg 1 ~$ req_pending $end
$var reg 3 !% state [2:0] $end
$var reg 32 "% wdata_reg [31:0] $end
$var reg 1 #% wr_reg $end
$var reg 4 $% wstrb_reg [3:0] $end
$upscope $end
$upscope $end
$scope module u_dmem_access $end
$var wire 32 %% M_AXI_ARADDR [31:0] $end
$var wire 3 &% M_AXI_ARPROT [2:0] $end
$var wire 1 < M_AXI_ARREADY $end
$var wire 1 = M_AXI_ARVALID $end
$var wire 32 '% M_AXI_AWADDR [31:0] $end
$var wire 3 (% M_AXI_AWPROT [2:0] $end
$var wire 1 @ M_AXI_AWREADY $end
$var wire 1 A M_AXI_AWVALID $end
$var wire 1 B M_AXI_BREADY $end
$var wire 2 )% M_AXI_BRESP [1:0] $end
$var wire 1 D M_AXI_BVALID $end
$var wire 32 *% M_AXI_RDATA [31:0] $end
$var wire 1 F M_AXI_RREADY $end
$var wire 2 +% M_AXI_RRESP [1:0] $end
$var wire 1 H M_AXI_RVALID $end
$var wire 32 ,% M_AXI_WDATA [31:0] $end
$var wire 1 J M_AXI_WREADY $end
$var wire 4 -% M_AXI_WSTRB [3:0] $end
$var wire 1 L M_AXI_WVALID $end
$var wire 1 .% axi_cpu_error $end
$var wire 32 /% axi_cpu_rdata [31:0] $end
$var wire 1 0% axi_cpu_ready $end
$var wire 1 '" clk $end
$var wire 32 1% mem_addr [31:0] $end
$var wire 1 +" mem_req $end
$var wire 32 2% mem_wdata [31:0] $end
$var wire 1 -" mem_wr $end
$var wire 4 3% mem_wstrb [3:0] $end
$var wire 1 5" rst_n $end
$var reg 32 4% axi_cpu_addr [31:0] $end
$var reg 1 5% axi_cpu_req $end
$var reg 32 6% axi_cpu_wdata [31:0] $end
$var reg 1 7% axi_cpu_wr $end
$var reg 4 8% axi_cpu_wstrb [3:0] $end
$var reg 32 9% mem_addr_reg [31:0] $end
$var reg 1 :% mem_error $end
$var reg 32 ;% mem_rdata [31:0] $end
$var reg 1 <% mem_ready $end
$var reg 1 =% mem_req_pending $end
$var reg 32 >% mem_wdata_reg [31:0] $end
$var reg 1 ?% mem_wr_reg $end
$var reg 4 @% mem_wstrb_reg [3:0] $end
$var reg 2 A% next_state [1:0] $end
$var reg 2 B% state [1:0] $end
$scope module axi_master $end
$var wire 3 C% M_AXI_ARPROT [2:0] $end
$var wire 1 < M_AXI_ARREADY $end
$var wire 3 D% M_AXI_AWPROT [2:0] $end
$var wire 1 @ M_AXI_AWREADY $end
$var wire 2 E% M_AXI_BRESP [1:0] $end
$var wire 1 D M_AXI_BVALID $end
$var wire 32 F% M_AXI_RDATA [31:0] $end
$var wire 2 G% M_AXI_RRESP [1:0] $end
$var wire 1 H M_AXI_RVALID $end
$var wire 1 J M_AXI_WREADY $end
$var wire 1 '" clk $end
$var wire 32 H% cpu_addr [31:0] $end
$var wire 1 I% cpu_req $end
$var wire 32 J% cpu_wdata [31:0] $end
$var wire 1 K% cpu_wr $end
$var wire 4 L% cpu_wstrb [3:0] $end
$var wire 1 5" rst_n $end
$var reg 32 M% M_AXI_ARADDR [31:0] $end
$var reg 1 N% M_AXI_ARVALID $end
$var reg 32 O% M_AXI_AWADDR [31:0] $end
$var reg 1 P% M_AXI_AWVALID $end
$var reg 1 Q% M_AXI_BREADY $end
$var reg 1 R% M_AXI_RREADY $end
$var reg 32 S% M_AXI_WDATA [31:0] $end
$var reg 4 T% M_AXI_WSTRB [3:0] $end
$var reg 1 U% M_AXI_WVALID $end
$var reg 32 V% addr_reg [31:0] $end
$var reg 1 W% cpu_error $end
$var reg 32 X% cpu_rdata [31:0] $end
$var reg 1 Y% cpu_ready $end
$var reg 3 Z% next_state [2:0] $end
$var reg 1 [% req_pending $end
$var reg 3 \% state [2:0] $end
$var reg 32 ]% wdata_reg [31:0] $end
$var reg 1 ^% wr_reg $end
$var reg 4 _% wstrb_reg [3:0] $end
$upscope $end
$upscope $end
$scope module u_imem $end
$var wire 32 `% S_AXI_ARADDR [31:0] $end
$var wire 3 a% S_AXI_ARPROT [2:0] $end
$var wire 1 P S_AXI_ARVALID $end
$var wire 32 b% S_AXI_AWADDR [31:0] $end
$var wire 3 c% S_AXI_AWPROT [2:0] $end
$var wire 1 T S_AXI_AWVALID $end
$var wire 1 U S_AXI_BREADY $end
$var wire 1 Y S_AXI_RREADY $end
$var wire 32 d% S_AXI_WDATA [31:0] $end
$var wire 4 e% S_AXI_WSTRB [3:0] $end
$var wire 1 _ S_AXI_WVALID $end
$var wire 1 '" clk $end
$var wire 32 f% mem_read_data [31:0] $end
$var wire 1 5" rst_n $end
$var reg 1 g% S_AXI_ARREADY $end
$var reg 1 h% S_AXI_AWREADY $end
$var reg 2 i% S_AXI_BRESP [1:0] $end
$var reg 1 j% S_AXI_BVALID $end
$var reg 32 k% S_AXI_RDATA [31:0] $end
$var reg 2 l% S_AXI_RRESP [1:0] $end
$var reg 1 m% S_AXI_RVALID $end
$var reg 1 n% S_AXI_WREADY $end
$var reg 32 o% mem_addr_latched [31:0] $end
$var reg 2 p% rd_next [1:0] $end
$var reg 2 q% rd_state [1:0] $end
$var reg 2 r% wr_next [1:0] $end
$var reg 2 s% wr_state [1:0] $end
$scope module imem $end
$var wire 32 t% Instruction_Code [31:0] $end
$var wire 32 u% PC [31:0] $end
$var wire 1 v% reset $end
$var wire 10 w% word_addr [9:0] $end
$var integer 32 x% i [31:0] $end
$upscope $end
$upscope $end
$scope module u_dmem $end
$var wire 32 y% S_AXI_ARADDR [31:0] $end
$var wire 3 z% S_AXI_ARPROT [2:0] $end
$var wire 1 c S_AXI_ARVALID $end
$var wire 32 {% S_AXI_AWADDR [31:0] $end
$var wire 3 |% S_AXI_AWPROT [2:0] $end
$var wire 1 g S_AXI_AWVALID $end
$var wire 1 h S_AXI_BREADY $end
$var wire 1 l S_AXI_RREADY $end
$var wire 32 }% S_AXI_WDATA [31:0] $end
$var wire 4 ~% S_AXI_WSTRB [3:0] $end
$var wire 1 r S_AXI_WVALID $end
$var wire 2 !& byte_size_mem [1:0] $end
$var wire 1 '" clk $end
$var wire 32 "& mem_addr [31:0] $end
$var wire 32 #& mem_read_data [31:0] $end
$var wire 1 5" rst_n $end
$var reg 1 $& S_AXI_ARREADY $end
$var reg 1 %& S_AXI_AWREADY $end
$var reg 2 && S_AXI_BRESP [1:0] $end
$var reg 1 '& S_AXI_BVALID $end
$var reg 32 (& S_AXI_RDATA [31:0] $end
$var reg 2 )& S_AXI_RRESP [1:0] $end
$var reg 1 *& S_AXI_RVALID $end
$var reg 1 +& S_AXI_WREADY $end
$var reg 2 ,& byte_size_rd [1:0] $end
$var reg 2 -& byte_size_wr [1:0] $end
$var reg 1 .& mem_write_enable $end
$var reg 32 /& rd_addr_latched [31:0] $end
$var reg 2 0& rd_next [1:0] $end
$var reg 3 1& rd_prot_latched [2:0] $end
$var reg 2 2& rd_state [1:0] $end
$var reg 1 3& sign_ext $end
$var reg 32 4& wr_addr_latched [31:0] $end
$var reg 32 5& wr_data_latched [31:0] $end
$var reg 2 6& wr_next [1:0] $end
$var reg 2 7& wr_state [1:0] $end
$var reg 4 8& wr_strb_latched [3:0] $end
$scope module dmem $end
$var wire 32 9& address [31:0] $end
$var wire 10 :& aligned_addr [9:0] $end
$var wire 10 ;& byte_addr [9:0] $end
$var wire 2 <& byte_offset [1:0] $end
$var wire 2 =& byte_size [1:0] $end
$var wire 1 '" clock $end
$var wire 1 >& memread $end
$var wire 1 ?& memwrite $end
$var wire 1 @& sign_ext $end
$var wire 32 A& write_data [31:0] $end
$var integer 32 B& i [31:0] $end
$var reg 32 C& read_data [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 C&
b10000000000 B&
b0 A&
0@&
0?&
0>&
b0 =&
b0 <&
b0 ;&
b0 :&
b0 9&
b0 8&
b0 7&
b0 6&
b0 5&
b0 4&
03&
b0 2&
b0 1&
b0 0&
b0 /&
0.&
b10 -&
b0 ,&
0+&
0*&
b0 )&
b0 (&
0'&
b0 &&
0%&
0$&
b0 #&
b0 "&
b0 !&
b0 ~%
b0 }%
b0 |%
b0 {%
b0 z%
b0 y%
b10000000000 x%
b0 w%
1v%
b0 u%
b0 t%
b0 s%
b0 r%
b0 q%
b0 p%
b0 o%
0n%
0m%
b0 l%
b0 k%
0j%
b10 i%
0h%
0g%
b0 f%
b0 e%
b0 d%
b0 c%
b0 b%
b0 a%
b0 `%
b0 _%
0^%
b0 ]%
b0 \%
0[%
b0 Z%
0Y%
b0 X%
0W%
b0 V%
0U%
b0 T%
b0 S%
0R%
0Q%
0P%
b0 O%
0N%
b0 M%
b0 L%
0K%
b0 J%
0I%
b0 H%
b0 G%
b0 F%
b0 E%
b0 D%
b0 C%
b0 B%
b0 A%
b0 @%
0?%
b0 >%
0=%
0<%
b0 ;%
0:%
b0 9%
b0 8%
07%
b0 6%
05%
b0 4%
b1111 3%
b0 2%
b0 1%
00%
b0 /%
0.%
b0 -%
b0 ,%
b0 +%
b0 *%
b0 )%
b0 (%
b0 '%
b0 &%
b0 %%
b0 $%
0#%
b0 "%
b0 !%
0~$
b0 }$
0|$
b0 {$
0z$
b0 y$
0x$
b0 w$
b0 v$
0u$
0t$
0s$
b0 r$
0q$
b0 p$
b1111 o$
0n$
b0 m$
0l$
b0 k$
b0 j$
b0 i$
b10 h$
b0 g$
b0 f$
b0 e$
b0 d$
0c$
0b$
0a$
b0 `$
b0 _$
b1111 ^$
0]$
b0 \$
0[$
b0 Z$
b0 Y$
0X$
b0 W$
0V$
b0 U$
b0 T$
b0 S$
b0 R$
b10 Q$
b0 P$
b0 O$
b0 N$
b0 M$
0L$
b0 K$
b0 J$
b0 I$
b0 H$
b0 G$
b0 F$
b0 E$
b0 D$
b0 C$
b0 B$
b0 A$
b0 @$
b0 ?$
b0 >$
b0 =$
b0 <$
b0 ;$
0:$
b0 9$
b0 8$
b0 7$
b0 6$
05$
04$
03$
02$
b0 1$
b0 0$
b0 /$
0.$
0-$
0,$
b0 +$
b0 *$
b0 )$
b0 ($
b0 '$
b0 &$
b0 %$
b0 $$
b0 #$
1"$
0!$
0~#
b0 }#
b0 |#
b0 {#
0z#
1y#
0x#
b0 w#
b10011 v#
b10011 u#
b100000 t#
b0 s#
b0 r#
b0 q#
b0 p#
b0 o#
b0 n#
1m#
0l#
0k#
0j#
0i#
b10 h#
0g#
1f#
b10 e#
b0 d#
b10011 c#
b0 b#
b0 a#
b0 `#
b10011 _#
b0 ^#
b10011 ]#
1\#
b0 [#
b0 Z#
b0 Y#
b10011 X#
b0 W#
b100 V#
b0 U#
b1111 T#
b0 S#
b0 R#
0Q#
0P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
0J#
0I#
0H#
0G#
b0 F#
b0 E#
0D#
0C#
0B#
b0 A#
b0 @#
b10 ?#
b10 >#
b0 =#
b0 <#
b0 ;#
b0 :#
19#
b0 8#
b0 7#
16#
15#
14#
13#
b0 2#
b0 1#
b0 0#
b0 /#
1.#
0-#
0,#
1+#
0*#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b100 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b10011 y"
b0 x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
b0 p"
b0 o"
0n"
0m"
0l"
0k"
0j"
b0 i"
b0 h"
0g"
0f"
0e"
0d"
0c"
0b"
b10011 a"
b10011 `"
b10011 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
0R"
0Q"
b1111 P"
b0 O"
b0 N"
b0 M"
b10 L"
b10 K"
b0 J"
b0 I"
b0 H"
b0 G"
0F"
0E"
0D"
0C"
0B"
0A"
1@"
0?"
b10 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
05"
b0 4"
b10011 3"
12"
01"
b0 0"
b0 /"
b1111 ."
0-"
b0 ,"
0+"
0*"
b0 )"
b0 ("
0'"
0&"
0%"
b0 $"
0#"
0""
b0 !"
0~
0}
b0 |
0{
0z
b0 y
0x
0w
b0 v
0u
0t
b0 s
0r
b0 q
0p
b0 o
0n
b0 m
0l
b0 k
0j
b0 i
0h
0g
0f
b0 e
b0 d
0c
0b
b0 a
b0 `
0_
b0 ^
0]
b0 \
0[
b0 Z
0Y
b0 X
0W
b10 V
0U
0T
0S
b0 R
b0 Q
0P
0O
b0 N
b0 M
0L
b0 K
0J
b0 I
0H
b0 G
0F
b0 E
0D
b0 C
0B
0A
0@
b0 ?
b0 >
0=
0<
b0 ;
b0 :
09
b0 8
07
b0 6
05
b0 4
03
b0 2
01
b10 0
0/
0.
0-
b0 ,
b0 +
0*
0)
b0 (
b0 '
0&
bx %
b0 $
0#
b0 "
b10011 !
$end
#1000
b101000000000000010010011 f%
b101000000000000010010011 t%
#5000
b100000 t#
1#
1'"
#10000
0#
0'"
#15000
b100000 t#
1#
1'"
#20000
0.#
0v%
0#
0'"
1&
15"
#25000
b1 d$
b1 $
1c$
b100 L#
b10011 K#
b10011 x"
1-$
1?"
1:$
1*#
1#
1'"
#30000
0#
0'"
#35000
1[$
1l$
b10 d$
b10 $
b1 e$
1P#
1,#
b100 M#
b100 !#
1#
1'"
#40000
0#
0'"
#45000
0[$
0l$
b100 }$
b11 $
b10 e$
1~$
b1111 $%
1Q#
1-#
1#
1'"
#50000
0#
0'"
#55000
b1 p%
b100 $
b100 !%
1q$
1*
1P
1#"
1#
1'"
#60000
0#
0'"
#65000
b101 }$
b10 p%
b101 $
1g%
1O
1)
1""
b1 q%
1#
1'"
#70000
0#
0'"
#75000
b0 }$
b110 $
b101 !%
0q$
0*
0P
0#"
b10 q%
0g%
0O
0)
0""
1m%
1[
15
1&"
b101000000000000010010011 k%
b101000000000000010010011 X
b101000000000000010010011 2
b101000000000000010010011 R$
b101000000000000010010011 i$
b101000000000000010010011 $"
1#
1'"
#80000
0#
0'"
#85000
b0 d$
b0 p%
b111 $
b101000000000000010010011 {$
b101000000000000010010011 W$
1|$
1X$
1u$
13
1Y
1%"
0~$
b0 !%
1#
1'"
#90000
0#
0'"
#95000
06#
0"$
04#
05#
b1000 $
0u$
03
0Y
0%"
0|$
0X$
b0 e$
0c$
b101000000000000010010011 `$
b101000000000000010010011 0"
b101000000000000010010011 \"
b101000000000000010010011 U#
1b$
0y#
11"
b0 q%
0m%
0[
05
0&"
1#
1'"
#100000
0#
0'"
#105000
16#
1"$
14#
15#
b1 d$
b100 [#
b100 /"
b100 ["
b100 Y$
b100 Z#
b100 }"
b100 ^#
b100 "
b100 4"
b100 z"
b1000 V#
b1001 $
0b$
1y#
01"
1c$
b101000000000000010010011 X#
b101000000000000010010011 a"
b101000000000000010010011 ]#
b101000000000000010010011 !
b101000000000000010010011 3"
b101000000000000010010011 _"
b100 Y#
1#
1'"
#110000
0#
0'"
#115000
1[$
1l$
b10 d$
b1010 $
b1 e$
1#
1'"
#120000
0#
0'"
#125000
0[$
0l$
b100 }$
b1011 $
b10 e$
1~$
1#
1'"
#130000
0#
0'"
#135000
b1 p%
b1100 $
b100 !%
1q$
1*
1P
1#"
1#
1'"
#140000
0#
0'"
#145000
b101 }$
b10 p%
b1101 $
1g%
1O
1)
1""
b1 q%
1#
1'"
#150000
0#
0'"
#155000
b0 }$
b1110 $
b101 !%
0q$
0*
0P
0#"
b10 q%
0g%
0O
0)
0""
1m%
1[
15
1&"
1#
1'"
#160000
0#
0'"
#165000
b0 d$
b0 p%
b1111 $
1|$
1X$
1u$
13
1Y
1%"
0~$
b0 !%
1#
1'"
#170000
0#
0'"
#175000
06#
0"$
04#
05#
b10000 $
0u$
03
0Y
0%"
0|$
0X$
b0 e$
0c$
1b$
0y#
11"
b0 q%
0m%
0[
05
0&"
1#
1'"
#180000
0#
0'"
#185000
16#
1"$
14#
15#
b1 d$
b100 Z$
b100 k$
b1010 2#
b1010 q#
b1010 }#
b1010 +$
b1 ##
b1 '$
b1010 w#
b1010 ^"
b1010 %$
b1000 Z#
b1000 }"
b1000 ^#
b1000 "
b1000 4"
b1000 z"
b1000 [#
b1000 /"
b1000 ["
b1000 Y$
b1100 V#
b10001 $
0b$
1y#
01"
1c$
b100 _$
b100 `#
b100 |"
b100 &$
b101000000000000010010011 _#
b101000000000000010010011 `"
b101000000000000010010011 u#
b1000 Y#
1#
1'"
#190000
0#
0'"
#195000
b1010 J$
09#
b1010 ;"
b1010 :"
1[$
1l$
b10 d$
b1110 G"
b1110 H"
b1110 J"
b1110 W#
b1010 i"
1m"
1n"
b1010 9"
b1010 F$
b1010 G$
b10010 $
b1 e$
b1 7$
b1 "#
b1 {#
b1010 <$
b1010 1#
b1010 @$
b100 6$
b1000 ~"
b100 {"
b1010 1$
b1110 I"
b1010 h"
b1010 ]"
1#
1'"
#200000
0#
0'"
#205000
0[$
0l$
b100 }$
b10011 $
b10 e$
1~$
b100 y$
b1000 L#
b1 N#
b1 $#
b1 =$
b1010 <#
b1010 <"
b1010 ("
b1010 M"
b1010 1%
1#
1'"
#210000
0#
0'"
#215000
b1010 8#
b1010 r#
b1 p%
b1010 7#
b10100 $
b100 !%
1q$
1*
1P
1#"
b100 p$
b100 '
b100 M$
b100 M
b100 `%
b100 !"
b1 O#
b1 %#
b1 s#
b1 >$
b1000 M#
b1000 !#
b1010 =#
b1010 ="
1#
1'"
#220000
0#
0'"
#225000
b1010000000000000100010011 f%
b1010000000000000100010011 t%
b1 w%
b101 }$
b10 p%
b10101 $
b100 o%
b100 u%
1g%
1O
1)
1""
b1 q%
1#
1'"
#230000
0#
0'"
#235000
b0 }$
b10110 $
b101 !%
0q$
0*
0P
0#"
b10 q%
0g%
0O
0)
0""
1m%
1[
15
1&"
b1010000000000000100010011 k%
b1010000000000000100010011 X
b1010000000000000100010011 2
b1010000000000000100010011 R$
b1010000000000000100010011 i$
b1010000000000000100010011 $"
1#
1'"
#240000
0#
0'"
#245000
b0 d$
b0 p%
b10111 $
b1010000000000000100010011 {$
b1010000000000000100010011 W$
1|$
1X$
1u$
13
1Y
1%"
0~$
b0 !%
1#
1'"
#250000
0#
0'"
#255000
06#
0"$
04#
05#
b11000 $
0u$
03
0Y
0%"
0|$
0X$
b0 e$
0c$
b1010000000000000100010011 `$
b1010000000000000100010011 0"
b1010000000000000100010011 \"
b1010000000000000100010011 U#
1b$
0y#
11"
b0 q%
0m%
0[
05
0&"
1#
1'"
#260000
0#
0'"
#265000
16#
1"$
14#
15#
b1 d$
b1000 Z$
b1000 k$
b1100 [#
b1100 /"
b1100 ["
b1100 Y$
b1100 Z#
b1100 }"
b1100 ^#
b1100 "
b1100 4"
b1100 z"
b10000 V#
b11001 $
0b$
1y#
01"
1c$
b1000 _$
b1000 `#
b1000 |"
b1000 &$
b1010000000000000100010011 X#
b1010000000000000100010011 a"
b1010000000000000100010011 ]#
b1010000000000000100010011 !
b1010000000000000100010011 3"
b1010000000000000100010011 _"
b1100 Y#
1#
1'"
#270000
0#
0'"
#275000
1[$
1l$
b10 d$
b10010 G"
b10010 H"
b10010 J"
b10010 W#
b11010 $
b1 e$
b1000 6$
b1100 ~"
b10010 I"
b1000 {"
1#
1'"
#280000
0#
0'"
#285000
0[$
0l$
b100 }$
b11011 $
b10 e$
1~$
b1000 y$
b1100 L#
1#
1'"
#290000
0#
0'"
#295000
b1 p%
b11100 $
b100 !%
1q$
1*
1P
1#"
b1000 p$
b1000 '
b1000 M$
b1000 M
b1000 `%
b1000 !"
b1100 M#
b1100 !#
1#
1'"
#300000
0#
0'"
#305000
b1000001000000110110011 f%
b1000001000000110110011 t%
b10 w%
b101 }$
b10 p%
b11101 $
b1000 o%
b1000 u%
1g%
1O
1)
1""
b1 q%
1#
1'"
#310000
0#
0'"
#315000
b0 }$
b11110 $
b101 !%
0q$
0*
0P
0#"
b10 q%
0g%
0O
0)
0""
1m%
1[
15
1&"
b1000001000000110110011 k%
b1000001000000110110011 X
b1000001000000110110011 2
b1000001000000110110011 R$
b1000001000000110110011 i$
b1000001000000110110011 $"
1#
1'"
#320000
0#
0'"
#325000
b0 d$
b0 p%
b11111 $
b1000001000000110110011 {$
b1000001000000110110011 W$
1|$
1X$
1u$
13
1Y
1%"
0~$
b0 !%
1#
1'"
#330000
0#
0'"
#335000
06#
0"$
04#
05#
b100000 $
0u$
03
0Y
0%"
0|$
0X$
b0 e$
0c$
b1000001000000110110011 `$
b1000001000000110110011 0"
b1000001000000110110011 \"
b1000001000000110110011 U#
1b$
0y#
11"
b0 q%
0m%
0[
05
0&"
1#
1'"
#340000
0#
0'"
#345000
16#
1"$
14#
15#
b1 d$
b1100 Z$
b1100 k$
b10100 2#
b10100 q#
b10100 }#
b10100 +$
b10 ##
b10 '$
b10100 w#
b10100 ^"
b10100 %$
b10000 Z#
b10000 }"
b10000 ^#
b10000 "
b10000 4"
b10000 z"
b10000 [#
b10000 /"
b10000 ["
b10000 Y$
b10100 V#
b100001 $
0b$
1y#
01"
1c$
b1100 _$
b1100 `#
b1100 |"
b1100 &$
b1010000000000000100010011 _#
b1010000000000000100010011 `"
b1010000000000000100010011 u#
b1000001000000110110011 X#
b1000001000000110110011 a"
b1000001000000110110011 ]#
b1000001000000110110011 !
b1000001000000110110011 3"
b1000001000000110110011 _"
b10000 Y#
1#
1'"
#350000
0#
0'"
#355000
b10100 J$
b10100 ;"
b10100 :"
1[$
1l$
b10 d$
b100000 G"
b100000 H"
b100000 J"
b100000 W#
b10100 i"
b10100 9"
b10100 F$
b10100 G$
b100010 $
b1 e$
b10 7$
b10 "#
b10 {#
b10100 <$
b10100 1#
b10100 @$
b1100 6$
b10000 ~"
b1100 {"
b10100 1$
b100000 I"
b10100 h"
b10100 ]"
1#
1'"
#360000
0#
0'"
#365000
0[$
0l$
b100 }$
b100011 $
b10 e$
1~$
b1100 y$
b10000 L#
b10 N#
b10 $#
b10 =$
b10100 <#
b10100 <"
b10100 ("
b10100 M"
b10100 1%
1#
1'"
#370000
0#
0'"
#375000
b10100 8#
b10100 r#
b1 p%
b10100 7#
b100100 $
b100 !%
1q$
1*
1P
1#"
b1100 p$
b1100 '
b1100 M$
b1100 M
b1100 `%
b1100 !"
b10 O#
b10 %#
b10 s#
b10 >$
b10000 M#
b10000 !#
b10100 =#
b10100 ="
1#
1'"
#380000
0#
0'"
#385000
b1100000010000000100011 f%
b1100000010000000100011 t%
b11 w%
b101 }$
b10 p%
b100101 $
b1100 o%
b1100 u%
1g%
1O
1)
1""
b1 q%
1#
1'"
#390000
0#
0'"
#395000
b0 }$
b100110 $
b101 !%
0q$
0*
0P
0#"
b10 q%
0g%
0O
0)
0""
1m%
1[
15
1&"
b1100000010000000100011 k%
b1100000010000000100011 X
b1100000010000000100011 2
b1100000010000000100011 R$
b1100000010000000100011 i$
b1100000010000000100011 $"
1#
1'"
#400000
0#
0'"
#405000
b0 d$
b0 p%
b100111 $
b1100000010000000100011 {$
b1100000010000000100011 W$
1|$
1X$
1u$
13
1Y
1%"
0~$
b0 !%
1#
1'"
#410000
0#
0'"
#415000
06#
0"$
04#
05#
b101000 $
0u$
03
0Y
0%"
0|$
0X$
b0 e$
0c$
b1100000010000000100011 `$
b1100000010000000100011 0"
b1100000010000000100011 \"
b1100000010000000100011 U#
1b$
0y#
11"
b0 q%
0m%
0[
05
0&"
1#
1'"
#420000
0#
0'"
#425000
b10100 )#
b10100 o#
b10100 )$
16#
b1010 '#
b1010 n#
b1010 ($
b10 e#
b10 >"
0f#
0@"
1m#
1+#
1"$
14#
15#
b1 d$
b10000 Z$
b10000 k$
b110011 v#
b10 2#
b10 q#
b10 }#
b10 +$
b1 0#
b1 p#
b1 |#
b1 *$
b11 ##
b11 '$
b110011 y"
b110011 c#
b0 w#
b0 ^"
b0 %$
b10100 [#
b10100 /"
b10100 ["
b10100 Y$
b10100 Z#
b10100 }"
b10100 ^#
b10100 "
b10100 4"
b10100 z"
b11000 V#
b101001 $
0b$
1y#
01"
1c$
b10000 _$
b10000 `#
b10000 |"
b10000 &$
b1000001000000110110011 _#
b1000001000000110110011 `"
b1000001000000110110011 u#
b1100000010000000100011 X#
b1100000010000000100011 a"
b1100000010000000100011 ]#
b1100000010000000100011 !
b1100000010000000100011 3"
b1100000010000000100011 _"
b10100 Y#
1#
1'"
#430000
0#
0'"
#435000
b11110 J$
b11110 ;"
b11110 :"
b11001000 H$
b11001000 I$
b1010 8"
b1010 D$
b1010 E$
1[$
1l$
b10 d$
b10 B$
b10 U"
b10 V"
b10000 G"
b10000 H"
b10000 J"
b10000 W#
b1010 i"
b10100 @#
b1010 ;#
b101010 $
b1 e$
b11 7$
b11 "#
b11 {#
b10 <$
b10 1#
b10 @$
b1 ;$
b1 /#
b1 ?$
b10000 6$
b10100 ~"
b10000 {"
b0 1$
b10000 I"
b1010 h"
b0 ]"
b10100 9$
b10100 (#
b1010 8$
b1010 &#
0-$
0?"
b110011 K#
b110011 x"
1#
1'"
#440000
0#
0'"
#445000
b11110 J$
b11110 ;"
b11110 :"
b11001000 H$
b11001000 I$
b10100 9"
b10100 F$
b10100 G$
0[$
0l$
b100 }$
b1 B$
b1 U"
b1 V"
b10100 R#
b10100 ,"
b10100 O"
b10100 2%
b10100 @#
b101011 $
b10 e$
1~$
b10000 y$
b10100 L#
b11 N#
b11 $#
b11 =$
b10100 S#
b11110 <#
b11110 <"
b11110 ("
b11110 M"
b11110 1%
1#
1'"
#450000
0#
0'"
#455000
b11110 8#
b11110 r#
b1 p%
b0 B$
b0 U"
b0 V"
b11110 7#
b101100 $
b100 !%
1q$
1*
1P
1#"
b10000 p$
b10000 '
b10000 M$
b10000 M
b10000 `%
b10000 !"
b11 O#
b11 %#
b11 s#
b11 >$
b10100 M#
b10100 !#
b11110 =#
b11110 ="
1#
1'"
#460000
0#
0'"
#465000
b10001000000011 f%
b10001000000011 t%
b100 w%
b101 }$
b10 p%
b101101 $
b10000 o%
b10000 u%
1g%
1O
1)
1""
b1 q%
1#
1'"
#470000
0#
0'"
#475000
b0 }$
b101110 $
b101 !%
0q$
0*
0P
0#"
b10 q%
0g%
0O
0)
0""
1m%
1[
15
1&"
b10001000000011 k%
b10001000000011 X
b10001000000011 2
b10001000000011 R$
b10001000000011 i$
b10001000000011 $"
1#
1'"
#480000
0#
0'"
#485000
b0 d$
b0 p%
b101111 $
b10001000000011 {$
b10001000000011 W$
1|$
1X$
1u$
13
1Y
1%"
0~$
b0 !%
1#
1'"
#490000
0#
0'"
#495000
06#
0"$
04#
05#
b110000 $
0u$
03
0Y
0%"
0|$
0X$
b0 e$
0c$
b10001000000011 `$
b10001000000011 0"
b10001000000011 \"
b10001000000011 U#
1b$
0y#
11"
b0 q%
0m%
0[
05
0&"
1#
1'"
#500000
0#
0'"
#505000
b11110 )#
b11110 o#
b11110 )$
16#
b0 '#
b0 n#
b0 ($
1l#
1w"
1f#
1@"
b0 e#
b0 >"
0m#
0+#
1"$
14#
15#
b1 d$
b10100 Z$
b10100 k$
b100011 v#
b11 2#
b11 q#
b11 }#
b11 +$
b0 0#
b0 p#
b0 |#
b0 *$
b10 X"
b10 a#
b10 #$
b0 ##
b0 '$
b100011 y"
b100011 c#
b11000 Z#
b11000 }"
b11000 ^#
b11000 "
b11000 4"
b11000 z"
b11000 [#
b11000 /"
b11000 ["
b11000 Y$
b11100 V#
b110001 $
0b$
1y#
01"
1c$
b10100 _$
b10100 `#
b10100 |"
b10100 &$
b1100000010000000100011 _#
b1100000010000000100011 `"
b1100000010000000100011 u#
b10001000000011 X#
b10001000000011 a"
b10001000000011 ]#
b10001000000011 !
b10001000000011 3"
b10001000000011 _"
b11000 Y#
1#
1'"
#510000
0#
0'"
#515000
19#
b0 8"
b0 D$
b0 E$
b0 J$
b0 ;"
b0 :"
b0 i"
b0 H$
b0 I$
0m"
0n"
b0 9"
b0 F$
b0 G$
1[$
1l$
b10 d$
b10 B$
b10 U"
b10 V"
b10100 G"
b10100 H"
b10100 J"
b10100 W#
b11110 @#
b0 ;#
b0 h"
b110010 $
b1 e$
b10 /$
b10 W"
b10 K$
b0 7$
b0 "#
b0 {#
b11 <$
b11 1#
b11 @$
b0 ;$
b0 /#
b0 ?$
b10100 6$
b11000 ~"
b10100 I"
b10100 {"
b11110 9$
b11110 (#
b0 8$
b0 &#
15$
1v"
1-$
1?"
0:$
0*#
b100011 K#
b100011 x"
1#
1'"
#520000
0#
0'"
#525000
1x#
0[$
0l$
b100 }$
b11110 R#
b11110 ,"
b11110 O"
b11110 2%
1+"
b1 B$
b1 U"
b1 V"
b110011 $
b10 e$
1~$
b10100 y$
b11000 L#
b10 A#
b0 N#
b0 $#
b0 =$
b11110 S#
b0 <#
b0 <"
b0 ("
b0 M"
b0 1%
1J#
1-"
0P#
0,#
1#
1'"
#530000
0#
0'"
#535000
b0 8#
b0 r#
b1 p%
b1 A%
17%
1K%
b1111 8%
b1111 L%
b11110 6%
b11110 J%
b0 7#
b0 B$
b0 U"
b0 V"
b110100 $
b100 !%
1q$
1*
1P
1#"
b10100 p$
b10100 '
b10100 M$
b10100 M
b10100 `%
b10100 !"
1=%
1?%
b1111 @%
b11110 >%
b0 O#
b0 %#
b0 s#
b0 >$
b11000 M#
b11000 !#
b0 =#
b0 ="
0Q#
0-#
1#
1'"
#540000
0#
0'"
#545000
b10100100000001010010011 f%
b10100100000001010010011 t%
b101 w%
b101 }$
b10 p%
15%
1I%
b10 A%
b110101 $
b10100 o%
b10100 u%
1g%
1O
1)
1""
b1 q%
b1 B%
1#
1'"
#550000
0#
0'"
#555000
b1 Z%
05%
0I%
b0 }$
b110110 $
b101 !%
0q$
0*
0P
0#"
1[%
1^%
b1111 _%
b11110 ]%
b10 B%
b10 q%
0g%
0O
0)
0""
1m%
1[
15
1&"
b10100100000001010010011 k%
b10100100000001010010011 X
b10100100000001010010011 2
b10100100000001010010011 R$
b10100100000001010010011 i$
b10100100000001010010011 $"
1#
1'"
#560000
0#
0'"
#565000
b1 6&
b0 d$
b0 p%
b110111 $
1U%
1L
1r
1~
b1111 T%
b1111 K
b1111 -%
b1111 q
b1111 ~%
b11110 S%
b11110 I
b11110 ,%
b11110 o
b11110 }%
b11110 |
1P%
1A
1g
1x
b1 \%
b10100100000001010010011 {$
b10100100000001010010011 W$
1|$
1X$
1u$
13
1Y
1%"
0~$
b0 !%
1#
1'"
#570000
0#
0'"
#575000
b10 6&
b10 Z%
b111000 $
0u$
03
0Y
0%"
0|$
0X$
b0 e$
0c$
b10100100000001010010011 `$
b10100100000001010010011 0"
b10100100000001010010011 \"
b10100100000001010010011 U#
1b$
0y#
11"
b0 q%
0m%
0[
05
0&"
b1 7&
1%&
1f
1@
1w
1#
1'"
#580000
0#
0'"
#585000
b11 6&
b1 d$
b11000 Z$
b11000 k$
b111001 $
0%&
0f
0@
0w
b10 7&
0P%
0A
0g
0x
b10 \%
0b$
1y#
01"
1c$
b11000 _$
1#
1'"
#590000
0#
0'"
#595000
1[$
1l$
b10 d$
b10 !&
b10 =&
b11 Z%
b111010 $
b1 e$
b11 7&
b1111 8&
b11110 5&
b11110 A&
1+&
1p
1J
1}
1.&
1?&
1'&
1j
1D
1#
1'"
#600000
0#
0'"
#605000
b0 !&
b0 =&
b0 Z%
0[$
0l$
b100 }$
b111011 $
0.&
0?&
0+&
0p
0J
0}
0U%
0L
0r
0~
b11 \%
b10 e$
1~$
b11000 y$
1#
1'"
#610000
0#
0'"
#615000
b1 p%
b0 6&
b0 A%
b111100 $
b100 !%
1q$
1*
1P
1#"
b11000 p$
b11000 '
b11000 M$
b11000 M
b11000 `%
b11000 !"
b0 \%
0[%
1Q%
1B
1h
1Y%
10%
1#
1'"
#620000
0#
0'"
#625000
b10100000010001000100011 f%
b10100000010001000100011 t%
b110 w%
b101 }$
b10 p%
0x#
b111101 $
0'&
0j
0D
b0 7&
b11000 o%
b11000 u%
1g%
1O
1)
1""
b1 q%
1<%
1*"
0=%
b0 B%
0Y%
00%
0Q%
0B
0h
1#
1'"
#630000
0#
0'"
#635000
b1 A%
1x#
b0 }$
b111110 $
b101 !%
0q$
0*
0P
0#"
1=%
0<%
0*"
b10 q%
0g%
0O
0)
0""
1m%
1[
15
1&"
b10100000010001000100011 k%
b10100000010001000100011 X
b10100000010001000100011 2
b10100000010001000100011 R$
b10100000010001000100011 i$
b10100000010001000100011 $"
1#
1'"
#640000
0#
0'"
#645000
15%
1I%
b10 A%
b0 d$
b0 p%
b111111 $
b1 B%
b10100000010001000100011 {$
b10100000010001000100011 W$
1|$
1X$
1u$
13
1Y
1%"
0~$
b0 !%
1#
1'"
#650000
0#
0'"
#655000
b1 Z%
05%
0I%
b1000000 $
0u$
03
0Y
0%"
0|$
0X$
b0 e$
0c$
b10100000010001000100011 `$
b10100000010001000100011 0"
b10100000010001000100011 \"
b10100000010001000100011 U#
1b$
0y#
11"
1[%
b10 B%
b0 q%
0m%
0[
05
0&"
1#
1'"
#660000
0#
0'"
#665000
b1 6&
b1 d$
b1000001 $
1U%
1L
1r
1~
1P%
1A
1g
1x
b1 \%
0b$
1y#
01"
1c$
1#
1'"
#670000
0#
0'"
#675000
1[$
1l$
b10 d$
b10 6&
b10 Z%
b1000010 $
b1 e$
b1 7&
1%&
1f
1@
1w
1#
1'"
#680000
0#
0'"
#685000
b11 6&
0[$
0l$
b100 }$
b1000011 $
0%&
0f
0@
0w
b10 7&
0P%
0A
0g
0x
b10 \%
b10 e$
1~$
1#
1'"
#690000
0#
0'"
#695000
b1 p%
b10 !&
b10 =&
b11 Z%
b1000100 $
b100 !%
1q$
1*
1P
1#"
b11 7&
1+&
1p
1J
1}
1.&
1?&
1'&
1j
1D
1#
1'"
#700000
0#
0'"
#705000
b0 !&
b0 =&
b101 }$
b10 p%
b0 Z%
b1000101 $
0.&
0?&
0+&
0p
0J
0}
1g%
1O
1)
1""
b1 q%
0U%
0L
0r
0~
b11 \%
1#
1'"
#710000
0#
0'"
#715000
b0 6&
b0 A%
b0 }$
b1000110 $
b101 !%
0q$
0*
0P
0#"
b0 \%
0[%
1Q%
1B
1h
1Y%
10%
b10 q%
0g%
0O
0)
0""
1m%
1[
15
1&"
1#
1'"
#720000
0#
0'"
#725000
0x#
b0 d$
b0 p%
b1000111 $
0'&
0j
0D
b0 7&
1<%
1*"
0=%
b0 B%
0Y%
00%
0Q%
0B
0h
1|$
1X$
1u$
13
1Y
1%"
0~$
b0 !%
1#
1'"
#730000
0#
0'"
#735000
b1 A%
1x#
b1001000 $
0u$
03
0Y
0%"
0|$
0X$
b0 e$
0c$
1b$
0y#
11"
1=%
0<%
0*"
b0 q%
0m%
0[
05
0&"
1#
1'"
#740000
0#
0'"
#745000
15%
1I%
b10 A%
b1 d$
b1001001 $
b1 B%
0b$
1y#
01"
1c$
1#
1'"
#750000
0#
0'"
#755000
1[$
1l$
b10 d$
b1 Z%
05%
0I%
b1001010 $
b1 e$
1[%
b10 B%
1#
1'"
#760000
0#
0'"
#765000
b1 6&
0[$
0l$
b100 }$
b1001011 $
1U%
1L
1r
1~
1P%
1A
1g
1x
b1 \%
b10 e$
1~$
1#
1'"
#770000
0#
0'"
#775000
b1 p%
b10 6&
b10 Z%
b1001100 $
b100 !%
1q$
1*
1P
1#"
b1 7&
1%&
1f
1@
1w
1#
1'"
#780000
0#
0'"
#785000
b101 }$
b10 p%
b11 6&
b1001101 $
0%&
0f
0@
0w
b10 7&
1g%
1O
1)
1""
b1 q%
0P%
0A
0g
0x
b10 \%
1#
1'"
#790000
0#
0'"
#795000
b0 }$
b10 !&
b10 =&
b11 Z%
b1001110 $
b101 !%
0q$
0*
0P
0#"
b10 q%
0g%
0O
0)
0""
1m%
1[
15
1&"
b11 7&
1+&
1p
1J
1}
1.&
1?&
1'&
1j
1D
1#
1'"
#800000
0#
0'"
#805000
b0 !&
b0 =&
b0 Z%
b0 d$
b0 p%
b1001111 $
0.&
0?&
0+&
0p
0J
0}
0U%
0L
0r
0~
b11 \%
1|$
1X$
1u$
13
1Y
1%"
0~$
b0 !%
1#
1'"
#810000
0#
0'"
#815000
b0 6&
b0 A%
b1010000 $
0u$
03
0Y
0%"
0|$
0X$
b0 e$
0c$
1b$
0y#
11"
b0 \%
0[%
1Q%
1B
1h
1Y%
10%
b0 q%
0m%
0[
05
0&"
1#
1'"
#820000
0#
0'"
#825000
0x#
b1 d$
b1010001 $
0'&
0j
0D
b0 7&
1<%
1*"
0=%
b0 B%
0Y%
00%
0Q%
0B
0h
0b$
1y#
01"
1c$
1#
1'"
#830000
0#
0'"
#835000
1[$
1l$
b10 d$
b1 A%
1x#
b1010010 $
b1 e$
1=%
0<%
0*"
1#
1'"
#840000
0#
0'"
#845000
15%
1I%
b10 A%
0[$
0l$
b100 }$
b1010011 $
b1 B%
b10 e$
1~$
1#
1'"
#850000
0#
0'"
#855000
b1 p%
b1 Z%
05%
0I%
b1010100 $
b100 !%
1q$
1*
1P
1#"
1[%
b10 B%
1#
1'"
#860000
0#
0'"
#865000
b101 }$
b10 p%
b1 6&
b1010101 $
1g%
1O
1)
1""
b1 q%
1U%
1L
1r
1~
1P%
1A
1g
1x
b1 \%
1#
1'"
#870000
0#
0'"
#875000
b0 }$
b10 6&
b10 Z%
b1010110 $
b101 !%
0q$
0*
0P
0#"
b10 q%
0g%
0O
0)
0""
1m%
1[
15
1&"
b1 7&
1%&
1f
1@
1w
1#
1'"
#880000
0#
0'"
#885000
b11 6&
b0 d$
b0 p%
b1010111 $
0%&
0f
0@
0w
b10 7&
0P%
0A
0g
0x
b10 \%
1|$
1X$
1u$
13
1Y
1%"
0~$
b0 !%
1#
1'"
#890000
0#
0'"
#895000
b10 !&
b10 =&
b11 Z%
b1011000 $
0u$
03
0Y
0%"
0|$
0X$
b0 e$
0c$
1b$
0y#
11"
b0 q%
0m%
0[
05
0&"
b11 7&
1+&
1p
1J
1}
1.&
1?&
1'&
1j
1D
1#
1'"
#900000
0#
0'"
#905000
b0 !&
b0 =&
b0 Z%
b1 d$
b1011001 $
0.&
0?&
0+&
0p
0J
0}
0U%
0L
0r
0~
b11 \%
0b$
1y#
01"
1c$
1#
1'"
#910000
0#
0'"
#915000
1[$
1l$
b10 d$
b0 6&
b0 A%
b1011010 $
b1 e$
b0 \%
0[%
1Q%
1B
1h
1Y%
10%
1#
1'"
#920000
0#
0'"
#925000
0x#
0[$
0l$
b100 }$
b1011011 $
0'&
0j
0D
b0 7&
1<%
1*"
0=%
b0 B%
0Y%
00%
0Q%
0B
0h
b10 e$
1~$
1#
1'"
#930000
0#
0'"
#935000
b1 p%
b1 A%
1x#
b1011100 $
b100 !%
1q$
1*
1P
1#"
1=%
0<%
0*"
1#
1'"
#940000
0#
0'"
#945000
b101 }$
b10 p%
15%
1I%
b10 A%
b1011101 $
1g%
1O
1)
1""
b1 q%
b1 B%
1#
1'"
#950000
0#
0'"
#955000
b1 Z%
05%
0I%
b0 }$
b1011110 $
b101 !%
0q$
0*
0P
0#"
1[%
b10 B%
b10 q%
0g%
0O
0)
0""
1m%
1[
15
1&"
1#
1'"
#960000
0#
0'"
#965000
b1 6&
b0 d$
b0 p%
b1011111 $
1U%
1L
1r
1~
1P%
1A
1g
1x
b1 \%
1|$
1X$
1u$
13
1Y
1%"
0~$
b0 !%
1#
1'"
#970000
0#
0'"
#975000
b10 6&
b10 Z%
b1100000 $
0u$
03
0Y
0%"
0|$
0X$
b0 e$
0c$
1b$
0y#
11"
b0 q%
0m%
0[
05
0&"
b1 7&
1%&
1f
1@
1w
1#
1'"
#980000
0#
0'"
#985000
b11 6&
b1 d$
b1100001 $
0%&
0f
0@
0w
b10 7&
0P%
0A
0g
0x
b10 \%
0b$
1y#
01"
1c$
1#
1'"
#990000
0#
0'"
#995000
1[$
1l$
b10 d$
b10 !&
b10 =&
b11 Z%
b1100010 $
b1 e$
b11 7&
1+&
1p
1J
1}
1.&
1?&
1'&
1j
1D
1#
1'"
#1000000
0#
0'"
#1005000
b0 !&
b0 =&
b0 Z%
0[$
0l$
b100 }$
b1100011 $
0.&
0?&
0+&
0p
0J
0}
0U%
0L
0r
0~
b11 \%
b10 e$
1~$
1#
1'"
#1010000
0#
0'"
#1015000
b1 p%
b0 6&
b0 A%
b1100100 $
b100 !%
1q$
1*
1P
1#"
b0 \%
0[%
1Q%
1B
1h
1Y%
10%
b1000 %
1#
1'"
