<!-- Compiled by morty-0.9.0 / 2025-06-23 09:58:29.638366762 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_lite_to_axi_intf</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_DATA_WIDTH">AXI_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiSize" class="impl"><code class="in-band"><a href="#parameter.AxiSize">AxiSize</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.in" class="impl"><code class="in-band"><a href="#port.in">in</a><span class="type-annotation">: AXI_LITE.Slave</span></code></h3><div class="docblock">
</div><h3 id="port.slv_aw_cache_i" class="impl"><code class="in-band"><a href="#port.slv_aw_cache_i">slv_aw_cache_i</a><span class="type-annotation">: input axi_pkg::cache_t</span></code></h3><div class="docblock">
</div><h3 id="port.slv_ar_cache_i" class="impl"><code class="in-band"><a href="#port.slv_ar_cache_i">slv_ar_cache_i</a><span class="type-annotation">: input axi_pkg::cache_t</span></code></h3><div class="docblock">
</div><h3 id="port.out" class="impl"><code class="in-band"><a href="#port.out">out</a><span class="type-annotation">: AXI_BUS.Master</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
