0.7
2020.2
Nov 18 2020
09:47:47
F:/FPGA_Project/KEY_LED/prj/KEY_LED.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
F:/FPGA_Project/KEY_LED/rtl/KEY_LED.v,1697525362,verilog,,,,KEY_LED,,,,,,,,
