TimeQuest Timing Analyzer report for multicycle
Tue Nov 26 16:28:43 2013
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'KEY[1]'
 12. Slow Model Setup: 'register_8bit_ir:IR2_reg|q[0]'
 13. Slow Model Setup: 'FSMExecute:FSMExecute|stop_operation_finished'
 14. Slow Model Hold: 'KEY[1]'
 15. Slow Model Hold: 'FSMExecute:FSMExecute|stop_operation_finished'
 16. Slow Model Hold: 'register_8bit_ir:IR2_reg|q[0]'
 17. Slow Model Recovery: 'KEY[1]'
 18. Slow Model Removal: 'KEY[1]'
 19. Slow Model Minimum Pulse Width: 'KEY[1]'
 20. Slow Model Minimum Pulse Width: 'register_8bit_ir:IR2_reg|q[0]'
 21. Slow Model Minimum Pulse Width: 'FSMExecute:FSMExecute|stop_operation_finished'
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'KEY[1]'
 32. Fast Model Setup: 'register_8bit_ir:IR2_reg|q[0]'
 33. Fast Model Setup: 'FSMExecute:FSMExecute|stop_operation_finished'
 34. Fast Model Hold: 'KEY[1]'
 35. Fast Model Hold: 'FSMExecute:FSMExecute|stop_operation_finished'
 36. Fast Model Hold: 'register_8bit_ir:IR2_reg|q[0]'
 37. Fast Model Recovery: 'KEY[1]'
 38. Fast Model Removal: 'KEY[1]'
 39. Fast Model Minimum Pulse Width: 'KEY[1]'
 40. Fast Model Minimum Pulse Width: 'register_8bit_ir:IR2_reg|q[0]'
 41. Fast Model Minimum Pulse Width: 'FSMExecute:FSMExecute|stop_operation_finished'
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Multicorner Timing Analysis Summary
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Progagation Delay
 50. Minimum Progagation Delay
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; multicycle                                                      ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; FSMExecute:FSMExecute|stop_operation_finished ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FSMExecute:FSMExecute|stop_operation_finished } ;
; KEY[1]                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[1] }                                        ;
; register_8bit_ir:IR2_reg|q[0]                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { register_8bit_ir:IR2_reg|q[0] }                 ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                ;
+------------+-----------------+-------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                    ;
+------------+-----------------+-------------------------------+-------------------------+
; 108.91 MHz ; 108.91 MHz      ; KEY[1]                        ;                         ;
; 524.11 MHz ; 222.22 MHz      ; register_8bit_ir:IR2_reg|q[0] ; limit due to hold check ;
+------------+-----------------+-------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow Model Setup Summary                                               ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -7.971 ; -457.417      ;
; register_8bit_ir:IR2_reg|q[0]                 ; -3.713 ; -12.326       ;
; FSMExecute:FSMExecute|stop_operation_finished ; -3.473 ; -15.560       ;
+-----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow Model Hold Summary                                                ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -2.472 ; -24.430       ;
; FSMExecute:FSMExecute|stop_operation_finished ; -2.418 ; -10.264       ;
; register_8bit_ir:IR2_reg|q[0]                 ; -2.250 ; -7.010        ;
+-----------------------------------------------+--------+---------------+


+---------------------------------+
; Slow Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[1] ; -1.292 ; -16.966       ;
+--------+--------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[1] ; -1.147 ; -15.034       ;
+--------+--------+---------------+


+------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -2.000 ; -350.222      ;
; register_8bit_ir:IR2_reg|q[0]                 ; -0.511 ; -8.198        ;
; FSMExecute:FSMExecute|stop_operation_finished ; 0.500  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[1]'                                                                                                                                                                        ;
+--------+---------------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -7.971 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; Z                             ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -1.200     ; 7.307      ;
; -7.714 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; Z                             ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 1.000        ; -1.443     ; 7.307      ;
; -7.563 ; register_8bit_ir:IR2_reg|q[5]                     ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.246     ; 8.353      ;
; -7.507 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[2]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -1.181     ; 6.862      ;
; -7.471 ; register_8bit:R2|q[1]                             ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.001     ; 8.506      ;
; -7.392 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]         ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.576     ; 7.852      ;
; -7.385 ; register_8bit:R2|q[0]                             ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.022     ; 8.399      ;
; -7.301 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]         ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.575     ; 7.762      ;
; -7.300 ; DataHazardControl:DataHazardControl|ALU_in2_BPSel ; Z                             ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.725     ; 7.111      ;
; -7.250 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[2]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 1.000        ; -1.424     ; 6.862      ;
; -7.149 ; register_8bit_ir:IR2_reg|q[6]                     ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.209     ; 7.976      ;
; -7.148 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[7]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -1.181     ; 6.503      ;
; -7.108 ; register_8bit_ir:IR2_reg|q[3]                     ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.209     ; 7.935      ;
; -7.107 ; register_8bit:R2|q[2]                             ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.001     ; 8.142      ;
; -7.038 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[3]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -1.181     ; 6.393      ;
; -7.006 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]         ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.545     ; 7.497      ;
; -6.977 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[5]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -1.181     ; 6.332      ;
; -6.926 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; N                             ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -1.179     ; 6.283      ;
; -6.891 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[7]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 1.000        ; -1.424     ; 6.503      ;
; -6.886 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2]         ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.575     ; 7.347      ;
; -6.872 ; DataHazardControl:DataHazardControl|ALU_in2_BPSel ; register_8bit:PC1|q[7]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.706     ; 6.702      ;
; -6.869 ; register_8bit_ir:IR2_reg|q[5]                     ; register_8bit:PC1|q[1]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.227     ; 7.678      ;
; -6.858 ; register_8bit_ir:IR2_reg|q[5]                     ; register_8bit:PC1|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.227     ; 7.667      ;
; -6.837 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]         ; register_8bit:PC1|q[2]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.556     ; 7.317      ;
; -6.818 ; register_8bit:R2|q[0]                             ; register_8bit:PC1|q[2]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.003     ; 7.851      ;
; -6.792 ; register_8bit:R2|q[0]                             ; register_8bit:PC1|q[1]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.003     ; 7.825      ;
; -6.785 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[4]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -1.181     ; 6.140      ;
; -6.781 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[3]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 1.000        ; -1.424     ; 6.393      ;
; -6.781 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[0]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -1.181     ; 6.136      ;
; -6.777 ; register_8bit:R2|q[1]                             ; register_8bit:PC1|q[1]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.018      ; 7.831      ;
; -6.766 ; register_8bit:R2|q[1]                             ; register_8bit:PC1|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.018      ; 7.820      ;
; -6.740 ; register_8bit_ir:IR2_reg|q[5]                     ; register_8bit:PC1|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.227     ; 7.549      ;
; -6.720 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[5]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 1.000        ; -1.424     ; 6.332      ;
; -6.716 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[1]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -1.181     ; 6.071      ;
; -6.698 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]         ; register_8bit:PC1|q[1]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.557     ; 7.177      ;
; -6.695 ; register_8bit:R1|q[0]                             ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.000      ; 7.731      ;
; -6.687 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]         ; register_8bit:PC1|q[3]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.557     ; 7.166      ;
; -6.669 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; N                             ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 1.000        ; -1.422     ; 6.283      ;
; -6.667 ; register_8bit:R2|q[0]                             ; register_8bit:PC1|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.003     ; 7.700      ;
; -6.650 ; DataHazardControl:DataHazardControl|ALU_in2_BPSel ; N                             ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.704     ; 6.482      ;
; -6.649 ; register_8bit:R2|q[3]                             ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.001     ; 7.684      ;
; -6.648 ; register_8bit:R2|q[1]                             ; register_8bit:PC1|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.018      ; 7.702      ;
; -6.606 ; DataHazardControl:DataHazardControl|ALU_in2_BPSel ; register_8bit:PC1|q[1]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.706     ; 6.436      ;
; -6.595 ; DataHazardControl:DataHazardControl|ALU_in2_BPSel ; register_8bit:PC1|q[3]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.706     ; 6.425      ;
; -6.569 ; register_8bit_ir:IR2_reg|q[5]                     ; register_8bit:PC1|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.227     ; 7.378      ;
; -6.569 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]         ; register_8bit:PC1|q[7]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.557     ; 7.048      ;
; -6.562 ; register_8bit:R2|q[0]                             ; register_8bit:PC1|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.003     ; 7.595      ;
; -6.542 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[6]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -1.181     ; 5.897      ;
; -6.541 ; register_8bit_ir:IR2_reg|q[3]                     ; register_8bit:PC1|q[2]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.190     ; 7.387      ;
; -6.528 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[4]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 1.000        ; -1.424     ; 6.140      ;
; -6.524 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[0]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 1.000        ; -1.424     ; 6.136      ;
; -6.518 ; register_8bit_ir:IR2_reg|q[5]                     ; N                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.225     ; 7.329      ;
; -6.515 ; register_8bit_ir:IR2_reg|q[4]                     ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.211     ; 7.340      ;
; -6.515 ; register_8bit_ir:IR2_reg|q[3]                     ; register_8bit:PC1|q[1]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.190     ; 7.361      ;
; -6.478 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]         ; register_8bit:PC1|q[7]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.556     ; 6.958      ;
; -6.477 ; register_8bit:R2|q[1]                             ; register_8bit:PC1|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.018      ; 7.531      ;
; -6.465 ; register_8bit_ir:IR2_reg|q[5]                     ; register_8bit:PC1|q[2]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.227     ; 7.274      ;
; -6.459 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[1]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 1.000        ; -1.424     ; 6.071      ;
; -6.432 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]         ; register_8bit:PC1|q[2]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.526     ; 6.942      ;
; -6.427 ; register_8bit_ir:IR2_reg|q[7]                     ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.246     ; 7.217      ;
; -6.426 ; register_8bit:R2|q[1]                             ; N                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.020      ; 7.482      ;
; -6.422 ; register_8bit_ir:IR2_reg|q[5]                     ; register_8bit:PC1|q[0]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.227     ; 7.231      ;
; -6.422 ; register_8bit:R2|q[0]                             ; register_8bit:PC1|q[6]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.003     ; 7.455      ;
; -6.406 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]         ; register_8bit:PC1|q[1]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.526     ; 6.916      ;
; -6.398 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]         ; register_8bit:PC1|q[5]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.557     ; 6.877      ;
; -6.391 ; register_8bit:R2|q[0]                             ; register_8bit:PC1|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.003     ; 7.424      ;
; -6.390 ; register_8bit_ir:IR2_reg|q[3]                     ; register_8bit:PC1|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.190     ; 7.236      ;
; -6.377 ; register_8bit_ir:IR2_reg|q[5]                     ; register_8bit:PC1|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.227     ; 7.186      ;
; -6.373 ; register_8bit:R2|q[1]                             ; register_8bit:PC1|q[2]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.018      ; 7.427      ;
; -6.368 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]         ; register_8bit:PC1|q[3]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.556     ; 6.848      ;
; -6.358 ; register_8bit:R2|q[5]                             ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.022     ; 7.372      ;
; -6.354 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]         ; register_8bit:PC1|q[2]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.557     ; 6.833      ;
; -6.351 ; register_8bit:R1|q[2]                             ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.001     ; 7.386      ;
; -6.347 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]         ; N                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.555     ; 6.828      ;
; -6.340 ; register_8bit:R2|q[0]                             ; N                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.001     ; 7.375      ;
; -6.330 ; register_8bit:R2|q[1]                             ; register_8bit:PC1|q[0]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.018      ; 7.384      ;
; -6.326 ; register_8bit_ir:IR2_reg|q[6]                     ; register_8bit:PC1|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.190     ; 7.172      ;
; -6.319 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2]         ; register_8bit:PC1|q[2]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.556     ; 6.799      ;
; -6.307 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]         ; register_8bit:PC1|q[5]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.556     ; 6.787      ;
; -6.306 ; DataHazardControl:DataHazardControl|ALU_in2_BPSel ; register_8bit:PC1|q[5]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.706     ; 6.136      ;
; -6.293 ; register_8bit:ALUOut_reg|q[3]                     ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.000      ; 7.329      ;
; -6.293 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2]         ; register_8bit:PC1|q[1]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.556     ; 6.773      ;
; -6.285 ; register_8bit_ir:IR2_reg|q[3]                     ; register_8bit:PC1|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.190     ; 7.131      ;
; -6.285 ; register_8bit:R2|q[1]                             ; register_8bit:PC1|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.018      ; 7.339      ;
; -6.285 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:PC1|q[6]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 1.000        ; -1.424     ; 5.897      ;
; -6.284 ; register_8bit:R2|q[2]                             ; register_8bit:PC1|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.018      ; 7.338      ;
; -6.281 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]         ; register_8bit:PC1|q[3]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.526     ; 6.791      ;
; -6.264 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:ALUOut_reg|q[2] ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -1.200     ; 5.600      ;
; -6.256 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]         ; N                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.554     ; 6.738      ;
; -6.251 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]         ; register_8bit:PC1|q[0]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.557     ; 6.730      ;
; -6.237 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel ; register_8bit:ALUOut_reg|q[5] ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -1.180     ; 5.593      ;
; -6.232 ; register_8bit:R2|q[0]                             ; register_8bit:PC1|q[0]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.003     ; 7.265      ;
; -6.217 ; DataHazardControl:DataHazardControl|ALU_in2_BPSel ; register_8bit:PC1|q[2]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.706     ; 6.047      ;
; -6.208 ; register_8bit_ir:IR2_reg|q[6]                     ; register_8bit:PC1|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.190     ; 7.054      ;
; -6.206 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]         ; register_8bit:PC1|q[4]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.557     ; 6.685      ;
; -6.199 ; register_8bit:R2|q[0]                             ; register_8bit:PC1|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.003     ; 7.232      ;
; -6.183 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]         ; register_8bit:PC1|q[7]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.526     ; 6.693      ;
; -6.180 ; register_8bit:R2|q[5]                             ; register_8bit:PC1|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.003     ; 7.213      ;
; -6.168 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2]         ; register_8bit:PC1|q[3]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.556     ; 6.648      ;
; -6.166 ; register_8bit:R2|q[2]                             ; register_8bit:PC1|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.018      ; 7.220      ;
+--------+---------------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'register_8bit_ir:IR2_reg|q[0]'                                                                                                                                                           ;
+--------+-------------------------------+-----------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                   ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -3.713 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.050      ; 2.280      ;
; -3.660 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.031      ; 2.208      ;
; -3.517 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.050      ; 2.084      ;
; -3.450 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.050      ; 2.017      ;
; -3.341 ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.050      ; 1.908      ;
; -3.242 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.050      ; 1.809      ;
; -3.218 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.001     ; 2.727      ;
; -3.102 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.050      ; 1.669      ;
; -2.901 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.064     ; 2.650      ;
; -2.813 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.001     ; 2.322      ;
; -2.705 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.064     ; 2.454      ;
; -2.700 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.020     ; 2.190      ;
; -2.617 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.001     ; 2.126      ;
; -2.514 ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.001     ; 2.023      ;
; -2.494 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.601      ; 2.572      ;
; -2.440 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.064     ; 2.189      ;
; -2.430 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.064     ; 2.179      ;
; -2.387 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.083     ; 2.117      ;
; -2.342 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.001     ; 1.851      ;
; -2.330 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.265      ; 2.572      ;
; -2.298 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.601      ; 2.376      ;
; -2.290 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.064     ; 2.039      ;
; -2.202 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.001     ; 1.711      ;
; -2.175 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.542      ; 2.727      ;
; -2.134 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.265      ; 2.376      ;
; -2.132 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.582      ; 2.191      ;
; -2.127 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.601      ; 2.205      ;
; -2.074 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.263      ; 2.650      ;
; -2.023 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.601      ; 2.101      ;
; -1.968 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.246      ; 2.191      ;
; -1.963 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.265      ; 2.205      ;
; -1.883 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.601      ; 1.961      ;
; -1.878 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.263      ; 2.454      ;
; -1.859 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.265      ; 2.101      ;
; -1.770 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.542      ; 2.322      ;
; -1.719 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.265      ; 1.961      ;
; -1.657 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.523      ; 2.190      ;
; -1.613 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.263      ; 2.189      ;
; -1.603 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.263      ; 2.179      ;
; -1.574 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.542      ; 2.126      ;
; -1.560 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.244      ; 2.117      ;
; -1.510 ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 0.601      ; 1.588      ;
; -1.471 ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.542      ; 2.023      ;
; -1.463 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.263      ; 2.039      ;
; -1.346 ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.265      ; 1.588      ;
; -1.299 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.542      ; 1.851      ;
; -1.159 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 0.542      ; 1.711      ;
; -0.454 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 2.831      ; 2.052      ;
; 0.046  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 2.831      ; 2.052      ;
; 0.101  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 2.780      ; 2.439      ;
; 0.455  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 3.046      ; 2.318      ;
; 0.601  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 2.780      ; 2.439      ;
; 0.644  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 3.323      ; 2.439      ;
; 0.791  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 3.382      ; 2.318      ;
; 0.882  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 2.717      ; 1.898      ;
; 0.955  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 3.046      ; 2.318      ;
; 1.144  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 3.323      ; 2.439      ;
; 1.209  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 3.044      ; 1.898      ;
; 1.291  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 3.382      ; 2.318      ;
; 1.382  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 2.717      ; 1.898      ;
; 1.709  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 3.044      ; 1.898      ;
+--------+-------------------------------+-----------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                                                                           ;
+--------+-------------------------------+-------------------------------------------+-------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                   ; Launch Clock                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------+-------------------------------+-----------------------------------------------+--------------+------------+------------+
; -3.473 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.647      ; 2.722      ;
; -3.419 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.628      ; 2.649      ;
; -3.323 ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.591      ; 2.516      ;
; -3.254 ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.626      ; 2.482      ;
; -3.225 ; Z                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.837      ; 2.664      ;
; -3.222 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.647      ; 2.471      ;
; -3.047 ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.591      ; 2.240      ;
; -2.455 ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.628      ; 1.685      ;
; -2.382 ; N                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.816      ; 1.800      ;
; -2.168 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.504      ; 2.720      ;
; -2.148 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.385      ; 2.477      ;
; -2.114 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.485      ; 2.647      ;
; -2.068 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.386      ; 2.563      ;
; -1.920 ; Z                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.694      ; 2.662      ;
; -1.893 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.385      ; 2.430      ;
; -1.519 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.367      ; 1.995      ;
; -1.455 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.366      ; 1.973      ;
; -1.442 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.370      ; 1.988      ;
; -1.410 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.370      ; 2.098      ;
; -1.297 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.370      ; 1.843      ;
; -1.263 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.370      ; 1.951      ;
; -1.254 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.385      ; 1.583      ;
; -1.214 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.386      ; 1.709      ;
; -1.179 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.385      ; 1.716      ;
; -1.174 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.351      ; 1.701      ;
; -1.146 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.351      ; 1.815      ;
; -1.077 ; N                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.673      ; 1.798      ;
; -1.022 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.504      ; 1.574      ;
; -0.958 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.355      ; 1.631      ;
; -0.588 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.355      ; 1.261      ;
; 0.290  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 3.166      ; 2.778      ;
; 0.365  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 3.167      ; 2.661      ;
; 0.447  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 3.151      ; 2.630      ;
; 0.477  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 3.151      ; 2.742      ;
; 0.520  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 3.428      ; 1.260      ;
; 0.671  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 3.166      ; 2.189      ;
; 0.790  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 3.166      ; 2.778      ;
; 0.865  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 3.167      ; 2.661      ;
; 0.947  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 3.151      ; 2.630      ;
; 0.977  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 3.151      ; 2.742      ;
; 1.020  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 3.428      ; 1.260      ;
; 1.171  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 3.166      ; 2.189      ;
; 1.337  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 3.136      ; 1.867      ;
; 1.824  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|squashIR2           ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 3.285      ; 1.259      ;
; 1.837  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 3.136      ; 1.867      ;
; 2.324  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|squashIR2           ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 3.285      ; 1.259      ;
+--------+-------------------------------+-------------------------------------------+-------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -2.472 ; FSMExecute:FSMExecute|stop_operation_finished ; FSMExecute:FSMExecute|stop_operation_finished                                                                        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.613      ; 0.657      ;
; -1.972 ; FSMExecute:FSMExecute|stop_operation_finished ; FSMExecute:FSMExecute|stop_operation_finished                                                                        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.613      ; 0.657      ;
; -1.564 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[0]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.562      ;
; -1.281 ; register_8bit_ir:IR2_reg|q[0]                 ; register_8bit_ir:IR3_reg|q[0]                                                                                        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 2.781      ; 2.016      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[8]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[7]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[6]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[5]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[4]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[3]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[2]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[1]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[9]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[10]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[11]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[12]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[13]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[14]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.154 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[15]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.610      ; 1.972      ;
; -1.064 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[0]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.562      ;
; -0.781 ; register_8bit_ir:IR2_reg|q[0]                 ; register_8bit_ir:IR3_reg|q[0]                                                                                        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; -0.500       ; 2.781      ; 2.016      ;
; -0.684 ; FSMExecute:FSMExecute|stop_operation_finished ; N                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.612      ; 2.444      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[8]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[7]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[6]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[5]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[4]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[3]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[2]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[1]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[9]                                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[10]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[11]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[12]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[13]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[14]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.654 ; FSMExecute:FSMExecute|stop_operation_finished ; counter[15]                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.610      ; 1.972      ;
; -0.373 ; FSMExecute:FSMExecute|stop_operation_finished ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_we_reg ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.667      ; 2.778      ;
; -0.184 ; FSMExecute:FSMExecute|stop_operation_finished ; N                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.612      ; 2.444      ;
; -0.127 ; register_8bit_ir:IR2_reg|q[0]                 ; N                                                                                                                    ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 2.612      ; 3.001      ;
; -0.122 ; FSMExecute:FSMExecute|stop_operation_finished ; Z                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.591      ; 2.985      ;
; -0.078 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[0]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.641      ; 3.047      ;
; -0.078 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[1]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.641      ; 3.047      ;
; -0.078 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[2]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.641      ; 3.047      ;
; -0.078 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[3]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.641      ; 3.047      ;
; -0.078 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[4]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.641      ; 3.047      ;
; -0.078 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[5]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.641      ; 3.047      ;
; -0.078 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[6]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.641      ; 3.047      ;
; -0.078 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[7]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.641      ; 3.047      ;
; 0.127  ; FSMExecute:FSMExecute|stop_operation_finished ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_we_reg ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.667      ; 2.778      ;
; 0.173  ; register_8bit_ir:IR2_reg|q[0]                 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_we_reg ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 2.667      ; 3.324      ;
; 0.334  ; register_8bit_ir:IR1_reg|q[3]                 ; register_8bit_ir:IR2_reg|q[3]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.187      ; 0.787      ;
; 0.373  ; register_8bit_ir:IR2_reg|q[0]                 ; N                                                                                                                    ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; -0.500       ; 2.612      ; 3.001      ;
; 0.378  ; FSMExecute:FSMExecute|stop_operation_finished ; Z                                                                                                                    ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.591      ; 2.985      ;
; 0.391  ; counter[0]                                    ; counter[0]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.657      ;
; 0.422  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[0]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.641      ; 3.047      ;
; 0.422  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[1]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.641      ; 3.047      ;
; 0.422  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[2]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.641      ; 3.047      ;
; 0.422  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[3]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.641      ; 3.047      ;
; 0.422  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[4]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.641      ; 3.047      ;
; 0.422  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[5]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.641      ; 3.047      ;
; 0.422  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[6]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.641      ; 3.047      ;
; 0.422  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit:MDR_reg|q[7]                                                                                           ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.641      ; 3.047      ;
; 0.435  ; register_8bit_ir:IR2_reg|q[0]                 ; Z                                                                                                                    ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 2.591      ; 3.542      ;
; 0.484  ; register_8bit_ir:IR1_reg|q[6]                 ; register_8bit_ir:IR2_reg|q[6]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.187      ; 0.937      ;
; 0.521  ; register_8bit:PC1|q[7]                        ; register_8bit:PC1|q[7]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.787      ;
; 0.527  ; counter[15]                                   ; counter[15]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.793      ;
; 0.529  ; register_8bit:PC1|q[0]                        ; register_8bit:PC2|q[0]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.795      ;
; 0.540  ; register_8bit:PC1|q[5]                        ; register_8bit:PC2|q[5]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.806      ;
; 0.541  ; register_8bit:PC1|q[3]                        ; register_8bit:PC2|q[3]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.807      ;
; 0.634  ; register_8bit:PC1|q[1]                        ; register_8bit:PC2|q[1]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.900      ;
; 0.641  ; register_8bit_ir:IR1_reg|q[1]                 ; register_8bit_ir:IR2_reg|q[1]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.168      ; 1.075      ;
; 0.649  ; register_8bit:PC1|q[2]                        ; register_8bit:PC2|q[2]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.915      ;
; 0.649  ; register_8bit:PC1|q[4]                        ; register_8bit:PC2|q[4]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.915      ;
; 0.660  ; register_8bit:PC2|q[7]                        ; register_8bit:PC3|q[7]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.926      ;
; 0.661  ; register_8bit:PC2|q[6]                        ; register_8bit:PC3|q[6]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.927      ;
; 0.673  ; register_8bit_ir:IR2_reg|q[0]                 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_we_reg ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; -0.500       ; 2.667      ; 3.324      ;
; 0.685  ; register_8bit_ir:IR1_reg|q[2]                 ; register_8bit_ir:IR2_reg|q[2]                                                                                        ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.168      ; 1.119      ;
; 0.700  ; RF:RF_block|k2[3]                             ; register_8bit:R1|q[3]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.966      ;
; 0.704  ; RF:RF_block|k2[3]                             ; register_8bit:R2|q[3]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.970      ;
; 0.727  ; register_8bit_ir:IR1_reg|q[4]                 ; register_8bit:R2|q[0]                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.993      ;
; 0.744  ; register_8bit_ir:IR2_reg|q[0]                 ; FSMExecute:FSMExecute|stop_operation_finished                                                                        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 2.613      ; 3.873      ;
; 0.787  ; register_8bit_ir:IR2_reg|q[0]                 ; register_8bit:MDR_reg|q[0]                                                                                           ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 2.641      ; 3.912      ;
; 0.787  ; register_8bit_ir:IR2_reg|q[0]                 ; register_8bit:MDR_reg|q[1]                                                                                           ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 2.641      ; 3.912      ;
; 0.787  ; register_8bit_ir:IR2_reg|q[0]                 ; register_8bit:MDR_reg|q[2]                                                                                           ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 2.641      ; 3.912      ;
; 0.787  ; register_8bit_ir:IR2_reg|q[0]                 ; register_8bit:MDR_reg|q[3]                                                                                           ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 2.641      ; 3.912      ;
; 0.787  ; register_8bit_ir:IR2_reg|q[0]                 ; register_8bit:MDR_reg|q[4]                                                                                           ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 2.641      ; 3.912      ;
; 0.787  ; register_8bit_ir:IR2_reg|q[0]                 ; register_8bit:MDR_reg|q[5]                                                                                           ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 2.641      ; 3.912      ;
; 0.787  ; register_8bit_ir:IR2_reg|q[0]                 ; register_8bit:MDR_reg|q[6]                                                                                           ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 2.641      ; 3.912      ;
; 0.787  ; register_8bit_ir:IR2_reg|q[0]                 ; register_8bit:MDR_reg|q[7]                                                                                           ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 2.641      ; 3.912      ;
; 0.795  ; counter[1]                                    ; counter[1]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.061      ;
; 0.802  ; counter[14]                                   ; counter[14]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; register_8bit:PC1|q[1]                        ; register_8bit:PC1|q[1]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; counter[2]                                    ; counter[2]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; counter[8]                                    ; counter[8]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter[5]                                    ; counter[5]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter[3]                                    ; counter[3]                                                                                                           ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter[10]                                   ; counter[10]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; counter[12]                                   ; counter[12]                                                                                                          ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.811  ; register_8bit:PC1|q[3]                        ; register_8bit:PC1|q[3]                                                                                               ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 1.077      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                                                                            ;
+--------+-------------------------------+-------------------------------------------+-------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                   ; Launch Clock                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------+-------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.418 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 3.428      ; 1.260      ;
; -2.276 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|squashIR2           ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 3.285      ; 1.259      ;
; -1.918 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 3.428      ; 1.260      ;
; -1.776 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|squashIR2           ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 3.285      ; 1.259      ;
; -1.519 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 3.136      ; 1.867      ;
; -1.227 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 3.166      ; 2.189      ;
; -1.019 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 3.136      ; 1.867      ;
; -0.771 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 3.151      ; 2.630      ;
; -0.756 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 3.167      ; 2.661      ;
; -0.727 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 3.166      ; 2.189      ;
; -0.659 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 3.151      ; 2.742      ;
; -0.638 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 3.166      ; 2.778      ;
; -0.271 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 3.151      ; 2.630      ;
; -0.256 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 3.167      ; 2.661      ;
; -0.159 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 3.151      ; 2.742      ;
; -0.138 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 3.166      ; 2.778      ;
; 0.906  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.355      ; 1.261      ;
; 0.984  ; N                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.816      ; 1.800      ;
; 1.057  ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.628      ; 1.685      ;
; 1.070  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.504      ; 1.574      ;
; 1.125  ; N                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.673      ; 1.798      ;
; 1.198  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.385      ; 1.583      ;
; 1.276  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.355      ; 1.631      ;
; 1.323  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.386      ; 1.709      ;
; 1.331  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.385      ; 1.716      ;
; 1.350  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.351      ; 1.701      ;
; 1.464  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.351      ; 1.815      ;
; 1.473  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.370      ; 1.843      ;
; 1.581  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.370      ; 1.951      ;
; 1.607  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.366      ; 1.973      ;
; 1.618  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.370      ; 1.988      ;
; 1.628  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.367      ; 1.995      ;
; 1.649  ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.591      ; 2.240      ;
; 1.728  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.370      ; 2.098      ;
; 1.824  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.647      ; 2.471      ;
; 1.827  ; Z                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.837      ; 2.664      ;
; 1.856  ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.626      ; 2.482      ;
; 1.925  ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.591      ; 2.516      ;
; 1.968  ; Z                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.694      ; 2.662      ;
; 2.021  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.628      ; 2.649      ;
; 2.045  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.385      ; 2.430      ;
; 2.075  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.647      ; 2.722      ;
; 2.092  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.385      ; 2.477      ;
; 2.162  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.485      ; 2.647      ;
; 2.177  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.386      ; 2.563      ;
; 2.216  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.504      ; 2.720      ;
+--------+-------------------------------+-------------------------------------------+-------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'register_8bit_ir:IR2_reg|q[0]'                                                                                                                                                            ;
+--------+-------------------------------+-----------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                   ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.250 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 4.034      ; 2.034      ;
; -2.007 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 3.791      ; 2.034      ;
; -1.832 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 3.480      ; 1.898      ;
; -1.750 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 4.034      ; 2.034      ;
; -1.732 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 3.380      ; 1.898      ;
; -1.514 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 3.316      ; 2.052      ;
; -1.507 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 3.791      ; 2.034      ;
; -1.414 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 3.482      ; 2.318      ;
; -1.394 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 3.462      ; 2.318      ;
; -1.332 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 3.480      ; 1.898      ;
; -1.232 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 3.380      ; 1.898      ;
; -1.014 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 3.316      ; 2.052      ;
; -0.914 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 3.482      ; 2.318      ;
; -0.894 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 3.462      ; 2.318      ;
; 0.400  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.253      ; 1.653      ;
; 0.458  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.253      ; 1.711      ;
; 0.580  ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.253      ; 1.833      ;
; 0.598  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.253      ; 1.851      ;
; 0.873  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.253      ; 2.126      ;
; 0.887  ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.701      ; 1.588      ;
; 0.956  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.234      ; 2.190      ;
; 1.069  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.253      ; 2.322      ;
; 1.143  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 1.010      ; 1.653      ;
; 1.201  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 1.010      ; 1.711      ;
; 1.260  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.701      ; 1.961      ;
; 1.323  ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 1.010      ; 1.833      ;
; 1.340  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.699      ; 2.039      ;
; 1.341  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 1.010      ; 1.851      ;
; 1.400  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.701      ; 2.101      ;
; 1.407  ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.681      ; 1.588      ;
; 1.437  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.680      ; 2.117      ;
; 1.480  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.699      ; 2.179      ;
; 1.490  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.699      ; 2.189      ;
; 1.504  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.701      ; 2.205      ;
; 1.509  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.682      ; 2.191      ;
; 1.616  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 1.010      ; 2.126      ;
; 1.634  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.535      ; 1.669      ;
; 1.675  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.701      ; 2.376      ;
; 1.699  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.991      ; 2.190      ;
; 1.755  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.699      ; 2.454      ;
; 1.774  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.535      ; 1.809      ;
; 1.780  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.681      ; 1.961      ;
; 1.812  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 1.010      ; 2.322      ;
; 1.871  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.701      ; 2.572      ;
; 1.873  ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.535      ; 1.908      ;
; 1.920  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.681      ; 2.101      ;
; 1.940  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.599      ; 2.039      ;
; 1.951  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.699      ; 2.650      ;
; 1.982  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.535      ; 2.017      ;
; 2.024  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.681      ; 2.205      ;
; 2.029  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.662      ; 2.191      ;
; 2.037  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.580      ; 2.117      ;
; 2.049  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.535      ; 2.084      ;
; 2.080  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.599      ; 2.179      ;
; 2.090  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.599      ; 2.189      ;
; 2.192  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.516      ; 2.208      ;
; 2.195  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.681      ; 2.376      ;
; 2.245  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.535      ; 2.280      ;
; 2.355  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.599      ; 2.454      ;
; 2.391  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.681      ; 2.572      ;
; 2.551  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.599      ; 2.650      ;
+--------+-------------------------------+-----------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'KEY[1]'                                                                                                                                                                 ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -1.292 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.483     ; 1.845      ;
; -1.240 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.448     ; 1.828      ;
; -1.240 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.448     ; 1.828      ;
; -1.064 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.504     ; 1.596      ;
; -1.064 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.504     ; 1.596      ;
; -1.040 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.672     ; 1.404      ;
; -1.040 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.672     ; 1.404      ;
; -1.040 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.672     ; 1.404      ;
; -1.040 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.672     ; 1.404      ;
; -1.040 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.672     ; 1.404      ;
; -1.040 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.672     ; 1.404      ;
; -1.040 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.672     ; 1.404      ;
; -1.040 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.672     ; 1.404      ;
; -1.040 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.672     ; 1.404      ;
; -0.853 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.485     ; 1.404      ;
; -0.853 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.485     ; 1.404      ;
; 0.978  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.802      ; 2.610      ;
; 1.030  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.837      ; 2.593      ;
; 1.030  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.837      ; 2.593      ;
; 1.206  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.781      ; 2.361      ;
; 1.206  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.781      ; 2.361      ;
; 1.230  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.613      ; 2.169      ;
; 1.230  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.613      ; 2.169      ;
; 1.230  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.613      ; 2.169      ;
; 1.230  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.613      ; 2.169      ;
; 1.230  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.613      ; 2.169      ;
; 1.230  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.613      ; 2.169      ;
; 1.230  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.613      ; 2.169      ;
; 1.230  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.613      ; 2.169      ;
; 1.230  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.613      ; 2.169      ;
; 1.417  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.800      ; 2.169      ;
; 1.417  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 2.800      ; 2.169      ;
; 1.478  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.802      ; 2.610      ;
; 1.530  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.837      ; 2.593      ;
; 1.530  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.837      ; 2.593      ;
; 1.706  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.781      ; 2.361      ;
; 1.706  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.781      ; 2.361      ;
; 1.730  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.613      ; 2.169      ;
; 1.730  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.613      ; 2.169      ;
; 1.730  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.613      ; 2.169      ;
; 1.730  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.613      ; 2.169      ;
; 1.730  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.613      ; 2.169      ;
; 1.730  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.613      ; 2.169      ;
; 1.730  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.613      ; 2.169      ;
; 1.730  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.613      ; 2.169      ;
; 1.730  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.613      ; 2.169      ;
; 1.917  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.800      ; 2.169      ;
; 1.917  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 2.800      ; 2.169      ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'KEY[1]'                                                                                                                                                                  ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -1.147 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.800      ; 2.169      ;
; -1.147 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.800      ; 2.169      ;
; -0.960 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.613      ; 2.169      ;
; -0.960 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.613      ; 2.169      ;
; -0.960 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.613      ; 2.169      ;
; -0.960 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.613      ; 2.169      ;
; -0.960 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.613      ; 2.169      ;
; -0.960 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.613      ; 2.169      ;
; -0.960 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.613      ; 2.169      ;
; -0.960 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.613      ; 2.169      ;
; -0.960 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.613      ; 2.169      ;
; -0.936 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.781      ; 2.361      ;
; -0.936 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.781      ; 2.361      ;
; -0.760 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.837      ; 2.593      ;
; -0.760 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.837      ; 2.593      ;
; -0.708 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 2.802      ; 2.610      ;
; -0.647 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.800      ; 2.169      ;
; -0.647 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.800      ; 2.169      ;
; -0.460 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.613      ; 2.169      ;
; -0.460 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.613      ; 2.169      ;
; -0.460 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.613      ; 2.169      ;
; -0.460 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.613      ; 2.169      ;
; -0.460 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.613      ; 2.169      ;
; -0.460 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.613      ; 2.169      ;
; -0.460 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.613      ; 2.169      ;
; -0.460 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.613      ; 2.169      ;
; -0.460 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.613      ; 2.169      ;
; -0.436 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.781      ; 2.361      ;
; -0.436 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.781      ; 2.361      ;
; -0.260 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.837      ; 2.593      ;
; -0.260 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.837      ; 2.593      ;
; -0.208 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 2.802      ; 2.610      ;
; 1.623  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.485     ; 1.404      ;
; 1.623  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.485     ; 1.404      ;
; 1.810  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.672     ; 1.404      ;
; 1.810  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.672     ; 1.404      ;
; 1.810  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.672     ; 1.404      ;
; 1.810  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.672     ; 1.404      ;
; 1.810  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.672     ; 1.404      ;
; 1.810  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.672     ; 1.404      ;
; 1.810  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.672     ; 1.404      ;
; 1.810  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.672     ; 1.404      ;
; 1.810  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.672     ; 1.404      ;
; 1.834  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.504     ; 1.596      ;
; 1.834  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.504     ; 1.596      ;
; 2.010  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.448     ; 1.828      ;
; 2.010  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.448     ; 1.828      ;
; 2.062  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.483     ; 1.845      ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Rise       ; register_8bit:MDR_reg|q[0]                                                                                                 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Rise       ; register_8bit:MDR_reg|q[0]                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'register_8bit_ir:IR2_reg|q[0]'                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------------+
; -0.511 ; -0.511       ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ;
; -0.511 ; -0.511       ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ;
; -0.511 ; -0.511       ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel|datac                     ;
; -0.511 ; -0.511       ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel|datac                     ;
; -0.511 ; -0.511       ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~6|combout                 ;
; -0.511 ; -0.511       ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~6|combout                 ;
; -0.511 ; -0.511       ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~9|combout                 ;
; -0.511 ; -0.511       ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~9|combout                 ;
; -0.511 ; -0.511       ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~9|datac                   ;
; -0.511 ; -0.511       ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~9|datac                   ;
; -0.211 ; -0.211       ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ;
; -0.211 ; -0.211       ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ;
; -0.211 ; -0.211       ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel|datac                     ;
; -0.211 ; -0.211       ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel|datac                     ;
; -0.211 ; -0.211       ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~7|combout                 ;
; -0.211 ; -0.211       ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~7|combout                 ;
; -0.211 ; -0.211       ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~9|combout                 ;
; -0.211 ; -0.211       ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~9|combout                 ;
; -0.211 ; -0.211       ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~9|datab                   ;
; -0.211 ; -0.211       ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~9|datab                   ;
; -0.163 ; -0.163       ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ;
; -0.163 ; -0.163       ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ;
; -0.163 ; -0.163       ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_address_BPSel|datad             ;
; -0.163 ; -0.163       ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_address_BPSel|datad             ;
; -0.163 ; -0.163       ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_address_BPSel~0|combout         ;
; -0.163 ; -0.163       ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_address_BPSel~0|combout         ;
; 0.015  ; 0.015        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ;
; 0.015  ; 0.015        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel|dataa                     ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel|dataa                     ;
; 0.015  ; 0.015        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~2|combout                 ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~2|combout                 ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_address_BPSel|datad             ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_address_BPSel|datad             ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_address_BPSel~0|combout         ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_address_BPSel~0|combout         ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_address_BPSel~0|datad           ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_address_BPSel~0|datad           ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel|datad                ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel|datad                ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel~2|combout            ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel~2|combout            ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel~3|combout            ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel~3|combout            ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel~3|datad              ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel~3|datad              ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_data_BPSel|datad                ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_data_BPSel|datad                ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_data_BPSel~3|combout            ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_data_BPSel~3|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~10|combout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~10|combout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~10|datad                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~10|datad                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~2|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~2|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~2|dataa                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~2|dataa                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~4|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~4|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~4|datab                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~4|datab                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~5|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~5|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~5|dataa                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~5|dataa                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|dataa                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|dataa                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|datab                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|datab                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~6|datac                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~6|datac                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|datad                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|datad                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|dataa                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|dataa                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|datab                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|datab                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|datac                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|datac                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~9|datab                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~9|datab                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~9|datac                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~9|datac                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~0|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~0|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~0|dataa                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~0|dataa                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~2|dataa                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~2|dataa                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|PCSel                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|PCSel                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|squashIR2                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|squashIR2                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in1_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in1_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[1]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[1]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[2]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[2]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[0]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[0]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[1]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[1]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|PCSel|datab                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|PCSel|datab                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|squashIR2|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|squashIR2|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 10.829 ; 10.829 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 10.829 ; 10.829 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 9.300  ; 9.300  ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 10.506 ; 10.506 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 9.743  ; 9.743  ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 9.244  ; 9.244  ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 9.678  ; 9.678  ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 9.673  ; 9.673  ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 10.849 ; 10.849 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 9.886  ; 9.886  ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 9.478  ; 9.478  ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 9.960  ; 9.960  ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 9.950  ; 9.950  ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 9.722  ; 9.722  ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 9.716  ; 9.716  ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 10.849 ; 10.849 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 9.435  ; 9.435  ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 8.807  ; 8.807  ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 9.435  ; 9.435  ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 9.268  ; 9.268  ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 9.241  ; 9.241  ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 8.810  ; 8.810  ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 8.982  ; 8.982  ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 8.798  ; 8.798  ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 9.002  ; 9.002  ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 8.530  ; 8.530  ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 8.125  ; 8.125  ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 8.697  ; 8.697  ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 9.002  ; 9.002  ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 8.670  ; 8.670  ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 8.991  ; 8.991  ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 8.527  ; 8.527  ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 11.742 ; 11.742 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 11.535 ; 11.535 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 11.561 ; 11.561 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 11.558 ; 11.558 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 11.520 ; 11.520 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 11.742 ; 11.742 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 11.538 ; 11.538 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 11.522 ; 11.522 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 10.820 ; 10.820 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 10.820 ; 10.820 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 10.802 ; 10.802 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 10.811 ; 10.811 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 10.817 ; 10.817 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 10.507 ; 10.507 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 10.787 ; 10.787 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 10.528 ; 10.528 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 12.729 ; 12.729 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 9.671  ; 9.671  ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 12.113 ; 12.113 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 9.989  ; 9.989  ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 10.500 ; 10.500 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 10.831 ; 10.831 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 11.452 ; 11.452 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 12.729 ; 12.729 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 11.924 ; 11.924 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 11.640 ; 11.640 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 11.637 ; 11.637 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 11.578 ; 11.578 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 11.620 ; 11.620 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 11.604 ; 11.604 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 11.912 ; 11.912 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 11.924 ; 11.924 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 8.701  ; 8.701  ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 10.274 ; 10.274 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 8.746  ; 8.746  ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 9.964  ; 9.964  ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 9.197  ; 9.197  ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 8.701  ; 8.701  ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 9.135  ; 9.135  ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 9.127  ; 9.127  ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 8.277  ; 8.277  ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 8.686  ; 8.686  ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 8.277  ; 8.277  ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 8.760  ; 8.760  ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 8.749  ; 8.749  ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 8.521  ; 8.521  ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 8.515  ; 8.515  ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 10.093 ; 10.093 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 8.317  ; 8.317  ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 8.317  ; 8.317  ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 8.945  ; 8.945  ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 8.783  ; 8.783  ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 8.755  ; 8.755  ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 8.326  ; 8.326  ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 8.345  ; 8.345  ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 8.319  ; 8.319  ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 7.425  ; 7.425  ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 7.845  ; 7.845  ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 7.425  ; 7.425  ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 8.216  ; 8.216  ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 8.492  ; 8.492  ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 8.174  ; 8.174  ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 8.490  ; 8.490  ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 8.018  ; 8.018  ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 9.446  ; 9.446  ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 9.459  ; 9.459  ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 9.470  ; 9.470  ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 9.465  ; 9.465  ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 9.448  ; 9.448  ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 9.669  ; 9.669  ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 9.460  ; 9.460  ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 9.446  ; 9.446  ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 8.681  ; 8.681  ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 8.991  ; 8.991  ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 8.970  ; 8.970  ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 8.980  ; 8.980  ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 8.988  ; 8.988  ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 8.681  ; 8.681  ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 8.986  ; 8.986  ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 8.695  ; 8.695  ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 8.893  ; 8.893  ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 8.893  ; 8.893  ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 11.335 ; 11.335 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 9.213  ; 9.213  ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 9.726  ; 9.726  ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 10.039 ; 10.039 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 10.690 ; 10.690 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 11.939 ; 11.939 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 10.033 ; 10.033 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 10.070 ; 10.070 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 10.071 ; 10.071 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 10.033 ; 10.033 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 10.062 ; 10.062 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 10.054 ; 10.054 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 10.360 ; 10.360 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 10.371 ; 10.371 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[2]      ; HEX4[0]     ; 10.018 ; 10.018 ; 10.018 ; 10.018 ;
; SW[2]      ; HEX4[1]     ; 10.044 ; 10.044 ; 10.044 ; 10.044 ;
; SW[2]      ; HEX4[2]     ; 10.041 ; 10.041 ; 10.041 ; 10.041 ;
; SW[2]      ; HEX4[3]     ; 10.003 ; 10.003 ; 10.003 ; 10.003 ;
; SW[2]      ; HEX4[4]     ; 10.225 ; 10.225 ; 10.225 ; 10.225 ;
; SW[2]      ; HEX4[5]     ; 10.021 ; 10.021 ; 10.021 ; 10.021 ;
; SW[2]      ; HEX4[6]     ; 10.005 ; 10.005 ; 10.005 ; 10.005 ;
; SW[2]      ; HEX5[0]     ; 9.589  ; 9.589  ; 9.589  ; 9.589  ;
; SW[2]      ; HEX5[1]     ; 9.571  ; 9.571  ; 9.571  ; 9.571  ;
; SW[2]      ; HEX5[2]     ; 9.580  ; 9.580  ; 9.580  ; 9.580  ;
; SW[2]      ; HEX5[3]     ; 9.586  ; 9.586  ; 9.586  ; 9.586  ;
; SW[2]      ; HEX5[4]     ; 9.276  ; 9.276  ; 9.276  ; 9.276  ;
; SW[2]      ; HEX5[5]     ; 9.556  ; 9.556  ; 9.556  ; 9.556  ;
; SW[2]      ; HEX5[6]     ; 9.297  ; 9.297  ; 9.297  ; 9.297  ;
; SW[2]      ; HEX6[0]     ; 7.617  ; 7.617  ; 7.617  ; 7.617  ;
; SW[2]      ; HEX6[1]     ; 10.078 ; 10.078 ; 10.078 ; 10.078 ;
; SW[2]      ; HEX6[2]     ; 7.957  ; 7.957  ; 7.957  ; 7.957  ;
; SW[2]      ; HEX6[3]     ; 8.471  ; 8.471  ; 8.471  ; 8.471  ;
; SW[2]      ; HEX6[4]     ; 8.764  ; 8.764  ; 8.764  ; 8.764  ;
; SW[2]      ; HEX6[5]     ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; SW[2]      ; HEX6[6]     ; 10.687 ; 10.687 ; 10.687 ; 10.687 ;
; SW[2]      ; HEX7[0]     ; 10.287 ; 10.287 ; 10.287 ; 10.287 ;
; SW[2]      ; HEX7[1]     ; 10.284 ; 10.284 ; 10.284 ; 10.284 ;
; SW[2]      ; HEX7[2]     ; 10.225 ; 10.225 ; 10.225 ; 10.225 ;
; SW[2]      ; HEX7[3]     ; 10.267 ; 10.267 ; 10.267 ; 10.267 ;
; SW[2]      ; HEX7[4]     ; 10.251 ; 10.251 ; 10.251 ; 10.251 ;
; SW[2]      ; HEX7[5]     ; 10.559 ; 10.559 ; 10.559 ; 10.559 ;
; SW[2]      ; HEX7[6]     ; 10.571 ; 10.571 ; 10.571 ; 10.571 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[2]      ; HEX4[0]     ; 8.533  ; 8.533  ; 8.533  ; 8.533  ;
; SW[2]      ; HEX4[1]     ; 8.544  ; 8.544  ; 8.544  ; 8.544  ;
; SW[2]      ; HEX4[2]     ; 8.539  ; 8.539  ; 8.539  ; 8.539  ;
; SW[2]      ; HEX4[3]     ; 8.522  ; 8.522  ; 8.522  ; 8.522  ;
; SW[2]      ; HEX4[4]     ; 8.743  ; 8.743  ; 8.743  ; 8.743  ;
; SW[2]      ; HEX4[5]     ; 8.534  ; 8.534  ; 8.534  ; 8.534  ;
; SW[2]      ; HEX4[6]     ; 8.520  ; 8.520  ; 8.520  ; 8.520  ;
; SW[2]      ; HEX5[0]     ; 8.337  ; 8.337  ; 8.337  ; 8.337  ;
; SW[2]      ; HEX5[1]     ; 8.316  ; 8.316  ; 8.316  ; 8.316  ;
; SW[2]      ; HEX5[2]     ; 8.326  ; 8.326  ; 8.326  ; 8.326  ;
; SW[2]      ; HEX5[3]     ; 8.334  ; 8.334  ; 8.334  ; 8.334  ;
; SW[2]      ; HEX5[4]     ; 8.027  ; 8.027  ; 8.027  ; 8.027  ;
; SW[2]      ; HEX5[5]     ; 8.332  ; 8.332  ; 8.332  ; 8.332  ;
; SW[2]      ; HEX5[6]     ; 8.041  ; 8.041  ; 8.041  ; 8.041  ;
; SW[2]      ; HEX6[0]     ; 7.339  ; 7.339  ; 7.339  ; 7.339  ;
; SW[2]      ; HEX6[1]     ; 9.777  ; 9.777  ; 9.777  ; 9.777  ;
; SW[2]      ; HEX6[2]     ; 7.655  ; 7.655  ; 7.655  ; 7.655  ;
; SW[2]      ; HEX6[3]     ; 8.168  ; 8.168  ; 8.168  ; 8.168  ;
; SW[2]      ; HEX6[4]     ; 8.490  ; 8.490  ; 8.490  ; 8.490  ;
; SW[2]      ; HEX6[5]     ; 9.132  ; 9.132  ; 9.132  ; 9.132  ;
; SW[2]      ; HEX6[6]     ; 10.381 ; 10.381 ; 10.381 ; 10.381 ;
; SW[2]      ; HEX7[0]     ; 8.195  ; 8.195  ; 8.195  ; 8.195  ;
; SW[2]      ; HEX7[1]     ; 8.196  ; 8.196  ; 8.196  ; 8.196  ;
; SW[2]      ; HEX7[2]     ; 8.158  ; 8.158  ; 8.158  ; 8.158  ;
; SW[2]      ; HEX7[3]     ; 8.187  ; 8.187  ; 8.187  ; 8.187  ;
; SW[2]      ; HEX7[4]     ; 8.179  ; 8.179  ; 8.179  ; 8.179  ;
; SW[2]      ; HEX7[5]     ; 8.485  ; 8.485  ; 8.485  ; 8.485  ;
; SW[2]      ; HEX7[6]     ; 8.496  ; 8.496  ; 8.496  ; 8.496  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------------+
; Fast Model Setup Summary                                               ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -2.736 ; -157.316      ;
; register_8bit_ir:IR2_reg|q[0]                 ; -1.690 ; -5.603        ;
; FSMExecute:FSMExecute|stop_operation_finished ; -0.972 ; -2.154        ;
+-----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast Model Hold Summary                                                ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -1.517 ; -21.347       ;
; FSMExecute:FSMExecute|stop_operation_finished ; -1.446 ; -7.368        ;
; register_8bit_ir:IR2_reg|q[0]                 ; -1.016 ; -3.149        ;
+-----------------------------------------------+--------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[1] ; -0.177 ; -0.685        ;
+--------+--------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[1] ; -0.778 ; -11.246       ;
+--------+--------+---------------+


+------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; KEY[1]                                        ; -2.000 ; -350.222      ;
; register_8bit_ir:IR2_reg|q[0]                 ; 0.053  ; 0.000         ;
; FSMExecute:FSMExecute|stop_operation_finished ; 0.500  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[1]'                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -2.736 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel                                                                          ; Z                             ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.093     ; 3.175      ;
; -2.719 ; register_8bit:R2|q[1]                                                                                                      ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.002     ; 3.749      ;
; -2.672 ; register_8bit:R2|q[0]                                                                                                      ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.021     ; 3.683      ;
; -2.624 ; register_8bit_ir:IR2_reg|q[5]                                                                                              ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.029      ; 3.685      ;
; -2.577 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]                                                                                  ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.205     ; 3.404      ;
; -2.564 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel                                                                          ; register_8bit:PC1|q[2]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.076     ; 3.020      ;
; -2.542 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]                                                                                  ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.204     ; 3.370      ;
; -2.535 ; register_8bit:R2|q[2]                                                                                                      ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.002     ; 3.565      ;
; -2.474 ; DataHazardControl:DataHazardControl|ALU_in2_BPSel                                                                          ; Z                             ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; 0.089      ; 3.095      ;
; -2.451 ; register_8bit:R2|q[0]                                                                                                      ; register_8bit:PC1|q[2]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.004     ; 3.479      ;
; -2.422 ; register_8bit:R2|q[1]                                                                                                      ; register_8bit:PC1|q[1]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.015      ; 3.469      ;
; -2.412 ; register_8bit_ir:IR2_reg|q[3]                                                                                              ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.041      ; 3.485      ;
; -2.408 ; register_8bit_ir:IR2_reg|q[6]                                                                                              ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.041      ; 3.481      ;
; -2.397 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]                                                                                  ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.187     ; 3.242      ;
; -2.393 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel                                                                          ; register_8bit:PC1|q[7]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.076     ; 2.849      ;
; -2.391 ; register_8bit:R2|q[0]                                                                                                      ; register_8bit:PC1|q[1]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.004     ; 3.419      ;
; -2.390 ; register_8bit:R2|q[0]                                                                                                      ; register_8bit:PC1|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.004     ; 3.418      ;
; -2.376 ; register_8bit:R2|q[1]                                                                                                      ; register_8bit:PC1|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.015      ; 3.423      ;
; -2.373 ; register_8bit:R1|q[0]                                                                                                      ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.001     ; 3.404      ;
; -2.372 ; register_8bit:R2|q[1]                                                                                                      ; register_8bit:PC1|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.015      ; 3.419      ;
; -2.370 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]                                                                                  ; register_8bit:PC1|q[2]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.187     ; 3.215      ;
; -2.365 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel                                                                          ; Z                             ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 1.000        ; -0.222     ; 3.175      ;
; -2.351 ; register_8bit:R2|q[3]                                                                                                      ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.002     ; 3.381      ;
; -2.350 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2]                                                                                  ; Z                             ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.204     ; 3.178      ;
; -2.339 ; register_8bit:R2|q[0]                                                                                                      ; register_8bit:PC1|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.004     ; 3.367      ;
; -2.327 ; register_8bit_ir:IR2_reg|q[5]                                                                                              ; register_8bit:PC1|q[1]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.046      ; 3.405      ;
; -2.298 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel                                                                          ; N                             ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.073     ; 2.757      ;
; -2.295 ; register_8bit:R2|q[0]                                                                                                      ; register_8bit:PC1|q[6]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.004     ; 3.323      ;
; -2.293 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel                                                                          ; register_8bit:PC1|q[3]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.076     ; 2.749      ;
; -2.292 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel                                                                          ; register_8bit:PC1|q[5]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.076     ; 2.748      ;
; -2.281 ; register_8bit:R2|q[1]                                                                                                      ; N                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.018      ; 3.331      ;
; -2.281 ; register_8bit_ir:IR2_reg|q[5]                                                                                              ; register_8bit:PC1|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.046      ; 3.359      ;
; -2.280 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]                                                                                  ; register_8bit:PC1|q[1]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.188     ; 3.124      ;
; -2.277 ; register_8bit_ir:IR2_reg|q[5]                                                                                              ; register_8bit:PC1|q[3]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.046      ; 3.355      ;
; -2.275 ; register_8bit:R2|q[1]                                                                                                      ; register_8bit:PC1|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.015      ; 3.322      ;
; -2.271 ; register_8bit:R2|q[5]                                                                                                      ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.021     ; 3.282      ;
; -2.260 ; DataHazardControl:DataHazardControl|ALU_in2_BPSel                                                                          ; register_8bit:PC1|q[7]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; 0.106      ; 2.898      ;
; -2.244 ; register_8bit:R2|q[0]                                                                                                      ; N                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.001     ; 3.275      ;
; -2.234 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]                                                                                  ; register_8bit:PC1|q[7]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.188     ; 3.078      ;
; -2.230 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]                                                                                  ; register_8bit:PC1|q[3]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.188     ; 3.074      ;
; -2.228 ; register_8bit:R2|q[0]                                                                                                      ; register_8bit:PC1|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.004     ; 3.256      ;
; -2.225 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel                                                                          ; register_8bit:PC1|q[0]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.076     ; 2.681      ;
; -2.224 ; register_8bit:R2|q[1]                                                                                                      ; register_8bit:PC1|q[2]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.015      ; 3.271      ;
; -2.219 ; register_8bit:R1|q[2]                                                                                                      ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.002     ; 3.249      ;
; -2.218 ; register_8bit:R2|q[1]                                                                                                      ; register_8bit:PC1|q[0]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.015      ; 3.265      ;
; -2.217 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.686      ;
; -2.217 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.686      ;
; -2.217 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.686      ;
; -2.217 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.686      ;
; -2.217 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.686      ;
; -2.217 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.686      ;
; -2.217 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.686      ;
; -2.217 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit_ir:IR1_reg|q[7] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.686      ;
; -2.210 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel                                                                          ; register_8bit:PC1|q[4]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; -0.076     ; 2.666      ;
; -2.199 ; register_8bit:ALUOut_reg|q[3]                                                                                              ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.000      ; 3.231      ;
; -2.199 ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]                                                                                  ; register_8bit:PC1|q[7]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.187     ; 3.044      ;
; -2.193 ; register_8bit:R2|q[1]                                                                                                      ; register_8bit:PC1|q[4]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.015      ; 3.240      ;
; -2.193 ; DataHazardControl:DataHazardControl|ALU_in1_BPSel                                                                          ; register_8bit:PC1|q[2]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 1.000        ; -0.205     ; 3.020      ;
; -2.192 ; register_8bit:R2|q[2]                                                                                                      ; register_8bit:PC1|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.015      ; 3.239      ;
; -2.191 ; register_8bit_ir:IR2_reg|q[3]                                                                                              ; register_8bit:PC1|q[2]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.058      ; 3.281      ;
; -2.186 ; register_8bit_ir:IR2_reg|q[5]                                                                                              ; N                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.049      ; 3.267      ;
; -2.186 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.655      ;
; -2.186 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.655      ;
; -2.186 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.655      ;
; -2.186 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.655      ;
; -2.186 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.655      ;
; -2.186 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.655      ;
; -2.186 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.655      ;
; -2.186 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit_ir:IR1_reg|q[2] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.655      ;
; -2.181 ; register_8bit:R2|q[0]                                                                                                      ; register_8bit:PC1|q[0]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.004     ; 3.209      ;
; -2.180 ; register_8bit_ir:IR2_reg|q[5]                                                                                              ; register_8bit:PC1|q[5]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.046      ; 3.258      ;
; -2.177 ; register_8bit_ir:IR2_reg|q[4]                                                                                              ; Z                             ; KEY[1]                                        ; KEY[1]      ; 1.000        ; 0.038      ; 3.247      ;
; -2.177 ; DataHazardControl:DataHazardControl|ALU_in2_BPSel                                                                          ; register_8bit:PC1|q[1]        ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; 0.106      ; 2.815      ;
; -2.176 ; register_8bit:R2|q[5]                                                                                                      ; register_8bit:PC1|q[7]        ; KEY[1]                                        ; KEY[1]      ; 1.000        ; -0.004     ; 3.204      ;
; -2.176 ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]                                                                                  ; register_8bit:PC1|q[2]        ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.170     ; 3.038      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit_ir:IR1_reg|q[5] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.174 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit_ir:IR1_reg|q[4] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.643      ;
; -2.171 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_ir:IR1_reg|q[6] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.640      ;
; -2.171 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_ir:IR1_reg|q[6] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.640      ;
; -2.171 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_ir:IR1_reg|q[6] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.640      ;
; -2.171 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_ir:IR1_reg|q[6] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.640      ;
; -2.171 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit_ir:IR1_reg|q[6] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.640      ;
; -2.171 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit_ir:IR1_reg|q[6] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.640      ;
; -2.171 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit_ir:IR1_reg|q[6] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.640      ;
; -2.171 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit_ir:IR1_reg|q[6] ; KEY[1]                                        ; KEY[1]      ; 0.500        ; -0.063     ; 2.640      ;
; -2.165 ; DataHazardControl:DataHazardControl|ALU_in2_BPSel                                                                          ; N                             ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.500        ; 0.109      ; 2.806      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'register_8bit_ir:IR2_reg|q[0]'                                                                                                                                                           ;
+--------+-------------------------------+-----------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                   ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.690 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.265     ; 1.045      ;
; -1.670 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.292     ; 0.998      ;
; -1.590 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.265     ; 0.945      ;
; -1.561 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.265     ; 0.916      ;
; -1.523 ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.265     ; 0.878      ;
; -1.467 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.265     ; 0.822      ;
; -1.453 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.286     ; 1.262      ;
; -1.438 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.265     ; 0.793      ;
; -1.316 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.314     ; 1.226      ;
; -1.272 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.286     ; 1.081      ;
; -1.216 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.314     ; 1.126      ;
; -1.207 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.313     ; 0.989      ;
; -1.172 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.286     ; 0.981      ;
; -1.144 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.021     ; 1.191      ;
; -1.128 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.314     ; 1.038      ;
; -1.123 ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.286     ; 0.932      ;
; -1.093 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.314     ; 1.003      ;
; -1.083 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.341     ; 0.966      ;
; -1.064 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.314     ; 0.974      ;
; -1.049 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.286     ; 0.858      ;
; -1.044 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.021     ; 1.091      ;
; -1.020 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.286     ; 0.829      ;
; -0.995 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.021     ; 1.042      ;
; -0.993 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.048     ; 1.013      ;
; -0.921 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.021     ; 0.968      ;
; -0.892 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.021     ; 0.939      ;
; -0.788 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.165     ; 1.191      ;
; -0.720 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.053     ; 1.262      ;
; -0.688 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.165     ; 1.091      ;
; -0.677 ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; -0.021     ; 0.724      ;
; -0.670 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.168     ; 1.226      ;
; -0.639 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.165     ; 1.042      ;
; -0.637 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.192     ; 1.013      ;
; -0.570 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.168     ; 1.126      ;
; -0.565 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.165     ; 0.968      ;
; -0.539 ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.053     ; 1.081      ;
; -0.536 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.165     ; 0.939      ;
; -0.482 ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.168     ; 1.038      ;
; -0.474 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.080     ; 0.989      ;
; -0.447 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.168     ; 1.003      ;
; -0.439 ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.053     ; 0.981      ;
; -0.437 ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.195     ; 0.966      ;
; -0.418 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.168     ; 0.974      ;
; -0.390 ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.053     ; 0.932      ;
; -0.321 ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.165     ; 0.724      ;
; -0.316 ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.053     ; 0.858      ;
; -0.287 ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; -0.053     ; 0.829      ;
; 0.072  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 1.238      ; 0.927      ;
; 0.345  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 1.217      ; 1.108      ;
; 0.492  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 1.338      ; 1.055      ;
; 0.572  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 1.238      ; 0.927      ;
; 0.578  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 1.450      ; 1.108      ;
; 0.636  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 1.482      ; 1.055      ;
; 0.681  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 1.189      ; 0.873      ;
; 0.827  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.500        ; 1.335      ; 0.873      ;
; 0.845  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 1.217      ; 1.108      ;
; 0.992  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 1.338      ; 1.055      ;
; 1.078  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 1.450      ; 1.108      ;
; 1.136  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 1.482      ; 1.055      ;
; 1.181  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 1.189      ; 0.873      ;
; 1.327  ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 1.000        ; 1.335      ; 0.873      ;
+--------+-------------------------------+-----------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                                                                           ;
+--------+-------------------------------+-------------------------------------------+-------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                   ; Launch Clock                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------+-------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.972 ; Z                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.315      ; 1.229      ;
; -0.938 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.356      ; 1.236      ;
; -0.933 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.383      ; 1.258      ;
; -0.854 ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.344      ; 1.140      ;
; -0.838 ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.353      ; 1.133      ;
; -0.824 ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.383      ; 1.149      ;
; -0.719 ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.344      ; 1.005      ;
; -0.635 ; N                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.295      ; 0.872      ;
; -0.494 ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.356      ; 0.792      ;
; -0.354 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.272      ; 1.177      ;
; -0.353 ; Z                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.247      ; 1.207      ;
; -0.319 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.288      ; 1.214      ;
; -0.314 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.315      ; 1.236      ;
; -0.280 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.273      ; 1.176      ;
; -0.195 ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.272      ; 1.108      ;
; -0.031 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.246      ; 0.900      ;
; -0.016 ; N                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.227      ; 0.850      ;
; -0.013 ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.245      ; 0.899      ;
; 0.005  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.263      ; 0.912      ;
; 0.014  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.264      ; 0.972      ;
; 0.044  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.272      ; 0.779      ;
; 0.076  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.263      ; 0.841      ;
; 0.084  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.264      ; 0.902      ;
; 0.110  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.273      ; 0.786      ;
; 0.113  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.237      ; 0.846      ;
; 0.114  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.236      ; 0.776      ;
; 0.126  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.272      ; 0.787      ;
; 0.174  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.315      ; 0.748      ;
; 0.212  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.255      ; 0.765      ;
; 0.361  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 0.255      ; 0.616      ;
; 0.773  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 1.775      ; 1.284      ;
; 0.799  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 1.776      ; 1.241      ;
; 0.848  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 1.766      ; 1.213      ;
; 0.857  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 1.767      ; 1.273      ;
; 0.888  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 1.886      ; 0.581      ;
; 0.944  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 1.775      ; 1.023      ;
; 1.261  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 1.758      ; 0.860      ;
; 1.273  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 1.775      ; 1.284      ;
; 1.299  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 1.776      ; 1.241      ;
; 1.348  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 1.766      ; 1.213      ;
; 1.357  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 1.767      ; 1.273      ;
; 1.388  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 1.886      ; 0.581      ;
; 1.444  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 1.775      ; 1.023      ;
; 1.460  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|squashIR2           ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.500        ; 1.818      ; 0.606      ;
; 1.761  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 1.758      ; 0.860      ;
; 1.960  ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|squashIR2           ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 1.000        ; 1.818      ; 0.606      ;
+--------+-------------------------------+-------------------------------------------+-------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[1]'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                                                    ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -1.517 ; FSMExecute:FSMExecute|stop_operation_finished             ; FSMExecute:FSMExecute|stop_operation_finished                                                                              ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.591      ; 0.367      ;
; -1.131 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[0]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 0.751      ;
; -1.017 ; FSMExecute:FSMExecute|stop_operation_finished             ; FSMExecute:FSMExecute|stop_operation_finished                                                                              ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.591      ; 0.367      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[8]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[7]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[6]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[5]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[4]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[3]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[2]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[1]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[9]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[10]                                                                                                                ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[11]                                                                                                                ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[12]                                                                                                                ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[13]                                                                                                                ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[14]                                                                                                                ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.863 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[15]                                                                                                                ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.589      ; 1.019      ;
; -0.805 ; register_8bit_ir:IR2_reg|q[0]                             ; register_8bit_ir:IR3_reg|q[0]                                                                                              ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 1.503      ; 0.991      ;
; -0.672 ; FSMExecute:FSMExecute|stop_operation_finished             ; N                                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.591      ; 1.212      ;
; -0.631 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[0]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 0.751      ;
; -0.604 ; FSMExecute:FSMExecute|stop_operation_finished             ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_we_reg       ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.650      ; 1.325      ;
; -0.438 ; register_8bit_ir:IR2_reg|q[0]                             ; N                                                                                                                          ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 1.591      ; 1.446      ;
; -0.409 ; FSMExecute:FSMExecute|stop_operation_finished             ; Z                                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.571      ; 1.455      ;
; -0.408 ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[0]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.632      ; 1.503      ;
; -0.408 ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[1]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.632      ; 1.503      ;
; -0.408 ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[2]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.632      ; 1.503      ;
; -0.408 ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[3]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.632      ; 1.503      ;
; -0.408 ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[4]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.632      ; 1.503      ;
; -0.408 ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[5]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.632      ; 1.503      ;
; -0.408 ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[6]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.632      ; 1.503      ;
; -0.408 ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[7]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.632      ; 1.503      ;
; -0.390 ; register_8bit_ir:IR2_reg|q[0]                             ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_we_reg       ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 1.650      ; 1.539      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[8]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[7]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[6]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[5]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[4]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[3]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[2]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[1]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[9]                                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[10]                                                                                                                ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[11]                                                                                                                ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[12]                                                                                                                ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[13]                                                                                                                ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[14]                                                                                                                ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.363 ; FSMExecute:FSMExecute|stop_operation_finished             ; counter[15]                                                                                                                ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.589      ; 1.019      ;
; -0.305 ; register_8bit_ir:IR2_reg|q[0]                             ; register_8bit_ir:IR3_reg|q[0]                                                                                              ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; -0.500       ; 1.503      ; 0.991      ;
; -0.175 ; register_8bit_ir:IR2_reg|q[0]                             ; Z                                                                                                                          ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 1.571      ; 1.689      ;
; -0.172 ; FSMExecute:FSMExecute|stop_operation_finished             ; N                                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.591      ; 1.212      ;
; -0.104 ; FSMExecute:FSMExecute|stop_operation_finished             ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_we_reg       ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.650      ; 1.325      ;
; -0.082 ; register_8bit_ir:IR2_reg|q[0]                             ; FSMExecute:FSMExecute|stop_operation_finished                                                                              ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 1.591      ; 1.802      ;
; -0.029 ; register_8bit_ir:IR2_reg|q[0]                             ; register_8bit:MDR_reg|q[0]                                                                                                 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 1.632      ; 1.882      ;
; -0.029 ; register_8bit_ir:IR2_reg|q[0]                             ; register_8bit:MDR_reg|q[1]                                                                                                 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 1.632      ; 1.882      ;
; -0.029 ; register_8bit_ir:IR2_reg|q[0]                             ; register_8bit:MDR_reg|q[2]                                                                                                 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 1.632      ; 1.882      ;
; -0.029 ; register_8bit_ir:IR2_reg|q[0]                             ; register_8bit:MDR_reg|q[3]                                                                                                 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 1.632      ; 1.882      ;
; -0.029 ; register_8bit_ir:IR2_reg|q[0]                             ; register_8bit:MDR_reg|q[4]                                                                                                 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 1.632      ; 1.882      ;
; -0.029 ; register_8bit_ir:IR2_reg|q[0]                             ; register_8bit:MDR_reg|q[5]                                                                                                 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 1.632      ; 1.882      ;
; -0.029 ; register_8bit_ir:IR2_reg|q[0]                             ; register_8bit:MDR_reg|q[6]                                                                                                 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 1.632      ; 1.882      ;
; -0.029 ; register_8bit_ir:IR2_reg|q[0]                             ; register_8bit:MDR_reg|q[7]                                                                                                 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 1.632      ; 1.882      ;
; 0.062  ; register_8bit_ir:IR2_reg|q[0]                             ; N                                                                                                                          ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; -0.500       ; 1.591      ; 1.446      ;
; 0.091  ; FSMExecute:FSMExecute|stop_operation_finished             ; Z                                                                                                                          ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.571      ; 1.455      ;
; 0.092  ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[0]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.632      ; 1.503      ;
; 0.092  ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[1]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.632      ; 1.503      ;
; 0.092  ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[2]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.632      ; 1.503      ;
; 0.092  ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[3]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.632      ; 1.503      ;
; 0.092  ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[4]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.632      ; 1.503      ;
; 0.092  ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[5]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.632      ; 1.503      ;
; 0.092  ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[6]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.632      ; 1.503      ;
; 0.092  ; FSMExecute:FSMExecute|stop_operation_finished             ; register_8bit:MDR_reg|q[7]                                                                                                 ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.632      ; 1.503      ;
; 0.110  ; register_8bit_ir:IR2_reg|q[0]                             ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_we_reg       ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; -0.500       ; 1.650      ; 1.539      ;
; 0.121  ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg0 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 0.461      ; 0.720      ;
; 0.215  ; counter[0]                                                ; counter[0]                                                                                                                 ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.222  ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg4 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 0.461      ; 0.821      ;
; 0.224  ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg1 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 0.461      ; 0.823      ;
; 0.225  ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg7 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 0.461      ; 0.824      ;
; 0.228  ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg3 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 0.461      ; 0.827      ;
; 0.229  ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg2 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 0.461      ; 0.828      ;
; 0.233  ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg5 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 0.461      ; 0.832      ;
; 0.234  ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg6 ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; 0.000        ; 0.461      ; 0.833      ;
; 0.238  ; register_8bit:PC1|q[7]                                    ; register_8bit:PC1|q[7]                                                                                                     ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.241  ; counter[15]                                               ; counter[15]                                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; register_8bit:PC1|q[0]                                    ; register_8bit:PC2|q[0]                                                                                                     ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.251  ; register_8bit:PC1|q[5]                                    ; register_8bit:PC2|q[5]                                                                                                     ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; register_8bit:PC1|q[3]                                    ; register_8bit:PC2|q[3]                                                                                                     ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.404      ;
; 0.303  ; register_8bit_ir:IR1_reg|q[3]                             ; register_8bit_ir:IR2_reg|q[3]                                                                                              ; KEY[1]                                        ; KEY[1]      ; 0.000        ; -0.061     ; 0.394      ;
; 0.319  ; RF:RF_block|k2[3]                                         ; register_8bit:R1|q[3]                                                                                                      ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; register_8bit:PC1|q[1]                                    ; register_8bit:PC2|q[1]                                                                                                     ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.471      ;
; 0.321  ; RF:RF_block|k2[3]                                         ; register_8bit:R2|q[3]                                                                                                      ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.473      ;
; 0.325  ; register_8bit:PC2|q[7]                                    ; register_8bit:PC3|q[7]                                                                                                     ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.477      ;
; 0.325  ; register_8bit_ir:IR2_reg|q[0]                             ; Z                                                                                                                          ; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]      ; -0.500       ; 1.571      ; 1.689      ;
; 0.326  ; register_8bit:PC2|q[6]                                    ; register_8bit:PC3|q[6]                                                                                                     ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.478      ;
; 0.330  ; register_8bit_ir:IR1_reg|q[4]                             ; register_8bit:R2|q[0]                                                                                                      ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.001      ; 0.483      ;
; 0.330  ; register_8bit:PC1|q[4]                                    ; register_8bit:PC2|q[4]                                                                                                     ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.482      ;
; 0.331  ; register_8bit:PC1|q[2]                                    ; register_8bit:PC2|q[2]                                                                                                     ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.483      ;
; 0.358  ; counter[1]                                                ; counter[1]                                                                                                                 ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; counter[14]                                               ; counter[14]                                                                                                                ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; counter[2]                                                ; counter[2]                                                                                                                 ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; counter[3]                                                ; counter[3]                                                                                                                 ; KEY[1]                                        ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                                                                            ;
+--------+-------------------------------+-------------------------------------------+-------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                   ; Launch Clock                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------+-------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.446 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 1.886      ; 0.581      ;
; -1.353 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|squashIR2           ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 1.818      ; 0.606      ;
; -1.039 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 1.758      ; 0.860      ;
; -0.946 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|PCSel               ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 1.886      ; 0.581      ;
; -0.893 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 1.775      ; 1.023      ;
; -0.853 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|squashIR2           ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 1.818      ; 0.606      ;
; -0.694 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 1.766      ; 1.213      ;
; -0.676 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 1.776      ; 1.241      ;
; -0.635 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 1.767      ; 1.273      ;
; -0.632 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 1.775      ; 1.284      ;
; -0.539 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 1.758      ; 0.860      ;
; -0.393 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 1.775      ; 1.023      ;
; -0.194 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[1]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 1.766      ; 1.213      ;
; -0.176 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 1.776      ; 1.241      ;
; -0.135 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALUop[0]            ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 1.767      ; 1.273      ;
; -0.132 ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; -0.500       ; 1.775      ; 1.284      ;
; 0.361  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.255      ; 0.616      ;
; 0.433  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.315      ; 0.748      ;
; 0.436  ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.356      ; 0.792      ;
; 0.507  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.272      ; 0.779      ;
; 0.510  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.255      ; 0.765      ;
; 0.513  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.273      ; 0.786      ;
; 0.515  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.272      ; 0.787      ;
; 0.540  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.236      ; 0.776      ;
; 0.577  ; N                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.295      ; 0.872      ;
; 0.578  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.263      ; 0.841      ;
; 0.609  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.237      ; 0.846      ;
; 0.623  ; N                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.227      ; 0.850      ;
; 0.638  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.264      ; 0.902      ;
; 0.649  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[1]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.263      ; 0.912      ;
; 0.654  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.246      ; 0.900      ;
; 0.654  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.245      ; 0.899      ;
; 0.661  ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.344      ; 1.005      ;
; 0.708  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|ALUop[0]            ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.264      ; 0.972      ;
; 0.766  ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.383      ; 1.149      ;
; 0.780  ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.353      ; 1.133      ;
; 0.796  ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.344      ; 1.140      ;
; 0.836  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.272      ; 1.108      ;
; 0.875  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.383      ; 1.258      ;
; 0.880  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.356      ; 1.236      ;
; 0.903  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.273      ; 1.176      ;
; 0.905  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2] ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.272      ; 1.177      ;
; 0.914  ; Z                             ; FSMExecute:FSMExecute|PCSel               ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.315      ; 1.229      ;
; 0.921  ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.315      ; 1.236      ;
; 0.926  ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.288      ; 1.214      ;
; 0.960  ; Z                             ; FSMExecute:FSMExecute|squashIR2           ; KEY[1]                        ; FSMExecute:FSMExecute|stop_operation_finished ; 0.000        ; 0.247      ; 1.207      ;
+--------+-------------------------------+-------------------------------------------+-------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'register_8bit_ir:IR2_reg|q[0]'                                                                                                                                                            ;
+--------+-------------------------------+-----------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                   ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.016 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.793      ; 0.918      ;
; -0.887 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.664      ; 0.918      ;
; -0.795 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.527      ; 0.873      ;
; -0.747 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.479      ; 0.873      ;
; -0.696 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.482      ; 0.927      ;
; -0.642 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.556      ; 1.055      ;
; -0.616 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 1.530      ; 1.055      ;
; -0.516 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 1.793      ; 0.918      ;
; -0.387 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 1.664      ; 0.918      ;
; -0.295 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 1.527      ; 0.873      ;
; -0.247 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 1.479      ; 0.873      ;
; -0.196 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 1.482      ; 0.927      ;
; -0.142 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 1.556      ; 1.055      ;
; -0.116 ; register_8bit_ir:IR2_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; register_8bit_ir:IR2_reg|q[0] ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 1.530      ; 1.055      ;
; 0.493  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.290      ; 0.783      ;
; 0.539  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.290      ; 0.829      ;
; 0.568  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.290      ; 0.858      ;
; 0.574  ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.290      ; 0.864      ;
; 0.691  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.290      ; 0.981      ;
; 0.697  ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.027      ; 0.724      ;
; 0.726  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.263      ; 0.989      ;
; 0.791  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.290      ; 1.081      ;
; 0.912  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.027      ; 0.939      ;
; 0.941  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.027      ; 0.968      ;
; 0.950  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.024      ; 0.974      ;
; 0.969  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; -0.003     ; 0.966      ;
; 0.979  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.024      ; 1.003      ;
; 1.013  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.000      ; 1.013      ;
; 1.014  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.024      ; 1.038      ;
; 1.015  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.027      ; 1.042      ;
; 1.064  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.027      ; 1.091      ;
; 1.102  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.024      ; 1.126      ;
; 1.122  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.161      ; 0.783      ;
; 1.164  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.027      ; 1.191      ;
; 1.168  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.161      ; 0.829      ;
; 1.171  ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.053      ; 0.724      ;
; 1.197  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.161      ; 0.858      ;
; 1.202  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; 0.000        ; 0.024      ; 1.226      ;
; 1.203  ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.161      ; 0.864      ;
; 1.314  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; -0.021     ; 0.793      ;
; 1.320  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.161      ; 0.981      ;
; 1.343  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; -0.021     ; 0.822      ;
; 1.355  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.134      ; 0.989      ;
; 1.386  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.053      ; 0.939      ;
; 1.399  ; register_8bit_ir:IR2_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; -0.021     ; 0.878      ;
; 1.415  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.053      ; 0.968      ;
; 1.420  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.161      ; 1.081      ;
; 1.437  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; -0.021     ; 0.916      ;
; 1.466  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; -0.021     ; 0.945      ;
; 1.487  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.026      ; 1.013      ;
; 1.489  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.053      ; 1.042      ;
; 1.498  ; register_8bit_ir:IR3_reg|q[0] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; -0.024     ; 0.974      ;
; 1.517  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; -0.051     ; 0.966      ;
; 1.527  ; register_8bit_ir:IR3_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; -0.024     ; 1.003      ;
; 1.538  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.053      ; 1.091      ;
; 1.546  ; register_8bit_ir:IR2_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; -0.048     ; 0.998      ;
; 1.562  ; register_8bit_ir:IR2_reg|q[2] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; -0.024     ; 1.038      ;
; 1.566  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; -0.021     ; 1.045      ;
; 1.638  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; 0.053      ; 1.191      ;
; 1.650  ; register_8bit_ir:IR3_reg|q[1] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; -0.024     ; 1.126      ;
; 1.750  ; register_8bit_ir:IR3_reg|q[3] ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ; KEY[1]                        ; register_8bit_ir:IR2_reg|q[0] ; -0.500       ; -0.024     ; 1.226      ;
+--------+-------------------------------+-----------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'KEY[1]'                                                                                                                                                                 ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -0.177 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.285     ; 0.924      ;
; -0.160 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.276     ; 0.916      ;
; -0.160 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.276     ; 0.916      ;
; -0.094 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.315     ; 0.811      ;
; -0.094 ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.315     ; 0.811      ;
; 0.018  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.288     ; 0.726      ;
; 0.018  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.288     ; 0.726      ;
; 0.079  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.227     ; 0.726      ;
; 0.079  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.227     ; 0.726      ;
; 0.079  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.227     ; 0.726      ;
; 0.079  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.227     ; 0.726      ;
; 0.079  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.227     ; 0.726      ;
; 0.079  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.227     ; 0.726      ;
; 0.079  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.227     ; 0.726      ;
; 0.079  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.227     ; 0.726      ;
; 0.079  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; -0.227     ; 0.726      ;
; 0.902  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.533      ; 1.304      ;
; 0.919  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.542      ; 1.296      ;
; 0.919  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.542      ; 1.296      ;
; 0.985  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.503      ; 1.191      ;
; 0.985  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.503      ; 1.191      ;
; 1.097  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.530      ; 1.106      ;
; 1.097  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.530      ; 1.106      ;
; 1.158  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.591      ; 1.106      ;
; 1.158  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.591      ; 1.106      ;
; 1.158  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.591      ; 1.106      ;
; 1.158  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.591      ; 1.106      ;
; 1.158  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.591      ; 1.106      ;
; 1.158  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.591      ; 1.106      ;
; 1.158  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.591      ; 1.106      ;
; 1.158  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.591      ; 1.106      ;
; 1.158  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.500        ; 1.591      ; 1.106      ;
; 1.402  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.533      ; 1.304      ;
; 1.419  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.542      ; 1.296      ;
; 1.419  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.542      ; 1.296      ;
; 1.485  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.503      ; 1.191      ;
; 1.485  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.503      ; 1.191      ;
; 1.597  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.530      ; 1.106      ;
; 1.597  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.530      ; 1.106      ;
; 1.658  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.591      ; 1.106      ;
; 1.658  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.591      ; 1.106      ;
; 1.658  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.591      ; 1.106      ;
; 1.658  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.591      ; 1.106      ;
; 1.658  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.591      ; 1.106      ;
; 1.658  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.591      ; 1.106      ;
; 1.658  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.591      ; 1.106      ;
; 1.658  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.591      ; 1.106      ;
; 1.658  ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 1.000        ; 1.591      ; 1.106      ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'KEY[1]'                                                                                                                                                                  ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                       ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -0.778 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.591      ; 1.106      ;
; -0.778 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.591      ; 1.106      ;
; -0.778 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.591      ; 1.106      ;
; -0.778 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.591      ; 1.106      ;
; -0.778 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.591      ; 1.106      ;
; -0.778 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.591      ; 1.106      ;
; -0.778 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.591      ; 1.106      ;
; -0.778 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.591      ; 1.106      ;
; -0.778 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.591      ; 1.106      ;
; -0.717 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.530      ; 1.106      ;
; -0.717 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.530      ; 1.106      ;
; -0.605 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.503      ; 1.191      ;
; -0.605 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.503      ; 1.191      ;
; -0.539 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.542      ; 1.296      ;
; -0.539 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.542      ; 1.296      ;
; -0.522 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; 1.533      ; 1.304      ;
; -0.278 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.591      ; 1.106      ;
; -0.278 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.591      ; 1.106      ;
; -0.278 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.591      ; 1.106      ;
; -0.278 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.591      ; 1.106      ;
; -0.278 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.591      ; 1.106      ;
; -0.278 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.591      ; 1.106      ;
; -0.278 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.591      ; 1.106      ;
; -0.278 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.591      ; 1.106      ;
; -0.278 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.591      ; 1.106      ;
; -0.217 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.530      ; 1.106      ;
; -0.217 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.530      ; 1.106      ;
; -0.105 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.503      ; 1.191      ;
; -0.105 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.503      ; 1.191      ;
; -0.039 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.542      ; 1.296      ;
; -0.039 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.542      ; 1.296      ;
; -0.022 ; FSMExecute:FSMExecute|stop_operation_finished ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; -0.500       ; 1.533      ; 1.304      ;
; 0.801  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.227     ; 0.726      ;
; 0.801  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[0] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.227     ; 0.726      ;
; 0.801  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.227     ; 0.726      ;
; 0.801  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.227     ; 0.726      ;
; 0.801  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.227     ; 0.726      ;
; 0.801  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.227     ; 0.726      ;
; 0.801  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.227     ; 0.726      ;
; 0.801  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.227     ; 0.726      ;
; 0.801  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR1_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.227     ; 0.726      ;
; 0.862  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[3] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.288     ; 0.726      ;
; 0.862  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[6] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.288     ; 0.726      ;
; 0.974  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[2] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.315     ; 0.811      ;
; 0.974  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[1] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.315     ; 0.811      ;
; 1.040  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[7] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.276     ; 0.916      ;
; 1.040  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[5] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.276     ; 0.916      ;
; 1.057  ; FSMExecute:FSMExecute|squashIR2               ; register_8bit_ir:IR2_reg|q[4] ; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]      ; 0.000        ; -0.285     ; 0.924      ;
+--------+-----------------------------------------------+-------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_up82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Rise       ; register_8bit:MDR_reg|q[0]                                                                                                 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Rise       ; register_8bit:MDR_reg|q[0]                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'register_8bit_ir:IR2_reg|q[0]'                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------------+
; 0.053 ; 0.053        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ;
; 0.053 ; 0.053        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ;
; 0.053 ; 0.053        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel|datac                     ;
; 0.053 ; 0.053        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel|datac                     ;
; 0.053 ; 0.053        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~6|combout                 ;
; 0.053 ; 0.053        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~6|combout                 ;
; 0.053 ; 0.053        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~9|combout                 ;
; 0.053 ; 0.053        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~9|combout                 ;
; 0.053 ; 0.053        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~9|datac                   ;
; 0.053 ; 0.053        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~9|datac                   ;
; 0.157 ; 0.157        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ;
; 0.157 ; 0.157        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl:DataHazardControl|ALU_in1_BPSel         ;
; 0.157 ; 0.157        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel|datac                     ;
; 0.157 ; 0.157        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel|datac                     ;
; 0.157 ; 0.157        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~7|combout                 ;
; 0.157 ; 0.157        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~7|combout                 ;
; 0.157 ; 0.157        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~9|combout                 ;
; 0.157 ; 0.157        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~9|combout                 ;
; 0.157 ; 0.157        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~9|datab                   ;
; 0.157 ; 0.157        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~9|datab                   ;
; 0.210 ; 0.210        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ;
; 0.210 ; 0.210        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ;
; 0.210 ; 0.210        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_address_BPSel|datad             ;
; 0.210 ; 0.210        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_address_BPSel|datad             ;
; 0.210 ; 0.210        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_address_BPSel~0|combout         ;
; 0.210 ; 0.210        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_address_BPSel~0|combout         ;
; 0.256 ; 0.256        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ;
; 0.256 ; 0.256        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|ALU_in2_BPSel         ;
; 0.256 ; 0.256        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel|dataa                     ;
; 0.256 ; 0.256        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel|dataa                     ;
; 0.256 ; 0.256        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~2|combout                 ;
; 0.256 ; 0.256        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~2|combout                 ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl:DataHazardControl|DataMem_address_BPSel ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_address_BPSel|datad             ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_address_BPSel|datad             ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_address_BPSel~0|combout         ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_address_BPSel~0|combout         ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_address_BPSel~0|datad           ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_address_BPSel~0|datad           ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel|datad                ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel|datad                ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel~2|combout            ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel~2|combout            ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel~3|combout            ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel~3|combout            ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel~3|datad              ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|DataMem_data_BPSel~3|datad              ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl:DataHazardControl|DataMem_data_BPSel    ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_data_BPSel|datad                ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_data_BPSel|datad                ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_data_BPSel~3|combout            ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|DataMem_data_BPSel~3|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~10|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~10|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~10|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~10|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~2|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~2|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~2|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~2|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~4|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~4|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~4|datab                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~4|datab                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~5|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~5|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~5|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~5|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|datab                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|datab                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~6|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~6|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~6|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|datab                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|datab                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~7|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~9|datab                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in1_BPSel~9|datab                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~9|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Fall       ; DataHazardControl|ALU_in1_BPSel~9|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~0|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~0|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~2|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; register_8bit_ir:IR2_reg|q[0] ; Rise       ; DataHazardControl|ALU_in2_BPSel~2|dataa                   ;
+-------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FSMExecute:FSMExecute|stop_operation_finished'                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in1_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[1]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALU_in2_mux_ctrl[2]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|ALUop[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|PCSel                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|PCSel                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|squashIR2                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute:FSMExecute|squashIR2                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in1_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in1_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[0]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[1]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[1]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[2]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALU_in2_mux_ctrl[2]|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[0]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[0]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[1]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|ALUop[1]|datad                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|PCSel|datab                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|PCSel|datab                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|squashIR2|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|squashIR2|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; FSMExecute:FSMExecute|stop_operation_finished ; Rise       ; FSMExecute|stop_operation_finished~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 5.816 ; 5.816 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 5.816 ; 5.816 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 5.013 ; 5.013 ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 5.639 ; 5.639 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 5.201 ; 5.201 ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 4.982 ; 4.982 ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 5.127 ; 5.127 ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 5.161 ; 5.161 ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 5.729 ; 5.729 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 5.259 ; 5.259 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 5.104 ; 5.104 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 5.215 ; 5.215 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 5.206 ; 5.206 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 5.120 ; 5.120 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 5.111 ; 5.111 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 5.729 ; 5.729 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 5.045 ; 5.045 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 4.726 ; 4.726 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 5.045 ; 5.045 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 4.899 ; 4.899 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 4.883 ; 4.883 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 4.677 ; 4.677 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 4.755 ; 4.755 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 4.668 ; 4.668 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 4.763 ; 4.763 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 4.569 ; 4.569 ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 4.423 ; 4.423 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 4.685 ; 4.685 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 4.763 ; 4.763 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 4.662 ; 4.662 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 4.753 ; 4.753 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 4.567 ; 4.567 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 6.156 ; 6.156 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 6.063 ; 6.063 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 6.081 ; 6.081 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 6.077 ; 6.077 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 6.052 ; 6.052 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 6.156 ; 6.156 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 6.067 ; 6.067 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 6.058 ; 6.058 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 5.555 ; 5.555 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 5.555 ; 5.555 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 5.532 ; 5.532 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 5.540 ; 5.540 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 5.549 ; 5.549 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 5.397 ; 5.397 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 5.539 ; 5.539 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 5.413 ; 5.413 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 6.633 ; 6.633 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 5.075 ; 5.075 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 6.340 ; 6.340 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 5.206 ; 5.206 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 5.464 ; 5.464 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 5.604 ; 5.604 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 5.845 ; 5.845 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 6.633 ; 6.633 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 6.251 ; 6.251 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 6.133 ; 6.133 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 6.126 ; 6.126 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 6.094 ; 6.094 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 6.097 ; 6.097 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 6.098 ; 6.098 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 6.247 ; 6.247 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 6.251 ; 6.251 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 4.744 ; 4.744 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 5.566 ; 5.566 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 4.767 ; 4.767 ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 5.405 ; 5.405 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 4.961 ; 4.961 ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 4.744 ; 4.744 ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 4.886 ; 4.886 ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 4.919 ; 4.919 ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 4.549 ; 4.549 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 4.706 ; 4.706 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 4.549 ; 4.549 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 4.659 ; 4.659 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 4.653 ; 4.653 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 4.566 ; 4.566 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 4.557 ; 4.557 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 5.373 ; 5.373 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 4.492 ; 4.492 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 4.505 ; 4.505 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 4.825 ; 4.825 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 4.681 ; 4.681 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 4.666 ; 4.666 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 4.498 ; 4.498 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 4.512 ; 4.512 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 4.492 ; 4.492 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 4.141 ; 4.141 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 4.299 ; 4.299 ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 4.141 ; 4.141 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 4.453 ; 4.453 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 4.538 ; 4.538 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 4.447 ; 4.447 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 4.527 ; 4.527 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 4.342 ; 4.342 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 5.048 ; 5.048 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 5.059 ; 5.059 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 5.069 ; 5.069 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 5.063 ; 5.063 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 5.048 ; 5.048 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 5.154 ; 5.154 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 5.063 ; 5.063 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 5.053 ; 5.053 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 4.674 ; 4.674 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 4.829 ; 4.829 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 4.803 ; 4.803 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 4.809 ; 4.809 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 4.823 ; 4.823 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 4.674 ; 4.674 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 4.812 ; 4.812 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 4.687 ; 4.687 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 4.737 ; 4.737 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 4.737 ; 4.737 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 5.999 ; 5.999 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 4.871 ; 4.871 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 5.126 ; 5.126 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 5.258 ; 5.258 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 5.498 ; 5.498 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 6.287 ; 6.287 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 5.248 ; 5.248 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 5.282 ; 5.282 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 5.282 ; 5.282 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 5.248 ; 5.248 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 5.261 ; 5.261 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 5.262 ; 5.262 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 5.412 ; 5.412 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 5.415 ; 5.415 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX4[0]     ; 5.097 ; 5.097 ; 5.097 ; 5.097 ;
; SW[2]      ; HEX4[1]     ; 5.115 ; 5.115 ; 5.115 ; 5.115 ;
; SW[2]      ; HEX4[2]     ; 5.111 ; 5.111 ; 5.111 ; 5.111 ;
; SW[2]      ; HEX4[3]     ; 5.086 ; 5.086 ; 5.086 ; 5.086 ;
; SW[2]      ; HEX4[4]     ; 5.190 ; 5.190 ; 5.190 ; 5.190 ;
; SW[2]      ; HEX4[5]     ; 5.101 ; 5.101 ; 5.101 ; 5.101 ;
; SW[2]      ; HEX4[6]     ; 5.092 ; 5.092 ; 5.092 ; 5.092 ;
; SW[2]      ; HEX5[0]     ; 4.728 ; 4.728 ; 4.728 ; 4.728 ;
; SW[2]      ; HEX5[1]     ; 4.705 ; 4.705 ; 4.705 ; 4.705 ;
; SW[2]      ; HEX5[2]     ; 4.713 ; 4.713 ; 4.713 ; 4.713 ;
; SW[2]      ; HEX5[3]     ; 4.722 ; 4.722 ; 4.722 ; 4.722 ;
; SW[2]      ; HEX5[4]     ; 4.570 ; 4.570 ; 4.570 ; 4.570 ;
; SW[2]      ; HEX5[5]     ; 4.712 ; 4.712 ; 4.712 ; 4.712 ;
; SW[2]      ; HEX5[6]     ; 4.586 ; 4.586 ; 4.586 ; 4.586 ;
; SW[2]      ; HEX6[0]     ; 3.885 ; 3.885 ; 3.885 ; 3.885 ;
; SW[2]      ; HEX6[1]     ; 5.147 ; 5.147 ; 5.147 ; 5.147 ;
; SW[2]      ; HEX6[2]     ; 4.019 ; 4.019 ; 4.019 ; 4.019 ;
; SW[2]      ; HEX6[3]     ; 4.274 ; 4.274 ; 4.274 ; 4.274 ;
; SW[2]      ; HEX6[4]     ; 4.406 ; 4.406 ; 4.406 ; 4.406 ;
; SW[2]      ; HEX6[5]     ; 4.646 ; 4.646 ; 4.646 ; 4.646 ;
; SW[2]      ; HEX6[6]     ; 5.435 ; 5.435 ; 5.435 ; 5.435 ;
; SW[2]      ; HEX7[0]     ; 5.218 ; 5.218 ; 5.218 ; 5.218 ;
; SW[2]      ; HEX7[1]     ; 5.211 ; 5.211 ; 5.211 ; 5.211 ;
; SW[2]      ; HEX7[2]     ; 5.179 ; 5.179 ; 5.179 ; 5.179 ;
; SW[2]      ; HEX7[3]     ; 5.182 ; 5.182 ; 5.182 ; 5.182 ;
; SW[2]      ; HEX7[4]     ; 5.183 ; 5.183 ; 5.183 ; 5.183 ;
; SW[2]      ; HEX7[5]     ; 5.332 ; 5.332 ; 5.332 ; 5.332 ;
; SW[2]      ; HEX7[6]     ; 5.336 ; 5.336 ; 5.336 ; 5.336 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX4[0]     ; 4.319 ; 4.319 ; 4.319 ; 4.319 ;
; SW[2]      ; HEX4[1]     ; 4.329 ; 4.329 ; 4.329 ; 4.329 ;
; SW[2]      ; HEX4[2]     ; 4.323 ; 4.323 ; 4.323 ; 4.323 ;
; SW[2]      ; HEX4[3]     ; 4.308 ; 4.308 ; 4.308 ; 4.308 ;
; SW[2]      ; HEX4[4]     ; 4.414 ; 4.414 ; 4.414 ; 4.414 ;
; SW[2]      ; HEX4[5]     ; 4.323 ; 4.323 ; 4.323 ; 4.323 ;
; SW[2]      ; HEX4[6]     ; 4.313 ; 4.313 ; 4.313 ; 4.313 ;
; SW[2]      ; HEX5[0]     ; 4.229 ; 4.229 ; 4.229 ; 4.229 ;
; SW[2]      ; HEX5[1]     ; 4.203 ; 4.203 ; 4.203 ; 4.203 ;
; SW[2]      ; HEX5[2]     ; 4.209 ; 4.209 ; 4.209 ; 4.209 ;
; SW[2]      ; HEX5[3]     ; 4.223 ; 4.223 ; 4.223 ; 4.223 ;
; SW[2]      ; HEX5[4]     ; 4.074 ; 4.074 ; 4.074 ; 4.074 ;
; SW[2]      ; HEX5[5]     ; 4.212 ; 4.212 ; 4.212 ; 4.212 ;
; SW[2]      ; HEX5[6]     ; 4.087 ; 4.087 ; 4.087 ; 4.087 ;
; SW[2]      ; HEX6[0]     ; 3.760 ; 3.760 ; 3.760 ; 3.760 ;
; SW[2]      ; HEX6[1]     ; 5.022 ; 5.022 ; 5.022 ; 5.022 ;
; SW[2]      ; HEX6[2]     ; 3.887 ; 3.887 ; 3.887 ; 3.887 ;
; SW[2]      ; HEX6[3]     ; 4.149 ; 4.149 ; 4.149 ; 4.149 ;
; SW[2]      ; HEX6[4]     ; 4.282 ; 4.282 ; 4.282 ; 4.282 ;
; SW[2]      ; HEX6[5]     ; 4.516 ; 4.516 ; 4.516 ; 4.516 ;
; SW[2]      ; HEX6[6]     ; 5.308 ; 5.308 ; 5.308 ; 5.308 ;
; SW[2]      ; HEX7[0]     ; 4.152 ; 4.152 ; 4.152 ; 4.152 ;
; SW[2]      ; HEX7[1]     ; 4.152 ; 4.152 ; 4.152 ; 4.152 ;
; SW[2]      ; HEX7[2]     ; 4.118 ; 4.118 ; 4.118 ; 4.118 ;
; SW[2]      ; HEX7[3]     ; 4.131 ; 4.131 ; 4.131 ; 4.131 ;
; SW[2]      ; HEX7[4]     ; 4.132 ; 4.132 ; 4.132 ; 4.132 ;
; SW[2]      ; HEX7[5]     ; 4.282 ; 4.282 ; 4.282 ; 4.282 ;
; SW[2]      ; HEX7[6]     ; 4.285 ; 4.285 ; 4.285 ; 4.285 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                          ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                               ; -7.971   ; -2.472  ; -1.292   ; -1.147  ; -2.000              ;
;  FSMExecute:FSMExecute|stop_operation_finished ; -3.473   ; -2.418  ; N/A      ; N/A     ; 0.500               ;
;  KEY[1]                                        ; -7.971   ; -2.472  ; -1.292   ; -1.147  ; -2.000              ;
;  register_8bit_ir:IR2_reg|q[0]                 ; -3.713   ; -2.250  ; N/A      ; N/A     ; -0.511              ;
; Design-wide TNS                                ; -485.303 ; -41.704 ; -16.966  ; -15.034 ; -358.42             ;
;  FSMExecute:FSMExecute|stop_operation_finished ; -15.560  ; -10.264 ; N/A      ; N/A     ; 0.000               ;
;  KEY[1]                                        ; -457.417 ; -24.430 ; -16.966  ; -15.034 ; -350.222            ;
;  register_8bit_ir:IR2_reg|q[0]                 ; -12.326  ; -7.010  ; N/A      ; N/A     ; -8.198              ;
+------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 10.829 ; 10.829 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 10.829 ; 10.829 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 9.300  ; 9.300  ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 10.506 ; 10.506 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 9.743  ; 9.743  ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 9.244  ; 9.244  ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 9.678  ; 9.678  ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 9.673  ; 9.673  ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 10.849 ; 10.849 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 9.886  ; 9.886  ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 9.478  ; 9.478  ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 9.960  ; 9.960  ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 9.950  ; 9.950  ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 9.722  ; 9.722  ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 9.716  ; 9.716  ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 10.849 ; 10.849 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 9.435  ; 9.435  ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 8.807  ; 8.807  ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 9.435  ; 9.435  ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 9.268  ; 9.268  ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 9.241  ; 9.241  ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 8.810  ; 8.810  ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 8.982  ; 8.982  ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 8.798  ; 8.798  ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 9.002  ; 9.002  ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 8.530  ; 8.530  ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 8.125  ; 8.125  ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 8.697  ; 8.697  ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 9.002  ; 9.002  ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 8.670  ; 8.670  ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 8.991  ; 8.991  ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 8.527  ; 8.527  ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 11.742 ; 11.742 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 11.535 ; 11.535 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 11.561 ; 11.561 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 11.558 ; 11.558 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 11.520 ; 11.520 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 11.742 ; 11.742 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 11.538 ; 11.538 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 11.522 ; 11.522 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 10.820 ; 10.820 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 10.820 ; 10.820 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 10.802 ; 10.802 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 10.811 ; 10.811 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 10.817 ; 10.817 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 10.507 ; 10.507 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 10.787 ; 10.787 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 10.528 ; 10.528 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 12.729 ; 12.729 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 9.671  ; 9.671  ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 12.113 ; 12.113 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 9.989  ; 9.989  ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 10.500 ; 10.500 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 10.831 ; 10.831 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 11.452 ; 11.452 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 12.729 ; 12.729 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 11.924 ; 11.924 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 11.640 ; 11.640 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 11.637 ; 11.637 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 11.578 ; 11.578 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 11.620 ; 11.620 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 11.604 ; 11.604 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 11.912 ; 11.912 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 11.924 ; 11.924 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 4.744 ; 4.744 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 5.566 ; 5.566 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 4.767 ; 4.767 ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 5.405 ; 5.405 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 4.961 ; 4.961 ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 4.744 ; 4.744 ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 4.886 ; 4.886 ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 4.919 ; 4.919 ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 4.549 ; 4.549 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 4.706 ; 4.706 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 4.549 ; 4.549 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 4.659 ; 4.659 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 4.653 ; 4.653 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 4.566 ; 4.566 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 4.557 ; 4.557 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 5.373 ; 5.373 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 4.492 ; 4.492 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 4.505 ; 4.505 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 4.825 ; 4.825 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 4.681 ; 4.681 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 4.666 ; 4.666 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 4.498 ; 4.498 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 4.512 ; 4.512 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 4.492 ; 4.492 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 4.141 ; 4.141 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 4.299 ; 4.299 ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 4.141 ; 4.141 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 4.453 ; 4.453 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 4.538 ; 4.538 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 4.447 ; 4.447 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 4.527 ; 4.527 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 4.342 ; 4.342 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 5.048 ; 5.048 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 5.059 ; 5.059 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 5.069 ; 5.069 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 5.063 ; 5.063 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 5.048 ; 5.048 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 5.154 ; 5.154 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 5.063 ; 5.063 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 5.053 ; 5.053 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 4.674 ; 4.674 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 4.829 ; 4.829 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 4.803 ; 4.803 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 4.809 ; 4.809 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 4.823 ; 4.823 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 4.674 ; 4.674 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 4.812 ; 4.812 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 4.687 ; 4.687 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 4.737 ; 4.737 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 4.737 ; 4.737 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 5.999 ; 5.999 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 4.871 ; 4.871 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 5.126 ; 5.126 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 5.258 ; 5.258 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 5.498 ; 5.498 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 6.287 ; 6.287 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 5.248 ; 5.248 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 5.282 ; 5.282 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 5.282 ; 5.282 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 5.248 ; 5.248 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 5.261 ; 5.261 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 5.262 ; 5.262 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 5.412 ; 5.412 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 5.415 ; 5.415 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[2]      ; HEX4[0]     ; 10.018 ; 10.018 ; 10.018 ; 10.018 ;
; SW[2]      ; HEX4[1]     ; 10.044 ; 10.044 ; 10.044 ; 10.044 ;
; SW[2]      ; HEX4[2]     ; 10.041 ; 10.041 ; 10.041 ; 10.041 ;
; SW[2]      ; HEX4[3]     ; 10.003 ; 10.003 ; 10.003 ; 10.003 ;
; SW[2]      ; HEX4[4]     ; 10.225 ; 10.225 ; 10.225 ; 10.225 ;
; SW[2]      ; HEX4[5]     ; 10.021 ; 10.021 ; 10.021 ; 10.021 ;
; SW[2]      ; HEX4[6]     ; 10.005 ; 10.005 ; 10.005 ; 10.005 ;
; SW[2]      ; HEX5[0]     ; 9.589  ; 9.589  ; 9.589  ; 9.589  ;
; SW[2]      ; HEX5[1]     ; 9.571  ; 9.571  ; 9.571  ; 9.571  ;
; SW[2]      ; HEX5[2]     ; 9.580  ; 9.580  ; 9.580  ; 9.580  ;
; SW[2]      ; HEX5[3]     ; 9.586  ; 9.586  ; 9.586  ; 9.586  ;
; SW[2]      ; HEX5[4]     ; 9.276  ; 9.276  ; 9.276  ; 9.276  ;
; SW[2]      ; HEX5[5]     ; 9.556  ; 9.556  ; 9.556  ; 9.556  ;
; SW[2]      ; HEX5[6]     ; 9.297  ; 9.297  ; 9.297  ; 9.297  ;
; SW[2]      ; HEX6[0]     ; 7.617  ; 7.617  ; 7.617  ; 7.617  ;
; SW[2]      ; HEX6[1]     ; 10.078 ; 10.078 ; 10.078 ; 10.078 ;
; SW[2]      ; HEX6[2]     ; 7.957  ; 7.957  ; 7.957  ; 7.957  ;
; SW[2]      ; HEX6[3]     ; 8.471  ; 8.471  ; 8.471  ; 8.471  ;
; SW[2]      ; HEX6[4]     ; 8.764  ; 8.764  ; 8.764  ; 8.764  ;
; SW[2]      ; HEX6[5]     ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; SW[2]      ; HEX6[6]     ; 10.687 ; 10.687 ; 10.687 ; 10.687 ;
; SW[2]      ; HEX7[0]     ; 10.287 ; 10.287 ; 10.287 ; 10.287 ;
; SW[2]      ; HEX7[1]     ; 10.284 ; 10.284 ; 10.284 ; 10.284 ;
; SW[2]      ; HEX7[2]     ; 10.225 ; 10.225 ; 10.225 ; 10.225 ;
; SW[2]      ; HEX7[3]     ; 10.267 ; 10.267 ; 10.267 ; 10.267 ;
; SW[2]      ; HEX7[4]     ; 10.251 ; 10.251 ; 10.251 ; 10.251 ;
; SW[2]      ; HEX7[5]     ; 10.559 ; 10.559 ; 10.559 ; 10.559 ;
; SW[2]      ; HEX7[6]     ; 10.571 ; 10.571 ; 10.571 ; 10.571 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX4[0]     ; 4.319 ; 4.319 ; 4.319 ; 4.319 ;
; SW[2]      ; HEX4[1]     ; 4.329 ; 4.329 ; 4.329 ; 4.329 ;
; SW[2]      ; HEX4[2]     ; 4.323 ; 4.323 ; 4.323 ; 4.323 ;
; SW[2]      ; HEX4[3]     ; 4.308 ; 4.308 ; 4.308 ; 4.308 ;
; SW[2]      ; HEX4[4]     ; 4.414 ; 4.414 ; 4.414 ; 4.414 ;
; SW[2]      ; HEX4[5]     ; 4.323 ; 4.323 ; 4.323 ; 4.323 ;
; SW[2]      ; HEX4[6]     ; 4.313 ; 4.313 ; 4.313 ; 4.313 ;
; SW[2]      ; HEX5[0]     ; 4.229 ; 4.229 ; 4.229 ; 4.229 ;
; SW[2]      ; HEX5[1]     ; 4.203 ; 4.203 ; 4.203 ; 4.203 ;
; SW[2]      ; HEX5[2]     ; 4.209 ; 4.209 ; 4.209 ; 4.209 ;
; SW[2]      ; HEX5[3]     ; 4.223 ; 4.223 ; 4.223 ; 4.223 ;
; SW[2]      ; HEX5[4]     ; 4.074 ; 4.074 ; 4.074 ; 4.074 ;
; SW[2]      ; HEX5[5]     ; 4.212 ; 4.212 ; 4.212 ; 4.212 ;
; SW[2]      ; HEX5[6]     ; 4.087 ; 4.087 ; 4.087 ; 4.087 ;
; SW[2]      ; HEX6[0]     ; 3.760 ; 3.760 ; 3.760 ; 3.760 ;
; SW[2]      ; HEX6[1]     ; 5.022 ; 5.022 ; 5.022 ; 5.022 ;
; SW[2]      ; HEX6[2]     ; 3.887 ; 3.887 ; 3.887 ; 3.887 ;
; SW[2]      ; HEX6[3]     ; 4.149 ; 4.149 ; 4.149 ; 4.149 ;
; SW[2]      ; HEX6[4]     ; 4.282 ; 4.282 ; 4.282 ; 4.282 ;
; SW[2]      ; HEX6[5]     ; 4.516 ; 4.516 ; 4.516 ; 4.516 ;
; SW[2]      ; HEX6[6]     ; 5.308 ; 5.308 ; 5.308 ; 5.308 ;
; SW[2]      ; HEX7[0]     ; 4.152 ; 4.152 ; 4.152 ; 4.152 ;
; SW[2]      ; HEX7[1]     ; 4.152 ; 4.152 ; 4.152 ; 4.152 ;
; SW[2]      ; HEX7[2]     ; 4.118 ; 4.118 ; 4.118 ; 4.118 ;
; SW[2]      ; HEX7[3]     ; 4.131 ; 4.131 ; 4.131 ; 4.131 ;
; SW[2]      ; HEX7[4]     ; 4.132 ; 4.132 ; 4.132 ; 4.132 ;
; SW[2]      ; HEX7[5]     ; 4.282 ; 4.282 ; 4.282 ; 4.282 ;
; SW[2]      ; HEX7[6]     ; 4.285 ; 4.285 ; 4.285 ; 4.285 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; KEY[1]                                        ; FSMExecute:FSMExecute|stop_operation_finished ; 30       ; 0        ; 0        ; 0        ;
; register_8bit_ir:IR2_reg|q[0]                 ; FSMExecute:FSMExecute|stop_operation_finished ; 8        ; 8        ; 0        ; 0        ;
; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]                                        ; 3496     ; 27       ; 1        ; 1        ;
; KEY[1]                                        ; KEY[1]                                        ; 3918     ; 136      ; 43       ; 16       ;
; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]                                        ; 853      ; 1594     ; 17       ; 17       ;
; KEY[1]                                        ; register_8bit_ir:IR2_reg|q[0]                 ; 48       ; 0        ; 55       ; 0        ;
; register_8bit_ir:IR2_reg|q[0]                 ; register_8bit_ir:IR2_reg|q[0]                 ; 10       ; 10       ; 11       ; 11       ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; KEY[1]                                        ; FSMExecute:FSMExecute|stop_operation_finished ; 30       ; 0        ; 0        ; 0        ;
; register_8bit_ir:IR2_reg|q[0]                 ; FSMExecute:FSMExecute|stop_operation_finished ; 8        ; 8        ; 0        ; 0        ;
; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]                                        ; 3496     ; 27       ; 1        ; 1        ;
; KEY[1]                                        ; KEY[1]                                        ; 3918     ; 136      ; 43       ; 16       ;
; register_8bit_ir:IR2_reg|q[0]                 ; KEY[1]                                        ; 853      ; 1594     ; 17       ; 17       ;
; KEY[1]                                        ; register_8bit_ir:IR2_reg|q[0]                 ; 48       ; 0        ; 55       ; 0        ;
; register_8bit_ir:IR2_reg|q[0]                 ; register_8bit_ir:IR2_reg|q[0]                 ; 10       ; 10       ; 11       ; 11       ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                   ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]   ; 32       ; 16       ; 0        ; 0        ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                    ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; FSMExecute:FSMExecute|stop_operation_finished ; KEY[1]   ; 32       ; 16       ; 0        ; 0        ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 157   ; 157  ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 364   ; 364  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 26 16:28:40 2013
Info: Command: quartus_sta multicycle -c multicycle
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "FSMExecute|squashIR2|combout" is a latch
    Warning (335094): Node "DataHazardControl|DataMem_data_BPSel|combout" is a latch
    Warning (335094): Node "DataHazardControl|DataMem_address_BPSel|combout" is a latch
    Warning (335094): Node "FSMExecute|PCSel|combout" is a latch
    Warning (335094): Node "FSMExecute|ALU_in2_mux_ctrl[2]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALUop[1]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALUop[0]|combout" is a latch
    Warning (335094): Node "DataHazardControl|ALU_in1_BPSel|combout" is a latch
    Warning (335094): Node "DataHazardControl|ALU_in2_BPSel|combout" is a latch
    Warning (335094): Node "FSMExecute|ALU_in1_mux_ctrl[0]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALU_in2_mux_ctrl[1]|combout" is a latch
    Warning (335094): Node "FSMExecute|ALU_in2_mux_ctrl[0]|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'multicycle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[1] KEY[1]
    Info (332105): create_clock -period 1.000 -name FSMExecute:FSMExecute|stop_operation_finished FSMExecute:FSMExecute|stop_operation_finished
    Info (332105): create_clock -period 1.000 -name register_8bit_ir:IR2_reg|q[0] register_8bit_ir:IR2_reg|q[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: DataHazardControl|ALU_in2_BPSel~0  from: dataa  to: combout
    Info (332098): Cell: DataHazardControl|ALU_in2_BPSel~2  from: dataa  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.971
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.971      -457.417 KEY[1] 
    Info (332119):    -3.713       -12.326 register_8bit_ir:IR2_reg|q[0] 
    Info (332119):    -3.473       -15.560 FSMExecute:FSMExecute|stop_operation_finished 
Info (332146): Worst-case hold slack is -2.472
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.472       -24.430 KEY[1] 
    Info (332119):    -2.418       -10.264 FSMExecute:FSMExecute|stop_operation_finished 
    Info (332119):    -2.250        -7.010 register_8bit_ir:IR2_reg|q[0] 
Info (332146): Worst-case recovery slack is -1.292
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.292       -16.966 KEY[1] 
Info (332146): Worst-case removal slack is -1.147
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.147       -15.034 KEY[1] 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -350.222 KEY[1] 
    Info (332119):    -0.511        -8.198 register_8bit_ir:IR2_reg|q[0] 
    Info (332119):     0.500         0.000 FSMExecute:FSMExecute|stop_operation_finished 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 82 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: DataHazardControl|ALU_in2_BPSel~0  from: dataa  to: combout
    Info (332098): Cell: DataHazardControl|ALU_in2_BPSel~2  from: dataa  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.736
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.736      -157.316 KEY[1] 
    Info (332119):    -1.690        -5.603 register_8bit_ir:IR2_reg|q[0] 
    Info (332119):    -0.972        -2.154 FSMExecute:FSMExecute|stop_operation_finished 
Info (332146): Worst-case hold slack is -1.517
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.517       -21.347 KEY[1] 
    Info (332119):    -1.446        -7.368 FSMExecute:FSMExecute|stop_operation_finished 
    Info (332119):    -1.016        -3.149 register_8bit_ir:IR2_reg|q[0] 
Info (332146): Worst-case recovery slack is -0.177
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.177        -0.685 KEY[1] 
Info (332146): Worst-case removal slack is -0.778
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.778       -11.246 KEY[1] 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -350.222 KEY[1] 
    Info (332119):     0.053         0.000 register_8bit_ir:IR2_reg|q[0] 
    Info (332119):     0.500         0.000 FSMExecute:FSMExecute|stop_operation_finished 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 289 megabytes
    Info: Processing ended: Tue Nov 26 16:28:43 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


