-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : sublevel_0_ent.vhd

library ieee;
use ieee.std_logic_1164.all;

entity test is
  port (

        clk : in std_logic;
        reset : in std_logic;
        new_port : out std_logic_vector ( 3 downto 0 )
       );
end test;
