xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,
control_bd_control_0_0.v,verilog,xil_defaultlib,../../../bd/control_bd/ip/control_bd_control_0_0/sim/control_bd_control_0_0.v,
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_7,../../../../EDiC.gen/sources_1/bd/control_bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v,
control_bd_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/control_bd/ip/control_bd_xlconstant_0_0/sim/control_bd_xlconstant_0_0.v,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../../EDiC.gen/sources_1/bd/control_bd/ipshared/25a8/simulation/blk_mem_gen_v8_4.v,
control_bd_instrRom_0.v,verilog,xil_defaultlib,../../../bd/control_bd/ip/control_bd_instrRom_0/sim/control_bd_instrRom_0.v,
control_bd.v,verilog,xil_defaultlib,../../../bd/control_bd/sim/control_bd.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
