/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_eaaff664813949b9a1a48b4f97dc5506.v:1.2-3.12" *)
module top(tetR, lacL, YFP);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_eaaff664813949b9a1a48b4f97dc5506.v:1.45-1.48" *)
  output YFP;
  wire YFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_eaaff664813949b9a1a48b4f97dc5506.v:1.32-1.36" *)
  input lacL;
  wire lacL;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_eaaff664813949b9a1a48b4f97dc5506.v:1.20-1.24" *)
  input tetR;
  wire tetR;
  \$_NOT_  _2_ (
    .A(tetR),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(lacL),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(YFP)
  );
endmodule
