// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef __worker_create_COO_matrix_1_3_1_H__
#define __worker_create_COO_matrix_1_3_1_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct worker_create_COO_matrix_1_3_1_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 625;
  static const unsigned AddressWidth = 10;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(worker_create_COO_matrix_1_3_1_ram) {
        for (unsigned i = 0; i < 179 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }
        ram[179] = "0b10111111111000101000101100111011";
        for (unsigned i = 180; i < 226 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }
        ram[226] = "0b01000000100100010011000110010010";
        for (unsigned i = 227; i < 265 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }
        ram[265] = "0b01000001000101011001100010111111";
        for (unsigned i = 266; i < 346 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }
        ram[346] = "0b01000001000000101011100111100011";
        for (unsigned i = 347; i < 509 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }
        ram[509] = "0b10111110010100101001101111011110";
        for (unsigned i = 510; i < 625 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(worker_create_COO_matrix_1_3_1) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 625;
static const unsigned AddressWidth = 10;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


worker_create_COO_matrix_1_3_1_ram* meminst;


SC_CTOR(worker_create_COO_matrix_1_3_1) {
meminst = new worker_create_COO_matrix_1_3_1_ram("worker_create_COO_matrix_1_3_1_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~worker_create_COO_matrix_1_3_1() {
    delete meminst;
}


};//endmodule
#endif
