[03/23 18:03:38      0s] 
[03/23 18:03:38      0s] Cadence Innovus(TM) Implementation System.
[03/23 18:03:38      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/23 18:03:38      0s] 
[03/23 18:03:38      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[03/23 18:03:38      0s] Options:	
[03/23 18:03:38      0s] Date:		Thu Mar 23 18:03:38 2023
[03/23 18:03:38      0s] Host:		eecs2420p06.engin.umich.edu (x86_64 w/Linux 4.18.0-425.13.1.el8_7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) E-2136 CPU @ 3.30GHz 12288KB)
[03/23 18:03:38      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[03/23 18:03:38      0s] 
[03/23 18:03:38      0s] License:
[03/23 18:03:38      0s] 		[18:03:38.185275] Configured Lic search path (21.01-s002): /usr/caen/FLEXlm/data/license.dat.cadence:license.dat:/usr/caen/FLEXlm/data/license.dat.synopsys

[03/23 18:03:38      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/23 18:03:38      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/23 18:04:06     10s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[03/23 18:04:15     12s] @(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[03/23 18:04:15     12s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[03/23 18:04:15     12s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 18:04:15     12s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[03/23 18:04:15     12s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[03/23 18:04:15     12s] @(#)CDS: CPE v21.14-s062
[03/23 18:04:15     12s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 18:04:15     12s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[03/23 18:04:15     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/23 18:04:15     12s] @(#)CDS: RCDB 11.15.0
[03/23 18:04:15     12s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[03/23 18:04:15     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM.

[03/23 18:04:15     12s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[03/23 18:04:18     14s] 
[03/23 18:04:18     14s] **INFO:  MMMC transition support version v31-84 
[03/23 18:04:18     14s] 
[03/23 18:04:18     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/23 18:04:18     14s] <CMD> suppressMessage ENCEXT-2799
[03/23 18:04:18     14s] <CMD> win
[03/23 18:04:29     15s] <CMD> setMultiCpuUsage -acquireLicense 6 -localCpu 6
[03/23 18:04:29     15s] <CMD> set defHierChar /
[03/23 18:04:29     15s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 18:04:29     15s] <CMD> set locv_inter_clock_use_worst_derate false
[03/23 18:04:29     15s] <CMD> set init_oa_search_lib {}
[03/23 18:04:29     15s] <CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v
[03/23 18:04:29     15s] <CMD> set init_design_netlisttype Verilog
[03/23 18:04:29     15s] <CMD> set init_pwr_net VDD
[03/23 18:04:29     15s] <CMD> set init_top_cell PE_top
[03/23 18:04:29     15s] <CMD> set init_gnd_net VSS
[03/23 18:04:29     15s] <CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 18:04:29     15s] <CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
[03/23 18:04:29     15s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 18:04:29     15s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 18:04:29     15s] <CMD> set timing_case_analysis_for_icg_propagation false
[03/23 18:04:29     15s] <CMD> init_design
[03/23 18:04:29     15s] #% Begin Load MMMC data ... (date=03/23 18:04:29, mem=960.1M)
[03/23 18:04:29     15s] #% End Load MMMC data ... (date=03/23 18:04:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=961.3M, current mem=961.3M)
[03/23 18:04:29     15s] 
[03/23 18:04:29     15s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13_8lm_2thick_tech.lef ...
[03/23 18:04:29     15s] 
[03/23 18:04:29     15s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef ...
[03/23 18:04:29     15s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[03/23 18:04:29     15s] so you are unable to create rectilinear partition in a hierarchical flow.
[03/23 18:04:29     15s] Set DBUPerIGU to M2 pitch 400.
[03/23 18:04:29     15s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef at line 68086.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 18:04:29     15s] Type 'man IMPLF-201' for more detail.
[03/23 18:04:29     15s] 
[03/23 18:04:29     15s] viaInitial starts at Thu Mar 23 18:04:29 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[03/23 18:04:29     15s] Type 'man IMPPP-557' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[03/23 18:04:29     15s] Type 'man IMPPP-557' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[03/23 18:04:29     15s] Type 'man IMPPP-557' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[03/23 18:04:29     15s] Type 'man IMPPP-557' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[03/23 18:04:29     15s] Type 'man IMPPP-557' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[03/23 18:04:29     15s] Type 'man IMPPP-557' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[03/23 18:04:29     15s] Type 'man IMPPP-557' for more detail.
[03/23 18:04:29     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[03/23 18:04:29     15s] Type 'man IMPPP-557' for more detail.
[03/23 18:04:29     15s] viaInitial ends at Thu Mar 23 18:04:29 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/23 18:04:29     15s] Loading view definition file from /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 18:04:29     15s] Starting library reading in 'Multi-threaded flow' (with '6' threads)
[03/23 18:04:30     16s] Reading worstLibs timing library /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib.
[03/23 18:04:30     16s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TR'. The cell will only be used for analysis. (File /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib)
[03/23 18:04:30     16s] Read 527 cells in library typical.
[03/23 18:04:30     16s] Library reading multithread flow ended.
[03/23 18:04:30     17s] Ending "PreSetAnalysisView" (total cpu=0:00:01.1, real=0:00:01.0, peak res=1120.6M, current mem=991.8M)
[03/23 18:04:30     17s] *** End library_loading (cpu=0.02min, real=0.02min, mem=160.0M, fe_cpu=0.29min, fe_real=0.87min, fe_mem=1066.4M) ***
[03/23 18:04:30     17s] #% Begin Load netlist data ... (date=03/23 18:04:30, mem=990.8M)
[03/23 18:04:30     17s] *** Begin netlist parsing (mem=1066.4M) ***
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 18:04:30     17s] Type 'man IMPVL-159' for more detail.
[03/23 18:04:30     17s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/23 18:04:30     17s] To increase the message display limit, refer to the product command reference manual.
[03/23 18:04:30     17s] Created 527 new cells from 1 timing libraries.
[03/23 18:04:30     17s] Reading netlist ...
[03/23 18:04:30     17s] Backslashed names will retain backslash and a trailing blank character.
[03/23 18:04:30     17s] Reading verilog netlist '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v'
[03/23 18:04:30     17s] 
[03/23 18:04:30     17s] *** Memory Usage v#1 (Current mem = 1066.406M, initial mem = 405.922M) ***
[03/23 18:04:30     17s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1066.4M) ***
[03/23 18:04:30     17s] #% End Load netlist data ... (date=03/23 18:04:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1003.6M, current mem=1003.6M)
[03/23 18:04:30     17s] Set top cell to PE_top.
[03/23 18:04:30     17s] Hooked 527 DB cells to tlib cells.
[03/23 18:04:30     17s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1010.3M, current mem=1010.3M)
[03/23 18:04:30     17s] Starting recursive module instantiation check.
[03/23 18:04:30     17s] No recursion found.
[03/23 18:04:30     17s] Building hierarchical netlist for Cell PE_top ...
[03/23 18:04:30     17s] *** Netlist is unique.
[03/23 18:04:30     17s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/23 18:04:30     17s] ** info: there are 551 modules.
[03/23 18:04:30     17s] ** info: there are 2647 stdCell insts.
[03/23 18:04:30     17s] 
[03/23 18:04:30     17s] *** Memory Usage v#1 (Current mem = 1085.820M, initial mem = 405.922M) ***
[03/23 18:04:30     17s] Start create_tracks
[03/23 18:04:30     17s] Extraction setup Started 
[03/23 18:04:30     17s] 
[03/23 18:04:30     17s] Trim Metal Layers:
[03/23 18:04:30     17s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/23 18:04:30     17s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/23 18:04:30     17s] __QRC_SADV_USE_LE__ is set 0
[03/23 18:04:31     17s] Metal Layer Id 1 is M1 
[03/23 18:04:31     17s] Metal Layer Id 2 is M2 
[03/23 18:04:31     17s] Metal Layer Id 3 is M3 
[03/23 18:04:31     17s] Metal Layer Id 4 is M4 
[03/23 18:04:31     17s] Metal Layer Id 5 is M5 
[03/23 18:04:31     17s] Metal Layer Id 6 is M6 
[03/23 18:04:31     17s] Metal Layer Id 7 is MQ 
[03/23 18:04:31     17s] Metal Layer Id 8 is LM 
[03/23 18:04:31     17s] Via Layer Id 33 is CA 
[03/23 18:04:31     17s] Via Layer Id 34 is V1 
[03/23 18:04:31     17s] Via Layer Id 35 is V2 
[03/23 18:04:31     17s] Via Layer Id 36 is V3 
[03/23 18:04:31     17s] Via Layer Id 37 is V4 
[03/23 18:04:31     17s] Via Layer Id 38 is V5 
[03/23 18:04:31     17s] Via Layer Id 39 is VL 
[03/23 18:04:31     17s] Via Layer Id 40 is VQ 
[03/23 18:04:31     17s] 
[03/23 18:04:31     17s] Trim Metal Layers:
[03/23 18:04:31     17s] Generating auto layer map file.
[03/23 18:04:31     17s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 18:04:31     17s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 18:04:31     17s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 18:04:31     17s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 18:04:31     17s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 18:04:31     17s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 18:04:31     17s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 18:04:31     17s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 18:04:31     17s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 18:04:31     17s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 18:04:31     17s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 18:04:31     17s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 18:04:31     17s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 18:04:31     17s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 18:04:31     17s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 18:04:31     17s] Metal Layer Id 1 mapped to 9 
[03/23 18:04:31     17s] Via Layer Id 1 mapped to 10 
[03/23 18:04:31     17s] Metal Layer Id 2 mapped to 11 
[03/23 18:04:31     17s] Via Layer Id 2 mapped to 12 
[03/23 18:04:31     17s] Metal Layer Id 3 mapped to 13 
[03/23 18:04:31     17s] Via Layer Id 3 mapped to 14 
[03/23 18:04:31     17s] Metal Layer Id 4 mapped to 15 
[03/23 18:04:31     17s] Via Layer Id 4 mapped to 16 
[03/23 18:04:31     17s] Metal Layer Id 5 mapped to 17 
[03/23 18:04:31     17s] Via Layer Id 5 mapped to 18 
[03/23 18:04:31     17s] Metal Layer Id 6 mapped to 19 
[03/23 18:04:31     17s] Via Layer Id 6 mapped to 20 
[03/23 18:04:31     17s] Metal Layer Id 7 mapped to 21 
[03/23 18:04:31     17s] Via Layer Id 7 mapped to 22 
[03/23 18:04:31     17s] Metal Layer Id 8 mapped to 23 
[03/23 18:04:31     17s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[03/23 18:04:31     17s] eee: Reading patterns meta data.
[03/23 18:04:31     17s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[03/23 18:04:31     17s] Restore PreRoute Pattern Extraction data failed.
[03/23 18:04:31     17s] Importing multi-corner technology file(s) for preRoute extraction...
[03/23 18:04:31     17s] /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 18:04:31     18s] Metal Layer Id 1 is M1 
[03/23 18:04:31     18s] Metal Layer Id 2 is M2 
[03/23 18:04:31     18s] Metal Layer Id 3 is M3 
[03/23 18:04:31     18s] Metal Layer Id 4 is M4 
[03/23 18:04:31     18s] Metal Layer Id 5 is M5 
[03/23 18:04:31     18s] Metal Layer Id 6 is M6 
[03/23 18:04:31     18s] Metal Layer Id 7 is MQ 
[03/23 18:04:31     18s] Metal Layer Id 8 is LM 
[03/23 18:04:31     18s] Via Layer Id 33 is CA 
[03/23 18:04:31     18s] Via Layer Id 34 is V1 
[03/23 18:04:31     18s] Via Layer Id 35 is V2 
[03/23 18:04:31     18s] Via Layer Id 36 is V3 
[03/23 18:04:31     18s] Via Layer Id 37 is V4 
[03/23 18:04:31     18s] Via Layer Id 38 is V5 
[03/23 18:04:31     18s] Via Layer Id 39 is VL 
[03/23 18:04:31     18s] Via Layer Id 40 is VQ 
[03/23 18:04:31     18s] 
[03/23 18:04:31     18s] Trim Metal Layers:
[03/23 18:04:31     18s] Generating auto layer map file.
[03/23 18:04:31     18s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 18:04:31     18s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 18:04:31     18s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 18:04:31     18s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 18:04:31     18s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 18:04:31     18s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 18:04:31     18s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 18:04:31     18s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 18:04:31     18s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 18:04:31     18s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 18:04:31     18s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 18:04:31     18s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 18:04:31     18s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 18:04:31     18s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 18:04:31     18s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 18:04:31     18s] Metal Layer Id 1 mapped to 9 
[03/23 18:04:31     18s] Via Layer Id 1 mapped to 10 
[03/23 18:04:31     18s] Metal Layer Id 2 mapped to 11 
[03/23 18:04:31     18s] Via Layer Id 2 mapped to 12 
[03/23 18:04:31     18s] Metal Layer Id 3 mapped to 13 
[03/23 18:04:31     18s] Via Layer Id 3 mapped to 14 
[03/23 18:04:31     18s] Metal Layer Id 4 mapped to 15 
[03/23 18:04:31     18s] Via Layer Id 4 mapped to 16 
[03/23 18:04:31     18s] Metal Layer Id 5 mapped to 17 
[03/23 18:04:31     18s] Via Layer Id 5 mapped to 18 
[03/23 18:04:31     18s] Metal Layer Id 6 mapped to 19 
[03/23 18:04:31     18s] Via Layer Id 6 mapped to 20 
[03/23 18:04:31     18s] Metal Layer Id 7 mapped to 21 
[03/23 18:04:31     18s] Via Layer Id 7 mapped to 22 
[03/23 18:04:31     18s] Metal Layer Id 8 mapped to 23 
[03/23 18:04:32     19s] Completed (cpu: 0:00:01.8 real: 0:00:02.0)
[03/23 18:04:32     19s] Set Shrink Factor to 1.00000
[03/23 18:04:32     19s] Summary of Active RC-Corners : 
[03/23 18:04:32     19s]  
[03/23 18:04:32     19s]  Analysis View: setupAnalysis
[03/23 18:04:32     19s]     RC-Corner Name        : rc-typ
[03/23 18:04:32     19s]     RC-Corner Index       : 0
[03/23 18:04:32     19s]     RC-Corner Temperature : 25 Celsius
[03/23 18:04:32     19s]     RC-Corner Cap Table   : ''
[03/23 18:04:32     19s]     RC-Corner PreRoute Res Factor         : 1
[03/23 18:04:32     19s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 18:04:32     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 18:04:32     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 18:04:32     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 18:04:32     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 18:04:32     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 18:04:32     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 18:04:32     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 18:04:32     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 18:04:32     19s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 18:04:32     19s]  
[03/23 18:04:32     19s]  Analysis View: holdAnalysis
[03/23 18:04:32     19s]     RC-Corner Name        : rc-typ
[03/23 18:04:32     19s]     RC-Corner Index       : 0
[03/23 18:04:32     19s]     RC-Corner Temperature : 25 Celsius
[03/23 18:04:32     19s]     RC-Corner Cap Table   : ''
[03/23 18:04:32     19s]     RC-Corner PreRoute Res Factor         : 1
[03/23 18:04:32     19s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 18:04:32     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 18:04:32     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 18:04:32     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 18:04:32     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 18:04:32     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 18:04:32     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 18:04:32     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 18:04:32     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 18:04:32     19s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 18:04:32     19s] 
[03/23 18:04:32     19s] Trim Metal Layers:
[03/23 18:04:32     19s] LayerId::1 widthSet size::1
[03/23 18:04:32     19s] LayerId::2 widthSet size::1
[03/23 18:04:32     19s] LayerId::3 widthSet size::1
[03/23 18:04:32     19s] LayerId::4 widthSet size::1
[03/23 18:04:32     19s] LayerId::5 widthSet size::1
[03/23 18:04:32     19s] LayerId::6 widthSet size::1
[03/23 18:04:32     19s] LayerId::7 widthSet size::1
[03/23 18:04:32     19s] LayerId::8 widthSet size::1
[03/23 18:04:32     19s] Updating RC grid for preRoute extraction ...
[03/23 18:04:32     19s] eee: pegSigSF::1.070000
[03/23 18:04:32     19s] Initializing multi-corner resistance tables ...
[03/23 18:04:32     19s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:04:32     19s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:04:32     19s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:04:32     19s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:04:32     19s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:04:32     19s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:04:32     19s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:04:32     19s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:04:32     19s] {RT rc-typ 0 8 8 {7 0} 1}
[03/23 18:04:32     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.666700 newSi=0.000000 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:04:32     19s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[03/23 18:04:32     19s] *Info: initialize multi-corner CTS.
[03/23 18:04:32     19s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1281.5M, current mem=1077.5M)
[03/23 18:04:33     19s] Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc' ...
[03/23 18:04:33     19s] Current (total cpu=0:00:19.6, real=0:00:55.0, peak res=1334.5M, current mem=1334.5M)
[03/23 18:04:33     19s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 8).
[03/23 18:04:33     19s] 
[03/23 18:04:33     19s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 9).
[03/23 18:04:33     19s] 
[03/23 18:04:33     19s] INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc completed, with 2 WARNING
[03/23 18:04:33     19s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1352.9M, current mem=1352.9M)
[03/23 18:04:33     19s] Current (total cpu=0:00:19.7, real=0:00:55.0, peak res=1352.9M, current mem=1352.9M)
[03/23 18:04:33     19s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 18:04:33     19s] 
[03/23 18:04:33     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/23 18:04:33     19s] Summary for sequential cells identification: 
[03/23 18:04:33     19s]   Identified SBFF number: 112
[03/23 18:04:33     19s]   Identified MBFF number: 0
[03/23 18:04:33     19s]   Identified SB Latch number: 0
[03/23 18:04:33     19s]   Identified MB Latch number: 0
[03/23 18:04:33     19s]   Not identified SBFF number: 8
[03/23 18:04:33     19s]   Not identified MBFF number: 0
[03/23 18:04:33     19s]   Not identified SB Latch number: 0
[03/23 18:04:33     19s]   Not identified MB Latch number: 0
[03/23 18:04:33     19s]   Number of sequential cells which are not FFs: 34
[03/23 18:04:33     19s] Total number of combinational cells: 363
[03/23 18:04:33     19s] Total number of sequential cells: 154
[03/23 18:04:33     19s] Total number of tristate cells: 10
[03/23 18:04:33     19s] Total number of level shifter cells: 0
[03/23 18:04:33     19s] Total number of power gating cells: 0
[03/23 18:04:33     19s] Total number of isolation cells: 0
[03/23 18:04:33     19s] Total number of power switch cells: 0
[03/23 18:04:33     19s] Total number of pulse generator cells: 0
[03/23 18:04:33     19s] Total number of always on buffers: 0
[03/23 18:04:33     19s] Total number of retention cells: 0
[03/23 18:04:33     19s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[03/23 18:04:33     19s] Total number of usable buffers: 16
[03/23 18:04:33     19s] List of unusable buffers:
[03/23 18:04:33     19s] Total number of unusable buffers: 0
[03/23 18:04:33     19s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[03/23 18:04:33     19s] Total number of usable inverters: 19
[03/23 18:04:33     19s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[03/23 18:04:33     19s] Total number of unusable inverters: 3
[03/23 18:04:33     19s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[03/23 18:04:33     19s] Total number of identified usable delay cells: 8
[03/23 18:04:33     19s] List of identified unusable delay cells:
[03/23 18:04:33     19s] Total number of identified unusable delay cells: 0
[03/23 18:04:33     19s] 
[03/23 18:04:33     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/23 18:04:33     19s] 
[03/23 18:04:33     19s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:04:33     19s] 
[03/23 18:04:33     19s] TimeStamp Deleting Cell Server End ...
[03/23 18:04:33     19s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1373.8M, current mem=1373.7M)
[03/23 18:04:33     19s] 
[03/23 18:04:33     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:04:33     19s] Summary for sequential cells identification: 
[03/23 18:04:33     19s]   Identified SBFF number: 112
[03/23 18:04:33     19s]   Identified MBFF number: 0
[03/23 18:04:33     19s]   Identified SB Latch number: 0
[03/23 18:04:33     19s]   Identified MB Latch number: 0
[03/23 18:04:33     19s]   Not identified SBFF number: 8
[03/23 18:04:33     19s]   Not identified MBFF number: 0
[03/23 18:04:33     19s]   Not identified SB Latch number: 0
[03/23 18:04:33     19s]   Not identified MB Latch number: 0
[03/23 18:04:33     19s]   Number of sequential cells which are not FFs: 34
[03/23 18:04:33     19s]  Visiting view : setupAnalysis
[03/23 18:04:33     19s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:04:33     19s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:04:33     19s]  Visiting view : holdAnalysis
[03/23 18:04:33     19s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:04:33     19s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:04:33     19s] TLC MultiMap info (StdDelay):
[03/23 18:04:33     19s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:04:33     19s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:04:33     19s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:04:33     19s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:04:33     19s]  Setting StdDelay to: 22.7ps
[03/23 18:04:33     19s] 
[03/23 18:04:33     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:04:33     19s] #% Begin Load MMMC data post ... (date=03/23 18:04:33, mem=1374.5M)
[03/23 18:04:33     19s] #% End Load MMMC data post ... (date=03/23 18:04:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1374.5M, current mem=1374.5M)
[03/23 18:04:33     19s] 
[03/23 18:04:33     19s] *** Summary of all messages that are not suppressed in this session:
[03/23 18:04:33     19s] Severity  ID               Count  Summary                                  
[03/23 18:04:33     19s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/23 18:04:33     19s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/23 18:04:33     19s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 18:04:33     19s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/23 18:04:33     19s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[03/23 18:04:33     19s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[03/23 18:04:33     19s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/23 18:04:33     19s] *** Message Summary: 1080 warning(s), 0 error(s)
[03/23 18:04:33     19s] 
[03/23 18:04:37     20s] <CMD> zoomBox -64.79700 -71.44500 327.04600 279.33800
[03/23 18:04:37     20s] <CMD> zoomBox -159.20000 -200.55300 478.85100 370.63900
[03/23 18:04:42     21s] <CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io
[03/23 18:04:42     21s] Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io" ...
[03/23 18:04:42     21s] <CMD> floorPlan -noSnapToGrid -s 186 486 7 7 7 7
[03/23 18:04:42     21s] Start create_tracks
[03/23 18:04:42     21s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/23 18:04:42     21s] <CMD> saveDesign db/PE_top_floor_planned.enc
[03/23 18:04:42     21s] #% Begin save design ... (date=03/23 18:04:42, mem=1424.6M)
[03/23 18:04:42     21s] % Begin Save ccopt configuration ... (date=03/23 18:04:42, mem=1424.6M)
[03/23 18:04:42     21s] % End Save ccopt configuration ... (date=03/23 18:04:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1425.3M, current mem=1425.3M)
[03/23 18:04:42     21s] % Begin Save netlist data ... (date=03/23 18:04:42, mem=1425.3M)
[03/23 18:04:42     21s] Writing Binary DB to db/PE_top_floor_planned.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 18:04:42     21s] % End Save netlist data ... (date=03/23 18:04:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1453.5M, current mem=1427.1M)
[03/23 18:04:42     21s] Saving symbol-table file in separate thread ...
[03/23 18:04:42     21s] Saving congestion map file in separate thread ...
[03/23 18:04:42     21s] % Begin Save AAE data ... (date=03/23 18:04:42, mem=1427.6M)
[03/23 18:04:42     21s] Saving AAE Data ...
[03/23 18:04:42     21s] % End Save AAE data ... (date=03/23 18:04:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1427.6M, current mem=1427.6M)
[03/23 18:04:42     21s] Saving congestion map file db/PE_top_floor_planned.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 18:04:43     21s] Saving preference file db/PE_top_floor_planned.enc.dat.tmp/gui.pref.tcl ...
[03/23 18:04:43     21s] Saving mode setting ...
[03/23 18:04:43     21s] Saving global file ...
[03/23 18:04:43     21s] Saving Drc markers ...
[03/23 18:04:43     21s] ... No Drc file written since there is no markers found.
[03/23 18:04:43     21s] % Begin Save routing data ... (date=03/23 18:04:43, mem=1432.4M)
[03/23 18:04:43     21s] Saving route file ...
[03/23 18:04:43     21s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1569.3M) ***
[03/23 18:04:43     21s] % End Save routing data ... (date=03/23 18:04:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1432.7M, current mem=1432.7M)
[03/23 18:04:43     21s] Saving special route data file in separate thread ...
[03/23 18:04:43     21s] Saving PG Conn data in separate thread ...
[03/23 18:04:43     21s] Saving placement file in separate thread ...
[03/23 18:04:43     21s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 18:04:43     21s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:04:43     21s] Save Adaptive View Pruning View Names to Binary file
[03/23 18:04:43     21s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:04:43     21s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1585.4M) ***
[03/23 18:04:43     21s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:04:44     21s] Saving property file db/PE_top_floor_planned.enc.dat.tmp/PE_top.prop
[03/23 18:04:44     21s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1585.4M) ***
[03/23 18:04:44     21s] Saving preRoute extracted patterns in file 'db/PE_top_floor_planned.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 18:04:44     21s] Saving preRoute extraction data in directory 'db/PE_top_floor_planned.enc.dat.tmp/extraction/' ...
[03/23 18:04:44     21s] Checksum of RCGrid density data::96
[03/23 18:04:44     21s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 18:04:44     21s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 18:04:44     21s] % Begin Save power constraints data ... (date=03/23 18:04:44, mem=1434.9M)
[03/23 18:04:44     21s] % End Save power constraints data ... (date=03/23 18:04:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1434.9M, current mem=1434.9M)
[03/23 18:04:44     21s] Generated self-contained design PE_top_floor_planned.enc.dat.tmp
[03/23 18:04:44     21s] #% End save design ... (date=03/23 18:04:44, total cpu=0:00:00.5, real=0:00:02.0, peak res=1462.9M, current mem=1437.5M)
[03/23 18:04:44     21s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 18:04:44     21s] 
[03/23 18:04:44     21s] <CMD> saveDesign db/PE_top_insts_placed.enc
[03/23 18:04:44     21s] #% Begin save design ... (date=03/23 18:04:44, mem=1437.5M)
[03/23 18:04:44     21s] % Begin Save ccopt configuration ... (date=03/23 18:04:44, mem=1437.5M)
[03/23 18:04:44     21s] % End Save ccopt configuration ... (date=03/23 18:04:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1437.5M, current mem=1437.5M)
[03/23 18:04:44     21s] % Begin Save netlist data ... (date=03/23 18:04:44, mem=1437.5M)
[03/23 18:04:44     21s] Writing Binary DB to db/PE_top_insts_placed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 18:04:44     21s] % End Save netlist data ... (date=03/23 18:04:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1439.1M, current mem=1439.1M)
[03/23 18:04:44     21s] Saving symbol-table file in separate thread ...
[03/23 18:04:44     21s] Saving congestion map file in separate thread ...
[03/23 18:04:44     21s] % Begin Save AAE data ... (date=03/23 18:04:44, mem=1439.1M)
[03/23 18:04:44     21s] Saving AAE Data ...
[03/23 18:04:44     21s] Saving congestion map file db/PE_top_insts_placed.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 18:04:44     21s] % End Save AAE data ... (date=03/23 18:04:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1439.1M, current mem=1439.1M)
[03/23 18:04:45     21s] Saving preference file db/PE_top_insts_placed.enc.dat.tmp/gui.pref.tcl ...
[03/23 18:04:45     21s] Saving mode setting ...
[03/23 18:04:45     21s] Saving global file ...
[03/23 18:04:45     21s] Saving Drc markers ...
[03/23 18:04:45     21s] ... No Drc file written since there is no markers found.
[03/23 18:04:45     21s] % Begin Save routing data ... (date=03/23 18:04:45, mem=1439.3M)
[03/23 18:04:45     21s] Saving route file ...
[03/23 18:04:45     21s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1609.3M) ***
[03/23 18:04:45     21s] % End Save routing data ... (date=03/23 18:04:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1439.3M, current mem=1439.3M)
[03/23 18:04:45     21s] Saving special route data file in separate thread ...
[03/23 18:04:45     21s] Saving PG Conn data in separate thread ...
[03/23 18:04:45     21s] Saving placement file in separate thread ...
[03/23 18:04:45     21s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 18:04:45     21s] Save Adaptive View Pruning View Names to Binary file
[03/23 18:04:45     21s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:04:45     21s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:04:45     21s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1623.3M) ***
[03/23 18:04:45     21s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:04:46     21s] Saving property file db/PE_top_insts_placed.enc.dat.tmp/PE_top.prop
[03/23 18:04:46     21s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1623.3M) ***
[03/23 18:04:46     21s] Saving preRoute extracted patterns in file 'db/PE_top_insts_placed.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 18:04:46     21s] Saving preRoute extraction data in directory 'db/PE_top_insts_placed.enc.dat.tmp/extraction/' ...
[03/23 18:04:46     21s] Checksum of RCGrid density data::96
[03/23 18:04:46     21s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 18:04:46     21s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 18:04:46     22s] % Begin Save power constraints data ... (date=03/23 18:04:46, mem=1439.6M)
[03/23 18:04:46     22s] % End Save power constraints data ... (date=03/23 18:04:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1439.6M, current mem=1439.6M)
[03/23 18:04:46     22s] Generated self-contained design PE_top_insts_placed.enc.dat.tmp
[03/23 18:04:46     22s] #% End save design ... (date=03/23 18:04:46, total cpu=0:00:00.5, real=0:00:02.0, peak res=1470.0M, current mem=1439.9M)
[03/23 18:04:46     22s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 18:04:46     22s] 
[03/23 18:04:50     22s] <CMD> zoomBox -383.43300 -459.87400 838.87400 634.35200
[03/23 18:04:50     22s] <CMD> zoomBox -541.33900 -601.98900 1150.43500 912.51000
[03/23 18:04:51     22s] <CMD> zoomBox -298.11700 -206.75400 740.84400 723.33800
[03/23 18:04:51     22s] <CMD> zoomBox -244.69100 -107.36100 638.42700 683.21800
[03/23 18:04:52     22s] <CMD> zoomBox -146.24000 5.35600 491.81300 576.55000
[03/23 18:04:53     22s] <CMD> zoomBox -212.81800 -209.27500 670.30100 581.30500
[03/23 18:05:37     28s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:05:37     28s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:05:37     28s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2 -pin {pe_in_pk_A__0__0_ pe_in_pk_A__0__1_ pe_in_pk_A__0__2_ pe_in_pk_A__0__3_ pe_in_pk_A__0__4_ pe_in_pk_A__0__5_ pe_in_pk_A__0__6_ pe_in_pk_A__0__7_ pe_in_pk_A__1__0_ pe_in_pk_A__1__1_ pe_in_pk_A__1__2_ pe_in_pk_A__1__3_ pe_in_pk_A__1__4_ pe_in_pk_A__1__5_ pe_in_pk_A__1__6_ pe_in_pk_A__1__7_ pe_in_pk_A__2__0_ pe_in_pk_A__2__1_ pe_in_pk_A__2__2_ pe_in_pk_A__2__3_ pe_in_pk_A__2__4_ pe_in_pk_A__2__5_ pe_in_pk_A__2__6_ pe_in_pk_A__2__7_ pe_in_pk_A__3__0_ pe_in_pk_A__3__1_ pe_in_pk_A__3__2_ pe_in_pk_A__3__3_ pe_in_pk_A__3__4_ pe_in_pk_A__3__5_ pe_in_pk_A__3__6_ pe_in_pk_A__3__7_}
[03/23 18:05:37     28s] #create default rule from bind_ndr_rule rule=0x7fcc5b6ae480 0x7fcc59986018
[03/23 18:05:37     28s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:05:37     28s] Successfully spread [32] pins.
[03/23 18:05:37     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1644.4M).
[03/23 18:05:37     28s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:05:47     29s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:05:47     29s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:05:47     29s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4 -pin {pe_in_pk_A__0__0_ pe_in_pk_A__0__1_ pe_in_pk_A__0__2_ pe_in_pk_A__0__3_ pe_in_pk_A__0__4_ pe_in_pk_A__0__5_ pe_in_pk_A__0__6_ pe_in_pk_A__0__7_ pe_in_pk_A__1__0_ pe_in_pk_A__1__1_ pe_in_pk_A__1__2_ pe_in_pk_A__1__3_ pe_in_pk_A__1__4_ pe_in_pk_A__1__5_ pe_in_pk_A__1__6_ pe_in_pk_A__1__7_ pe_in_pk_A__2__0_ pe_in_pk_A__2__1_ pe_in_pk_A__2__2_ pe_in_pk_A__2__3_ pe_in_pk_A__2__4_ pe_in_pk_A__2__5_ pe_in_pk_A__2__6_ pe_in_pk_A__2__7_ pe_in_pk_A__3__0_ pe_in_pk_A__3__1_ pe_in_pk_A__3__2_ pe_in_pk_A__3__3_ pe_in_pk_A__3__4_ pe_in_pk_A__3__5_ pe_in_pk_A__3__6_ pe_in_pk_A__3__7_}
[03/23 18:05:47     29s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:05:47     29s] Successfully spread [32] pins.
[03/23 18:05:47     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1644.5M).
[03/23 18:05:47     29s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:05:49     29s] <CMD> zoomBox -106.04800 74.81100 285.79800 425.59700
[03/23 18:05:52     29s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:05:52     29s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:05:52     29s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 8 -pin {pe_in_pk_A__0__0_ pe_in_pk_A__0__1_ pe_in_pk_A__0__2_ pe_in_pk_A__0__3_ pe_in_pk_A__0__4_ pe_in_pk_A__0__5_ pe_in_pk_A__0__6_ pe_in_pk_A__0__7_ pe_in_pk_A__1__0_ pe_in_pk_A__1__1_ pe_in_pk_A__1__2_ pe_in_pk_A__1__3_ pe_in_pk_A__1__4_ pe_in_pk_A__1__5_ pe_in_pk_A__1__6_ pe_in_pk_A__1__7_ pe_in_pk_A__2__0_ pe_in_pk_A__2__1_ pe_in_pk_A__2__2_ pe_in_pk_A__2__3_ pe_in_pk_A__2__4_ pe_in_pk_A__2__5_ pe_in_pk_A__2__6_ pe_in_pk_A__2__7_ pe_in_pk_A__3__0_ pe_in_pk_A__3__1_ pe_in_pk_A__3__2_ pe_in_pk_A__3__3_ pe_in_pk_A__3__4_ pe_in_pk_A__3__5_ pe_in_pk_A__3__6_ pe_in_pk_A__3__7_}
[03/23 18:05:52     29s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:05:52     29s] Successfully spread [32] pins.
[03/23 18:05:52     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1644.6M).
[03/23 18:05:52     29s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:05:54     30s] <CMD> zoomBox -141.32700 -12.45600 609.33000 659.54200
[03/23 18:05:54     30s] <CMD> zoomBox -182.35500 -81.08500 856.61700 849.01700
[03/23 18:06:01     31s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:06:01     31s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:06:01     31s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 10 -pin {pe_in_pk_A__0__0_ pe_in_pk_A__0__1_ pe_in_pk_A__0__2_ pe_in_pk_A__0__3_ pe_in_pk_A__0__4_ pe_in_pk_A__0__5_ pe_in_pk_A__0__6_ pe_in_pk_A__0__7_ pe_in_pk_A__1__0_ pe_in_pk_A__1__1_ pe_in_pk_A__1__2_ pe_in_pk_A__1__3_ pe_in_pk_A__1__4_ pe_in_pk_A__1__5_ pe_in_pk_A__1__6_ pe_in_pk_A__1__7_ pe_in_pk_A__2__0_ pe_in_pk_A__2__1_ pe_in_pk_A__2__2_ pe_in_pk_A__2__3_ pe_in_pk_A__2__4_ pe_in_pk_A__2__5_ pe_in_pk_A__2__6_ pe_in_pk_A__2__7_ pe_in_pk_A__3__0_ pe_in_pk_A__3__1_ pe_in_pk_A__3__2_ pe_in_pk_A__3__3_ pe_in_pk_A__3__4_ pe_in_pk_A__3__5_ pe_in_pk_A__3__6_ pe_in_pk_A__3__7_}
[03/23 18:06:01     31s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:06:01     31s] Successfully spread [32] pins.
[03/23 18:06:01     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1644.7M).
[03/23 18:06:01     31s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:06:03     31s] <CMD> zoomBox -140.92000 70.04200 497.14000 641.24200
[03/23 18:06:04     31s] <CMD> zoomBox -106.84000 155.40300 285.01000 506.19200
[03/23 18:06:04     31s] <CMD> zoomBox -78.42500 190.85100 204.68700 444.29700
[03/23 18:06:05     31s] <CMD> zoomBox -152.58700 8.90400 485.48000 580.11000
[03/23 18:06:05     31s] <CMD> zoomBox -202.36300 -106.49900 680.77600 684.09900
[03/23 18:06:06     31s] <CMD> zoomBox -165.00400 -59.54300 585.66400 612.46500
[03/23 18:06:20     33s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:06:20     33s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:06:20     33s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.76 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 2 -pin {pe_in_pk_PE_state__0_ pe_in_pk_PE_state__1_ pe_in_pk_PE_state__2_ pe_in_pk_rdb_addr__0_ pe_in_pk_rdb_addr__1_ pe_in_pk_rdb_addr__2_ pe_in_pk_rdb_addr__3_ pe_in_pk_wrb__0_ pe_in_pk_wrb__1_ pe_in_pk_wrb__2_ pe_in_pk_wrb__3_ pe_in_pk_wrb_addr__0_ pe_in_pk_wrb_addr__1_ pe_in_pk_wrb_addr__2_ pe_in_pk_wrb_addr__3_ pe_in_pk_wrb_data__0_ pe_in_pk_wrb_data__1_ pe_in_pk_wrb_data__2_ pe_in_pk_wrb_data__3_ pe_in_pk_wrb_data__4_ pe_in_pk_wrb_data__5_ pe_in_pk_wrb_data__6_ pe_in_pk_wrb_data__7_}
[03/23 18:06:20     33s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__4_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__5_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:20     33s] **WARN: (EMS-27):	Message (IMPPTN-3303) has exceeded the current message display limit of 20.
[03/23 18:06:20     33s] To increase the message display limit, refer to the product command reference manual.
[03/23 18:06:20     33s] Successfully spread [23] pins.
[03/23 18:06:20     33s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1644.9M).
[03/23 18:06:20     33s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:06:23     33s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:06:23     33s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:06:23     33s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.76 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 8 -pin {pe_in_pk_PE_state__0_ pe_in_pk_PE_state__1_ pe_in_pk_PE_state__2_ pe_in_pk_rdb_addr__0_ pe_in_pk_rdb_addr__1_ pe_in_pk_rdb_addr__2_ pe_in_pk_rdb_addr__3_ pe_in_pk_wrb__0_ pe_in_pk_wrb__1_ pe_in_pk_wrb__2_ pe_in_pk_wrb__3_ pe_in_pk_wrb_addr__0_ pe_in_pk_wrb_addr__1_ pe_in_pk_wrb_addr__2_ pe_in_pk_wrb_addr__3_ pe_in_pk_wrb_data__0_ pe_in_pk_wrb_data__1_ pe_in_pk_wrb_data__2_ pe_in_pk_wrb_data__3_ pe_in_pk_wrb_data__4_ pe_in_pk_wrb_data__5_ pe_in_pk_wrb_data__6_ pe_in_pk_wrb_data__7_}
[03/23 18:06:23     33s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__4_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__5_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:23     33s] **WARN: (EMS-27):	Message (IMPPTN-3303) has exceeded the current message display limit of 20.
[03/23 18:06:23     33s] To increase the message display limit, refer to the product command reference manual.
[03/23 18:06:23     33s] Successfully spread [23] pins.
[03/23 18:06:23     33s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1645.0M).
[03/23 18:06:23     33s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:06:25     34s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:06:25     34s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:06:25     34s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.76 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 4 -pin {pe_in_pk_PE_state__0_ pe_in_pk_PE_state__1_ pe_in_pk_PE_state__2_ pe_in_pk_rdb_addr__0_ pe_in_pk_rdb_addr__1_ pe_in_pk_rdb_addr__2_ pe_in_pk_rdb_addr__3_ pe_in_pk_wrb__0_ pe_in_pk_wrb__1_ pe_in_pk_wrb__2_ pe_in_pk_wrb__3_ pe_in_pk_wrb_addr__0_ pe_in_pk_wrb_addr__1_ pe_in_pk_wrb_addr__2_ pe_in_pk_wrb_addr__3_ pe_in_pk_wrb_data__0_ pe_in_pk_wrb_data__1_ pe_in_pk_wrb_data__2_ pe_in_pk_wrb_data__3_ pe_in_pk_wrb_data__4_ pe_in_pk_wrb_data__5_ pe_in_pk_wrb_data__6_ pe_in_pk_wrb_data__7_}
[03/23 18:06:25     34s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__4_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__5_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:25     34s] **WARN: (EMS-27):	Message (IMPPTN-3303) has exceeded the current message display limit of 20.
[03/23 18:06:25     34s] To increase the message display limit, refer to the product command reference manual.
[03/23 18:06:25     34s] Successfully spread [23] pins.
[03/23 18:06:25     34s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1645.0M).
[03/23 18:06:25     34s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:06:31     34s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:06:31     34s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:06:31     34s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.76 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 6 -pin {pe_in_pk_PE_state__0_ pe_in_pk_PE_state__1_ pe_in_pk_PE_state__2_ pe_in_pk_rdb_addr__0_ pe_in_pk_rdb_addr__1_ pe_in_pk_rdb_addr__2_ pe_in_pk_rdb_addr__3_ pe_in_pk_wrb__0_ pe_in_pk_wrb__1_ pe_in_pk_wrb__2_ pe_in_pk_wrb__3_ pe_in_pk_wrb_addr__0_ pe_in_pk_wrb_addr__1_ pe_in_pk_wrb_addr__2_ pe_in_pk_wrb_addr__3_ pe_in_pk_wrb_data__0_ pe_in_pk_wrb_data__1_ pe_in_pk_wrb_data__2_ pe_in_pk_wrb_data__3_ pe_in_pk_wrb_data__4_ pe_in_pk_wrb_data__5_ pe_in_pk_wrb_data__6_ pe_in_pk_wrb_data__7_}
[03/23 18:06:31     34s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_addr__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_rdb_addr__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__4_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_wrb_data__5_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (IMPPTN-3303):	Pin pe_in_pk_PE_state__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:06:31     34s] **WARN: (EMS-27):	Message (IMPPTN-3303) has exceeded the current message display limit of 20.
[03/23 18:06:31     34s] To increase the message display limit, refer to the product command reference manual.
[03/23 18:06:31     34s] Successfully spread [23] pins.
[03/23 18:06:31     34s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1645.1M).
[03/23 18:06:31     34s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:06:35     35s] <CMD> zoomBox -90.27200 -32.62300 301.58300 318.17100
[03/23 18:06:36     35s] <CMD> zoomBox -58.78000 -21.27800 181.86900 194.15400
[03/23 18:06:36     35s] <CMD> zoomBox -39.44000 -14.31200 108.35000 117.99200
[03/23 18:06:37     35s] <CMD> zoomBox -44.87300 -16.26900 128.99800 139.38300
[03/23 18:06:48     36s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:06:48     36s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:06:48     36s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.76 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 0.4 -start 0.0 2.0 -pin clk
[03/23 18:06:48     36s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:06:48     36s] **WARN: (IMPPTN-3303):	Pin clk has width 0.16000 which is less than the minimum width 0.20000 required on layer 3. Change pin width to meet minimum width rule.
[03/23 18:06:48     36s] Successfully spread [1] pins.
[03/23 18:06:48     36s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1645.2M).
[03/23 18:06:48     36s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:06:51     37s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:06:51     37s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:06:51     37s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.76 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 0.4 -start 0.0 10.0 -pin clk
[03/23 18:06:51     37s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:06:51     37s] **WARN: (IMPPTN-3303):	Pin clk has width 0.16000 which is less than the minimum width 0.20000 required on layer 3. Change pin width to meet minimum width rule.
[03/23 18:06:51     37s] Successfully spread [1] pins.
[03/23 18:06:51     37s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1645.3M).
[03/23 18:06:51     37s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:07:04     38s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:07:04     38s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:07:04     38s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 0.4 -start 0.0 40.0 -pin reset
[03/23 18:07:04     38s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:07:04     38s] Successfully spread [1] pins.
[03/23 18:07:04     38s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1645.4M).
[03/23 18:07:04     38s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:07:14     39s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:07:14     39s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:07:14     39s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.56 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType start -spacing 2 -start 200.0 0.0 -pin {pe_out_pk_data__0_ pe_out_pk_data__1_ pe_out_pk_data__2_ pe_out_pk_data__3_ pe_out_pk_data__4_ pe_out_pk_data__5_ pe_out_pk_data__6_ pe_out_pk_data__7_ pe_out_pk_PE_state__0_ pe_out_pk_PE_state__1_ pe_out_pk_PE_state__2_}
[03/23 18:07:14     39s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:07:14     39s] Successfully spread [11] pins.
[03/23 18:07:14     39s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1645.5M).
[03/23 18:07:14     39s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:07:15     39s] <CMD> zoomBox -92.24700 -68.37900 240.83800 229.80300
[03/23 18:07:15     39s] <CMD> zoomBox -154.51900 -136.87900 387.85400 348.66100
[03/23 18:07:16     40s] <CMD> zoomBox -56.70300 -78.66800 276.38200 219.51400
[03/23 18:07:21     40s] <CMD> zoomBox -76.39800 -91.21500 315.46700 259.58800
[03/23 18:07:21     40s] <CMD> zoomBox -99.56900 -105.97600 361.45000 306.73400
[03/23 18:07:21     40s] <CMD> zoomBox -158.66900 -143.77300 479.41900 427.45200
[03/23 18:07:22     40s] <CMD> zoomBox -239.19900 -196.72000 643.96700 593.90200
[03/23 18:07:24     41s] <CMD> zoomBox -86.45900 142.24600 374.56000 554.95600
[03/23 18:07:24     41s] <CMD> zoomBox -22.02100 285.16000 261.10300 538.61600
[03/23 18:07:25     41s] <CMD> zoomBox -61.55300 208.91200 330.31600 559.71800
[03/23 18:07:26     41s] <CMD> zoomBox -53.03600 227.77000 280.05200 525.95500
[03/23 18:07:29     41s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:07:29     41s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:07:29     41s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.56 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 4 -pin {pe_out_pk_data__0_ pe_out_pk_data__1_ pe_out_pk_data__2_ pe_out_pk_data__3_ pe_out_pk_data__4_ pe_out_pk_data__5_ pe_out_pk_data__6_ pe_out_pk_data__7_ pe_out_pk_PE_state__0_ pe_out_pk_PE_state__1_ pe_out_pk_PE_state__2_}
[03/23 18:07:29     41s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:07:29     41s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__5_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__5_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__5_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__4_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__4_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__4_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__6_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__6_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__6_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__3_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__3_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__7_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__7_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__7_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_PE_state__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_PE_state__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_PE_state__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_PE_state__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_PE_state__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_PE_state__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_PE_state__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_PE_state__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_PE_state__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:29     41s] Successfully spread [11] pins.
[03/23 18:07:29     41s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1645.6M).
[03/23 18:07:29     41s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:07:30     41s] <CMD> zoomBox -250.22600 95.95000 500.47100 767.98400
[03/23 18:07:31     42s] <CMD> zoomBox -472.71300 -51.27900 749.67200 1043.01600
[03/23 18:07:32     42s] <CMD> zoomBox -271.34700 -27.48100 479.35100 644.55400
[03/23 18:07:36     42s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:07:36     42s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:07:36     42s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.56 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 10 -pin {pe_out_pk_data__0_ pe_out_pk_data__1_ pe_out_pk_data__2_ pe_out_pk_data__3_ pe_out_pk_data__4_ pe_out_pk_data__5_ pe_out_pk_data__6_ pe_out_pk_data__7_ pe_out_pk_PE_state__0_ pe_out_pk_PE_state__1_ pe_out_pk_PE_state__2_}
[03/23 18:07:36     42s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:07:36     42s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__5_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__5_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__5_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__4_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__4_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__4_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__6_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__6_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__6_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__3_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__3_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__3_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__7_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__7_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__7_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_PE_state__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_PE_state__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_PE_state__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_PE_state__1_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_PE_state__1_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_PE_state__1_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_data__0_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_data__0_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_data__0_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3303):	Pin pe_out_pk_PE_state__2_ has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-3304):	Pin pe_out_pk_PE_state__2_ has depth 0.56000 which is less than the minimum depth 0.60000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] **WARN: (IMPPTN-1027):	Pin [pe_out_pk_PE_state__2_] has area [0.0896] which is less than the minimum area [0.1200] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
[03/23 18:07:36     42s] Successfully spread [11] pins.
[03/23 18:07:36     42s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1645.7M).
[03/23 18:07:36     42s] <CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:07:41     43s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/23 18:07:41     43s] <CMD> setPinAssignMode -pinEditInBatch true
[03/23 18:07:41     43s] <CMD> editPin -pinWidth 0.16 -pinDepth 0.56 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing -10.0 -pin {pe_out_pk_data__0_ pe_out_pk_data__1_ pe_out_pk_data__2_ pe_out_pk_data__3_ pe_out_pk_data__4_ pe_out_pk_data__5_ pe_out_pk_data__6_ pe_out_pk_data__7_ pe_out_pk_PE_state__0_ pe_out_pk_PE_state__1_ pe_out_pk_PE_state__2_}
[03/23 18:07:41     43s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[03/23 18:07:53     44s] <CMD> saveIoFile -locations scripts/PE_top.io
[03/23 18:07:53     44s] Dumping FTerm of cell PE_top to file
[03/23 18:07:57     45s] <CMD> zoomBox -540.11100 -384.35600 897.99400 903.05500
[03/23 18:07:58     45s] <CMD> zoomBox -367.16200 -204.69600 671.86900 725.45900
[03/23 18:07:59     45s] <CMD> zoomBox -300.02300 -134.53200 583.15500 656.10100
[03/23 18:08:10     46s] <CMD> clearGlobalNets
[03/23 18:08:10     46s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/23 18:08:10     46s] 2647 new gnd-pin connections were made to global net 'VSS'.
[03/23 18:08:10     46s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/23 18:08:10     46s] 2647 new pwr-pin connections were made to global net 'VDD'.
[03/23 18:08:10     46s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/23 18:08:10     46s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/23 18:08:10     46s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M2 bottom M2 left M3 right M3} -rectangle 1
[03/23 18:08:10     46s] 
[03/23 18:08:10     46s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1657.8M)
[03/23 18:08:10     46s] Ring generation is complete.
[03/23 18:08:10     46s] vias are now being generated.
[03/23 18:08:10     46s] addRing created 8 wires.
[03/23 18:08:10     46s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 18:08:10     46s] +--------+----------------+----------------+
[03/23 18:08:10     46s] |  Layer |     Created    |     Deleted    |
[03/23 18:08:10     46s] +--------+----------------+----------------+
[03/23 18:08:10     46s] |   M2   |        4       |       NA       |
[03/23 18:08:10     46s] |   V2   |        8       |        0       |
[03/23 18:08:10     46s] |   M3   |        4       |       NA       |
[03/23 18:08:10     46s] +--------+----------------+----------------+
[03/23 18:08:10     46s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M4 bottom M4 left M3 right M3} -rectangle 1
[03/23 18:08:10     46s] 
[03/23 18:08:10     46s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1657.8M)
[03/23 18:08:10     46s] Ring generation is complete.
[03/23 18:08:10     46s] vias are now being generated.
[03/23 18:08:10     46s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 4.00) (196.00, 6.00).
[03/23 18:08:10     46s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 494.00) (196.00, 496.00).
[03/23 18:08:10     46s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 1.00) (199.00, 3.00).
[03/23 18:08:10     46s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 497.00) (199.00, 499.00).
[03/23 18:08:10     46s] addRing created 4 wires.
[03/23 18:08:10     46s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 18:08:10     46s] +--------+----------------+----------------+
[03/23 18:08:10     46s] |  Layer |     Created    |     Deleted    |
[03/23 18:08:10     46s] +--------+----------------+----------------+
[03/23 18:08:10     46s] |   V3   |        8       |        0       |
[03/23 18:08:10     46s] |   M4   |        4       |       NA       |
[03/23 18:08:10     46s] +--------+----------------+----------------+
[03/23 18:08:10     46s] <CMD> saveDesign db/PE_top_pad_power_defined.enc
[03/23 18:08:10     46s] #% Begin save design ... (date=03/23 18:08:10, mem=1467.1M)
[03/23 18:08:10     46s] % Begin Save ccopt configuration ... (date=03/23 18:08:10, mem=1467.1M)
[03/23 18:08:10     46s] % End Save ccopt configuration ... (date=03/23 18:08:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.1M, current mem=1467.1M)
[03/23 18:08:10     46s] % Begin Save netlist data ... (date=03/23 18:08:10, mem=1467.1M)
[03/23 18:08:10     46s] Writing Binary DB to db/PE_top_pad_power_defined.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 18:08:10     46s] % End Save netlist data ... (date=03/23 18:08:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1482.7M, current mem=1469.2M)
[03/23 18:08:10     46s] Saving symbol-table file in separate thread ...
[03/23 18:08:10     46s] Saving congestion map file in separate thread ...
[03/23 18:08:10     46s] Saving congestion map file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 18:08:10     46s] % Begin Save AAE data ... (date=03/23 18:08:10, mem=1469.5M)
[03/23 18:08:10     46s] Saving AAE Data ...
[03/23 18:08:10     46s] % End Save AAE data ... (date=03/23 18:08:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1469.5M, current mem=1469.5M)
[03/23 18:08:10     46s] Saving preference file db/PE_top_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[03/23 18:08:10     46s] Saving mode setting ...
[03/23 18:08:10     46s] Saving global file ...
[03/23 18:08:11     46s] Saving Drc markers ...
[03/23 18:08:11     46s] ... No Drc file written since there is no markers found.
[03/23 18:08:11     46s] % Begin Save routing data ... (date=03/23 18:08:11, mem=1470.0M)
[03/23 18:08:11     46s] Saving route file ...
[03/23 18:08:11     46s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1681.4M) ***
[03/23 18:08:11     46s] % End Save routing data ... (date=03/23 18:08:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1470.1M, current mem=1470.1M)
[03/23 18:08:11     46s] Saving special route data file in separate thread ...
[03/23 18:08:11     46s] Saving PG file in separate thread ...
[03/23 18:08:11     46s] Saving placement file in separate thread ...
[03/23 18:08:11     46s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:11     46s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 18:08:11     46s] Save Adaptive View Pruning View Names to Binary file
[03/23 18:08:11     46s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1695.4M) ***
[03/23 18:08:11     46s] Saving PG file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 18:08:11 2023)
[03/23 18:08:11     46s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1695.4M) ***
[03/23 18:08:11     46s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:11     46s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:11     46s] Saving property file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.prop
[03/23 18:08:11     46s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1695.4M) ***
[03/23 18:08:11     46s] Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 18:08:12     47s] Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat.tmp/extraction/' ...
[03/23 18:08:12     47s] Checksum of RCGrid density data::96
[03/23 18:08:12     47s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:12     47s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:12     47s] % Begin Save power constraints data ... (date=03/23 18:08:12, mem=1470.8M)
[03/23 18:08:12     47s] % End Save power constraints data ... (date=03/23 18:08:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1470.8M, current mem=1470.8M)
[03/23 18:08:12     47s] Generated self-contained design PE_top_pad_power_defined.enc.dat.tmp
[03/23 18:08:12     47s] #% End save design ... (date=03/23 18:08:12, total cpu=0:00:00.5, real=0:00:02.0, peak res=1500.8M, current mem=1471.2M)
[03/23 18:08:12     47s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 18:08:12     47s] 
[03/23 18:08:12     47s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/23 18:08:12     47s] #% Begin sroute (date=03/23 18:08:12, mem=1471.2M)
[03/23 18:08:12     47s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/23 18:08:12     47s] *** Begin SPECIAL ROUTE on Thu Mar 23 18:08:12 2023 ***
[03/23 18:08:12     47s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
[03/23 18:08:12     47s] SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 4.06Ghz)
[03/23 18:08:12     47s] 
[03/23 18:08:12     47s] Begin option processing ...
[03/23 18:08:12     47s] srouteConnectPowerBump set to false
[03/23 18:08:12     47s] routeSelectNet set to "VSS VDD"
[03/23 18:08:12     47s] routeSpecial set to true
[03/23 18:08:12     47s] srouteBottomLayerLimit set to 1
[03/23 18:08:12     47s] srouteConnectBlockPin set to false
[03/23 18:08:12     47s] srouteConnectConverterPin set to false
[03/23 18:08:12     47s] srouteConnectPadPin set to false
[03/23 18:08:12     47s] srouteConnectStripe set to false
[03/23 18:08:12     47s] srouteCrossoverViaTopLayer set to 1
[03/23 18:08:12     47s] srouteFollowCorePinEnd set to 3
[03/23 18:08:12     47s] srouteFollowPadPin set to false
[03/23 18:08:12     47s] sroutePadPinAllPorts set to true
[03/23 18:08:12     47s] sroutePreserveExistingRoutes set to true
[03/23 18:08:12     47s] srouteRoutePowerBarPortOnBothDir set to true
[03/23 18:08:12     47s] srouteStraightConnections set to "straightWithChanges"
[03/23 18:08:12     47s] srouteTopLayerLimit set to 1
[03/23 18:08:12     47s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3066.00 megs.
[03/23 18:08:12     47s] 
[03/23 18:08:12     47s] Reading DB technology information...
[03/23 18:08:12     47s] Finished reading DB technology information.
[03/23 18:08:12     47s] Reading floorplan and netlist information...
[03/23 18:08:12     47s] Finished reading floorplan and netlist information.
[03/23 18:08:12     47s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/23 18:08:13     47s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/23 18:08:13     47s] Read in 535 macros, 125 used
[03/23 18:08:13     47s] Read in 124 components
[03/23 18:08:13     47s]   124 core components: 124 unplaced, 0 placed, 0 fixed
[03/23 18:08:13     47s] Read in 68 physical pins
[03/23 18:08:13     47s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[03/23 18:08:13     47s] Read in 68 nets
[03/23 18:08:13     47s] Read in 2 special nets, 2 routed
[03/23 18:08:13     47s] Read in 316 terminals
[03/23 18:08:13     47s] 2 nets selected.
[03/23 18:08:13     47s] 
[03/23 18:08:13     47s] Begin power routing ...
[03/23 18:08:13     47s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/23 18:08:13     47s] CPU time for VDD FollowPin 0 seconds
[03/23 18:08:13     47s] CPU time for VSS FollowPin 0 seconds
[03/23 18:08:13     47s] **WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 496.000) on layer M3 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/23 18:08:13     47s]   Number of Core ports routed: 0  open: 272
[03/23 18:08:13     47s]   Number of Followpin connections: 136
[03/23 18:08:13     47s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3068.00 megs.
[03/23 18:08:13     47s] 
[03/23 18:08:13     47s] 
[03/23 18:08:13     47s] 
[03/23 18:08:13     47s]  Begin updating DB with routing results ...
[03/23 18:08:13     47s]  Updating DB with 68 io pins ...
[03/23 18:08:13     47s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/23 18:08:13     47s] Pin and blockage extraction finished
[03/23 18:08:13     47s] 
[03/23 18:08:13     47s] sroute created 136 wires.
[03/23 18:08:13     47s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/23 18:08:13     47s] +--------+----------------+----------------+
[03/23 18:08:13     47s] |  Layer |     Created    |     Deleted    |
[03/23 18:08:13     47s] +--------+----------------+----------------+
[03/23 18:08:13     47s] |   M1   |       136      |       NA       |
[03/23 18:08:13     47s] +--------+----------------+----------------+
[03/23 18:08:13     47s] #% End sroute (date=03/23 18:08:13, total cpu=0:00:00.2, real=0:00:01.0, peak res=1482.0M, current mem=1482.0M)
[03/23 18:08:13     47s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/23 18:08:13     47s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 18:08:13     47s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M3 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 178
[03/23 18:08:13     47s] #% Begin addStripe (date=03/23 18:08:13, mem=1482.0M)
[03/23 18:08:13     47s] 
[03/23 18:08:13     47s] Initialize fgc environment(mem: 1683.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Starting stripe generation ...
[03/23 18:08:13     47s] Non-Default Mode Option Settings :
[03/23 18:08:13     47s]   NONE
[03/23 18:08:13     47s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 18:08:13     47s] Type 'man IMPPP-4055' for more detail.
[03/23 18:08:13     47s] Stripe generation is complete.
[03/23 18:08:13     47s] vias are now being generated.
[03/23 18:08:13     47s] addStripe created 16 wires.
[03/23 18:08:13     47s] ViaGen created 2240 vias, deleted 0 via to avoid violation.
[03/23 18:08:13     47s] +--------+----------------+----------------+
[03/23 18:08:13     47s] |  Layer |     Created    |     Deleted    |
[03/23 18:08:13     47s] +--------+----------------+----------------+
[03/23 18:08:13     47s] |   V1   |      1088      |        0       |
[03/23 18:08:13     47s] |   V2   |      1120      |        0       |
[03/23 18:08:13     47s] |   M3   |       16       |       NA       |
[03/23 18:08:13     47s] |   V3   |       32       |        0       |
[03/23 18:08:13     47s] +--------+----------------+----------------+
[03/23 18:08:13     47s] #% End addStripe (date=03/23 18:08:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1483.1M, current mem=1483.1M)
[03/23 18:08:13     47s] <CMD> setAddStripeMode -stacked_via_bottom_layer M3 -max_via_size {blockPin 100% 100% 100%}
[03/23 18:08:13     47s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 18:08:13     47s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M4 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 478
[03/23 18:08:13     47s] #% Begin addStripe (date=03/23 18:08:13, mem=1483.1M)
[03/23 18:08:13     47s] 
[03/23 18:08:13     47s] Initialize fgc environment(mem: 1683.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Starting stripe generation ...
[03/23 18:08:13     47s] Non-Default Mode Option Settings :
[03/23 18:08:13     47s]   NONE
[03/23 18:08:13     47s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 18:08:13     47s] Type 'man IMPPP-4055' for more detail.
[03/23 18:08:13     47s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.7M)
[03/23 18:08:13     47s] Stripe generation is complete.
[03/23 18:08:13     47s] vias are now being generated.
[03/23 18:08:13     47s] addStripe created 46 wires.
[03/23 18:08:13     47s] ViaGen created 460 vias, deleted 0 via to avoid violation.
[03/23 18:08:13     47s] +--------+----------------+----------------+
[03/23 18:08:13     47s] |  Layer |     Created    |     Deleted    |
[03/23 18:08:13     47s] +--------+----------------+----------------+
[03/23 18:08:13     47s] |   V3   |       460      |        0       |
[03/23 18:08:13     47s] |   M4   |       46       |       NA       |
[03/23 18:08:13     47s] +--------+----------------+----------------+
[03/23 18:08:13     47s] #% End addStripe (date=03/23 18:08:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1483.1M, current mem=1483.1M)
[03/23 18:08:13     47s] <CMD> saveDesign db/PE_top_power_grid.enc
[03/23 18:08:13     47s] #% Begin save design ... (date=03/23 18:08:13, mem=1483.1M)
[03/23 18:08:13     47s] % Begin Save ccopt configuration ... (date=03/23 18:08:13, mem=1483.1M)
[03/23 18:08:13     47s] % End Save ccopt configuration ... (date=03/23 18:08:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1483.1M, current mem=1483.1M)
[03/23 18:08:13     47s] % Begin Save netlist data ... (date=03/23 18:08:13, mem=1483.1M)
[03/23 18:08:13     47s] Writing Binary DB to db/PE_top_power_grid.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 18:08:13     47s] % End Save netlist data ... (date=03/23 18:08:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1483.3M, current mem=1483.3M)
[03/23 18:08:13     47s] Saving symbol-table file in separate thread ...
[03/23 18:08:13     47s] Saving congestion map file in separate thread ...
[03/23 18:08:13     47s] Saving congestion map file db/PE_top_power_grid.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 18:08:13     47s] % Begin Save AAE data ... (date=03/23 18:08:13, mem=1483.3M)
[03/23 18:08:13     47s] Saving AAE Data ...
[03/23 18:08:13     47s] % End Save AAE data ... (date=03/23 18:08:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1483.3M, current mem=1483.3M)
[03/23 18:08:13     47s] Saving preference file db/PE_top_power_grid.enc.dat.tmp/gui.pref.tcl ...
[03/23 18:08:13     47s] Saving mode setting ...
[03/23 18:08:13     47s] Saving global file ...
[03/23 18:08:14     47s] Saving Drc markers ...
[03/23 18:08:14     47s] ... 272 markers are saved ...
[03/23 18:08:14     47s] ... 0 geometry drc markers are saved ...
[03/23 18:08:14     47s] ... 0 antenna drc markers are saved ...
[03/23 18:08:14     47s] % Begin Save routing data ... (date=03/23 18:08:14, mem=1483.6M)
[03/23 18:08:14     47s] Saving route file ...
[03/23 18:08:14     47s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1684.2M) ***
[03/23 18:08:14     47s] % End Save routing data ... (date=03/23 18:08:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1483.6M, current mem=1483.6M)
[03/23 18:08:14     47s] Saving special route data file in separate thread ...
[03/23 18:08:14     47s] Saving PG file in separate thread ...
[03/23 18:08:14     47s] Saving placement file in separate thread ...
[03/23 18:08:14     47s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 18:08:14     47s] Save Adaptive View Pruning View Names to Binary file
[03/23 18:08:14     47s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:14     47s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1714.2M) ***
[03/23 18:08:14     47s] Saving PG file db/PE_top_power_grid.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 18:08:14 2023)
[03/23 18:08:15     47s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1714.2M) ***
[03/23 18:08:15     47s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 18:08:15     47s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:15     47s] Saving property file db/PE_top_power_grid.enc.dat.tmp/PE_top.prop
[03/23 18:08:15     47s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1706.2M) ***
[03/23 18:08:15     47s] Saving preRoute extracted patterns in file 'db/PE_top_power_grid.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 18:08:15     48s] Saving preRoute extraction data in directory 'db/PE_top_power_grid.enc.dat.tmp/extraction/' ...
[03/23 18:08:15     48s] Checksum of RCGrid density data::96
[03/23 18:08:15     48s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:15     48s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:15     48s] % Begin Save power constraints data ... (date=03/23 18:08:15, mem=1483.8M)
[03/23 18:08:15     48s] % End Save power constraints data ... (date=03/23 18:08:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1483.8M, current mem=1483.8M)
[03/23 18:08:15     48s] Generated self-contained design PE_top_power_grid.enc.dat.tmp
[03/23 18:08:15     48s] #% End save design ... (date=03/23 18:08:15, total cpu=0:00:00.6, real=0:00:02.0, peak res=1514.4M, current mem=1484.2M)
[03/23 18:08:15     48s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 18:08:15     48s] 
[03/23 18:08:19     48s] <CMD> zoomBox -119.26400 108.83100 423.11800 594.37900
[03/23 18:08:20     48s] <CMD> zoomBox -61.33100 207.63800 330.54100 558.44700
[03/23 18:08:20     48s] <CMD> zoomBox -39.27900 246.57100 293.81200 544.75900
[03/23 18:08:20     48s] <CMD> zoomBox -195.95300 -30.04000 554.75500 642.00400
[03/23 18:08:21     48s] <CMD> zoomBox -245.65400 -117.78700 637.53200 672.85300
[03/23 18:08:21     48s] <CMD> zoomBox -194.75400 -91.05100 555.95400 580.99300
[03/23 18:08:25     49s] <CMD> setDesignMode -process 130
[03/23 18:08:25     49s] ##  Process: 130           (User Set)               
[03/23 18:08:25     49s] ##     Node: (not set)                           
[03/23 18:08:25     49s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/23 18:08:25     49s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[03/23 18:08:25     49s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/23 18:08:25     49s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/23 18:08:25     49s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[03/23 18:08:25     49s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[03/23 18:08:25     49s] <CMD> setOptMode -drcMargin 0.1 -fixDRC true -fixFanoutLoad true -addInst true -addInstancePrefix PLACED -usefulSkew false -restruct false -allEndPoints true -effort high -maxLength 1000 -setupTargetSlack 0.05 -holdTargetSlack 0.05
[03/23 18:08:25     49s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/23 18:08:25     49s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 18:08:25     49s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 18:08:25     49s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/23 18:08:25     49s] <CMD> setPlaceMode -timingDriven true -maxDensity 0.8
[03/23 18:08:25     49s] <CMD> timeDesign -prePlace
[03/23 18:08:25     49s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:49.4/0:04:43.2 (0.2), mem = 1692.4M
[03/23 18:08:25     49s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/23 18:08:25     49s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/23 18:08:26     49s] Multithreaded Timing Analysis is initialized with 6 threads
[03/23 18:08:26     49s] 
[03/23 18:08:26     49s] Set Using Default Delay Limit as 101.
[03/23 18:08:26     49s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/23 18:08:26     49s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/23 18:08:26     49s] Set Default Net Delay as 0 ps.
[03/23 18:08:26     49s] Set Default Net Load as 0 pF. 
[03/23 18:08:26     49s] Set Default Input Pin Transition as 1 ps.
[03/23 18:08:26     49s] Effort level <high> specified for reg2reg path_group
[03/23 18:08:26     49s] All LLGs are deleted
[03/23 18:08:26     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:26     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:26     49s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1917.0M, EPOCH TIME: 1679609306.225636
[03/23 18:08:26     49s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1917.0M, EPOCH TIME: 1679609306.225833
[03/23 18:08:26     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1917.0M, EPOCH TIME: 1679609306.226306
[03/23 18:08:26     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:26     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:26     49s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2013.0M, EPOCH TIME: 1679609306.228770
[03/23 18:08:26     49s] Max number of tech site patterns supported in site array is 256.
[03/23 18:08:26     49s] Core basic site is IBM13SITE
[03/23 18:08:26     49s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2013.0M, EPOCH TIME: 1679609306.236229
[03/23 18:08:26     49s] After signature check, allow fast init is false, keep pre-filter is false.
[03/23 18:08:26     49s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 18:08:26     49s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.004, MEM:2045.0M, EPOCH TIME: 1679609306.240590
[03/23 18:08:26     49s] Use non-trimmed site array because memory saving is not enough.
[03/23 18:08:26     49s] SiteArray: non-trimmed site array dimensions = 135 x 465
[03/23 18:08:26     49s] SiteArray: use 348,160 bytes
[03/23 18:08:26     49s] SiteArray: current memory after site array memory allocation 2045.3M
[03/23 18:08:26     49s] SiteArray: FP blocked sites are writable
[03/23 18:08:26     49s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2013.3M, EPOCH TIME: 1679609306.244772
[03/23 18:08:26     49s] Process 2742 wires and vias for routing blockage analysis
[03/23 18:08:26     49s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.011, REAL:0.005, MEM:2045.3M, EPOCH TIME: 1679609306.249562
[03/23 18:08:26     49s] SiteArray: number of non floorplan blocked sites for llg default is 62775
[03/23 18:08:26     49s] Atter site array init, number of instance map data is 0.
[03/23 18:08:26     49s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.035, REAL:0.022, MEM:2045.3M, EPOCH TIME: 1679609306.250907
[03/23 18:08:26     49s] 
[03/23 18:08:26     49s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:26     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.042, REAL:0.027, MEM:1949.3M, EPOCH TIME: 1679609306.252958
[03/23 18:08:26     49s] All LLGs are deleted
[03/23 18:08:26     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:26     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:26     49s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1949.3M, EPOCH TIME: 1679609306.254226
[03/23 18:08:26     49s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1949.3M, EPOCH TIME: 1679609306.254395
[03/23 18:08:26     49s] Starting delay calculation for Setup views
[03/23 18:08:26     50s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 18:08:26     50s] AAE DB initialization (MEM=1949.32 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 18:08:26     50s] #################################################################################
[03/23 18:08:26     50s] # Design Stage: PreRoute
[03/23 18:08:26     50s] # Design Name: PE_top
[03/23 18:08:26     50s] # Design Mode: 130nm
[03/23 18:08:26     50s] # Analysis Mode: MMMC Non-OCV 
[03/23 18:08:26     50s] # Parasitics Mode: No SPEF/RCDB 
[03/23 18:08:26     50s] # Signoff Settings: SI Off 
[03/23 18:08:26     50s] #################################################################################
[03/23 18:08:26     50s] Topological Sorting (REAL = 0:00:00.0, MEM = 1949.3M, InitMEM = 1949.3M)
[03/23 18:08:26     50s] Calculate delays in Single mode...
[03/23 18:08:26     50s] Start delay calculation (fullDC) (6 T). (MEM=1949.32)
[03/23 18:08:26     50s] siFlow : Timing analysis mode is single, using late cdB files
[03/23 18:08:26     50s] Start AAE Lib Loading. (MEM=1960.84)
[03/23 18:08:26     50s] End AAE Lib Loading. (MEM=1999 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 18:08:26     50s] End AAE Lib Interpolated Model. (MEM=1999 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:08:27     51s] Total number of fetched objects 2714
[03/23 18:08:27     51s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:08:27     51s] End delay calculation. (MEM=2401.03 CPU=0:00:00.3 REAL=0:00:00.0)
[03/23 18:08:27     51s] End delay calculation (fullDC). (MEM=2401.03 CPU=0:00:00.8 REAL=0:00:01.0)
[03/23 18:08:27     51s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2401.0M) ***
[03/23 18:08:27     51s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:00:51.4 mem=2353.0M)
[03/23 18:08:27     51s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.296  |  0.296  |  0.466  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:08:27     51s] All LLGs are deleted
[03/23 18:08:27     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2181.0M, EPOCH TIME: 1679609307.613998
[03/23 18:08:27     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2181.0M, EPOCH TIME: 1679609307.614309
[03/23 18:08:27     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2181.0M, EPOCH TIME: 1679609307.614878
[03/23 18:08:27     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2277.0M, EPOCH TIME: 1679609307.617712
[03/23 18:08:27     51s] Max number of tech site patterns supported in site array is 256.
[03/23 18:08:27     51s] Core basic site is IBM13SITE
[03/23 18:08:27     51s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2277.0M, EPOCH TIME: 1679609307.625979
[03/23 18:08:27     51s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:08:27     51s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:08:27     51s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:2301.0M, EPOCH TIME: 1679609307.631528
[03/23 18:08:27     51s] Fast DP-INIT is on for default
[03/23 18:08:27     51s] Atter site array init, number of instance map data is 0.
[03/23 18:08:27     51s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.017, REAL:0.016, MEM:2301.0M, EPOCH TIME: 1679609307.634145
[03/23 18:08:27     51s] 
[03/23 18:08:27     51s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:27     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:2205.0M, EPOCH TIME: 1679609307.636378
[03/23 18:08:27     51s] All LLGs are deleted
[03/23 18:08:27     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2205.0M, EPOCH TIME: 1679609307.638480
[03/23 18:08:27     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2205.0M, EPOCH TIME: 1679609307.638733
[03/23 18:08:27     51s] Density: 42.246%
------------------------------------------------------------------
All LLGs are deleted
[03/23 18:08:27     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2205.0M, EPOCH TIME: 1679609307.643646
[03/23 18:08:27     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2205.0M, EPOCH TIME: 1679609307.643855
[03/23 18:08:27     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2205.0M, EPOCH TIME: 1679609307.644647
[03/23 18:08:27     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2269.0M, EPOCH TIME: 1679609307.647220
[03/23 18:08:27     51s] Max number of tech site patterns supported in site array is 256.
[03/23 18:08:27     51s] Core basic site is IBM13SITE
[03/23 18:08:27     51s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2269.0M, EPOCH TIME: 1679609307.655833
[03/23 18:08:27     51s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:08:27     51s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:08:27     51s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.005, MEM:2301.0M, EPOCH TIME: 1679609307.661096
[03/23 18:08:27     51s] Fast DP-INIT is on for default
[03/23 18:08:27     51s] Atter site array init, number of instance map data is 0.
[03/23 18:08:27     51s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.016, MEM:2301.0M, EPOCH TIME: 1679609307.663644
[03/23 18:08:27     51s] 
[03/23 18:08:27     51s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:27     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.021, MEM:2205.0M, EPOCH TIME: 1679609307.665254
[03/23 18:08:27     51s] All LLGs are deleted
[03/23 18:08:27     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2205.0M, EPOCH TIME: 1679609307.666890
[03/23 18:08:27     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2205.0M, EPOCH TIME: 1679609307.667078
[03/23 18:08:27     51s] Set Using Default Delay Limit as 1000.
[03/23 18:08:27     51s] Resetting back High Fanout Nets as non-ideal
[03/23 18:08:27     51s] Set Default Net Delay as 1000 ps.
[03/23 18:08:27     51s] Set Default Input Pin Transition as 0.1 ps.
[03/23 18:08:27     51s] Set Default Net Load as 0.5 pF. 
[03/23 18:08:27     51s] Reported timing to dir ./timingReports
[03/23 18:08:27     51s] Total CPU time: 2.27 sec
[03/23 18:08:27     51s] Total Real time: 2.0 sec
[03/23 18:08:27     51s] Total Memory Usage: 2125.511719 Mbytes
[03/23 18:08:27     51s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.3/0:00:01.9 (1.2), totSession cpu/real = 0:00:51.7/0:04:45.1 (0.2), mem = 2125.5M
[03/23 18:08:27     51s] 
[03/23 18:08:27     51s] =============================================================================================
[03/23 18:08:27     51s]  Final TAT Report : timeDesign #1                                               21.14-s109_1
[03/23 18:08:27     51s] =============================================================================================
[03/23 18:08:27     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:27     51s] ---------------------------------------------------------------------------------------------
[03/23 18:08:27     51s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:27     51s] [ OptSummaryReport       ]      1   0:00:00.1  (   7.2 % )     0:00:01.5 /  0:00:01.8    1.2
[03/23 18:08:27     51s] [ TimingUpdate           ]      1   0:00:00.6  (  32.9 % )     0:00:01.1 /  0:00:01.5    1.3
[03/23 18:08:27     51s] [ FullDelayCalc          ]      1   0:00:00.5  (  28.1 % )     0:00:00.5 /  0:00:00.8    1.5
[03/23 18:08:27     51s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 18:08:27     51s] [ GenerateReports        ]      1   0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.1    0.8
[03/23 18:08:27     51s] [ MISC                   ]          0:00:00.4  (  21.0 % )     0:00:00.4 /  0:00:00.5    1.2
[03/23 18:08:27     51s] ---------------------------------------------------------------------------------------------
[03/23 18:08:27     51s]  timeDesign #1 TOTAL                0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:02.3    1.2
[03/23 18:08:27     51s] ---------------------------------------------------------------------------------------------
[03/23 18:08:27     51s] 
[03/23 18:08:27     51s] <CMD> place_opt_design -out_dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
[03/23 18:08:27     51s] **INFO: User settings:
[03/23 18:08:27     51s] setDesignMode -process                  130
[03/23 18:08:27     51s] setExtractRCMode -coupling_c_th         0.4
[03/23 18:08:27     51s] setExtractRCMode -relative_c_th         1
[03/23 18:08:27     51s] setExtractRCMode -total_c_th            0
[03/23 18:08:27     51s] setDelayCalMode -enable_high_fanout     true
[03/23 18:08:27     51s] setDelayCalMode -engine                 aae
[03/23 18:08:27     51s] setDelayCalMode -ignoreNetLoad          false
[03/23 18:08:27     51s] setDelayCalMode -socv_accuracy_mode     low
[03/23 18:08:27     51s] setOptMode -addInst                     true
[03/23 18:08:27     51s] setOptMode -addInstancePrefix           PLACED
[03/23 18:08:27     51s] setOptMode -allEndPoints                true
[03/23 18:08:27     51s] setOptMode -drcMargin                   0.1
[03/23 18:08:27     51s] setOptMode -effort                      high
[03/23 18:08:27     51s] setOptMode -fixDrc                      true
[03/23 18:08:27     51s] setOptMode -fixFanoutLoad               true
[03/23 18:08:27     51s] setOptMode -holdTargetSlack             0.05
[03/23 18:08:27     51s] setOptMode -maxLength                   1000
[03/23 18:08:27     51s] setOptMode -restruct                    false
[03/23 18:08:27     51s] setOptMode -setupTargetSlack            0.05
[03/23 18:08:27     51s] setOptMode -usefulSkew                  false
[03/23 18:08:27     51s] setPlaceMode -place_global_max_density  0.8
[03/23 18:08:27     51s] setPlaceMode -timingDriven              true
[03/23 18:08:27     51s] setAnalysisMode -analysisType           single
[03/23 18:08:27     51s] setAnalysisMode -checkType              setup
[03/23 18:08:27     51s] setAnalysisMode -clkSrcPath             false
[03/23 18:08:27     51s] setAnalysisMode -clockPropagation       forcedIdeal
[03/23 18:08:27     51s] 
[03/23 18:08:27     51s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:51.7/0:04:45.2 (0.2), mem = 2125.5M
[03/23 18:08:27     51s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/23 18:08:27     51s] *** Starting GigaPlace ***
[03/23 18:08:27     51s] #optDebug: fT-E <X 2 3 1 0>
[03/23 18:08:27     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:2125.5M, EPOCH TIME: 1679609307.778968
[03/23 18:08:27     51s] Processing tracks to init pin-track alignment.
[03/23 18:08:27     51s] z: 2, totalTracks: 1
[03/23 18:08:27     51s] z: 4, totalTracks: 1
[03/23 18:08:27     51s] z: 6, totalTracks: 1
[03/23 18:08:27     51s] z: 8, totalTracks: 1
[03/23 18:08:27     51s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:27     51s] All LLGs are deleted
[03/23 18:08:27     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2125.5M, EPOCH TIME: 1679609307.782505
[03/23 18:08:27     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2125.2M, EPOCH TIME: 1679609307.782834
[03/23 18:08:27     51s] # Building PE_top llgBox search-tree.
[03/23 18:08:27     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2125.2M, EPOCH TIME: 1679609307.783396
[03/23 18:08:27     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2189.2M, EPOCH TIME: 1679609307.786141
[03/23 18:08:27     51s] Max number of tech site patterns supported in site array is 256.
[03/23 18:08:27     51s] Core basic site is IBM13SITE
[03/23 18:08:27     51s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2189.2M, EPOCH TIME: 1679609307.794685
[03/23 18:08:27     51s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:08:27     51s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 18:08:27     51s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.005, MEM:2221.2M, EPOCH TIME: 1679609307.800017
[03/23 18:08:27     51s] SiteArray: non-trimmed site array dimensions = 135 x 465
[03/23 18:08:27     51s] SiteArray: use 348,160 bytes
[03/23 18:08:27     51s] SiteArray: current memory after site array memory allocation 2221.5M
[03/23 18:08:27     51s] SiteArray: FP blocked sites are writable
[03/23 18:08:27     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:08:27     51s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2189.5M, EPOCH TIME: 1679609307.803785
[03/23 18:08:27     51s] Process 2742 wires and vias for routing blockage analysis
[03/23 18:08:27     51s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.011, REAL:0.005, MEM:2221.5M, EPOCH TIME: 1679609307.808439
[03/23 18:08:27     51s] SiteArray: number of non floorplan blocked sites for llg default is 62775
[03/23 18:08:27     51s] Atter site array init, number of instance map data is 0.
[03/23 18:08:27     51s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.034, REAL:0.023, MEM:2221.5M, EPOCH TIME: 1679609307.809526
[03/23 18:08:27     51s] 
[03/23 18:08:27     51s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:27     51s] OPERPROF:     Starting CMU at level 3, MEM:2221.5M, EPOCH TIME: 1679609307.810116
[03/23 18:08:27     51s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2221.5M, EPOCH TIME: 1679609307.810595
[03/23 18:08:27     51s] 
[03/23 18:08:27     51s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:27     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.029, MEM:2125.5M, EPOCH TIME: 1679609307.811931
[03/23 18:08:27     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2125.5M, EPOCH TIME: 1679609307.812023
[03/23 18:08:27     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2125.5M, EPOCH TIME: 1679609307.814020
[03/23 18:08:27     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2125.5MB).
[03/23 18:08:27     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.048, REAL:0.036, MEM:2125.5M, EPOCH TIME: 1679609307.815145
[03/23 18:08:27     51s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2125.5M, EPOCH TIME: 1679609307.815205
[03/23 18:08:27     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] All LLGs are deleted
[03/23 18:08:27     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:27     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2125.5M, EPOCH TIME: 1679609307.816747
[03/23 18:08:27     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2125.5M, EPOCH TIME: 1679609307.817030
[03/23 18:08:27     51s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2125.5M, EPOCH TIME: 1679609307.817710
[03/23 18:08:27     51s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.8/0:04:45.2 (0.2), mem = 2125.5M
[03/23 18:08:27     51s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 18:08:27     51s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 716, percentage of missing scan cell = 0.00% (0 / 716)
[03/23 18:08:27     51s] no activity file in design. spp won't run.
[03/23 18:08:27     51s] #Start colorize_geometry on Thu Mar 23 18:08:27 2023
[03/23 18:08:27     51s] #
[03/23 18:08:27     51s] ### Time Record (colorize_geometry) is installed.
[03/23 18:08:27     51s] ### Time Record (Pre Callback) is installed.
[03/23 18:08:27     51s] ### Time Record (Pre Callback) is uninstalled.
[03/23 18:08:27     51s] ### Time Record (DB Import) is installed.
[03/23 18:08:27     51s] ### info: trigger incremental cell import ( 535 new cells ).
[03/23 18:08:27     51s] ### info: trigger incremental reloading library data ( #cell = 535 ).
[03/23 18:08:28     52s] ### import design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=1144108932 pin_access=1 inst_pattern=1
[03/23 18:08:28     52s] ### Time Record (DB Import) is uninstalled.
[03/23 18:08:28     52s] ### Time Record (DB Export) is installed.
[03/23 18:08:28     52s] Extracting standard cell pins and blockage ...... 
[03/23 18:08:28     52s] Pin and blockage extraction finished
[03/23 18:08:28     52s] ### export design design signature (16): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=1144108932 pin_access=1 inst_pattern=1
[03/23 18:08:28     52s] ### Time Record (DB Export) is uninstalled.
[03/23 18:08:28     52s] ### Time Record (Post Callback) is installed.
[03/23 18:08:28     52s] ### Time Record (Post Callback) is uninstalled.
[03/23 18:08:28     52s] #
[03/23 18:08:28     52s] #colorize_geometry statistics:
[03/23 18:08:28     52s] #Cpu time = 00:00:00
[03/23 18:08:28     52s] #Elapsed time = 00:00:00
[03/23 18:08:28     52s] #Increased memory = 15.52 (MB)
[03/23 18:08:28     52s] #Total memory = 1699.23 (MB)
[03/23 18:08:28     52s] #Peak memory = 1824.54 (MB)
[03/23 18:08:28     52s] #Number of warnings = 0
[03/23 18:08:28     52s] #Total number of warnings = 2
[03/23 18:08:28     52s] #Number of fails = 0
[03/23 18:08:28     52s] #Total number of fails = 0
[03/23 18:08:28     52s] #Complete colorize_geometry on Thu Mar 23 18:08:28 2023
[03/23 18:08:28     52s] #
[03/23 18:08:28     52s] ### import design signature (17): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/23 18:08:28     52s] ### Time Record (colorize_geometry) is uninstalled.
[03/23 18:08:28     52s] ### 
[03/23 18:08:28     52s] ###   Scalability Statistics
[03/23 18:08:28     52s] ### 
[03/23 18:08:28     52s] ### ------------------------+----------------+----------------+----------------+
[03/23 18:08:28     52s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/23 18:08:28     52s] ### ------------------------+----------------+----------------+----------------+
[03/23 18:08:28     52s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/23 18:08:28     52s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/23 18:08:28     52s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/23 18:08:28     52s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/23 18:08:28     52s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/23 18:08:28     52s] ### ------------------------+----------------+----------------+----------------+
[03/23 18:08:28     52s] ### 
[03/23 18:08:28     52s] {MMLU 0 0 2714}
[03/23 18:08:28     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.2 mem=2090.5M
[03/23 18:08:28     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.2 mem=2090.5M
[03/23 18:08:28     52s] *** Start deleteBufferTree ***
[03/23 18:08:28     52s] Info: Detect buffers to remove automatically.
[03/23 18:08:28     52s] Analyzing netlist ...
[03/23 18:08:28     52s] Updating netlist
[03/23 18:08:28     52s] 
[03/23 18:08:28     52s] *summary: 105 instances (buffers/inverters) removed
[03/23 18:08:28     52s] *** Finish deleteBufferTree (0:00:00.2) ***
[03/23 18:08:28     52s] 
[03/23 18:08:28     52s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:08:28     52s] 
[03/23 18:08:28     52s] TimeStamp Deleting Cell Server End ...
[03/23 18:08:28     52s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/23 18:08:28     52s] Info: 6 threads available for lower-level modules during optimization.
[03/23 18:08:28     52s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2108.9M, EPOCH TIME: 1679609308.421173
[03/23 18:08:28     52s] Deleted 0 physical inst  (cell - / prefix -).
[03/23 18:08:28     52s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2108.9M, EPOCH TIME: 1679609308.421363
[03/23 18:08:28     52s] INFO: #ExclusiveGroups=0
[03/23 18:08:28     52s] INFO: There are no Exclusive Groups.
[03/23 18:08:28     52s] No user-set net weight.
[03/23 18:08:28     52s] Net fanout histogram:
[03/23 18:08:28     52s] 2		: 1403 (53.5%) nets
[03/23 18:08:28     52s] 3		: 737 (28.1%) nets
[03/23 18:08:28     52s] 4     -	14	: 452 (17.2%) nets
[03/23 18:08:28     52s] 15    -	39	: 28 (1.1%) nets
[03/23 18:08:28     52s] 40    -	79	: 0 (0.0%) nets
[03/23 18:08:28     52s] 80    -	159	: 1 (0.0%) nets
[03/23 18:08:28     52s] 160   -	319	: 0 (0.0%) nets
[03/23 18:08:28     52s] 320   -	639	: 0 (0.0%) nets
[03/23 18:08:28     52s] 640   -	1279	: 1 (0.0%) nets
[03/23 18:08:28     52s] 1280  -	2559	: 0 (0.0%) nets
[03/23 18:08:28     52s] 2560  -	5119	: 0 (0.0%) nets
[03/23 18:08:28     52s] 5120+		: 0 (0.0%) nets
[03/23 18:08:28     52s] no activity file in design. spp won't run.
[03/23 18:08:28     52s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/23 18:08:28     52s] Scan chains were not defined.
[03/23 18:08:28     52s] Processing tracks to init pin-track alignment.
[03/23 18:08:28     52s] z: 2, totalTracks: 1
[03/23 18:08:28     52s] z: 4, totalTracks: 1
[03/23 18:08:28     52s] z: 6, totalTracks: 1
[03/23 18:08:28     52s] z: 8, totalTracks: 1
[03/23 18:08:28     52s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:28     52s] All LLGs are deleted
[03/23 18:08:28     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:28     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:28     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2108.9M, EPOCH TIME: 1679609308.428822
[03/23 18:08:28     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2108.9M, EPOCH TIME: 1679609308.429121
[03/23 18:08:28     52s] #std cell=2555 (0 fixed + 2555 movable) #buf cell=0 #inv cell=209 #block=0 (0 floating + 0 preplaced)
[03/23 18:08:28     52s] #ioInst=0 #net=2622 #term=9384 #term/net=3.58, #fixedIo=68, #floatIo=0, #fixedPin=0, #floatPin=68
[03/23 18:08:28     52s] stdCell: 2555 single + 0 double + 0 multi
[03/23 18:08:28     52s] Total standard cell length = 10.3416 (mm), area = 0.0372 (mm^2)
[03/23 18:08:28     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2108.9M, EPOCH TIME: 1679609308.430572
[03/23 18:08:28     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:28     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:28     52s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2204.9M, EPOCH TIME: 1679609308.434387
[03/23 18:08:28     52s] Max number of tech site patterns supported in site array is 256.
[03/23 18:08:28     52s] Core basic site is IBM13SITE
[03/23 18:08:28     52s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2204.9M, EPOCH TIME: 1679609308.448286
[03/23 18:08:28     52s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:08:28     52s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 18:08:28     52s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.004, MEM:2204.9M, EPOCH TIME: 1679609308.451824
[03/23 18:08:28     52s] SiteArray: non-trimmed site array dimensions = 135 x 465
[03/23 18:08:28     52s] SiteArray: use 348,160 bytes
[03/23 18:08:28     52s] SiteArray: current memory after site array memory allocation 2204.9M
[03/23 18:08:28     52s] SiteArray: FP blocked sites are writable
[03/23 18:08:28     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:08:28     52s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2172.9M, EPOCH TIME: 1679609308.457225
[03/23 18:08:28     52s] Process 2742 wires and vias for routing blockage analysis
[03/23 18:08:28     52s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.013, REAL:0.006, MEM:2204.9M, EPOCH TIME: 1679609308.463352
[03/23 18:08:28     52s] SiteArray: number of non floorplan blocked sites for llg default is 62775
[03/23 18:08:28     52s] Atter site array init, number of instance map data is 0.
[03/23 18:08:28     52s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.041, REAL:0.030, MEM:2204.9M, EPOCH TIME: 1679609308.464685
[03/23 18:08:28     52s] 
[03/23 18:08:28     52s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:28     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.048, REAL:0.036, MEM:2108.9M, EPOCH TIME: 1679609308.466850
[03/23 18:08:28     52s] 
[03/23 18:08:28     52s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:28     52s] Average module density = 0.412.
[03/23 18:08:28     52s] Density for the design = 0.412.
[03/23 18:08:28     52s]        = stdcell_area 25854 sites (37230 um^2) / alloc_area 62775 sites (90396 um^2).
[03/23 18:08:28     52s] Pin Density = 0.1495.
[03/23 18:08:28     52s]             = total # of pins 9384 / total area 62775.
[03/23 18:08:28     52s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2108.9M, EPOCH TIME: 1679609308.468517
[03/23 18:08:28     52s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2108.9M, EPOCH TIME: 1679609308.468968
[03/23 18:08:28     52s] OPERPROF: Starting pre-place ADS at level 1, MEM:2108.9M, EPOCH TIME: 1679609308.469120
[03/23 18:08:28     52s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2108.9M, EPOCH TIME: 1679609308.470308
[03/23 18:08:28     52s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2108.9M, EPOCH TIME: 1679609308.470367
[03/23 18:08:28     52s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2108.9M, EPOCH TIME: 1679609308.470472
[03/23 18:08:28     52s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2108.9M, EPOCH TIME: 1679609308.470528
[03/23 18:08:28     52s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2108.9M, EPOCH TIME: 1679609308.470581
[03/23 18:08:28     52s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2108.9M, EPOCH TIME: 1679609308.471011
[03/23 18:08:28     52s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2108.9M, EPOCH TIME: 1679609308.471068
[03/23 18:08:28     52s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2108.9M, EPOCH TIME: 1679609308.471214
[03/23 18:08:28     52s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:2108.9M, EPOCH TIME: 1679609308.471269
[03/23 18:08:28     52s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2108.9M, EPOCH TIME: 1679609308.471341
[03/23 18:08:28     52s] ADSU 0.412 -> 0.451. site 62775.000 -> 57367.800. GS 28.800
[03/23 18:08:28     52s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.004, REAL:0.004, MEM:2108.9M, EPOCH TIME: 1679609308.473002
[03/23 18:08:28     52s] OPERPROF: Starting spMPad at level 1, MEM:2097.9M, EPOCH TIME: 1679609308.474273
[03/23 18:08:28     52s] OPERPROF:   Starting spContextMPad at level 2, MEM:2097.9M, EPOCH TIME: 1679609308.474529
[03/23 18:08:28     52s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2097.9M, EPOCH TIME: 1679609308.474589
[03/23 18:08:28     52s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2097.9M, EPOCH TIME: 1679609308.474644
[03/23 18:08:28     52s] Initial padding reaches pin density 0.428 for top
[03/23 18:08:28     52s] InitPadU 0.451 -> 0.642 for top
[03/23 18:08:28     52s] Enabling multi-CPU acceleration with 6 CPU(s) for placement
[03/23 18:08:28     52s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2097.9M, EPOCH TIME: 1679609308.478651
[03/23 18:08:28     52s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2097.9M, EPOCH TIME: 1679609308.479095
[03/23 18:08:28     52s] === lastAutoLevel = 8 
[03/23 18:08:28     52s] OPERPROF: Starting spInitNetWt at level 1, MEM:2097.9M, EPOCH TIME: 1679609308.480725
[03/23 18:08:28     52s] no activity file in design. spp won't run.
[03/23 18:08:28     52s] [spp] 0
[03/23 18:08:28     52s] [adp] 0:1:1:3
[03/23 18:08:28     52s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.001, REAL:0.001, MEM:2097.9M, EPOCH TIME: 1679609308.481517
[03/23 18:08:28     52s] Clock gating cells determined by native netlist tracing.
[03/23 18:08:28     52s] no activity file in design. spp won't run.
[03/23 18:08:28     52s] no activity file in design. spp won't run.
[03/23 18:08:28     52s] OPERPROF: Starting npMain at level 1, MEM:2097.9M, EPOCH TIME: 1679609308.481999
[03/23 18:08:29     52s] OPERPROF:   Starting npPlace at level 2, MEM:2225.9M, EPOCH TIME: 1679609309.491725
[03/23 18:08:29     52s] Iteration  1: Total net bbox = 2.739e+04 (6.16e+03 2.12e+04)
[03/23 18:08:29     52s]               Est.  stn bbox = 3.197e+04 (7.03e+03 2.49e+04)
[03/23 18:08:29     52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2164.9M
[03/23 18:08:29     52s] Iteration  2: Total net bbox = 2.739e+04 (6.16e+03 2.12e+04)
[03/23 18:08:29     52s]               Est.  stn bbox = 3.197e+04 (7.03e+03 2.49e+04)
[03/23 18:08:29     52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2164.9M
[03/23 18:08:29     52s] OPERPROF:     Starting InitSKP at level 3, MEM:2164.9M, EPOCH TIME: 1679609309.510996
[03/23 18:08:29     52s] 
[03/23 18:08:29     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:08:29     52s] TLC MultiMap info (StdDelay):
[03/23 18:08:29     52s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:08:29     52s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:08:29     52s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:08:29     52s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:08:29     52s]  Setting StdDelay to: 22.7ps
[03/23 18:08:29     52s] 
[03/23 18:08:29     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:08:29     52s] 
[03/23 18:08:29     52s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:08:29     52s] 
[03/23 18:08:29     52s] TimeStamp Deleting Cell Server End ...
[03/23 18:08:29     52s] 
[03/23 18:08:29     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:08:29     52s] TLC MultiMap info (StdDelay):
[03/23 18:08:29     52s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:08:29     52s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:08:29     52s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:08:29     52s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:08:29     52s]  Setting StdDelay to: 22.7ps
[03/23 18:08:29     52s] 
[03/23 18:08:29     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:08:30     53s] 
[03/23 18:08:30     53s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:08:30     53s] 
[03/23 18:08:30     53s] TimeStamp Deleting Cell Server End ...
[03/23 18:08:30     53s] 
[03/23 18:08:30     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:08:30     53s] TLC MultiMap info (StdDelay):
[03/23 18:08:30     53s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:08:30     53s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:08:30     53s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:08:30     53s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:08:30     53s]  Setting StdDelay to: 22.7ps
[03/23 18:08:30     53s] 
[03/23 18:08:30     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:08:30     54s] Edge Data Id : 30488 / 4294967295
[03/23 18:08:30     54s] Data Id : 21376 / 4294967295
[03/23 18:08:31     54s] *** Finished SKP initialization (cpu=0:00:02.1, real=0:00:02.0)***
[03/23 18:08:31     54s] OPERPROF:     Finished InitSKP at level 3, CPU:2.146, REAL:1.595, MEM:2531.8M, EPOCH TIME: 1679609311.105964
[03/23 18:08:31     54s] exp_mt_sequential is set from setPlaceMode option to 1
[03/23 18:08:31     54s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=6)
[03/23 18:08:31     54s] place_exp_mt_interval set to default 32
[03/23 18:08:31     54s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/23 18:08:31     55s] Iteration  3: Total net bbox = 2.668e+04 (7.14e+03 1.95e+04)
[03/23 18:08:31     55s]               Est.  stn bbox = 3.234e+04 (8.62e+03 2.37e+04)
[03/23 18:08:31     55s]               cpu = 0:00:02.5 real = 0:00:02.0 mem = 2748.3M
[03/23 18:08:31     55s] Iteration  4: Total net bbox = 3.333e+04 (1.17e+04 2.16e+04)
[03/23 18:08:31     55s]               Est.  stn bbox = 3.997e+04 (1.40e+04 2.60e+04)
[03/23 18:08:31     55s]               cpu = 0:00:00.9 real = 0:00:00.0 mem = 2786.1M
[03/23 18:08:31     55s] Iteration  5: Total net bbox = 3.333e+04 (1.17e+04 2.16e+04)
[03/23 18:08:31     55s]               Est.  stn bbox = 3.997e+04 (1.40e+04 2.60e+04)
[03/23 18:08:31     55s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2786.1M
[03/23 18:08:31     55s] OPERPROF:   Finished npPlace at level 2, CPU:3.424, REAL:2.092, MEM:2690.1M, EPOCH TIME: 1679609311.583627
[03/23 18:08:31     55s] OPERPROF: Finished npMain at level 1, CPU:3.445, REAL:3.105, MEM:2690.1M, EPOCH TIME: 1679609311.587072
[03/23 18:08:31     55s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2690.1M, EPOCH TIME: 1679609311.588268
[03/23 18:08:31     55s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 18:08:31     55s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2690.1M, EPOCH TIME: 1679609311.588890
[03/23 18:08:31     55s] OPERPROF: Starting npMain at level 1, MEM:2690.1M, EPOCH TIME: 1679609311.589167
[03/23 18:08:31     55s] OPERPROF:   Starting npPlace at level 2, MEM:2754.1M, EPOCH TIME: 1679609311.602669
[03/23 18:08:32     57s] Iteration  6: Total net bbox = 4.987e+04 (2.10e+04 2.88e+04)
[03/23 18:08:32     57s]               Est.  stn bbox = 6.022e+04 (2.54e+04 3.48e+04)
[03/23 18:08:32     57s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2844.1M
[03/23 18:08:32     57s] OPERPROF:   Finished npPlace at level 2, CPU:1.074, REAL:0.491, MEM:2780.1M, EPOCH TIME: 1679609312.093469
[03/23 18:08:32     57s] OPERPROF: Finished npMain at level 1, CPU:1.103, REAL:0.509, MEM:2684.1M, EPOCH TIME: 1679609312.098207
[03/23 18:08:32     57s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2684.1M, EPOCH TIME: 1679609312.098656
[03/23 18:08:32     57s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 18:08:32     57s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2684.1M, EPOCH TIME: 1679609312.098924
[03/23 18:08:32     57s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2684.1M, EPOCH TIME: 1679609312.099013
[03/23 18:08:32     57s] Starting Early Global Route rough congestion estimation: mem = 2684.1M
[03/23 18:08:32     57s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:08:32     57s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:08:32     57s] (I)      ================== Layers ==================
[03/23 18:08:32     57s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:32     57s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:08:32     57s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:32     57s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:32     57s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:08:32     57s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:32     57s] (I)      Started Import and model ( Curr Mem: 2684.13 MB )
[03/23 18:08:32     57s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:32     57s] (I)      == Non-default Options ==
[03/23 18:08:32     57s] (I)      Print mode                                         : 2
[03/23 18:08:32     57s] (I)      Stop if highly congested                           : false
[03/23 18:08:32     57s] (I)      Maximum routing layer                              : 4
[03/23 18:08:32     57s] (I)      Assign partition pins                              : false
[03/23 18:08:32     57s] (I)      Support large GCell                                : true
[03/23 18:08:32     57s] (I)      Number of threads                                  : 6
[03/23 18:08:32     57s] (I)      Number of rows per GCell                           : 6
[03/23 18:08:32     57s] (I)      Max num rows per GCell                             : 32
[03/23 18:08:32     57s] (I)      Method to set GCell size                           : row
[03/23 18:08:32     57s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:08:32     57s] (I)      Use row-based GCell size
[03/23 18:08:32     57s] (I)      Use row-based GCell align
[03/23 18:08:32     57s] (I)      layer 0 area = 89000
[03/23 18:08:32     57s] (I)      layer 1 area = 120000
[03/23 18:08:32     57s] (I)      layer 2 area = 120000
[03/23 18:08:32     57s] (I)      layer 3 area = 120000
[03/23 18:08:32     57s] (I)      GCell unit size   : 3600
[03/23 18:08:32     57s] (I)      GCell multiplier  : 6
[03/23 18:08:32     57s] (I)      GCell row height  : 3600
[03/23 18:08:32     57s] (I)      Actual row height : 3600
[03/23 18:08:32     57s] (I)      GCell align ref   : 7000 7000
[03/23 18:08:32     57s] [NR-eGR] Track table information for default rule: 
[03/23 18:08:32     57s] [NR-eGR] M1 has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] M2 has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] M3 has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] M4 has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] M5 has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] M6 has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] MQ has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] LM has single uniform track structure
[03/23 18:08:32     57s] (I)      ============== Default via ===============
[03/23 18:08:32     57s] (I)      +---+------------------+-----------------+
[03/23 18:08:32     57s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:08:32     57s] (I)      +---+------------------+-----------------+
[03/23 18:08:32     57s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:08:32     57s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 18:08:32     57s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:08:32     57s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:08:32     57s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 18:08:32     57s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:08:32     57s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:08:32     57s] (I)      +---+------------------+-----------------+
[03/23 18:08:32     57s] [NR-eGR] Read 4418 PG shapes
[03/23 18:08:32     57s] [NR-eGR] Read 0 clock shapes
[03/23 18:08:32     57s] [NR-eGR] Read 0 other shapes
[03/23 18:08:32     57s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:08:32     57s] [NR-eGR] #Instance Blockages : 0
[03/23 18:08:32     57s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:08:32     57s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:08:32     57s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:08:32     57s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:08:32     57s] [NR-eGR] #Other Blockages    : 0
[03/23 18:08:32     57s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:08:32     57s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 18:08:32     57s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 18:08:32     57s] (I)      early_global_route_priority property id does not exist.
[03/23 18:08:32     57s] (I)      Read Num Blocks=4418  Num Prerouted Wires=0  Num CS=0
[03/23 18:08:32     57s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 0
[03/23 18:08:32     57s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 0
[03/23 18:08:32     57s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 0
[03/23 18:08:32     57s] (I)      Number of ignored nets                =      0
[03/23 18:08:32     57s] (I)      Number of connected nets              =      0
[03/23 18:08:32     57s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 18:08:32     57s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 18:08:32     57s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:08:32     57s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:08:32     57s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:08:32     57s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:08:32     57s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:08:32     57s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:08:32     57s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:08:32     57s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 18:08:32     57s] (I)      Ndr track 0 does not exist
[03/23 18:08:32     57s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:08:32     57s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:08:32     57s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:08:32     57s] (I)      Site width          :   400  (dbu)
[03/23 18:08:32     57s] (I)      Row height          :  3600  (dbu)
[03/23 18:08:32     57s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:08:32     57s] (I)      GCell width         : 21600  (dbu)
[03/23 18:08:32     57s] (I)      GCell height        : 21600  (dbu)
[03/23 18:08:32     57s] (I)      Grid                :    10    23     4
[03/23 18:08:32     57s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:08:32     57s] (I)      Vertical capacity   :     0 21600     0 21600
[03/23 18:08:32     57s] (I)      Horizontal capacity :     0     0 21600     0
[03/23 18:08:32     57s] (I)      Default wire width  :   160   200   200   200
[03/23 18:08:32     57s] (I)      Default wire space  :   160   200   200   200
[03/23 18:08:32     57s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:08:32     57s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:08:32     57s] (I)      First track coord   :   400   400   400   400
[03/23 18:08:32     57s] (I)      Num tracks per GCell: 67.50 54.00 54.00 54.00
[03/23 18:08:32     57s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:08:32     57s] (I)      Num of masks        :     1     1     1     1
[03/23 18:08:32     57s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:08:32     57s] (I)      --------------------------------------------------------
[03/23 18:08:32     57s] 
[03/23 18:08:32     57s] [NR-eGR] ============ Routing rule table ============
[03/23 18:08:32     57s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 18:08:32     57s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:08:32     57s] (I)                    Layer    2    3    4 
[03/23 18:08:32     57s] (I)                    Pitch  400  400  400 
[03/23 18:08:32     57s] (I)             #Used tracks    1    1    1 
[03/23 18:08:32     57s] (I)       #Fully used tracks    1    1    1 
[03/23 18:08:32     57s] [NR-eGR] ========================================
[03/23 18:08:32     57s] [NR-eGR] 
[03/23 18:08:32     57s] (I)      =============== Blocked Tracks ===============
[03/23 18:08:32     57s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:32     57s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:08:32     57s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:32     57s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:08:32     57s] (I)      |     2 |   11477 |     3010 |        26.23% |
[03/23 18:08:32     57s] (I)      |     3 |   12490 |    12470 |        99.84% |
[03/23 18:08:32     57s] (I)      |     4 |   11477 |    11431 |        99.60% |
[03/23 18:08:32     57s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:32     57s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2684.13 MB )
[03/23 18:08:32     57s] (I)      Reset routing kernel
[03/23 18:08:32     57s] (I)      numLocalWires=9226  numGlobalNetBranches=2773  numLocalNetBranches=1858
[03/23 18:08:32     57s] (I)      totalPins=9384  totalGlobalPin=3513 (37.44%)
[03/23 18:08:32     57s] (I)      total 2D Cap : 27857 = (8914 H, 18943 V)
[03/23 18:08:32     57s] (I)      
[03/23 18:08:32     57s] (I)      ============  Phase 1a Route ============
[03/23 18:08:32     57s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 18:08:32     57s] (I)      Usage: 2837 = (1336 H, 1501 V) = (14.99% H, 7.92% V) = (2.886e+04um H, 3.242e+04um V)
[03/23 18:08:32     57s] (I)      
[03/23 18:08:32     57s] (I)      ============  Phase 1b Route ============
[03/23 18:08:32     57s] (I)      Usage: 2837 = (1336 H, 1501 V) = (14.99% H, 7.92% V) = (2.886e+04um H, 3.242e+04um V)
[03/23 18:08:32     57s] (I)      eGR overflow: 0.48% H + 0.00% V
[03/23 18:08:32     57s] 
[03/23 18:08:32     57s] [NR-eGR] Overflow after Early Global Route 0.43% H + 0.00% V
[03/23 18:08:32     57s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:08:32     57s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:08:32     57s] Finished Early Global Route rough congestion estimation: mem = 2684.1M
[03/23 18:08:32     57s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.052, REAL:0.051, MEM:2684.1M, EPOCH TIME: 1679609312.149721
[03/23 18:08:32     57s] earlyGlobalRoute rough estimation gcell size 6 row height
[03/23 18:08:32     57s] OPERPROF: Starting CDPad at level 1, MEM:2684.1M, EPOCH TIME: 1679609312.149873
[03/23 18:08:32     57s] CDPadU 0.642 -> 0.642. R=0.451, N=2555, GS=21.600
[03/23 18:08:32     57s] OPERPROF: Finished CDPad at level 1, CPU:0.021, REAL:0.025, MEM:2684.1M, EPOCH TIME: 1679609312.174662
[03/23 18:08:32     57s] OPERPROF: Starting npMain at level 1, MEM:2684.1M, EPOCH TIME: 1679609312.175429
[03/23 18:08:32     57s] OPERPROF:   Starting npPlace at level 2, MEM:2748.1M, EPOCH TIME: 1679609312.195485
[03/23 18:08:32     57s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.021, MEM:2778.1M, EPOCH TIME: 1679609312.216179
[03/23 18:08:32     57s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.046, MEM:2682.1M, EPOCH TIME: 1679609312.221208
[03/23 18:08:32     57s] Global placement CDP skipped at cutLevel 7.
[03/23 18:08:32     57s] Iteration  7: Total net bbox = 5.386e+04 (2.47e+04 2.92e+04)
[03/23 18:08:32     57s]               Est.  stn bbox = 6.427e+04 (2.91e+04 3.52e+04)
[03/23 18:08:32     57s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2682.1M
[03/23 18:08:32     57s] Iteration  8: Total net bbox = 5.386e+04 (2.47e+04 2.92e+04)
[03/23 18:08:32     57s]               Est.  stn bbox = 6.427e+04 (2.91e+04 3.52e+04)
[03/23 18:08:32     57s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2682.1M
[03/23 18:08:32     57s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2682.1M, EPOCH TIME: 1679609312.225680
[03/23 18:08:32     57s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 18:08:32     57s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2682.1M, EPOCH TIME: 1679609312.225905
[03/23 18:08:32     57s] OPERPROF: Starting npMain at level 1, MEM:2682.1M, EPOCH TIME: 1679609312.226103
[03/23 18:08:32     57s] OPERPROF:   Starting npPlace at level 2, MEM:2746.1M, EPOCH TIME: 1679609312.238670
[03/23 18:08:32     57s] OPERPROF:   Finished npPlace at level 2, CPU:0.771, REAL:0.348, MEM:2775.1M, EPOCH TIME: 1679609312.586618
[03/23 18:08:32     57s] OPERPROF: Finished npMain at level 1, CPU:0.798, REAL:0.364, MEM:2679.1M, EPOCH TIME: 1679609312.590473
[03/23 18:08:32     57s] Legalizing MH Cells... 0 / 0 (level 5)
[03/23 18:08:32     57s] No instances found in the vector
[03/23 18:08:32     57s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2679.1M, DRC: 0)
[03/23 18:08:32     57s] 0 (out of 0) MH cells were successfully legalized.
[03/23 18:08:32     57s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2679.1M, EPOCH TIME: 1679609312.590946
[03/23 18:08:32     57s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 18:08:32     57s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2679.1M, EPOCH TIME: 1679609312.591163
[03/23 18:08:32     57s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2679.1M, EPOCH TIME: 1679609312.591246
[03/23 18:08:32     57s] Starting Early Global Route rough congestion estimation: mem = 2679.1M
[03/23 18:08:32     57s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:08:32     57s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:08:32     57s] (I)      ================== Layers ==================
[03/23 18:08:32     57s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:32     57s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:08:32     57s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:32     57s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:08:32     57s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:08:32     57s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:32     57s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:08:32     57s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:32     57s] (I)      Started Import and model ( Curr Mem: 2679.13 MB )
[03/23 18:08:32     57s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:32     57s] (I)      == Non-default Options ==
[03/23 18:08:32     57s] (I)      Print mode                                         : 2
[03/23 18:08:32     57s] (I)      Stop if highly congested                           : false
[03/23 18:08:32     57s] (I)      Maximum routing layer                              : 4
[03/23 18:08:32     57s] (I)      Assign partition pins                              : false
[03/23 18:08:32     57s] (I)      Support large GCell                                : true
[03/23 18:08:32     57s] (I)      Number of threads                                  : 6
[03/23 18:08:32     57s] (I)      Number of rows per GCell                           : 3
[03/23 18:08:32     57s] (I)      Max num rows per GCell                             : 32
[03/23 18:08:32     57s] (I)      Method to set GCell size                           : row
[03/23 18:08:32     57s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:08:32     57s] (I)      Use row-based GCell size
[03/23 18:08:32     57s] (I)      Use row-based GCell align
[03/23 18:08:32     57s] (I)      layer 0 area = 89000
[03/23 18:08:32     57s] (I)      layer 1 area = 120000
[03/23 18:08:32     57s] (I)      layer 2 area = 120000
[03/23 18:08:32     57s] (I)      layer 3 area = 120000
[03/23 18:08:32     57s] (I)      GCell unit size   : 3600
[03/23 18:08:32     57s] (I)      GCell multiplier  : 3
[03/23 18:08:32     57s] (I)      GCell row height  : 3600
[03/23 18:08:32     57s] (I)      Actual row height : 3600
[03/23 18:08:32     57s] (I)      GCell align ref   : 7000 7000
[03/23 18:08:32     57s] [NR-eGR] Track table information for default rule: 
[03/23 18:08:32     57s] [NR-eGR] M1 has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] M2 has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] M3 has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] M4 has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] M5 has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] M6 has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] MQ has single uniform track structure
[03/23 18:08:32     57s] [NR-eGR] LM has single uniform track structure
[03/23 18:08:32     57s] (I)      ============== Default via ===============
[03/23 18:08:32     57s] (I)      +---+------------------+-----------------+
[03/23 18:08:32     57s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:08:32     57s] (I)      +---+------------------+-----------------+
[03/23 18:08:32     57s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:08:32     57s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 18:08:32     57s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:08:32     57s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:08:32     57s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 18:08:32     57s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:08:32     57s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:08:32     57s] (I)      +---+------------------+-----------------+
[03/23 18:08:32     57s] [NR-eGR] Read 4418 PG shapes
[03/23 18:08:32     57s] [NR-eGR] Read 0 clock shapes
[03/23 18:08:32     57s] [NR-eGR] Read 0 other shapes
[03/23 18:08:32     57s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:08:32     57s] [NR-eGR] #Instance Blockages : 0
[03/23 18:08:32     57s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:08:32     57s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:08:32     57s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:08:32     57s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:08:32     57s] [NR-eGR] #Other Blockages    : 0
[03/23 18:08:32     57s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:08:32     57s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 18:08:32     57s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 18:08:32     57s] (I)      early_global_route_priority property id does not exist.
[03/23 18:08:32     57s] (I)      Read Num Blocks=4418  Num Prerouted Wires=0  Num CS=0
[03/23 18:08:32     57s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 0
[03/23 18:08:32     57s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 0
[03/23 18:08:32     57s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 0
[03/23 18:08:32     57s] (I)      Number of ignored nets                =      0
[03/23 18:08:32     57s] (I)      Number of connected nets              =      0
[03/23 18:08:32     57s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 18:08:32     57s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 18:08:32     57s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:08:32     57s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:08:32     57s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:08:32     57s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:08:32     57s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:08:32     57s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:08:32     57s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:08:32     57s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 18:08:32     57s] (I)      Ndr track 0 does not exist
[03/23 18:08:32     57s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:08:32     57s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:08:32     57s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:08:32     57s] (I)      Site width          :   400  (dbu)
[03/23 18:08:32     57s] (I)      Row height          :  3600  (dbu)
[03/23 18:08:32     57s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:08:32     57s] (I)      GCell width         : 10800  (dbu)
[03/23 18:08:32     57s] (I)      GCell height        : 10800  (dbu)
[03/23 18:08:32     57s] (I)      Grid                :    19    46     4
[03/23 18:08:32     57s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:08:32     57s] (I)      Vertical capacity   :     0 10800     0 10800
[03/23 18:08:32     57s] (I)      Horizontal capacity :     0     0 10800     0
[03/23 18:08:32     57s] (I)      Default wire width  :   160   200   200   200
[03/23 18:08:32     57s] (I)      Default wire space  :   160   200   200   200
[03/23 18:08:32     57s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:08:32     57s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:08:32     57s] (I)      First track coord   :   400   400   400   400
[03/23 18:08:32     57s] (I)      Num tracks per GCell: 33.75 27.00 27.00 27.00
[03/23 18:08:32     57s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:08:32     57s] (I)      Num of masks        :     1     1     1     1
[03/23 18:08:32     57s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:08:32     57s] (I)      --------------------------------------------------------
[03/23 18:08:32     57s] 
[03/23 18:08:32     57s] [NR-eGR] ============ Routing rule table ============
[03/23 18:08:32     57s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 18:08:32     57s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:08:32     57s] (I)                    Layer    2    3    4 
[03/23 18:08:32     57s] (I)                    Pitch  400  400  400 
[03/23 18:08:32     57s] (I)             #Used tracks    1    1    1 
[03/23 18:08:32     57s] (I)       #Fully used tracks    1    1    1 
[03/23 18:08:32     57s] [NR-eGR] ========================================
[03/23 18:08:32     57s] [NR-eGR] 
[03/23 18:08:32     57s] (I)      =============== Blocked Tracks ===============
[03/23 18:08:32     57s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:32     57s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:08:32     57s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:32     57s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:08:32     57s] (I)      |     2 |   22954 |     5218 |        22.73% |
[03/23 18:08:32     57s] (I)      |     3 |   23731 |    19888 |        83.81% |
[03/23 18:08:32     57s] (I)      |     4 |   22954 |    19239 |        83.82% |
[03/23 18:08:32     57s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:32     58s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2679.13 MB )
[03/23 18:08:32     58s] (I)      Reset routing kernel
[03/23 18:08:32     58s] (I)      numLocalWires=5790  numGlobalNetBranches=1967  numLocalNetBranches=949
[03/23 18:08:32     58s] (I)      totalPins=9384  totalGlobalPin=5759 (61.37%)
[03/23 18:08:32     58s] (I)      total 2D Cap : 53912 = (16461 H, 37451 V)
[03/23 18:08:32     58s] (I)      
[03/23 18:08:32     58s] (I)      ============  Phase 1a Route ============
[03/23 18:08:32     58s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 18:08:32     58s] (I)      Usage: 6275 = (2911 H, 3364 V) = (17.68% H, 8.98% V) = (3.144e+04um H, 3.633e+04um V)
[03/23 18:08:32     58s] (I)      
[03/23 18:08:32     58s] (I)      ============  Phase 1b Route ============
[03/23 18:08:32     58s] (I)      Usage: 6275 = (2911 H, 3364 V) = (17.68% H, 8.98% V) = (3.144e+04um H, 3.633e+04um V)
[03/23 18:08:32     58s] (I)      eGR overflow: 0.78% H + 0.00% V
[03/23 18:08:32     58s] 
[03/23 18:08:32     58s] [NR-eGR] Overflow after Early Global Route 0.46% H + 0.00% V
[03/23 18:08:32     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:08:32     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:08:32     58s] Finished Early Global Route rough congestion estimation: mem = 2679.1M
[03/23 18:08:32     58s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.053, REAL:0.049, MEM:2679.1M, EPOCH TIME: 1679609312.640702
[03/23 18:08:32     58s] earlyGlobalRoute rough estimation gcell size 3 row height
[03/23 18:08:32     58s] OPERPROF: Starting CDPad at level 1, MEM:2679.1M, EPOCH TIME: 1679609312.640914
[03/23 18:08:32     58s] CDPadU 0.642 -> 0.642. R=0.451, N=2555, GS=10.800
[03/23 18:08:32     58s] OPERPROF: Finished CDPad at level 1, CPU:0.024, REAL:0.012, MEM:2679.1M, EPOCH TIME: 1679609312.653150
[03/23 18:08:32     58s] OPERPROF: Starting npMain at level 1, MEM:2679.1M, EPOCH TIME: 1679609312.653601
[03/23 18:08:32     58s] OPERPROF:   Starting npPlace at level 2, MEM:2743.1M, EPOCH TIME: 1679609312.665023
[03/23 18:08:32     58s] OPERPROF:   Finished npPlace at level 2, CPU:0.032, REAL:0.019, MEM:2775.1M, EPOCH TIME: 1679609312.683597
[03/23 18:08:32     58s] OPERPROF: Finished npMain at level 1, CPU:0.061, REAL:0.036, MEM:2679.1M, EPOCH TIME: 1679609312.689954
[03/23 18:08:32     58s] Global placement CDP skipped at cutLevel 9.
[03/23 18:08:32     58s] Iteration  9: Total net bbox = 5.769e+04 (2.65e+04 3.12e+04)
[03/23 18:08:32     58s]               Est.  stn bbox = 6.918e+04 (3.15e+04 3.77e+04)
[03/23 18:08:32     58s]               cpu = 0:00:00.9 real = 0:00:00.0 mem = 2679.1M
[03/23 18:08:32     58s] Iteration 10: Total net bbox = 5.769e+04 (2.65e+04 3.12e+04)
[03/23 18:08:32     58s]               Est.  stn bbox = 6.918e+04 (3.15e+04 3.77e+04)
[03/23 18:08:32     58s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2679.1M
[03/23 18:08:32     58s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2679.1M, EPOCH TIME: 1679609312.698034
[03/23 18:08:32     58s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 18:08:32     58s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2679.1M, EPOCH TIME: 1679609312.698419
[03/23 18:08:32     58s] Legalizing MH Cells... 0 / 0 (level 8)
[03/23 18:08:32     58s] No instances found in the vector
[03/23 18:08:32     58s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2679.1M, DRC: 0)
[03/23 18:08:32     58s] 0 (out of 0) MH cells were successfully legalized.
[03/23 18:08:32     58s] OPERPROF: Starting npMain at level 1, MEM:2679.1M, EPOCH TIME: 1679609312.698906
[03/23 18:08:32     58s] OPERPROF:   Starting npPlace at level 2, MEM:2743.1M, EPOCH TIME: 1679609312.715548
[03/23 18:08:33     60s] GP RA stats: MHOnly 0 nrInst 2555 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/23 18:08:33     60s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2967.1M, EPOCH TIME: 1679609313.715138
[03/23 18:08:33     60s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2967.1M, EPOCH TIME: 1679609313.715260
[03/23 18:08:33     60s] OPERPROF:   Finished npPlace at level 2, CPU:2.701, REAL:1.001, MEM:2775.1M, EPOCH TIME: 1679609313.716517
[03/23 18:08:33     60s] OPERPROF: Finished npMain at level 1, CPU:2.729, REAL:1.021, MEM:2679.1M, EPOCH TIME: 1679609313.720402
[03/23 18:08:33     60s] Iteration 11: Total net bbox = 5.930e+04 (2.73e+04 3.20e+04)
[03/23 18:08:33     60s]               Est.  stn bbox = 7.017e+04 (3.19e+04 3.83e+04)
[03/23 18:08:33     60s]               cpu = 0:00:02.7 real = 0:00:01.0 mem = 2679.1M
[03/23 18:08:33     60s] [adp] clock
[03/23 18:08:33     60s] [adp] weight, nr nets, wire length
[03/23 18:08:33     60s] [adp]      0        1  647.459000
[03/23 18:08:33     60s] [adp] data
[03/23 18:08:33     60s] [adp] weight, nr nets, wire length
[03/23 18:08:33     60s] [adp]      0     2621  58654.926000
[03/23 18:08:33     60s] [adp] 0.000000|0.000000|0.000000
[03/23 18:08:33     60s] Iteration 12: Total net bbox = 5.930e+04 (2.73e+04 3.20e+04)
[03/23 18:08:33     60s]               Est.  stn bbox = 7.017e+04 (3.19e+04 3.83e+04)
[03/23 18:08:33     60s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2679.1M
[03/23 18:08:33     60s] Clear WL Bound Manager after Global Placement... 
[03/23 18:08:33     60s] Finished Global Placement (cpu=0:00:08.4, real=0:00:05.0, mem=2679.1M)
[03/23 18:08:33     60s] Placement multithread real runtime: 0:00:05.0 with 6 threads.
[03/23 18:08:33     60s] Keep Tdgp Graph and DB for later use
[03/23 18:08:33     60s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[03/23 18:08:33     60s] Saved padding area to DB
[03/23 18:08:33     60s] All LLGs are deleted
[03/23 18:08:33     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:33     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:33     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2679.1M, EPOCH TIME: 1679609313.728743
[03/23 18:08:33     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2679.1M, EPOCH TIME: 1679609313.728976
[03/23 18:08:33     60s] Solver runtime cpu: 0:00:05.2 real: 0:00:01.9
[03/23 18:08:33     60s] Core Placement runtime cpu: 0:00:08.2 real: 0:00:05.0
[03/23 18:08:33     60s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 18:08:33     60s] Type 'man IMPSP-9025' for more detail.
[03/23 18:08:33     60s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2679.1M, EPOCH TIME: 1679609313.730854
[03/23 18:08:33     60s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2679.1M, EPOCH TIME: 1679609313.731038
[03/23 18:08:33     60s] Processing tracks to init pin-track alignment.
[03/23 18:08:33     60s] z: 2, totalTracks: 1
[03/23 18:08:33     60s] z: 4, totalTracks: 1
[03/23 18:08:33     60s] z: 6, totalTracks: 1
[03/23 18:08:33     60s] z: 8, totalTracks: 1
[03/23 18:08:33     60s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:33     60s] All LLGs are deleted
[03/23 18:08:33     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:33     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:33     60s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2679.1M, EPOCH TIME: 1679609313.734906
[03/23 18:08:33     60s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2679.1M, EPOCH TIME: 1679609313.735175
[03/23 18:08:33     60s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2679.1M, EPOCH TIME: 1679609313.735904
[03/23 18:08:33     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:33     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:33     60s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2743.1M, EPOCH TIME: 1679609313.738643
[03/23 18:08:33     60s] Max number of tech site patterns supported in site array is 256.
[03/23 18:08:33     60s] Core basic site is IBM13SITE
[03/23 18:08:33     60s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2743.1M, EPOCH TIME: 1679609313.752724
[03/23 18:08:33     60s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:08:33     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:08:33     60s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.008, REAL:0.007, MEM:2775.1M, EPOCH TIME: 1679609313.759250
[03/23 18:08:33     60s] Fast DP-INIT is on for default
[03/23 18:08:33     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:08:33     60s] Atter site array init, number of instance map data is 0.
[03/23 18:08:33     60s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.025, REAL:0.023, MEM:2775.1M, EPOCH TIME: 1679609313.761462
[03/23 18:08:33     60s] 
[03/23 18:08:33     60s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:33     60s] OPERPROF:       Starting CMU at level 4, MEM:2775.1M, EPOCH TIME: 1679609313.762244
[03/23 18:08:33     60s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.005, MEM:2775.1M, EPOCH TIME: 1679609313.766793
[03/23 18:08:33     60s] 
[03/23 18:08:33     60s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:33     60s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.036, REAL:0.032, MEM:2679.1M, EPOCH TIME: 1679609313.768312
[03/23 18:08:33     60s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2679.1M, EPOCH TIME: 1679609313.768433
[03/23 18:08:33     60s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:2679.1M, EPOCH TIME: 1679609313.771213
[03/23 18:08:33     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2679.1MB).
[03/23 18:08:33     60s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.046, REAL:0.042, MEM:2679.1M, EPOCH TIME: 1679609313.773293
[03/23 18:08:33     60s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.047, REAL:0.043, MEM:2679.1M, EPOCH TIME: 1679609313.773393
[03/23 18:08:33     60s] TDRefine: refinePlace mode is spiral
[03/23 18:08:33     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.1
[03/23 18:08:33     60s] OPERPROF: Starting RefinePlace at level 1, MEM:2679.1M, EPOCH TIME: 1679609313.773575
[03/23 18:08:33     60s] *** Starting refinePlace (0:01:01 mem=2679.1M) ***
[03/23 18:08:33     60s] Total net bbox length = 5.930e+04 (2.730e+04 3.200e+04) (ext = 3.076e+03)
[03/23 18:08:33     60s] 
[03/23 18:08:33     60s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:33     60s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:08:33     60s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:33     60s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:33     60s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2679.1M, EPOCH TIME: 1679609313.782393
[03/23 18:08:33     60s] Starting refinePlace ...
[03/23 18:08:33     60s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:33     60s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:33     60s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2743.1M, EPOCH TIME: 1679609313.794047
[03/23 18:08:33     60s] DDP initSite1 nrRow 135 nrJob 135
[03/23 18:08:33     60s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2743.1M, EPOCH TIME: 1679609313.794224
[03/23 18:08:33     60s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2743.1M, EPOCH TIME: 1679609313.794338
[03/23 18:08:33     60s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2743.1M, EPOCH TIME: 1679609313.794447
[03/23 18:08:33     60s] DDP markSite nrRow 135 nrJob 135
[03/23 18:08:33     60s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:2743.1M, EPOCH TIME: 1679609313.794640
[03/23 18:08:33     60s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2743.1M, EPOCH TIME: 1679609313.794704
[03/23 18:08:33     60s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/23 18:08:33     60s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2743.1M, EPOCH TIME: 1679609313.796368
[03/23 18:08:33     60s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2743.1M, EPOCH TIME: 1679609313.796434
[03/23 18:08:33     60s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.000, MEM:2743.1M, EPOCH TIME: 1679609313.796703
[03/23 18:08:33     60s] ** Cut row section cpu time 0:00:00.0.
[03/23 18:08:33     60s]  ** Cut row section real time 0:00:00.0.
[03/23 18:08:33     60s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.000, MEM:2743.1M, EPOCH TIME: 1679609313.796804
[03/23 18:08:33     60s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 18:08:33     60s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2679.1MB) @(0:01:01 - 0:01:01).
[03/23 18:08:33     60s] Move report: preRPlace moves 2555 insts, mean move: 0.23 um, max move: 6.73 um 
[03/23 18:08:33     60s] 	Max move on inst (adder0/U10): (17.79, 169.06) --> (14.60, 172.60)
[03/23 18:08:33     60s] 	Length: 7 sites, height: 1 rows, site name: IBM13SITE, cell type: OR2X4TR
[03/23 18:08:33     60s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 18:08:33     60s] tweakage running in 6 threads.
[03/23 18:08:33     60s] Placement tweakage begins.
[03/23 18:08:33     60s] wire length = 7.366e+04
[03/23 18:08:33     61s] wire length = 6.844e+04
[03/23 18:08:33     61s] Placement tweakage ends.
[03/23 18:08:33     61s] Move report: tweak moves 297 insts, mean move: 5.12 um, max move: 15.20 um 
[03/23 18:08:33     61s] 	Max move on inst (buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U143): (155.00, 467.80) --> (147.00, 460.60)
[03/23 18:08:33     61s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=2679.1MB) @(0:01:01 - 0:01:01).
[03/23 18:08:33     61s] 
[03/23 18:08:33     61s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:08:33     61s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 18:08:33     61s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 18:08:33     61s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:08:33     61s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2679.1MB) @(0:01:01 - 0:01:01).
[03/23 18:08:33     61s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:08:33     61s] Move report: Detail placement moves 2555 insts, mean move: 0.78 um, max move: 14.83 um 
[03/23 18:08:33     61s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG678_S1): (118.56, 197.86) --> (107.40, 194.20)
[03/23 18:08:33     61s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2679.1MB
[03/23 18:08:33     61s] Statistics of distance of Instance movement in refine placement:
[03/23 18:08:33     61s]   maximum (X+Y) =        14.83 um
[03/23 18:08:33     61s]   inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG678_S1) with max move: (118.562, 197.863) -> (107.4, 194.2)
[03/23 18:08:33     61s]   mean    (X+Y) =         0.78 um
[03/23 18:08:33     61s] Summary Report:
[03/23 18:08:33     61s] Instances move: 2555 (out of 2555 movable)
[03/23 18:08:33     61s] Instances flipped: 0
[03/23 18:08:34     61s] Mean displacement: 0.78 um
[03/23 18:08:34     61s] Max displacement: 14.83 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG678_S1) (118.562, 197.863) -> (107.4, 194.2)
[03/23 18:08:34     61s] 	Length: 17 sites, height: 1 rows, site name: IBM13SITE, cell type: DFFQX1TR
[03/23 18:08:34     61s] Total instances moved : 2555
[03/23 18:08:34     61s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.399, REAL:0.218, MEM:2679.1M, EPOCH TIME: 1679609314.000386
[03/23 18:08:34     61s] Total net bbox length = 5.498e+04 (2.287e+04 3.211e+04) (ext = 3.102e+03)
[03/23 18:08:34     61s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2679.1MB
[03/23 18:08:34     61s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2679.1MB) @(0:01:01 - 0:01:01).
[03/23 18:08:34     61s] *** Finished refinePlace (0:01:01 mem=2679.1M) ***
[03/23 18:08:34     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.1
[03/23 18:08:34     61s] OPERPROF: Finished RefinePlace at level 1, CPU:0.409, REAL:0.228, MEM:2679.1M, EPOCH TIME: 1679609314.001487
[03/23 18:08:34     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2679.1M, EPOCH TIME: 1679609314.001558
[03/23 18:08:34     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2555).
[03/23 18:08:34     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] All LLGs are deleted
[03/23 18:08:34     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2679.1M, EPOCH TIME: 1679609314.003744
[03/23 18:08:34     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2679.1M, EPOCH TIME: 1679609314.003930
[03/23 18:08:34     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.005, MEM:2679.1M, EPOCH TIME: 1679609314.006393
[03/23 18:08:34     61s] *** Finished Initial Placement (cpu=0:00:08.9, real=0:00:06.0, mem=2679.1M) ***
[03/23 18:08:34     61s] Processing tracks to init pin-track alignment.
[03/23 18:08:34     61s] z: 2, totalTracks: 1
[03/23 18:08:34     61s] z: 4, totalTracks: 1
[03/23 18:08:34     61s] z: 6, totalTracks: 1
[03/23 18:08:34     61s] z: 8, totalTracks: 1
[03/23 18:08:34     61s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:34     61s] All LLGs are deleted
[03/23 18:08:34     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2679.1M, EPOCH TIME: 1679609314.009856
[03/23 18:08:34     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2679.1M, EPOCH TIME: 1679609314.010075
[03/23 18:08:34     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2679.1M, EPOCH TIME: 1679609314.010512
[03/23 18:08:34     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2759.1M, EPOCH TIME: 1679609314.013030
[03/23 18:08:34     61s] Max number of tech site patterns supported in site array is 256.
[03/23 18:08:34     61s] Core basic site is IBM13SITE
[03/23 18:08:34     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2759.1M, EPOCH TIME: 1679609314.024319
[03/23 18:08:34     61s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:08:34     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:08:34     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.006, MEM:2775.1M, EPOCH TIME: 1679609314.029935
[03/23 18:08:34     61s] Fast DP-INIT is on for default
[03/23 18:08:34     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:08:34     61s] Atter site array init, number of instance map data is 0.
[03/23 18:08:34     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.019, MEM:2775.1M, EPOCH TIME: 1679609314.032057
[03/23 18:08:34     61s] 
[03/23 18:08:34     61s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:34     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.024, MEM:2679.1M, EPOCH TIME: 1679609314.034255
[03/23 18:08:34     61s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2679.1M, EPOCH TIME: 1679609314.035131
[03/23 18:08:34     61s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2679.1M, EPOCH TIME: 1679609314.035779
[03/23 18:08:34     61s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.004, REAL:0.003, MEM:2679.1M, EPOCH TIME: 1679609314.039268
[03/23 18:08:34     61s] default core: bins with density > 0.750 =  0.00 % ( 0 / 84 )
[03/23 18:08:34     61s] Density distribution unevenness ratio = 28.000%
[03/23 18:08:34     61s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.005, REAL:0.004, MEM:2679.1M, EPOCH TIME: 1679609314.039444
[03/23 18:08:34     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2679.1M, EPOCH TIME: 1679609314.039539
[03/23 18:08:34     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] All LLGs are deleted
[03/23 18:08:34     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2679.1M, EPOCH TIME: 1679609314.042042
[03/23 18:08:34     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2679.1M, EPOCH TIME: 1679609314.042299
[03/23 18:08:34     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.004, MEM:2679.1M, EPOCH TIME: 1679609314.043224
[03/23 18:08:34     61s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/23 18:08:34     61s] 
[03/23 18:08:34     61s] *** Start incrementalPlace ***
[03/23 18:08:34     61s] User Input Parameters:
[03/23 18:08:34     61s] - Congestion Driven    : On
[03/23 18:08:34     61s] - Timing Driven        : On
[03/23 18:08:34     61s] - Area-Violation Based : On
[03/23 18:08:34     61s] - Start Rollback Level : -5
[03/23 18:08:34     61s] - Legalized            : On
[03/23 18:08:34     61s] - Window Based         : Off
[03/23 18:08:34     61s] - eDen incr mode       : Off
[03/23 18:08:34     61s] - Small incr mode      : Off
[03/23 18:08:34     61s] 
[03/23 18:08:34     61s] No Views given, use default active views for adaptive view pruning
[03/23 18:08:34     61s] SKP will enable view:
[03/23 18:08:34     61s]   setupAnalysis
[03/23 18:08:34     61s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2681.1M, EPOCH TIME: 1679609314.057937
[03/23 18:08:34     61s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:08:34     61s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:08:34     61s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:2681.1M, EPOCH TIME: 1679609314.062646
[03/23 18:08:34     61s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2681.1M, EPOCH TIME: 1679609314.062751
[03/23 18:08:34     61s] Starting Early Global Route congestion estimation: mem = 2681.1M
[03/23 18:08:34     61s] (I)      ================== Layers ==================
[03/23 18:08:34     61s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:34     61s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:08:34     61s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:34     61s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:08:34     61s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:08:34     61s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:08:34     61s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:08:34     61s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:08:34     61s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:08:34     61s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:08:34     61s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:08:34     61s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:08:34     61s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:08:34     61s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:08:34     61s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:08:34     61s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:08:34     61s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:08:34     61s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:08:34     61s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:08:34     61s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:34     61s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:08:34     61s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:34     61s] (I)      Started Import and model ( Curr Mem: 2681.13 MB )
[03/23 18:08:34     61s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:34     61s] (I)      == Non-default Options ==
[03/23 18:08:34     61s] (I)      Maximum routing layer                              : 4
[03/23 18:08:34     61s] (I)      Number of threads                                  : 6
[03/23 18:08:34     61s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 18:08:34     61s] (I)      Method to set GCell size                           : row
[03/23 18:08:34     61s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:08:34     61s] (I)      Use row-based GCell size
[03/23 18:08:34     61s] (I)      Use row-based GCell align
[03/23 18:08:34     61s] (I)      layer 0 area = 89000
[03/23 18:08:34     61s] (I)      layer 1 area = 120000
[03/23 18:08:34     61s] (I)      layer 2 area = 120000
[03/23 18:08:34     61s] (I)      layer 3 area = 120000
[03/23 18:08:34     61s] (I)      GCell unit size   : 3600
[03/23 18:08:34     61s] (I)      GCell multiplier  : 1
[03/23 18:08:34     61s] (I)      GCell row height  : 3600
[03/23 18:08:34     61s] (I)      Actual row height : 3600
[03/23 18:08:34     61s] (I)      GCell align ref   : 7000 7000
[03/23 18:08:34     61s] [NR-eGR] Track table information for default rule: 
[03/23 18:08:34     61s] [NR-eGR] M1 has single uniform track structure
[03/23 18:08:34     61s] [NR-eGR] M2 has single uniform track structure
[03/23 18:08:34     61s] [NR-eGR] M3 has single uniform track structure
[03/23 18:08:34     61s] [NR-eGR] M4 has single uniform track structure
[03/23 18:08:34     61s] [NR-eGR] M5 has single uniform track structure
[03/23 18:08:34     61s] [NR-eGR] M6 has single uniform track structure
[03/23 18:08:34     61s] [NR-eGR] MQ has single uniform track structure
[03/23 18:08:34     61s] [NR-eGR] LM has single uniform track structure
[03/23 18:08:34     61s] (I)      ============== Default via ===============
[03/23 18:08:34     61s] (I)      +---+------------------+-----------------+
[03/23 18:08:34     61s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:08:34     61s] (I)      +---+------------------+-----------------+
[03/23 18:08:34     61s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:08:34     61s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 18:08:34     61s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:08:34     61s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:08:34     61s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 18:08:34     61s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:08:34     61s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:08:34     61s] (I)      +---+------------------+-----------------+
[03/23 18:08:34     61s] [NR-eGR] Read 4418 PG shapes
[03/23 18:08:34     61s] [NR-eGR] Read 0 clock shapes
[03/23 18:08:34     61s] [NR-eGR] Read 0 other shapes
[03/23 18:08:34     61s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:08:34     61s] [NR-eGR] #Instance Blockages : 0
[03/23 18:08:34     61s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:08:34     61s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:08:34     61s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:08:34     61s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:08:34     61s] [NR-eGR] #Other Blockages    : 0
[03/23 18:08:34     61s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:08:34     61s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 18:08:34     61s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 18:08:34     61s] (I)      early_global_route_priority property id does not exist.
[03/23 18:08:34     61s] (I)      Read Num Blocks=4418  Num Prerouted Wires=0  Num CS=0
[03/23 18:08:34     61s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 0
[03/23 18:08:34     61s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 0
[03/23 18:08:34     61s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 0
[03/23 18:08:34     61s] (I)      Number of ignored nets                =      0
[03/23 18:08:34     61s] (I)      Number of connected nets              =      0
[03/23 18:08:34     61s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 18:08:34     61s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 18:08:34     61s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:08:34     61s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:08:34     61s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:08:34     61s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:08:34     61s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:08:34     61s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:08:34     61s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:08:34     61s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 18:08:34     61s] (I)      Ndr track 0 does not exist
[03/23 18:08:34     61s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:08:34     61s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:08:34     61s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:08:34     61s] (I)      Site width          :   400  (dbu)
[03/23 18:08:34     61s] (I)      Row height          :  3600  (dbu)
[03/23 18:08:34     61s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:08:34     61s] (I)      GCell width         :  3600  (dbu)
[03/23 18:08:34     61s] (I)      GCell height        :  3600  (dbu)
[03/23 18:08:34     61s] (I)      Grid                :    55   138     4
[03/23 18:08:34     61s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:08:34     61s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:08:34     61s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:08:34     61s] (I)      Default wire width  :   160   200   200   200
[03/23 18:08:34     61s] (I)      Default wire space  :   160   200   200   200
[03/23 18:08:34     61s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:08:34     61s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:08:34     61s] (I)      First track coord   :   400   400   400   400
[03/23 18:08:34     61s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:08:34     61s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:08:34     61s] (I)      Num of masks        :     1     1     1     1
[03/23 18:08:34     61s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:08:34     61s] (I)      --------------------------------------------------------
[03/23 18:08:34     61s] 
[03/23 18:08:34     61s] [NR-eGR] ============ Routing rule table ============
[03/23 18:08:34     61s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 18:08:34     61s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:08:34     61s] (I)                    Layer    2    3    4 
[03/23 18:08:34     61s] (I)                    Pitch  400  400  400 
[03/23 18:08:34     61s] (I)             #Used tracks    1    1    1 
[03/23 18:08:34     61s] (I)       #Fully used tracks    1    1    1 
[03/23 18:08:34     61s] [NR-eGR] ========================================
[03/23 18:08:34     61s] [NR-eGR] 
[03/23 18:08:34     61s] (I)      =============== Blocked Tracks ===============
[03/23 18:08:34     61s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:34     61s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:08:34     61s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:34     61s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:08:34     61s] (I)      |     2 |   68862 |    14435 |        20.96% |
[03/23 18:08:34     61s] (I)      |     3 |   68695 |    31015 |        45.15% |
[03/23 18:08:34     61s] (I)      |     4 |   68862 |    31392 |        45.59% |
[03/23 18:08:34     61s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:34     61s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2681.13 MB )
[03/23 18:08:34     61s] (I)      Reset routing kernel
[03/23 18:08:34     61s] (I)      Started Global Routing ( Curr Mem: 2681.13 MB )
[03/23 18:08:34     61s] (I)      totalPins=9384  totalGlobalPin=9112 (97.10%)
[03/23 18:08:34     61s] (I)      total 2D Cap : 157189 = (47233 H, 109956 V)
[03/23 18:08:34     61s] [NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[03/23 18:08:34     61s] (I)      
[03/23 18:08:34     61s] (I)      ============  Phase 1a Route ============
[03/23 18:08:34     61s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 94
[03/23 18:08:34     61s] (I)      Usage: 18362 = (7899 H, 10463 V) = (16.72% H, 9.52% V) = (2.844e+04um H, 3.767e+04um V)
[03/23 18:08:34     61s] (I)      
[03/23 18:08:34     61s] (I)      ============  Phase 1b Route ============
[03/23 18:08:34     61s] (I)      Usage: 18366 = (7900 H, 10466 V) = (16.73% H, 9.52% V) = (2.844e+04um H, 3.768e+04um V)
[03/23 18:08:34     61s] (I)      Overflow of layer group 1: 6.38% H + 0.10% V. EstWL: 6.611760e+04um
[03/23 18:08:34     61s] (I)      Congestion metric : 6.38%H 0.10%V, 6.49%HV
[03/23 18:08:34     61s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:08:34     61s] (I)      
[03/23 18:08:34     61s] (I)      ============  Phase 1c Route ============
[03/23 18:08:34     61s] (I)      Level2 Grid: 11 x 28
[03/23 18:08:34     61s] (I)      Usage: 18366 = (7900 H, 10466 V) = (16.73% H, 9.52% V) = (2.844e+04um H, 3.768e+04um V)
[03/23 18:08:34     61s] (I)      
[03/23 18:08:34     61s] (I)      ============  Phase 1d Route ============
[03/23 18:08:34     61s] (I)      Usage: 18366 = (7900 H, 10466 V) = (16.73% H, 9.52% V) = (2.844e+04um H, 3.768e+04um V)
[03/23 18:08:34     61s] (I)      
[03/23 18:08:34     61s] (I)      ============  Phase 1e Route ============
[03/23 18:08:34     61s] (I)      Usage: 18457 = (7898 H, 10559 V) = (16.72% H, 9.60% V) = (2.843e+04um H, 3.801e+04um V)
[03/23 18:08:34     61s] [NR-eGR] Early Global Route overflow of layer group 1: 6.21% H + 0.14% V. EstWL: 6.644520e+04um
[03/23 18:08:34     61s] (I)      
[03/23 18:08:34     61s] (I)      ============  Phase 1l Route ============
[03/23 18:08:34     61s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 18:08:34     61s] (I)      Layer  2:      63116     12281         6         369       67446    ( 0.54%) 
[03/23 18:08:34     61s] (I)      Layer  3:      48611      7996       251         909       66159    ( 1.36%) 
[03/23 18:08:34     61s] (I)      Layer  4:      50270      1696         4         468       67347    ( 0.69%) 
[03/23 18:08:34     61s] (I)      Total:        161997     21973       261        1746      200952    ( 0.86%) 
[03/23 18:08:34     61s] (I)      
[03/23 18:08:34     61s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:08:34     61s] [NR-eGR]                        OverCon           OverCon            
[03/23 18:08:34     61s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 18:08:34     61s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 18:08:34     61s] [NR-eGR] ---------------------------------------------------------------
[03/23 18:08:34     61s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:08:34     61s] [NR-eGR]      M2 ( 2)         5( 0.07%)         0( 0.00%)   ( 0.07%) 
[03/23 18:08:34     61s] [NR-eGR]      M3 ( 3)       155( 2.11%)        19( 0.26%)   ( 2.37%) 
[03/23 18:08:34     61s] [NR-eGR]      M4 ( 4)         4( 0.05%)         0( 0.00%)   ( 0.05%) 
[03/23 18:08:34     61s] [NR-eGR] ---------------------------------------------------------------
[03/23 18:08:34     61s] [NR-eGR]        Total       164( 0.73%)        19( 0.09%)   ( 0.82%) 
[03/23 18:08:34     61s] [NR-eGR] 
[03/23 18:08:34     61s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 2681.13 MB )
[03/23 18:08:34     61s] (I)      total 2D Cap : 163481 = (49783 H, 113698 V)
[03/23 18:08:34     61s] [NR-eGR] Overflow after Early Global Route 2.33% H + 0.04% V
[03/23 18:08:34     61s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 2681.1M
[03/23 18:08:34     61s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.117, REAL:0.084, MEM:2681.1M, EPOCH TIME: 1679609314.146472
[03/23 18:08:34     61s] OPERPROF: Starting HotSpotCal at level 1, MEM:2681.1M, EPOCH TIME: 1679609314.146539
[03/23 18:08:34     61s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:34     61s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:08:34     61s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:34     61s] [hotspot] | normalized |          1.00 |          1.00 |
[03/23 18:08:34     61s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:34     61s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/23 18:08:34     61s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[03/23 18:08:34     61s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 18:08:34     61s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:34     61s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:08:34     61s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:34     61s] [hotspot] |  1  |   161.80   248.20   176.20   262.60 |        1.00   |
[03/23 18:08:34     61s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:34     61s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.004, MEM:2681.1M, EPOCH TIME: 1679609314.150568
[03/23 18:08:34     61s] Skipped repairing congestion.
[03/23 18:08:34     61s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2681.1M, EPOCH TIME: 1679609314.150693
[03/23 18:08:34     61s] Starting Early Global Route wiring: mem = 2681.1M
[03/23 18:08:34     61s] (I)      ============= Track Assignment ============
[03/23 18:08:34     61s] (I)      Started Track Assignment (6T) ( Curr Mem: 2681.13 MB )
[03/23 18:08:34     61s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 18:08:34     61s] (I)      Run Multi-thread track assignment
[03/23 18:08:34     61s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2681.13 MB )
[03/23 18:08:34     61s] (I)      Started Export ( Curr Mem: 2681.13 MB )
[03/23 18:08:34     61s] [NR-eGR]             Length (um)   Vias 
[03/23 18:08:34     61s] [NR-eGR] -------------------------------
[03/23 18:08:34     61s] [NR-eGR]  M1  (1H)             0   9316 
[03/23 18:08:34     61s] [NR-eGR]  M2  (2V)         33696  14374 
[03/23 18:08:34     61s] [NR-eGR]  M3  (3H)         30359    415 
[03/23 18:08:34     61s] [NR-eGR]  M4  (4V)          6142      0 
[03/23 18:08:34     61s] [NR-eGR]  M5  (5H)             0      0 
[03/23 18:08:34     61s] [NR-eGR]  M6  (6V)             0      0 
[03/23 18:08:34     61s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 18:08:34     61s] [NR-eGR]  LM  (8V)             0      0 
[03/23 18:08:34     61s] [NR-eGR] -------------------------------
[03/23 18:08:34     61s] [NR-eGR]      Total        70198  24105 
[03/23 18:08:34     61s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:08:34     61s] [NR-eGR] Total half perimeter of net bounding box: 54983um
[03/23 18:08:34     61s] [NR-eGR] Total length: 70198um, number of vias: 24105
[03/23 18:08:34     61s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:08:34     61s] [NR-eGR] Total eGR-routed clock nets wire length: 5386um, number of vias: 2121
[03/23 18:08:34     61s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:08:34     61s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2681.13 MB )
[03/23 18:08:34     61s] Early Global Route wiring runtime: 0.03 seconds, mem = 2681.1M
[03/23 18:08:34     61s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.074, REAL:0.031, MEM:2681.1M, EPOCH TIME: 1679609314.181312
[03/23 18:08:34     61s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:08:34     61s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:08:34     61s] 0 delay mode for cte disabled.
[03/23 18:08:34     61s] SKP cleared!
[03/23 18:08:34     61s] 
[03/23 18:08:34     61s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
[03/23 18:08:34     61s] Tdgp not successfully inited but do clear! skip clearing
[03/23 18:08:34     61s] **placeDesign ... cpu = 0: 0:10, real = 0: 0: 7, mem = 2407.1M **
[03/23 18:08:34     61s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 18:08:34     61s] VSMManager cleared!
[03/23 18:08:34     61s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.9/0:00:06.5 (1.5), totSession cpu/real = 0:01:01.7/0:04:51.7 (0.2), mem = 2407.1M
[03/23 18:08:34     61s] 
[03/23 18:08:34     61s] =============================================================================================
[03/23 18:08:34     61s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.14-s109_1
[03/23 18:08:34     61s] =============================================================================================
[03/23 18:08:34     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:34     61s] ---------------------------------------------------------------------------------------------
[03/23 18:08:34     61s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 18:08:34     61s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:34     61s] [ TimingUpdate           ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    3.9
[03/23 18:08:34     61s] [ MISC                   ]          0:00:06.4  (  99.1 % )     0:00:06.4 /  0:00:09.8    1.5
[03/23 18:08:34     61s] ---------------------------------------------------------------------------------------------
[03/23 18:08:34     61s]  GlobalPlace #1 TOTAL               0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:09.9    1.5
[03/23 18:08:34     61s] ---------------------------------------------------------------------------------------------
[03/23 18:08:34     61s] 
[03/23 18:08:34     61s] Enable CTE adjustment.
[03/23 18:08:34     61s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1793.0M, totSessionCpu=0:01:02 **
[03/23 18:08:34     61s] GigaOpt running with 6 threads.
[03/23 18:08:34     61s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:01.7/0:04:51.7 (0.2), mem = 2407.1M
[03/23 18:08:34     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:2407.1M, EPOCH TIME: 1679609314.292404
[03/23 18:08:34     61s] Processing tracks to init pin-track alignment.
[03/23 18:08:34     61s] z: 2, totalTracks: 1
[03/23 18:08:34     61s] z: 4, totalTracks: 1
[03/23 18:08:34     61s] z: 6, totalTracks: 1
[03/23 18:08:34     61s] z: 8, totalTracks: 1
[03/23 18:08:34     61s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:34     61s] All LLGs are deleted
[03/23 18:08:34     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2407.1M, EPOCH TIME: 1679609314.296370
[03/23 18:08:34     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2407.1M, EPOCH TIME: 1679609314.296671
[03/23 18:08:34     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2407.1M, EPOCH TIME: 1679609314.297459
[03/23 18:08:34     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2503.1M, EPOCH TIME: 1679609314.302324
[03/23 18:08:34     61s] Max number of tech site patterns supported in site array is 256.
[03/23 18:08:34     61s] Core basic site is IBM13SITE
[03/23 18:08:34     61s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2503.1M, EPOCH TIME: 1679609314.318344
[03/23 18:08:34     61s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:08:34     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:08:34     61s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.004, MEM:2503.1M, EPOCH TIME: 1679609314.322611
[03/23 18:08:34     61s] Fast DP-INIT is on for default
[03/23 18:08:34     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:08:34     61s] Atter site array init, number of instance map data is 0.
[03/23 18:08:34     61s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.025, REAL:0.022, MEM:2503.1M, EPOCH TIME: 1679609314.324255
[03/23 18:08:34     61s] 
[03/23 18:08:34     61s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:34     61s] OPERPROF:     Starting CMU at level 3, MEM:2503.1M, EPOCH TIME: 1679609314.324848
[03/23 18:08:34     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2503.1M, EPOCH TIME: 1679609314.325163
[03/23 18:08:34     61s] 
[03/23 18:08:34     61s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:34     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.030, MEM:2407.1M, EPOCH TIME: 1679609314.327317
[03/23 18:08:34     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2407.1M, EPOCH TIME: 1679609314.327501
[03/23 18:08:34     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.004, MEM:2407.1M, EPOCH TIME: 1679609314.331305
[03/23 18:08:34     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2407.1MB).
[03/23 18:08:34     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.040, MEM:2407.1M, EPOCH TIME: 1679609314.332530
[03/23 18:08:34     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2407.1M, EPOCH TIME: 1679609314.332666
[03/23 18:08:34     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:34     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:2407.1M, EPOCH TIME: 1679609314.336402
[03/23 18:08:34     61s] 
[03/23 18:08:34     61s] Trim Metal Layers:
[03/23 18:08:34     61s] LayerId::1 widthSet size::1
[03/23 18:08:34     61s] LayerId::2 widthSet size::1
[03/23 18:08:34     61s] LayerId::3 widthSet size::1
[03/23 18:08:34     61s] LayerId::4 widthSet size::1
[03/23 18:08:34     61s] LayerId::5 widthSet size::1
[03/23 18:08:34     61s] LayerId::6 widthSet size::1
[03/23 18:08:34     61s] LayerId::7 widthSet size::1
[03/23 18:08:34     61s] LayerId::8 widthSet size::1
[03/23 18:08:34     61s] Updating RC grid for preRoute extraction ...
[03/23 18:08:34     61s] eee: pegSigSF::1.070000
[03/23 18:08:34     61s] Initializing multi-corner resistance tables ...
[03/23 18:08:34     61s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:08:34     61s] eee: l::2 avDens::0.146674 usedTrk::950.449994 availTrk::6480.000000 sigTrk::950.449994
[03/23 18:08:34     61s] eee: l::3 avDens::0.114704 usedTrk::867.159448 availTrk::7560.000000 sigTrk::867.159448
[03/23 18:08:34     61s] eee: l::4 avDens::0.025312 usedTrk::191.360555 availTrk::7560.000000 sigTrk::191.360555
[03/23 18:08:34     61s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:34     61s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:34     61s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:34     61s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:34     61s] {RT rc-typ 0 4 4 0}
[03/23 18:08:34     61s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.087501 aWlH=0.000000 lMod=0 pMax=0.810700 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:08:34     61s] 
[03/23 18:08:34     61s] Creating Lib Analyzer ...
[03/23 18:08:34     61s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:08:34     61s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:08:34     61s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:08:34     61s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 18:08:34     61s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:08:34     61s] 
[03/23 18:08:34     61s] {RT rc-typ 0 4 4 0}
[03/23 18:08:35     62s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:02 mem=2413.1M
[03/23 18:08:35     62s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:02 mem=2413.1M
[03/23 18:08:35     62s] Creating Lib Analyzer, finished. 
[03/23 18:08:35     62s] #optDebug: fT-S <1 2 3 1 0>
[03/23 18:08:35     62s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1798.3M, totSessionCpu=0:01:03 **
[03/23 18:08:35     62s] *** optDesign -preCTS ***
[03/23 18:08:35     62s] DRC Margin: user margin 0.1; extra margin 0.2
[03/23 18:08:35     62s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/23 18:08:35     62s] Hold Target Slack: user slack 0.05
[03/23 18:08:35     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2413.1M, EPOCH TIME: 1679609315.099018
[03/23 18:08:35     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:35     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:35     62s] 
[03/23 18:08:35     62s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:35     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.023, MEM:2413.1M, EPOCH TIME: 1679609315.122005
[03/23 18:08:35     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:35     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:35     62s] Multi-VT timing optimization disabled based on library information.
[03/23 18:08:35     62s] 
[03/23 18:08:35     62s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:08:35     62s] Deleting Lib Analyzer.
[03/23 18:08:35     62s] 
[03/23 18:08:35     62s] TimeStamp Deleting Cell Server End ...
[03/23 18:08:35     62s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 18:08:35     62s] 
[03/23 18:08:35     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:08:35     62s] Summary for sequential cells identification: 
[03/23 18:08:35     62s]   Identified SBFF number: 112
[03/23 18:08:35     62s]   Identified MBFF number: 0
[03/23 18:08:35     62s]   Identified SB Latch number: 0
[03/23 18:08:35     62s]   Identified MB Latch number: 0
[03/23 18:08:35     62s]   Not identified SBFF number: 8
[03/23 18:08:35     62s]   Not identified MBFF number: 0
[03/23 18:08:35     62s]   Not identified SB Latch number: 0
[03/23 18:08:35     62s]   Not identified MB Latch number: 0
[03/23 18:08:35     62s]   Number of sequential cells which are not FFs: 34
[03/23 18:08:35     62s]  Visiting view : setupAnalysis
[03/23 18:08:35     62s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:08:35     62s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:08:35     62s]  Visiting view : holdAnalysis
[03/23 18:08:35     62s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:08:35     62s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:08:35     62s] TLC MultiMap info (StdDelay):
[03/23 18:08:35     62s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:08:35     62s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:08:35     62s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:08:35     62s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:08:35     62s]  Setting StdDelay to: 22.7ps
[03/23 18:08:35     62s] 
[03/23 18:08:35     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:08:35     62s] 
[03/23 18:08:35     62s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:08:35     62s] 
[03/23 18:08:35     62s] TimeStamp Deleting Cell Server End ...
[03/23 18:08:35     62s] 
[03/23 18:08:35     62s] Creating Lib Analyzer ...
[03/23 18:08:35     62s] 
[03/23 18:08:35     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:08:35     62s] Summary for sequential cells identification: 
[03/23 18:08:35     62s]   Identified SBFF number: 112
[03/23 18:08:35     62s]   Identified MBFF number: 0
[03/23 18:08:35     62s]   Identified SB Latch number: 0
[03/23 18:08:35     62s]   Identified MB Latch number: 0
[03/23 18:08:35     62s]   Not identified SBFF number: 8
[03/23 18:08:35     62s]   Not identified MBFF number: 0
[03/23 18:08:35     62s]   Not identified SB Latch number: 0
[03/23 18:08:35     62s]   Not identified MB Latch number: 0
[03/23 18:08:35     62s]   Number of sequential cells which are not FFs: 34
[03/23 18:08:35     62s]  Visiting view : setupAnalysis
[03/23 18:08:35     62s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:08:35     62s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:08:35     62s]  Visiting view : holdAnalysis
[03/23 18:08:35     62s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:08:35     62s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:08:35     62s] TLC MultiMap info (StdDelay):
[03/23 18:08:35     62s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:08:35     62s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:08:35     62s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:08:35     62s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:08:35     62s]  Setting StdDelay to: 22.7ps
[03/23 18:08:35     62s] 
[03/23 18:08:35     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:08:35     62s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:08:35     62s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:08:35     62s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:08:35     62s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:08:35     62s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:08:35     62s] 
[03/23 18:08:35     62s] {RT rc-typ 0 4 4 0}
[03/23 18:08:35     63s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:03 mem=2413.1M
[03/23 18:08:35     63s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:03 mem=2413.1M
[03/23 18:08:35     63s] Creating Lib Analyzer, finished. 
[03/23 18:08:35     63s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2413.1M, EPOCH TIME: 1679609315.834130
[03/23 18:08:35     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:35     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:35     63s] All LLGs are deleted
[03/23 18:08:35     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:35     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:35     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2413.1M, EPOCH TIME: 1679609315.834291
[03/23 18:08:35     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2413.1M, EPOCH TIME: 1679609315.834383
[03/23 18:08:35     63s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2413.1M, EPOCH TIME: 1679609315.835053
[03/23 18:08:35     63s] {MMLU 0 0 2622}
[03/23 18:08:35     63s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=2413.1M
[03/23 18:08:35     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=2413.1M
[03/23 18:08:35     63s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:08:35     63s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:08:35     63s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2413.14 MB )
[03/23 18:08:35     63s] (I)      ================== Layers ==================
[03/23 18:08:35     63s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:35     63s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:08:35     63s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:35     63s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:08:35     63s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:08:35     63s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:08:35     63s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:08:35     63s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:08:35     63s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:08:35     63s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:08:35     63s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:08:35     63s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:08:35     63s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:08:35     63s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:08:35     63s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:08:35     63s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:08:35     63s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:08:35     63s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:08:35     63s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:08:35     63s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:35     63s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:08:35     63s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:35     63s] (I)      Started Import and model ( Curr Mem: 2413.14 MB )
[03/23 18:08:35     63s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:35     63s] (I)      Number of ignored instance 0
[03/23 18:08:35     63s] (I)      Number of inbound cells 0
[03/23 18:08:35     63s] (I)      Number of opened ILM blockages 0
[03/23 18:08:35     63s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/23 18:08:35     63s] (I)      numMoveCells=2555, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 18:08:35     63s] (I)      cell height: 3600, count: 2555
[03/23 18:08:35     63s] (I)      Number of nets = 2622 ( 0 ignored )
[03/23 18:08:35     63s] (I)      Read rows... (mem=2413.1M)
[03/23 18:08:35     63s] (I)      Done Read rows (cpu=0.000s, mem=2413.1M)
[03/23 18:08:35     63s] (I)      Identified Clock instances: Flop 716, Clock buffer/inverter 0, Gate 0, Logic 0
[03/23 18:08:35     63s] (I)      Read module constraints... (mem=2413.1M)
[03/23 18:08:35     63s] (I)      Done Read module constraints (cpu=0.000s, mem=2413.1M)
[03/23 18:08:35     63s] (I)      == Non-default Options ==
[03/23 18:08:35     63s] (I)      Maximum routing layer                              : 4
[03/23 18:08:35     63s] (I)      Buffering-aware routing                            : true
[03/23 18:08:35     63s] (I)      Spread congestion away from blockages              : true
[03/23 18:08:35     63s] (I)      Number of threads                                  : 6
[03/23 18:08:35     63s] (I)      Overflow penalty cost                              : 10
[03/23 18:08:35     63s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 18:08:35     63s] (I)      Method to set GCell size                           : row
[03/23 18:08:35     63s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:08:35     63s] (I)      Use row-based GCell size
[03/23 18:08:35     63s] (I)      Use row-based GCell align
[03/23 18:08:35     63s] (I)      layer 0 area = 89000
[03/23 18:08:35     63s] (I)      layer 1 area = 120000
[03/23 18:08:35     63s] (I)      layer 2 area = 120000
[03/23 18:08:35     63s] (I)      layer 3 area = 120000
[03/23 18:08:35     63s] (I)      GCell unit size   : 3600
[03/23 18:08:35     63s] (I)      GCell multiplier  : 1
[03/23 18:08:35     63s] (I)      GCell row height  : 3600
[03/23 18:08:35     63s] (I)      Actual row height : 3600
[03/23 18:08:35     63s] (I)      GCell align ref   : 7000 7000
[03/23 18:08:35     63s] [NR-eGR] Track table information for default rule: 
[03/23 18:08:35     63s] [NR-eGR] M1 has single uniform track structure
[03/23 18:08:35     63s] [NR-eGR] M2 has single uniform track structure
[03/23 18:08:35     63s] [NR-eGR] M3 has single uniform track structure
[03/23 18:08:35     63s] [NR-eGR] M4 has single uniform track structure
[03/23 18:08:35     63s] [NR-eGR] M5 has single uniform track structure
[03/23 18:08:35     63s] [NR-eGR] M6 has single uniform track structure
[03/23 18:08:35     63s] [NR-eGR] MQ has single uniform track structure
[03/23 18:08:35     63s] [NR-eGR] LM has single uniform track structure
[03/23 18:08:35     63s] (I)      ============== Default via ===============
[03/23 18:08:35     63s] (I)      +---+------------------+-----------------+
[03/23 18:08:35     63s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:08:35     63s] (I)      +---+------------------+-----------------+
[03/23 18:08:35     63s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:08:35     63s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 18:08:35     63s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:08:35     63s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:08:35     63s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 18:08:35     63s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:08:35     63s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:08:35     63s] (I)      +---+------------------+-----------------+
[03/23 18:08:35     63s] [NR-eGR] Read 4418 PG shapes
[03/23 18:08:35     63s] [NR-eGR] Read 0 clock shapes
[03/23 18:08:35     63s] [NR-eGR] Read 0 other shapes
[03/23 18:08:35     63s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:08:35     63s] [NR-eGR] #Instance Blockages : 0
[03/23 18:08:35     63s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:08:35     63s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:08:35     63s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:08:35     63s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:08:35     63s] [NR-eGR] #Other Blockages    : 0
[03/23 18:08:35     63s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:08:35     63s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 18:08:35     63s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 18:08:35     63s] (I)      early_global_route_priority property id does not exist.
[03/23 18:08:35     63s] (I)      Read Num Blocks=4418  Num Prerouted Wires=0  Num CS=0
[03/23 18:08:35     63s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 0
[03/23 18:08:35     63s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 0
[03/23 18:08:35     63s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 0
[03/23 18:08:35     63s] (I)      Number of ignored nets                =      0
[03/23 18:08:35     63s] (I)      Number of connected nets              =      0
[03/23 18:08:35     63s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 18:08:35     63s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 18:08:35     63s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:08:35     63s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:08:35     63s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:08:35     63s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:08:35     63s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:08:35     63s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:08:35     63s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:08:35     63s] (I)      Constructing bin map
[03/23 18:08:35     63s] (I)      Initialize bin information with width=7200 height=7200
[03/23 18:08:35     63s] (I)      Done constructing bin map
[03/23 18:08:35     63s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 18:08:35     63s] (I)      Ndr track 0 does not exist
[03/23 18:08:35     63s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:08:35     63s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:08:35     63s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:08:35     63s] (I)      Site width          :   400  (dbu)
[03/23 18:08:35     63s] (I)      Row height          :  3600  (dbu)
[03/23 18:08:35     63s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:08:35     63s] (I)      GCell width         :  3600  (dbu)
[03/23 18:08:35     63s] (I)      GCell height        :  3600  (dbu)
[03/23 18:08:35     63s] (I)      Grid                :    55   138     4
[03/23 18:08:35     63s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:08:35     63s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:08:35     63s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:08:35     63s] (I)      Default wire width  :   160   200   200   200
[03/23 18:08:35     63s] (I)      Default wire space  :   160   200   200   200
[03/23 18:08:35     63s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:08:35     63s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:08:35     63s] (I)      First track coord   :   400   400   400   400
[03/23 18:08:35     63s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:08:35     63s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:08:35     63s] (I)      Num of masks        :     1     1     1     1
[03/23 18:08:35     63s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:08:35     63s] (I)      --------------------------------------------------------
[03/23 18:08:35     63s] 
[03/23 18:08:35     63s] [NR-eGR] ============ Routing rule table ============
[03/23 18:08:35     63s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 18:08:35     63s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:08:35     63s] (I)                    Layer    2    3    4 
[03/23 18:08:35     63s] (I)                    Pitch  400  400  400 
[03/23 18:08:35     63s] (I)             #Used tracks    1    1    1 
[03/23 18:08:35     63s] (I)       #Fully used tracks    1    1    1 
[03/23 18:08:35     63s] [NR-eGR] ========================================
[03/23 18:08:35     63s] [NR-eGR] 
[03/23 18:08:35     63s] (I)      =============== Blocked Tracks ===============
[03/23 18:08:35     63s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:35     63s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:08:35     63s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:35     63s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:08:35     63s] (I)      |     2 |   68862 |    14435 |        20.96% |
[03/23 18:08:35     63s] (I)      |     3 |   68695 |    31015 |        45.15% |
[03/23 18:08:35     63s] (I)      |     4 |   68862 |    31392 |        45.59% |
[03/23 18:08:35     63s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:35     63s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2413.14 MB )
[03/23 18:08:35     63s] (I)      Reset routing kernel
[03/23 18:08:35     63s] (I)      Started Global Routing ( Curr Mem: 2413.14 MB )
[03/23 18:08:35     63s] (I)      totalPins=9384  totalGlobalPin=9112 (97.10%)
[03/23 18:08:35     63s] (I)      total 2D Cap : 157189 = (47233 H, 109956 V)
[03/23 18:08:35     63s] (I)      #blocked areas for congestion spreading : 0
[03/23 18:08:35     63s] [NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[03/23 18:08:35     63s] (I)      
[03/23 18:08:35     63s] (I)      ============  Phase 1a Route ============
[03/23 18:08:35     63s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 95
[03/23 18:08:35     63s] (I)      Usage: 18587 = (8046 H, 10541 V) = (17.03% H, 9.59% V) = (2.897e+04um H, 3.795e+04um V)
[03/23 18:08:35     63s] (I)      
[03/23 18:08:35     63s] (I)      ============  Phase 1b Route ============
[03/23 18:08:35     63s] (I)      Usage: 18592 = (8043 H, 10549 V) = (17.03% H, 9.59% V) = (2.895e+04um H, 3.798e+04um V)
[03/23 18:08:35     63s] (I)      Overflow of layer group 1: 6.75% H + 0.10% V. EstWL: 6.693120e+04um
[03/23 18:08:35     63s] (I)      Congestion metric : 6.75%H 0.10%V, 6.85%HV
[03/23 18:08:35     63s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:08:35     63s] (I)      
[03/23 18:08:35     63s] (I)      ============  Phase 1c Route ============
[03/23 18:08:35     63s] (I)      Level2 Grid: 11 x 28
[03/23 18:08:35     63s] (I)      Usage: 18592 = (8043 H, 10549 V) = (17.03% H, 9.59% V) = (2.895e+04um H, 3.798e+04um V)
[03/23 18:08:35     63s] (I)      
[03/23 18:08:35     63s] (I)      ============  Phase 1d Route ============
[03/23 18:08:35     63s] (I)      Usage: 18592 = (8043 H, 10549 V) = (17.03% H, 9.59% V) = (2.895e+04um H, 3.798e+04um V)
[03/23 18:08:35     63s] (I)      
[03/23 18:08:35     63s] (I)      ============  Phase 1e Route ============
[03/23 18:08:35     63s] (I)      Usage: 18690 = (8049 H, 10641 V) = (17.04% H, 9.68% V) = (2.898e+04um H, 3.831e+04um V)
[03/23 18:08:35     63s] [NR-eGR] Early Global Route overflow of layer group 1: 6.63% H + 0.10% V. EstWL: 6.728400e+04um
[03/23 18:08:35     63s] (I)      
[03/23 18:08:35     63s] (I)      ============  Phase 1l Route ============
[03/23 18:08:35     63s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 18:08:35     63s] (I)      Layer  2:      63116     12317         9         369       67446    ( 0.54%) 
[03/23 18:08:35     63s] (I)      Layer  3:      48611      8163       285         909       66159    ( 1.36%) 
[03/23 18:08:35     63s] (I)      Layer  4:      50270      1784         4         468       67347    ( 0.69%) 
[03/23 18:08:35     63s] (I)      Total:        161997     22264       298        1746      200952    ( 0.86%) 
[03/23 18:08:35     63s] (I)      
[03/23 18:08:35     63s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:08:35     63s] [NR-eGR]                        OverCon           OverCon            
[03/23 18:08:35     63s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 18:08:35     63s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 18:08:35     63s] [NR-eGR] ---------------------------------------------------------------
[03/23 18:08:35     63s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:08:35     63s] [NR-eGR]      M2 ( 2)         9( 0.12%)         0( 0.00%)   ( 0.12%) 
[03/23 18:08:35     63s] [NR-eGR]      M3 ( 3)       169( 2.30%)        18( 0.24%)   ( 2.54%) 
[03/23 18:08:35     63s] [NR-eGR]      M4 ( 4)         4( 0.05%)         0( 0.00%)   ( 0.05%) 
[03/23 18:08:35     63s] [NR-eGR] ---------------------------------------------------------------
[03/23 18:08:35     63s] [NR-eGR]        Total       182( 0.82%)        18( 0.08%)   ( 0.90%) 
[03/23 18:08:35     63s] [NR-eGR] 
[03/23 18:08:35     63s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 2413.14 MB )
[03/23 18:08:35     63s] (I)      total 2D Cap : 163481 = (49783 H, 113698 V)
[03/23 18:08:35     63s] [NR-eGR] Overflow after Early Global Route 2.50% H + 0.04% V
[03/23 18:08:35     63s] (I)      ============= Track Assignment ============
[03/23 18:08:35     63s] (I)      Started Track Assignment (6T) ( Curr Mem: 2413.14 MB )
[03/23 18:08:35     63s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 18:08:35     63s] (I)      Run Multi-thread track assignment
[03/23 18:08:35     63s] (I)      Finished Track Assignment (6T) ( CPU: 0.05 sec, Real: 0.02 sec, Curr Mem: 2413.14 MB )
[03/23 18:08:35     63s] (I)      Started Export ( Curr Mem: 2413.14 MB )
[03/23 18:08:35     63s] [NR-eGR]             Length (um)   Vias 
[03/23 18:08:35     63s] [NR-eGR] -------------------------------
[03/23 18:08:35     63s] [NR-eGR]  M1  (1H)             0   9316 
[03/23 18:08:35     63s] [NR-eGR]  M2  (2V)         33640  14402 
[03/23 18:08:35     63s] [NR-eGR]  M3  (3H)         30827    451 
[03/23 18:08:35     63s] [NR-eGR]  M4  (4V)          6497      0 
[03/23 18:08:35     63s] [NR-eGR]  M5  (5H)             0      0 
[03/23 18:08:35     63s] [NR-eGR]  M6  (6V)             0      0 
[03/23 18:08:35     63s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 18:08:35     63s] [NR-eGR]  LM  (8V)             0      0 
[03/23 18:08:35     63s] [NR-eGR] -------------------------------
[03/23 18:08:35     63s] [NR-eGR]      Total        70964  24169 
[03/23 18:08:35     63s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:08:35     63s] [NR-eGR] Total half perimeter of net bounding box: 54983um
[03/23 18:08:35     63s] [NR-eGR] Total length: 70964um, number of vias: 24169
[03/23 18:08:35     63s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:08:35     63s] [NR-eGR] Total eGR-routed clock nets wire length: 5634um, number of vias: 2142
[03/23 18:08:35     63s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:08:35     63s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2413.14 MB )
[03/23 18:08:35     63s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.13 sec, Curr Mem: 2413.14 MB )
[03/23 18:08:35     63s] (I)      ========================================= Runtime Summary ==========================================
[03/23 18:08:35     63s] (I)       Step                                                     %     Start    Finish      Real       CPU 
[03/23 18:08:35     63s] (I)      ----------------------------------------------------------------------------------------------------
[03/23 18:08:35     63s] (I)       Early Global Route kernel                          100.00%  3.73 sec  3.86 sec  0.13 sec  0.20 sec 
[03/23 18:08:35     63s] (I)       +-Import and model                                  25.38%  3.74 sec  3.77 sec  0.03 sec  0.03 sec 
[03/23 18:08:35     63s] (I)       | +-Create place DB                                  6.42%  3.74 sec  3.74 sec  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)       | | +-Import place data                              6.32%  3.74 sec  3.74 sec  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)       | | | +-Read instances and placement                 2.01%  3.74 sec  3.74 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | +-Read nets                                    3.16%  3.74 sec  3.74 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | +-Create route DB                                 12.48%  3.74 sec  3.76 sec  0.02 sec  0.02 sec 
[03/23 18:08:35     63s] (I)       | | +-Import route data (6T)                        12.00%  3.74 sec  3.76 sec  0.02 sec  0.02 sec 
[03/23 18:08:35     63s] (I)       | | | +-Read blockages ( Layer 2-4 )                 2.71%  3.75 sec  3.75 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | | +-Read routing blockages                     0.00%  3.75 sec  3.75 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | | +-Read instance blockages                    0.59%  3.75 sec  3.75 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | | +-Read PG blockages                          0.68%  3.75 sec  3.75 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | | +-Read clock blockages                       0.07%  3.75 sec  3.75 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | | +-Read other blockages                       0.06%  3.75 sec  3.75 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | | +-Read halo blockages                        0.02%  3.75 sec  3.75 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | | +-Read boundary cut boxes                    0.00%  3.75 sec  3.75 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | +-Read blackboxes                              0.04%  3.75 sec  3.75 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | +-Read prerouted                               0.23%  3.75 sec  3.75 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | +-Read unlegalized nets                        0.18%  3.75 sec  3.75 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | +-Read nets                                    1.03%  3.75 sec  3.76 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | +-Set up via pillars                           0.02%  3.76 sec  3.76 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | +-Initialize 3D grid graph                     0.02%  3.76 sec  3.76 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | +-Model blockage capacity                      2.48%  3.76 sec  3.76 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | | +-Initialize 3D capacity                     2.16%  3.76 sec  3.76 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | +-Read aux data                                    0.41%  3.76 sec  3.76 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | +-Others data preparation                          0.23%  3.76 sec  3.76 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | +-Create route kernel                              4.97%  3.76 sec  3.77 sec  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)       +-Global Routing                                    37.79%  3.77 sec  3.82 sec  0.05 sec  0.08 sec 
[03/23 18:08:35     63s] (I)       | +-Initialization                                   0.84%  3.77 sec  3.77 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | +-Net group 1                                     34.11%  3.77 sec  3.81 sec  0.04 sec  0.07 sec 
[03/23 18:08:35     63s] (I)       | | +-Generate topology (6T)                         2.75%  3.77 sec  3.77 sec  0.00 sec  0.01 sec 
[03/23 18:08:35     63s] (I)       | | +-Phase 1a                                       7.12%  3.78 sec  3.79 sec  0.01 sec  0.02 sec 
[03/23 18:08:35     63s] (I)       | | | +-Pattern routing (6T)                         4.61%  3.78 sec  3.78 sec  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.32%  3.78 sec  3.78 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | +-Add via demand to 2D                         0.62%  3.78 sec  3.78 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | +-Phase 1b                                       2.73%  3.79 sec  3.79 sec  0.00 sec  0.01 sec 
[03/23 18:08:35     63s] (I)       | | | +-Monotonic routing (6T)                       2.36%  3.79 sec  3.79 sec  0.00 sec  0.01 sec 
[03/23 18:08:35     63s] (I)       | | +-Phase 1c                                       1.90%  3.79 sec  3.79 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | +-Two level Routing                            1.74%  3.79 sec  3.79 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | | +-Two Level Routing (Regular)                1.03%  3.79 sec  3.79 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | | +-Two Level Routing (Strong)                 0.15%  3.79 sec  3.79 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.06%  3.79 sec  3.79 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | +-Phase 1d                                       4.71%  3.79 sec  3.80 sec  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)       | | | +-Detoured routing (6T)                        4.53%  3.79 sec  3.80 sec  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)       | | +-Phase 1e                                       1.47%  3.80 sec  3.80 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | +-Route legalization                           1.19%  3.80 sec  3.80 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | | +-Legalize Blockage Violations               0.86%  3.80 sec  3.80 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | | | +-Legalize Reach Aware Violations            0.09%  3.80 sec  3.80 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | | +-Phase 1l                                      10.87%  3.80 sec  3.81 sec  0.01 sec  0.03 sec 
[03/23 18:08:35     63s] (I)       | | | +-Layer assignment (6T)                       10.24%  3.80 sec  3.81 sec  0.01 sec  0.03 sec 
[03/23 18:08:35     63s] (I)       | +-Clean cong LA                                    0.00%  3.81 sec  3.81 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       +-Export 3D cong map                                 1.25%  3.82 sec  3.82 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | +-Export 2D cong map                               0.27%  3.82 sec  3.82 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       +-Extract Global 3D Wires                            0.47%  3.82 sec  3.82 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       +-Track Assignment (6T)                             12.69%  3.82 sec  3.84 sec  0.02 sec  0.05 sec 
[03/23 18:08:35     63s] (I)       | +-Initialization                                   0.13%  3.82 sec  3.82 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | +-Track Assignment Kernel                         12.05%  3.82 sec  3.84 sec  0.02 sec  0.05 sec 
[03/23 18:08:35     63s] (I)       | +-Free Memory                                      0.01%  3.84 sec  3.84 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       +-Export                                            15.37%  3.84 sec  3.86 sec  0.02 sec  0.03 sec 
[03/23 18:08:35     63s] (I)       | +-Export DB wires                                  6.73%  3.84 sec  3.85 sec  0.01 sec  0.02 sec 
[03/23 18:08:35     63s] (I)       | | +-Export all nets (6T)                           4.35%  3.84 sec  3.84 sec  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)       | | +-Set wire vias (6T)                             1.63%  3.84 sec  3.85 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | +-Report wirelength                                6.28%  3.85 sec  3.85 sec  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)       | +-Update net boxes                                 1.78%  3.85 sec  3.86 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       | +-Update timing                                    0.00%  3.86 sec  3.86 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)       +-Postprocess design                                 0.51%  3.86 sec  3.86 sec  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)      ========================== Summary by functions ==========================
[03/23 18:08:35     63s] (I)       Lv  Step                                           %      Real       CPU 
[03/23 18:08:35     63s] (I)      --------------------------------------------------------------------------
[03/23 18:08:35     63s] (I)        0  Early Global Route kernel                100.00%  0.13 sec  0.20 sec 
[03/23 18:08:35     63s] (I)        1  Global Routing                            37.79%  0.05 sec  0.08 sec 
[03/23 18:08:35     63s] (I)        1  Import and model                          25.38%  0.03 sec  0.03 sec 
[03/23 18:08:35     63s] (I)        1  Export                                    15.37%  0.02 sec  0.03 sec 
[03/23 18:08:35     63s] (I)        1  Track Assignment (6T)                     12.69%  0.02 sec  0.05 sec 
[03/23 18:08:35     63s] (I)        1  Export 3D cong map                         1.25%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        1  Postprocess design                         0.51%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        1  Extract Global 3D Wires                    0.47%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        2  Net group 1                               34.11%  0.04 sec  0.07 sec 
[03/23 18:08:35     63s] (I)        2  Create route DB                           12.48%  0.02 sec  0.02 sec 
[03/23 18:08:35     63s] (I)        2  Track Assignment Kernel                   12.05%  0.02 sec  0.05 sec 
[03/23 18:08:35     63s] (I)        2  Export DB wires                            6.73%  0.01 sec  0.02 sec 
[03/23 18:08:35     63s] (I)        2  Create place DB                            6.42%  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)        2  Report wirelength                          6.28%  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)        2  Create route kernel                        4.97%  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)        2  Update net boxes                           1.78%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        2  Initialization                             0.97%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        2  Read aux data                              0.41%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        2  Export 2D cong map                         0.27%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        2  Others data preparation                    0.23%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        3  Import route data (6T)                    12.00%  0.02 sec  0.02 sec 
[03/23 18:08:35     63s] (I)        3  Phase 1l                                  10.87%  0.01 sec  0.03 sec 
[03/23 18:08:35     63s] (I)        3  Phase 1a                                   7.12%  0.01 sec  0.02 sec 
[03/23 18:08:35     63s] (I)        3  Import place data                          6.32%  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)        3  Phase 1d                                   4.71%  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)        3  Export all nets (6T)                       4.35%  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)        3  Generate topology (6T)                     2.75%  0.00 sec  0.01 sec 
[03/23 18:08:35     63s] (I)        3  Phase 1b                                   2.73%  0.00 sec  0.01 sec 
[03/23 18:08:35     63s] (I)        3  Phase 1c                                   1.90%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        3  Set wire vias (6T)                         1.63%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        3  Phase 1e                                   1.47%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        4  Layer assignment (6T)                     10.24%  0.01 sec  0.03 sec 
[03/23 18:08:35     63s] (I)        4  Pattern routing (6T)                       4.61%  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)        4  Detoured routing (6T)                      4.53%  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)        4  Read nets                                  4.19%  0.01 sec  0.01 sec 
[03/23 18:08:35     63s] (I)        4  Read blockages ( Layer 2-4 )               2.71%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        4  Model blockage capacity                    2.48%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        4  Monotonic routing (6T)                     2.36%  0.00 sec  0.01 sec 
[03/23 18:08:35     63s] (I)        4  Read instances and placement               2.01%  0.00 sec  0.00 sec 
[03/23 18:08:35     63s] (I)        4  Two level Routing                          1.74%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        4  Pattern Routing Avoiding Blockages         1.32%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        4  Route legalization                         1.19%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        4  Add via demand to 2D                       0.62%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        4  Read prerouted                             0.23%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        4  Read unlegalized nets                      0.18%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        4  Read blackboxes                            0.04%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        4  Initialize 3D grid graph                   0.02%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        4  Set up via pillars                         0.02%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        5  Initialize 3D capacity                     2.16%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        5  Two Level Routing (Regular)                1.03%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        5  Legalize Blockage Violations               0.86%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        5  Read PG blockages                          0.68%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        5  Read instance blockages                    0.59%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        5  Two Level Routing (Strong)                 0.15%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        5  Legalize Reach Aware Violations            0.09%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        5  Read clock blockages                       0.07%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        5  Read other blockages                       0.06%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.06%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        5  Read halo blockages                        0.02%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[03/23 18:08:36     63s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:08:36     63s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:08:36     63s] Extraction called for design 'PE_top' of instances=2555 and nets=2624 using extraction engine 'preRoute' .
[03/23 18:08:36     63s] PreRoute RC Extraction called for design PE_top.
[03/23 18:08:36     63s] RC Extraction called in multi-corner(1) mode.
[03/23 18:08:36     63s] RCMode: PreRoute
[03/23 18:08:36     63s]       RC Corner Indexes            0   
[03/23 18:08:36     63s] Capacitance Scaling Factor   : 1.00000 
[03/23 18:08:36     63s] Resistance Scaling Factor    : 1.00000 
[03/23 18:08:36     63s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 18:08:36     63s] Clock Res. Scaling Factor    : 1.00000 
[03/23 18:08:36     63s] Shrink Factor                : 1.00000
[03/23 18:08:36     63s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 18:08:36     63s] Using Quantus QRC technology file ...
[03/23 18:08:36     63s] 
[03/23 18:08:36     63s] Trim Metal Layers:
[03/23 18:08:36     63s] LayerId::1 widthSet size::1
[03/23 18:08:36     63s] LayerId::2 widthSet size::1
[03/23 18:08:36     63s] LayerId::3 widthSet size::1
[03/23 18:08:36     63s] LayerId::4 widthSet size::1
[03/23 18:08:36     63s] LayerId::5 widthSet size::1
[03/23 18:08:36     63s] LayerId::6 widthSet size::1
[03/23 18:08:36     63s] LayerId::7 widthSet size::1
[03/23 18:08:36     63s] LayerId::8 widthSet size::1
[03/23 18:08:36     63s] Updating RC grid for preRoute extraction ...
[03/23 18:08:36     63s] eee: pegSigSF::1.070000
[03/23 18:08:36     63s] Initializing multi-corner resistance tables ...
[03/23 18:08:36     63s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:08:36     63s] eee: l::2 avDens::0.146100 usedTrk::946.730834 availTrk::6480.000000 sigTrk::946.730834
[03/23 18:08:36     63s] eee: l::3 avDens::0.116450 usedTrk::880.362226 availTrk::7560.000000 sigTrk::880.362226
[03/23 18:08:36     63s] eee: l::4 avDens::0.026491 usedTrk::200.269445 availTrk::7560.000000 sigTrk::200.269445
[03/23 18:08:36     63s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:36     63s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:36     63s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:36     63s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:36     63s] {RT rc-typ 0 4 4 0}
[03/23 18:08:36     63s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.091553 aWlH=0.000000 lMod=0 pMax=0.811000 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:08:36     63s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2413.145M)
[03/23 18:08:36     63s] All LLGs are deleted
[03/23 18:08:36     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2413.1M, EPOCH TIME: 1679609316.054228
[03/23 18:08:36     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2413.1M, EPOCH TIME: 1679609316.054468
[03/23 18:08:36     63s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2413.1M, EPOCH TIME: 1679609316.055000
[03/23 18:08:36     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     63s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2509.1M, EPOCH TIME: 1679609316.060227
[03/23 18:08:36     63s] Max number of tech site patterns supported in site array is 256.
[03/23 18:08:36     63s] Core basic site is IBM13SITE
[03/23 18:08:36     63s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2509.1M, EPOCH TIME: 1679609316.072673
[03/23 18:08:36     63s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:08:36     63s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:08:36     63s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.004, MEM:2509.1M, EPOCH TIME: 1679609316.076951
[03/23 18:08:36     63s] Fast DP-INIT is on for default
[03/23 18:08:36     63s] Atter site array init, number of instance map data is 0.
[03/23 18:08:36     63s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.019, MEM:2509.1M, EPOCH TIME: 1679609316.079170
[03/23 18:08:36     63s] 
[03/23 18:08:36     63s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:36     63s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.027, MEM:2413.1M, EPOCH TIME: 1679609316.082297
[03/23 18:08:36     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     63s] Starting delay calculation for Setup views
[03/23 18:08:36     63s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 18:08:36     63s] #################################################################################
[03/23 18:08:36     63s] # Design Stage: PreRoute
[03/23 18:08:36     63s] # Design Name: PE_top
[03/23 18:08:36     63s] # Design Mode: 130nm
[03/23 18:08:36     63s] # Analysis Mode: MMMC Non-OCV 
[03/23 18:08:36     63s] # Parasitics Mode: No SPEF/RCDB 
[03/23 18:08:36     63s] # Signoff Settings: SI Off 
[03/23 18:08:36     63s] #################################################################################
[03/23 18:08:36     63s] Topological Sorting (REAL = 0:00:00.0, MEM = 2487.5M, InitMEM = 2486.5M)
[03/23 18:08:36     63s] Calculate delays in Single mode...
[03/23 18:08:36     63s] Start delay calculation (fullDC) (6 T). (MEM=2488.5)
[03/23 18:08:36     63s] End AAE Lib Interpolated Model. (MEM=2500.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:08:36     64s] Total number of fetched objects 2622
[03/23 18:08:36     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:08:36     64s] End delay calculation. (MEM=2740.65 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 18:08:36     64s] End delay calculation (fullDC). (MEM=2740.65 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 18:08:36     64s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2740.7M) ***
[03/23 18:08:36     64s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:01:05 mem=2740.7M)
[03/23 18:08:36     64s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.152  |
|           TNS (ns):|-351.333 |
|    Violating Paths:|   431   |
|          All Paths:|   727   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.354   |      4 (4)       |
|   max_tran     |      1 (92)      |   -1.603   |      1 (92)      |
|   max_fanout   |     24 (24)      |    -75     |     25 (25)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2771.2M, EPOCH TIME: 1679609316.557452
[03/23 18:08:36     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] 
[03/23 18:08:36     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:36     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.017, MEM:2772.7M, EPOCH TIME: 1679609316.574803
[03/23 18:08:36     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] Density: 41.185%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1919.9M, totSessionCpu=0:01:05 **
[03/23 18:08:36     64s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.3 (1.3), totSession cpu/real = 0:01:04.6/0:04:54.0 (0.2), mem = 2523.7M
[03/23 18:08:36     64s] 
[03/23 18:08:36     64s] =============================================================================================
[03/23 18:08:36     64s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.14-s109_1
[03/23 18:08:36     64s] =============================================================================================
[03/23 18:08:36     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:36     64s] ---------------------------------------------------------------------------------------------
[03/23 18:08:36     64s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:36     64s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.8 % )     0:00:00.5 /  0:00:01.1    2.0
[03/23 18:08:36     64s] [ DrvReport              ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    1.8
[03/23 18:08:36     64s] [ CellServerInit         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 18:08:36     64s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  57.8 % )     0:00:01.3 /  0:00:01.3    1.0
[03/23 18:08:36     64s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:36     64s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:36     64s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.2    1.5
[03/23 18:08:36     64s] [ ExtractRC              ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 18:08:36     64s] [ TimingUpdate           ]      1   0:00:00.2  (   7.7 % )     0:00:00.4 /  0:00:00.9    2.2
[03/23 18:08:36     64s] [ FullDelayCalc          ]      1   0:00:00.2  (  10.4 % )     0:00:00.2 /  0:00:00.7    3.0
[03/23 18:08:36     64s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 18:08:36     64s] [ MISC                   ]          0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 18:08:36     64s] ---------------------------------------------------------------------------------------------
[03/23 18:08:36     64s]  InitOpt #1 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.9    1.3
[03/23 18:08:36     64s] ---------------------------------------------------------------------------------------------
[03/23 18:08:36     64s] 
[03/23 18:08:36     64s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/23 18:08:36     64s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:08:36     64s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=2523.7M
[03/23 18:08:36     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:2523.7M, EPOCH TIME: 1679609316.585962
[03/23 18:08:36     64s] Processing tracks to init pin-track alignment.
[03/23 18:08:36     64s] z: 2, totalTracks: 1
[03/23 18:08:36     64s] z: 4, totalTracks: 1
[03/23 18:08:36     64s] z: 6, totalTracks: 1
[03/23 18:08:36     64s] z: 8, totalTracks: 1
[03/23 18:08:36     64s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:36     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2523.7M, EPOCH TIME: 1679609316.590791
[03/23 18:08:36     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] 
[03/23 18:08:36     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:36     64s] OPERPROF:     Starting CMU at level 3, MEM:2587.7M, EPOCH TIME: 1679609316.615110
[03/23 18:08:36     64s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2587.7M, EPOCH TIME: 1679609316.615706
[03/23 18:08:36     64s] 
[03/23 18:08:36     64s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:36     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.026, MEM:2523.7M, EPOCH TIME: 1679609316.616731
[03/23 18:08:36     64s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2523.7M, EPOCH TIME: 1679609316.616864
[03/23 18:08:36     64s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2523.7M, EPOCH TIME: 1679609316.620352
[03/23 18:08:36     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2523.7MB).
[03/23 18:08:36     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.035, MEM:2523.7M, EPOCH TIME: 1679609316.621316
[03/23 18:08:36     64s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 18:08:36     64s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=2523.7M
[03/23 18:08:36     64s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2523.7M, EPOCH TIME: 1679609316.625961
[03/23 18:08:36     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.004, MEM:2523.7M, EPOCH TIME: 1679609316.630444
[03/23 18:08:36     64s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 18:08:36     64s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:08:36     64s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=2523.7M
[03/23 18:08:36     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:2523.7M, EPOCH TIME: 1679609316.630897
[03/23 18:08:36     64s] Processing tracks to init pin-track alignment.
[03/23 18:08:36     64s] z: 2, totalTracks: 1
[03/23 18:08:36     64s] z: 4, totalTracks: 1
[03/23 18:08:36     64s] z: 6, totalTracks: 1
[03/23 18:08:36     64s] z: 8, totalTracks: 1
[03/23 18:08:36     64s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:36     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2523.7M, EPOCH TIME: 1679609316.633968
[03/23 18:08:36     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] 
[03/23 18:08:36     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:36     64s] OPERPROF:     Starting CMU at level 3, MEM:2587.7M, EPOCH TIME: 1679609316.647194
[03/23 18:08:36     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2587.7M, EPOCH TIME: 1679609316.647590
[03/23 18:08:36     64s] 
[03/23 18:08:36     64s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:36     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.014, MEM:2523.7M, EPOCH TIME: 1679609316.648439
[03/23 18:08:36     64s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2523.7M, EPOCH TIME: 1679609316.648525
[03/23 18:08:36     64s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2523.7M, EPOCH TIME: 1679609316.650396
[03/23 18:08:36     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2523.7MB).
[03/23 18:08:36     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.020, MEM:2523.7M, EPOCH TIME: 1679609316.650870
[03/23 18:08:36     64s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 18:08:36     64s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=2523.7M
[03/23 18:08:36     64s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2523.7M, EPOCH TIME: 1679609316.653320
[03/23 18:08:36     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     64s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.003, MEM:2523.7M, EPOCH TIME: 1679609316.656296
[03/23 18:08:36     64s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 18:08:36     64s] *** Starting optimizing excluded clock nets MEM= 2523.7M) ***
[03/23 18:08:36     64s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2523.7M) ***
[03/23 18:08:36     64s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[03/23 18:08:36     64s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 18:08:36     64s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:04.7/0:04:54.0 (0.2), mem = 2523.7M
[03/23 18:08:36     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.1
[03/23 18:08:36     64s] ### Creating RouteCongInterface, started
[03/23 18:08:36     64s] ### Creating TopoMgr, started
[03/23 18:08:36     64s] ### Creating TopoMgr, finished
[03/23 18:08:36     64s] #optDebug: Start CG creation (mem=2523.7M)
[03/23 18:08:36     64s]  ...initializing CG  maxDriveDist 1605.198000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 160.519000 
[03/23 18:08:36     64s] (cpu=0:00:00.1, mem=2600.2M)
[03/23 18:08:36     64s]  ...processing cgPrt (cpu=0:00:00.1, mem=2600.2M)
[03/23 18:08:36     64s]  ...processing cgEgp (cpu=0:00:00.1, mem=2600.2M)
[03/23 18:08:36     64s]  ...processing cgPbk (cpu=0:00:00.1, mem=2600.2M)
[03/23 18:08:36     64s]  ...processing cgNrb(cpu=0:00:00.1, mem=2600.2M)
[03/23 18:08:36     64s]  ...processing cgObs (cpu=0:00:00.1, mem=2600.2M)
[03/23 18:08:36     64s]  ...processing cgCon (cpu=0:00:00.1, mem=2600.2M)
[03/23 18:08:36     64s]  ...processing cgPdm (cpu=0:00:00.1, mem=2600.2M)
[03/23 18:08:36     64s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2600.2M)
[03/23 18:08:36     64s] 
[03/23 18:08:36     64s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 18:08:36     64s] 
[03/23 18:08:36     64s] #optDebug: {0, 1.000}
[03/23 18:08:36     64s] ### Creating RouteCongInterface, finished
[03/23 18:08:36     64s] Updated routing constraints on 0 nets.
[03/23 18:08:36     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.1
[03/23 18:08:36     64s] Bottom Preferred Layer:
[03/23 18:08:36     64s]     None
[03/23 18:08:36     64s] Via Pillar Rule:
[03/23 18:08:36     64s]     None
[03/23 18:08:36     64s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:04.8/0:04:54.1 (0.2), mem = 2600.2M
[03/23 18:08:36     64s] 
[03/23 18:08:36     64s] =============================================================================================
[03/23 18:08:36     64s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.14-s109_1
[03/23 18:08:36     64s] =============================================================================================
[03/23 18:08:36     64s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:36     64s] ---------------------------------------------------------------------------------------------
[03/23 18:08:36     64s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  92.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 18:08:36     64s] [ MISC                   ]          0:00:00.0  (   7.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:36     64s] ---------------------------------------------------------------------------------------------
[03/23 18:08:36     64s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 18:08:36     64s] ---------------------------------------------------------------------------------------------
[03/23 18:08:36     64s] 
[03/23 18:08:36     64s] End: GigaOpt Route Type Constraints Refinement
[03/23 18:08:36     64s] The useful skew maximum allowed delay is: 0.3
[03/23 18:08:36     64s] Deleting Lib Analyzer.
[03/23 18:08:36     64s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:05.0/0:04:54.3 (0.2), mem = 2600.2M
[03/23 18:08:36     64s] Info: 1 clock net  excluded from IPO operation.
[03/23 18:08:36     64s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=2600.2M
[03/23 18:08:36     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=2600.2M
[03/23 18:08:36     64s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 18:08:36     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.2
[03/23 18:08:36     65s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:08:36     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=2600.2M
[03/23 18:08:36     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:2600.2M, EPOCH TIME: 1679609316.927799
[03/23 18:08:36     65s] Processing tracks to init pin-track alignment.
[03/23 18:08:36     65s] z: 2, totalTracks: 1
[03/23 18:08:36     65s] z: 4, totalTracks: 1
[03/23 18:08:36     65s] z: 6, totalTracks: 1
[03/23 18:08:36     65s] z: 8, totalTracks: 1
[03/23 18:08:36     65s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:36     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2600.2M, EPOCH TIME: 1679609316.930698
[03/23 18:08:36     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:36     65s] 
[03/23 18:08:36     65s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:36     65s] OPERPROF:     Starting CMU at level 3, MEM:2664.2M, EPOCH TIME: 1679609316.944594
[03/23 18:08:36     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2664.2M, EPOCH TIME: 1679609316.944934
[03/23 18:08:36     65s] 
[03/23 18:08:36     65s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:36     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.015, MEM:2600.2M, EPOCH TIME: 1679609316.945775
[03/23 18:08:36     65s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2600.2M, EPOCH TIME: 1679609316.945851
[03/23 18:08:36     65s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2600.2M, EPOCH TIME: 1679609316.948290
[03/23 18:08:36     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2600.2MB).
[03/23 18:08:36     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.021, MEM:2600.2M, EPOCH TIME: 1679609316.949100
[03/23 18:08:36     65s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 18:08:36     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=2600.2M
[03/23 18:08:36     65s] 
[03/23 18:08:36     65s] Footprint cell information for calculating maxBufDist
[03/23 18:08:36     65s] *info: There are 16 candidate Buffer cells
[03/23 18:08:36     65s] *info: There are 15 candidate Inverter cells
[03/23 18:08:36     65s] 
[03/23 18:08:37     65s] #optDebug: Start CG creation (mem=2600.2M)
[03/23 18:08:37     65s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 18:08:37     65s] (cpu=0:00:00.0, mem=2600.2M)
[03/23 18:08:37     65s]  ...processing cgPrt (cpu=0:00:00.0, mem=2600.2M)
[03/23 18:08:37     65s]  ...processing cgEgp (cpu=0:00:00.0, mem=2600.2M)
[03/23 18:08:37     65s]  ...processing cgPbk (cpu=0:00:00.0, mem=2600.2M)
[03/23 18:08:37     65s]  ...processing cgNrb(cpu=0:00:00.0, mem=2600.2M)
[03/23 18:08:37     65s]  ...processing cgObs (cpu=0:00:00.0, mem=2600.2M)
[03/23 18:08:37     65s]  ...processing cgCon (cpu=0:00:00.0, mem=2600.2M)
[03/23 18:08:37     65s]  ...processing cgPdm (cpu=0:00:00.0, mem=2600.2M)
[03/23 18:08:37     65s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2600.2M)
[03/23 18:08:37     65s] ### Creating RouteCongInterface, started
[03/23 18:08:37     65s] 
[03/23 18:08:37     65s] Creating Lib Analyzer ...
[03/23 18:08:37     65s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:08:37     65s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:08:37     65s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:08:37     65s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:08:37     65s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:08:37     65s] 
[03/23 18:08:37     65s] {RT rc-typ 0 4 4 0}
[03/23 18:08:37     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=2600.2M
[03/23 18:08:37     65s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=2600.2M
[03/23 18:08:37     65s] Creating Lib Analyzer, finished. 
[03/23 18:08:37     65s] 
[03/23 18:08:37     65s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 18:08:37     65s] 
[03/23 18:08:37     65s] #optDebug: {0, 1.000}
[03/23 18:08:37     65s] ### Creating RouteCongInterface, finished
[03/23 18:08:38     66s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2873.0M, EPOCH TIME: 1679609318.012942
[03/23 18:08:38     66s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2873.0M, EPOCH TIME: 1679609318.013096
[03/23 18:08:38     66s] 
[03/23 18:08:38     66s] Netlist preparation processing... 
[03/23 18:08:38     66s] Removed 0 instance
[03/23 18:08:38     66s] *info: Marking 0 isolation instances dont touch
[03/23 18:08:38     66s] *info: Marking 0 level shifter instances dont touch
[03/23 18:08:38     66s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2827.7M, EPOCH TIME: 1679609318.029698
[03/23 18:08:38     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2555).
[03/23 18:08:38     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:38     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:38     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:38     66s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:2564.4M, EPOCH TIME: 1679609318.035248
[03/23 18:08:38     66s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 18:08:38     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.2
[03/23 18:08:38     66s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:01:06.2/0:04:55.4 (0.2), mem = 2564.4M
[03/23 18:08:38     66s] 
[03/23 18:08:38     66s] =============================================================================================
[03/23 18:08:38     66s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.14-s109_1
[03/23 18:08:38     66s] =============================================================================================
[03/23 18:08:38     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:38     66s] ---------------------------------------------------------------------------------------------
[03/23 18:08:38     66s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  50.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 18:08:38     66s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:38     66s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 18:08:38     66s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:38     66s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 18:08:38     66s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  17.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 18:08:38     66s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:38     66s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:38     66s] [ MISC                   ]          0:00:00.3  (  27.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 18:08:38     66s] ---------------------------------------------------------------------------------------------
[03/23 18:08:38     66s]  SimplifyNetlist #1 TOTAL           0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 18:08:38     66s] ---------------------------------------------------------------------------------------------
[03/23 18:08:38     66s] 
[03/23 18:08:38     66s] Activate 1st preCTS DRV-based MLT
[03/23 18:08:38     66s] Deleting Lib Analyzer.
[03/23 18:08:38     66s] Begin: GigaOpt high fanout net optimization
[03/23 18:08:38     66s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 18:08:38     66s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 18:08:38     66s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:06.2/0:04:55.5 (0.2), mem = 2564.4M
[03/23 18:08:38     66s] Info: 1 clock net  excluded from IPO operation.
[03/23 18:08:38     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.3
[03/23 18:08:38     66s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:08:38     66s] ### Creating PhyDesignMc. totSessionCpu=0:01:06 mem=2564.4M
[03/23 18:08:38     66s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:08:38     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:2564.4M, EPOCH TIME: 1679609318.078612
[03/23 18:08:38     66s] Processing tracks to init pin-track alignment.
[03/23 18:08:38     66s] z: 2, totalTracks: 1
[03/23 18:08:38     66s] z: 4, totalTracks: 1
[03/23 18:08:38     66s] z: 6, totalTracks: 1
[03/23 18:08:38     66s] z: 8, totalTracks: 1
[03/23 18:08:38     66s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:38     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2564.4M, EPOCH TIME: 1679609318.082051
[03/23 18:08:38     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:38     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:38     66s] 
[03/23 18:08:38     66s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:38     66s] OPERPROF:     Starting CMU at level 3, MEM:2629.2M, EPOCH TIME: 1679609318.103632
[03/23 18:08:38     66s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2629.2M, EPOCH TIME: 1679609318.104169
[03/23 18:08:38     66s] 
[03/23 18:08:38     66s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:38     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.023, MEM:2565.2M, EPOCH TIME: 1679609318.105348
[03/23 18:08:38     66s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2565.2M, EPOCH TIME: 1679609318.105460
[03/23 18:08:38     66s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2565.2M, EPOCH TIME: 1679609318.108590
[03/23 18:08:38     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2565.2MB).
[03/23 18:08:38     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:2565.2M, EPOCH TIME: 1679609318.109310
[03/23 18:08:38     66s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 18:08:38     66s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=2565.2M
[03/23 18:08:38     66s] ### Creating RouteCongInterface, started
[03/23 18:08:38     66s] 
[03/23 18:08:38     66s] Creating Lib Analyzer ...
[03/23 18:08:38     66s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:08:38     66s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:08:38     66s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:08:38     66s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:08:38     66s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:08:38     66s] 
[03/23 18:08:38     66s] {RT rc-typ 0 4 4 0}
[03/23 18:08:38     66s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:07 mem=2565.2M
[03/23 18:08:38     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:07 mem=2565.2M
[03/23 18:08:38     66s] Creating Lib Analyzer, finished. 
[03/23 18:08:38     66s] 
[03/23 18:08:38     66s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 18:08:38     66s] 
[03/23 18:08:38     66s] #optDebug: {0, 1.000}
[03/23 18:08:38     66s] ### Creating RouteCongInterface, finished
[03/23 18:08:38     67s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:08:38     67s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:08:38     67s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:08:38     67s] Total-nets :: 2622, Stn-nets :: 0, ratio :: 0 %, Total-len 70964, Stn-len 0
[03/23 18:08:38     67s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2697.2M, EPOCH TIME: 1679609318.988895
[03/23 18:08:38     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:38     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:38     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:38     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:38     67s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.003, MEM:2565.0M, EPOCH TIME: 1679609318.992244
[03/23 18:08:38     67s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 18:08:38     67s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.3
[03/23 18:08:38     67s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:00.9 (1.1), totSession cpu/real = 0:01:07.2/0:04:56.4 (0.2), mem = 2565.0M
[03/23 18:08:38     67s] 
[03/23 18:08:38     67s] =============================================================================================
[03/23 18:08:38     67s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.14-s109_1
[03/23 18:08:38     67s] =============================================================================================
[03/23 18:08:38     67s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:38     67s] ---------------------------------------------------------------------------------------------
[03/23 18:08:38     67s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  70.6 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 18:08:38     67s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:38     67s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 18:08:38     67s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.7 /  0:00:00.7    1.1
[03/23 18:08:38     67s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:38     67s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:38     67s] [ MISC                   ]          0:00:00.2  (  22.9 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 18:08:38     67s] ---------------------------------------------------------------------------------------------
[03/23 18:08:38     67s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.0    1.1
[03/23 18:08:38     67s] ---------------------------------------------------------------------------------------------
[03/23 18:08:38     67s] 
[03/23 18:08:38     67s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 18:08:38     67s] End: GigaOpt high fanout net optimization
[03/23 18:08:38     67s] Begin: GigaOpt DRV Optimization
[03/23 18:08:38     67s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 6 -largeScaleFixing -maxIter 2 -max_fanout -max_len -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 18:08:38     67s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:07.2/0:04:56.4 (0.2), mem = 2565.0M
[03/23 18:08:38     67s] Info: 1 clock net  excluded from IPO operation.
[03/23 18:08:38     67s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.4
[03/23 18:08:38     67s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:08:38     67s] ### Creating PhyDesignMc. totSessionCpu=0:01:07 mem=2565.0M
[03/23 18:08:38     67s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:08:38     67s] OPERPROF: Starting DPlace-Init at level 1, MEM:2565.0M, EPOCH TIME: 1679609318.998910
[03/23 18:08:38     67s] Processing tracks to init pin-track alignment.
[03/23 18:08:38     67s] z: 2, totalTracks: 1
[03/23 18:08:38     67s] z: 4, totalTracks: 1
[03/23 18:08:38     67s] z: 6, totalTracks: 1
[03/23 18:08:38     67s] z: 8, totalTracks: 1
[03/23 18:08:38     67s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:39     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2565.0M, EPOCH TIME: 1679609319.002555
[03/23 18:08:39     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:39     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:39     67s] 
[03/23 18:08:39     67s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:39     67s] OPERPROF:     Starting CMU at level 3, MEM:2629.7M, EPOCH TIME: 1679609319.020161
[03/23 18:08:39     67s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2629.7M, EPOCH TIME: 1679609319.020711
[03/23 18:08:39     67s] 
[03/23 18:08:39     67s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:39     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2565.7M, EPOCH TIME: 1679609319.022236
[03/23 18:08:39     67s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2565.7M, EPOCH TIME: 1679609319.022342
[03/23 18:08:39     67s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2565.7M, EPOCH TIME: 1679609319.025367
[03/23 18:08:39     67s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2565.7MB).
[03/23 18:08:39     67s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.027, MEM:2565.7M, EPOCH TIME: 1679609319.026220
[03/23 18:08:39     67s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 18:08:39     67s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:07 mem=2565.7M
[03/23 18:08:39     67s] ### Creating RouteCongInterface, started
[03/23 18:08:39     67s] 
[03/23 18:08:39     67s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 18:08:39     67s] 
[03/23 18:08:39     67s] #optDebug: {0, 1.000}
[03/23 18:08:39     67s] ### Creating RouteCongInterface, finished
[03/23 18:08:39     67s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 18:08:39     67s] [GPS-DRV] maxDensity (design): 0.95
[03/23 18:08:39     67s] [GPS-DRV] maxLocalDensity: 1.2
[03/23 18:08:39     67s] [GPS-DRV] All active and enabled setup views
[03/23 18:08:39     67s] [GPS-DRV]     setupAnalysis
[03/23 18:08:39     67s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 18:08:39     67s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 18:08:39     67s] [GPS-DRV] maxFanoutLoad on
[03/23 18:08:39     67s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 18:08:39     67s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 18:08:39     67s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 18:08:39     67s] [GPS-DRV] timing-driven DRV settings
[03/23 18:08:39     67s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 18:08:39     67s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2857.6M, EPOCH TIME: 1679609319.360126
[03/23 18:08:39     67s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2857.6M, EPOCH TIME: 1679609319.360241
[03/23 18:08:39     67s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:08:39     67s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:39     67s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:08:39     67s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 18:08:39     67s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:08:39     67s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 18:08:39     67s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:08:39     67s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:08:39     67s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:08:39     67s] Info: violation cost 349.397461 (cap = 5.680503, tran = 334.779419, len = 0.000000, fanout load = 8.937500, fanout count = 0.000000, glitch 0.000000)
[03/23 18:08:39     67s] |    12|   275|    -1.91|    10|    10|    -0.41|    24|    24|     0|     0|    -1.15|  -351.33|       0|       0|       0| 41.19%|          |         |
[03/23 18:08:39     67s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:39     68s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:39     68s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:08:39     68s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:08:39     68s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:08:39     68s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.11|  -250.00|      38|       0|      18| 41.36%| 0:00:00.0|  3006.2M|
[03/23 18:08:39     68s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:08:39     68s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:08:39     68s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:08:39     68s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.11|  -250.00|       0|       0|       0| 41.36%| 0:00:00.0|  3006.2M|
[03/23 18:08:39     68s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:08:39     68s] 
[03/23 18:08:39     68s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=3006.2M) ***
[03/23 18:08:39     68s] 
[03/23 18:08:39     68s] Total-nets :: 2660, Stn-nets :: 0, ratio :: 0 %, Total-len 70962.4, Stn-len 0
[03/23 18:08:39     68s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2846.4M, EPOCH TIME: 1679609319.584827
[03/23 18:08:39     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2593).
[03/23 18:08:39     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:39     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:39     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:39     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.006, MEM:2574.1M, EPOCH TIME: 1679609319.590593
[03/23 18:08:39     68s] TotalInstCnt at PhyDesignMc Destruction: 2593
[03/23 18:08:39     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.4
[03/23 18:08:39     68s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:00.6 (1.8), totSession cpu/real = 0:01:08.2/0:04:57.0 (0.2), mem = 2574.1M
[03/23 18:08:39     68s] 
[03/23 18:08:39     68s] =============================================================================================
[03/23 18:08:39     68s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.14-s109_1
[03/23 18:08:39     68s] =============================================================================================
[03/23 18:08:39     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:39     68s] ---------------------------------------------------------------------------------------------
[03/23 18:08:39     68s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 18:08:39     68s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:39     68s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 18:08:39     68s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:39     68s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:39     68s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:39     68s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.6    3.0
[03/23 18:08:39     68s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.7 % )     0:00:00.2 /  0:00:00.5    3.0
[03/23 18:08:39     68s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:39     68s] [ OptEval                ]      3   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.1    4.1
[03/23 18:08:39     68s] [ OptCommit              ]      3   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 18:08:39     68s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   5.3 % )     0:00:00.1 /  0:00:00.3    3.5
[03/23 18:08:39     68s] [ IncrDelayCalc          ]     27   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.3    5.7
[03/23 18:08:39     68s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    2.8
[03/23 18:08:39     68s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    2.6
[03/23 18:08:39     68s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.1    2.6
[03/23 18:08:39     68s] [ MISC                   ]          0:00:00.3  (  54.6 % )     0:00:00.3 /  0:00:00.4    1.1
[03/23 18:08:39     68s] ---------------------------------------------------------------------------------------------
[03/23 18:08:39     68s]  DrvOpt #2 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.1    1.8
[03/23 18:08:39     68s] ---------------------------------------------------------------------------------------------
[03/23 18:08:39     68s] 
[03/23 18:08:39     68s] End: GigaOpt DRV Optimization
[03/23 18:08:39     68s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/23 18:08:39     68s] **optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 1971.7M, totSessionCpu=0:01:08 **
[03/23 18:08:39     68s] Deactivate 1st preCTS DRV-based MLT
[03/23 18:08:39     68s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:08:39     68s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:39     68s] 
[03/23 18:08:39     68s] Active setup views:
[03/23 18:08:39     68s]  setupAnalysis
[03/23 18:08:39     68s]   Dominating endpoints: 0
[03/23 18:08:39     68s]   Dominating TNS: -0.000
[03/23 18:08:39     68s] 
[03/23 18:08:39     68s] Activate optFanout-based MLT
[03/23 18:08:39     68s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 18:08:39     68s] Deleting Lib Analyzer.
[03/23 18:08:39     68s] Begin: GigaOpt Global Optimization
[03/23 18:08:39     68s] *info: use new DP (enabled)
[03/23 18:08:39     68s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/23 18:08:39     68s] Info: 1 clock net  excluded from IPO operation.
[03/23 18:08:39     68s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:08.3/0:04:57.0 (0.2), mem = 2706.9M
[03/23 18:08:39     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.5
[03/23 18:08:39     68s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:08:39     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=2706.9M
[03/23 18:08:39     68s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:08:39     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:2706.9M, EPOCH TIME: 1679609319.654874
[03/23 18:08:39     68s] Processing tracks to init pin-track alignment.
[03/23 18:08:39     68s] z: 2, totalTracks: 1
[03/23 18:08:39     68s] z: 4, totalTracks: 1
[03/23 18:08:39     68s] z: 6, totalTracks: 1
[03/23 18:08:39     68s] z: 8, totalTracks: 1
[03/23 18:08:39     68s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:39     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2706.9M, EPOCH TIME: 1679609319.659475
[03/23 18:08:39     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:39     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:39     68s] 
[03/23 18:08:39     68s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:39     68s] OPERPROF:     Starting CMU at level 3, MEM:2772.4M, EPOCH TIME: 1679609319.674430
[03/23 18:08:39     68s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2772.4M, EPOCH TIME: 1679609319.674964
[03/23 18:08:39     68s] 
[03/23 18:08:39     68s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:39     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.017, MEM:2708.4M, EPOCH TIME: 1679609319.676084
[03/23 18:08:39     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2708.4M, EPOCH TIME: 1679609319.676172
[03/23 18:08:39     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2708.4M, EPOCH TIME: 1679609319.678183
[03/23 18:08:39     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2708.4MB).
[03/23 18:08:39     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.024, MEM:2708.4M, EPOCH TIME: 1679609319.678649
[03/23 18:08:39     68s] TotalInstCnt at PhyDesignMc Initialization: 2593
[03/23 18:08:39     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=2708.4M
[03/23 18:08:39     68s] ### Creating RouteCongInterface, started
[03/23 18:08:39     68s] 
[03/23 18:08:39     68s] Creating Lib Analyzer ...
[03/23 18:08:39     68s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:08:39     68s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:08:39     68s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:08:39     68s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:08:39     68s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:08:39     68s] 
[03/23 18:08:39     68s] {RT rc-typ 0 4 4 0}
[03/23 18:08:40     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=2708.4M
[03/23 18:08:40     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=2708.4M
[03/23 18:08:40     69s] Creating Lib Analyzer, finished. 
[03/23 18:08:40     69s] 
[03/23 18:08:40     69s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 18:08:40     69s] 
[03/23 18:08:40     69s] #optDebug: {0, 1.000}
[03/23 18:08:40     69s] ### Creating RouteCongInterface, finished
[03/23 18:08:40     69s] *info: 1 clock net excluded
[03/23 18:08:40     69s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2904.9M, EPOCH TIME: 1679609320.771778
[03/23 18:08:40     69s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2904.9M, EPOCH TIME: 1679609320.771991
[03/23 18:08:40     69s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 18:08:40     69s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 18:08:40     69s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:08:40     69s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:40     69s] ** GigaOpt Global Opt WNS Slack -1.105  TNS Slack -249.998 
[03/23 18:08:40     69s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:08:40     69s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 18:08:40     69s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:08:40     69s] |  -1.105|-249.998|   41.36%|   0:00:00.0| 2904.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 18:08:40     69s] |        |        |         |            |        |             |         | _r_REG350_S1/D                                     |
[03/23 18:08:40     69s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 6 threads.
[03/23 18:08:40     69s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:08:41     70s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:41     70s] |  -0.038|  -0.073|   41.51%|   0:00:01.0| 3072.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 18:08:41     70s] |        |        |         |            |        |             |         | _r_REG328_S1/D                                     |
[03/23 18:08:41     70s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:08:41     70s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:08:41     70s] |  -0.038|  -0.073|   41.51%|   0:00:00.0| 3072.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 18:08:41     70s] |        |        |         |            |        |             |         | _r_REG328_S1/D                                     |
[03/23 18:08:41     70s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:08:41     70s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:08:41     70s] |  -0.038|  -0.073|   41.51%|   0:00:00.0| 3072.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 18:08:41     70s] |        |        |         |            |        |             |         | _r_REG328_S1/D                                     |
[03/23 18:08:41     70s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:08:41     70s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:08:41     70s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:41     70s] |   0.050|   0.000|   41.53%|   0:00:00.0| 3076.6M|           NA|       NA| NA                                                 |
[03/23 18:08:41     70s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:08:41     70s] 
[03/23 18:08:41     70s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=3076.6M) ***
[03/23 18:08:41     70s] 
[03/23 18:08:41     70s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=3076.6M) ***
[03/23 18:08:41     70s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/23 18:08:41     70s] Total-nets :: 2666, Stn-nets :: 3, ratio :: 0.112528 %, Total-len 70972, Stn-len 187.2
[03/23 18:08:41     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2916.8M, EPOCH TIME: 1679609321.128806
[03/23 18:08:41     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/23 18:08:41     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:41     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:41     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:41     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2626.5M, EPOCH TIME: 1679609321.136217
[03/23 18:08:41     70s] TotalInstCnt at PhyDesignMc Destruction: 2599
[03/23 18:08:41     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.5
[03/23 18:08:41     70s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:01.5 (1.5), totSession cpu/real = 0:01:10.6/0:04:58.5 (0.2), mem = 2626.5M
[03/23 18:08:41     70s] 
[03/23 18:08:41     70s] =============================================================================================
[03/23 18:08:41     70s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.14-s109_1
[03/23 18:08:41     70s] =============================================================================================
[03/23 18:08:41     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:41     70s] ---------------------------------------------------------------------------------------------
[03/23 18:08:41     70s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 18:08:41     70s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  45.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 18:08:41     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:41     70s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.5
[03/23 18:08:41     70s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:41     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 18:08:41     70s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:41     70s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    2.8
[03/23 18:08:41     70s] [ TransformInit          ]      1   0:00:00.4  (  26.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 18:08:41     70s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.0 % )     0:00:00.2 /  0:00:00.8    3.7
[03/23 18:08:41     70s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:41     70s] [ OptEval                ]      4   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.5    5.4
[03/23 18:08:41     70s] [ OptCommit              ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 18:08:41     70s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.2    3.2
[03/23 18:08:41     70s] [ IncrDelayCalc          ]     20   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    4.6
[03/23 18:08:41     70s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:41     70s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:41     70s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 18:08:41     70s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    3.1
[03/23 18:08:41     70s] [ MISC                   ]          0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.2    2.2
[03/23 18:08:41     70s] ---------------------------------------------------------------------------------------------
[03/23 18:08:41     70s]  GlobalOpt #1 TOTAL                 0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:02.3    1.5
[03/23 18:08:41     70s] ---------------------------------------------------------------------------------------------
[03/23 18:08:41     70s] 
[03/23 18:08:41     70s] End: GigaOpt Global Optimization
[03/23 18:08:41     70s] Deactivate optFanout-based MLT
[03/23 18:08:41     70s] *** Timing Is met
[03/23 18:08:41     70s] *** Check timing (0:00:00.0)
[03/23 18:08:41     70s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 18:08:41     70s] Deleting Lib Analyzer.
[03/23 18:08:41     70s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 18:08:41     70s] Info: 1 clock net  excluded from IPO operation.
[03/23 18:08:41     70s] ### Creating LA Mngr. totSessionCpu=0:01:11 mem=2626.5M
[03/23 18:08:41     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:11 mem=2626.5M
[03/23 18:08:41     70s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 18:08:41     70s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:08:41     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:11 mem=2903.2M
[03/23 18:08:41     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:2903.2M, EPOCH TIME: 1679609321.168953
[03/23 18:08:41     70s] Processing tracks to init pin-track alignment.
[03/23 18:08:41     70s] z: 2, totalTracks: 1
[03/23 18:08:41     70s] z: 4, totalTracks: 1
[03/23 18:08:41     70s] z: 6, totalTracks: 1
[03/23 18:08:41     70s] z: 8, totalTracks: 1
[03/23 18:08:41     70s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:41     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2903.2M, EPOCH TIME: 1679609321.174020
[03/23 18:08:41     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:41     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:41     70s] 
[03/23 18:08:41     70s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:41     70s] OPERPROF:     Starting CMU at level 3, MEM:2983.2M, EPOCH TIME: 1679609321.195320
[03/23 18:08:41     70s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.003, MEM:3015.2M, EPOCH TIME: 1679609321.198374
[03/23 18:08:41     70s] 
[03/23 18:08:41     70s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:41     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.026, MEM:2919.2M, EPOCH TIME: 1679609321.200028
[03/23 18:08:41     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2919.2M, EPOCH TIME: 1679609321.200143
[03/23 18:08:41     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2919.2M, EPOCH TIME: 1679609321.202777
[03/23 18:08:41     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2919.2MB).
[03/23 18:08:41     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.034, MEM:2919.2M, EPOCH TIME: 1679609321.203307
[03/23 18:08:41     70s] TotalInstCnt at PhyDesignMc Initialization: 2599
[03/23 18:08:41     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=2919.2M
[03/23 18:08:41     70s] Begin: Area Reclaim Optimization
[03/23 18:08:41     70s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:10.7/0:04:58.6 (0.2), mem = 2919.2M
[03/23 18:08:41     70s] 
[03/23 18:08:41     70s] Creating Lib Analyzer ...
[03/23 18:08:41     70s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:08:41     70s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:08:41     70s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:08:41     70s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:08:41     70s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:08:41     70s] 
[03/23 18:08:41     70s] {RT rc-typ 0 4 4 0}
[03/23 18:08:41     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:11 mem=2921.2M
[03/23 18:08:41     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:11 mem=2921.2M
[03/23 18:08:41     71s] Creating Lib Analyzer, finished. 
[03/23 18:08:41     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.6
[03/23 18:08:41     71s] ### Creating RouteCongInterface, started
[03/23 18:08:41     71s] 
[03/23 18:08:41     71s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 18:08:41     71s] 
[03/23 18:08:41     71s] #optDebug: {0, 1.000}
[03/23 18:08:41     71s] ### Creating RouteCongInterface, finished
[03/23 18:08:42     71s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2921.2M, EPOCH TIME: 1679609322.158470
[03/23 18:08:42     71s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2921.2M, EPOCH TIME: 1679609322.158621
[03/23 18:08:42     71s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:08:42     71s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:42     71s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 41.53
[03/23 18:08:42     71s] +---------+---------+--------+--------+------------+--------+
[03/23 18:08:42     71s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 18:08:42     71s] +---------+---------+--------+--------+------------+--------+
[03/23 18:08:42     71s] |   41.53%|        -|   0.050|   0.000|   0:00:00.0| 2921.2M|
[03/23 18:08:42     71s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 18:08:42     71s] |   41.53%|        0|   0.050|   0.000|   0:00:00.0| 2921.2M|
[03/23 18:08:42     71s] |   41.53%|        0|   0.050|   0.000|   0:00:00.0| 2922.3M|
[03/23 18:08:42     72s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:42     72s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:42     72s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:42     72s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:42     72s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:42     72s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:42     73s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:42     73s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:42     73s] |   37.85%|      622|   0.050|   0.000|   0:00:00.0| 3117.7M|
[03/23 18:08:42     73s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:42     73s] |   37.71%|       43|   0.050|   0.000|   0:00:00.0| 3125.7M|
[03/23 18:08:42     73s] |   37.70%|        2|   0.050|   0.000|   0:00:00.0| 3125.7M|
[03/23 18:08:42     73s] |   37.70%|        0|   0.050|   0.000|   0:00:00.0| 3125.7M|
[03/23 18:08:42     73s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 18:08:42     73s] |   37.70%|        0|   0.050|   0.000|   0:00:00.0| 3125.7M|
[03/23 18:08:42     73s] +---------+---------+--------+--------+------------+--------+
[03/23 18:08:42     73s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 37.70
[03/23 18:08:42     73s] 
[03/23 18:08:42     73s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 667 **
[03/23 18:08:42     73s] --------------------------------------------------------------
[03/23 18:08:42     73s] |                                   | Total     | Sequential |
[03/23 18:08:42     73s] --------------------------------------------------------------
[03/23 18:08:42     73s] | Num insts resized                 |     630  |     151    |
[03/23 18:08:42     73s] | Num insts undone                  |       0  |       0    |
[03/23 18:08:42     73s] | Num insts Downsized               |     630  |     151    |
[03/23 18:08:42     73s] | Num insts Samesized               |       0  |       0    |
[03/23 18:08:42     73s] | Num insts Upsized                 |       0  |       0    |
[03/23 18:08:42     73s] | Num multiple commits+uncommits    |      37  |       -    |
[03/23 18:08:42     73s] --------------------------------------------------------------
[03/23 18:08:42     73s] 
[03/23 18:08:42     73s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/23 18:08:42     73s] End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:01.0) **
[03/23 18:08:42     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.6
[03/23 18:08:42     73s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:01.7 (1.9), totSession cpu/real = 0:01:14.0/0:05:00.3 (0.2), mem = 3125.7M
[03/23 18:08:42     73s] 
[03/23 18:08:42     73s] =============================================================================================
[03/23 18:08:42     73s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.14-s109_1
[03/23 18:08:42     73s] =============================================================================================
[03/23 18:08:42     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:42     73s] ---------------------------------------------------------------------------------------------
[03/23 18:08:42     73s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 18:08:42     73s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  39.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 18:08:42     73s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:42     73s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:42     73s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:42     73s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:42     73s] [ OptimizationStep       ]      1   0:00:00.1  (   3.0 % )     0:00:00.8 /  0:00:02.3    3.0
[03/23 18:08:42     73s] [ OptSingleIteration     ]      7   0:00:00.0  (   2.4 % )     0:00:00.7 /  0:00:02.3    3.1
[03/23 18:08:42     73s] [ OptGetWeight           ]     75   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:42     73s] [ OptEval                ]     75   0:00:00.2  (   9.3 % )     0:00:00.2 /  0:00:00.7    4.2
[03/23 18:08:42     73s] [ OptCommit              ]     75   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:42     73s] [ PostCommitDelayUpdate  ]     75   0:00:00.1  (   6.5 % )     0:00:00.3 /  0:00:01.0    3.5
[03/23 18:08:42     73s] [ IncrDelayCalc          ]    148   0:00:00.2  (  10.1 % )     0:00:00.2 /  0:00:00.9    5.1
[03/23 18:08:42     73s] [ IncrTimingUpdate       ]     26   0:00:00.2  (  12.5 % )     0:00:00.2 /  0:00:00.6    2.6
[03/23 18:08:42     73s] [ MISC                   ]          0:00:00.3  (  14.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 18:08:42     73s] ---------------------------------------------------------------------------------------------
[03/23 18:08:42     73s]  AreaOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:03.3    1.9
[03/23 18:08:42     73s] ---------------------------------------------------------------------------------------------
[03/23 18:08:42     73s] 
[03/23 18:08:42     73s] Executing incremental physical updates
[03/23 18:08:42     73s] Executing incremental physical updates
[03/23 18:08:42     74s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2965.8M, EPOCH TIME: 1679609322.961477
[03/23 18:08:42     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/23 18:08:42     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:42     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:42     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:42     74s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.008, MEM:2694.6M, EPOCH TIME: 1679609322.969145
[03/23 18:08:42     74s] TotalInstCnt at PhyDesignMc Destruction: 2599
[03/23 18:08:42     74s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:01, mem=2694.59M, totSessionCpu=0:01:14).
[03/23 18:08:43     74s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2694.6M, EPOCH TIME: 1679609323.013973
[03/23 18:08:43     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:43     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:43     74s] 
[03/23 18:08:43     74s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:43     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.019, MEM:2695.3M, EPOCH TIME: 1679609323.033341
[03/23 18:08:43     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:43     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:43     74s] **INFO: Flow update: Design is easy to close.
[03/23 18:08:43     74s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:14.1/0:05:00.4 (0.2), mem = 2695.3M
[03/23 18:08:43     74s] 
[03/23 18:08:43     74s] *** Start incrementalPlace ***
[03/23 18:08:43     74s] User Input Parameters:
[03/23 18:08:43     74s] - Congestion Driven    : On
[03/23 18:08:43     74s] - Timing Driven        : On
[03/23 18:08:43     74s] - Area-Violation Based : On
[03/23 18:08:43     74s] - Start Rollback Level : -5
[03/23 18:08:43     74s] - Legalized            : On
[03/23 18:08:43     74s] - Window Based         : Off
[03/23 18:08:43     74s] - eDen incr mode       : Off
[03/23 18:08:43     74s] - Small incr mode      : Off
[03/23 18:08:43     74s] 
[03/23 18:08:43     74s] no activity file in design. spp won't run.
[03/23 18:08:43     74s] Effort level <high> specified for reg2reg path_group
[03/23 18:08:43     74s] No Views given, use default active views for adaptive view pruning
[03/23 18:08:43     74s] SKP will enable view:
[03/23 18:08:43     74s]   setupAnalysis
[03/23 18:08:43     74s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2697.3M, EPOCH TIME: 1679609323.134984
[03/23 18:08:43     74s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:08:43     74s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:08:43     74s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:2697.3M, EPOCH TIME: 1679609323.139559
[03/23 18:08:43     74s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2697.3M, EPOCH TIME: 1679609323.139715
[03/23 18:08:43     74s] Starting Early Global Route congestion estimation: mem = 2697.3M
[03/23 18:08:43     74s] (I)      ================== Layers ==================
[03/23 18:08:43     74s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:43     74s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:08:43     74s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:43     74s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:08:43     74s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:08:43     74s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:08:43     74s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:08:43     74s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:08:43     74s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:08:43     74s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:08:43     74s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:08:43     74s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:08:43     74s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:08:43     74s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:08:43     74s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:08:43     74s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:08:43     74s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:08:43     74s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:08:43     74s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:08:43     74s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:43     74s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:08:43     74s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:43     74s] (I)      Started Import and model ( Curr Mem: 2697.32 MB )
[03/23 18:08:43     74s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:43     74s] (I)      == Non-default Options ==
[03/23 18:08:43     74s] (I)      Maximum routing layer                              : 4
[03/23 18:08:43     74s] (I)      Number of threads                                  : 6
[03/23 18:08:43     74s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 18:08:43     74s] (I)      Method to set GCell size                           : row
[03/23 18:08:43     74s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:08:43     74s] (I)      Use row-based GCell size
[03/23 18:08:43     74s] (I)      Use row-based GCell align
[03/23 18:08:43     74s] (I)      layer 0 area = 89000
[03/23 18:08:43     74s] (I)      layer 1 area = 120000
[03/23 18:08:43     74s] (I)      layer 2 area = 120000
[03/23 18:08:43     74s] (I)      layer 3 area = 120000
[03/23 18:08:43     74s] (I)      GCell unit size   : 3600
[03/23 18:08:43     74s] (I)      GCell multiplier  : 1
[03/23 18:08:43     74s] (I)      GCell row height  : 3600
[03/23 18:08:43     74s] (I)      Actual row height : 3600
[03/23 18:08:43     74s] (I)      GCell align ref   : 7000 7000
[03/23 18:08:43     74s] [NR-eGR] Track table information for default rule: 
[03/23 18:08:43     74s] [NR-eGR] M1 has single uniform track structure
[03/23 18:08:43     74s] [NR-eGR] M2 has single uniform track structure
[03/23 18:08:43     74s] [NR-eGR] M3 has single uniform track structure
[03/23 18:08:43     74s] [NR-eGR] M4 has single uniform track structure
[03/23 18:08:43     74s] [NR-eGR] M5 has single uniform track structure
[03/23 18:08:43     74s] [NR-eGR] M6 has single uniform track structure
[03/23 18:08:43     74s] [NR-eGR] MQ has single uniform track structure
[03/23 18:08:43     74s] [NR-eGR] LM has single uniform track structure
[03/23 18:08:43     74s] (I)      ============== Default via ===============
[03/23 18:08:43     74s] (I)      +---+------------------+-----------------+
[03/23 18:08:43     74s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:08:43     74s] (I)      +---+------------------+-----------------+
[03/23 18:08:43     74s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:08:43     74s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 18:08:43     74s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:08:43     74s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:08:43     74s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 18:08:43     74s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:08:43     74s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:08:43     74s] (I)      +---+------------------+-----------------+
[03/23 18:08:43     74s] [NR-eGR] Read 4418 PG shapes
[03/23 18:08:43     74s] [NR-eGR] Read 0 clock shapes
[03/23 18:08:43     74s] [NR-eGR] Read 0 other shapes
[03/23 18:08:43     74s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:08:43     74s] [NR-eGR] #Instance Blockages : 0
[03/23 18:08:43     74s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:08:43     74s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:08:43     74s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:08:43     74s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:08:43     74s] [NR-eGR] #Other Blockages    : 0
[03/23 18:08:43     74s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:08:43     74s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 18:08:43     74s] [NR-eGR] Read 2666 nets ( ignored 0 )
[03/23 18:08:43     74s] (I)      early_global_route_priority property id does not exist.
[03/23 18:08:43     74s] (I)      Read Num Blocks=4418  Num Prerouted Wires=0  Num CS=0
[03/23 18:08:43     74s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 0
[03/23 18:08:43     74s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 0
[03/23 18:08:43     74s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 0
[03/23 18:08:43     74s] (I)      Number of ignored nets                =      0
[03/23 18:08:43     74s] (I)      Number of connected nets              =      0
[03/23 18:08:43     74s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 18:08:43     74s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 18:08:43     74s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:08:43     74s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:08:43     74s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:08:43     74s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:08:43     74s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:08:43     74s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:08:43     74s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:08:43     74s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 18:08:43     74s] (I)      Ndr track 0 does not exist
[03/23 18:08:43     74s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:08:43     74s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:08:43     74s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:08:43     74s] (I)      Site width          :   400  (dbu)
[03/23 18:08:43     74s] (I)      Row height          :  3600  (dbu)
[03/23 18:08:43     74s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:08:43     74s] (I)      GCell width         :  3600  (dbu)
[03/23 18:08:43     74s] (I)      GCell height        :  3600  (dbu)
[03/23 18:08:43     74s] (I)      Grid                :    55   138     4
[03/23 18:08:43     74s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:08:43     74s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:08:43     74s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:08:43     74s] (I)      Default wire width  :   160   200   200   200
[03/23 18:08:43     74s] (I)      Default wire space  :   160   200   200   200
[03/23 18:08:43     74s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:08:43     74s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:08:43     74s] (I)      First track coord   :   400   400   400   400
[03/23 18:08:43     74s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:08:43     74s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:08:43     74s] (I)      Num of masks        :     1     1     1     1
[03/23 18:08:43     74s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:08:43     74s] (I)      --------------------------------------------------------
[03/23 18:08:43     74s] 
[03/23 18:08:43     74s] [NR-eGR] ============ Routing rule table ============
[03/23 18:08:43     74s] [NR-eGR] Rule id: 0  Nets: 2666
[03/23 18:08:43     74s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:08:43     74s] (I)                    Layer    2    3    4 
[03/23 18:08:43     74s] (I)                    Pitch  400  400  400 
[03/23 18:08:43     74s] (I)             #Used tracks    1    1    1 
[03/23 18:08:43     74s] (I)       #Fully used tracks    1    1    1 
[03/23 18:08:43     74s] [NR-eGR] ========================================
[03/23 18:08:43     74s] [NR-eGR] 
[03/23 18:08:43     74s] (I)      =============== Blocked Tracks ===============
[03/23 18:08:43     74s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:43     74s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:08:43     74s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:43     74s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:08:43     74s] (I)      |     2 |   68862 |    14435 |        20.96% |
[03/23 18:08:43     74s] (I)      |     3 |   68695 |    31015 |        45.15% |
[03/23 18:08:43     74s] (I)      |     4 |   68862 |    31392 |        45.59% |
[03/23 18:08:43     74s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:43     74s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2697.32 MB )
[03/23 18:08:43     74s] (I)      Reset routing kernel
[03/23 18:08:43     74s] (I)      Started Global Routing ( Curr Mem: 2697.32 MB )
[03/23 18:08:43     74s] (I)      totalPins=9472  totalGlobalPin=9192 (97.04%)
[03/23 18:08:43     74s] (I)      total 2D Cap : 157189 = (47233 H, 109956 V)
[03/23 18:08:43     74s] [NR-eGR] Layer group 1: route 2666 net(s) in layer range [2, 4]
[03/23 18:08:43     74s] (I)      
[03/23 18:08:43     74s] (I)      ============  Phase 1a Route ============
[03/23 18:08:43     74s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 94
[03/23 18:08:43     74s] (I)      Usage: 18498 = (8072 H, 10426 V) = (17.09% H, 9.48% V) = (2.906e+04um H, 3.753e+04um V)
[03/23 18:08:43     74s] (I)      
[03/23 18:08:43     74s] (I)      ============  Phase 1b Route ============
[03/23 18:08:43     74s] (I)      Usage: 18505 = (8074 H, 10431 V) = (17.09% H, 9.49% V) = (2.907e+04um H, 3.755e+04um V)
[03/23 18:08:43     74s] (I)      Overflow of layer group 1: 6.66% H + 0.10% V. EstWL: 6.661800e+04um
[03/23 18:08:43     74s] (I)      Congestion metric : 6.66%H 0.10%V, 6.76%HV
[03/23 18:08:43     74s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:08:43     74s] (I)      
[03/23 18:08:43     74s] (I)      ============  Phase 1c Route ============
[03/23 18:08:43     74s] (I)      Level2 Grid: 11 x 28
[03/23 18:08:43     74s] (I)      Usage: 18506 = (8074 H, 10432 V) = (17.09% H, 9.49% V) = (2.907e+04um H, 3.756e+04um V)
[03/23 18:08:43     74s] (I)      
[03/23 18:08:43     74s] (I)      ============  Phase 1d Route ============
[03/23 18:08:43     74s] (I)      Usage: 18506 = (8074 H, 10432 V) = (17.09% H, 9.49% V) = (2.907e+04um H, 3.756e+04um V)
[03/23 18:08:43     74s] (I)      
[03/23 18:08:43     74s] (I)      ============  Phase 1e Route ============
[03/23 18:08:43     74s] (I)      Usage: 18596 = (8074 H, 10522 V) = (17.09% H, 9.57% V) = (2.907e+04um H, 3.788e+04um V)
[03/23 18:08:43     74s] [NR-eGR] Early Global Route overflow of layer group 1: 6.58% H + 0.14% V. EstWL: 6.694560e+04um
[03/23 18:08:43     74s] (I)      
[03/23 18:08:43     74s] (I)      ============  Phase 1l Route ============
[03/23 18:08:43     74s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 18:08:43     74s] (I)      Layer  2:      63116     12380         7         369       67446    ( 0.54%) 
[03/23 18:08:43     74s] (I)      Layer  3:      48611      8181       267         909       66159    ( 1.36%) 
[03/23 18:08:43     74s] (I)      Layer  4:      50270      1646         9         468       67347    ( 0.69%) 
[03/23 18:08:43     74s] (I)      Total:        161997     22207       283        1746      200952    ( 0.86%) 
[03/23 18:08:43     74s] (I)      
[03/23 18:08:43     74s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:08:43     74s] [NR-eGR]                        OverCon           OverCon            
[03/23 18:08:43     74s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 18:08:43     74s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 18:08:43     74s] [NR-eGR] ---------------------------------------------------------------
[03/23 18:08:43     74s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:08:43     74s] [NR-eGR]      M2 ( 2)         6( 0.08%)         0( 0.00%)   ( 0.08%) 
[03/23 18:08:43     74s] [NR-eGR]      M3 ( 3)       168( 2.29%)        17( 0.23%)   ( 2.52%) 
[03/23 18:08:43     74s] [NR-eGR]      M4 ( 4)         9( 0.12%)         0( 0.00%)   ( 0.12%) 
[03/23 18:08:43     74s] [NR-eGR] ---------------------------------------------------------------
[03/23 18:08:43     74s] [NR-eGR]        Total       183( 0.82%)        17( 0.08%)   ( 0.90%) 
[03/23 18:08:43     74s] [NR-eGR] 
[03/23 18:08:43     74s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 2697.32 MB )
[03/23 18:08:43     74s] (I)      total 2D Cap : 163481 = (49783 H, 113698 V)
[03/23 18:08:43     74s] [NR-eGR] Overflow after Early Global Route 2.48% H + 0.04% V
[03/23 18:08:43     74s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 2697.3M
[03/23 18:08:43     74s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.114, REAL:0.080, MEM:2697.3M, EPOCH TIME: 1679609323.219526
[03/23 18:08:43     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:2697.3M, EPOCH TIME: 1679609323.219611
[03/23 18:08:43     74s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:43     74s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:08:43     74s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:43     74s] [hotspot] | normalized |          0.00 |          0.00 |
[03/23 18:08:43     74s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:43     74s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/23 18:08:43     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/23 18:08:43     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:2697.3M, EPOCH TIME: 1679609323.224638
[03/23 18:08:43     74s] 
[03/23 18:08:43     74s] === incrementalPlace Internal Loop 1 ===
[03/23 18:08:43     74s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/23 18:08:43     74s] OPERPROF: Starting IPInitSPData at level 1, MEM:2697.3M, EPOCH TIME: 1679609323.225398
[03/23 18:08:43     74s] Processing tracks to init pin-track alignment.
[03/23 18:08:43     74s] z: 2, totalTracks: 1
[03/23 18:08:43     74s] z: 4, totalTracks: 1
[03/23 18:08:43     74s] z: 6, totalTracks: 1
[03/23 18:08:43     74s] z: 8, totalTracks: 1
[03/23 18:08:43     74s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:43     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2697.3M, EPOCH TIME: 1679609323.229313
[03/23 18:08:43     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:43     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:43     74s] 
[03/23 18:08:43     74s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:43     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:2697.3M, EPOCH TIME: 1679609323.247350
[03/23 18:08:43     74s] OPERPROF:   Starting post-place ADS at level 2, MEM:2697.3M, EPOCH TIME: 1679609323.247507
[03/23 18:08:43     74s] ADSU 0.377 -> 0.377. site 62775.000 -> 62775.000. GS 28.800
[03/23 18:08:43     74s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.008, REAL:0.008, MEM:2697.3M, EPOCH TIME: 1679609323.255735
[03/23 18:08:43     74s] OPERPROF:   Starting spMPad at level 2, MEM:2697.3M, EPOCH TIME: 1679609323.257761
[03/23 18:08:43     74s] OPERPROF:     Starting spContextMPad at level 3, MEM:2697.3M, EPOCH TIME: 1679609323.258083
[03/23 18:08:43     74s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2697.3M, EPOCH TIME: 1679609323.258179
[03/23 18:08:43     74s] OPERPROF:   Finished spMPad at level 2, CPU:0.002, REAL:0.002, MEM:2697.3M, EPOCH TIME: 1679609323.259642
[03/23 18:08:43     74s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2697.3M, EPOCH TIME: 1679609323.261324
[03/23 18:08:43     74s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2697.3M, EPOCH TIME: 1679609323.261519
[03/23 18:08:43     74s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2697.3M, EPOCH TIME: 1679609323.261874
[03/23 18:08:43     74s] no activity file in design. spp won't run.
[03/23 18:08:43     74s] [spp] 0
[03/23 18:08:43     74s] [adp] 0:1:1:3
[03/23 18:08:43     74s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:2697.3M, EPOCH TIME: 1679609323.262687
[03/23 18:08:43     74s] SP #FI/SF FL/PI 0/0 2599/0
[03/23 18:08:43     74s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.038, REAL:0.038, MEM:2697.3M, EPOCH TIME: 1679609323.263386
[03/23 18:08:43     74s] PP off. flexM 0
[03/23 18:08:43     74s] OPERPROF: Starting CDPad at level 1, MEM:2697.3M, EPOCH TIME: 1679609323.268553
[03/23 18:08:43     74s] 3DP is on.
[03/23 18:08:43     74s] 3DP OF M2 0.001, M4 0.001. Diff 0, Offset 0
[03/23 18:08:43     74s] design sh 0.111.
[03/23 18:08:43     74s] design sh 0.111.
[03/23 18:08:43     74s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/23 18:08:43     74s] design sh 0.073.
[03/23 18:08:43     74s] CDPadU 0.658 -> 0.591. R=0.377, N=2599, GS=3.600
[03/23 18:08:43     74s] OPERPROF: Finished CDPad at level 1, CPU:0.065, REAL:0.019, MEM:2697.3M, EPOCH TIME: 1679609323.287554
[03/23 18:08:43     74s] OPERPROF: Starting InitSKP at level 1, MEM:2697.3M, EPOCH TIME: 1679609323.287657
[03/23 18:08:43     74s] no activity file in design. spp won't run.
[03/23 18:08:43     74s] no activity file in design. spp won't run.
[03/23 18:08:43     74s] Edge Data Id : 30664 / 4294967295
[03/23 18:08:43     74s] Data Id : 21552 / 4294967295
[03/23 18:08:43     74s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
[03/23 18:08:43     74s] OPERPROF: Finished InitSKP at level 1, CPU:0.455, REAL:0.221, MEM:2929.3M, EPOCH TIME: 1679609323.508836
[03/23 18:08:43     74s] NP #FI/FS/SF FL/PI: 0/0/0 2599/0
[03/23 18:08:43     74s] no activity file in design. spp won't run.
[03/23 18:08:43     74s] 
[03/23 18:08:43     74s] AB Est...
[03/23 18:08:43     74s] OPERPROF: Starting npPlace at level 1, MEM:2929.3M, EPOCH TIME: 1679609323.514080
[03/23 18:08:43     74s] OPERPROF: Finished npPlace at level 1, CPU:0.018, REAL:0.011, MEM:2934.6M, EPOCH TIME: 1679609323.525110
[03/23 18:08:43     74s] Iteration  4: Skipped, with CDP Off
[03/23 18:08:43     74s] 
[03/23 18:08:43     74s] AB Est...
[03/23 18:08:43     74s] OPERPROF: Starting npPlace at level 1, MEM:2966.6M, EPOCH TIME: 1679609323.528217
[03/23 18:08:43     74s] OPERPROF: Finished npPlace at level 1, CPU:0.015, REAL:0.011, MEM:2934.6M, EPOCH TIME: 1679609323.539300
[03/23 18:08:43     74s] Iteration  5: Skipped, with CDP Off
[03/23 18:08:43     74s] OPERPROF: Starting npPlace at level 1, MEM:3030.6M, EPOCH TIME: 1679609323.561520
[03/23 18:08:43     75s] Iteration  6: Total net bbox = 4.765e+04 (2.04e+04 2.72e+04)
[03/23 18:08:43     75s]               Est.  stn bbox = 5.642e+04 (2.43e+04 3.21e+04)
[03/23 18:08:43     75s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 3142.0M
[03/23 18:08:43     75s] OPERPROF: Finished npPlace at level 1, CPU:0.526, REAL:0.256, MEM:3075.0M, EPOCH TIME: 1679609323.817204
[03/23 18:08:43     75s] no activity file in design. spp won't run.
[03/23 18:08:43     75s] NP #FI/FS/SF FL/PI: 0/0/0 2599/0
[03/23 18:08:43     75s] no activity file in design. spp won't run.
[03/23 18:08:43     75s] OPERPROF: Starting npPlace at level 1, MEM:3043.0M, EPOCH TIME: 1679609323.841655
[03/23 18:08:44     76s] Iteration  7: Total net bbox = 4.969e+04 (2.15e+04 2.82e+04)
[03/23 18:08:44     76s]               Est.  stn bbox = 5.910e+04 (2.58e+04 3.33e+04)
[03/23 18:08:44     76s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 3141.9M
[03/23 18:08:44     76s] OPERPROF: Finished npPlace at level 1, CPU:0.713, REAL:0.314, MEM:3077.9M, EPOCH TIME: 1679609324.155966
[03/23 18:08:44     76s] Legalizing MH Cells... 0 / 0 (level 5)
[03/23 18:08:44     76s] No instances found in the vector
[03/23 18:08:44     76s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2981.9M, DRC: 0)
[03/23 18:08:44     76s] 0 (out of 0) MH cells were successfully legalized.
[03/23 18:08:44     76s] no activity file in design. spp won't run.
[03/23 18:08:44     76s] NP #FI/FS/SF FL/PI: 0/0/0 2599/0
[03/23 18:08:44     76s] no activity file in design. spp won't run.
[03/23 18:08:44     76s] OPERPROF: Starting npPlace at level 1, MEM:3045.9M, EPOCH TIME: 1679609324.179977
[03/23 18:08:44     77s] Iteration  8: Total net bbox = 5.103e+04 (2.25e+04 2.86e+04)
[03/23 18:08:44     77s]               Est.  stn bbox = 6.081e+04 (2.70e+04 3.38e+04)
[03/23 18:08:44     77s]               cpu = 0:00:01.1 real = 0:00:00.0 mem = 3138.9M
[03/23 18:08:44     77s] OPERPROF: Finished npPlace at level 1, CPU:1.068, REAL:0.484, MEM:3074.9M, EPOCH TIME: 1679609324.663907
[03/23 18:08:44     77s] Legalizing MH Cells... 0 / 0 (level 6)
[03/23 18:08:44     77s] No instances found in the vector
[03/23 18:08:44     77s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2978.9M, DRC: 0)
[03/23 18:08:44     77s] 0 (out of 0) MH cells were successfully legalized.
[03/23 18:08:44     77s] no activity file in design. spp won't run.
[03/23 18:08:44     77s] NP #FI/FS/SF FL/PI: 0/0/0 2599/0
[03/23 18:08:44     77s] no activity file in design. spp won't run.
[03/23 18:08:44     77s] OPERPROF: Starting npPlace at level 1, MEM:3042.9M, EPOCH TIME: 1679609324.684997
[03/23 18:08:45     79s] Iteration  9: Total net bbox = 5.670e+04 (2.50e+04 3.17e+04)
[03/23 18:08:45     79s]               Est.  stn bbox = 6.656e+04 (2.95e+04 3.71e+04)
[03/23 18:08:45     79s]               cpu = 0:00:01.8 real = 0:00:01.0 mem = 3138.9M
[03/23 18:08:45     79s] OPERPROF: Finished npPlace at level 1, CPU:1.845, REAL:0.696, MEM:3074.9M, EPOCH TIME: 1679609325.380687
[03/23 18:08:45     79s] Legalizing MH Cells... 0 / 0 (level 7)
[03/23 18:08:45     79s] No instances found in the vector
[03/23 18:08:45     79s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2978.9M, DRC: 0)
[03/23 18:08:45     79s] 0 (out of 0) MH cells were successfully legalized.
[03/23 18:08:45     79s] no activity file in design. spp won't run.
[03/23 18:08:45     79s] NP #FI/FS/SF FL/PI: 0/0/0 2599/0
[03/23 18:08:45     79s] no activity file in design. spp won't run.
[03/23 18:08:45     79s] OPERPROF: Starting npPlace at level 1, MEM:3042.9M, EPOCH TIME: 1679609325.404466
[03/23 18:08:45     79s] GP RA stats: MHOnly 0 nrInst 2599 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/23 18:08:45     80s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3234.9M, EPOCH TIME: 1679609325.814617
[03/23 18:08:45     80s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3234.9M, EPOCH TIME: 1679609325.814728
[03/23 18:08:45     80s] Iteration 10: Total net bbox = 5.388e+04 (2.24e+04 3.14e+04)
[03/23 18:08:45     80s]               Est.  stn bbox = 6.311e+04 (2.65e+04 3.66e+04)
[03/23 18:08:45     80s]               cpu = 0:00:01.1 real = 0:00:00.0 mem = 3170.9M
[03/23 18:08:45     80s] OPERPROF: Finished npPlace at level 1, CPU:1.105, REAL:0.412, MEM:3074.9M, EPOCH TIME: 1679609325.816718
[03/23 18:08:45     80s] Legalizing MH Cells... 0 / 0 (level 8)
[03/23 18:08:45     80s] No instances found in the vector
[03/23 18:08:45     80s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2978.9M, DRC: 0)
[03/23 18:08:45     80s] 0 (out of 0) MH cells were successfully legalized.
[03/23 18:08:45     80s] Move report: Timing Driven Placement moves 2599 insts, mean move: 15.18 um, max move: 75.98 um 
[03/23 18:08:45     80s] 	Max move on inst (adder0/PLACEDFE_OFC16_OUT_MULT_16): (44.20, 248.20) --> (43.68, 172.74)
[03/23 18:08:45     80s] no activity file in design. spp won't run.
[03/23 18:08:45     80s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2978.9M, EPOCH TIME: 1679609325.823927
[03/23 18:08:45     80s] Saved padding area to DB
[03/23 18:08:45     80s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2978.9M, EPOCH TIME: 1679609325.824297
[03/23 18:08:45     80s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2978.9M, EPOCH TIME: 1679609325.824764
[03/23 18:08:45     80s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2978.9M, EPOCH TIME: 1679609325.825262
[03/23 18:08:45     80s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 18:08:45     80s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.001, MEM:2978.9M, EPOCH TIME: 1679609325.825783
[03/23 18:08:45     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:45     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:45     80s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2978.9M, EPOCH TIME: 1679609325.826382
[03/23 18:08:45     80s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2978.9M, EPOCH TIME: 1679609325.826650
[03/23 18:08:45     80s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.004, REAL:0.004, MEM:2978.9M, EPOCH TIME: 1679609325.827526
[03/23 18:08:45     80s] 
[03/23 18:08:45     80s] Finished Incremental Placement (cpu=0:00:06.1, real=0:00:02.0, mem=2978.9M)
[03/23 18:08:45     80s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 18:08:45     80s] Type 'man IMPSP-9025' for more detail.
[03/23 18:08:45     80s] CongRepair sets shifter mode to gplace
[03/23 18:08:45     80s] TDRefine: refinePlace mode is spiral
[03/23 18:08:45     80s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2978.9M, EPOCH TIME: 1679609325.829523
[03/23 18:08:45     80s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2978.9M, EPOCH TIME: 1679609325.829596
[03/23 18:08:45     80s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2978.9M, EPOCH TIME: 1679609325.829695
[03/23 18:08:45     80s] Processing tracks to init pin-track alignment.
[03/23 18:08:45     80s] z: 2, totalTracks: 1
[03/23 18:08:45     80s] z: 4, totalTracks: 1
[03/23 18:08:45     80s] z: 6, totalTracks: 1
[03/23 18:08:45     80s] z: 8, totalTracks: 1
[03/23 18:08:45     80s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:45     80s] All LLGs are deleted
[03/23 18:08:45     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:45     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:45     80s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2978.9M, EPOCH TIME: 1679609325.832816
[03/23 18:08:45     80s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2978.9M, EPOCH TIME: 1679609325.833021
[03/23 18:08:45     80s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2978.9M, EPOCH TIME: 1679609325.833544
[03/23 18:08:45     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:45     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:45     80s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3058.9M, EPOCH TIME: 1679609325.835658
[03/23 18:08:45     80s] Max number of tech site patterns supported in site array is 256.
[03/23 18:08:45     80s] Core basic site is IBM13SITE
[03/23 18:08:45     80s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3058.9M, EPOCH TIME: 1679609325.850191
[03/23 18:08:45     80s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:08:45     80s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:08:45     80s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.005, REAL:0.005, MEM:3074.9M, EPOCH TIME: 1679609325.854836
[03/23 18:08:45     80s] Fast DP-INIT is on for default
[03/23 18:08:45     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:08:45     80s] Atter site array init, number of instance map data is 0.
[03/23 18:08:45     80s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.022, REAL:0.021, MEM:3074.9M, EPOCH TIME: 1679609325.856935
[03/23 18:08:45     80s] 
[03/23 18:08:45     80s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:45     80s] OPERPROF:         Starting CMU at level 5, MEM:3074.9M, EPOCH TIME: 1679609325.857672
[03/23 18:08:45     80s] OPERPROF:         Finished CMU at level 5, CPU:0.007, REAL:0.006, MEM:3074.9M, EPOCH TIME: 1679609325.863464
[03/23 18:08:45     80s] 
[03/23 18:08:45     80s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:45     80s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.034, REAL:0.032, MEM:2978.9M, EPOCH TIME: 1679609325.865188
[03/23 18:08:45     80s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2978.9M, EPOCH TIME: 1679609325.865331
[03/23 18:08:45     80s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:2978.9M, EPOCH TIME: 1679609325.868058
[03/23 18:08:45     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2978.9MB).
[03/23 18:08:45     80s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.042, REAL:0.039, MEM:2978.9M, EPOCH TIME: 1679609325.869168
[03/23 18:08:45     80s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.042, REAL:0.040, MEM:2978.9M, EPOCH TIME: 1679609325.869270
[03/23 18:08:45     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.2
[03/23 18:08:45     80s] OPERPROF:   Starting RefinePlace at level 2, MEM:2978.9M, EPOCH TIME: 1679609325.869384
[03/23 18:08:45     80s] *** Starting refinePlace (0:01:20 mem=2978.9M) ***
[03/23 18:08:45     80s] Total net bbox length = 5.744e+04 (2.543e+04 3.201e+04) (ext = 3.333e+03)
[03/23 18:08:45     80s] 
[03/23 18:08:45     80s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:45     80s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:08:45     80s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:45     80s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:45     80s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2978.9M, EPOCH TIME: 1679609325.874202
[03/23 18:08:45     80s] Starting refinePlace ...
[03/23 18:08:45     80s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:45     80s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:45     80s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3042.9M, EPOCH TIME: 1679609325.881903
[03/23 18:08:45     80s] DDP initSite1 nrRow 135 nrJob 135
[03/23 18:08:45     80s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3042.9M, EPOCH TIME: 1679609325.882063
[03/23 18:08:45     80s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3042.9M, EPOCH TIME: 1679609325.882186
[03/23 18:08:45     80s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3042.9M, EPOCH TIME: 1679609325.882293
[03/23 18:08:45     80s] DDP markSite nrRow 135 nrJob 135
[03/23 18:08:45     80s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3042.9M, EPOCH TIME: 1679609325.882443
[03/23 18:08:45     80s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3042.9M, EPOCH TIME: 1679609325.882517
[03/23 18:08:45     80s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/23 18:08:45     80s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3042.9M, EPOCH TIME: 1679609325.884240
[03/23 18:08:45     80s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3042.9M, EPOCH TIME: 1679609325.884302
[03/23 18:08:45     80s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.000, MEM:3042.9M, EPOCH TIME: 1679609325.884646
[03/23 18:08:45     80s] ** Cut row section cpu time 0:00:00.0.
[03/23 18:08:45     80s]  ** Cut row section real time 0:00:00.0.
[03/23 18:08:45     80s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.001, MEM:3042.9M, EPOCH TIME: 1679609325.884764
[03/23 18:08:45     80s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 18:08:45     80s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2978.9MB) @(0:01:20 - 0:01:21).
[03/23 18:08:45     80s] Move report: preRPlace moves 2599 insts, mean move: 0.29 um, max move: 5.13 um 
[03/23 18:08:45     80s] 	Max move on inst (buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U3): (73.75, 424.58) --> (72.20, 421.00)
[03/23 18:08:45     80s] 	Length: 7 sites, height: 1 rows, site name: IBM13SITE, cell type: AO22X1TR
[03/23 18:08:45     80s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 18:08:45     80s] tweakage running in 6 threads.
[03/23 18:08:45     80s] Placement tweakage begins.
[03/23 18:08:45     80s] wire length = 6.951e+04
[03/23 18:08:46     80s] wire length = 6.518e+04
[03/23 18:08:46     80s] Placement tweakage ends.
[03/23 18:08:46     80s] Move report: tweak moves 202 insts, mean move: 3.84 um, max move: 12.80 um 
[03/23 18:08:46     80s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC45_reset): (145.00, 226.60) --> (132.20, 226.60)
[03/23 18:08:46     80s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:01.0, mem=2978.9MB) @(0:01:21 - 0:01:21).
[03/23 18:08:46     80s] 
[03/23 18:08:46     80s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:08:46     80s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 18:08:46     80s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:08:46     80s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:08:46     80s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2978.9MB) @(0:01:21 - 0:01:21).
[03/23 18:08:46     80s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:08:46     80s] Move report: Detail placement moves 2599 insts, mean move: 0.55 um, max move: 13.28 um 
[03/23 18:08:46     80s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC45_reset): (145.39, 226.51) --> (132.20, 226.60)
[03/23 18:08:46     80s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2978.9MB
[03/23 18:08:46     80s] Statistics of distance of Instance movement in refine placement:
[03/23 18:08:46     80s]   maximum (X+Y) =        13.28 um
[03/23 18:08:46     80s]   inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC45_reset) with max move: (145.391, 226.514) -> (132.2, 226.6)
[03/23 18:08:46     80s]   mean    (X+Y) =         0.55 um
[03/23 18:08:46     80s] Summary Report:
[03/23 18:08:46     80s] Instances move: 2599 (out of 2599 movable)
[03/23 18:08:46     80s] Instances flipped: 0
[03/23 18:08:46     80s] Mean displacement: 0.55 um
[03/23 18:08:46     80s] Max displacement: 13.28 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC45_reset) (145.391, 226.514) -> (132.2, 226.6)
[03/23 18:08:46     80s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX2TR
[03/23 18:08:46     80s] Total instances moved : 2599
[03/23 18:08:46     80s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.407, REAL:0.266, MEM:2978.9M, EPOCH TIME: 1679609326.140197
[03/23 18:08:46     80s] Total net bbox length = 5.368e+04 (2.163e+04 3.204e+04) (ext = 3.352e+03)
[03/23 18:08:46     80s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2978.9MB
[03/23 18:08:46     80s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2978.9MB) @(0:01:20 - 0:01:21).
[03/23 18:08:46     80s] *** Finished refinePlace (0:01:21 mem=2978.9M) ***
[03/23 18:08:46     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.2
[03/23 18:08:46     80s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.413, REAL:0.272, MEM:2978.9M, EPOCH TIME: 1679609326.141232
[03/23 18:08:46     80s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2978.9M, EPOCH TIME: 1679609326.141339
[03/23 18:08:46     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/23 18:08:46     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:46     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:46     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:46     80s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.007, REAL:0.005, MEM:2978.9M, EPOCH TIME: 1679609326.146315
[03/23 18:08:46     80s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.463, REAL:0.317, MEM:2978.9M, EPOCH TIME: 1679609326.146496
[03/23 18:08:46     80s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2978.9M, EPOCH TIME: 1679609326.146894
[03/23 18:08:46     80s] Starting Early Global Route congestion estimation: mem = 2978.9M
[03/23 18:08:46     80s] (I)      ================== Layers ==================
[03/23 18:08:46     80s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:46     80s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:08:46     80s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:46     80s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:08:46     80s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:08:46     80s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:08:46     80s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:08:46     80s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:08:46     80s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:08:46     80s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:08:46     80s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:08:46     80s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:08:46     80s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:08:46     80s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:08:46     80s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:08:46     80s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:08:46     80s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:08:46     80s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:08:46     80s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:08:46     80s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:46     80s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:08:46     80s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:46     80s] (I)      Started Import and model ( Curr Mem: 2978.90 MB )
[03/23 18:08:46     80s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:46     80s] (I)      == Non-default Options ==
[03/23 18:08:46     80s] (I)      Maximum routing layer                              : 4
[03/23 18:08:46     80s] (I)      Number of threads                                  : 6
[03/23 18:08:46     80s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 18:08:46     80s] (I)      Method to set GCell size                           : row
[03/23 18:08:46     80s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:08:46     80s] (I)      Use row-based GCell size
[03/23 18:08:46     80s] (I)      Use row-based GCell align
[03/23 18:08:46     80s] (I)      layer 0 area = 89000
[03/23 18:08:46     80s] (I)      layer 1 area = 120000
[03/23 18:08:46     80s] (I)      layer 2 area = 120000
[03/23 18:08:46     80s] (I)      layer 3 area = 120000
[03/23 18:08:46     80s] (I)      GCell unit size   : 3600
[03/23 18:08:46     80s] (I)      GCell multiplier  : 1
[03/23 18:08:46     80s] (I)      GCell row height  : 3600
[03/23 18:08:46     80s] (I)      Actual row height : 3600
[03/23 18:08:46     80s] (I)      GCell align ref   : 7000 7000
[03/23 18:08:46     80s] [NR-eGR] Track table information for default rule: 
[03/23 18:08:46     80s] [NR-eGR] M1 has single uniform track structure
[03/23 18:08:46     80s] [NR-eGR] M2 has single uniform track structure
[03/23 18:08:46     80s] [NR-eGR] M3 has single uniform track structure
[03/23 18:08:46     80s] [NR-eGR] M4 has single uniform track structure
[03/23 18:08:46     80s] [NR-eGR] M5 has single uniform track structure
[03/23 18:08:46     80s] [NR-eGR] M6 has single uniform track structure
[03/23 18:08:46     80s] [NR-eGR] MQ has single uniform track structure
[03/23 18:08:46     80s] [NR-eGR] LM has single uniform track structure
[03/23 18:08:46     80s] (I)      ============== Default via ===============
[03/23 18:08:46     80s] (I)      +---+------------------+-----------------+
[03/23 18:08:46     80s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:08:46     80s] (I)      +---+------------------+-----------------+
[03/23 18:08:46     80s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:08:46     80s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 18:08:46     80s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:08:46     80s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:08:46     80s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 18:08:46     80s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:08:46     80s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:08:46     80s] (I)      +---+------------------+-----------------+
[03/23 18:08:46     80s] [NR-eGR] Read 4418 PG shapes
[03/23 18:08:46     80s] [NR-eGR] Read 0 clock shapes
[03/23 18:08:46     80s] [NR-eGR] Read 0 other shapes
[03/23 18:08:46     80s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:08:46     80s] [NR-eGR] #Instance Blockages : 0
[03/23 18:08:46     80s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:08:46     80s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:08:46     80s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:08:46     80s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:08:46     80s] [NR-eGR] #Other Blockages    : 0
[03/23 18:08:46     80s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:08:46     80s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 18:08:46     80s] [NR-eGR] Read 2666 nets ( ignored 0 )
[03/23 18:08:46     80s] (I)      early_global_route_priority property id does not exist.
[03/23 18:08:46     80s] (I)      Read Num Blocks=4418  Num Prerouted Wires=0  Num CS=0
[03/23 18:08:46     80s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 0
[03/23 18:08:46     80s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 0
[03/23 18:08:46     80s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 0
[03/23 18:08:46     80s] (I)      Number of ignored nets                =      0
[03/23 18:08:46     80s] (I)      Number of connected nets              =      0
[03/23 18:08:46     80s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 18:08:46     80s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 18:08:46     80s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:08:46     80s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:08:46     80s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:08:46     80s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:08:46     80s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:08:46     80s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:08:46     80s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:08:46     80s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 18:08:46     80s] (I)      Ndr track 0 does not exist
[03/23 18:08:46     80s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:08:46     80s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:08:46     80s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:08:46     80s] (I)      Site width          :   400  (dbu)
[03/23 18:08:46     80s] (I)      Row height          :  3600  (dbu)
[03/23 18:08:46     80s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:08:46     80s] (I)      GCell width         :  3600  (dbu)
[03/23 18:08:46     80s] (I)      GCell height        :  3600  (dbu)
[03/23 18:08:46     80s] (I)      Grid                :    55   138     4
[03/23 18:08:46     80s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:08:46     80s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:08:46     80s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:08:46     80s] (I)      Default wire width  :   160   200   200   200
[03/23 18:08:46     80s] (I)      Default wire space  :   160   200   200   200
[03/23 18:08:46     80s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:08:46     80s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:08:46     80s] (I)      First track coord   :   400   400   400   400
[03/23 18:08:46     80s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:08:46     80s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:08:46     80s] (I)      Num of masks        :     1     1     1     1
[03/23 18:08:46     80s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:08:46     80s] (I)      --------------------------------------------------------
[03/23 18:08:46     80s] 
[03/23 18:08:46     80s] [NR-eGR] ============ Routing rule table ============
[03/23 18:08:46     80s] [NR-eGR] Rule id: 0  Nets: 2666
[03/23 18:08:46     80s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:08:46     80s] (I)                    Layer    2    3    4 
[03/23 18:08:46     80s] (I)                    Pitch  400  400  400 
[03/23 18:08:46     80s] (I)             #Used tracks    1    1    1 
[03/23 18:08:46     80s] (I)       #Fully used tracks    1    1    1 
[03/23 18:08:46     80s] [NR-eGR] ========================================
[03/23 18:08:46     80s] [NR-eGR] 
[03/23 18:08:46     80s] (I)      =============== Blocked Tracks ===============
[03/23 18:08:46     80s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:46     80s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:08:46     80s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:46     80s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:08:46     80s] (I)      |     2 |   68862 |    14435 |        20.96% |
[03/23 18:08:46     80s] (I)      |     3 |   68695 |    31015 |        45.15% |
[03/23 18:08:46     80s] (I)      |     4 |   68862 |    31392 |        45.59% |
[03/23 18:08:46     80s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:46     80s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2978.90 MB )
[03/23 18:08:46     80s] (I)      Reset routing kernel
[03/23 18:08:46     80s] (I)      Started Global Routing ( Curr Mem: 2978.90 MB )
[03/23 18:08:46     80s] (I)      totalPins=9472  totalGlobalPin=9138 (96.47%)
[03/23 18:08:46     80s] (I)      total 2D Cap : 157189 = (47233 H, 109956 V)
[03/23 18:08:46     80s] [NR-eGR] Layer group 1: route 2666 net(s) in layer range [2, 4]
[03/23 18:08:46     80s] (I)      
[03/23 18:08:46     80s] (I)      ============  Phase 1a Route ============
[03/23 18:08:46     80s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 91
[03/23 18:08:46     80s] (I)      Usage: 17586 = (7334 H, 10252 V) = (15.53% H, 9.32% V) = (2.640e+04um H, 3.691e+04um V)
[03/23 18:08:46     80s] (I)      
[03/23 18:08:46     80s] (I)      ============  Phase 1b Route ============
[03/23 18:08:46     80s] (I)      Usage: 17597 = (7338 H, 10259 V) = (15.54% H, 9.33% V) = (2.642e+04um H, 3.693e+04um V)
[03/23 18:08:46     80s] (I)      Overflow of layer group 1: 6.20% H + 0.03% V. EstWL: 6.334920e+04um
[03/23 18:08:46     80s] (I)      Congestion metric : 6.20%H 0.03%V, 6.24%HV
[03/23 18:08:46     80s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:08:46     80s] (I)      
[03/23 18:08:46     80s] (I)      ============  Phase 1c Route ============
[03/23 18:08:46     80s] (I)      Level2 Grid: 11 x 28
[03/23 18:08:46     80s] (I)      Usage: 17596 = (7338 H, 10258 V) = (15.54% H, 9.33% V) = (2.642e+04um H, 3.693e+04um V)
[03/23 18:08:46     80s] (I)      
[03/23 18:08:46     80s] (I)      ============  Phase 1d Route ============
[03/23 18:08:46     80s] (I)      Usage: 17596 = (7338 H, 10258 V) = (15.54% H, 9.33% V) = (2.642e+04um H, 3.693e+04um V)
[03/23 18:08:46     80s] (I)      
[03/23 18:08:46     80s] (I)      ============  Phase 1e Route ============
[03/23 18:08:46     80s] (I)      Usage: 17678 = (7332 H, 10346 V) = (15.52% H, 9.41% V) = (2.640e+04um H, 3.725e+04um V)
[03/23 18:08:46     80s] [NR-eGR] Early Global Route overflow of layer group 1: 6.10% H + 0.03% V. EstWL: 6.364080e+04um
[03/23 18:08:46     80s] (I)      
[03/23 18:08:46     80s] (I)      ============  Phase 1l Route ============
[03/23 18:08:46     80s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 18:08:46     80s] (I)      Layer  2:      63116     11910         4         369       67446    ( 0.54%) 
[03/23 18:08:46     80s] (I)      Layer  3:      48611      7426       270         909       66159    ( 1.36%) 
[03/23 18:08:46     80s] (I)      Layer  4:      50270      1703         7         468       67347    ( 0.69%) 
[03/23 18:08:46     80s] (I)      Total:        161997     21039       281        1746      200952    ( 0.86%) 
[03/23 18:08:46     80s] (I)      
[03/23 18:08:46     80s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:08:46     80s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 18:08:46     80s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 18:08:46     80s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[03/23 18:08:46     80s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 18:08:46     80s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:08:46     80s] [NR-eGR]      M2 ( 2)         4( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[03/23 18:08:46     80s] [NR-eGR]      M3 ( 3)       150( 2.04%)        16( 0.22%)         5( 0.07%)   ( 2.33%) 
[03/23 18:08:46     80s] [NR-eGR]      M4 ( 4)         7( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[03/23 18:08:46     80s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 18:08:46     80s] [NR-eGR]        Total       161( 0.72%)        16( 0.07%)         5( 0.02%)   ( 0.82%) 
[03/23 18:08:46     80s] [NR-eGR] 
[03/23 18:08:46     80s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.04 sec, Curr Mem: 2978.90 MB )
[03/23 18:08:46     80s] (I)      total 2D Cap : 163481 = (49783 H, 113698 V)
[03/23 18:08:46     80s] [NR-eGR] Overflow after Early Global Route 2.29% H + 0.03% V
[03/23 18:08:46     80s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 2978.9M
[03/23 18:08:46     80s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.104, REAL:0.081, MEM:2978.9M, EPOCH TIME: 1679609326.227869
[03/23 18:08:46     80s] OPERPROF: Starting HotSpotCal at level 1, MEM:2978.9M, EPOCH TIME: 1679609326.227955
[03/23 18:08:46     80s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:46     80s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:08:46     80s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:46     80s] [hotspot] | normalized |          1.00 |          2.00 |
[03/23 18:08:46     80s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:46     80s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)
[03/23 18:08:46     80s] [hotspot] max/total 1.00/2.00, big hotspot (>10) total 0.00
[03/23 18:08:46     80s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 18:08:46     80s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:46     80s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:08:46     80s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:46     80s] [hotspot] |  1  |   133.00   262.60   147.40   277.00 |        1.00   |
[03/23 18:08:46     80s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:46     80s] [hotspot] |  2  |   118.60   349.00   133.00   363.40 |        1.00   |
[03/23 18:08:46     80s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:46     80s] Top 2 hotspots total area: 2.00
[03/23 18:08:46     80s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:2978.9M, EPOCH TIME: 1679609326.233899
[03/23 18:08:46     80s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2978.9M, EPOCH TIME: 1679609326.234393
[03/23 18:08:46     80s] Starting Early Global Route wiring: mem = 2978.9M
[03/23 18:08:46     80s] (I)      ============= Track Assignment ============
[03/23 18:08:46     80s] (I)      Started Track Assignment (6T) ( Curr Mem: 2978.90 MB )
[03/23 18:08:46     80s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 18:08:46     80s] (I)      Run Multi-thread track assignment
[03/23 18:08:46     81s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2978.90 MB )
[03/23 18:08:46     81s] (I)      Started Export ( Curr Mem: 2978.90 MB )
[03/23 18:08:46     81s] [NR-eGR]             Length (um)   Vias 
[03/23 18:08:46     81s] [NR-eGR] -------------------------------
[03/23 18:08:46     81s] [NR-eGR]  M1  (1H)             0   9404 
[03/23 18:08:46     81s] [NR-eGR]  M2  (2V)         32739  14332 
[03/23 18:08:46     81s] [NR-eGR]  M3  (3H)         28533    428 
[03/23 18:08:46     81s] [NR-eGR]  M4  (4V)          6171      0 
[03/23 18:08:46     81s] [NR-eGR]  M5  (5H)             0      0 
[03/23 18:08:46     81s] [NR-eGR]  M6  (6V)             0      0 
[03/23 18:08:46     81s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 18:08:46     81s] [NR-eGR]  LM  (8V)             0      0 
[03/23 18:08:46     81s] [NR-eGR] -------------------------------
[03/23 18:08:46     81s] [NR-eGR]      Total        67443  24164 
[03/23 18:08:46     81s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:08:46     81s] [NR-eGR] Total half perimeter of net bounding box: 53676um
[03/23 18:08:46     81s] [NR-eGR] Total length: 67443um, number of vias: 24164
[03/23 18:08:46     81s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:08:46     81s] [NR-eGR] Total eGR-routed clock nets wire length: 5075um, number of vias: 2054
[03/23 18:08:46     81s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:08:46     81s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2978.90 MB )
[03/23 18:08:46     81s] Early Global Route wiring runtime: 0.03 seconds, mem = 2978.9M
[03/23 18:08:46     81s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.071, REAL:0.031, MEM:2978.9M, EPOCH TIME: 1679609326.265275
[03/23 18:08:46     81s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:08:46     81s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:08:46     81s] 0 delay mode for cte disabled.
[03/23 18:08:46     81s] SKP cleared!
[03/23 18:08:46     81s] 
[03/23 18:08:46     81s] *** Finished incrementalPlace (cpu=0:00:07.0, real=0:00:03.0)***
[03/23 18:08:46     81s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2722.9M, EPOCH TIME: 1679609326.283804
[03/23 18:08:46     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:46     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:46     81s] All LLGs are deleted
[03/23 18:08:46     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:46     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:46     81s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2722.9M, EPOCH TIME: 1679609326.284080
[03/23 18:08:46     81s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2722.9M, EPOCH TIME: 1679609326.284184
[03/23 18:08:46     81s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2722.9M, EPOCH TIME: 1679609326.286127
[03/23 18:08:46     81s] Start to check current routing status for nets...
[03/23 18:08:46     81s] All nets are already routed correctly.
[03/23 18:08:46     81s] End to check current routing status for nets (mem=2722.9M)
[03/23 18:08:46     81s] Extraction called for design 'PE_top' of instances=2599 and nets=2669 using extraction engine 'preRoute' .
[03/23 18:08:46     81s] PreRoute RC Extraction called for design PE_top.
[03/23 18:08:46     81s] RC Extraction called in multi-corner(1) mode.
[03/23 18:08:46     81s] RCMode: PreRoute
[03/23 18:08:46     81s]       RC Corner Indexes            0   
[03/23 18:08:46     81s] Capacitance Scaling Factor   : 1.00000 
[03/23 18:08:46     81s] Resistance Scaling Factor    : 1.00000 
[03/23 18:08:46     81s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 18:08:46     81s] Clock Res. Scaling Factor    : 1.00000 
[03/23 18:08:46     81s] Shrink Factor                : 1.00000
[03/23 18:08:46     81s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 18:08:46     81s] Using Quantus QRC technology file ...
[03/23 18:08:46     81s] 
[03/23 18:08:46     81s] Trim Metal Layers:
[03/23 18:08:46     81s] LayerId::1 widthSet size::1
[03/23 18:08:46     81s] LayerId::2 widthSet size::1
[03/23 18:08:46     81s] LayerId::3 widthSet size::1
[03/23 18:08:46     81s] LayerId::4 widthSet size::1
[03/23 18:08:46     81s] LayerId::5 widthSet size::1
[03/23 18:08:46     81s] LayerId::6 widthSet size::1
[03/23 18:08:46     81s] LayerId::7 widthSet size::1
[03/23 18:08:46     81s] LayerId::8 widthSet size::1
[03/23 18:08:46     81s] Updating RC grid for preRoute extraction ...
[03/23 18:08:46     81s] eee: pegSigSF::1.070000
[03/23 18:08:46     81s] Initializing multi-corner resistance tables ...
[03/23 18:08:46     81s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:08:46     81s] eee: l::2 avDens::0.142733 usedTrk::912.062500 availTrk::6390.000000 sigTrk::912.062500
[03/23 18:08:46     81s] eee: l::3 avDens::0.107163 usedTrk::810.152221 availTrk::7560.000000 sigTrk::810.152221
[03/23 18:08:46     81s] eee: l::4 avDens::0.025319 usedTrk::191.415279 availTrk::7560.000000 sigTrk::191.415279
[03/23 18:08:46     81s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:46     81s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:46     81s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:46     81s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:46     81s] {RT rc-typ 0 4 4 0}
[03/23 18:08:46     81s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.091496 aWlH=0.000000 lMod=0 pMax=0.811000 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:08:46     81s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2722.902M)
[03/23 18:08:46     81s] Compute RC Scale Done ...
[03/23 18:08:46     81s] **optDesign ... cpu = 0:00:20, real = 0:00:12, mem = 1934.1M, totSessionCpu=0:01:21 **
[03/23 18:08:46     81s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 18:08:46     81s] #################################################################################
[03/23 18:08:46     81s] # Design Stage: PreRoute
[03/23 18:08:46     81s] # Design Name: PE_top
[03/23 18:08:46     81s] # Design Mode: 130nm
[03/23 18:08:46     81s] # Analysis Mode: MMMC Non-OCV 
[03/23 18:08:46     81s] # Parasitics Mode: No SPEF/RCDB 
[03/23 18:08:46     81s] # Signoff Settings: SI Off 
[03/23 18:08:46     81s] #################################################################################
[03/23 18:08:46     81s] Topological Sorting (REAL = 0:00:00.0, MEM = 2731.7M, InitMEM = 2730.7M)
[03/23 18:08:46     81s] Calculate delays in Single mode...
[03/23 18:08:46     81s] Start delay calculation (fullDC) (6 T). (MEM=2732.75)
[03/23 18:08:46     81s] End AAE Lib Interpolated Model. (MEM=2744.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:08:46     81s] Total number of fetched objects 2666
[03/23 18:08:46     81s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:08:46     81s] End delay calculation. (MEM=2979.89 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 18:08:46     81s] End delay calculation (fullDC). (MEM=2979.89 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 18:08:46     81s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2979.9M) ***
[03/23 18:08:46     82s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.0/0:00:03.8 (2.1), totSession cpu/real = 0:01:22.1/0:05:04.2 (0.3), mem = 2979.9M
[03/23 18:08:46     82s] 
[03/23 18:08:46     82s] =============================================================================================
[03/23 18:08:46     82s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.14-s109_1
[03/23 18:08:46     82s] =============================================================================================
[03/23 18:08:46     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:46     82s] ---------------------------------------------------------------------------------------------
[03/23 18:08:46     82s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:46     82s] [ ExtractRC              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 18:08:46     82s] [ TimingUpdate           ]      4   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.2    3.3
[03/23 18:08:46     82s] [ FullDelayCalc          ]      1   0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.7    2.8
[03/23 18:08:46     82s] [ MISC                   ]          0:00:03.5  (  90.9 % )     0:00:03.5 /  0:00:07.1    2.1
[03/23 18:08:46     82s] ---------------------------------------------------------------------------------------------
[03/23 18:08:46     82s]  IncrReplace #1 TOTAL               0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:08.0    2.1
[03/23 18:08:46     82s] ---------------------------------------------------------------------------------------------
[03/23 18:08:46     82s] 
[03/23 18:08:46     82s] *** Timing NOT met, worst failing slack is -0.006
[03/23 18:08:46     82s] *** Check timing (0:00:00.0)
[03/23 18:08:46     82s] Activate preCTS OCP-based MLT
[03/23 18:08:46     82s] Deleting Lib Analyzer.
[03/23 18:08:46     82s] Begin: GigaOpt Optimization in WNS mode
[03/23 18:08:46     82s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 6 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[03/23 18:08:46     82s] Info: 1 clock net  excluded from IPO operation.
[03/23 18:08:46     82s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:22.3/0:05:04.3 (0.3), mem = 3011.9M
[03/23 18:08:46     82s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.7
[03/23 18:08:46     82s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:08:46     82s] ### Creating PhyDesignMc. totSessionCpu=0:01:22 mem=3011.9M
[03/23 18:08:46     82s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:08:46     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:3011.9M, EPOCH TIME: 1679609326.960063
[03/23 18:08:46     82s] Processing tracks to init pin-track alignment.
[03/23 18:08:46     82s] z: 2, totalTracks: 1
[03/23 18:08:46     82s] z: 4, totalTracks: 1
[03/23 18:08:46     82s] z: 6, totalTracks: 1
[03/23 18:08:46     82s] z: 8, totalTracks: 1
[03/23 18:08:46     82s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:46     82s] All LLGs are deleted
[03/23 18:08:46     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:46     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:46     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3011.9M, EPOCH TIME: 1679609326.962973
[03/23 18:08:46     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3011.9M, EPOCH TIME: 1679609326.963222
[03/23 18:08:46     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3011.9M, EPOCH TIME: 1679609326.963818
[03/23 18:08:46     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:46     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:46     82s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3075.9M, EPOCH TIME: 1679609326.965996
[03/23 18:08:46     82s] Max number of tech site patterns supported in site array is 256.
[03/23 18:08:46     82s] Core basic site is IBM13SITE
[03/23 18:08:46     82s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3075.9M, EPOCH TIME: 1679609326.974969
[03/23 18:08:46     82s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:08:46     82s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:08:46     82s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.003, MEM:3107.9M, EPOCH TIME: 1679609326.978457
[03/23 18:08:46     82s] Fast DP-INIT is on for default
[03/23 18:08:46     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:08:46     82s] Atter site array init, number of instance map data is 0.
[03/23 18:08:46     82s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.017, REAL:0.017, MEM:3107.9M, EPOCH TIME: 1679609326.983211
[03/23 18:08:46     82s] 
[03/23 18:08:46     82s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:46     82s] OPERPROF:     Starting CMU at level 3, MEM:3107.9M, EPOCH TIME: 1679609326.983915
[03/23 18:08:46     82s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3107.9M, EPOCH TIME: 1679609326.984373
[03/23 18:08:46     82s] 
[03/23 18:08:46     82s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:46     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.022, MEM:3011.9M, EPOCH TIME: 1679609326.985932
[03/23 18:08:46     82s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3011.9M, EPOCH TIME: 1679609326.986046
[03/23 18:08:46     82s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3011.9M, EPOCH TIME: 1679609326.989017
[03/23 18:08:46     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3011.9MB).
[03/23 18:08:46     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.030, MEM:3011.9M, EPOCH TIME: 1679609326.989859
[03/23 18:08:47     82s] TotalInstCnt at PhyDesignMc Initialization: 2599
[03/23 18:08:47     82s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:22 mem=3011.9M
[03/23 18:08:47     82s] ### Creating RouteCongInterface, started
[03/23 18:08:47     82s] 
[03/23 18:08:47     82s] Creating Lib Analyzer ...
[03/23 18:08:47     82s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:08:47     82s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:08:47     82s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:08:47     82s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:08:47     82s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:08:47     82s] 
[03/23 18:08:47     82s] {RT rc-typ 0 4 4 0}
[03/23 18:08:47     83s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:23 mem=3011.9M
[03/23 18:08:47     83s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:23 mem=3011.9M
[03/23 18:08:47     83s] Creating Lib Analyzer, finished. 
[03/23 18:08:47     83s] 
[03/23 18:08:47     83s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[03/23 18:08:47     83s] 
[03/23 18:08:47     83s] #optDebug: {0, 1.000}
[03/23 18:08:47     83s] ### Creating RouteCongInterface, finished
[03/23 18:08:47     83s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=3011.9M
[03/23 18:08:47     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=3011.9M
[03/23 18:08:47     83s] *info: 1 clock net excluded
[03/23 18:08:47     83s] *info: 1 no-driver net excluded.
[03/23 18:08:47     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.137045.1
[03/23 18:08:48     83s] PathGroup :  reg2reg  TargetSlack : 0.0727 
[03/23 18:08:48     83s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:08:48     83s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:48     83s] ** GigaOpt Optimizer WNS Slack -0.006 TNS Slack -0.017 Density 37.70
[03/23 18:08:48     83s] Optimizer WNS Pass 0
[03/23 18:08:48     83s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.006|-0.017|
|reg2reg   | 0.032| 0.000|
|HEPG      | 0.032| 0.000|
|All Paths |-0.006|-0.017|
+----------+------+------+

[03/23 18:08:48     83s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3170.2M, EPOCH TIME: 1679609328.037665
[03/23 18:08:48     83s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3170.2M, EPOCH TIME: 1679609328.037777
[03/23 18:08:48     83s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 18:08:48     83s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 18:08:48     83s] Active Path Group: reg2reg  
[03/23 18:08:48     83s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:08:48     83s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 18:08:48     83s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:08:48     83s] |   0.032|   -0.006|   0.000|   -0.017|   37.70%|   0:00:00.0| 3170.2M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:08:48     83s] |   0.044|   -0.006|   0.000|   -0.017|   37.71%|   0:00:00.0| 3217.4M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D        |
[03/23 18:08:48     83s] |   0.056|   -0.006|   0.000|   -0.017|   37.75%|   0:00:00.0| 3225.5M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:08:48     83s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:08:48     83s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:08:48     83s] |   0.067|   -0.006|   0.000|   -0.017|   37.78%|   0:00:00.0| 3234.5M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:08:48     84s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:08:48     84s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:08:48     84s] |   0.081|   -0.006|   0.000|   -0.017|   37.83%|   0:00:00.0| 3243.5M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:08:48     84s] |   0.081|   -0.006|   0.000|   -0.017|   37.83%|   0:00:00.0| 3243.5M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:08:48     84s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:08:48     84s] 
[03/23 18:08:48     84s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=3243.5M) ***
[03/23 18:08:48     84s] Active Path Group: default 
[03/23 18:08:48     84s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:08:48     84s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 18:08:48     84s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:08:48     84s] |  -0.006|   -0.006|  -0.017|   -0.017|   37.83%|   0:00:00.0| 3243.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:08:48     84s] |        |         |        |         |         |            |        |             |         | _r_REG716_S1/D                                     |
[03/23 18:08:48     84s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:48     84s] |   0.010|    0.010|   0.000|    0.000|   37.84%|   0:00:00.0| 3296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:08:48     84s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 18:08:48     84s] |   0.022|    0.022|   0.000|    0.000|   37.84%|   0:00:00.0| 3296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:08:48     84s] |        |         |        |         |         |            |        |             |         | _r_REG163_S1/D                                     |
[03/23 18:08:48     84s] |   0.032|    0.032|   0.000|    0.000|   37.84%|   0:00:00.0| 3296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:08:48     84s] |        |         |        |         |         |            |        |             |         | _r_REG163_S1/D                                     |
[03/23 18:08:48     84s] |   0.056|    0.056|   0.000|    0.000|   37.85%|   0:00:00.0| 3296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 18:08:48     84s] |        |         |        |         |         |            |        |             |         | _r_REG335_S1/D                                     |
[03/23 18:08:48     85s] |   0.070|    0.070|   0.000|    0.000|   37.86%|   0:00:00.0| 3296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:08:48     85s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 18:08:48     85s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:08:48     85s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:08:48     85s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:48     85s] |   0.084|    0.081|   0.000|    0.000|   37.88%|   0:00:00.0| 3296.7M|           NA|       NA| NA                                                 |
[03/23 18:08:48     85s] |   0.084|    0.081|   0.000|    0.000|   37.88%|   0:00:00.0| 3296.7M|setupAnalysis|       NA| NA                                                 |
[03/23 18:08:48     85s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:08:48     85s] 
[03/23 18:08:48     85s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:00.0 mem=3296.7M) ***
[03/23 18:08:48     85s] 
[03/23 18:08:48     85s] *** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:00.0 mem=3296.7M) ***
[03/23 18:08:48     85s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.090|0.000|
|reg2reg   |0.081|0.000|
|HEPG      |0.081|0.000|
|All Paths |0.081|0.000|
+----------+-----+-----+

[03/23 18:08:48     85s] ** GigaOpt Optimizer WNS Slack 0.081 TNS Slack 0.000 Density 37.88
[03/23 18:08:48     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.137045.1
[03/23 18:08:48     85s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3296.7M, EPOCH TIME: 1679609328.783188
[03/23 18:08:48     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/23 18:08:48     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:48     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:48     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:48     85s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3262.7M, EPOCH TIME: 1679609328.789837
[03/23 18:08:48     85s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3262.7M, EPOCH TIME: 1679609328.790630
[03/23 18:08:48     85s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3262.7M, EPOCH TIME: 1679609328.790795
[03/23 18:08:48     85s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3262.7M, EPOCH TIME: 1679609328.795582
[03/23 18:08:48     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:48     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:48     85s] 
[03/23 18:08:48     85s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:48     85s] OPERPROF:       Starting CMU at level 4, MEM:3326.7M, EPOCH TIME: 1679609328.818300
[03/23 18:08:48     85s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3326.7M, EPOCH TIME: 1679609328.818762
[03/23 18:08:48     85s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.024, REAL:0.024, MEM:3262.7M, EPOCH TIME: 1679609328.819900
[03/23 18:08:48     85s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3262.7M, EPOCH TIME: 1679609328.820010
[03/23 18:08:48     85s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.002, REAL:0.002, MEM:3262.7M, EPOCH TIME: 1679609328.822362
[03/23 18:08:48     85s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.032, REAL:0.032, MEM:3262.7M, EPOCH TIME: 1679609328.823055
[03/23 18:08:48     85s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.033, REAL:0.033, MEM:3262.7M, EPOCH TIME: 1679609328.823135
[03/23 18:08:48     85s] TDRefine: refinePlace mode is spiral
[03/23 18:08:48     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.3
[03/23 18:08:48     85s] OPERPROF: Starting RefinePlace at level 1, MEM:3262.7M, EPOCH TIME: 1679609328.823260
[03/23 18:08:48     85s] *** Starting refinePlace (0:01:26 mem=3262.7M) ***
[03/23 18:08:48     85s] Total net bbox length = 5.369e+04 (2.164e+04 3.205e+04) (ext = 3.352e+03)
[03/23 18:08:48     85s] 
[03/23 18:08:48     85s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:48     85s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:08:48     85s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:48     85s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:48     85s] 
[03/23 18:08:48     85s] Starting Small incrNP...
[03/23 18:08:48     85s] User Input Parameters:
[03/23 18:08:48     85s] - Congestion Driven    : Off
[03/23 18:08:48     85s] - Timing Driven        : Off
[03/23 18:08:48     85s] - Area-Violation Based : Off
[03/23 18:08:48     85s] - Start Rollback Level : -5
[03/23 18:08:48     85s] - Legalized            : On
[03/23 18:08:48     85s] - Window Based         : Off
[03/23 18:08:48     85s] - eDen incr mode       : Off
[03/23 18:08:48     85s] - Small incr mode      : On
[03/23 18:08:48     85s] 
[03/23 18:08:48     85s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3262.7M, EPOCH TIME: 1679609328.829711
[03/23 18:08:48     85s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3262.7M, EPOCH TIME: 1679609328.830252
[03/23 18:08:48     85s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.004, REAL:0.003, MEM:3262.7M, EPOCH TIME: 1679609328.833109
[03/23 18:08:48     85s] default core: bins with density > 0.750 =  3.57 % ( 3 / 84 )
[03/23 18:08:48     85s] Density distribution unevenness ratio = 32.584%
[03/23 18:08:48     85s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.005, REAL:0.004, MEM:3262.7M, EPOCH TIME: 1679609328.833265
[03/23 18:08:48     85s] cost 0.830000, thresh 1.000000
[03/23 18:08:48     85s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3262.7M)
[03/23 18:08:48     85s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:08:48     85s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3262.7M, EPOCH TIME: 1679609328.833675
[03/23 18:08:48     85s] Starting refinePlace ...
[03/23 18:08:48     85s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:48     85s] One DDP V2 for no tweak run.
[03/23 18:08:48     85s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:48     85s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3326.7M, EPOCH TIME: 1679609328.842901
[03/23 18:08:48     85s] DDP initSite1 nrRow 135 nrJob 135
[03/23 18:08:48     85s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3326.7M, EPOCH TIME: 1679609328.843036
[03/23 18:08:48     85s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3326.7M, EPOCH TIME: 1679609328.843154
[03/23 18:08:48     85s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3326.7M, EPOCH TIME: 1679609328.843243
[03/23 18:08:48     85s] DDP markSite nrRow 135 nrJob 135
[03/23 18:08:48     85s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.002, MEM:3326.7M, EPOCH TIME: 1679609328.844956
[03/23 18:08:48     85s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.002, MEM:3326.7M, EPOCH TIME: 1679609328.845061
[03/23 18:08:48     85s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 18:08:48     85s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3262.7MB) @(0:01:26 - 0:01:26).
[03/23 18:08:48     85s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:08:48     85s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 18:08:48     85s] 
[03/23 18:08:48     85s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:08:48     85s] Move report: legalization moves 22 insts, mean move: 2.51 um, max move: 8.40 um spiral
[03/23 18:08:48     85s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U121): (34.20, 259.00) --> (39.00, 262.60)
[03/23 18:08:48     85s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:08:48     85s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:08:48     85s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3297.0MB) @(0:01:26 - 0:01:26).
[03/23 18:08:48     85s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:08:48     85s] Move report: Detail placement moves 22 insts, mean move: 2.51 um, max move: 8.40 um 
[03/23 18:08:48     85s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U121): (34.20, 259.00) --> (39.00, 262.60)
[03/23 18:08:48     85s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3297.0MB
[03/23 18:08:48     85s] Statistics of distance of Instance movement in refine placement:
[03/23 18:08:48     85s]   maximum (X+Y) =         8.40 um
[03/23 18:08:48     85s]   inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U121) with max move: (34.2, 259) -> (39, 262.6)
[03/23 18:08:48     85s]   mean    (X+Y) =         2.51 um
[03/23 18:08:48     85s] Summary Report:
[03/23 18:08:48     85s] Instances move: 22 (out of 2599 movable)
[03/23 18:08:48     85s] Instances flipped: 0
[03/23 18:08:48     85s] Mean displacement: 2.51 um
[03/23 18:08:48     85s] Max displacement: 8.40 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U121) (34.2, 259) -> (39, 262.6)
[03/23 18:08:48     85s] 	Length: 13 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR3X4TR
[03/23 18:08:48     85s] Total instances moved : 22
[03/23 18:08:48     85s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.183, REAL:0.130, MEM:3297.0M, EPOCH TIME: 1679609328.963291
[03/23 18:08:48     85s] Total net bbox length = 5.373e+04 (2.165e+04 3.207e+04) (ext = 3.352e+03)
[03/23 18:08:48     85s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3297.0MB
[03/23 18:08:48     85s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3297.0MB) @(0:01:26 - 0:01:26).
[03/23 18:08:48     85s] *** Finished refinePlace (0:01:26 mem=3297.0M) ***
[03/23 18:08:48     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.3
[03/23 18:08:48     85s] OPERPROF: Finished RefinePlace at level 1, CPU:0.196, REAL:0.142, MEM:3297.0M, EPOCH TIME: 1679609328.964979
[03/23 18:08:48     85s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3297.0M, EPOCH TIME: 1679609328.976939
[03/23 18:08:48     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/23 18:08:48     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:48     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:48     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:48     85s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.009, MEM:3264.0M, EPOCH TIME: 1679609328.985929
[03/23 18:08:48     85s] *** maximum move = 8.40 um ***
[03/23 18:08:48     85s] *** Finished re-routing un-routed nets (3264.0M) ***
[03/23 18:08:48     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:3264.0M, EPOCH TIME: 1679609328.993039
[03/23 18:08:48     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3264.0M, EPOCH TIME: 1679609328.996094
[03/23 18:08:48     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:48     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:49     85s] 
[03/23 18:08:49     85s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:49     85s] OPERPROF:     Starting CMU at level 3, MEM:3328.0M, EPOCH TIME: 1679609329.010025
[03/23 18:08:49     85s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3328.0M, EPOCH TIME: 1679609329.010479
[03/23 18:08:49     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.015, MEM:3264.0M, EPOCH TIME: 1679609329.011180
[03/23 18:08:49     85s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3264.0M, EPOCH TIME: 1679609329.011267
[03/23 18:08:49     85s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3264.0M, EPOCH TIME: 1679609329.013231
[03/23 18:08:49     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.021, MEM:3264.0M, EPOCH TIME: 1679609329.013912
[03/23 18:08:49     85s] 
[03/23 18:08:49     85s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=3264.0M) ***
[03/23 18:08:49     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.137045.1
[03/23 18:08:49     85s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:08:49     85s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:49     85s] ** GigaOpt Optimizer WNS Slack 0.081 TNS Slack 0.000 Density 37.88
[03/23 18:08:49     85s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.090|0.000|
|reg2reg   |0.081|0.000|
|HEPG      |0.081|0.000|
|All Paths |0.081|0.000|
+----------+-----+-----+

[03/23 18:08:49     85s] 
[03/23 18:08:49     85s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=3264.0M) ***
[03/23 18:08:49     85s] 
[03/23 18:08:49     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.137045.1
[03/23 18:08:49     85s] Total-nets :: 2666, Stn-nets :: 0, ratio :: 0 %, Total-len 67443.2, Stn-len 0
[03/23 18:08:49     85s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3100.2M, EPOCH TIME: 1679609329.064599
[03/23 18:08:49     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:49     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:49     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:49     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:49     85s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.015, MEM:2824.0M, EPOCH TIME: 1679609329.080050
[03/23 18:08:49     85s] TotalInstCnt at PhyDesignMc Destruction: 2599
[03/23 18:08:49     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.7
[03/23 18:08:49     85s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.5/0:00:02.1 (1.7), totSession cpu/real = 0:01:25.8/0:05:06.5 (0.3), mem = 2824.0M
[03/23 18:08:49     85s] 
[03/23 18:08:49     85s] =============================================================================================
[03/23 18:08:49     85s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.14-s109_1
[03/23 18:08:49     85s] =============================================================================================
[03/23 18:08:49     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:49     85s] ---------------------------------------------------------------------------------------------
[03/23 18:08:49     85s] [ SlackTraversorInit     ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 18:08:49     85s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  30.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 18:08:49     85s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:49     85s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 18:08:49     85s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:49     85s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 18:08:49     85s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:49     85s] [ TransformInit          ]      1   0:00:00.3  (  12.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 18:08:49     85s] [ OptimizationStep       ]      2   0:00:00.1  (   2.6 % )     0:00:00.7 /  0:00:01.7    2.6
[03/23 18:08:49     85s] [ OptSingleIteration     ]     10   0:00:00.0  (   1.7 % )     0:00:00.6 /  0:00:01.7    2.7
[03/23 18:08:49     85s] [ OptGetWeight           ]     10   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 18:08:49     85s] [ OptEval                ]     10   0:00:00.4  (  17.3 % )     0:00:00.4 /  0:00:01.2    3.4
[03/23 18:08:49     85s] [ OptCommit              ]     10   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:49     85s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.2    2.8
[03/23 18:08:49     85s] [ IncrDelayCalc          ]     49   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    3.4
[03/23 18:08:49     85s] [ SetupOptGetWorkingSet  ]     30   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 18:08:49     85s] [ SetupOptGetActiveNode  ]     30   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:49     85s] [ SetupOptSlackGraph     ]     10   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:49     85s] [ RefinePlace            ]      1   0:00:00.2  (  11.6 % )     0:00:00.3 /  0:00:00.3    1.3
[03/23 18:08:49     85s] [ TimingUpdate           ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.2    2.6
[03/23 18:08:49     85s] [ IncrTimingUpdate       ]     16   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.2    1.9
[03/23 18:08:49     85s] [ MISC                   ]          0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.3    2.2
[03/23 18:08:49     85s] ---------------------------------------------------------------------------------------------
[03/23 18:08:49     85s]  WnsOpt #1 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:03.5    1.7
[03/23 18:08:49     85s] ---------------------------------------------------------------------------------------------
[03/23 18:08:49     85s] 
[03/23 18:08:49     85s] End: GigaOpt Optimization in WNS mode
[03/23 18:08:49     85s] Deactivate preCTS OCP-based MLT
[03/23 18:08:49     85s] Activate preCTS path group based MLT
[03/23 18:08:49     85s] Deactivate preCTS path group based MLT
[03/23 18:08:49     85s] *** Timing Is met
[03/23 18:08:49     85s] *** Check timing (0:00:00.0)
[03/23 18:08:49     85s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 18:08:49     85s] Info: 1 clock net  excluded from IPO operation.
[03/23 18:08:49     85s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=2824.0M
[03/23 18:08:49     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=2824.0M
[03/23 18:08:49     85s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 18:08:49     85s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:08:49     85s] ### Creating PhyDesignMc. totSessionCpu=0:01:26 mem=3100.6M
[03/23 18:08:49     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:3100.6M, EPOCH TIME: 1679609329.120985
[03/23 18:08:49     85s] Processing tracks to init pin-track alignment.
[03/23 18:08:49     85s] z: 2, totalTracks: 1
[03/23 18:08:49     85s] z: 4, totalTracks: 1
[03/23 18:08:49     85s] z: 6, totalTracks: 1
[03/23 18:08:49     85s] z: 8, totalTracks: 1
[03/23 18:08:49     85s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:49     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3100.6M, EPOCH TIME: 1679609329.125860
[03/23 18:08:49     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:49     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:49     85s] 
[03/23 18:08:49     85s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:49     85s] OPERPROF:     Starting CMU at level 3, MEM:3180.6M, EPOCH TIME: 1679609329.145778
[03/23 18:08:49     85s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3180.6M, EPOCH TIME: 1679609329.146249
[03/23 18:08:49     85s] 
[03/23 18:08:49     85s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:49     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.022, MEM:3116.6M, EPOCH TIME: 1679609329.147367
[03/23 18:08:49     85s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3116.6M, EPOCH TIME: 1679609329.147499
[03/23 18:08:49     85s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.002, MEM:3116.6M, EPOCH TIME: 1679609329.149892
[03/23 18:08:49     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3116.6MB).
[03/23 18:08:49     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.030, MEM:3116.6M, EPOCH TIME: 1679609329.150508
[03/23 18:08:49     85s] TotalInstCnt at PhyDesignMc Initialization: 2599
[03/23 18:08:49     85s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=3116.6M
[03/23 18:08:49     85s] Begin: Area Reclaim Optimization
[03/23 18:08:49     85s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:25.9/0:05:06.5 (0.3), mem = 3116.6M
[03/23 18:08:49     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.8
[03/23 18:08:49     85s] ### Creating RouteCongInterface, started
[03/23 18:08:49     85s] 
[03/23 18:08:49     85s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 18:08:49     85s] 
[03/23 18:08:49     85s] #optDebug: {0, 1.000}
[03/23 18:08:49     85s] ### Creating RouteCongInterface, finished
[03/23 18:08:49     85s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=3116.6M
[03/23 18:08:49     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=3116.6M
[03/23 18:08:49     86s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3116.6M, EPOCH TIME: 1679609329.478601
[03/23 18:08:49     86s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3116.6M, EPOCH TIME: 1679609329.478744
[03/23 18:08:49     86s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:08:49     86s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:49     86s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 37.88
[03/23 18:08:49     86s] +---------+---------+--------+--------+------------+--------+
[03/23 18:08:49     86s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 18:08:49     86s] +---------+---------+--------+--------+------------+--------+
[03/23 18:08:49     86s] |   37.88%|        -|   0.050|   0.000|   0:00:00.0| 3116.6M|
[03/23 18:08:49     86s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 18:08:49     86s] |   37.88%|        0|   0.050|   0.000|   0:00:00.0| 3119.6M|
[03/23 18:08:49     86s] |   37.84%|        6|   0.050|   0.000|   0:00:00.0| 3268.4M|
[03/23 18:08:49     86s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:49     86s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:49     87s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:49     87s] |   37.59%|       60|   0.050|   0.000|   0:00:00.0| 3282.1M|
[03/23 18:08:49     87s] |   37.59%|        0|   0.050|   0.000|   0:00:00.0| 3282.1M|
[03/23 18:08:49     87s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 18:08:49     87s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/23 18:08:49     87s] |   37.59%|        0|   0.050|   0.000|   0:00:00.0| 3282.1M|
[03/23 18:08:49     87s] +---------+---------+--------+--------+------------+--------+
[03/23 18:08:49     87s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 37.59
[03/23 18:08:49     87s] 
[03/23 18:08:49     87s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 0 Resize = 54 **
[03/23 18:08:49     87s] --------------------------------------------------------------
[03/23 18:08:49     87s] |                                   | Total     | Sequential |
[03/23 18:08:49     87s] --------------------------------------------------------------
[03/23 18:08:49     87s] | Num insts resized                 |      54  |       5    |
[03/23 18:08:49     87s] | Num insts undone                  |       6  |       6    |
[03/23 18:08:49     87s] | Num insts Downsized               |      54  |       5    |
[03/23 18:08:49     87s] | Num insts Samesized               |       0  |       0    |
[03/23 18:08:49     87s] | Num insts Upsized                 |       0  |       0    |
[03/23 18:08:49     87s] | Num multiple commits+uncommits    |       0  |       -    |
[03/23 18:08:49     87s] --------------------------------------------------------------
[03/23 18:08:49     87s] 
[03/23 18:08:49     87s] Number of times islegalLocAvaiable called = 146 skipped = 0, called in commitmove = 60, skipped in commitmove = 0
[03/23 18:08:49     87s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:00.0) **
[03/23 18:08:49     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3282.1M, EPOCH TIME: 1679609329.891248
[03/23 18:08:49     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2593).
[03/23 18:08:49     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:49     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:49     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:49     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:3282.1M, EPOCH TIME: 1679609329.896626
[03/23 18:08:49     87s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3282.1M, EPOCH TIME: 1679609329.898282
[03/23 18:08:49     87s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3282.1M, EPOCH TIME: 1679609329.898463
[03/23 18:08:49     87s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3282.1M, EPOCH TIME: 1679609329.902722
[03/23 18:08:49     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:49     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:49     87s] 
[03/23 18:08:49     87s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:49     87s] OPERPROF:       Starting CMU at level 4, MEM:3346.1M, EPOCH TIME: 1679609329.928649
[03/23 18:08:49     87s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3346.1M, EPOCH TIME: 1679609329.929125
[03/23 18:08:49     87s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.024, REAL:0.027, MEM:3282.1M, EPOCH TIME: 1679609329.930045
[03/23 18:08:49     87s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3282.1M, EPOCH TIME: 1679609329.930120
[03/23 18:08:49     87s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3282.1M, EPOCH TIME: 1679609329.932117
[03/23 18:08:49     87s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3282.1M, EPOCH TIME: 1679609329.932540
[03/23 18:08:49     87s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3282.1M, EPOCH TIME: 1679609329.932653
[03/23 18:08:49     87s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.032, REAL:0.034, MEM:3282.1M, EPOCH TIME: 1679609329.932798
[03/23 18:08:49     87s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.033, REAL:0.035, MEM:3282.1M, EPOCH TIME: 1679609329.932877
[03/23 18:08:49     87s] TDRefine: refinePlace mode is spiral
[03/23 18:08:49     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.4
[03/23 18:08:49     87s] OPERPROF: Starting RefinePlace at level 1, MEM:3282.1M, EPOCH TIME: 1679609329.932998
[03/23 18:08:49     87s] *** Starting refinePlace (0:01:27 mem=3282.1M) ***
[03/23 18:08:49     87s] Total net bbox length = 5.376e+04 (2.169e+04 3.207e+04) (ext = 3.361e+03)
[03/23 18:08:49     87s] 
[03/23 18:08:49     87s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:49     87s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:08:49     87s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:49     87s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:49     87s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3282.1M, EPOCH TIME: 1679609329.938332
[03/23 18:08:49     87s] Starting refinePlace ...
[03/23 18:08:49     87s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:49     87s] One DDP V2 for no tweak run.
[03/23 18:08:49     87s] 
[03/23 18:08:49     87s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:08:50     87s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 18:08:50     87s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 18:08:50     87s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:08:50     87s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=3282.1MB) @(0:01:27 - 0:01:27).
[03/23 18:08:50     87s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:08:50     87s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:08:50     87s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3282.1MB
[03/23 18:08:50     87s] Statistics of distance of Instance movement in refine placement:
[03/23 18:08:50     87s]   maximum (X+Y) =         0.00 um
[03/23 18:08:50     87s]   mean    (X+Y) =         0.00 um
[03/23 18:08:50     87s] Summary Report:
[03/23 18:08:50     87s] Instances move: 0 (out of 2593 movable)
[03/23 18:08:50     87s] Instances flipped: 0
[03/23 18:08:50     87s] Mean displacement: 0.00 um
[03/23 18:08:50     87s] Max displacement: 0.00 um 
[03/23 18:08:50     87s] Total instances moved : 0
[03/23 18:08:50     87s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.162, REAL:0.090, MEM:3282.1M, EPOCH TIME: 1679609330.028743
[03/23 18:08:50     87s] Total net bbox length = 5.376e+04 (2.169e+04 3.207e+04) (ext = 3.361e+03)
[03/23 18:08:50     87s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3282.1MB
[03/23 18:08:50     87s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=3282.1MB) @(0:01:27 - 0:01:27).
[03/23 18:08:50     87s] *** Finished refinePlace (0:01:27 mem=3282.1M) ***
[03/23 18:08:50     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.4
[03/23 18:08:50     87s] OPERPROF: Finished RefinePlace at level 1, CPU:0.169, REAL:0.097, MEM:3282.1M, EPOCH TIME: 1679609330.030447
[03/23 18:08:50     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3282.1M, EPOCH TIME: 1679609330.044178
[03/23 18:08:50     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2593).
[03/23 18:08:50     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:3282.1M, EPOCH TIME: 1679609330.048504
[03/23 18:08:50     87s] *** maximum move = 0.00 um ***
[03/23 18:08:50     87s] *** Finished re-routing un-routed nets (3282.1M) ***
[03/23 18:08:50     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:3282.1M, EPOCH TIME: 1679609330.054608
[03/23 18:08:50     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3282.1M, EPOCH TIME: 1679609330.058114
[03/23 18:08:50     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     87s] 
[03/23 18:08:50     87s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:50     87s] OPERPROF:     Starting CMU at level 3, MEM:3346.1M, EPOCH TIME: 1679609330.075491
[03/23 18:08:50     87s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3346.1M, EPOCH TIME: 1679609330.076042
[03/23 18:08:50     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3282.1M, EPOCH TIME: 1679609330.077254
[03/23 18:08:50     87s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3282.1M, EPOCH TIME: 1679609330.077384
[03/23 18:08:50     87s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3282.1M, EPOCH TIME: 1679609330.081249
[03/23 18:08:50     87s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3282.1M, EPOCH TIME: 1679609330.082011
[03/23 18:08:50     87s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3282.1M, EPOCH TIME: 1679609330.082173
[03/23 18:08:50     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.028, MEM:3282.1M, EPOCH TIME: 1679609330.082331
[03/23 18:08:50     87s] 
[03/23 18:08:50     87s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=3282.1M) ***
[03/23 18:08:50     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.8
[03/23 18:08:50     87s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:00.9 (1.7), totSession cpu/real = 0:01:27.5/0:05:07.5 (0.3), mem = 3282.1M
[03/23 18:08:50     87s] 
[03/23 18:08:50     87s] =============================================================================================
[03/23 18:08:50     87s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.14-s109_1
[03/23 18:08:50     87s] =============================================================================================
[03/23 18:08:50     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:50     87s] ---------------------------------------------------------------------------------------------
[03/23 18:08:50     87s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 18:08:50     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:50     87s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:50     87s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 18:08:50     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:50     87s] [ OptimizationStep       ]      1   0:00:00.0  (   4.3 % )     0:00:00.4 /  0:00:00.9    2.4
[03/23 18:08:50     87s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.7 % )     0:00:00.4 /  0:00:00.9    2.6
[03/23 18:08:50     87s] [ OptGetWeight           ]     51   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:50     87s] [ OptEval                ]     51   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.4    3.9
[03/23 18:08:50     87s] [ OptCommit              ]     51   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 18:08:50     87s] [ PostCommitDelayUpdate  ]     52   0:00:00.0  (   3.3 % )     0:00:00.1 /  0:00:00.2    2.7
[03/23 18:08:50     87s] [ IncrDelayCalc          ]     66   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.2    3.8
[03/23 18:08:50     87s] [ RefinePlace            ]      1   0:00:00.2  (  22.3 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 18:08:50     87s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:50     87s] [ IncrTimingUpdate       ]     16   0:00:00.1  (  14.3 % )     0:00:00.1 /  0:00:00.3    1.9
[03/23 18:08:50     87s] [ MISC                   ]          0:00:00.3  (  32.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 18:08:50     87s] ---------------------------------------------------------------------------------------------
[03/23 18:08:50     87s]  AreaOpt #2 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.6    1.7
[03/23 18:08:50     87s] ---------------------------------------------------------------------------------------------
[03/23 18:08:50     87s] 
[03/23 18:08:50     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3120.3M, EPOCH TIME: 1679609330.103727
[03/23 18:08:50     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.008, MEM:2848.0M, EPOCH TIME: 1679609330.111254
[03/23 18:08:50     87s] TotalInstCnt at PhyDesignMc Destruction: 2593
[03/23 18:08:50     87s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2848.00M, totSessionCpu=0:01:28).
[03/23 18:08:50     87s] **INFO: Flow update: Design timing is met.
[03/23 18:08:50     87s] Begin: GigaOpt postEco DRV Optimization
[03/23 18:08:50     87s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_len -max_fanout
[03/23 18:08:50     87s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:27.5/0:05:07.5 (0.3), mem = 2848.0M
[03/23 18:08:50     87s] Info: 1 clock net  excluded from IPO operation.
[03/23 18:08:50     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.9
[03/23 18:08:50     87s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:08:50     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=2848.0M
[03/23 18:08:50     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:2848.0M, EPOCH TIME: 1679609330.154216
[03/23 18:08:50     87s] Processing tracks to init pin-track alignment.
[03/23 18:08:50     87s] z: 2, totalTracks: 1
[03/23 18:08:50     87s] z: 4, totalTracks: 1
[03/23 18:08:50     87s] z: 6, totalTracks: 1
[03/23 18:08:50     87s] z: 8, totalTracks: 1
[03/23 18:08:50     87s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:50     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2848.0M, EPOCH TIME: 1679609330.158845
[03/23 18:08:50     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     87s] 
[03/23 18:08:50     87s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:50     87s] OPERPROF:     Starting CMU at level 3, MEM:2912.7M, EPOCH TIME: 1679609330.180559
[03/23 18:08:50     87s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2912.7M, EPOCH TIME: 1679609330.181087
[03/23 18:08:50     87s] 
[03/23 18:08:50     87s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:50     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.023, MEM:2848.7M, EPOCH TIME: 1679609330.182198
[03/23 18:08:50     87s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2848.7M, EPOCH TIME: 1679609330.182307
[03/23 18:08:50     87s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:2848.7M, EPOCH TIME: 1679609330.184555
[03/23 18:08:50     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2848.7MB).
[03/23 18:08:50     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.031, MEM:2848.7M, EPOCH TIME: 1679609330.185350
[03/23 18:08:50     87s] TotalInstCnt at PhyDesignMc Initialization: 2593
[03/23 18:08:50     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=2848.7M
[03/23 18:08:50     87s] ### Creating RouteCongInterface, started
[03/23 18:08:50     87s] 
[03/23 18:08:50     87s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 18:08:50     87s] 
[03/23 18:08:50     87s] #optDebug: {0, 1.000}
[03/23 18:08:50     87s] ### Creating RouteCongInterface, finished
[03/23 18:08:50     87s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=2848.7M
[03/23 18:08:50     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=2848.7M
[03/23 18:08:50     87s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 18:08:50     87s] [GPS-DRV] maxDensity (design): 0.95
[03/23 18:08:50     87s] [GPS-DRV] maxLocalDensity: 0.98
[03/23 18:08:50     87s] [GPS-DRV] All active and enabled setup views
[03/23 18:08:50     87s] [GPS-DRV]     setupAnalysis
[03/23 18:08:50     87s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 18:08:50     87s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 18:08:50     87s] [GPS-DRV] maxFanoutLoad on
[03/23 18:08:50     87s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 18:08:50     87s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 18:08:50     87s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/23 18:08:50     87s] [GPS-DRV] timing-driven DRV settings
[03/23 18:08:50     87s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 18:08:50     87s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3140.6M, EPOCH TIME: 1679609330.474249
[03/23 18:08:50     87s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3140.6M, EPOCH TIME: 1679609330.474356
[03/23 18:08:50     87s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:08:50     87s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:50     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:08:50     87s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 18:08:50     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:08:50     87s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 18:08:50     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:08:50     87s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:08:50     87s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:08:50     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:08:50     87s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 37.59%|          |         |
[03/23 18:08:50     87s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:08:50     87s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:08:50     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:08:50     88s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 37.59%| 0:00:00.0|  3140.6M|
[03/23 18:08:50     88s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:08:50     88s] 
[03/23 18:08:50     88s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3140.6M) ***
[03/23 18:08:50     88s] 
[03/23 18:08:50     88s] Total-nets :: 2660, Stn-nets :: 6, ratio :: 0.225564 %, Total-len 67390, Stn-len 866.8
[03/23 18:08:50     88s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2961.8M, EPOCH TIME: 1679609330.515429
[03/23 18:08:50     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2593).
[03/23 18:08:50     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     88s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:2848.5M, EPOCH TIME: 1679609330.521488
[03/23 18:08:50     88s] TotalInstCnt at PhyDesignMc Destruction: 2593
[03/23 18:08:50     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.9
[03/23 18:08:50     88s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.2), totSession cpu/real = 0:01:28.0/0:05:07.9 (0.3), mem = 2848.5M
[03/23 18:08:50     88s] 
[03/23 18:08:50     88s] =============================================================================================
[03/23 18:08:50     88s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.14-s109_1
[03/23 18:08:50     88s] =============================================================================================
[03/23 18:08:50     88s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:50     88s] ---------------------------------------------------------------------------------------------
[03/23 18:08:50     88s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 18:08:50     88s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:50     88s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  15.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 18:08:50     88s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:50     88s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:50     88s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:50     88s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.0
[03/23 18:08:50     88s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    2.9
[03/23 18:08:50     88s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:50     88s] [ MISC                   ]          0:00:00.3  (  73.0 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 18:08:50     88s] ---------------------------------------------------------------------------------------------
[03/23 18:08:50     88s]  DrvOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.2
[03/23 18:08:50     88s] ---------------------------------------------------------------------------------------------
[03/23 18:08:50     88s] 
[03/23 18:08:50     88s] End: GigaOpt postEco DRV Optimization
[03/23 18:08:50     88s] **INFO: Flow update: Design timing is met.
[03/23 18:08:50     88s] Running refinePlace -preserveRouting true -hardFence false
[03/23 18:08:50     88s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2848.5M, EPOCH TIME: 1679609330.526953
[03/23 18:08:50     88s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2848.5M, EPOCH TIME: 1679609330.527069
[03/23 18:08:50     88s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2848.5M, EPOCH TIME: 1679609330.527217
[03/23 18:08:50     88s] Processing tracks to init pin-track alignment.
[03/23 18:08:50     88s] z: 2, totalTracks: 1
[03/23 18:08:50     88s] z: 4, totalTracks: 1
[03/23 18:08:50     88s] z: 6, totalTracks: 1
[03/23 18:08:50     88s] z: 8, totalTracks: 1
[03/23 18:08:50     88s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:50     88s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2848.5M, EPOCH TIME: 1679609330.531686
[03/23 18:08:50     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     88s] 
[03/23 18:08:50     88s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:50     88s] OPERPROF:         Starting CMU at level 5, MEM:2913.3M, EPOCH TIME: 1679609330.552334
[03/23 18:08:50     88s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2913.3M, EPOCH TIME: 1679609330.552746
[03/23 18:08:50     88s] 
[03/23 18:08:50     88s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:08:50     88s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.024, REAL:0.022, MEM:2849.3M, EPOCH TIME: 1679609330.553528
[03/23 18:08:50     88s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2849.3M, EPOCH TIME: 1679609330.553597
[03/23 18:08:50     88s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:2849.3M, EPOCH TIME: 1679609330.555524
[03/23 18:08:50     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2849.3MB).
[03/23 18:08:50     88s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.031, REAL:0.029, MEM:2849.3M, EPOCH TIME: 1679609330.555956
[03/23 18:08:50     88s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.032, REAL:0.029, MEM:2849.3M, EPOCH TIME: 1679609330.556010
[03/23 18:08:50     88s] TDRefine: refinePlace mode is spiral
[03/23 18:08:50     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.5
[03/23 18:08:50     88s] OPERPROF:   Starting RefinePlace at level 2, MEM:2849.3M, EPOCH TIME: 1679609330.556099
[03/23 18:08:50     88s] *** Starting refinePlace (0:01:28 mem=2849.3M) ***
[03/23 18:08:50     88s] Total net bbox length = 5.376e+04 (2.169e+04 3.207e+04) (ext = 3.361e+03)
[03/23 18:08:50     88s] 
[03/23 18:08:50     88s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:50     88s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:50     88s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:50     88s] 
[03/23 18:08:50     88s] Starting Small incrNP...
[03/23 18:08:50     88s] User Input Parameters:
[03/23 18:08:50     88s] - Congestion Driven    : Off
[03/23 18:08:50     88s] - Timing Driven        : Off
[03/23 18:08:50     88s] - Area-Violation Based : Off
[03/23 18:08:50     88s] - Start Rollback Level : -5
[03/23 18:08:50     88s] - Legalized            : On
[03/23 18:08:50     88s] - Window Based         : Off
[03/23 18:08:50     88s] - eDen incr mode       : Off
[03/23 18:08:50     88s] - Small incr mode      : On
[03/23 18:08:50     88s] 
[03/23 18:08:50     88s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2849.3M, EPOCH TIME: 1679609330.561523
[03/23 18:08:50     88s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2849.3M, EPOCH TIME: 1679609330.561975
[03/23 18:08:50     88s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.004, REAL:0.003, MEM:2849.3M, EPOCH TIME: 1679609330.565254
[03/23 18:08:50     88s] default core: bins with density > 0.750 =  3.57 % ( 3 / 84 )
[03/23 18:08:50     88s] Density distribution unevenness ratio = 32.555%
[03/23 18:08:50     88s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.005, REAL:0.004, MEM:2849.3M, EPOCH TIME: 1679609330.565497
[03/23 18:08:50     88s] cost 0.824444, thresh 1.000000
[03/23 18:08:50     88s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2849.3M)
[03/23 18:08:50     88s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:08:50     88s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2849.3M, EPOCH TIME: 1679609330.565886
[03/23 18:08:50     88s] Starting refinePlace ...
[03/23 18:08:50     88s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:50     88s] One DDP V2 for no tweak run.
[03/23 18:08:50     88s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:50     88s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2913.3M, EPOCH TIME: 1679609330.578179
[03/23 18:08:50     88s] DDP initSite1 nrRow 135 nrJob 135
[03/23 18:08:50     88s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2913.3M, EPOCH TIME: 1679609330.578361
[03/23 18:08:50     88s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2913.3M, EPOCH TIME: 1679609330.578514
[03/23 18:08:50     88s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2913.3M, EPOCH TIME: 1679609330.578602
[03/23 18:08:50     88s] DDP markSite nrRow 135 nrJob 135
[03/23 18:08:50     88s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:2913.3M, EPOCH TIME: 1679609330.578789
[03/23 18:08:50     88s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2913.3M, EPOCH TIME: 1679609330.578885
[03/23 18:08:50     88s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 18:08:50     88s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2849.3MB) @(0:01:28 - 0:01:28).
[03/23 18:08:50     88s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:08:50     88s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 18:08:50     88s] 
[03/23 18:08:50     88s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:08:50     88s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 18:08:50     88s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:08:50     88s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:08:50     88s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2849.3MB) @(0:01:28 - 0:01:28).
[03/23 18:08:50     88s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:08:50     88s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:08:50     88s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2849.3MB
[03/23 18:08:50     88s] Statistics of distance of Instance movement in refine placement:
[03/23 18:08:50     88s]   maximum (X+Y) =         0.00 um
[03/23 18:08:50     88s]   mean    (X+Y) =         0.00 um
[03/23 18:08:50     88s] Summary Report:
[03/23 18:08:50     88s] Instances move: 0 (out of 2593 movable)
[03/23 18:08:50     88s] Instances flipped: 0
[03/23 18:08:50     88s] Mean displacement: 0.00 um
[03/23 18:08:50     88s] Max displacement: 0.00 um 
[03/23 18:08:50     88s] Total instances moved : 0
[03/23 18:08:50     88s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.174, REAL:0.133, MEM:2849.3M, EPOCH TIME: 1679609330.698764
[03/23 18:08:50     88s] Total net bbox length = 5.376e+04 (2.169e+04 3.207e+04) (ext = 3.361e+03)
[03/23 18:08:50     88s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2849.3MB
[03/23 18:08:50     88s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2849.3MB) @(0:01:28 - 0:01:28).
[03/23 18:08:50     88s] *** Finished refinePlace (0:01:28 mem=2849.3M) ***
[03/23 18:08:50     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.5
[03/23 18:08:50     88s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.186, REAL:0.144, MEM:2849.3M, EPOCH TIME: 1679609330.700326
[03/23 18:08:50     88s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2849.3M, EPOCH TIME: 1679609330.700425
[03/23 18:08:50     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2593).
[03/23 18:08:50     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:50     88s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.006, MEM:2849.3M, EPOCH TIME: 1679609330.706243
[03/23 18:08:50     88s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.227, REAL:0.179, MEM:2849.3M, EPOCH TIME: 1679609330.706351
[03/23 18:08:50     88s] **INFO: Flow update: Design timing is met.
[03/23 18:08:50     88s] **INFO: Flow update: Design timing is met.
[03/23 18:08:50     88s] **INFO: Flow update: Design timing is met.
[03/23 18:08:50     88s] Register exp ratio and priority group on 0 nets on 2660 nets : 
[03/23 18:08:50     88s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:08:50     88s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:08:50     88s] 
[03/23 18:08:50     88s] Active setup views:
[03/23 18:08:50     88s]  setupAnalysis
[03/23 18:08:50     88s]   Dominating endpoints: 0
[03/23 18:08:50     88s]   Dominating TNS: -0.000
[03/23 18:08:50     88s] 
[03/23 18:08:50     88s] Extraction called for design 'PE_top' of instances=2593 and nets=2663 using extraction engine 'preRoute' .
[03/23 18:08:50     88s] PreRoute RC Extraction called for design PE_top.
[03/23 18:08:50     88s] RC Extraction called in multi-corner(1) mode.
[03/23 18:08:50     88s] RCMode: PreRoute
[03/23 18:08:50     88s]       RC Corner Indexes            0   
[03/23 18:08:50     88s] Capacitance Scaling Factor   : 1.00000 
[03/23 18:08:50     88s] Resistance Scaling Factor    : 1.00000 
[03/23 18:08:50     88s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 18:08:50     88s] Clock Res. Scaling Factor    : 1.00000 
[03/23 18:08:50     88s] Shrink Factor                : 1.00000
[03/23 18:08:50     88s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 18:08:50     88s] Using Quantus QRC technology file ...
[03/23 18:08:50     88s] RC Grid backup saved.
[03/23 18:08:50     88s] 
[03/23 18:08:50     88s] Trim Metal Layers:
[03/23 18:08:50     88s] LayerId::1 widthSet size::1
[03/23 18:08:50     88s] LayerId::2 widthSet size::1
[03/23 18:08:50     88s] LayerId::3 widthSet size::1
[03/23 18:08:50     88s] LayerId::4 widthSet size::1
[03/23 18:08:50     88s] LayerId::5 widthSet size::1
[03/23 18:08:50     88s] LayerId::6 widthSet size::1
[03/23 18:08:50     88s] LayerId::7 widthSet size::1
[03/23 18:08:50     88s] LayerId::8 widthSet size::1
[03/23 18:08:50     88s] Skipped RC grid update for preRoute extraction.
[03/23 18:08:50     88s] eee: pegSigSF::1.070000
[03/23 18:08:50     88s] Initializing multi-corner resistance tables ...
[03/23 18:08:50     88s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:08:50     88s] eee: l::2 avDens::0.142733 usedTrk::912.062500 availTrk::6390.000000 sigTrk::912.062500
[03/23 18:08:50     88s] eee: l::3 avDens::0.107163 usedTrk::810.152221 availTrk::7560.000000 sigTrk::810.152221
[03/23 18:08:50     88s] eee: l::4 avDens::0.025319 usedTrk::191.415279 availTrk::7560.000000 sigTrk::191.415279
[03/23 18:08:50     88s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:50     88s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:50     88s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:50     88s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:08:50     88s] {RT rc-typ 0 4 4 0}
[03/23 18:08:50     88s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.811000 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:08:50     88s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2772.316M)
[03/23 18:08:50     88s] Skewing Data Summary (End_of_FINAL)
[03/23 18:08:50     88s] --------------------------------------------------
[03/23 18:08:50     88s]  Total skewed count:0
[03/23 18:08:50     88s] --------------------------------------------------
[03/23 18:08:50     88s] Starting delay calculation for Setup views
[03/23 18:08:51     88s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 18:08:51     88s] #################################################################################
[03/23 18:08:51     88s] # Design Stage: PreRoute
[03/23 18:08:51     88s] # Design Name: PE_top
[03/23 18:08:51     88s] # Design Mode: 130nm
[03/23 18:08:51     88s] # Analysis Mode: MMMC Non-OCV 
[03/23 18:08:51     88s] # Parasitics Mode: No SPEF/RCDB 
[03/23 18:08:51     88s] # Signoff Settings: SI Off 
[03/23 18:08:51     88s] #################################################################################
[03/23 18:08:51     88s] Topological Sorting (REAL = 0:00:00.0, MEM = 2809.4M, InitMEM = 2809.4M)
[03/23 18:08:51     88s] Calculate delays in Single mode...
[03/23 18:08:51     88s] Start delay calculation (fullDC) (6 T). (MEM=2809.36)
[03/23 18:08:51     88s] End AAE Lib Interpolated Model. (MEM=2820.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:08:51     89s] Total number of fetched objects 2660
[03/23 18:08:51     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:08:51     89s] End delay calculation. (MEM=3059.5 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 18:08:51     89s] End delay calculation (fullDC). (MEM=3059.5 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 18:08:51     89s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3059.5M) ***
[03/23 18:08:51     89s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:29 mem=3059.5M)
[03/23 18:08:51     89s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:08:51     89s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:08:51     89s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3059.50 MB )
[03/23 18:08:51     89s] (I)      ================== Layers ==================
[03/23 18:08:51     89s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:51     89s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:08:51     89s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:51     89s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:08:51     89s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:08:51     89s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:08:51     89s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:08:51     89s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:08:51     89s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:08:51     89s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:08:51     89s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:08:51     89s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:08:51     89s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:08:51     89s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:08:51     89s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:08:51     89s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:08:51     89s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:08:51     89s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:08:51     89s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:08:51     89s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:51     89s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:08:51     89s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:08:51     89s] (I)      Started Import and model ( Curr Mem: 3059.50 MB )
[03/23 18:08:51     89s] (I)      Default pattern map key = PE_top_default.
[03/23 18:08:51     89s] (I)      == Non-default Options ==
[03/23 18:08:51     89s] (I)      Build term to term wires                           : false
[03/23 18:08:51     89s] (I)      Maximum routing layer                              : 4
[03/23 18:08:51     89s] (I)      Number of threads                                  : 6
[03/23 18:08:51     89s] (I)      Method to set GCell size                           : row
[03/23 18:08:51     89s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:08:51     89s] (I)      Use row-based GCell size
[03/23 18:08:51     89s] (I)      Use row-based GCell align
[03/23 18:08:51     89s] (I)      layer 0 area = 89000
[03/23 18:08:51     89s] (I)      layer 1 area = 120000
[03/23 18:08:51     89s] (I)      layer 2 area = 120000
[03/23 18:08:51     89s] (I)      layer 3 area = 120000
[03/23 18:08:51     89s] (I)      GCell unit size   : 3600
[03/23 18:08:51     89s] (I)      GCell multiplier  : 1
[03/23 18:08:51     89s] (I)      GCell row height  : 3600
[03/23 18:08:51     89s] (I)      Actual row height : 3600
[03/23 18:08:51     89s] (I)      GCell align ref   : 7000 7000
[03/23 18:08:51     89s] [NR-eGR] Track table information for default rule: 
[03/23 18:08:51     89s] [NR-eGR] M1 has single uniform track structure
[03/23 18:08:51     89s] [NR-eGR] M2 has single uniform track structure
[03/23 18:08:51     89s] [NR-eGR] M3 has single uniform track structure
[03/23 18:08:51     89s] [NR-eGR] M4 has single uniform track structure
[03/23 18:08:51     89s] [NR-eGR] M5 has single uniform track structure
[03/23 18:08:51     89s] [NR-eGR] M6 has single uniform track structure
[03/23 18:08:51     89s] [NR-eGR] MQ has single uniform track structure
[03/23 18:08:51     89s] [NR-eGR] LM has single uniform track structure
[03/23 18:08:51     89s] (I)      ============== Default via ===============
[03/23 18:08:51     89s] (I)      +---+------------------+-----------------+
[03/23 18:08:51     89s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:08:51     89s] (I)      +---+------------------+-----------------+
[03/23 18:08:51     89s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:08:51     89s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 18:08:51     89s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:08:51     89s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:08:51     89s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 18:08:51     89s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:08:51     89s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:08:51     89s] (I)      +---+------------------+-----------------+
[03/23 18:08:51     89s] [NR-eGR] Read 4418 PG shapes
[03/23 18:08:51     89s] [NR-eGR] Read 0 clock shapes
[03/23 18:08:51     89s] [NR-eGR] Read 0 other shapes
[03/23 18:08:51     89s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:08:51     89s] [NR-eGR] #Instance Blockages : 0
[03/23 18:08:51     89s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:08:51     89s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:08:51     89s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:08:51     89s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:08:51     89s] [NR-eGR] #Other Blockages    : 0
[03/23 18:08:51     89s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:08:51     89s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 18:08:51     89s] [NR-eGR] Read 2660 nets ( ignored 0 )
[03/23 18:08:51     89s] (I)      early_global_route_priority property id does not exist.
[03/23 18:08:51     89s] (I)      Read Num Blocks=4418  Num Prerouted Wires=0  Num CS=0
[03/23 18:08:51     89s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 0
[03/23 18:08:51     89s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 0
[03/23 18:08:51     89s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 0
[03/23 18:08:51     89s] (I)      Number of ignored nets                =      0
[03/23 18:08:51     89s] (I)      Number of connected nets              =      0
[03/23 18:08:51     89s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 18:08:51     89s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 18:08:51     89s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:08:51     89s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:08:51     89s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:08:51     89s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:08:51     89s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:08:51     89s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:08:51     89s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:08:51     89s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 18:08:51     89s] (I)      Ndr track 0 does not exist
[03/23 18:08:51     89s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:08:51     89s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:08:51     89s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:08:51     89s] (I)      Site width          :   400  (dbu)
[03/23 18:08:51     89s] (I)      Row height          :  3600  (dbu)
[03/23 18:08:51     89s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:08:51     89s] (I)      GCell width         :  3600  (dbu)
[03/23 18:08:51     89s] (I)      GCell height        :  3600  (dbu)
[03/23 18:08:51     89s] (I)      Grid                :    55   138     4
[03/23 18:08:51     89s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:08:51     89s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:08:51     89s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:08:51     89s] (I)      Default wire width  :   160   200   200   200
[03/23 18:08:51     89s] (I)      Default wire space  :   160   200   200   200
[03/23 18:08:51     89s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:08:51     89s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:08:51     89s] (I)      First track coord   :   400   400   400   400
[03/23 18:08:51     89s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:08:51     89s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:08:51     89s] (I)      Num of masks        :     1     1     1     1
[03/23 18:08:51     89s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:08:51     89s] (I)      --------------------------------------------------------
[03/23 18:08:51     89s] 
[03/23 18:08:51     89s] [NR-eGR] ============ Routing rule table ============
[03/23 18:08:51     89s] [NR-eGR] Rule id: 0  Nets: 2660
[03/23 18:08:51     89s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:08:51     89s] (I)                    Layer    2    3    4 
[03/23 18:08:51     89s] (I)                    Pitch  400  400  400 
[03/23 18:08:51     89s] (I)             #Used tracks    1    1    1 
[03/23 18:08:51     89s] (I)       #Fully used tracks    1    1    1 
[03/23 18:08:51     89s] [NR-eGR] ========================================
[03/23 18:08:51     89s] [NR-eGR] 
[03/23 18:08:51     89s] (I)      =============== Blocked Tracks ===============
[03/23 18:08:51     89s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:51     89s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:08:51     89s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:51     89s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:08:51     89s] (I)      |     2 |   68862 |    14435 |        20.96% |
[03/23 18:08:51     89s] (I)      |     3 |   68695 |    31015 |        45.15% |
[03/23 18:08:51     89s] (I)      |     4 |   68862 |    31392 |        45.59% |
[03/23 18:08:51     89s] (I)      +-------+---------+----------+---------------+
[03/23 18:08:51     89s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3059.50 MB )
[03/23 18:08:51     89s] (I)      Reset routing kernel
[03/23 18:08:51     89s] (I)      Started Global Routing ( Curr Mem: 3059.50 MB )
[03/23 18:08:51     89s] (I)      totalPins=9460  totalGlobalPin=9121 (96.42%)
[03/23 18:08:51     89s] (I)      total 2D Cap : 157189 = (47233 H, 109956 V)
[03/23 18:08:51     89s] [NR-eGR] Layer group 1: route 2660 net(s) in layer range [2, 4]
[03/23 18:08:51     89s] (I)      
[03/23 18:08:51     89s] (I)      ============  Phase 1a Route ============
[03/23 18:08:51     89s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 90
[03/23 18:08:51     89s] (I)      Usage: 17602 = (7347 H, 10255 V) = (15.55% H, 9.33% V) = (2.645e+04um H, 3.692e+04um V)
[03/23 18:08:51     89s] (I)      
[03/23 18:08:51     89s] (I)      ============  Phase 1b Route ============
[03/23 18:08:51     89s] (I)      Usage: 17613 = (7351 H, 10262 V) = (15.56% H, 9.33% V) = (2.646e+04um H, 3.694e+04um V)
[03/23 18:08:51     89s] (I)      Overflow of layer group 1: 6.35% H + 0.03% V. EstWL: 6.340680e+04um
[03/23 18:08:51     89s] (I)      Congestion metric : 6.35%H 0.03%V, 6.38%HV
[03/23 18:08:51     89s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:08:51     89s] (I)      
[03/23 18:08:51     89s] (I)      ============  Phase 1c Route ============
[03/23 18:08:51     89s] (I)      Level2 Grid: 11 x 28
[03/23 18:08:51     89s] (I)      Usage: 17612 = (7351 H, 10261 V) = (15.56% H, 9.33% V) = (2.646e+04um H, 3.694e+04um V)
[03/23 18:08:51     89s] (I)      
[03/23 18:08:51     89s] (I)      ============  Phase 1d Route ============
[03/23 18:08:51     89s] (I)      Usage: 17612 = (7351 H, 10261 V) = (15.56% H, 9.33% V) = (2.646e+04um H, 3.694e+04um V)
[03/23 18:08:51     89s] (I)      
[03/23 18:08:51     89s] (I)      ============  Phase 1e Route ============
[03/23 18:08:51     89s] (I)      Usage: 17680 = (7345 H, 10335 V) = (15.55% H, 9.40% V) = (2.644e+04um H, 3.721e+04um V)
[03/23 18:08:51     89s] [NR-eGR] Early Global Route overflow of layer group 1: 6.31% H + 0.03% V. EstWL: 6.364800e+04um
[03/23 18:08:51     89s] (I)      
[03/23 18:08:51     89s] (I)      ============  Phase 1l Route ============
[03/23 18:08:51     89s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 18:08:51     89s] (I)      Layer  2:      63116     11994         4         369       67446    ( 0.54%) 
[03/23 18:08:51     89s] (I)      Layer  3:      48611      7433       265         909       66159    ( 1.36%) 
[03/23 18:08:51     89s] (I)      Layer  4:      50270      1602         8         468       67347    ( 0.69%) 
[03/23 18:08:51     89s] (I)      Total:        161997     21029       277        1746      200952    ( 0.86%) 
[03/23 18:08:51     89s] (I)      
[03/23 18:08:51     89s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:08:51     89s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 18:08:51     89s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 18:08:51     89s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[03/23 18:08:51     89s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 18:08:51     89s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:08:51     89s] [NR-eGR]      M2 ( 2)         4( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[03/23 18:08:51     89s] [NR-eGR]      M3 ( 3)       149( 2.03%)        16( 0.22%)         4( 0.05%)   ( 2.30%) 
[03/23 18:08:51     89s] [NR-eGR]      M4 ( 4)         8( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[03/23 18:08:51     89s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 18:08:51     89s] [NR-eGR]        Total       161( 0.72%)        16( 0.07%)         4( 0.02%)   ( 0.81%) 
[03/23 18:08:51     89s] [NR-eGR] 
[03/23 18:08:51     89s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3091.50 MB )
[03/23 18:08:51     89s] (I)      total 2D Cap : 163481 = (49783 H, 113698 V)
[03/23 18:08:51     89s] [NR-eGR] Overflow after Early Global Route 2.26% H + 0.03% V
[03/23 18:08:51     89s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.09 sec, Curr Mem: 3091.50 MB )
[03/23 18:08:51     89s] (I)      ======================================= Runtime Summary =======================================
[03/23 18:08:51     89s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 18:08:51     89s] (I)      -----------------------------------------------------------------------------------------------
[03/23 18:08:51     89s] (I)       Early Global Route kernel                   100.00%  19.27 sec  19.36 sec  0.09 sec  0.12 sec 
[03/23 18:08:51     89s] (I)       +-Import and model                           35.04%  19.27 sec  19.30 sec  0.03 sec  0.03 sec 
[03/23 18:08:51     89s] (I)       | +-Create place DB                           7.95%  19.27 sec  19.28 sec  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)       | | +-Import place data                       7.80%  19.27 sec  19.28 sec  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)       | | | +-Read instances and placement          2.41%  19.27 sec  19.28 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | +-Read nets                             4.92%  19.28 sec  19.28 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | +-Create route DB                          19.16%  19.28 sec  19.30 sec  0.02 sec  0.02 sec 
[03/23 18:08:51     89s] (I)       | | +-Import route data (6T)                 18.54%  19.28 sec  19.30 sec  0.02 sec  0.02 sec 
[03/23 18:08:51     89s] (I)       | | | +-Read blockages ( Layer 2-4 )          4.00%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | | +-Read routing blockages              0.01%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | | +-Read instance blockages             0.79%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | | +-Read PG blockages                   1.05%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | | +-Read clock blockages                0.09%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | | +-Read other blockages                0.09%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | | +-Read halo blockages                 0.03%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | | +-Read boundary cut boxes             0.00%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | +-Read blackboxes                       0.07%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | +-Read prerouted                        1.09%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | +-Read unlegalized nets                 0.29%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | +-Read nets                             1.44%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | +-Set up via pillars                    0.02%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | +-Initialize 3D grid graph              0.03%  19.29 sec  19.29 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | +-Model blockage capacity               3.56%  19.29 sec  19.30 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | | +-Initialize 3D capacity              3.09%  19.29 sec  19.30 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | +-Read aux data                             0.00%  19.30 sec  19.30 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | +-Others data preparation                   0.32%  19.30 sec  19.30 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | +-Create route kernel                       6.44%  19.30 sec  19.30 sec  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)       +-Global Routing                             55.65%  19.31 sec  19.35 sec  0.05 sec  0.08 sec 
[03/23 18:08:51     89s] (I)       | +-Initialization                            0.94%  19.31 sec  19.31 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | +-Net group 1                              51.44%  19.31 sec  19.35 sec  0.05 sec  0.07 sec 
[03/23 18:08:51     89s] (I)       | | +-Generate topology (6T)                  4.71%  19.31 sec  19.31 sec  0.00 sec  0.01 sec 
[03/23 18:08:51     89s] (I)       | | +-Phase 1a                               10.98%  19.31 sec  19.32 sec  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)       | | | +-Pattern routing (6T)                  7.61%  19.31 sec  19.32 sec  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.62%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | +-Add via demand to 2D                  0.89%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | +-Phase 1b                                4.44%  19.32 sec  19.33 sec  0.00 sec  0.01 sec 
[03/23 18:08:51     89s] (I)       | | | +-Monotonic routing (6T)                3.94%  19.32 sec  19.33 sec  0.00 sec  0.01 sec 
[03/23 18:08:51     89s] (I)       | | +-Phase 1c                                3.98%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | +-Two level Routing                     3.69%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | | +-Two Level Routing (Regular)         2.04%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | | +-Two Level Routing (Strong)          1.11%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | +-Phase 1d                                6.93%  19.33 sec  19.34 sec  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)       | | | +-Detoured routing (6T)                 6.56%  19.33 sec  19.34 sec  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)       | | +-Phase 1e                                1.84%  19.34 sec  19.34 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | +-Route legalization                    1.50%  19.34 sec  19.34 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | | | +-Legalize Blockage Violations        1.33%  19.34 sec  19.34 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | | +-Phase 1l                               14.39%  19.34 sec  19.35 sec  0.01 sec  0.03 sec 
[03/23 18:08:51     89s] (I)       | | | +-Layer assignment (6T)                13.75%  19.34 sec  19.35 sec  0.01 sec  0.03 sec 
[03/23 18:08:51     89s] (I)       | +-Clean cong LA                             0.00%  19.35 sec  19.35 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       +-Export 3D cong map                          1.07%  19.35 sec  19.36 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)       | +-Export 2D cong map                        0.21%  19.36 sec  19.36 sec  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)      ======================= Summary by functions ========================
[03/23 18:08:51     89s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 18:08:51     89s] (I)      ---------------------------------------------------------------------
[03/23 18:08:51     89s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.12 sec 
[03/23 18:08:51     89s] (I)        1  Global Routing                       55.65%  0.05 sec  0.08 sec 
[03/23 18:08:51     89s] (I)        1  Import and model                     35.04%  0.03 sec  0.03 sec 
[03/23 18:08:51     89s] (I)        1  Export 3D cong map                    1.07%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        2  Net group 1                          51.44%  0.05 sec  0.07 sec 
[03/23 18:08:51     89s] (I)        2  Create route DB                      19.16%  0.02 sec  0.02 sec 
[03/23 18:08:51     89s] (I)        2  Create place DB                       7.95%  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)        2  Create route kernel                   6.44%  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)        2  Initialization                        0.94%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        2  Others data preparation               0.32%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        2  Export 2D cong map                    0.21%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        3  Import route data (6T)               18.54%  0.02 sec  0.02 sec 
[03/23 18:08:51     89s] (I)        3  Phase 1l                             14.39%  0.01 sec  0.03 sec 
[03/23 18:08:51     89s] (I)        3  Phase 1a                             10.98%  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)        3  Import place data                     7.80%  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)        3  Phase 1d                              6.93%  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)        3  Generate topology (6T)                4.71%  0.00 sec  0.01 sec 
[03/23 18:08:51     89s] (I)        3  Phase 1b                              4.44%  0.00 sec  0.01 sec 
[03/23 18:08:51     89s] (I)        3  Phase 1c                              3.98%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        3  Phase 1e                              1.84%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        4  Layer assignment (6T)                13.75%  0.01 sec  0.03 sec 
[03/23 18:08:51     89s] (I)        4  Pattern routing (6T)                  7.61%  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)        4  Detoured routing (6T)                 6.56%  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)        4  Read nets                             6.36%  0.01 sec  0.01 sec 
[03/23 18:08:51     89s] (I)        4  Read blockages ( Layer 2-4 )          4.00%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        4  Monotonic routing (6T)                3.94%  0.00 sec  0.01 sec 
[03/23 18:08:51     89s] (I)        4  Two level Routing                     3.69%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        4  Model blockage capacity               3.56%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        4  Read instances and placement          2.41%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        4  Pattern Routing Avoiding Blockages    1.62%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        4  Route legalization                    1.50%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        4  Read prerouted                        1.09%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        4  Add via demand to 2D                  0.89%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        4  Read unlegalized nets                 0.29%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        4  Read blackboxes                       0.07%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        5  Initialize 3D capacity                3.09%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        5  Two Level Routing (Regular)           2.04%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        5  Legalize Blockage Violations          1.33%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        5  Two Level Routing (Strong)            1.11%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        5  Read PG blockages                     1.05%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        5  Read instance blockages               0.79%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        5  Read clock blockages                  0.09%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        5  Read other blockages                  0.09%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 18:08:51     89s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:08:51     89s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:08:51     89s] OPERPROF: Starting HotSpotCal at level 1, MEM:3091.5M, EPOCH TIME: 1679609331.489651
[03/23 18:08:51     89s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:51     89s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:08:51     89s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:51     89s] [hotspot] | normalized |          2.00 |          3.00 |
[03/23 18:08:51     89s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:51     89s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 3.00 (area is in unit of 4 std-cell row bins)
[03/23 18:08:51     89s] [hotspot] max/total 2.00/3.00, big hotspot (>10) total 0.00
[03/23 18:08:51     89s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 18:08:51     89s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:51     89s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:08:51     89s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:51     89s] [hotspot] |  1  |   133.00   262.60   147.40   291.40 |        2.00   |
[03/23 18:08:51     89s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:51     89s] [hotspot] |  2  |   118.60   349.00   133.00   363.40 |        1.00   |
[03/23 18:08:51     89s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:51     89s] Top 2 hotspots total area: 3.00
[03/23 18:08:51     89s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.008, MEM:3091.5M, EPOCH TIME: 1679609331.497488
[03/23 18:08:51     89s] [hotspot] Hotspot report including placement blocked areas
[03/23 18:08:51     89s] OPERPROF: Starting HotSpotCal at level 1, MEM:3091.5M, EPOCH TIME: 1679609331.497837
[03/23 18:08:51     89s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:51     89s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:08:51     89s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:51     89s] [hotspot] | normalized |          2.00 |          3.00 |
[03/23 18:08:51     89s] [hotspot] +------------+---------------+---------------+
[03/23 18:08:51     89s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 3.00 (area is in unit of 4 std-cell row bins)
[03/23 18:08:51     89s] [hotspot] max/total 2.00/3.00, big hotspot (>10) total 0.00
[03/23 18:08:51     89s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 18:08:51     89s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:51     89s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:08:51     89s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:51     89s] [hotspot] |  1  |   133.00   262.60   147.40   291.40 |        2.00   |
[03/23 18:08:51     89s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:51     89s] [hotspot] |  2  |   118.60   349.00   133.00   363.40 |        1.00   |
[03/23 18:08:51     89s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:08:51     89s] Top 2 hotspots total area: 3.00
[03/23 18:08:51     89s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:3091.5M, EPOCH TIME: 1679609331.503571
[03/23 18:08:51     89s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
[03/23 18:08:51     89s] **optDesign ... cpu = 0:00:28, real = 0:00:17, mem = 2087.5M, totSessionCpu=0:01:30 **
[03/23 18:08:51     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2837.5M, EPOCH TIME: 1679609331.512850
[03/23 18:08:51     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:51     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:51     89s] 
[03/23 18:08:51     89s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:51     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:2837.5M, EPOCH TIME: 1679609331.528195
[03/23 18:08:51     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:51     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     89s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.056  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2836.0M, EPOCH TIME: 1679609333.841806
[03/23 18:08:53     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     89s] 
[03/23 18:08:53     89s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:53     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:2837.5M, EPOCH TIME: 1679609333.864344
[03/23 18:08:53     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     89s] Density: 37.595%
Routing Overflow: 2.26% H and 0.03% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2837.5M, EPOCH TIME: 1679609333.872596
[03/23 18:08:53     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     89s] 
[03/23 18:08:53     89s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:53     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.014, MEM:2837.5M, EPOCH TIME: 1679609333.886361
[03/23 18:08:53     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     89s] **optDesign ... cpu = 0:00:28, real = 0:00:19, mem = 2087.9M, totSessionCpu=0:01:30 **
[03/23 18:08:53     89s] 
[03/23 18:08:53     89s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:08:53     89s] Deleting Lib Analyzer.
[03/23 18:08:53     89s] 
[03/23 18:08:53     89s] TimeStamp Deleting Cell Server End ...
[03/23 18:08:53     89s] *** Finished optDesign ***
[03/23 18:08:53     89s] 
[03/23 18:08:53     89s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:30.6 real=0:00:21.3)
[03/23 18:08:53     89s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[03/23 18:08:53     89s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.3 real=0:00:01.5)
[03/23 18:08:53     89s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.0 real=0:00:02.8)
[03/23 18:08:53     89s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:07.1 real=0:00:03.3)
[03/23 18:08:53     89s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:03.5 real=0:00:02.1)
[03/23 18:08:53     89s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.7 real=0:00:00.6)
[03/23 18:08:53     89s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 18:08:53     89s] clean pInstBBox. size 0
[03/23 18:08:53     89s] All LLGs are deleted
[03/23 18:08:53     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2837.5M, EPOCH TIME: 1679609333.943864
[03/23 18:08:53     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2837.5M, EPOCH TIME: 1679609333.943977
[03/23 18:08:53     89s] Disable CTE adjustment.
[03/23 18:08:53     89s] Info: pop threads available for lower-level modules during optimization.
[03/23 18:08:53     89s] #optDebug: fT-D <X 1 0 0 0>
[03/23 18:08:53     89s] VSMManager cleared!
[03/23 18:08:53     90s] **place_opt_design ... cpu = 0:00:38, real = 0:00:26, mem = 2800.5M **
[03/23 18:08:53     90s] *** Finished GigaPlace ***
[03/23 18:08:53     90s] 
[03/23 18:08:53     90s] *** Summary of all messages that are not suppressed in this session:
[03/23 18:08:53     90s] Severity  ID               Count  Summary                                  
[03/23 18:08:53     90s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/23 18:08:53     90s] WARNING   IMPPSP-1003         24  Found use of '%s'. This will continue to...
[03/23 18:08:53     90s] *** Message Summary: 26 warning(s), 0 error(s)
[03/23 18:08:53     90s] 
[03/23 18:08:53     90s] *** place_opt_design #1 [finish] : cpu/real = 0:00:38.3/0:00:26.2 (1.5), totSession cpu/real = 0:01:30.0/0:05:11.4 (0.3), mem = 2800.5M
[03/23 18:08:53     90s] 
[03/23 18:08:53     90s] =============================================================================================
[03/23 18:08:53     90s]  Final TAT Report : place_opt_design #1                                         21.14-s109_1
[03/23 18:08:53     90s] =============================================================================================
[03/23 18:08:53     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:08:53     90s] ---------------------------------------------------------------------------------------------
[03/23 18:08:53     90s] [ InitOpt                ]      1   0:00:01.6  (   6.0 % )     0:00:02.3 /  0:00:02.9    1.3
[03/23 18:08:53     90s] [ WnsOpt                 ]      1   0:00:01.8  (   6.9 % )     0:00:02.1 /  0:00:03.5    1.7
[03/23 18:08:53     90s] [ GlobalOpt              ]      1   0:00:01.5  (   5.7 % )     0:00:01.5 /  0:00:02.3    1.5
[03/23 18:08:53     90s] [ DrvOpt                 ]      3   0:00:01.9  (   7.2 % )     0:00:01.9 /  0:00:02.5    1.3
[03/23 18:08:53     90s] [ SimplifyNetlist        ]      1   0:00:01.2  (   4.5 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 18:08:53     90s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 18:08:53     90s] [ AreaOpt                ]      2   0:00:02.5  (   9.4 % )     0:00:02.7 /  0:00:04.9    1.8
[03/23 18:08:53     90s] [ ViewPruning            ]      8   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 18:08:53     90s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.6 % )     0:00:02.9 /  0:00:01.4    0.5
[03/23 18:08:53     90s] [ DrvReport              ]      2   0:00:02.2  (   8.2 % )     0:00:02.2 /  0:00:00.1    0.1
[03/23 18:08:53     90s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 18:08:53     90s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 18:08:53     90s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:08:53     90s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 18:08:53     90s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 18:08:53     90s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 18:08:53     90s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 18:08:53     90s] [ GlobalPlace            ]      1   0:00:06.4  (  24.6 % )     0:00:06.5 /  0:00:09.9    1.5
[03/23 18:08:53     90s] [ IncrReplace            ]      1   0:00:03.5  (  13.2 % )     0:00:03.8 /  0:00:08.0    2.1
[03/23 18:08:53     90s] [ RefinePlace            ]      3   0:00:00.6  (   2.4 % )     0:00:00.6 /  0:00:00.9    1.3
[03/23 18:08:53     90s] [ EarlyGlobalRoute       ]      2   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.4    1.4
[03/23 18:08:53     90s] [ ExtractRC              ]      3   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 18:08:53     90s] [ TimingUpdate           ]     32   0:00:00.5  (   2.1 % )     0:00:01.0 /  0:00:02.3    2.3
[03/23 18:08:53     90s] [ FullDelayCalc          ]      3   0:00:00.7  (   2.7 % )     0:00:00.7 /  0:00:02.0    2.9
[03/23 18:08:53     90s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.8
[03/23 18:08:53     90s] [ GenerateReports        ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 18:08:53     90s] [ MISC                   ]          0:00:00.6  (   2.4 % )     0:00:00.6 /  0:00:00.7    1.2
[03/23 18:08:53     90s] ---------------------------------------------------------------------------------------------
[03/23 18:08:53     90s]  place_opt_design #1 TOTAL          0:00:26.2  ( 100.0 % )     0:00:26.2 /  0:00:38.3    1.5
[03/23 18:08:53     90s] ---------------------------------------------------------------------------------------------
[03/23 18:08:53     90s] 
[03/23 18:08:53     90s] <CMD> setDrawView place
[03/23 18:08:53     90s] <CMD> checkPlace /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/placement_check.txt
[03/23 18:08:53     90s] OPERPROF: Starting checkPlace at level 1, MEM:2800.5M, EPOCH TIME: 1679609333.976724
[03/23 18:08:53     90s] Processing tracks to init pin-track alignment.
[03/23 18:08:53     90s] z: 2, totalTracks: 1
[03/23 18:08:53     90s] z: 4, totalTracks: 1
[03/23 18:08:53     90s] z: 6, totalTracks: 1
[03/23 18:08:53     90s] z: 8, totalTracks: 1
[03/23 18:08:53     90s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:08:53     90s] All LLGs are deleted
[03/23 18:08:53     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2800.5M, EPOCH TIME: 1679609333.980942
[03/23 18:08:53     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2800.5M, EPOCH TIME: 1679609333.981248
[03/23 18:08:53     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2800.5M, EPOCH TIME: 1679609333.981462
[03/23 18:08:53     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:53     90s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2864.5M, EPOCH TIME: 1679609333.983856
[03/23 18:08:53     90s] Max number of tech site patterns supported in site array is 256.
[03/23 18:08:53     90s] Core basic site is IBM13SITE
[03/23 18:08:53     90s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2864.5M, EPOCH TIME: 1679609333.998446
[03/23 18:08:54     90s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 18:08:54     90s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 18:08:54     90s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:2896.5M, EPOCH TIME: 1679609334.002680
[03/23 18:08:54     90s] SiteArray: non-trimmed site array dimensions = 135 x 465
[03/23 18:08:54     90s] SiteArray: use 348,160 bytes
[03/23 18:08:54     90s] SiteArray: current memory after site array memory allocation 2896.5M
[03/23 18:08:54     90s] SiteArray: FP blocked sites are writable
[03/23 18:08:54     90s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:08:54     90s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2864.5M, EPOCH TIME: 1679609334.007332
[03/23 18:08:54     90s] Process 2742 wires and vias for routing blockage analysis
[03/23 18:08:54     90s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.011, REAL:0.005, MEM:2896.5M, EPOCH TIME: 1679609334.012382
[03/23 18:08:54     90s] SiteArray: number of non floorplan blocked sites for llg default is 62775
[03/23 18:08:54     90s] Atter site array init, number of instance map data is 0.
[03/23 18:08:54     90s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.041, REAL:0.030, MEM:2896.5M, EPOCH TIME: 1679609334.013550
[03/23 18:08:54     90s] 
[03/23 18:08:54     90s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:08:54     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.034, MEM:2800.5M, EPOCH TIME: 1679609334.014970
[03/23 18:08:54     90s] Begin checking placement ... (start mem=2800.5M, init mem=2800.5M)
[03/23 18:08:54     90s] Begin checking exclusive groups violation ...
[03/23 18:08:54     90s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 18:08:54     90s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 18:08:54     90s] 
[03/23 18:08:54     90s] Running CheckPlace using 6 threads!...
[03/23 18:08:54     90s] 
[03/23 18:08:54     90s] ...checkPlace MT is done!
[03/23 18:08:54     90s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2800.5M, EPOCH TIME: 1679609334.031286
[03/23 18:08:54     90s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2800.5M, EPOCH TIME: 1679609334.032285
[03/23 18:08:54     90s] *info: Placed = 2593          
[03/23 18:08:54     90s] *info: Unplaced = 0           
[03/23 18:08:54     90s] Placement Density:37.59%(33984/90396)
[03/23 18:08:54     90s] Placement Density (including fixed std cells):37.59%(33984/90396)
[03/23 18:08:54     90s] All LLGs are deleted
[03/23 18:08:54     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2593).
[03/23 18:08:54     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:54     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2800.5M, EPOCH TIME: 1679609334.035342
[03/23 18:08:54     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2800.5M, EPOCH TIME: 1679609334.035576
[03/23 18:08:54     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:54     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:08:54     90s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2800.5M)
[03/23 18:08:54     90s] OPERPROF: Finished checkPlace at level 1, CPU:0.101, REAL:0.060, MEM:2800.5M, EPOCH TIME: 1679609334.036476
[03/23 18:08:54     90s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 18:08:54     90s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 18:08:54     90s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 18:08:54     90s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 18:08:54     90s] <CMD> saveDesign db/PE_top_placed_prects.enc
[03/23 18:08:54     90s] #% Begin save design ... (date=03/23 18:08:54, mem=2043.6M)
[03/23 18:08:54     90s] % Begin Save ccopt configuration ... (date=03/23 18:08:54, mem=2043.6M)
[03/23 18:08:54     90s] % End Save ccopt configuration ... (date=03/23 18:08:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=2043.6M, current mem=2043.6M)
[03/23 18:08:54     90s] % Begin Save netlist data ... (date=03/23 18:08:54, mem=2043.6M)
[03/23 18:08:54     90s] Writing Binary DB to db/PE_top_placed_prects.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 18:08:54     90s] % End Save netlist data ... (date=03/23 18:08:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=2044.9M, current mem=2044.9M)
[03/23 18:08:54     90s] Saving symbol-table file in separate thread ...
[03/23 18:08:54     90s] Saving congestion map file in separate thread ...
[03/23 18:08:54     90s] Saving congestion map file db/PE_top_placed_prects.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 18:08:54     90s] % Begin Save AAE data ... (date=03/23 18:08:54, mem=2044.9M)
[03/23 18:08:54     90s] Saving AAE Data ...
[03/23 18:08:54     90s] % End Save AAE data ... (date=03/23 18:08:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=2044.9M, current mem=2044.9M)
[03/23 18:08:54     90s] Saving preference file db/PE_top_placed_prects.enc.dat.tmp/gui.pref.tcl ...
[03/23 18:08:54     90s] Saving mode setting ...
[03/23 18:08:54     90s] Saving global file ...
[03/23 18:08:54     90s] Saving Drc markers ...
[03/23 18:08:54     90s] ... 272 markers are saved ...
[03/23 18:08:54     90s] ... 0 geometry drc markers are saved ...
[03/23 18:08:54     90s] ... 0 antenna drc markers are saved ...
[03/23 18:08:55     90s] % Begin Save routing data ... (date=03/23 18:08:54, mem=2045.1M)
[03/23 18:08:55     90s] Saving route file ...
[03/23 18:08:55     90s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2800.0M) ***
[03/23 18:08:55     90s] % End Save routing data ... (date=03/23 18:08:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2045.1M, current mem=2045.1M)
[03/23 18:08:55     90s] Saving special route data file in separate thread ...
[03/23 18:08:55     90s] Saving PG file in separate thread ...
[03/23 18:08:55     90s] Saving placement file in separate thread ...
[03/23 18:08:55     90s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 18:08:55     90s] Save Adaptive View Pruning View Names to Binary file
[03/23 18:08:55     90s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:55     90s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2830.0M) ***
[03/23 18:08:55     90s] Saving PG file db/PE_top_placed_prects.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 18:08:55 2023)
[03/23 18:08:55     90s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2830.0M) ***
[03/23 18:08:55     90s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:55     90s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:55     90s] Saving property file db/PE_top_placed_prects.enc.dat.tmp/PE_top.prop
[03/23 18:08:55     90s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2822.0M) ***
[03/23 18:08:55     90s] Saving rc congestion map db/PE_top_placed_prects.enc.dat.tmp/PE_top.congmap.gz ...
[03/23 18:08:56     90s] Saving preRoute extracted patterns in file 'db/PE_top_placed_prects.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 18:08:56     90s] Saving preRoute extraction data in directory 'db/PE_top_placed_prects.enc.dat.tmp/extraction/' ...
[03/23 18:08:56     90s] Checksum of RCGrid density data::96
[03/23 18:08:56     90s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:56     90s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:08:56     90s] % Begin Save power constraints data ... (date=03/23 18:08:56, mem=2045.4M)
[03/23 18:08:56     90s] % End Save power constraints data ... (date=03/23 18:08:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2045.4M, current mem=2045.4M)
[03/23 18:08:56     90s] Generated self-contained design PE_top_placed_prects.enc.dat.tmp
[03/23 18:08:56     90s] #% End save design ... (date=03/23 18:08:56, total cpu=0:00:00.6, real=0:00:02.0, peak res=2045.8M, current mem=2045.8M)
[03/23 18:08:56     90s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 18:08:56     90s] 
[03/23 18:09:05     91s] <CMD> zoomBox -84.20300 124.42900 376.82600 537.14800
[03/23 18:09:06     91s] <CMD> zoomBox -41.62700 259.06100 241.50300 512.52300
[03/23 18:09:07     92s] <CMD> zoomBox -129.72700 -13.37800 508.37800 557.86200
[03/23 18:09:07     92s] <CMD> zoomBox -242.96800 -166.26800 640.22200 624.37600
[03/23 18:09:08     92s] <CMD> zoomBox -126.60900 -100.63700 511.49700 470.60400
[03/23 18:09:08     92s] <CMD> zoomBox -42.54000 -53.21900 418.49300 359.50400
[03/23 18:09:09     92s] <CMD> zoomBox -138.95800 -140.91100 611.75900 531.14100
[03/23 18:09:09     92s] <CMD> zoomBox -298.83700 -273.94000 923.58200 820.38600
[03/23 18:09:10     92s] <CMD> zoomBox -78.11700 -1.81700 559.99500 569.42900
[03/23 18:09:11     92s] <CMD> zoomBox 2.79200 145.34700 394.67300 496.16400
[03/23 18:09:11     93s] <CMD> zoomBox -56.98600 36.11200 485.41000 521.67200
[03/23 18:09:12     93s] <CMD> zoomBox -284.43800 -297.35500 754.62500 632.82800
[03/23 18:09:13     93s] <CMD> zoomBox -179.62200 -109.35600 571.10200 562.70200
[03/23 18:09:16     93s] <CMD> zoomBox -135.33600 -36.66300 502.77900 534.58600
[03/23 18:09:17     93s] <CMD> zoomBox -183.99300 -107.17100 566.73100 564.88700
[03/23 18:09:19     94s] <CMD> zoomBox -134.90000 -23.26200 503.21600 547.98800
[03/23 18:09:20     94s] <CMD> zoomBox -27.55200 160.21700 364.33200 511.03700
[03/23 18:09:20     94s] <CMD> zoomBox 38.37200 272.89700 279.03900 488.34500
[03/23 18:09:21     94s] <CMD> zoomBox -57.70500 108.68200 403.33900 521.41500
[03/23 18:09:21     94s] <CMD> zoomBox -184.00000 -107.18000 566.73400 564.88700
[03/23 18:09:24     94s] <CMD> zoomBox -313.43800 -261.61000 725.64000 668.58700
[03/23 18:09:41     97s] <CMD> zoomBox -141.23200 -142.31000 496.89300 428.94800
[03/23 18:09:42     97s] <CMD> zoomBox -65.63500 -72.89900 395.41000 339.83500
[03/23 18:09:44     97s] <CMD> zoomBox -179.93900 -192.44800 570.79800 479.62200
[03/23 18:09:44     97s] <CMD> zoomBox -293.71100 -311.44200 745.37200 618.75900
[03/23 18:09:45     97s] <CMD> zoomBox -465.63700 -448.26000 972.54100 839.21600
[03/23 18:09:46     97s] <CMD> zoomBox -370.75100 -372.07200 851.70100 722.28300
[03/23 18:10:15    101s] <CMD> zoomBox -161.54100 -93.56800 589.19700 578.50300
[03/23 18:10:16    101s] <CMD> zoomBox -213.30000 -170.52100 669.92100 620.15000
[03/23 18:10:24    102s] <CMD> zoomBox -148.85800 -128.70300 601.88000 543.36800
[03/23 18:10:25    102s] <CMD> zoomBox -212.44400 -170.17900 670.77800 620.49300
[03/23 18:10:26    102s] <CMD> zoomBox -183.82200 -131.44600 566.91700 540.62600
[03/23 18:10:34    103s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/23 18:10:34    103s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 18:10:34    103s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 18:10:34    103s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/23 18:10:34    103s] <CMD> setAnalysisMode -cppr both -analysisType onChipVariation
[03/23 18:10:34    103s] <CMD> setExtractRCMode -engine preRoute -effortLevel medium
[03/23 18:10:34    103s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/23 18:10:34    103s] Type 'man IMPEXT-3493' for more detail.
[03/23 18:10:34    103s] <CMD> extractRC
[03/23 18:10:34    103s] Extraction called for design 'PE_top' of instances=2593 and nets=2663 using extraction engine 'preRoute' .
[03/23 18:10:34    103s] PreRoute RC Extraction called for design PE_top.
[03/23 18:10:34    103s] RC Extraction called in multi-corner(1) mode.
[03/23 18:10:34    103s] RCMode: PreRoute
[03/23 18:10:34    103s]       RC Corner Indexes            0   
[03/23 18:10:34    103s] Capacitance Scaling Factor   : 1.00000 
[03/23 18:10:34    103s] Resistance Scaling Factor    : 1.00000 
[03/23 18:10:34    103s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 18:10:34    103s] Clock Res. Scaling Factor    : 1.00000 
[03/23 18:10:34    103s] Shrink Factor                : 1.00000
[03/23 18:10:34    103s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 18:10:34    103s] Using Quantus QRC technology file ...
[03/23 18:10:34    103s] 
[03/23 18:10:34    103s] Trim Metal Layers:
[03/23 18:10:34    103s] LayerId::1 widthSet size::1
[03/23 18:10:34    103s] LayerId::2 widthSet size::1
[03/23 18:10:34    103s] LayerId::3 widthSet size::1
[03/23 18:10:34    103s] LayerId::4 widthSet size::1
[03/23 18:10:34    103s] LayerId::5 widthSet size::1
[03/23 18:10:34    103s] LayerId::6 widthSet size::1
[03/23 18:10:34    103s] LayerId::7 widthSet size::1
[03/23 18:10:34    103s] LayerId::8 widthSet size::1
[03/23 18:10:34    103s] Skipped RC grid update for preRoute extraction.
[03/23 18:10:34    103s] eee: pegSigSF::1.070000
[03/23 18:10:34    103s] Initializing multi-corner resistance tables ...
[03/23 18:10:34    103s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:10:34    103s] eee: l::2 avDens::0.142733 usedTrk::912.062500 availTrk::6390.000000 sigTrk::912.062500
[03/23 18:10:34    103s] eee: l::3 avDens::0.107163 usedTrk::810.152221 availTrk::7560.000000 sigTrk::810.152221
[03/23 18:10:34    103s] eee: l::4 avDens::0.025319 usedTrk::191.415279 availTrk::7560.000000 sigTrk::191.415279
[03/23 18:10:34    103s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:34    103s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:34    103s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:34    103s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:34    103s] {RT rc-typ 0 4 4 0}
[03/23 18:10:34    103s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.811000 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:10:34    103s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2664.449M)
[03/23 18:10:34    103s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[03/23 18:10:34    103s] <CMD> set_ccopt_property target_max_trans -net_type top 0.1
[03/23 18:10:34    103s] <CMD> set_ccopt_property target_max_trans -net_type trunk 0.1
[03/23 18:10:34    103s] <CMD> set_ccopt_property target_skew 0.1
[03/23 18:10:34    103s] <CMD> set_ccopt_property use_inverters true
[03/23 18:10:34    103s] <CMD> set_ccopt_property target_max_trans 0.1
[03/23 18:10:34    103s] <CMD> set_ccopt_property target_skew 0.1
[03/23 18:10:34    103s] <CMD> set_ccopt_property target_insertion_delay 0.1
[03/23 18:10:34    103s] <CMD_INTERNAL> set_ccopt_effort -high
[03/23 18:10:34    103s] **WARN: (IMPCCOPT-2315):	The command 'set_ccopt_effort' will be obsolete and no longer supported. 'set_ccopt_effort -high' is mapped to 'setOptMode -usefulSkewCCOpt extreme'.
[03/23 18:10:34    103s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[03/23 18:10:34    103s] Creating clock tree spec for modes (timing configs): typConstraintMode
[03/23 18:10:34    103s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/23 18:10:34    103s] 
[03/23 18:10:34    103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:10:34    103s] Summary for sequential cells identification: 
[03/23 18:10:34    103s]   Identified SBFF number: 112
[03/23 18:10:34    103s]   Identified MBFF number: 0
[03/23 18:10:34    103s]   Identified SB Latch number: 0
[03/23 18:10:34    103s]   Identified MB Latch number: 0
[03/23 18:10:34    103s]   Not identified SBFF number: 8
[03/23 18:10:34    103s]   Not identified MBFF number: 0
[03/23 18:10:34    103s]   Not identified SB Latch number: 0
[03/23 18:10:34    103s]   Not identified MB Latch number: 0
[03/23 18:10:34    103s]   Number of sequential cells which are not FFs: 34
[03/23 18:10:34    103s]  Visiting view : setupAnalysis
[03/23 18:10:34    103s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:10:34    103s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:10:34    103s]  Visiting view : holdAnalysis
[03/23 18:10:34    103s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:10:34    103s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:10:34    103s] TLC MultiMap info (StdDelay):
[03/23 18:10:34    103s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:10:34    103s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:10:34    103s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:10:34    103s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:10:34    103s]  Setting StdDelay to: 22.7ps
[03/23 18:10:34    103s] 
[03/23 18:10:34    103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:10:34    103s] Reset timing graph...
[03/23 18:10:34    103s] Ignoring AAE DB Resetting ...
[03/23 18:10:34    103s] Reset timing graph done.
[03/23 18:10:34    103s] Ignoring AAE DB Resetting ...
[03/23 18:10:34    103s] Analyzing clock structure...
[03/23 18:10:34    103s] Analyzing clock structure done.
[03/23 18:10:34    103s] Reset timing graph...
[03/23 18:10:34    103s] Ignoring AAE DB Resetting ...
[03/23 18:10:34    103s] Reset timing graph done.
[03/23 18:10:34    103s] Wrote: ccopt.spec
[03/23 18:10:34    103s] <CMD> get_ccopt_clock_trees
[03/23 18:10:34    103s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[03/23 18:10:34    103s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[03/23 18:10:34    103s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[03/23 18:10:34    103s] Extracting original clock gating for clk...
[03/23 18:10:34    103s]   clock_tree clk contains 716 sinks and 0 clock gates.
[03/23 18:10:34    103s] Extracting original clock gating for clk done.
[03/23 18:10:34    103s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -early -clock_tree clk 0.100
[03/23 18:10:34    103s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -late -clock_tree clk 0.100
[03/23 18:10:34    103s] <CMD> set_ccopt_property source_driver -clock_tree clk {INVX2TR/A INVX2TR/Y}
[03/23 18:10:34    103s] <CMD> set_ccopt_property clock_period -pin clk 1.5
[03/23 18:10:34    103s] <CMD> set_ccopt_property timing_connectivity_info {}
[03/23 18:10:34    103s] <CMD> create_ccopt_skew_group -name clk/typConstraintMode -sources clk -auto_sinks
[03/23 18:10:34    103s] The skew group clk/typConstraintMode was created. It contains 716 sinks and 1 sources.
[03/23 18:10:34    103s] <CMD> set_ccopt_property include_source_latency -skew_group clk/typConstraintMode true
[03/23 18:10:34    103s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/typConstraintMode clk
[03/23 18:10:34    103s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/typConstraintMode typConstraintMode
[03/23 18:10:34    103s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/typConstraintMode {worstDelay bestDelay}
[03/23 18:10:34    103s] <CMD> check_ccopt_clock_tree_convergence
[03/23 18:10:34    103s] Checking clock tree convergence...
[03/23 18:10:34    103s] Checking clock tree convergence done.
[03/23 18:10:34    103s] <CMD> get_ccopt_property auto_design_state_for_ilms
[03/23 18:10:34    103s] <CMD> ccopt_design -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts
[03/23 18:10:34    103s] #% Begin ccopt_design (date=03/23 18:10:34, mem=1947.5M)
[03/23 18:10:34    103s] Turning off fast DC mode.
[03/23 18:10:34    103s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:44.0/0:06:52.3 (0.3), mem = 2663.0M
[03/23 18:10:34    103s] Runtime...
[03/23 18:10:34    103s] **INFO: User's settings:
[03/23 18:10:34    103s] setNanoRouteMode -extractThirdPartyCompatible  false
[03/23 18:10:34    103s] setNanoRouteMode -grouteExpTdStdDelay          22.7
[03/23 18:10:34    103s] setNanoRouteMode -routeBottomRoutingLayer      2
[03/23 18:10:34    103s] setNanoRouteMode -routeTopRoutingLayer         4
[03/23 18:10:34    103s] setDesignMode -process                         130
[03/23 18:10:34    103s] setExtractRCMode -coupling_c_th                0.4
[03/23 18:10:34    103s] setExtractRCMode -effortLevel                  medium
[03/23 18:10:34    103s] setExtractRCMode -engine                       preRoute
[03/23 18:10:34    103s] setExtractRCMode -relative_c_th                1
[03/23 18:10:34    103s] setExtractRCMode -total_c_th                   0
[03/23 18:10:34    103s] setDelayCalMode -enable_high_fanout            true
[03/23 18:10:34    103s] setDelayCalMode -engine                        aae
[03/23 18:10:34    103s] setDelayCalMode -ignoreNetLoad                 false
[03/23 18:10:34    103s] setDelayCalMode -socv_accuracy_mode            low
[03/23 18:10:34    103s] setOptMode -activeHoldViews                    { holdAnalysis }
[03/23 18:10:34    103s] setOptMode -activeSetupViews                   { setupAnalysis }
[03/23 18:10:34    103s] setOptMode -addInst                            true
[03/23 18:10:34    103s] setOptMode -addInstancePrefix                  PLACED
[03/23 18:10:34    103s] setOptMode -allEndPoints                       true
[03/23 18:10:34    103s] setOptMode -autoSetupViews                     { setupAnalysis}
[03/23 18:10:34    103s] setOptMode -autoTDGRSetupViews                 { setupAnalysis}
[03/23 18:10:34    103s] setOptMode -drcMargin                          0.1
[03/23 18:10:34    103s] setOptMode -effort                             high
[03/23 18:10:34    103s] setOptMode -fixDrc                             true
[03/23 18:10:34    103s] setOptMode -fixFanoutLoad                      true
[03/23 18:10:34    103s] setOptMode -holdTargetSlack                    0.05
[03/23 18:10:34    103s] setOptMode -maxLength                          1000
[03/23 18:10:34    103s] setOptMode -optimizeFF                         true
[03/23 18:10:34    103s] setOptMode -preserveAllSequential              true
[03/23 18:10:34    103s] setOptMode -restruct                           false
[03/23 18:10:34    103s] setOptMode -setupTargetSlack                   0.05
[03/23 18:10:34    103s] setOptMode -usefulSkew                         false
[03/23 18:10:34    103s] setOptMode -usefulSkewCTS                      true
[03/23 18:10:34    103s] setPlaceMode -place_global_max_density         0.8
[03/23 18:10:34    103s] setPlaceMode -timingDriven                     true
[03/23 18:10:34    103s] 
[03/23 18:10:34    103s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[03/23 18:10:34    103s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/23 18:10:34    103s] Set place::cacheFPlanSiteMark to 1
[03/23 18:10:34    103s] Using CCOpt effort none.
[03/23 18:10:34    103s] CCOpt::Phase::Initialization...
[03/23 18:10:34    103s] Check Prerequisites...
[03/23 18:10:34    103s] Leaving CCOpt scope - CheckPlace...
[03/23 18:10:34    103s] OPERPROF: Starting checkPlace at level 1, MEM:2663.0M, EPOCH TIME: 1679609434.945312
[03/23 18:10:34    103s] Processing tracks to init pin-track alignment.
[03/23 18:10:34    103s] z: 2, totalTracks: 1
[03/23 18:10:34    103s] z: 4, totalTracks: 1
[03/23 18:10:34    103s] z: 6, totalTracks: 1
[03/23 18:10:34    103s] z: 8, totalTracks: 1
[03/23 18:10:34    103s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:34    103s] All LLGs are deleted
[03/23 18:10:34    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:34    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:34    103s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2663.0M, EPOCH TIME: 1679609434.947769
[03/23 18:10:34    103s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2663.0M, EPOCH TIME: 1679609434.948006
[03/23 18:10:34    103s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2663.0M, EPOCH TIME: 1679609434.948128
[03/23 18:10:34    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:34    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:34    103s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2759.0M, EPOCH TIME: 1679609434.950829
[03/23 18:10:34    103s] Max number of tech site patterns supported in site array is 256.
[03/23 18:10:34    103s] Core basic site is IBM13SITE
[03/23 18:10:34    103s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2759.0M, EPOCH TIME: 1679609434.951051
[03/23 18:10:34    104s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 18:10:34    104s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 18:10:34    104s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:2759.0M, EPOCH TIME: 1679609434.955176
[03/23 18:10:34    104s] SiteArray: non-trimmed site array dimensions = 135 x 465
[03/23 18:10:34    104s] SiteArray: use 348,160 bytes
[03/23 18:10:34    104s] SiteArray: current memory after site array memory allocation 2759.0M
[03/23 18:10:34    104s] SiteArray: FP blocked sites are writable
[03/23 18:10:34    104s] SiteArray: number of non floorplan blocked sites for llg default is 62775
[03/23 18:10:34    104s] Atter site array init, number of instance map data is 0.
[03/23 18:10:34    104s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.009, MEM:2727.0M, EPOCH TIME: 1679609434.959813
[03/23 18:10:34    104s] 
[03/23 18:10:34    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:34    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.013, MEM:2663.0M, EPOCH TIME: 1679609434.960727
[03/23 18:10:34    104s] Begin checking placement ... (start mem=2663.0M, init mem=2663.0M)
[03/23 18:10:34    104s] Begin checking exclusive groups violation ...
[03/23 18:10:34    104s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 18:10:34    104s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 18:10:34    104s] 
[03/23 18:10:34    104s] Running CheckPlace using 6 threads!...
[03/23 18:10:34    104s] 
[03/23 18:10:34    104s] ...checkPlace MT is done!
[03/23 18:10:34    104s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2663.0M, EPOCH TIME: 1679609434.974165
[03/23 18:10:34    104s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:2663.0M, EPOCH TIME: 1679609434.975868
[03/23 18:10:34    104s] *info: Placed = 2593          
[03/23 18:10:34    104s] *info: Unplaced = 0           
[03/23 18:10:34    104s] Placement Density:37.59%(33984/90396)
[03/23 18:10:34    104s] Placement Density (including fixed std cells):37.59%(33984/90396)
[03/23 18:10:34    104s] All LLGs are deleted
[03/23 18:10:34    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2593).
[03/23 18:10:34    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:34    104s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2663.0M, EPOCH TIME: 1679609434.977306
[03/23 18:10:34    104s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2663.0M, EPOCH TIME: 1679609434.977589
[03/23 18:10:34    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:34    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:34    104s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2663.0M)
[03/23 18:10:34    104s] OPERPROF: Finished checkPlace at level 1, CPU:0.051, REAL:0.033, MEM:2663.0M, EPOCH TIME: 1679609434.978716
[03/23 18:10:34    104s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 18:10:34    104s] Innovus will update I/O latencies
[03/23 18:10:34    104s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/23 18:10:34    104s] 
[03/23 18:10:34    104s] 
[03/23 18:10:34    104s] 
[03/23 18:10:34    104s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 18:10:34    104s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 18:10:34    104s] Info: 6 threads available for lower-level modules during optimization.
[03/23 18:10:34    104s] Executing ccopt post-processing.
[03/23 18:10:34    104s] Synthesizing clock trees with CCOpt...
[03/23 18:10:34    104s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 18:10:34    104s] CCOpt::Phase::PreparingToBalance...
[03/23 18:10:34    104s] Leaving CCOpt scope - Initializing power interface...
[03/23 18:10:34    104s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:34    104s] 
[03/23 18:10:34    104s] Positive (advancing) pin insertion delays
[03/23 18:10:34    104s] =========================================
[03/23 18:10:34    104s] 
[03/23 18:10:34    104s] Found 0 advancing pin insertion delay (0.000% of 716 clock tree sinks)
[03/23 18:10:34    104s] 
[03/23 18:10:34    104s] Negative (delaying) pin insertion delays
[03/23 18:10:34    104s] ========================================
[03/23 18:10:34    104s] 
[03/23 18:10:34    104s] Found 0 delaying pin insertion delay (0.000% of 716 clock tree sinks)
[03/23 18:10:34    104s] Notify start of optimization...
[03/23 18:10:34    104s] Notify start of optimization done.
[03/23 18:10:34    104s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/23 18:10:34    104s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2663.0M, EPOCH TIME: 1679609434.987445
[03/23 18:10:34    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:34    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:34    104s] All LLGs are deleted
[03/23 18:10:34    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:34    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:34    104s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2663.0M, EPOCH TIME: 1679609434.987656
[03/23 18:10:34    104s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2663.0M, EPOCH TIME: 1679609434.987757
[03/23 18:10:34    104s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2661.0M, EPOCH TIME: 1679609434.987980
[03/23 18:10:34    104s] ### Creating LA Mngr. totSessionCpu=0:01:44 mem=2661.0M
[03/23 18:10:34    104s] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=2661.0M
[03/23 18:10:34    104s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:10:34    104s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:10:34    104s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2660.99 MB )
[03/23 18:10:34    104s] (I)      ================== Layers ==================
[03/23 18:10:34    104s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:34    104s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:10:34    104s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:34    104s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:10:34    104s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:10:34    104s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:10:34    104s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:10:34    104s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:10:34    104s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:10:34    104s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:10:34    104s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:10:34    104s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:10:34    104s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:10:34    104s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:10:34    104s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:10:35    104s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:10:35    104s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:10:35    104s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:10:35    104s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:10:35    104s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:35    104s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:10:35    104s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:35    104s] (I)      Started Import and model ( Curr Mem: 2660.99 MB )
[03/23 18:10:35    104s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:35    104s] (I)      == Non-default Options ==
[03/23 18:10:35    104s] (I)      Maximum routing layer                              : 4
[03/23 18:10:35    104s] (I)      Number of threads                                  : 6
[03/23 18:10:35    104s] (I)      Method to set GCell size                           : row
[03/23 18:10:35    104s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:10:35    104s] (I)      Use row-based GCell size
[03/23 18:10:35    104s] (I)      Use row-based GCell align
[03/23 18:10:35    104s] (I)      layer 0 area = 89000
[03/23 18:10:35    104s] (I)      layer 1 area = 120000
[03/23 18:10:35    104s] (I)      layer 2 area = 120000
[03/23 18:10:35    104s] (I)      layer 3 area = 120000
[03/23 18:10:35    104s] (I)      GCell unit size   : 3600
[03/23 18:10:35    104s] (I)      GCell multiplier  : 1
[03/23 18:10:35    104s] (I)      GCell row height  : 3600
[03/23 18:10:35    104s] (I)      Actual row height : 3600
[03/23 18:10:35    104s] (I)      GCell align ref   : 7000 7000
[03/23 18:10:35    104s] [NR-eGR] Track table information for default rule: 
[03/23 18:10:35    104s] [NR-eGR] M1 has single uniform track structure
[03/23 18:10:35    104s] [NR-eGR] M2 has single uniform track structure
[03/23 18:10:35    104s] [NR-eGR] M3 has single uniform track structure
[03/23 18:10:35    104s] [NR-eGR] M4 has single uniform track structure
[03/23 18:10:35    104s] [NR-eGR] M5 has single uniform track structure
[03/23 18:10:35    104s] [NR-eGR] M6 has single uniform track structure
[03/23 18:10:35    104s] [NR-eGR] MQ has single uniform track structure
[03/23 18:10:35    104s] [NR-eGR] LM has single uniform track structure
[03/23 18:10:35    104s] (I)      ============== Default via ===============
[03/23 18:10:35    104s] (I)      +---+------------------+-----------------+
[03/23 18:10:35    104s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:10:35    104s] (I)      +---+------------------+-----------------+
[03/23 18:10:35    104s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:10:35    104s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 18:10:35    104s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:10:35    104s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:10:35    104s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 18:10:35    104s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:10:35    104s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:10:35    104s] (I)      +---+------------------+-----------------+
[03/23 18:10:35    104s] [NR-eGR] Read 4418 PG shapes
[03/23 18:10:35    104s] [NR-eGR] Read 0 clock shapes
[03/23 18:10:35    104s] [NR-eGR] Read 0 other shapes
[03/23 18:10:35    104s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:10:35    104s] [NR-eGR] #Instance Blockages : 0
[03/23 18:10:35    104s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:10:35    104s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:10:35    104s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:10:35    104s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:10:35    104s] [NR-eGR] #Other Blockages    : 0
[03/23 18:10:35    104s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:10:35    104s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 18:10:35    104s] [NR-eGR] Read 2660 nets ( ignored 0 )
[03/23 18:10:35    104s] (I)      early_global_route_priority property id does not exist.
[03/23 18:10:35    104s] (I)      Read Num Blocks=4418  Num Prerouted Wires=0  Num CS=0
[03/23 18:10:35    104s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 0
[03/23 18:10:35    104s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 0
[03/23 18:10:35    104s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 0
[03/23 18:10:35    104s] (I)      Number of ignored nets                =      0
[03/23 18:10:35    104s] (I)      Number of connected nets              =      0
[03/23 18:10:35    104s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 18:10:35    104s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 18:10:35    104s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:10:35    104s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:10:35    104s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:10:35    104s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:10:35    104s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:10:35    104s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:10:35    104s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:10:35    104s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 18:10:35    104s] (I)      Ndr track 0 does not exist
[03/23 18:10:35    104s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:10:35    104s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:10:35    104s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:10:35    104s] (I)      Site width          :   400  (dbu)
[03/23 18:10:35    104s] (I)      Row height          :  3600  (dbu)
[03/23 18:10:35    104s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:10:35    104s] (I)      GCell width         :  3600  (dbu)
[03/23 18:10:35    104s] (I)      GCell height        :  3600  (dbu)
[03/23 18:10:35    104s] (I)      Grid                :    55   138     4
[03/23 18:10:35    104s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:10:35    104s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:10:35    104s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:10:35    104s] (I)      Default wire width  :   160   200   200   200
[03/23 18:10:35    104s] (I)      Default wire space  :   160   200   200   200
[03/23 18:10:35    104s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:10:35    104s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:10:35    104s] (I)      First track coord   :   400   400   400   400
[03/23 18:10:35    104s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:10:35    104s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:10:35    104s] (I)      Num of masks        :     1     1     1     1
[03/23 18:10:35    104s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:10:35    104s] (I)      --------------------------------------------------------
[03/23 18:10:35    104s] 
[03/23 18:10:35    104s] [NR-eGR] ============ Routing rule table ============
[03/23 18:10:35    104s] [NR-eGR] Rule id: 0  Nets: 2660
[03/23 18:10:35    104s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:10:35    104s] (I)                    Layer    2    3    4 
[03/23 18:10:35    104s] (I)                    Pitch  400  400  400 
[03/23 18:10:35    104s] (I)             #Used tracks    1    1    1 
[03/23 18:10:35    104s] (I)       #Fully used tracks    1    1    1 
[03/23 18:10:35    104s] [NR-eGR] ========================================
[03/23 18:10:35    104s] [NR-eGR] 
[03/23 18:10:35    104s] (I)      =============== Blocked Tracks ===============
[03/23 18:10:35    104s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:35    104s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:10:35    104s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:35    104s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:10:35    104s] (I)      |     2 |   68862 |    14435 |        20.96% |
[03/23 18:10:35    104s] (I)      |     3 |   68695 |    31015 |        45.15% |
[03/23 18:10:35    104s] (I)      |     4 |   68862 |    31392 |        45.59% |
[03/23 18:10:35    104s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:35    104s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2660.99 MB )
[03/23 18:10:35    104s] (I)      Reset routing kernel
[03/23 18:10:35    104s] (I)      Started Global Routing ( Curr Mem: 2660.99 MB )
[03/23 18:10:35    104s] (I)      totalPins=9460  totalGlobalPin=9121 (96.42%)
[03/23 18:10:35    104s] (I)      total 2D Cap : 157189 = (47233 H, 109956 V)
[03/23 18:10:35    104s] [NR-eGR] Layer group 1: route 2660 net(s) in layer range [2, 4]
[03/23 18:10:35    104s] (I)      
[03/23 18:10:35    104s] (I)      ============  Phase 1a Route ============
[03/23 18:10:35    104s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 90
[03/23 18:10:35    104s] (I)      Usage: 17602 = (7347 H, 10255 V) = (15.55% H, 9.33% V) = (2.645e+04um H, 3.692e+04um V)
[03/23 18:10:35    104s] (I)      
[03/23 18:10:35    104s] (I)      ============  Phase 1b Route ============
[03/23 18:10:35    104s] (I)      Usage: 17613 = (7351 H, 10262 V) = (15.56% H, 9.33% V) = (2.646e+04um H, 3.694e+04um V)
[03/23 18:10:35    104s] (I)      Overflow of layer group 1: 6.35% H + 0.03% V. EstWL: 6.340680e+04um
[03/23 18:10:35    104s] (I)      Congestion metric : 6.35%H 0.03%V, 6.38%HV
[03/23 18:10:35    104s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:10:35    104s] (I)      
[03/23 18:10:35    104s] (I)      ============  Phase 1c Route ============
[03/23 18:10:35    104s] (I)      Level2 Grid: 11 x 28
[03/23 18:10:35    104s] (I)      Usage: 17612 = (7351 H, 10261 V) = (15.56% H, 9.33% V) = (2.646e+04um H, 3.694e+04um V)
[03/23 18:10:35    104s] (I)      
[03/23 18:10:35    104s] (I)      ============  Phase 1d Route ============
[03/23 18:10:35    104s] (I)      Usage: 17612 = (7351 H, 10261 V) = (15.56% H, 9.33% V) = (2.646e+04um H, 3.694e+04um V)
[03/23 18:10:35    104s] (I)      
[03/23 18:10:35    104s] (I)      ============  Phase 1e Route ============
[03/23 18:10:35    104s] (I)      Usage: 17680 = (7345 H, 10335 V) = (15.55% H, 9.40% V) = (2.644e+04um H, 3.721e+04um V)
[03/23 18:10:35    104s] [NR-eGR] Early Global Route overflow of layer group 1: 6.31% H + 0.03% V. EstWL: 6.364800e+04um
[03/23 18:10:35    104s] (I)      
[03/23 18:10:35    104s] (I)      ============  Phase 1l Route ============
[03/23 18:10:35    104s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 18:10:35    104s] (I)      Layer  2:      63116     11994         4         369       67446    ( 0.54%) 
[03/23 18:10:35    104s] (I)      Layer  3:      48611      7433       265         909       66159    ( 1.36%) 
[03/23 18:10:35    104s] (I)      Layer  4:      50270      1602         8         468       67347    ( 0.69%) 
[03/23 18:10:35    104s] (I)      Total:        161997     21029       277        1746      200952    ( 0.86%) 
[03/23 18:10:35    104s] (I)      
[03/23 18:10:35    104s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:10:35    104s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 18:10:35    104s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 18:10:35    104s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[03/23 18:10:35    104s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 18:10:35    104s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:10:35    104s] [NR-eGR]      M2 ( 2)         4( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[03/23 18:10:35    104s] [NR-eGR]      M3 ( 3)       149( 2.03%)        16( 0.22%)         4( 0.05%)   ( 2.30%) 
[03/23 18:10:35    104s] [NR-eGR]      M4 ( 4)         8( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[03/23 18:10:35    104s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 18:10:35    104s] [NR-eGR]        Total       161( 0.72%)        16( 0.07%)         4( 0.02%)   ( 0.81%) 
[03/23 18:10:35    104s] [NR-eGR] 
[03/23 18:10:35    104s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 2660.99 MB )
[03/23 18:10:35    104s] (I)      total 2D Cap : 163481 = (49783 H, 113698 V)
[03/23 18:10:35    104s] [NR-eGR] Overflow after Early Global Route 2.26% H + 0.03% V
[03/23 18:10:35    104s] (I)      ============= Track Assignment ============
[03/23 18:10:35    104s] (I)      Started Track Assignment (6T) ( Curr Mem: 2660.99 MB )
[03/23 18:10:35    104s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 18:10:35    104s] (I)      Run Multi-thread track assignment
[03/23 18:10:35    104s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2660.99 MB )
[03/23 18:10:35    104s] (I)      Started Export ( Curr Mem: 2660.99 MB )
[03/23 18:10:35    104s] [NR-eGR]             Length (um)   Vias 
[03/23 18:10:35    104s] [NR-eGR] -------------------------------
[03/23 18:10:35    104s] [NR-eGR]  M1  (1H)             0   9392 
[03/23 18:10:35    104s] [NR-eGR]  M2  (2V)         33017  14398 
[03/23 18:10:35    104s] [NR-eGR]  M3  (3H)         28592    423 
[03/23 18:10:35    104s] [NR-eGR]  M4  (4V)          5805      0 
[03/23 18:10:35    104s] [NR-eGR]  M5  (5H)             0      0 
[03/23 18:10:35    104s] [NR-eGR]  M6  (6V)             0      0 
[03/23 18:10:35    104s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 18:10:35    104s] [NR-eGR]  LM  (8V)             0      0 
[03/23 18:10:35    104s] [NR-eGR] -------------------------------
[03/23 18:10:35    104s] [NR-eGR]      Total        67414  24213 
[03/23 18:10:35    104s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:35    104s] [NR-eGR] Total half perimeter of net bounding box: 53757um
[03/23 18:10:35    104s] [NR-eGR] Total length: 67414um, number of vias: 24213
[03/23 18:10:35    104s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:35    104s] [NR-eGR] Total eGR-routed clock nets wire length: 5057um, number of vias: 2052
[03/23 18:10:35    104s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:35    104s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2660.99 MB )
[03/23 18:10:35    104s] Saved RC grid cleaned up.
[03/23 18:10:35    104s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.12 sec, Curr Mem: 2660.99 MB )
[03/23 18:10:35    104s] (I)      ======================================== Runtime Summary ========================================
[03/23 18:10:35    104s] (I)       Step                                              %       Start      Finish      Real       CPU 
[03/23 18:10:35    104s] (I)      -------------------------------------------------------------------------------------------------
[03/23 18:10:35    104s] (I)       Early Global Route kernel                   100.00%  122.88 sec  123.00 sec  0.12 sec  0.19 sec 
[03/23 18:10:35    104s] (I)       +-Import and model                           21.39%  122.89 sec  122.92 sec  0.02 sec  0.02 sec 
[03/23 18:10:35    104s] (I)       | +-Create place DB                           5.51%  122.89 sec  122.90 sec  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | | +-Import place data                       5.35%  122.89 sec  122.90 sec  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | | | +-Read instances and placement          1.69%  122.89 sec  122.89 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | +-Read nets                             3.40%  122.89 sec  122.90 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | +-Create route DB                          10.70%  122.90 sec  122.91 sec  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | | +-Import route data (6T)                 10.25%  122.90 sec  122.91 sec  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.33%  122.90 sec  122.90 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | | +-Read routing blockages              0.00%  122.90 sec  122.90 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | | +-Read instance blockages             0.46%  122.90 sec  122.90 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | | +-Read PG blockages                   0.43%  122.90 sec  122.90 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | | +-Read clock blockages                0.05%  122.90 sec  122.90 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | | +-Read other blockages                0.05%  122.90 sec  122.90 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | | +-Read halo blockages                 0.03%  122.90 sec  122.90 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | | +-Read boundary cut boxes             0.00%  122.90 sec  122.90 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | +-Read blackboxes                       0.05%  122.90 sec  122.90 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | +-Read prerouted                        0.20%  122.90 sec  122.90 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | +-Read unlegalized nets                 0.27%  122.90 sec  122.91 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | +-Read nets                             0.83%  122.91 sec  122.91 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | +-Set up via pillars                    0.03%  122.91 sec  122.91 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | +-Initialize 3D grid graph              0.04%  122.91 sec  122.91 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | +-Model blockage capacity               1.69%  122.91 sec  122.91 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | | +-Initialize 3D capacity              1.45%  122.91 sec  122.91 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | +-Read aux data                             0.00%  122.91 sec  122.91 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | +-Others data preparation                   0.32%  122.91 sec  122.91 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | +-Create route kernel                       3.89%  122.91 sec  122.92 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       +-Global Routing                             41.98%  122.92 sec  122.96 sec  0.05 sec  0.08 sec 
[03/23 18:10:35    104s] (I)       | +-Initialization                            0.66%  122.92 sec  122.92 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | +-Net group 1                              39.02%  122.92 sec  122.96 sec  0.05 sec  0.08 sec 
[03/23 18:10:35    104s] (I)       | | +-Generate topology (6T)                  3.27%  122.92 sec  122.92 sec  0.00 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | | +-Phase 1a                                6.72%  122.92 sec  122.93 sec  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | | | +-Pattern routing (6T)                  4.45%  122.92 sec  122.93 sec  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.93%  122.93 sec  122.93 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | +-Add via demand to 2D                  0.74%  122.93 sec  122.93 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | +-Phase 1b                                3.54%  122.93 sec  122.94 sec  0.00 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | | | +-Monotonic routing (6T)                3.09%  122.93 sec  122.93 sec  0.00 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | | +-Phase 1c                                3.13%  122.94 sec  122.94 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | +-Two level Routing                     2.90%  122.94 sec  122.94 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | | +-Two Level Routing (Regular)         1.57%  122.94 sec  122.94 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | | +-Two Level Routing (Strong)          0.88%  122.94 sec  122.94 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | +-Phase 1d                                5.49%  122.94 sec  122.95 sec  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | | | +-Detoured routing (6T)                 5.22%  122.94 sec  122.95 sec  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | | +-Phase 1e                                1.60%  122.95 sec  122.95 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | +-Route legalization                    1.29%  122.95 sec  122.95 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | | | +-Legalize Blockage Violations        1.14%  122.95 sec  122.95 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | | +-Phase 1l                               12.28%  122.95 sec  122.96 sec  0.01 sec  0.03 sec 
[03/23 18:10:35    104s] (I)       | | | +-Layer assignment (6T)                11.20%  122.95 sec  122.96 sec  0.01 sec  0.03 sec 
[03/23 18:10:35    104s] (I)       | +-Clean cong LA                             0.00%  122.96 sec  122.96 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       +-Export 3D cong map                          0.87%  122.96 sec  122.97 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | +-Export 2D cong map                        0.28%  122.97 sec  122.97 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       +-Extract Global 3D Wires                     0.54%  122.97 sec  122.97 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       +-Track Assignment (6T)                       9.53%  122.97 sec  122.98 sec  0.01 sec  0.04 sec 
[03/23 18:10:35    104s] (I)       | +-Initialization                            0.10%  122.97 sec  122.97 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | +-Track Assignment Kernel                   9.06%  122.97 sec  122.98 sec  0.01 sec  0.04 sec 
[03/23 18:10:35    104s] (I)       | +-Free Memory                               0.01%  122.98 sec  122.98 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       +-Export                                     17.86%  122.98 sec  123.00 sec  0.02 sec  0.03 sec 
[03/23 18:10:35    104s] (I)       | +-Export DB wires                           6.70%  122.98 sec  122.99 sec  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | | +-Export all nets (6T)                    2.49%  122.98 sec  122.98 sec  0.00 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | | +-Set wire vias (6T)                      3.57%  122.98 sec  122.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       | +-Report wirelength                         8.32%  122.99 sec  123.00 sec  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | +-Update net boxes                          2.23%  123.00 sec  123.00 sec  0.00 sec  0.01 sec 
[03/23 18:10:35    104s] (I)       | +-Update timing                             0.00%  123.00 sec  123.00 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)       +-Postprocess design                          0.75%  123.00 sec  123.00 sec  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)      ======================= Summary by functions ========================
[03/23 18:10:35    104s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 18:10:35    104s] (I)      ---------------------------------------------------------------------
[03/23 18:10:35    104s] (I)        0  Early Global Route kernel           100.00%  0.12 sec  0.19 sec 
[03/23 18:10:35    104s] (I)        1  Global Routing                       41.98%  0.05 sec  0.08 sec 
[03/23 18:10:35    104s] (I)        1  Import and model                     21.39%  0.02 sec  0.02 sec 
[03/23 18:10:35    104s] (I)        1  Export                               17.86%  0.02 sec  0.03 sec 
[03/23 18:10:35    104s] (I)        1  Track Assignment (6T)                 9.53%  0.01 sec  0.04 sec 
[03/23 18:10:35    104s] (I)        1  Export 3D cong map                    0.87%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        1  Postprocess design                    0.75%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        1  Extract Global 3D Wires               0.54%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        2  Net group 1                          39.02%  0.05 sec  0.08 sec 
[03/23 18:10:35    104s] (I)        2  Create route DB                      10.70%  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        2  Track Assignment Kernel               9.06%  0.01 sec  0.04 sec 
[03/23 18:10:35    104s] (I)        2  Report wirelength                     8.32%  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        2  Export DB wires                       6.70%  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        2  Create place DB                       5.51%  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        2  Create route kernel                   3.89%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        2  Update net boxes                      2.23%  0.00 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        2  Initialization                        0.76%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        2  Others data preparation               0.32%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        2  Export 2D cong map                    0.28%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        3  Phase 1l                             12.28%  0.01 sec  0.03 sec 
[03/23 18:10:35    104s] (I)        3  Import route data (6T)               10.25%  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        3  Phase 1a                              6.72%  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        3  Phase 1d                              5.49%  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        3  Import place data                     5.35%  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        3  Set wire vias (6T)                    3.57%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        3  Phase 1b                              3.54%  0.00 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        3  Generate topology (6T)                3.27%  0.00 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        3  Phase 1c                              3.13%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        3  Export all nets (6T)                  2.49%  0.00 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        3  Phase 1e                              1.60%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        4  Layer assignment (6T)                11.20%  0.01 sec  0.03 sec 
[03/23 18:10:35    104s] (I)        4  Detoured routing (6T)                 5.22%  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        4  Pattern routing (6T)                  4.45%  0.01 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        4  Read nets                             4.23%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        4  Monotonic routing (6T)                3.09%  0.00 sec  0.01 sec 
[03/23 18:10:35    104s] (I)        4  Two level Routing                     2.90%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        4  Read blockages ( Layer 2-4 )          2.33%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        4  Model blockage capacity               1.69%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        4  Read instances and placement          1.69%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        4  Route legalization                    1.29%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        4  Pattern Routing Avoiding Blockages    0.93%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        4  Add via demand to 2D                  0.74%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        4  Read unlegalized nets                 0.27%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        4  Read prerouted                        0.20%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        4  Read blackboxes                       0.05%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        5  Two Level Routing (Regular)           1.57%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        5  Initialize 3D capacity                1.45%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        5  Legalize Blockage Violations          1.14%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        5  Two Level Routing (Strong)            0.88%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        5  Read instance blockages               0.46%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        5  Read PG blockages                     0.43%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        5  Read clock blockages                  0.05%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        5  Read other blockages                  0.05%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 18:10:35    104s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:10:35    104s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:10:35    104s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 18:10:35    104s] Legalization setup...
[03/23 18:10:35    104s] Using cell based legalization.
[03/23 18:10:35    104s] Initializing placement interface...
[03/23 18:10:35    104s]   Use check_library -place or consult logv if problems occur.
[03/23 18:10:35    104s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 18:10:35    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:2661.0M, EPOCH TIME: 1679609435.147692
[03/23 18:10:35    104s] Processing tracks to init pin-track alignment.
[03/23 18:10:35    104s] z: 2, totalTracks: 1
[03/23 18:10:35    104s] z: 4, totalTracks: 1
[03/23 18:10:35    104s] z: 6, totalTracks: 1
[03/23 18:10:35    104s] z: 8, totalTracks: 1
[03/23 18:10:35    104s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:35    104s] All LLGs are deleted
[03/23 18:10:35    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:35    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:35    104s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2661.0M, EPOCH TIME: 1679609435.150983
[03/23 18:10:35    104s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2661.0M, EPOCH TIME: 1679609435.151185
[03/23 18:10:35    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2661.0M, EPOCH TIME: 1679609435.151780
[03/23 18:10:35    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:35    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:35    104s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2757.0M, EPOCH TIME: 1679609435.153985
[03/23 18:10:35    104s] Max number of tech site patterns supported in site array is 256.
[03/23 18:10:35    104s] Core basic site is IBM13SITE
[03/23 18:10:35    104s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2757.0M, EPOCH TIME: 1679609435.162480
[03/23 18:10:35    104s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 18:10:35    104s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 18:10:35    104s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.003, MEM:2757.0M, EPOCH TIME: 1679609435.165774
[03/23 18:10:35    104s] SiteArray: non-trimmed site array dimensions = 135 x 465
[03/23 18:10:35    104s] SiteArray: use 348,160 bytes
[03/23 18:10:35    104s] SiteArray: current memory after site array memory allocation 2757.0M
[03/23 18:10:35    104s] SiteArray: FP blocked sites are writable
[03/23 18:10:35    104s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:10:35    104s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2725.0M, EPOCH TIME: 1679609435.169629
[03/23 18:10:35    104s] Process 2742 wires and vias for routing blockage analysis
[03/23 18:10:35    104s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.012, REAL:0.006, MEM:2757.0M, EPOCH TIME: 1679609435.175360
[03/23 18:10:35    104s] SiteArray: number of non floorplan blocked sites for llg default is 62775
[03/23 18:10:35    104s] Atter site array init, number of instance map data is 0.
[03/23 18:10:35    104s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.033, REAL:0.022, MEM:2757.0M, EPOCH TIME: 1679609435.176319
[03/23 18:10:35    104s] 
[03/23 18:10:35    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:35    104s] OPERPROF:     Starting CMU at level 3, MEM:2757.0M, EPOCH TIME: 1679609435.176895
[03/23 18:10:35    104s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:2757.0M, EPOCH TIME: 1679609435.180481
[03/23 18:10:35    104s] 
[03/23 18:10:35    104s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:10:35    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.030, MEM:2661.0M, EPOCH TIME: 1679609435.181714
[03/23 18:10:35    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2661.0M, EPOCH TIME: 1679609435.181807
[03/23 18:10:35    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:2661.0M, EPOCH TIME: 1679609435.186057
[03/23 18:10:35    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2661.0MB).
[03/23 18:10:35    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.053, REAL:0.041, MEM:2661.0M, EPOCH TIME: 1679609435.188319
[03/23 18:10:35    104s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 18:10:35    104s] Initializing placement interface done.
[03/23 18:10:35    104s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 18:10:35    104s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2661.0M, EPOCH TIME: 1679609435.188664
[03/23 18:10:35    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:35    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:35    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:35    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:35    104s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.009, REAL:0.005, MEM:2661.0M, EPOCH TIME: 1679609435.193675
[03/23 18:10:35    104s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:35    104s] Leaving CCOpt scope - Initializing placement interface...
[03/23 18:10:35    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:2661.0M, EPOCH TIME: 1679609435.198587
[03/23 18:10:35    104s] Processing tracks to init pin-track alignment.
[03/23 18:10:35    104s] z: 2, totalTracks: 1
[03/23 18:10:35    104s] z: 4, totalTracks: 1
[03/23 18:10:35    104s] z: 6, totalTracks: 1
[03/23 18:10:35    104s] z: 8, totalTracks: 1
[03/23 18:10:35    104s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:35    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2661.0M, EPOCH TIME: 1679609435.203249
[03/23 18:10:35    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:35    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:35    104s] 
[03/23 18:10:35    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:35    104s] OPERPROF:     Starting CMU at level 3, MEM:2725.0M, EPOCH TIME: 1679609435.221826
[03/23 18:10:35    104s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:2757.0M, EPOCH TIME: 1679609435.225405
[03/23 18:10:35    104s] 
[03/23 18:10:35    104s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:10:35    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.023, MEM:2661.0M, EPOCH TIME: 1679609435.226673
[03/23 18:10:35    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2661.0M, EPOCH TIME: 1679609435.226771
[03/23 18:10:35    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2661.0M, EPOCH TIME: 1679609435.229200
[03/23 18:10:35    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2661.0MB).
[03/23 18:10:35    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.031, MEM:2661.0M, EPOCH TIME: 1679609435.229795
[03/23 18:10:35    104s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:35    104s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:35    104s] (I)      Load db... (mem=2661.0M)
[03/23 18:10:35    104s] (I)      Read data from FE... (mem=2661.0M)
[03/23 18:10:35    104s] (I)      Number of ignored instance 0
[03/23 18:10:35    104s] (I)      Number of inbound cells 0
[03/23 18:10:35    104s] (I)      Number of opened ILM blockages 0
[03/23 18:10:35    104s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/23 18:10:35    104s] (I)      numMoveCells=2593, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 18:10:35    104s] (I)      cell height: 3600, count: 2593
[03/23 18:10:35    104s] (I)      Read rows... (mem=2661.0M)
[03/23 18:10:35    104s] (I)      Done Read rows (cpu=0.000s, mem=2661.0M)
[03/23 18:10:35    104s] (I)      Done Read data from FE (cpu=0.003s, mem=2661.0M)
[03/23 18:10:35    104s] (I)      Done Load db (cpu=0.004s, mem=2661.0M)
[03/23 18:10:35    104s] (I)      Constructing placeable region... (mem=2661.0M)
[03/23 18:10:35    104s] (I)      Constructing bin map
[03/23 18:10:35    104s] (I)      Initialize bin information with width=36000 height=36000
[03/23 18:10:35    104s] (I)      Done constructing bin map
[03/23 18:10:35    104s] (I)      Compute region effective width... (mem=2661.0M)
[03/23 18:10:35    104s] (I)      Done Compute region effective width (cpu=0.000s, mem=2661.0M)
[03/23 18:10:35    104s] (I)      Done Constructing placeable region (cpu=0.001s, mem=2661.0M)
[03/23 18:10:35    104s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 18:10:35    104s] Validating CTS configuration...
[03/23 18:10:35    104s] Checking module port directions...
[03/23 18:10:35    104s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:35    104s] Non-default CCOpt properties:
[03/23 18:10:35    104s]   Public non-default CCOpt properties:
[03/23 18:10:35    104s]     cts_merge_clock_gates is set for at least one object
[03/23 18:10:35    104s]     cts_merge_clock_logic is set for at least one object
[03/23 18:10:35    104s]     route_type is set for at least one object
[03/23 18:10:35    104s]     source_driver is set for at least one object
[03/23 18:10:35    104s]     target_insertion_delay is set for at least one object
[03/23 18:10:35    104s]     target_max_trans is set for at least one object
[03/23 18:10:35    104s]     target_max_trans_sdc is set for at least one object
[03/23 18:10:35    104s]     target_skew is set for at least one object
[03/23 18:10:35    104s]     use_inverters is set for at least one object
[03/23 18:10:35    104s]   Private non-default CCOpt properties:
[03/23 18:10:35    104s]     cluster_when_starting_skewing: 1 (default: false)
[03/23 18:10:35    104s]     mini_not_full_band_size_factor: 0 (default: 100)
[03/23 18:10:35    104s]     r2r_iterations: 5 (default: 1)
[03/23 18:10:35    104s] 
[03/23 18:10:35    104s] Trim Metal Layers:
[03/23 18:10:35    104s] LayerId::1 widthSet size::1
[03/23 18:10:35    104s] LayerId::2 widthSet size::1
[03/23 18:10:35    104s] LayerId::3 widthSet size::1
[03/23 18:10:35    104s] LayerId::4 widthSet size::1
[03/23 18:10:35    104s] LayerId::5 widthSet size::1
[03/23 18:10:35    104s] LayerId::6 widthSet size::1
[03/23 18:10:35    104s] LayerId::7 widthSet size::1
[03/23 18:10:35    104s] LayerId::8 widthSet size::1
[03/23 18:10:35    104s] Updating RC grid for preRoute extraction ...
[03/23 18:10:35    104s] eee: pegSigSF::1.070000
[03/23 18:10:35    104s] Initializing multi-corner resistance tables ...
[03/23 18:10:35    104s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:10:35    104s] eee: l::2 avDens::0.143939 usedTrk::919.771664 availTrk::6390.000000 sigTrk::919.771664
[03/23 18:10:35    104s] eee: l::3 avDens::0.107396 usedTrk::811.916112 availTrk::7560.000000 sigTrk::811.916112
[03/23 18:10:35    104s] eee: l::4 avDens::0.023977 usedTrk::181.263889 availTrk::7560.000000 sigTrk::181.263889
[03/23 18:10:35    104s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:35    104s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:35    104s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:35    104s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:35    104s] {RT rc-typ 0 4 4 0}
[03/23 18:10:35    104s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.086115 aWlH=0.000000 lMod=0 pMax=0.810600 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:10:35    104s] Route type trimming info:
[03/23 18:10:35    104s]   No route type modifications were made.
[03/23 18:10:35    104s] AAE DB initialization (MEM=2670.53 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 18:10:35    104s] Start AAE Lib Loading. (MEM=2670.53)
[03/23 18:10:35    104s] End AAE Lib Loading. (MEM=2689.61 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 18:10:35    104s] End AAE Lib Interpolated Model. (MEM=2689.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.000205
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.000224
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.000238
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.000248
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.000256
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.000283
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.000318
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.000453
[03/23 18:10:35    104s] (I)      Initializing Steiner engine. 
[03/23 18:10:35    104s] (I)      ================== Layers ==================
[03/23 18:10:35    104s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:35    104s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:10:35    104s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:35    104s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:10:35    104s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:10:35    104s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:10:35    104s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:10:35    104s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:10:35    104s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:10:35    104s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:10:35    104s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:10:35    104s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:10:35    104s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:10:35    104s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:10:35    104s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:10:35    104s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:10:35    104s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:10:35    104s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:10:35    104s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:10:35    104s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:35    104s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:10:35    104s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.000598
[03/23 18:10:35    104s] Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 18:10:35    104s] Original list had 8 cells:
[03/23 18:10:35    104s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 18:10:35    104s] Library trimming was not able to trim any cells:
[03/23 18:10:35    104s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00114
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.0013
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00142
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00156
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00171
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00182
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00193
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00205
[03/23 18:10:35    104s] Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 18:10:35    104s] Original list had 9 cells:
[03/23 18:10:35    104s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 18:10:35    104s] New trimmed list has 8 cells:
[03/23 18:10:35    104s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00249
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00381
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00336
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00409
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00423
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00409
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00336
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00443
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00454
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00477
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00477
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00566
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00552
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00552
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00552
[03/23 18:10:35    104s] Accumulated time to calculate placeable region: 0.00561
[03/23 18:10:36    105s] Clock tree balancer configuration for clock_tree clk:
[03/23 18:10:36    105s] Non-default CCOpt properties:
[03/23 18:10:36    105s]   Public non-default CCOpt properties:
[03/23 18:10:36    105s]     cts_merge_clock_gates: true (default: false)
[03/23 18:10:36    105s]     cts_merge_clock_logic: true (default: false)
[03/23 18:10:36    105s]     route_type (leaf): default_route_type_leaf (default: default)
[03/23 18:10:36    105s]     route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 18:10:36    105s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 18:10:36    105s]     source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 18:10:36    105s]     use_inverters: true (default: auto)
[03/23 18:10:36    105s]   No private non-default CCOpt properties
[03/23 18:10:36    105s] For power domain auto-default:
[03/23 18:10:36    105s]   Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 18:10:36    105s]   Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 18:10:36    105s]   Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 18:10:36    105s]   Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 18:10:36    105s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 90396.000um^2
[03/23 18:10:36    105s] Top Routing info:
[03/23 18:10:36    105s]   Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 18:10:36    105s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 18:10:36    105s] Trunk Routing info:
[03/23 18:10:36    105s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 18:10:36    105s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 18:10:36    105s] Leaf Routing info:
[03/23 18:10:36    105s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 18:10:36    105s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 18:10:36    105s] For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 18:10:36    105s]   Slew time target (leaf):    0.100ns
[03/23 18:10:36    105s]   Slew time target (trunk):   0.100ns
[03/23 18:10:36    105s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 18:10:36    105s]   Buffer unit delay: 0.084ns
[03/23 18:10:36    105s]   Buffer max distance: 540.378um
[03/23 18:10:36    105s] Fastest wire driving cells and distances:
[03/23 18:10:36    105s]   Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 18:10:36    105s]   Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 18:10:36    105s]   Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 18:10:36    105s]   Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Logic Sizing Table:
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] ----------------------------------------------------------
[03/23 18:10:36    105s] Cell    Instance count    Source    Eligible library cells
[03/23 18:10:36    105s] ----------------------------------------------------------
[03/23 18:10:36    105s]   (empty table)
[03/23 18:10:36    105s] ----------------------------------------------------------
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 18:10:36    105s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:36    105s] Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 18:10:36    105s]   Sources:                     pin clk
[03/23 18:10:36    105s]   Total number of sinks:       716
[03/23 18:10:36    105s]   Delay constrained sinks:     716
[03/23 18:10:36    105s]   Constrains:                  default
[03/23 18:10:36    105s]   Non-leaf sinks:              0
[03/23 18:10:36    105s]   Ignore pins:                 0
[03/23 18:10:36    105s]  Timing corner worstDelay:setup.late:
[03/23 18:10:36    105s]   Skew target:                 0.100ns
[03/23 18:10:36    105s]   Insertion delay target:      0.100ns
[03/23 18:10:36    105s] Primary reporting skew groups are:
[03/23 18:10:36    105s] skew_group clk/typConstraintMode with 716 clock sinks
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Clock DAG stats initial state:
[03/23 18:10:36    105s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/23 18:10:36    105s]   sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:36    105s]   misc counts      : r=1, pp=0
[03/23 18:10:36    105s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/23 18:10:36    105s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/23 18:10:36    105s] Clock DAG hash initial state: 18139332392488677265 16859454162295556909
[03/23 18:10:36    105s] CTS services accumulated run-time stats initial state:
[03/23 18:10:36    105s]   delay calculator: calls=7038, total_wall_time=0.118s, mean_wall_time=0.017ms
[03/23 18:10:36    105s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 18:10:36    105s]   steiner router: calls=7039, total_wall_time=0.035s, mean_wall_time=0.005ms
[03/23 18:10:36    105s] Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 18:10:36    105s] Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] --------------------------------------------------------------------
[03/23 18:10:36    105s] Layer    Preferred    Route    Res.          Cap.          RC
[03/23 18:10:36    105s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 18:10:36    105s] --------------------------------------------------------------------
[03/23 18:10:36    105s] M1       N            H          0.317         0.288         0.091
[03/23 18:10:36    105s] M2       Y            V          0.186         0.327         0.061
[03/23 18:10:36    105s] M3       Y            H          0.186         0.328         0.061
[03/23 18:10:36    105s] M4       Y            V          0.186         0.327         0.061
[03/23 18:10:36    105s] M5       N            H          0.186         0.328         0.061
[03/23 18:10:36    105s] M6       N            V          0.181         0.323         0.058
[03/23 18:10:36    105s] MQ       N            H          0.075         0.283         0.021
[03/23 18:10:36    105s] LM       N            V          0.068         0.289         0.020
[03/23 18:10:36    105s] --------------------------------------------------------------------
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 18:10:36    105s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Layer information for route type default_route_type_leaf:
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] --------------------------------------------------------------------
[03/23 18:10:36    105s] Layer    Preferred    Route    Res.          Cap.          RC
[03/23 18:10:36    105s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 18:10:36    105s] --------------------------------------------------------------------
[03/23 18:10:36    105s] M1       N            H          0.317         0.213         0.068
[03/23 18:10:36    105s] M2       N            V          0.186         0.267         0.050
[03/23 18:10:36    105s] M3       Y            H          0.186         0.265         0.049
[03/23 18:10:36    105s] M4       Y            V          0.186         0.265         0.049
[03/23 18:10:36    105s] M5       N            H          0.186         0.263         0.049
[03/23 18:10:36    105s] M6       N            V          0.181         0.254         0.046
[03/23 18:10:36    105s] MQ       N            H          0.075         0.240         0.018
[03/23 18:10:36    105s] LM       N            V          0.068         0.231         0.016
[03/23 18:10:36    105s] --------------------------------------------------------------------
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 18:10:36    105s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Layer information for route type default_route_type_nonleaf:
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] --------------------------------------------------------------------
[03/23 18:10:36    105s] Layer    Preferred    Route    Res.          Cap.          RC
[03/23 18:10:36    105s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 18:10:36    105s] --------------------------------------------------------------------
[03/23 18:10:36    105s] M1       N            H          0.317         0.213         0.068
[03/23 18:10:36    105s] M2       N            V          0.186         0.267         0.050
[03/23 18:10:36    105s] M3       Y            H          0.186         0.265         0.049
[03/23 18:10:36    105s] M4       Y            V          0.186         0.265         0.049
[03/23 18:10:36    105s] M5       N            H          0.186         0.263         0.049
[03/23 18:10:36    105s] M6       N            V          0.181         0.254         0.046
[03/23 18:10:36    105s] MQ       N            H          0.075         0.240         0.018
[03/23 18:10:36    105s] LM       N            V          0.068         0.231         0.016
[03/23 18:10:36    105s] --------------------------------------------------------------------
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Via selection for estimated routes (rule default):
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] ------------------------------------------------------------
[03/23 18:10:36    105s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 18:10:36    105s] Range                (Ohm)    (fF)     (fs)     Only
[03/23 18:10:36    105s] ------------------------------------------------------------
[03/23 18:10:36    105s] M1-M2    V1_V        6.000    0.036    0.215    false
[03/23 18:10:36    105s] M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 18:10:36    105s] M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 18:10:36    105s] M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 18:10:36    105s] M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 18:10:36    105s] M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 18:10:36    105s] M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 18:10:36    105s] M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 18:10:36    105s] M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 18:10:36    105s] M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 18:10:36    105s] MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 18:10:36    105s] MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 18:10:36    105s] ------------------------------------------------------------
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 18:10:36    105s] No ideal or dont_touch nets found in the clock tree
[03/23 18:10:36    105s] No dont_touch hnets found in the clock tree
[03/23 18:10:36    105s] No dont_touch hpins found in the clock network.
[03/23 18:10:36    105s] Checking for illegal sizes of clock logic instances...
[03/23 18:10:36    105s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Filtering reasons for cell type: buffer
[03/23 18:10:36    105s] =======================================
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] ------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:36    105s] Clock trees    Power domain    Reason                         Library cells
[03/23 18:10:36    105s] ------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:36    105s] all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 18:10:36    105s] ------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Filtering reasons for cell type: inverter
[03/23 18:10:36    105s] =========================================
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:36    105s] Clock trees    Power domain    Reason                         Library cells
[03/23 18:10:36    105s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:36    105s] all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 18:10:36    105s] all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 18:10:36    105s]                                                                 INVXLTR }
[03/23 18:10:36    105s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/23 18:10:36    105s] CCOpt configuration status: all checks passed.
[03/23 18:10:36    105s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[03/23 18:10:36    105s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/23 18:10:36    105s]   No exclusion drivers are needed.
[03/23 18:10:36    105s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[03/23 18:10:36    105s] Antenna diode management...
[03/23 18:10:36    105s]   Found 0 antenna diodes in the clock trees.
[03/23 18:10:36    105s]   
[03/23 18:10:36    105s] Antenna diode management done.
[03/23 18:10:36    105s] Adding driver cells for primary IOs...
[03/23 18:10:36    105s]   
[03/23 18:10:36    105s]   ----------------------------------------------------------------------------------------------
[03/23 18:10:36    105s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[03/23 18:10:36    105s]   ----------------------------------------------------------------------------------------------
[03/23 18:10:36    105s]     (empty table)
[03/23 18:10:36    105s]   ----------------------------------------------------------------------------------------------
[03/23 18:10:36    105s]   
[03/23 18:10:36    105s]   
[03/23 18:10:36    105s] Adding driver cells for primary IOs done.
[03/23 18:10:36    105s] Adding driver cell for primary IO roots...
[03/23 18:10:36    105s] Adding driver cell for primary IO roots done.
[03/23 18:10:36    105s] Maximizing clock DAG abstraction...
[03/23 18:10:36    105s]   Removing clock DAG drivers
[03/23 18:10:36    105s] Maximizing clock DAG abstraction done.
[03/23 18:10:36    105s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.3 real=0:00:01.2)
[03/23 18:10:36    105s] Synthesizing clock trees...
[03/23 18:10:36    105s]   Preparing To Balance...
[03/23 18:10:36    105s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/23 18:10:36    105s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3056.9M, EPOCH TIME: 1679609436.160701
[03/23 18:10:36    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    105s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.005, MEM:3056.9M, EPOCH TIME: 1679609436.165363
[03/23 18:10:36    105s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:36    105s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 18:10:36    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:3028.3M, EPOCH TIME: 1679609436.165890
[03/23 18:10:36    105s] Processing tracks to init pin-track alignment.
[03/23 18:10:36    105s] z: 2, totalTracks: 1
[03/23 18:10:36    105s] z: 4, totalTracks: 1
[03/23 18:10:36    105s] z: 6, totalTracks: 1
[03/23 18:10:36    105s] z: 8, totalTracks: 1
[03/23 18:10:36    105s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:36    105s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3028.3M, EPOCH TIME: 1679609436.170653
[03/23 18:10:36    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:36    105s] OPERPROF:     Starting CMU at level 3, MEM:3092.3M, EPOCH TIME: 1679609436.193342
[03/23 18:10:36    105s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.006, MEM:3124.3M, EPOCH TIME: 1679609436.198943
[03/23 18:10:36    105s] 
[03/23 18:10:36    105s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:10:36    105s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.030, MEM:3028.3M, EPOCH TIME: 1679609436.200245
[03/23 18:10:36    105s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3028.3M, EPOCH TIME: 1679609436.200356
[03/23 18:10:36    105s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3028.3M, EPOCH TIME: 1679609436.202735
[03/23 18:10:36    105s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3028.3MB).
[03/23 18:10:36    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:3028.3M, EPOCH TIME: 1679609436.203196
[03/23 18:10:36    105s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:36    105s]   Merging duplicate siblings in DAG...
[03/23 18:10:36    105s]     Clock DAG stats before merging:
[03/23 18:10:36    105s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/23 18:10:36    105s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:36    105s]       misc counts      : r=1, pp=0
[03/23 18:10:36    105s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/23 18:10:36    105s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/23 18:10:36    105s]     Clock DAG hash before merging: 18139332392488677265 16859454162295556909
[03/23 18:10:36    105s]     CTS services accumulated run-time stats before merging:
[03/23 18:10:36    105s]       delay calculator: calls=7038, total_wall_time=0.118s, mean_wall_time=0.017ms
[03/23 18:10:36    105s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 18:10:36    105s]       steiner router: calls=7039, total_wall_time=0.035s, mean_wall_time=0.005ms
[03/23 18:10:36    105s]     Resynthesising clock tree into netlist...
[03/23 18:10:36    105s]       Reset timing graph...
[03/23 18:10:36    105s] Ignoring AAE DB Resetting ...
[03/23 18:10:36    105s]       Reset timing graph done.
[03/23 18:10:36    105s]     Resynthesising clock tree into netlist done.
[03/23 18:10:36    105s]     Merging duplicate clock dag driver clones in DAG...
[03/23 18:10:36    105s]     Merging duplicate clock dag driver clones in DAG done.
[03/23 18:10:36    105s]     
[03/23 18:10:36    105s]     Disconnecting clock tree from netlist...
[03/23 18:10:36    105s]     Disconnecting clock tree from netlist done.
[03/23 18:10:36    105s]   Merging duplicate siblings in DAG done.
[03/23 18:10:36    105s]   Applying movement limits...
[03/23 18:10:36    105s]   Applying movement limits done.
[03/23 18:10:36    105s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 18:10:36    105s]   CCOpt::Phase::Construction...
[03/23 18:10:36    105s]   Stage::Clustering...
[03/23 18:10:36    105s]   Clustering...
[03/23 18:10:36    105s]     Clock DAG hash before 'Clustering': 18139332392488677265 16859454162295556909
[03/23 18:10:36    105s]     CTS services accumulated run-time stats before 'Clustering':
[03/23 18:10:36    105s]       delay calculator: calls=7038, total_wall_time=0.118s, mean_wall_time=0.017ms
[03/23 18:10:36    105s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 18:10:36    105s]       steiner router: calls=7039, total_wall_time=0.035s, mean_wall_time=0.005ms
[03/23 18:10:36    105s]     Initialize for clustering...
[03/23 18:10:36    105s]     Clock DAG stats before clustering:
[03/23 18:10:36    105s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/23 18:10:36    105s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:36    105s]       misc counts      : r=1, pp=0
[03/23 18:10:36    105s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/23 18:10:36    105s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/23 18:10:36    105s]     Clock DAG hash before clustering: 18139332392488677265 16859454162295556909
[03/23 18:10:36    105s]     CTS services accumulated run-time stats before clustering:
[03/23 18:10:36    105s]       delay calculator: calls=7038, total_wall_time=0.118s, mean_wall_time=0.017ms
[03/23 18:10:36    105s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 18:10:36    105s]       steiner router: calls=7039, total_wall_time=0.035s, mean_wall_time=0.005ms
[03/23 18:10:36    105s]     Computing max distances from locked parents...
[03/23 18:10:36    105s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/23 18:10:36    105s]     Computing max distances from locked parents done.
[03/23 18:10:36    105s]     Computing optimal clock node locations...
[03/23 18:10:36    105s]       Optimal path computation stats:
[03/23 18:10:36    105s]         Successful          : 0
[03/23 18:10:36    105s]         Unsuccessful        : 0
[03/23 18:10:36    105s]         Immovable           : 1
[03/23 18:10:36    105s]         lockedParentLocation: 0
[03/23 18:10:36    105s]       Unsuccessful details:
[03/23 18:10:36    105s]       
[03/23 18:10:36    105s]     Computing optimal clock node locations done.
[03/23 18:10:36    105s] End AAE Lib Interpolated Model. (MEM=3028.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:36    105s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:36    105s]     Bottom-up phase...
[03/23 18:10:36    105s]     Clustering bottom-up starting from leaves...
[03/23 18:10:36    105s]       Clustering clock_tree clk...
[03/23 18:10:36    106s]       Clustering clock_tree clk done.
[03/23 18:10:36    106s]     Clustering bottom-up starting from leaves done.
[03/23 18:10:36    106s]     Rebuilding the clock tree after clustering...
[03/23 18:10:36    106s]     Rebuilding the clock tree after clustering done.
[03/23 18:10:36    106s]     Clock DAG stats after bottom-up phase:
[03/23 18:10:36    106s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:36    106s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:36    106s]       misc counts      : r=1, pp=0
[03/23 18:10:36    106s]       cell areas       : b=0.000um^2, i=354.240um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
[03/23 18:10:36    106s]       hp wire lengths  : top=0.000um, trunk=672.000um, leaf=1895.200um, total=2567.200um
[03/23 18:10:36    106s]     Clock DAG library cell distribution after bottom-up phase {count}:
[03/23 18:10:36    106s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 3 
[03/23 18:10:36    106s]     Clock DAG hash after bottom-up phase: 3905443205144886202 4799495280352884591
[03/23 18:10:36    106s]     CTS services accumulated run-time stats after bottom-up phase:
[03/23 18:10:36    106s]       delay calculator: calls=7849, total_wall_time=0.154s, mean_wall_time=0.020ms
[03/23 18:10:36    106s]       legalizer: calls=203, total_wall_time=0.003s, mean_wall_time=0.016ms
[03/23 18:10:36    106s]       steiner router: calls=7773, total_wall_time=0.200s, mean_wall_time=0.026ms
[03/23 18:10:36    106s]     Bottom-up phase done. (took cpu=0:00:00.8 real=0:00:00.5)
[03/23 18:10:36    106s]     Legalizing clock trees...
[03/23 18:10:36    106s]     Resynthesising clock tree into netlist...
[03/23 18:10:36    106s]       Reset timing graph...
[03/23 18:10:36    106s] Ignoring AAE DB Resetting ...
[03/23 18:10:36    106s]       Reset timing graph done.
[03/23 18:10:36    106s]     Resynthesising clock tree into netlist done.
[03/23 18:10:36    106s]     Commiting net attributes....
[03/23 18:10:36    106s]     Commiting net attributes. done.
[03/23 18:10:36    106s]     Leaving CCOpt scope - ClockRefiner...
[03/23 18:10:36    106s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3278.3M, EPOCH TIME: 1679609436.717672
[03/23 18:10:36    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.007, MEM:3050.3M, EPOCH TIME: 1679609436.724818
[03/23 18:10:36    106s]     Assigned high priority to 734 instances.
[03/23 18:10:36    106s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[03/23 18:10:36    106s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[03/23 18:10:36    106s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3050.3M, EPOCH TIME: 1679609436.729211
[03/23 18:10:36    106s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3050.3M, EPOCH TIME: 1679609436.729376
[03/23 18:10:36    106s] Processing tracks to init pin-track alignment.
[03/23 18:10:36    106s] z: 2, totalTracks: 1
[03/23 18:10:36    106s] z: 4, totalTracks: 1
[03/23 18:10:36    106s] z: 6, totalTracks: 1
[03/23 18:10:36    106s] z: 8, totalTracks: 1
[03/23 18:10:36    106s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:36    106s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3050.3M, EPOCH TIME: 1679609436.734131
[03/23 18:10:36    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] 
[03/23 18:10:36    106s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:36    106s] OPERPROF:       Starting CMU at level 4, MEM:3114.3M, EPOCH TIME: 1679609436.751026
[03/23 18:10:36    106s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.003, MEM:3146.3M, EPOCH TIME: 1679609436.754355
[03/23 18:10:36    106s] 
[03/23 18:10:36    106s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:10:36    106s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.025, REAL:0.021, MEM:3050.3M, EPOCH TIME: 1679609436.755461
[03/23 18:10:36    106s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3050.3M, EPOCH TIME: 1679609436.755536
[03/23 18:10:36    106s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3050.3M, EPOCH TIME: 1679609436.757687
[03/23 18:10:36    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3050.3MB).
[03/23 18:10:36    106s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.033, REAL:0.029, MEM:3050.3M, EPOCH TIME: 1679609436.758253
[03/23 18:10:36    106s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.033, REAL:0.029, MEM:3050.3M, EPOCH TIME: 1679609436.758314
[03/23 18:10:36    106s] TDRefine: refinePlace mode is spiral
[03/23 18:10:36    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.6
[03/23 18:10:36    106s] OPERPROF: Starting RefinePlace at level 1, MEM:3050.3M, EPOCH TIME: 1679609436.758464
[03/23 18:10:36    106s] *** Starting refinePlace (0:01:46 mem=3050.3M) ***
[03/23 18:10:36    106s] Total net bbox length = 5.572e+04 (2.266e+04 3.306e+04) (ext = 3.356e+03)
[03/23 18:10:36    106s] 
[03/23 18:10:36    106s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:36    106s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:36    106s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:36    106s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:36    106s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3050.3M, EPOCH TIME: 1679609436.765731
[03/23 18:10:36    106s] Starting refinePlace ...
[03/23 18:10:36    106s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:36    106s] One DDP V2 for no tweak run.
[03/23 18:10:36    106s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:36    106s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3117.4M, EPOCH TIME: 1679609436.780220
[03/23 18:10:36    106s] DDP initSite1 nrRow 135 nrJob 135
[03/23 18:10:36    106s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3117.4M, EPOCH TIME: 1679609436.780412
[03/23 18:10:36    106s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3117.4M, EPOCH TIME: 1679609436.780563
[03/23 18:10:36    106s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3117.4M, EPOCH TIME: 1679609436.780649
[03/23 18:10:36    106s] DDP markSite nrRow 135 nrJob 135
[03/23 18:10:36    106s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3117.4M, EPOCH TIME: 1679609436.780831
[03/23 18:10:36    106s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3117.4M, EPOCH TIME: 1679609436.780927
[03/23 18:10:36    106s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 18:10:36    106s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3053.4MB) @(0:01:46 - 0:01:46).
[03/23 18:10:36    106s] Move report: preRPlace moves 5 insts, mean move: 6.00 um, max move: 7.20 um 
[03/23 18:10:36    106s] 	Max move on inst (buff_mult_arr0/CTS_ccl_a_inv_00011): (92.20, 172.60) --> (99.40, 172.60)
[03/23 18:10:36    106s] 	Length: 14 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX20TR
[03/23 18:10:36    106s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 18:10:36    106s] 
[03/23 18:10:36    106s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:10:36    106s] Move report: legalization moves 52 insts, mean move: 2.65 um, max move: 6.80 um spiral
[03/23 18:10:36    106s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U184): (98.60, 349.00) --> (95.40, 345.40)
[03/23 18:10:36    106s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 18:10:36    106s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:10:36    106s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3071.7MB) @(0:01:46 - 0:01:46).
[03/23 18:10:36    106s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:10:36    106s] Move report: Detail placement moves 57 insts, mean move: 2.95 um, max move: 7.20 um 
[03/23 18:10:36    106s] 	Max move on inst (buff_mult_arr0/CTS_ccl_a_inv_00011): (92.20, 172.60) --> (99.40, 172.60)
[03/23 18:10:36    106s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3071.7MB
[03/23 18:10:36    106s] Statistics of distance of Instance movement in refine placement:
[03/23 18:10:36    106s]   maximum (X+Y) =         7.20 um
[03/23 18:10:36    106s]   inst (buff_mult_arr0/CTS_ccl_a_inv_00011) with max move: (92.2, 172.6) -> (99.4, 172.6)
[03/23 18:10:36    106s]   mean    (X+Y) =         2.95 um
[03/23 18:10:36    106s] Summary Report:
[03/23 18:10:36    106s] Instances move: 57 (out of 2611 movable)
[03/23 18:10:36    106s] Instances flipped: 0
[03/23 18:10:36    106s] Mean displacement: 2.95 um
[03/23 18:10:36    106s] Max displacement: 7.20 um (Instance: buff_mult_arr0/CTS_ccl_a_inv_00011) (92.2, 172.6) -> (99.4, 172.6)
[03/23 18:10:36    106s] 	Length: 14 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX20TR
[03/23 18:10:36    106s] Total instances moved : 57
[03/23 18:10:36    106s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.196, REAL:0.136, MEM:3071.7M, EPOCH TIME: 1679609436.901995
[03/23 18:10:36    106s] Total net bbox length = 5.580e+04 (2.270e+04 3.309e+04) (ext = 3.356e+03)
[03/23 18:10:36    106s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3071.7MB
[03/23 18:10:36    106s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3071.7MB) @(0:01:46 - 0:01:46).
[03/23 18:10:36    106s] *** Finished refinePlace (0:01:46 mem=3071.7M) ***
[03/23 18:10:36    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.6
[03/23 18:10:36    106s] OPERPROF: Finished RefinePlace at level 1, CPU:0.204, REAL:0.145, MEM:3071.7M, EPOCH TIME: 1679609436.903325
[03/23 18:10:36    106s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3071.7M, EPOCH TIME: 1679609436.903392
[03/23 18:10:36    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 18:10:36    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:3050.7M, EPOCH TIME: 1679609436.910293
[03/23 18:10:36    106s]     ClockRefiner summary
[03/23 18:10:36    106s]     All clock instances: Moved 21, flipped 5 and cell swapped 0 (out of a total of 734).
[03/23 18:10:36    106s]     The largest move was 7.2 um for buff_mult_arr0/CTS_ccl_a_inv_00014.
[03/23 18:10:36    106s]     Non-sink clock instances: Moved 5, flipped 0 and cell swapped 0 (out of a total of 18).
[03/23 18:10:36    106s]     The largest move was 7.2 um for buff_mult_arr0/CTS_ccl_a_inv_00014.
[03/23 18:10:36    106s]     Clock sinks: Moved 16, flipped 5 and cell swapped 0 (out of a total of 716).
[03/23 18:10:36    106s]     The largest move was 5.2 um for buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG222_S1.
[03/23 18:10:36    106s]     Revert refine place priority changes on 0 instances.
[03/23 18:10:36    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:3050.7M, EPOCH TIME: 1679609436.914585
[03/23 18:10:36    106s] Processing tracks to init pin-track alignment.
[03/23 18:10:36    106s] z: 2, totalTracks: 1
[03/23 18:10:36    106s] z: 4, totalTracks: 1
[03/23 18:10:36    106s] z: 6, totalTracks: 1
[03/23 18:10:36    106s] z: 8, totalTracks: 1
[03/23 18:10:36    106s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:36    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3050.7M, EPOCH TIME: 1679609436.919217
[03/23 18:10:36    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] 
[03/23 18:10:36    106s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:36    106s] OPERPROF:     Starting CMU at level 3, MEM:3114.7M, EPOCH TIME: 1679609436.943316
[03/23 18:10:36    106s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3146.7M, EPOCH TIME: 1679609436.947369
[03/23 18:10:36    106s] 
[03/23 18:10:36    106s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:10:36    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.030, MEM:3050.7M, EPOCH TIME: 1679609436.948820
[03/23 18:10:36    106s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3050.7M, EPOCH TIME: 1679609436.948984
[03/23 18:10:36    106s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3050.7M, EPOCH TIME: 1679609436.952341
[03/23 18:10:36    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3050.7MB).
[03/23 18:10:36    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.039, MEM:3050.7M, EPOCH TIME: 1679609436.953351
[03/23 18:10:36    106s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/23 18:10:36    106s]     Disconnecting clock tree from netlist...
[03/23 18:10:36    106s]     Disconnecting clock tree from netlist done.
[03/23 18:10:36    106s]     Leaving CCOpt scope - Cleaning up placement interface...
[03/23 18:10:36    106s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3050.7M, EPOCH TIME: 1679609436.955580
[03/23 18:10:36    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.009, REAL:0.005, MEM:3050.7M, EPOCH TIME: 1679609436.960466
[03/23 18:10:36    106s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:36    106s]     Leaving CCOpt scope - Initializing placement interface...
[03/23 18:10:36    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:3050.7M, EPOCH TIME: 1679609436.960977
[03/23 18:10:36    106s] Processing tracks to init pin-track alignment.
[03/23 18:10:36    106s] z: 2, totalTracks: 1
[03/23 18:10:36    106s] z: 4, totalTracks: 1
[03/23 18:10:36    106s] z: 6, totalTracks: 1
[03/23 18:10:36    106s] z: 8, totalTracks: 1
[03/23 18:10:36    106s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:36    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3050.7M, EPOCH TIME: 1679609436.965821
[03/23 18:10:36    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:36    106s] 
[03/23 18:10:36    106s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:36    106s] OPERPROF:     Starting CMU at level 3, MEM:3114.7M, EPOCH TIME: 1679609436.990648
[03/23 18:10:36    106s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:3146.7M, EPOCH TIME: 1679609436.995021
[03/23 18:10:36    106s] 
[03/23 18:10:36    106s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:10:36    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.031, MEM:3050.7M, EPOCH TIME: 1679609436.996326
[03/23 18:10:36    106s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3050.7M, EPOCH TIME: 1679609436.996446
[03/23 18:10:36    106s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3050.7M, EPOCH TIME: 1679609436.999608
[03/23 18:10:37    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3050.7MB).
[03/23 18:10:37    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.039, MEM:3050.7M, EPOCH TIME: 1679609437.000373
[03/23 18:10:37    106s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:37    106s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 18:10:37    106s] End AAE Lib Interpolated Model. (MEM=3050.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:37    106s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:37    106s]     
[03/23 18:10:37    106s]     Clock tree legalization - Histogram:
[03/23 18:10:37    106s]     ====================================
[03/23 18:10:37    106s]     
[03/23 18:10:37    106s]     ------------------------------------
[03/23 18:10:37    106s]     Movement (um)        Number of cells
[03/23 18:10:37    106s]     ------------------------------------
[03/23 18:10:37    106s]     [2,3.73333)                 1
[03/23 18:10:37    106s]     [3.73333,5.46667)           0
[03/23 18:10:37    106s]     [5.46667,7.2)               4
[03/23 18:10:37    106s]     ------------------------------------
[03/23 18:10:37    106s]     
[03/23 18:10:37    106s]     
[03/23 18:10:37    106s]     Clock tree legalization - Top 10 Movements:
[03/23 18:10:37    106s]     ===========================================
[03/23 18:10:37    106s]     
[03/23 18:10:37    106s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:37    106s]     Movement (um)    Desired             Achieved            Node
[03/23 18:10:37    106s]                      location            location            
[03/23 18:10:37    106s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:37    106s]          7.2         (92.200,172.600)    (99.400,172.600)    CTS_ccl_a_inv_00011 (a lib_cell CLKINVX20TR) at (99.400,172.600), in power domain auto-default
[03/23 18:10:37    106s]          7.2         (91.800,359.800)    (91.800,352.600)    CTS_ccl_a_inv_00014 (a lib_cell CLKINVX20TR) at (91.800,352.600), in power domain auto-default
[03/23 18:10:37    106s]          6.8         (91.800,172.600)    (85.000,172.600)    CTS_ccl_a_inv_00016 (a lib_cell CLKINVX16TR) at (85.000,172.600), in power domain auto-default
[03/23 18:10:37    106s]          6.8         (91.800,259.000)    (85.000,259.000)    CTS_ccl_a_inv_00015 (a lib_cell CLKINVX16TR) at (85.000,259.000), in power domain auto-default
[03/23 18:10:37    106s]          2           (97.400,352.600)    (99.400,352.600)    CTS_ccl_a_inv_00008 (a lib_cell CLKINVX20TR) at (99.400,352.600), in power domain auto-default
[03/23 18:10:37    106s]          0           (92.900,405.830)    (92.900,405.830)    CTS_ccl_a_inv_00005 (a lib_cell CLKINVX20TR) at (89.800,403.000), in power domain auto-default
[03/23 18:10:37    106s]          0           (52.100,362.630)    (52.100,362.630)    CTS_ccl_a_inv_00004 (a lib_cell CLKINVX20TR) at (49.000,359.800), in power domain auto-default
[03/23 18:10:37    106s]          0           (94.900,355.430)    (94.900,355.430)    CTS_ccl_a_inv_00014 (a lib_cell CLKINVX20TR) at (91.800,352.600), in power domain auto-default
[03/23 18:10:37    106s]          0           (94.900,175.430)    (94.900,175.430)    CTS_ccl_a_inv_00017 (a lib_cell CLKINVX20TR) at (91.800,172.600), in power domain auto-default
[03/23 18:10:37    106s]          0           (9.500,11.370)      (9.500,11.370)      CTS_ccl_a_inv_00018 (a lib_cell CLKINVX20TR) at (7.000,10.600), in power domain auto-default
[03/23 18:10:37    106s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:37    106s]     
[03/23 18:10:37    106s]     Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.3)
[03/23 18:10:37    106s]     Clock DAG stats after 'Clustering':
[03/23 18:10:37    106s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:37    106s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:37    106s]       misc counts      : r=1, pp=0
[03/23 18:10:37    106s]       cell areas       : b=0.000um^2, i=354.240um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
[03/23 18:10:37    106s]       cell capacitance : b=0.000pF, i=0.493pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.493pF
[03/23 18:10:37    106s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:37    106s]       wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.882pF, total=1.123pF
[03/23 18:10:37    106s]       wire lengths     : top=0.000um, trunk=1640.002um, leaf=5162.390um, total=6802.392um
[03/23 18:10:37    106s]       hp wire lengths  : top=0.000um, trunk=689.600um, leaf=1895.200um, total=2584.800um
[03/23 18:10:37    106s]     Clock DAG net violations after 'Clustering':
[03/23 18:10:37    106s]       Remaining Transition : {count=3, worst=[0.075ns, 0.059ns, 0.016ns]} avg=0.050ns sd=0.031ns sum=0.150ns
[03/23 18:10:37    106s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/23 18:10:37    106s]       Trunk : target=0.100ns count=6 avg=0.119ns sd=0.040ns min=0.084ns max=0.175ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 2 > 0.150ns}
[03/23 18:10:37    106s]       Leaf  : target=0.100ns count=13 avg=0.087ns sd=0.005ns min=0.081ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 10 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[03/23 18:10:37    106s]     Clock DAG library cell distribution after 'Clustering' {count}:
[03/23 18:10:37    106s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 3 
[03/23 18:10:37    106s]     Clock DAG hash after 'Clustering': 11626757140467905340 4622119748205106505
[03/23 18:10:37    106s]     CTS services accumulated run-time stats after 'Clustering':
[03/23 18:10:37    106s]       delay calculator: calls=7868, total_wall_time=0.157s, mean_wall_time=0.020ms
[03/23 18:10:37    106s]       legalizer: calls=257, total_wall_time=0.004s, mean_wall_time=0.015ms
[03/23 18:10:37    106s]       steiner router: calls=7792, total_wall_time=0.225s, mean_wall_time=0.029ms
[03/23 18:10:37    106s]     Primary reporting skew groups after 'Clustering':
[03/23 18:10:37    106s]       skew_group clk/typConstraintMode: insertion delay [min=0.347, max=0.393, avg=0.365, sd=0.012], skew [0.046 vs 0.100], 100% {0.347, 0.393} (wid=0.119 ws=0.037) (gid=0.274 gs=0.013)
[03/23 18:10:37    106s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG612_S3/CK
[03/23 18:10:37    106s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG315_S2/CK
[03/23 18:10:37    106s]     Skew group summary after 'Clustering':
[03/23 18:10:37    106s]       skew_group clk/typConstraintMode: insertion delay [min=0.347, max=0.393, avg=0.365, sd=0.012], skew [0.046 vs 0.100], 100% {0.347, 0.393} (wid=0.119 ws=0.037) (gid=0.274 gs=0.013)
[03/23 18:10:37    106s]     Legalizer API calls during this step: 257 succeeded with high effort: 257 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:37    106s]   Clustering done. (took cpu=0:00:01.2 real=0:00:00.8)
[03/23 18:10:37    106s]   
[03/23 18:10:37    106s]   Post-Clustering Statistics Report
[03/23 18:10:37    106s]   =================================
[03/23 18:10:37    106s]   
[03/23 18:10:37    106s]   Fanout Statistics:
[03/23 18:10:37    106s]   
[03/23 18:10:37    106s]   -------------------------------------------------------------------------------------------------------------
[03/23 18:10:37    106s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/23 18:10:37    106s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[03/23 18:10:37    106s]   -------------------------------------------------------------------------------------------------------------
[03/23 18:10:37    106s]   Trunk         7       2.714       1         5        1.704      {3 <= 1, 1 <= 3, 2 <= 4, 1 <= 5}
[03/23 18:10:37    106s]   Leaf         13      55.077      47        67        5.560      {3 <= 51, 6 <= 56, 2 <= 61, 1 <= 66, 1 <= 71}
[03/23 18:10:37    106s]   -------------------------------------------------------------------------------------------------------------
[03/23 18:10:37    106s]   
[03/23 18:10:37    106s]   Clustering Failure Statistics:
[03/23 18:10:37    106s]   
[03/23 18:10:37    106s]   ----------------------------------------------------------
[03/23 18:10:37    106s]   Net Type    Clusters    Clusters    Net Skew    Transition
[03/23 18:10:37    106s]               Tried       Failed      Failures    Failures
[03/23 18:10:37    106s]   ----------------------------------------------------------
[03/23 18:10:37    106s]   Trunk           8           3          1             3
[03/23 18:10:37    106s]   Leaf           55          20          0            20
[03/23 18:10:37    106s]   ----------------------------------------------------------
[03/23 18:10:37    106s]   
[03/23 18:10:37    106s]   Clustering Partition Statistics:
[03/23 18:10:37    106s]   
[03/23 18:10:37    106s]   -------------------------------------------------------------------------------------
[03/23 18:10:37    106s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[03/23 18:10:37    106s]               Fraction    Fraction    Count        Size       Size    Size    Size
[03/23 18:10:37    106s]   -------------------------------------------------------------------------------------
[03/23 18:10:37    106s]   Trunk        0.000       1.000          3          5.667      1      13       6.429
[03/23 18:10:37    106s]   Leaf         0.000       1.000          1        716.000    716     716       0.000
[03/23 18:10:37    106s]   -------------------------------------------------------------------------------------
[03/23 18:10:37    106s]   
[03/23 18:10:37    106s]   
[03/23 18:10:37    106s]   Looking for fanout violations...
[03/23 18:10:37    106s]   Looking for fanout violations done.
[03/23 18:10:37    106s]   CongRepair After Initial Clustering...
[03/23 18:10:37    106s]   Reset timing graph...
[03/23 18:10:37    106s] Ignoring AAE DB Resetting ...
[03/23 18:10:37    106s]   Reset timing graph done.
[03/23 18:10:37    106s]   Leaving CCOpt scope - Early Global Route...
[03/23 18:10:37    106s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3279.7M, EPOCH TIME: 1679609437.062977
[03/23 18:10:37    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 18:10:37    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:37    106s] All LLGs are deleted
[03/23 18:10:37    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:37    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:37    106s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3279.7M, EPOCH TIME: 1679609437.067259
[03/23 18:10:37    106s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3279.7M, EPOCH TIME: 1679609437.067576
[03/23 18:10:37    106s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.011, REAL:0.006, MEM:3050.7M, EPOCH TIME: 1679609437.069322
[03/23 18:10:37    106s]   Clock implementation routing...
[03/23 18:10:37    106s] Net route status summary:
[03/23 18:10:37    106s]   Clock:        19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:37    106s]   Non-clock:  5613 (unrouted=2954, trialRouted=2659, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2954, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:37    106s]     Routing using eGR only...
[03/23 18:10:37    106s]       Early Global Route - eGR only step...
[03/23 18:10:37    106s] (ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
[03/23 18:10:37    106s] (ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
[03/23 18:10:37    106s] (ccopt eGR): Start to route 19 all nets
[03/23 18:10:37    106s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:10:37    106s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:10:37    106s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3050.66 MB )
[03/23 18:10:37    106s] (I)      ================== Layers ==================
[03/23 18:10:37    106s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:37    106s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:10:37    106s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:37    106s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:10:37    106s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:10:37    106s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:10:37    106s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:10:37    106s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:10:37    106s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:10:37    106s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:10:37    106s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:10:37    106s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:10:37    106s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:10:37    106s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:10:37    106s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:10:37    106s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:10:37    106s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:10:37    106s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:10:37    106s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:10:37    106s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:37    106s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:10:37    106s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:37    106s] (I)      Started Import and model ( Curr Mem: 3050.66 MB )
[03/23 18:10:37    106s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:37    106s] (I)      == Non-default Options ==
[03/23 18:10:37    106s] (I)      Clean congestion better                            : true
[03/23 18:10:37    106s] (I)      Estimate vias on DPT layer                         : true
[03/23 18:10:37    106s] (I)      Clean congestion layer assignment rounds           : 3
[03/23 18:10:37    106s] (I)      Layer constraints as soft constraints              : true
[03/23 18:10:37    106s] (I)      Soft top layer                                     : true
[03/23 18:10:37    106s] (I)      Skip prospective layer relax nets                  : true
[03/23 18:10:37    106s] (I)      Better NDR handling                                : true
[03/23 18:10:37    106s] (I)      Improved NDR modeling in LA                        : true
[03/23 18:10:37    106s] (I)      Routing cost fix for NDR handling                  : true
[03/23 18:10:37    106s] (I)      Block tracks for preroutes                         : true
[03/23 18:10:37    106s] (I)      Assign IRoute by net group key                     : true
[03/23 18:10:37    106s] (I)      Block unroutable channels                          : true
[03/23 18:10:37    106s] (I)      Block unroutable channels 3D                       : true
[03/23 18:10:37    106s] (I)      Bound layer relaxed segment wl                     : true
[03/23 18:10:37    106s] (I)      Blocked pin reach length threshold                 : 2
[03/23 18:10:37    106s] (I)      Check blockage within NDR space in TA              : true
[03/23 18:10:37    106s] (I)      Skip must join for term with via pillar            : true
[03/23 18:10:37    106s] (I)      Model find APA for IO pin                          : true
[03/23 18:10:37    106s] (I)      On pin location for off pin term                   : true
[03/23 18:10:37    106s] (I)      Handle EOL spacing                                 : true
[03/23 18:10:37    106s] (I)      Merge PG vias by gap                               : true
[03/23 18:10:37    106s] (I)      Maximum routing layer                              : 4
[03/23 18:10:37    106s] (I)      Route selected nets only                           : true
[03/23 18:10:37    106s] (I)      Refine MST                                         : true
[03/23 18:10:37    106s] (I)      Honor PRL                                          : true
[03/23 18:10:37    106s] (I)      Strong congestion aware                            : true
[03/23 18:10:37    106s] (I)      Improved initial location for IRoutes              : true
[03/23 18:10:37    106s] (I)      Multi panel TA                                     : true
[03/23 18:10:37    106s] (I)      Penalize wire overlap                              : true
[03/23 18:10:37    106s] (I)      Expand small instance blockage                     : true
[03/23 18:10:37    106s] (I)      Reduce via in TA                                   : true
[03/23 18:10:37    106s] (I)      SS-aware routing                                   : true
[03/23 18:10:37    106s] (I)      Improve tree edge sharing                          : true
[03/23 18:10:37    106s] (I)      Improve 2D via estimation                          : true
[03/23 18:10:37    106s] (I)      Refine Steiner tree                                : true
[03/23 18:10:37    106s] (I)      Build spine tree                                   : true
[03/23 18:10:37    106s] (I)      Model pass through capacity                        : true
[03/23 18:10:37    106s] (I)      Extend blockages by a half GCell                   : true
[03/23 18:10:37    106s] (I)      Consider pin shapes                                : true
[03/23 18:10:37    106s] (I)      Consider pin shapes for all nodes                  : true
[03/23 18:10:37    106s] (I)      Consider NR APA                                    : true
[03/23 18:10:37    106s] (I)      Consider IO pin shape                              : true
[03/23 18:10:37    106s] (I)      Fix pin connection bug                             : true
[03/23 18:10:37    106s] (I)      Consider layer RC for local wires                  : true
[03/23 18:10:37    106s] (I)      Route to clock mesh pin                            : true
[03/23 18:10:37    106s] (I)      LA-aware pin escape length                         : 2
[03/23 18:10:37    106s] (I)      Connect multiple ports                             : true
[03/23 18:10:37    106s] (I)      Split for must join                                : true
[03/23 18:10:37    106s] (I)      Number of threads                                  : 6
[03/23 18:10:37    106s] (I)      Routing effort level                               : 10000
[03/23 18:10:37    106s] (I)      Prefer layer length threshold                      : 8
[03/23 18:10:37    106s] (I)      Overflow penalty cost                              : 10
[03/23 18:10:37    106s] (I)      A-star cost                                        : 0.300000
[03/23 18:10:37    106s] (I)      Misalignment cost                                  : 10.000000
[03/23 18:10:37    106s] (I)      Threshold for short IRoute                         : 6
[03/23 18:10:37    106s] (I)      Via cost during post routing                       : 1.000000
[03/23 18:10:37    106s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/23 18:10:37    106s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 18:10:37    106s] (I)      Scenic ratio bound                                 : 3.000000
[03/23 18:10:37    106s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/23 18:10:37    106s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/23 18:10:37    106s] (I)      PG-aware similar topology routing                  : true
[03/23 18:10:37    106s] (I)      Maze routing via cost fix                          : true
[03/23 18:10:37    106s] (I)      Apply PRL on PG terms                              : true
[03/23 18:10:37    106s] (I)      Apply PRL on obs objects                           : true
[03/23 18:10:37    106s] (I)      Handle range-type spacing rules                    : true
[03/23 18:10:37    106s] (I)      PG gap threshold multiplier                        : 10.000000
[03/23 18:10:37    106s] (I)      Parallel spacing query fix                         : true
[03/23 18:10:37    106s] (I)      Force source to root IR                            : true
[03/23 18:10:37    106s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/23 18:10:37    106s] (I)      Do not relax to DPT layer                          : true
[03/23 18:10:37    106s] (I)      No DPT in post routing                             : true
[03/23 18:10:37    106s] (I)      Modeling PG via merging fix                        : true
[03/23 18:10:37    106s] (I)      Shield aware TA                                    : true
[03/23 18:10:37    106s] (I)      Strong shield aware TA                             : true
[03/23 18:10:37    106s] (I)      Overflow calculation fix in LA                     : true
[03/23 18:10:37    106s] (I)      Post routing fix                                   : true
[03/23 18:10:37    106s] (I)      Strong post routing                                : true
[03/23 18:10:37    106s] (I)      Access via pillar from top                         : true
[03/23 18:10:37    106s] (I)      NDR via pillar fix                                 : true
[03/23 18:10:37    106s] (I)      Violation on path threshold                        : 1
[03/23 18:10:37    106s] (I)      Pass through capacity modeling                     : true
[03/23 18:10:37    106s] (I)      Select the non-relaxed segments in post routing stage : true
[03/23 18:10:37    106s] (I)      Select term pin box for io pin                     : true
[03/23 18:10:37    106s] (I)      Penalize NDR sharing                               : true
[03/23 18:10:37    106s] (I)      Enable special modeling                            : false
[03/23 18:10:37    106s] (I)      Keep fixed segments                                : true
[03/23 18:10:37    106s] (I)      Reorder net groups by key                          : true
[03/23 18:10:37    106s] (I)      Increase net scenic ratio                          : true
[03/23 18:10:37    106s] (I)      Method to set GCell size                           : row
[03/23 18:10:37    106s] (I)      Connect multiple ports and must join fix           : true
[03/23 18:10:37    106s] (I)      Avoid high resistance layers                       : true
[03/23 18:10:37    106s] (I)      Model find APA for IO pin fix                      : true
[03/23 18:10:37    106s] (I)      Avoid connecting non-metal layers                  : true
[03/23 18:10:37    106s] (I)      Use track pitch for NDR                            : true
[03/23 18:10:37    106s] (I)      Enable layer relax to lower layer                  : true
[03/23 18:10:37    106s] (I)      Enable layer relax to upper layer                  : true
[03/23 18:10:37    106s] (I)      Top layer relaxation fix                           : true
[03/23 18:10:37    106s] (I)      Handle non-default track width                     : false
[03/23 18:10:37    106s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:10:37    106s] (I)      Use row-based GCell size
[03/23 18:10:37    106s] (I)      Use row-based GCell align
[03/23 18:10:37    106s] (I)      layer 0 area = 89000
[03/23 18:10:37    106s] (I)      layer 1 area = 120000
[03/23 18:10:37    106s] (I)      layer 2 area = 120000
[03/23 18:10:37    106s] (I)      layer 3 area = 120000
[03/23 18:10:37    106s] (I)      GCell unit size   : 3600
[03/23 18:10:37    106s] (I)      GCell multiplier  : 1
[03/23 18:10:37    106s] (I)      GCell row height  : 3600
[03/23 18:10:37    106s] (I)      Actual row height : 3600
[03/23 18:10:37    106s] (I)      GCell align ref   : 7000 7000
[03/23 18:10:37    106s] [NR-eGR] Track table information for default rule: 
[03/23 18:10:37    106s] [NR-eGR] M1 has single uniform track structure
[03/23 18:10:37    106s] [NR-eGR] M2 has single uniform track structure
[03/23 18:10:37    106s] [NR-eGR] M3 has single uniform track structure
[03/23 18:10:37    106s] [NR-eGR] M4 has single uniform track structure
[03/23 18:10:37    106s] [NR-eGR] M5 has single uniform track structure
[03/23 18:10:37    106s] [NR-eGR] M6 has single uniform track structure
[03/23 18:10:37    106s] [NR-eGR] MQ has single uniform track structure
[03/23 18:10:37    106s] [NR-eGR] LM has single uniform track structure
[03/23 18:10:37    106s] (I)      ============== Default via ===============
[03/23 18:10:37    106s] (I)      +---+------------------+-----------------+
[03/23 18:10:37    106s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:10:37    106s] (I)      +---+------------------+-----------------+
[03/23 18:10:37    106s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:10:37    106s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 18:10:37    106s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:10:37    106s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:10:37    106s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 18:10:37    106s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:10:37    106s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:10:37    106s] (I)      +---+------------------+-----------------+
[03/23 18:10:37    106s] [NR-eGR] Read 74 PG shapes
[03/23 18:10:37    106s] [NR-eGR] Read 0 clock shapes
[03/23 18:10:37    106s] [NR-eGR] Read 0 other shapes
[03/23 18:10:37    106s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:10:37    106s] [NR-eGR] #Instance Blockages : 0
[03/23 18:10:37    106s] [NR-eGR] #PG Blockages       : 74
[03/23 18:10:37    106s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:10:37    106s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:10:37    106s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:10:37    106s] [NR-eGR] #Other Blockages    : 0
[03/23 18:10:37    106s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:10:37    106s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 18:10:37    106s] [NR-eGR] Read 2678 nets ( ignored 2659 )
[03/23 18:10:37    106s] [NR-eGR] Connected 0 must-join pins/ports
[03/23 18:10:37    106s] (I)      early_global_route_priority property id does not exist.
[03/23 18:10:37    106s] (I)      Read Num Blocks=3266  Num Prerouted Wires=0  Num CS=0
[03/23 18:10:37    106s] (I)      Layer 1 (V) : #blockages 1108 : #preroutes 0
[03/23 18:10:37    106s] (I)      Layer 2 (H) : #blockages 1608 : #preroutes 0
[03/23 18:10:37    106s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 0
[03/23 18:10:37    106s] (I)      Moved 1 terms for better access 
[03/23 18:10:37    106s] (I)      Number of ignored nets                =      0
[03/23 18:10:37    106s] (I)      Number of connected nets              =      0
[03/23 18:10:37    106s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 18:10:37    106s] (I)      Number of clock nets                  =     19.  Ignored: No
[03/23 18:10:37    106s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:10:37    106s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:10:37    106s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:10:37    106s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:10:37    106s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:10:37    106s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:10:37    106s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:10:37    106s] [NR-eGR] There are 19 clock nets ( 19 with NDR ).
[03/23 18:10:37    106s] (I)      Ndr track 0 does not exist
[03/23 18:10:37    106s] (I)      Ndr track 0 does not exist
[03/23 18:10:37    106s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:10:37    106s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:10:37    106s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:10:37    106s] (I)      Site width          :   400  (dbu)
[03/23 18:10:37    106s] (I)      Row height          :  3600  (dbu)
[03/23 18:10:37    106s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:10:37    106s] (I)      GCell width         :  3600  (dbu)
[03/23 18:10:37    106s] (I)      GCell height        :  3600  (dbu)
[03/23 18:10:37    106s] (I)      Grid                :    55   138     4
[03/23 18:10:37    106s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:10:37    106s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:10:37    106s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:10:37    106s] (I)      Default wire width  :   160   200   200   200
[03/23 18:10:37    106s] (I)      Default wire space  :   160   200   200   200
[03/23 18:10:37    106s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:10:37    106s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:10:37    106s] (I)      First track coord   :   400   400   400   400
[03/23 18:10:37    106s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:10:37    106s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:10:37    106s] (I)      Num of masks        :     1     1     1     1
[03/23 18:10:37    106s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:10:37    106s] (I)      --------------------------------------------------------
[03/23 18:10:37    106s] 
[03/23 18:10:37    106s] [NR-eGR] ============ Routing rule table ============
[03/23 18:10:37    106s] [NR-eGR] Rule id: 0  Nets: 19
[03/23 18:10:37    106s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 18:10:37    106s] (I)                    Layer    2    3    4 
[03/23 18:10:37    106s] (I)                    Pitch  800  800  800 
[03/23 18:10:37    106s] (I)             #Used tracks    2    2    2 
[03/23 18:10:37    106s] (I)       #Fully used tracks    1    1    1 
[03/23 18:10:37    106s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 18:10:37    106s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:10:37    106s] (I)                    Layer    2    3    4 
[03/23 18:10:37    106s] (I)                    Pitch  400  400  400 
[03/23 18:10:37    106s] (I)             #Used tracks    1    1    1 
[03/23 18:10:37    106s] (I)       #Fully used tracks    1    1    1 
[03/23 18:10:37    106s] [NR-eGR] ========================================
[03/23 18:10:37    106s] [NR-eGR] 
[03/23 18:10:37    106s] (I)      =============== Blocked Tracks ===============
[03/23 18:10:37    106s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:37    106s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:10:37    106s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:37    106s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:10:37    106s] (I)      |     2 |   68862 |    14449 |        20.98% |
[03/23 18:10:37    106s] (I)      |     3 |   68695 |    31145 |        45.34% |
[03/23 18:10:37    106s] (I)      |     4 |   68862 |    31728 |        46.07% |
[03/23 18:10:37    106s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:37    106s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3042.66 MB )
[03/23 18:10:37    106s] (I)      Reset routing kernel
[03/23 18:10:37    106s] (I)      Started Global Routing ( Curr Mem: 3042.66 MB )
[03/23 18:10:37    106s] (I)      totalPins=753  totalGlobalPin=752 (99.87%)
[03/23 18:10:37    106s] (I)      total 2D Cap : 83007 = (41520 H, 41487 V)
[03/23 18:10:37    106s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1a Route ============
[03/23 18:10:37    106s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 140
[03/23 18:10:37    106s] (I)      Usage: 1793 = (817 H, 976 V) = (1.97% H, 2.35% V) = (2.941e+03um H, 3.514e+03um V)
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1b Route ============
[03/23 18:10:37    106s] (I)      Usage: 1791 = (818 H, 973 V) = (1.97% H, 2.35% V) = (2.945e+03um H, 3.503e+03um V)
[03/23 18:10:37    106s] (I)      Overflow of layer group 1: 2.42% H + 2.28% V. EstWL: 6.447600e+03um
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1c Route ============
[03/23 18:10:37    106s] (I)      Level2 Grid: 11 x 28
[03/23 18:10:37    106s] (I)      Usage: 1762 = (813 H, 949 V) = (1.96% H, 2.29% V) = (2.927e+03um H, 3.416e+03um V)
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1d Route ============
[03/23 18:10:37    106s] (I)      Usage: 1774 = (824 H, 950 V) = (1.98% H, 2.29% V) = (2.966e+03um H, 3.420e+03um V)
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1e Route ============
[03/23 18:10:37    106s] (I)      Usage: 1773 = (823 H, 950 V) = (1.98% H, 2.29% V) = (2.963e+03um H, 3.420e+03um V)
[03/23 18:10:37    106s] [NR-eGR] Early Global Route overflow of layer group 1: 2.43% H + 1.76% V. EstWL: 6.382800e+03um
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1f Route ============
[03/23 18:10:37    106s] (I)      Usage: 2107 = (995 H, 1112 V) = (2.40% H, 2.68% V) = (3.582e+03um H, 4.003e+03um V)
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1g Route ============
[03/23 18:10:37    106s] (I)      Usage: 1068 = (502 H, 566 V) = (1.21% H, 1.36% V) = (1.807e+03um H, 2.038e+03um V)
[03/23 18:10:37    106s] (I)      #Nets         : 19
[03/23 18:10:37    106s] (I)      #Relaxed nets : 18
[03/23 18:10:37    106s] (I)      Wire length   : 2
[03/23 18:10:37    106s] [NR-eGR] Create a new net group with 18 nets and layer range [2, 4]
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1h Route ============
[03/23 18:10:37    106s] (I)      Usage: 998 = (477 H, 521 V) = (1.15% H, 1.26% V) = (1.717e+03um H, 1.876e+03um V)
[03/23 18:10:37    106s] (I)      total 2D Cap : 151144 = (41520 H, 109624 V)
[03/23 18:10:37    106s] [NR-eGR] Layer group 2: route 18 net(s) in layer range [2, 4]
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1a Route ============
[03/23 18:10:37    106s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 134
[03/23 18:10:37    106s] (I)      Usage: 3814 = (1767 H, 2047 V) = (4.26% H, 1.87% V) = (6.361e+03um H, 7.369e+03um V)
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1b Route ============
[03/23 18:10:37    106s] (I)      Usage: 3814 = (1767 H, 2047 V) = (4.26% H, 1.87% V) = (6.361e+03um H, 7.369e+03um V)
[03/23 18:10:37    106s] (I)      Overflow of layer group 2: 2.14% H + 0.00% V. EstWL: 1.373040e+04um
[03/23 18:10:37    106s] (I)      Congestion metric : 2.14%H 0.00%V, 2.14%HV
[03/23 18:10:37    106s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1c Route ============
[03/23 18:10:37    106s] (I)      Level2 Grid: 11 x 28
[03/23 18:10:37    106s] (I)      Usage: 3816 = (1767 H, 2049 V) = (4.26% H, 1.87% V) = (6.361e+03um H, 7.376e+03um V)
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1d Route ============
[03/23 18:10:37    106s] (I)      Usage: 4268 = (1710 H, 2558 V) = (4.12% H, 2.33% V) = (6.156e+03um H, 9.209e+03um V)
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1e Route ============
[03/23 18:10:37    106s] (I)      Usage: 4282 = (1707 H, 2575 V) = (4.11% H, 2.35% V) = (6.145e+03um H, 9.270e+03um V)
[03/23 18:10:37    106s] [NR-eGR] Early Global Route overflow of layer group 2: 2.49% H + 0.00% V. EstWL: 1.541520e+04um
[03/23 18:10:37    106s] (I)      
[03/23 18:10:37    106s] (I)      ============  Phase 1f Route ============
[03/23 18:10:37    107s] (I)      Usage: 4227 = (1676 H, 2551 V) = (4.04% H, 2.33% V) = (6.034e+03um H, 9.184e+03um V)
[03/23 18:10:37    107s] (I)      
[03/23 18:10:37    107s] (I)      ============  Phase 1g Route ============
[03/23 18:10:37    107s] (I)      Usage: 4156 = (1669 H, 2487 V) = (4.02% H, 2.27% V) = (6.008e+03um H, 8.953e+03um V)
[03/23 18:10:37    107s] (I)      
[03/23 18:10:37    107s] (I)      ============  Phase 1h Route ============
[03/23 18:10:37    107s] (I)      Usage: 4156 = (1669 H, 2487 V) = (4.02% H, 2.27% V) = (6.008e+03um H, 8.953e+03um V)
[03/23 18:10:37    107s] (I)      
[03/23 18:10:37    107s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:10:37    107s] [NR-eGR]                        OverCon           OverCon            
[03/23 18:10:37    107s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 18:10:37    107s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/23 18:10:37    107s] [NR-eGR] ---------------------------------------------------------------
[03/23 18:10:37    107s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:10:37    107s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:10:37    107s] [NR-eGR]      M3 ( 3)        24( 0.33%)         1( 0.01%)   ( 0.34%) 
[03/23 18:10:37    107s] [NR-eGR]      M4 ( 4)        12( 0.16%)         0( 0.00%)   ( 0.16%) 
[03/23 18:10:37    107s] [NR-eGR] ---------------------------------------------------------------
[03/23 18:10:37    107s] [NR-eGR]        Total        36( 0.16%)         1( 0.00%)   ( 0.17%) 
[03/23 18:10:37    107s] [NR-eGR] 
[03/23 18:10:37    107s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.25 sec, Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] (I)      total 2D Cap : 163111 = (49694 H, 113417 V)
[03/23 18:10:37    107s] [NR-eGR] Overflow after Early Global Route 0.34% H + 0.00% V
[03/23 18:10:37    107s] (I)      ============= Track Assignment ============
[03/23 18:10:37    107s] (I)      Started Track Assignment (6T) ( Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 18:10:37    107s] (I)      Run Multi-thread track assignment
[03/23 18:10:37    107s] (I)      Finished Track Assignment (6T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] (I)      Started Export ( Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] [NR-eGR]             Length (um)   Vias 
[03/23 18:10:37    107s] [NR-eGR] -------------------------------
[03/23 18:10:37    107s] [NR-eGR]  M1  (1H)             0   9428 
[03/23 18:10:37    107s] [NR-eGR]  M2  (2V)         33243  14238 
[03/23 18:10:37    107s] [NR-eGR]  M3  (3H)         28675    759 
[03/23 18:10:37    107s] [NR-eGR]  M4  (4V)          7712      0 
[03/23 18:10:37    107s] [NR-eGR]  M5  (5H)             0      0 
[03/23 18:10:37    107s] [NR-eGR]  M6  (6V)             0      0 
[03/23 18:10:37    107s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 18:10:37    107s] [NR-eGR]  LM  (8V)             0      0 
[03/23 18:10:37    107s] [NR-eGR] -------------------------------
[03/23 18:10:37    107s] [NR-eGR]      Total        69630  24425 
[03/23 18:10:37    107s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:37    107s] [NR-eGR] Total half perimeter of net bounding box: 55796um
[03/23 18:10:37    107s] [NR-eGR] Total length: 69630um, number of vias: 24425
[03/23 18:10:37    107s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:37    107s] [NR-eGR] Total eGR-routed clock nets wire length: 7273um, number of vias: 2264
[03/23 18:10:37    107s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:37    107s] [NR-eGR] Report for selected net(s) only.
[03/23 18:10:37    107s] [NR-eGR]             Length (um)  Vias 
[03/23 18:10:37    107s] [NR-eGR] ------------------------------
[03/23 18:10:37    107s] [NR-eGR]  M1  (1H)             0   752 
[03/23 18:10:37    107s] [NR-eGR]  M2  (2V)          2699  1155 
[03/23 18:10:37    107s] [NR-eGR]  M3  (3H)          2655   357 
[03/23 18:10:37    107s] [NR-eGR]  M4  (4V)          1919     0 
[03/23 18:10:37    107s] [NR-eGR]  M5  (5H)             0     0 
[03/23 18:10:37    107s] [NR-eGR]  M6  (6V)             0     0 
[03/23 18:10:37    107s] [NR-eGR]  MQ  (7H)             0     0 
[03/23 18:10:37    107s] [NR-eGR]  LM  (8V)             0     0 
[03/23 18:10:37    107s] [NR-eGR] ------------------------------
[03/23 18:10:37    107s] [NR-eGR]      Total         7273  2264 
[03/23 18:10:37    107s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:37    107s] [NR-eGR] Total half perimeter of net bounding box: 2603um
[03/23 18:10:37    107s] [NR-eGR] Total length: 7273um, number of vias: 2264
[03/23 18:10:37    107s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:37    107s] [NR-eGR] Total routed clock nets wire length: 7273um, number of vias: 2264
[03/23 18:10:37    107s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:37    107s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.32 sec, Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] (I)      ======================================== Runtime Summary ========================================
[03/23 18:10:37    107s] (I)       Step                                              %       Start      Finish      Real       CPU 
[03/23 18:10:37    107s] (I)      -------------------------------------------------------------------------------------------------
[03/23 18:10:37    107s] (I)       Early Global Route kernel                   100.00%  125.00 sec  125.33 sec  0.32 sec  0.38 sec 
[03/23 18:10:37    107s] (I)       +-Import and model                           10.50%  125.01 sec  125.05 sec  0.03 sec  0.03 sec 
[03/23 18:10:37    107s] (I)       | +-Create place DB                           3.37%  125.01 sec  125.02 sec  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)       | | +-Import place data                       3.31%  125.01 sec  125.02 sec  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)       | | | +-Read instances and placement          1.09%  125.01 sec  125.02 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Read nets                             2.01%  125.02 sec  125.02 sec  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)       | +-Create route DB                           5.22%  125.03 sec  125.04 sec  0.02 sec  0.02 sec 
[03/23 18:10:37    107s] (I)       | | +-Import route data (6T)                  4.26%  125.03 sec  125.04 sec  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.80%  125.03 sec  125.03 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Read routing blockages              0.00%  125.03 sec  125.03 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Read instance blockages             0.14%  125.03 sec  125.03 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Read PG blockages                   0.23%  125.03 sec  125.03 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Read clock blockages                0.02%  125.03 sec  125.03 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Read other blockages                0.03%  125.03 sec  125.03 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Read halo blockages                 0.01%  125.03 sec  125.03 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Read boundary cut boxes             0.00%  125.03 sec  125.03 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Read blackboxes                       0.01%  125.03 sec  125.03 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Read prerouted                        0.20%  125.03 sec  125.04 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Read unlegalized nets                 0.09%  125.04 sec  125.04 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Read nets                             0.06%  125.04 sec  125.04 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Set up via pillars                    0.00%  125.04 sec  125.04 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Initialize 3D grid graph              0.10%  125.04 sec  125.04 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Model blockage capacity               0.76%  125.04 sec  125.04 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Initialize 3D capacity              0.66%  125.04 sec  125.04 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Move terms for access (6T)            0.56%  125.04 sec  125.04 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | +-Read aux data                             0.00%  125.04 sec  125.04 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | +-Others data preparation                   0.03%  125.04 sec  125.04 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | +-Create route kernel                       1.56%  125.04 sec  125.05 sec  0.01 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       +-Global Routing                             76.47%  125.05 sec  125.29 sec  0.25 sec  0.29 sec 
[03/23 18:10:37    107s] (I)       | +-Initialization                            0.04%  125.05 sec  125.05 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | +-Net group 1                              34.98%  125.05 sec  125.16 sec  0.11 sec  0.13 sec 
[03/23 18:10:37    107s] (I)       | | +-Generate topology (6T)                  0.72%  125.05 sec  125.05 sec  0.00 sec  0.01 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1a                                2.03%  125.05 sec  125.06 sec  0.01 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Pattern routing (6T)                  1.39%  125.05 sec  125.06 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.27%  125.06 sec  125.06 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1b                                0.95%  125.06 sec  125.06 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Monotonic routing (6T)                0.76%  125.06 sec  125.06 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1c                                0.56%  125.06 sec  125.06 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Two level Routing                     0.48%  125.06 sec  125.06 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Two Level Routing (Regular)         0.17%  125.06 sec  125.06 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  125.06 sec  125.06 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1d                               19.12%  125.06 sec  125.13 sec  0.06 sec  0.07 sec 
[03/23 18:10:37    107s] (I)       | | | +-Detoured routing (6T)                19.04%  125.06 sec  125.13 sec  0.06 sec  0.07 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1e                                0.27%  125.13 sec  125.13 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Route legalization                    0.16%  125.13 sec  125.13 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Legalize Blockage Violations        0.11%  125.13 sec  125.13 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1f                                8.26%  125.13 sec  125.15 sec  0.03 sec  0.03 sec 
[03/23 18:10:37    107s] (I)       | | | +-Congestion clean                      8.17%  125.13 sec  125.15 sec  0.03 sec  0.03 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1g                                0.86%  125.15 sec  125.16 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Post Routing                          0.80%  125.15 sec  125.16 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1h                                0.07%  125.16 sec  125.16 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Post Routing                          0.02%  125.16 sec  125.16 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Layer assignment (6T)                   1.10%  125.16 sec  125.16 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | +-Net group 2                              40.48%  125.16 sec  125.29 sec  0.13 sec  0.16 sec 
[03/23 18:10:37    107s] (I)       | | +-Generate topology (6T)                  0.44%  125.16 sec  125.16 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1a                                1.05%  125.16 sec  125.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Pattern routing (6T)                  0.70%  125.16 sec  125.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  125.17 sec  125.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Add via demand to 2D                  0.03%  125.17 sec  125.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1b                                1.62%  125.17 sec  125.17 sec  0.01 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Monotonic routing (6T)                1.42%  125.17 sec  125.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1c                                0.47%  125.17 sec  125.18 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Two level Routing                     0.40%  125.17 sec  125.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Two Level Routing (Regular)         0.10%  125.17 sec  125.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Two Level Routing (Strong)          0.14%  125.17 sec  125.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1d                               21.18%  125.18 sec  125.24 sec  0.07 sec  0.09 sec 
[03/23 18:10:37    107s] (I)       | | | +-Detoured routing (6T)                21.08%  125.18 sec  125.24 sec  0.07 sec  0.09 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1e                                0.20%  125.24 sec  125.24 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Route legalization                    0.09%  125.24 sec  125.24 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | | +-Legalize Blockage Violations        0.04%  125.24 sec  125.24 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1f                                8.93%  125.24 sec  125.27 sec  0.03 sec  0.03 sec 
[03/23 18:10:37    107s] (I)       | | | +-Congestion clean                      8.85%  125.24 sec  125.27 sec  0.03 sec  0.03 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1g                                0.85%  125.27 sec  125.28 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Post Routing                          0.78%  125.27 sec  125.28 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Phase 1h                                0.61%  125.28 sec  125.28 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | | +-Post Routing                          0.54%  125.28 sec  125.28 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Layer assignment (6T)                   3.32%  125.28 sec  125.29 sec  0.01 sec  0.02 sec 
[03/23 18:10:37    107s] (I)       +-Export 3D cong map                          0.52%  125.29 sec  125.30 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | +-Export 2D cong map                        0.12%  125.30 sec  125.30 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       +-Extract Global 3D Wires                     0.01%  125.30 sec  125.30 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       +-Track Assignment (6T)                       2.17%  125.30 sec  125.30 sec  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)       | +-Initialization                            0.02%  125.30 sec  125.30 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | +-Track Assignment Kernel                   1.97%  125.30 sec  125.30 sec  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)       | +-Free Memory                               0.00%  125.30 sec  125.30 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       +-Export                                      6.83%  125.30 sec  125.33 sec  0.02 sec  0.03 sec 
[03/23 18:10:37    107s] (I)       | +-Export DB wires                           1.41%  125.30 sec  125.31 sec  0.00 sec  0.01 sec 
[03/23 18:10:37    107s] (I)       | | +-Export all nets (6T)                    0.77%  125.30 sec  125.31 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | | +-Set wire vias (6T)                      0.51%  125.31 sec  125.31 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       | +-Report wirelength                         4.34%  125.31 sec  125.32 sec  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)       | +-Update net boxes                          0.86%  125.32 sec  125.32 sec  0.00 sec  0.01 sec 
[03/23 18:10:37    107s] (I)       | +-Update timing                             0.01%  125.32 sec  125.32 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)       +-Postprocess design                          0.14%  125.33 sec  125.33 sec  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)      ======================= Summary by functions ========================
[03/23 18:10:37    107s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 18:10:37    107s] (I)      ---------------------------------------------------------------------
[03/23 18:10:37    107s] (I)        0  Early Global Route kernel           100.00%  0.32 sec  0.38 sec 
[03/23 18:10:37    107s] (I)        1  Global Routing                       76.47%  0.25 sec  0.29 sec 
[03/23 18:10:37    107s] (I)        1  Import and model                     10.50%  0.03 sec  0.03 sec 
[03/23 18:10:37    107s] (I)        1  Export                                6.83%  0.02 sec  0.03 sec 
[03/23 18:10:37    107s] (I)        1  Track Assignment (6T)                 2.17%  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        1  Export 3D cong map                    0.52%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        1  Postprocess design                    0.14%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        2  Net group 2                          40.48%  0.13 sec  0.16 sec 
[03/23 18:10:37    107s] (I)        2  Net group 1                          34.98%  0.11 sec  0.13 sec 
[03/23 18:10:37    107s] (I)        2  Create route DB                       5.22%  0.02 sec  0.02 sec 
[03/23 18:10:37    107s] (I)        2  Report wirelength                     4.34%  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        2  Create place DB                       3.37%  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        2  Track Assignment Kernel               1.97%  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        2  Create route kernel                   1.56%  0.01 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        2  Export DB wires                       1.41%  0.00 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        2  Update net boxes                      0.86%  0.00 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        2  Export 2D cong map                    0.12%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        2  Initialization                        0.06%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        2  Others data preparation               0.03%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        2  Update timing                         0.01%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        3  Phase 1d                             40.30%  0.13 sec  0.16 sec 
[03/23 18:10:37    107s] (I)        3  Phase 1f                             17.19%  0.06 sec  0.05 sec 
[03/23 18:10:37    107s] (I)        3  Layer assignment (6T)                 4.42%  0.01 sec  0.03 sec 
[03/23 18:10:37    107s] (I)        3  Import route data (6T)                4.26%  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        3  Import place data                     3.31%  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        3  Phase 1a                              3.08%  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        3  Phase 1b                              2.57%  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        3  Phase 1g                              1.71%  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        3  Generate topology (6T)                1.17%  0.00 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        3  Phase 1c                              1.03%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        3  Export all nets (6T)                  0.77%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        3  Phase 1h                              0.69%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        3  Set wire vias (6T)                    0.51%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        3  Phase 1e                              0.47%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Detoured routing (6T)                40.12%  0.13 sec  0.16 sec 
[03/23 18:10:37    107s] (I)        4  Congestion clean                     17.02%  0.05 sec  0.05 sec 
[03/23 18:10:37    107s] (I)        4  Monotonic routing (6T)                2.17%  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        4  Post Routing                          2.14%  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        4  Pattern routing (6T)                  2.08%  0.01 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Read nets                             2.07%  0.01 sec  0.01 sec 
[03/23 18:10:37    107s] (I)        4  Read instances and placement          1.09%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Two level Routing                     0.89%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Read blockages ( Layer 2-4 )          0.80%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Model blockage capacity               0.76%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Move terms for access (6T)            0.56%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Pattern Routing Avoiding Blockages    0.39%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Route legalization                    0.25%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Read prerouted                        0.20%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Initialize 3D grid graph              0.10%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Read unlegalized nets                 0.09%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Add via demand to 2D                  0.03%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        5  Initialize 3D capacity                0.66%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        5  Two Level Routing (Strong)            0.29%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        5  Two Level Routing (Regular)           0.27%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        5  Read PG blockages                     0.23%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        5  Legalize Blockage Violations          0.15%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        5  Read instance blockages               0.14%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 18:10:37    107s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:10:37    107s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:10:37    107s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
[03/23 18:10:37    107s]     Routing using eGR only done.
[03/23 18:10:37    107s] Net route status summary:
[03/23 18:10:37    107s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:37    107s]   Non-clock:  5613 (unrouted=2954, trialRouted=2659, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2954, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:37    107s] 
[03/23 18:10:37    107s] CCOPT: Done with clock implementation routing.
[03/23 18:10:37    107s] 
[03/23 18:10:37    107s]   Clock implementation routing done.
[03/23 18:10:37    107s]   Fixed 19 wires.
[03/23 18:10:37    107s]   CCOpt: Starting congestion repair using flow wrapper...
[03/23 18:10:37    107s]     Congestion Repair...
[03/23 18:10:37    107s] *** IncrReplace #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:47.2/0:06:54.9 (0.3), mem = 3050.7M
[03/23 18:10:37    107s] Info: Disable timing driven in postCTS congRepair.
[03/23 18:10:37    107s] 
[03/23 18:10:37    107s] Starting congRepair ...
[03/23 18:10:37    107s] User Input Parameters:
[03/23 18:10:37    107s] - Congestion Driven    : On
[03/23 18:10:37    107s] - Timing Driven        : Off
[03/23 18:10:37    107s] - Area-Violation Based : On
[03/23 18:10:37    107s] - Start Rollback Level : -5
[03/23 18:10:37    107s] - Legalized            : On
[03/23 18:10:37    107s] - Window Based         : Off
[03/23 18:10:37    107s] - eDen incr mode       : Off
[03/23 18:10:37    107s] - Small incr mode      : Off
[03/23 18:10:37    107s] 
[03/23 18:10:37    107s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3050.7M, EPOCH TIME: 1679609437.506825
[03/23 18:10:37    107s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:10:37    107s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:10:37    107s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:3050.7M, EPOCH TIME: 1679609437.512080
[03/23 18:10:37    107s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3050.7M, EPOCH TIME: 1679609437.512198
[03/23 18:10:37    107s] Starting Early Global Route congestion estimation: mem = 3050.7M
[03/23 18:10:37    107s] (I)      ================== Layers ==================
[03/23 18:10:37    107s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:37    107s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:10:37    107s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:37    107s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:10:37    107s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:10:37    107s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:10:37    107s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:10:37    107s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:10:37    107s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:10:37    107s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:10:37    107s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:10:37    107s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:10:37    107s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:10:37    107s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:10:37    107s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:10:37    107s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:10:37    107s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:10:37    107s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:10:37    107s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:10:37    107s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:37    107s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:10:37    107s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:37    107s] (I)      Started Import and model ( Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:37    107s] (I)      == Non-default Options ==
[03/23 18:10:37    107s] (I)      Maximum routing layer                              : 4
[03/23 18:10:37    107s] (I)      Number of threads                                  : 6
[03/23 18:10:37    107s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 18:10:37    107s] (I)      Method to set GCell size                           : row
[03/23 18:10:37    107s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:10:37    107s] (I)      Use row-based GCell size
[03/23 18:10:37    107s] (I)      Use row-based GCell align
[03/23 18:10:37    107s] (I)      layer 0 area = 89000
[03/23 18:10:37    107s] (I)      layer 1 area = 120000
[03/23 18:10:37    107s] (I)      layer 2 area = 120000
[03/23 18:10:37    107s] (I)      layer 3 area = 120000
[03/23 18:10:37    107s] (I)      GCell unit size   : 3600
[03/23 18:10:37    107s] (I)      GCell multiplier  : 1
[03/23 18:10:37    107s] (I)      GCell row height  : 3600
[03/23 18:10:37    107s] (I)      Actual row height : 3600
[03/23 18:10:37    107s] (I)      GCell align ref   : 7000 7000
[03/23 18:10:37    107s] [NR-eGR] Track table information for default rule: 
[03/23 18:10:37    107s] [NR-eGR] M1 has single uniform track structure
[03/23 18:10:37    107s] [NR-eGR] M2 has single uniform track structure
[03/23 18:10:37    107s] [NR-eGR] M3 has single uniform track structure
[03/23 18:10:37    107s] [NR-eGR] M4 has single uniform track structure
[03/23 18:10:37    107s] [NR-eGR] M5 has single uniform track structure
[03/23 18:10:37    107s] [NR-eGR] M6 has single uniform track structure
[03/23 18:10:37    107s] [NR-eGR] MQ has single uniform track structure
[03/23 18:10:37    107s] [NR-eGR] LM has single uniform track structure
[03/23 18:10:37    107s] (I)      ============== Default via ===============
[03/23 18:10:37    107s] (I)      +---+------------------+-----------------+
[03/23 18:10:37    107s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:10:37    107s] (I)      +---+------------------+-----------------+
[03/23 18:10:37    107s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:10:37    107s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 18:10:37    107s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:10:37    107s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:10:37    107s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 18:10:37    107s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:10:37    107s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:10:37    107s] (I)      +---+------------------+-----------------+
[03/23 18:10:37    107s] [NR-eGR] Read 4418 PG shapes
[03/23 18:10:37    107s] [NR-eGR] Read 0 clock shapes
[03/23 18:10:37    107s] [NR-eGR] Read 0 other shapes
[03/23 18:10:37    107s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:10:37    107s] [NR-eGR] #Instance Blockages : 0
[03/23 18:10:37    107s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:10:37    107s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:10:37    107s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:10:37    107s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:10:37    107s] [NR-eGR] #Other Blockages    : 0
[03/23 18:10:37    107s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:10:37    107s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 2433
[03/23 18:10:37    107s] [NR-eGR] Read 2678 nets ( ignored 19 )
[03/23 18:10:37    107s] (I)      early_global_route_priority property id does not exist.
[03/23 18:10:37    107s] (I)      Read Num Blocks=4418  Num Prerouted Wires=2433  Num CS=0
[03/23 18:10:37    107s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 1458
[03/23 18:10:37    107s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 836
[03/23 18:10:37    107s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 139
[03/23 18:10:37    107s] (I)      Number of ignored nets                =     19
[03/23 18:10:37    107s] (I)      Number of connected nets              =      0
[03/23 18:10:37    107s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[03/23 18:10:37    107s] (I)      Number of clock nets                  =     19.  Ignored: No
[03/23 18:10:37    107s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:10:37    107s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:10:37    107s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:10:37    107s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:10:37    107s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:10:37    107s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:10:37    107s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:10:37    107s] (I)      Ndr track 0 does not exist
[03/23 18:10:37    107s] (I)      Ndr track 0 does not exist
[03/23 18:10:37    107s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:10:37    107s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:10:37    107s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:10:37    107s] (I)      Site width          :   400  (dbu)
[03/23 18:10:37    107s] (I)      Row height          :  3600  (dbu)
[03/23 18:10:37    107s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:10:37    107s] (I)      GCell width         :  3600  (dbu)
[03/23 18:10:37    107s] (I)      GCell height        :  3600  (dbu)
[03/23 18:10:37    107s] (I)      Grid                :    55   138     4
[03/23 18:10:37    107s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:10:37    107s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:10:37    107s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:10:37    107s] (I)      Default wire width  :   160   200   200   200
[03/23 18:10:37    107s] (I)      Default wire space  :   160   200   200   200
[03/23 18:10:37    107s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:10:37    107s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:10:37    107s] (I)      First track coord   :   400   400   400   400
[03/23 18:10:37    107s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:10:37    107s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:10:37    107s] (I)      Num of masks        :     1     1     1     1
[03/23 18:10:37    107s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:10:37    107s] (I)      --------------------------------------------------------
[03/23 18:10:37    107s] 
[03/23 18:10:37    107s] [NR-eGR] ============ Routing rule table ============
[03/23 18:10:37    107s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 18:10:37    107s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 18:10:37    107s] (I)                    Layer    2    3    4 
[03/23 18:10:37    107s] (I)                    Pitch  800  800  800 
[03/23 18:10:37    107s] (I)             #Used tracks    2    2    2 
[03/23 18:10:37    107s] (I)       #Fully used tracks    1    1    1 
[03/23 18:10:37    107s] [NR-eGR] Rule id: 1  Nets: 2659
[03/23 18:10:37    107s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:10:37    107s] (I)                    Layer    2    3    4 
[03/23 18:10:37    107s] (I)                    Pitch  400  400  400 
[03/23 18:10:37    107s] (I)             #Used tracks    1    1    1 
[03/23 18:10:37    107s] (I)       #Fully used tracks    1    1    1 
[03/23 18:10:37    107s] [NR-eGR] ========================================
[03/23 18:10:37    107s] [NR-eGR] 
[03/23 18:10:37    107s] (I)      =============== Blocked Tracks ===============
[03/23 18:10:37    107s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:37    107s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:10:37    107s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:37    107s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:10:37    107s] (I)      |     2 |   68862 |    14435 |        20.96% |
[03/23 18:10:37    107s] (I)      |     3 |   68695 |    31015 |        45.15% |
[03/23 18:10:37    107s] (I)      |     4 |   68862 |    31392 |        45.59% |
[03/23 18:10:37    107s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:37    107s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] (I)      Reset routing kernel
[03/23 18:10:37    107s] (I)      Started Global Routing ( Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] (I)      totalPins=8743  totalGlobalPin=8412 (96.21%)
[03/23 18:10:37    107s] (I)      total 2D Cap : 157189 = (47233 H, 109956 V)
[03/23 18:10:37    107s] [NR-eGR] Layer group 1: route 2659 net(s) in layer range [2, 4]
[03/23 18:10:37    107s] (I)      
[03/23 18:10:37    107s] (I)      ============  Phase 1a Route ============
[03/23 18:10:37    107s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 74
[03/23 18:10:37    107s] (I)      Usage: 16304 = (6699 H, 9605 V) = (14.18% H, 8.74% V) = (2.412e+04um H, 3.458e+04um V)
[03/23 18:10:37    107s] (I)      
[03/23 18:10:37    107s] (I)      ============  Phase 1b Route ============
[03/23 18:10:37    107s] (I)      Usage: 16317 = (6703 H, 9614 V) = (14.19% H, 8.74% V) = (2.413e+04um H, 3.461e+04um V)
[03/23 18:10:37    107s] (I)      Overflow of layer group 1: 7.95% H + 0.09% V. EstWL: 5.874120e+04um
[03/23 18:10:37    107s] (I)      Congestion metric : 7.95%H 0.09%V, 8.05%HV
[03/23 18:10:37    107s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:10:37    107s] (I)      
[03/23 18:10:37    107s] (I)      ============  Phase 1c Route ============
[03/23 18:10:37    107s] (I)      Level2 Grid: 11 x 28
[03/23 18:10:37    107s] (I)      Usage: 16317 = (6703 H, 9614 V) = (14.19% H, 8.74% V) = (2.413e+04um H, 3.461e+04um V)
[03/23 18:10:37    107s] (I)      
[03/23 18:10:37    107s] (I)      ============  Phase 1d Route ============
[03/23 18:10:37    107s] (I)      Usage: 16317 = (6703 H, 9614 V) = (14.19% H, 8.74% V) = (2.413e+04um H, 3.461e+04um V)
[03/23 18:10:37    107s] (I)      
[03/23 18:10:37    107s] (I)      ============  Phase 1e Route ============
[03/23 18:10:37    107s] (I)      Usage: 16394 = (6703 H, 9691 V) = (14.19% H, 8.81% V) = (2.413e+04um H, 3.489e+04um V)
[03/23 18:10:37    107s] [NR-eGR] Early Global Route overflow of layer group 1: 7.83% H + 0.09% V. EstWL: 5.901840e+04um
[03/23 18:10:37    107s] (I)      
[03/23 18:10:37    107s] (I)      ============  Phase 1l Route ============
[03/23 18:10:37    107s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 18:10:37    107s] (I)      Layer  2:      63116     13475        14         369       67446    ( 0.54%) 
[03/23 18:10:37    107s] (I)      Layer  3:      48610      8766       331         918       66150    ( 1.37%) 
[03/23 18:10:37    107s] (I)      Layer  4:      50270      3367        14         468       67347    ( 0.69%) 
[03/23 18:10:37    107s] (I)      Total:        161996     25608       359        1755      200943    ( 0.87%) 
[03/23 18:10:37    107s] (I)      
[03/23 18:10:37    107s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:10:37    107s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 18:10:37    107s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 18:10:37    107s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[03/23 18:10:37    107s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 18:10:37    107s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:10:37    107s] [NR-eGR]      M2 ( 2)        10( 0.13%)         1( 0.01%)         0( 0.00%)   ( 0.15%) 
[03/23 18:10:37    107s] [NR-eGR]      M3 ( 3)       176( 2.39%)        24( 0.33%)         5( 0.07%)   ( 2.79%) 
[03/23 18:10:37    107s] [NR-eGR]      M4 ( 4)        13( 0.17%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[03/23 18:10:37    107s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 18:10:37    107s] [NR-eGR]        Total       199( 0.89%)        25( 0.11%)         5( 0.02%)   ( 1.03%) 
[03/23 18:10:37    107s] [NR-eGR] 
[03/23 18:10:37    107s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] (I)      total 2D Cap : 163480 = (49782 H, 113698 V)
[03/23 18:10:37    107s] [NR-eGR] Overflow after Early Global Route 2.73% H + 0.07% V
[03/23 18:10:37    107s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 3050.7M
[03/23 18:10:37    107s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.109, REAL:0.079, MEM:3050.7M, EPOCH TIME: 1679609437.591589
[03/23 18:10:37    107s] OPERPROF: Starting HotSpotCal at level 1, MEM:3050.7M, EPOCH TIME: 1679609437.591684
[03/23 18:10:37    107s] [hotspot] +------------+---------------+---------------+
[03/23 18:10:37    107s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:10:37    107s] [hotspot] +------------+---------------+---------------+
[03/23 18:10:37    107s] [hotspot] | normalized |          1.00 |          5.00 |
[03/23 18:10:37    107s] [hotspot] +------------+---------------+---------------+
[03/23 18:10:37    107s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 5.00 (area is in unit of 4 std-cell row bins)
[03/23 18:10:37    107s] [hotspot] max/total 1.00/5.00, big hotspot (>10) total 0.00
[03/23 18:10:37    107s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 18:10:37    107s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:10:37    107s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:10:37    107s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:10:37    107s] [hotspot] |  1  |    75.40   133.00    89.80   147.40 |        1.00   |
[03/23 18:10:37    107s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:10:37    107s] [hotspot] |  2  |   133.00   277.00   147.40   291.40 |        1.00   |
[03/23 18:10:37    107s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:10:37    107s] [hotspot] |  3  |   161.80   277.00   176.20   291.40 |        1.00   |
[03/23 18:10:37    107s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:10:37    107s] [hotspot] |  4  |   118.60   320.20   133.00   334.60 |        1.00   |
[03/23 18:10:37    107s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:10:37    107s] [hotspot] |  5  |   118.60   349.00   133.00   363.40 |        1.00   |
[03/23 18:10:37    107s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:10:37    107s] Top 5 hotspots total area: 5.00
[03/23 18:10:37    107s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.007, MEM:3050.7M, EPOCH TIME: 1679609437.598838
[03/23 18:10:37    107s] Skipped repairing congestion.
[03/23 18:10:37    107s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3050.7M, EPOCH TIME: 1679609437.599009
[03/23 18:10:37    107s] Starting Early Global Route wiring: mem = 3050.7M
[03/23 18:10:37    107s] (I)      ============= Track Assignment ============
[03/23 18:10:37    107s] (I)      Started Track Assignment (6T) ( Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 18:10:37    107s] (I)      Run Multi-thread track assignment
[03/23 18:10:37    107s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] (I)      Started Export ( Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] [NR-eGR]             Length (um)   Vias 
[03/23 18:10:37    107s] [NR-eGR] -------------------------------
[03/23 18:10:37    107s] [NR-eGR]  M1  (1H)             0   9428 
[03/23 18:10:37    107s] [NR-eGR]  M2  (2V)         31684  14062 
[03/23 18:10:37    107s] [NR-eGR]  M3  (3H)         28691    973 
[03/23 18:10:37    107s] [NR-eGR]  M4  (4V)          9393      0 
[03/23 18:10:37    107s] [NR-eGR]  M5  (5H)             0      0 
[03/23 18:10:37    107s] [NR-eGR]  M6  (6V)             0      0 
[03/23 18:10:37    107s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 18:10:37    107s] [NR-eGR]  LM  (8V)             0      0 
[03/23 18:10:37    107s] [NR-eGR] -------------------------------
[03/23 18:10:37    107s] [NR-eGR]      Total        69769  24463 
[03/23 18:10:37    107s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:37    107s] [NR-eGR] Total half perimeter of net bounding box: 55796um
[03/23 18:10:37    107s] [NR-eGR] Total length: 69769um, number of vias: 24463
[03/23 18:10:37    107s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:37    107s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 18:10:37    107s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:37    107s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3050.66 MB )
[03/23 18:10:37    107s] Early Global Route wiring runtime: 0.03 seconds, mem = 3050.7M
[03/23 18:10:37    107s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.075, REAL:0.034, MEM:3050.7M, EPOCH TIME: 1679609437.633150
[03/23 18:10:37    107s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:10:37    107s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:10:37    107s] Tdgp not successfully inited but do clear! skip clearing
[03/23 18:10:37    107s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[03/23 18:10:37    107s] *** IncrReplace #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.1 (1.5), totSession cpu/real = 0:01:47.4/0:06:55.0 (0.3), mem = 3050.7M
[03/23 18:10:37    107s] 
[03/23 18:10:37    107s] =============================================================================================
[03/23 18:10:37    107s]  Step TAT Report : IncrReplace #1 / ccopt_design #1                             21.14-s109_1
[03/23 18:10:37    107s] =============================================================================================
[03/23 18:10:37    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:10:37    107s] ---------------------------------------------------------------------------------------------
[03/23 18:10:37    107s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 18:10:37    107s] ---------------------------------------------------------------------------------------------
[03/23 18:10:37    107s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 18:10:37    107s] ---------------------------------------------------------------------------------------------
[03/23 18:10:37    107s] 
[03/23 18:10:37    107s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/23 18:10:37    107s]   CCOpt: Starting congestion repair using flow wrapper done.
[03/23 18:10:37    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:3050.7M, EPOCH TIME: 1679609437.644687
[03/23 18:10:37    107s] Processing tracks to init pin-track alignment.
[03/23 18:10:37    107s] z: 2, totalTracks: 1
[03/23 18:10:37    107s] z: 4, totalTracks: 1
[03/23 18:10:37    107s] z: 6, totalTracks: 1
[03/23 18:10:37    107s] z: 8, totalTracks: 1
[03/23 18:10:37    107s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:37    107s] All LLGs are deleted
[03/23 18:10:37    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:37    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:37    107s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3050.7M, EPOCH TIME: 1679609437.648462
[03/23 18:10:37    107s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3050.7M, EPOCH TIME: 1679609437.648758
[03/23 18:10:37    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3050.7M, EPOCH TIME: 1679609437.649578
[03/23 18:10:37    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:37    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:37    107s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3146.7M, EPOCH TIME: 1679609437.653022
[03/23 18:10:37    107s] Max number of tech site patterns supported in site array is 256.
[03/23 18:10:37    107s] Core basic site is IBM13SITE
[03/23 18:10:37    107s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3146.7M, EPOCH TIME: 1679609437.668681
[03/23 18:10:37    107s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:10:37    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:10:37    107s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:3146.7M, EPOCH TIME: 1679609437.672394
[03/23 18:10:37    107s] Fast DP-INIT is on for default
[03/23 18:10:37    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:10:37    107s] Atter site array init, number of instance map data is 0.
[03/23 18:10:37    107s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.023, REAL:0.022, MEM:3146.7M, EPOCH TIME: 1679609437.674701
[03/23 18:10:37    107s] 
[03/23 18:10:37    107s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:37    107s] OPERPROF:     Starting CMU at level 3, MEM:3146.7M, EPOCH TIME: 1679609437.676150
[03/23 18:10:37    107s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:3146.7M, EPOCH TIME: 1679609437.680096
[03/23 18:10:37    107s] 
[03/23 18:10:37    107s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:10:37    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.036, REAL:0.032, MEM:3050.7M, EPOCH TIME: 1679609437.681726
[03/23 18:10:37    107s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3050.7M, EPOCH TIME: 1679609437.681918
[03/23 18:10:37    107s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3050.7M, EPOCH TIME: 1679609437.684373
[03/23 18:10:37    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3050.7MB).
[03/23 18:10:37    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.045, REAL:0.040, MEM:3050.7M, EPOCH TIME: 1679609437.685087
[03/23 18:10:37    107s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.8 real=0:00:00.6)
[03/23 18:10:37    107s]   Leaving CCOpt scope - extractRC...
[03/23 18:10:37    107s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/23 18:10:37    107s] Extraction called for design 'PE_top' of instances=2611 and nets=5632 using extraction engine 'preRoute' .
[03/23 18:10:37    107s] PreRoute RC Extraction called for design PE_top.
[03/23 18:10:37    107s] RC Extraction called in multi-corner(1) mode.
[03/23 18:10:37    107s] RCMode: PreRoute
[03/23 18:10:37    107s]       RC Corner Indexes            0   
[03/23 18:10:37    107s] Capacitance Scaling Factor   : 1.00000 
[03/23 18:10:37    107s] Resistance Scaling Factor    : 1.00000 
[03/23 18:10:37    107s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 18:10:37    107s] Clock Res. Scaling Factor    : 1.00000 
[03/23 18:10:37    107s] Shrink Factor                : 1.00000
[03/23 18:10:37    107s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 18:10:37    107s] Using Quantus QRC technology file ...
[03/23 18:10:37    107s] 
[03/23 18:10:37    107s] Trim Metal Layers:
[03/23 18:10:37    107s] LayerId::1 widthSet size::1
[03/23 18:10:37    107s] LayerId::2 widthSet size::1
[03/23 18:10:37    107s] LayerId::3 widthSet size::1
[03/23 18:10:37    107s] LayerId::4 widthSet size::1
[03/23 18:10:37    107s] LayerId::5 widthSet size::1
[03/23 18:10:37    107s] LayerId::6 widthSet size::1
[03/23 18:10:37    107s] LayerId::7 widthSet size::1
[03/23 18:10:37    107s] LayerId::8 widthSet size::1
[03/23 18:10:37    107s] Updating RC grid for preRoute extraction ...
[03/23 18:10:37    107s] eee: pegSigSF::1.070000
[03/23 18:10:37    107s] Initializing multi-corner resistance tables ...
[03/23 18:10:37    107s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:10:37    107s] eee: l::2 avDens::0.138180 usedTrk::882.971666 availTrk::6390.000000 sigTrk::882.971666
[03/23 18:10:37    107s] eee: l::3 avDens::0.107749 usedTrk::814.585279 availTrk::7560.000000 sigTrk::814.585279
[03/23 18:10:37    107s] eee: l::4 avDens::0.037131 usedTrk::280.708334 availTrk::7560.000000 sigTrk::280.708334
[03/23 18:10:37    107s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:37    107s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:37    107s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:37    107s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:37    107s] {RT rc-typ 0 4 4 0}
[03/23 18:10:37    107s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119599 aWlH=0.000000 lMod=0 pMax=0.813100 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:10:37    107s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3050.660M)
[03/23 18:10:37    107s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/23 18:10:37    107s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:37    107s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 18:10:37    107s] End AAE Lib Interpolated Model. (MEM=3050.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:37    107s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:37    107s]   Clock DAG stats after clustering cong repair call:
[03/23 18:10:37    107s]     cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:37    107s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:37    107s]     misc counts      : r=1, pp=0
[03/23 18:10:37    107s]     cell areas       : b=0.000um^2, i=354.240um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
[03/23 18:10:37    107s]     cell capacitance : b=0.000pF, i=0.493pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.493pF
[03/23 18:10:37    107s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:37    107s]     wire capacitance : top=0.000pF, trunk=0.241pF, leaf=0.889pF, total=1.130pF
[03/23 18:10:37    107s]     wire lengths     : top=0.000um, trunk=1640.002um, leaf=5162.390um, total=6802.392um
[03/23 18:10:37    107s]     hp wire lengths  : top=0.000um, trunk=689.600um, leaf=1895.200um, total=2584.800um
[03/23 18:10:37    107s]   Clock DAG net violations after clustering cong repair call:
[03/23 18:10:37    107s]     Remaining Transition : {count=3, worst=[0.075ns, 0.059ns, 0.016ns]} avg=0.050ns sd=0.031ns sum=0.151ns
[03/23 18:10:37    107s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[03/23 18:10:37    107s]     Trunk : target=0.100ns count=6 avg=0.119ns sd=0.040ns min=0.084ns max=0.175ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 2 > 0.150ns}
[03/23 18:10:37    107s]     Leaf  : target=0.100ns count=13 avg=0.088ns sd=0.005ns min=0.082ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 9 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns}
[03/23 18:10:37    107s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[03/23 18:10:37    107s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 3 
[03/23 18:10:37    107s]   Clock DAG hash after clustering cong repair call: 11626757140467905340 4622119748205106505
[03/23 18:10:37    107s]   CTS services accumulated run-time stats after clustering cong repair call:
[03/23 18:10:37    107s]     delay calculator: calls=7887, total_wall_time=0.160s, mean_wall_time=0.020ms
[03/23 18:10:37    107s]     legalizer: calls=257, total_wall_time=0.004s, mean_wall_time=0.015ms
[03/23 18:10:37    107s]     steiner router: calls=7830, total_wall_time=0.263s, mean_wall_time=0.034ms
[03/23 18:10:37    107s]   Primary reporting skew groups after clustering cong repair call:
[03/23 18:10:37    107s]     skew_group clk/typConstraintMode: insertion delay [min=0.347, max=0.393, avg=0.366, sd=0.012], skew [0.046 vs 0.100], 100% {0.347, 0.393} (wid=0.119 ws=0.037) (gid=0.274 gs=0.011)
[03/23 18:10:37    107s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG612_S3/CK
[03/23 18:10:37    107s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG315_S2/CK
[03/23 18:10:37    107s]   Skew group summary after clustering cong repair call:
[03/23 18:10:37    107s]     skew_group clk/typConstraintMode: insertion delay [min=0.347, max=0.393, avg=0.366, sd=0.012], skew [0.046 vs 0.100], 100% {0.347, 0.393} (wid=0.119 ws=0.037) (gid=0.274 gs=0.011)
[03/23 18:10:37    107s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.9 real=0:00:00.7)
[03/23 18:10:37    107s]   Stage::Clustering done. (took cpu=0:00:02.1 real=0:00:01.6)
[03/23 18:10:37    107s]   Stage::DRV Fixing...
[03/23 18:10:37    107s]   Fixing clock tree slew time and max cap violations...
[03/23 18:10:37    107s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 11626757140467905340 4622119748205106505
[03/23 18:10:37    107s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[03/23 18:10:37    107s]       delay calculator: calls=7887, total_wall_time=0.160s, mean_wall_time=0.020ms
[03/23 18:10:37    107s]       legalizer: calls=257, total_wall_time=0.004s, mean_wall_time=0.015ms
[03/23 18:10:37    107s]       steiner router: calls=7830, total_wall_time=0.263s, mean_wall_time=0.034ms
[03/23 18:10:37    107s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/23 18:10:38    107s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/23 18:10:38    107s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:38    107s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:38    107s]       misc counts      : r=1, pp=0
[03/23 18:10:38    107s]       cell areas       : b=0.000um^2, i=341.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=341.280um^2
[03/23 18:10:38    107s]       cell capacitance : b=0.000pF, i=0.471pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.471pF
[03/23 18:10:38    107s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:38    107s]       wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.891pF, total=1.001pF
[03/23 18:10:38    107s]       wire lengths     : top=0.000um, trunk=722.000um, leaf=5175.990um, total=5897.990um
[03/23 18:10:38    107s]       hp wire lengths  : top=0.000um, trunk=623.600um, leaf=1903.400um, total=2527.000um
[03/23 18:10:38    107s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/23 18:10:38    107s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/23 18:10:38    107s]       Trunk : target=0.100ns count=6 avg=0.085ns sd=0.010ns min=0.067ns max=0.098ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[03/23 18:10:38    107s]       Leaf  : target=0.100ns count=13 avg=0.087ns sd=0.006ns min=0.082ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 9 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns}
[03/23 18:10:38    107s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[03/23 18:10:38    107s]        Invs: CLKINVX20TR: 13 CLKINVX16TR: 4 CLKINVX8TR: 1 
[03/23 18:10:38    107s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 3718563450274619425 12109594372058494836
[03/23 18:10:38    107s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[03/23 18:10:38    107s]       delay calculator: calls=8529, total_wall_time=0.215s, mean_wall_time=0.025ms
[03/23 18:10:38    107s]       legalizer: calls=309, total_wall_time=0.008s, mean_wall_time=0.027ms
[03/23 18:10:38    107s]       steiner router: calls=7936, total_wall_time=0.354s, mean_wall_time=0.045ms
[03/23 18:10:38    107s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[03/23 18:10:38    107s]       skew_group clk/typConstraintMode: insertion delay [min=0.264, max=0.286], skew [0.022 vs 0.100]
[03/23 18:10:38    107s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG612_S3/CK
[03/23 18:10:38    107s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:38    107s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/23 18:10:38    107s]       skew_group clk/typConstraintMode: insertion delay [min=0.264, max=0.286], skew [0.022 vs 0.100]
[03/23 18:10:38    107s]     Legalizer API calls during this step: 52 succeeded with high effort: 52 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:38    107s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/23 18:10:38    107s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/23 18:10:38    107s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 3718563450274619425 12109594372058494836
[03/23 18:10:38    107s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 18:10:38    107s]       delay calculator: calls=8529, total_wall_time=0.215s, mean_wall_time=0.025ms
[03/23 18:10:38    107s]       legalizer: calls=309, total_wall_time=0.008s, mean_wall_time=0.027ms
[03/23 18:10:38    107s]       steiner router: calls=7936, total_wall_time=0.354s, mean_wall_time=0.045ms
[03/23 18:10:38    107s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/23 18:10:38    107s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 18:10:38    107s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:38    107s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:38    107s]       misc counts      : r=1, pp=0
[03/23 18:10:38    107s]       cell areas       : b=0.000um^2, i=341.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=341.280um^2
[03/23 18:10:38    107s]       cell capacitance : b=0.000pF, i=0.471pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.471pF
[03/23 18:10:38    107s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:38    107s]       wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.891pF, total=1.001pF
[03/23 18:10:38    107s]       wire lengths     : top=0.000um, trunk=722.000um, leaf=5175.990um, total=5897.990um
[03/23 18:10:38    107s]       hp wire lengths  : top=0.000um, trunk=623.600um, leaf=1903.400um, total=2527.000um
[03/23 18:10:38    107s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/23 18:10:38    107s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 18:10:38    107s]       Trunk : target=0.100ns count=6 avg=0.085ns sd=0.010ns min=0.067ns max=0.098ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[03/23 18:10:38    107s]       Leaf  : target=0.100ns count=13 avg=0.087ns sd=0.006ns min=0.082ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 9 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns}
[03/23 18:10:38    107s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[03/23 18:10:38    107s]        Invs: CLKINVX20TR: 13 CLKINVX16TR: 4 CLKINVX8TR: 1 
[03/23 18:10:38    107s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 3718563450274619425 12109594372058494836
[03/23 18:10:38    107s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 18:10:38    107s]       delay calculator: calls=8529, total_wall_time=0.215s, mean_wall_time=0.025ms
[03/23 18:10:38    107s]       legalizer: calls=309, total_wall_time=0.008s, mean_wall_time=0.027ms
[03/23 18:10:38    107s]       steiner router: calls=7936, total_wall_time=0.354s, mean_wall_time=0.045ms
[03/23 18:10:38    107s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 18:10:38    107s]       skew_group clk/typConstraintMode: insertion delay [min=0.264, max=0.286, avg=0.277, sd=0.006], skew [0.022 vs 0.100], 100% {0.264, 0.286} (wid=0.041 ws=0.023) (gid=0.248 gs=0.007)
[03/23 18:10:38    107s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG612_S3/CK
[03/23 18:10:38    107s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:38    107s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 18:10:38    107s]       skew_group clk/typConstraintMode: insertion delay [min=0.264, max=0.286, avg=0.277, sd=0.006], skew [0.022 vs 0.100], 100% {0.264, 0.286} (wid=0.041 ws=0.023) (gid=0.248 gs=0.007)
[03/23 18:10:38    107s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:38    107s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:38    107s]   Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/23 18:10:38    107s]   Stage::Insertion Delay Reduction...
[03/23 18:10:38    107s]   Removing unnecessary root buffering...
[03/23 18:10:38    107s]     Clock DAG hash before 'Removing unnecessary root buffering': 3718563450274619425 12109594372058494836
[03/23 18:10:38    107s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[03/23 18:10:38    107s]       delay calculator: calls=8529, total_wall_time=0.215s, mean_wall_time=0.025ms
[03/23 18:10:38    107s]       legalizer: calls=309, total_wall_time=0.008s, mean_wall_time=0.027ms
[03/23 18:10:38    107s]       steiner router: calls=7936, total_wall_time=0.354s, mean_wall_time=0.045ms
[03/23 18:10:38    108s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/23 18:10:38    108s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:38    108s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:38    108s]       misc counts      : r=1, pp=0
[03/23 18:10:38    108s]       cell areas       : b=0.000um^2, i=341.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=341.280um^2
[03/23 18:10:38    108s]       cell capacitance : b=0.000pF, i=0.471pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.471pF
[03/23 18:10:38    108s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:38    108s]       wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.891pF, total=1.001pF
[03/23 18:10:38    108s]       wire lengths     : top=0.000um, trunk=722.000um, leaf=5175.990um, total=5897.990um
[03/23 18:10:38    108s]       hp wire lengths  : top=0.000um, trunk=623.600um, leaf=1903.400um, total=2527.000um
[03/23 18:10:38    108s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/23 18:10:38    108s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/23 18:10:38    108s]       Trunk : target=0.100ns count=6 avg=0.085ns sd=0.010ns min=0.067ns max=0.098ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[03/23 18:10:38    108s]       Leaf  : target=0.100ns count=13 avg=0.087ns sd=0.006ns min=0.082ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 9 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns}
[03/23 18:10:38    108s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[03/23 18:10:38    108s]        Invs: CLKINVX20TR: 13 CLKINVX16TR: 4 CLKINVX8TR: 1 
[03/23 18:10:38    108s]     Clock DAG hash after 'Removing unnecessary root buffering': 3718563450274619425 12109594372058494836
[03/23 18:10:38    108s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[03/23 18:10:38    108s]       delay calculator: calls=9305, total_wall_time=0.281s, mean_wall_time=0.030ms
[03/23 18:10:38    108s]       legalizer: calls=352, total_wall_time=0.009s, mean_wall_time=0.027ms
[03/23 18:10:38    108s]       steiner router: calls=8039, total_wall_time=0.523s, mean_wall_time=0.065ms
[03/23 18:10:38    108s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[03/23 18:10:38    108s]       skew_group clk/typConstraintMode: insertion delay [min=0.264, max=0.286], skew [0.022 vs 0.100]
[03/23 18:10:38    108s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG612_S3/CK
[03/23 18:10:38    108s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:38    108s]     Skew group summary after 'Removing unnecessary root buffering':
[03/23 18:10:38    108s]       skew_group clk/typConstraintMode: insertion delay [min=0.264, max=0.286], skew [0.022 vs 0.100]
[03/23 18:10:38    108s]     Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:38    108s]   Removing unnecessary root buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/23 18:10:38    108s]   Removing unconstrained drivers...
[03/23 18:10:38    108s]     Clock DAG hash before 'Removing unconstrained drivers': 3718563450274619425 12109594372058494836
[03/23 18:10:38    108s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[03/23 18:10:38    108s]       delay calculator: calls=9305, total_wall_time=0.281s, mean_wall_time=0.030ms
[03/23 18:10:38    108s]       legalizer: calls=352, total_wall_time=0.009s, mean_wall_time=0.027ms
[03/23 18:10:38    108s]       steiner router: calls=8039, total_wall_time=0.523s, mean_wall_time=0.065ms
[03/23 18:10:38    108s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/23 18:10:38    108s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:38    108s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:38    108s]       misc counts      : r=1, pp=0
[03/23 18:10:38    108s]       cell areas       : b=0.000um^2, i=341.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=341.280um^2
[03/23 18:10:38    108s]       cell capacitance : b=0.000pF, i=0.471pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.471pF
[03/23 18:10:38    108s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:38    108s]       wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.891pF, total=1.001pF
[03/23 18:10:38    108s]       wire lengths     : top=0.000um, trunk=722.000um, leaf=5175.990um, total=5897.990um
[03/23 18:10:38    108s]       hp wire lengths  : top=0.000um, trunk=623.600um, leaf=1903.400um, total=2527.000um
[03/23 18:10:38    108s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/23 18:10:38    108s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/23 18:10:38    108s]       Trunk : target=0.100ns count=6 avg=0.085ns sd=0.010ns min=0.067ns max=0.098ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[03/23 18:10:38    108s]       Leaf  : target=0.100ns count=13 avg=0.087ns sd=0.006ns min=0.082ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 9 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns}
[03/23 18:10:38    108s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[03/23 18:10:38    108s]        Invs: CLKINVX20TR: 13 CLKINVX16TR: 4 CLKINVX8TR: 1 
[03/23 18:10:38    108s]     Clock DAG hash after 'Removing unconstrained drivers': 3718563450274619425 12109594372058494836
[03/23 18:10:38    108s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[03/23 18:10:38    108s]       delay calculator: calls=9305, total_wall_time=0.281s, mean_wall_time=0.030ms
[03/23 18:10:38    108s]       legalizer: calls=352, total_wall_time=0.009s, mean_wall_time=0.027ms
[03/23 18:10:38    108s]       steiner router: calls=8039, total_wall_time=0.523s, mean_wall_time=0.065ms
[03/23 18:10:38    108s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[03/23 18:10:38    108s]       skew_group clk/typConstraintMode: insertion delay [min=0.264, max=0.286], skew [0.022 vs 0.100]
[03/23 18:10:38    108s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG612_S3/CK
[03/23 18:10:38    108s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:38    108s]     Skew group summary after 'Removing unconstrained drivers':
[03/23 18:10:38    108s]       skew_group clk/typConstraintMode: insertion delay [min=0.264, max=0.286], skew [0.022 vs 0.100]
[03/23 18:10:38    108s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:38    108s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:38    108s]   Reducing insertion delay 1...
[03/23 18:10:38    108s]     Clock DAG hash before 'Reducing insertion delay 1': 3718563450274619425 12109594372058494836
[03/23 18:10:38    108s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[03/23 18:10:38    108s]       delay calculator: calls=9305, total_wall_time=0.281s, mean_wall_time=0.030ms
[03/23 18:10:38    108s]       legalizer: calls=352, total_wall_time=0.009s, mean_wall_time=0.027ms
[03/23 18:10:38    108s]       steiner router: calls=8039, total_wall_time=0.523s, mean_wall_time=0.065ms
[03/23 18:10:38    108s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/23 18:10:38    108s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:38    108s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:38    108s]       misc counts      : r=1, pp=0
[03/23 18:10:38    108s]       cell areas       : b=0.000um^2, i=341.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=341.280um^2
[03/23 18:10:38    108s]       cell capacitance : b=0.000pF, i=0.471pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.471pF
[03/23 18:10:38    108s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:38    108s]       wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.891pF, total=1.001pF
[03/23 18:10:38    108s]       wire lengths     : top=0.000um, trunk=722.000um, leaf=5175.990um, total=5897.990um
[03/23 18:10:38    108s]       hp wire lengths  : top=0.000um, trunk=623.600um, leaf=1903.400um, total=2527.000um
[03/23 18:10:38    108s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/23 18:10:38    108s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/23 18:10:38    108s]       Trunk : target=0.100ns count=6 avg=0.085ns sd=0.010ns min=0.067ns max=0.098ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[03/23 18:10:38    108s]       Leaf  : target=0.100ns count=13 avg=0.087ns sd=0.006ns min=0.082ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 9 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns}
[03/23 18:10:38    108s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[03/23 18:10:38    108s]        Invs: CLKINVX20TR: 13 CLKINVX16TR: 4 CLKINVX8TR: 1 
[03/23 18:10:38    108s]     Clock DAG hash after 'Reducing insertion delay 1': 3718563450274619425 12109594372058494836
[03/23 18:10:38    108s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[03/23 18:10:38    108s]       delay calculator: calls=9390, total_wall_time=0.284s, mean_wall_time=0.030ms
[03/23 18:10:38    108s]       legalizer: calls=369, total_wall_time=0.010s, mean_wall_time=0.026ms
[03/23 18:10:38    108s]       steiner router: calls=8065, total_wall_time=0.524s, mean_wall_time=0.065ms
[03/23 18:10:38    108s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[03/23 18:10:38    108s]       skew_group clk/typConstraintMode: insertion delay [min=0.264, max=0.286], skew [0.022 vs 0.100]
[03/23 18:10:38    108s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG612_S3/CK
[03/23 18:10:38    108s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:38    108s]     Skew group summary after 'Reducing insertion delay 1':
[03/23 18:10:38    108s]       skew_group clk/typConstraintMode: insertion delay [min=0.264, max=0.286], skew [0.022 vs 0.100]
[03/23 18:10:38    108s]     Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:38    108s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:38    108s]   Removing longest path buffering...
[03/23 18:10:38    108s]     Clock DAG hash before 'Removing longest path buffering': 3718563450274619425 12109594372058494836
[03/23 18:10:38    108s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[03/23 18:10:38    108s]       delay calculator: calls=9390, total_wall_time=0.284s, mean_wall_time=0.030ms
[03/23 18:10:38    108s]       legalizer: calls=369, total_wall_time=0.010s, mean_wall_time=0.026ms
[03/23 18:10:38    108s]       steiner router: calls=8065, total_wall_time=0.524s, mean_wall_time=0.065ms
[03/23 18:10:40    110s]     Clock DAG stats after 'Removing longest path buffering':
[03/23 18:10:40    110s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:40    110s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:40    110s]       misc counts      : r=1, pp=0
[03/23 18:10:40    110s]       cell areas       : b=0.000um^2, i=341.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=341.280um^2
[03/23 18:10:40    110s]       cell capacitance : b=0.000pF, i=0.471pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.471pF
[03/23 18:10:40    110s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:40    110s]       wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.891pF, total=1.001pF
[03/23 18:10:40    110s]       wire lengths     : top=0.000um, trunk=722.000um, leaf=5175.990um, total=5897.990um
[03/23 18:10:40    110s]       hp wire lengths  : top=0.000um, trunk=623.600um, leaf=1903.400um, total=2527.000um
[03/23 18:10:40    110s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/23 18:10:40    110s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/23 18:10:40    110s]       Trunk : target=0.100ns count=6 avg=0.085ns sd=0.010ns min=0.067ns max=0.098ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
[03/23 18:10:40    110s]       Leaf  : target=0.100ns count=13 avg=0.087ns sd=0.006ns min=0.082ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 9 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns}
[03/23 18:10:40    110s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[03/23 18:10:40    110s]        Invs: CLKINVX20TR: 13 CLKINVX16TR: 4 CLKINVX8TR: 1 
[03/23 18:10:40    110s]     Clock DAG hash after 'Removing longest path buffering': 3718563450274619425 12109594372058494836
[03/23 18:10:40    110s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[03/23 18:10:40    110s]       delay calculator: calls=12679, total_wall_time=0.539s, mean_wall_time=0.042ms
[03/23 18:10:40    110s]       legalizer: calls=587, total_wall_time=0.014s, mean_wall_time=0.024ms
[03/23 18:10:40    110s]       steiner router: calls=8573, total_wall_time=1.098s, mean_wall_time=0.128ms
[03/23 18:10:40    110s]     Primary reporting skew groups after 'Removing longest path buffering':
[03/23 18:10:40    110s]       skew_group clk/typConstraintMode: insertion delay [min=0.264, max=0.286], skew [0.022 vs 0.100]
[03/23 18:10:40    110s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG612_S3/CK
[03/23 18:10:40    110s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:40    110s]     Skew group summary after 'Removing longest path buffering':
[03/23 18:10:40    110s]       skew_group clk/typConstraintMode: insertion delay [min=0.264, max=0.286], skew [0.022 vs 0.100]
[03/23 18:10:40    110s]     Legalizer API calls during this step: 218 succeeded with high effort: 218 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:40    110s]   Removing longest path buffering done. (took cpu=0:00:01.9 real=0:00:01.9)
[03/23 18:10:40    110s]   Reducing insertion delay 2...
[03/23 18:10:40    110s]     Clock DAG hash before 'Reducing insertion delay 2': 3718563450274619425 12109594372058494836
[03/23 18:10:40    110s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[03/23 18:10:40    110s]       delay calculator: calls=12679, total_wall_time=0.539s, mean_wall_time=0.042ms
[03/23 18:10:40    110s]       legalizer: calls=587, total_wall_time=0.014s, mean_wall_time=0.024ms
[03/23 18:10:40    110s]       steiner router: calls=8573, total_wall_time=1.098s, mean_wall_time=0.128ms
[03/23 18:10:43    113s]     Path optimization required 1049 stage delay updates 
[03/23 18:10:43    113s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/23 18:10:43    113s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]       misc counts      : r=1, pp=0
[03/23 18:10:43    113s]       cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
[03/23 18:10:43    113s]       cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
[03/23 18:10:43    113s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]       wire lengths     : top=0.000um, trunk=711.799um, leaf=5230.990um, total=5942.789um
[03/23 18:10:43    113s]       hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[03/23 18:10:43    113s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[03/23 18:10:43    113s]       Trunk : target=0.100ns count=6 avg=0.077ns sd=0.014ns min=0.050ns max=0.089ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]       Leaf  : target=0.100ns count=13 avg=0.087ns sd=0.006ns min=0.081ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 10 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[03/23 18:10:43    113s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[03/23 18:10:43    113s]        Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
[03/23 18:10:43    113s]     Clock DAG hash after 'Reducing insertion delay 2': 16706292174991639274 14685952819925894383
[03/23 18:10:43    113s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[03/23 18:10:43    113s]       delay calculator: calls=17544, total_wall_time=0.868s, mean_wall_time=0.049ms
[03/23 18:10:43    113s]       legalizer: calls=1065, total_wall_time=0.023s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9631, total_wall_time=1.618s, mean_wall_time=0.168ms
[03/23 18:10:43    113s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.247, max=0.260, avg=0.254, sd=0.004], skew [0.014 vs 0.100], 100% {0.247, 0.260} (wid=0.026 ws=0.014) (gid=0.241 gs=0.010)
[03/23 18:10:43    113s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG550_S2/CK
[03/23 18:10:43    113s]           max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG679_S1/CK
[03/23 18:10:43    113s]     Skew group summary after 'Reducing insertion delay 2':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.247, max=0.260, avg=0.254, sd=0.004], skew [0.014 vs 0.100], 100% {0.247, 0.260} (wid=0.026 ws=0.014) (gid=0.241 gs=0.010)
[03/23 18:10:43    113s]     Legalizer API calls during this step: 478 succeeded with high effort: 478 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:43    113s]   Reducing insertion delay 2 done. (took cpu=0:00:02.7 real=0:00:02.7)
[03/23 18:10:43    113s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:05.1 real=0:00:05.1)
[03/23 18:10:43    113s]   CCOpt::Phase::Construction done. (took cpu=0:00:07.7 real=0:00:07.1)
[03/23 18:10:43    113s]   CCOpt::Phase::Implementation...
[03/23 18:10:43    113s]   Stage::Reducing Power...
[03/23 18:10:43    113s]   Improving clock tree routing...
[03/23 18:10:43    113s]     Clock DAG hash before 'Improving clock tree routing': 16706292174991639274 14685952819925894383
[03/23 18:10:43    113s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[03/23 18:10:43    113s]       delay calculator: calls=17544, total_wall_time=0.868s, mean_wall_time=0.049ms
[03/23 18:10:43    113s]       legalizer: calls=1065, total_wall_time=0.023s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9631, total_wall_time=1.618s, mean_wall_time=0.168ms
[03/23 18:10:43    113s]     Iteration 1...
[03/23 18:10:43    113s]     Iteration 1 done.
[03/23 18:10:43    113s]     Clock DAG stats after 'Improving clock tree routing':
[03/23 18:10:43    113s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]       misc counts      : r=1, pp=0
[03/23 18:10:43    113s]       cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
[03/23 18:10:43    113s]       cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
[03/23 18:10:43    113s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]       wire lengths     : top=0.000um, trunk=711.799um, leaf=5230.990um, total=5942.789um
[03/23 18:10:43    113s]       hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/23 18:10:43    113s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/23 18:10:43    113s]       Trunk : target=0.100ns count=6 avg=0.077ns sd=0.014ns min=0.050ns max=0.089ns {1 <= 0.060ns, 1 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]       Leaf  : target=0.100ns count=13 avg=0.087ns sd=0.006ns min=0.081ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 10 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns}
[03/23 18:10:43    113s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[03/23 18:10:43    113s]        Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
[03/23 18:10:43    113s]     Clock DAG hash after 'Improving clock tree routing': 16706292174991639274 14685952819925894383
[03/23 18:10:43    113s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[03/23 18:10:43    113s]       delay calculator: calls=17574, total_wall_time=0.871s, mean_wall_time=0.050ms
[03/23 18:10:43    113s]       legalizer: calls=1077, total_wall_time=0.023s, mean_wall_time=0.022ms
[03/23 18:10:43    113s]       steiner router: calls=9655, total_wall_time=1.647s, mean_wall_time=0.171ms
[03/23 18:10:43    113s]     Primary reporting skew groups after 'Improving clock tree routing':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.247, max=0.260], skew [0.014 vs 0.100]
[03/23 18:10:43    113s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG550_S2/CK
[03/23 18:10:43    113s]           max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG679_S1/CK
[03/23 18:10:43    113s]     Skew group summary after 'Improving clock tree routing':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.247, max=0.260], skew [0.014 vs 0.100]
[03/23 18:10:43    113s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:43    113s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 18:10:43    113s]   Reducing clock tree power 1...
[03/23 18:10:43    113s]     Clock DAG hash before 'Reducing clock tree power 1': 16706292174991639274 14685952819925894383
[03/23 18:10:43    113s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[03/23 18:10:43    113s]       delay calculator: calls=17574, total_wall_time=0.871s, mean_wall_time=0.050ms
[03/23 18:10:43    113s]       legalizer: calls=1077, total_wall_time=0.023s, mean_wall_time=0.022ms
[03/23 18:10:43    113s]       steiner router: calls=9655, total_wall_time=1.647s, mean_wall_time=0.171ms
[03/23 18:10:43    113s]     Resizing gates: 
[03/23 18:10:43    113s]     Legalizer releasing space for clock trees
[03/23 18:10:43    113s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/23 18:10:43    113s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:43    113s]     100% 
[03/23 18:10:43    113s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[03/23 18:10:43    113s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]       misc counts      : r=1, pp=0
[03/23 18:10:43    113s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/23 18:10:43    113s]       cell capacitance : b=0.000pF, i=0.450pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.450pF
[03/23 18:10:43    113s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]       wire lengths     : top=0.000um, trunk=714.998um, leaf=5227.790um, total=5942.788um
[03/23 18:10:43    113s]       hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[03/23 18:10:43    113s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[03/23 18:10:43    113s]       Trunk : target=0.100ns count=6 avg=0.075ns sd=0.013ns min=0.050ns max=0.088ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]       Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.006ns min=0.082ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 2 <= 0.095ns, 6 <= 0.100ns}
[03/23 18:10:43    113s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[03/23 18:10:43    113s]        Invs: CLKINVX20TR: 9 CLKINVX16TR: 8 CLKINVX8TR: 1 
[03/23 18:10:43    113s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 16278125458556621261 12413170676164122480
[03/23 18:10:43    113s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[03/23 18:10:43    113s]       delay calculator: calls=17752, total_wall_time=0.892s, mean_wall_time=0.050ms
[03/23 18:10:43    113s]       legalizer: calls=1121, total_wall_time=0.024s, mean_wall_time=0.022ms
[03/23 18:10:43    113s]       steiner router: calls=9677, total_wall_time=1.658s, mean_wall_time=0.171ms
[03/23 18:10:43    113s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.260], skew [0.016 vs 0.100]
[03/23 18:10:43    113s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/CK
[03/23 18:10:43    113s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG338_S1/CK
[03/23 18:10:43    113s]     Skew group summary after reducing clock tree power 1 iteration 1:
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.260], skew [0.016 vs 0.100]
[03/23 18:10:43    113s]     Resizing gates: 
[03/23 18:10:43    113s]     Legalizer releasing space for clock trees
[03/23 18:10:43    113s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/23 18:10:43    113s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:43    113s]     100% 
[03/23 18:10:43    113s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[03/23 18:10:43    113s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]       misc counts      : r=1, pp=0
[03/23 18:10:43    113s]       cell areas       : b=0.000um^2, i=324.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=324.000um^2
[03/23 18:10:43    113s]       cell capacitance : b=0.000pF, i=0.439pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.439pF
[03/23 18:10:43    113s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]       wire lengths     : top=0.000um, trunk=710.600um, leaf=5231.590um, total=5942.190um
[03/23 18:10:43    113s]       hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[03/23 18:10:43    113s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[03/23 18:10:43    113s]       Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]       Leaf  : target=0.100ns count=13 avg=0.094ns sd=0.004ns min=0.084ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 2 <= 0.095ns, 8 <= 0.100ns}
[03/23 18:10:43    113s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[03/23 18:10:43    113s]        Invs: CLKINVX20TR: 7 CLKINVX16TR: 10 CLKINVX8TR: 1 
[03/23 18:10:43    113s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 15208839171617907383 5570886636548062090
[03/23 18:10:43    113s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[03/23 18:10:43    113s]       delay calculator: calls=17907, total_wall_time=0.911s, mean_wall_time=0.051ms
[03/23 18:10:43    113s]       legalizer: calls=1161, total_wall_time=0.025s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9689, total_wall_time=1.669s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.260], skew [0.016 vs 0.100]
[03/23 18:10:43    113s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/CK
[03/23 18:10:43    113s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG319_S1/CK
[03/23 18:10:43    113s]     Skew group summary after reducing clock tree power 1 iteration 2:
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.260], skew [0.016 vs 0.100]
[03/23 18:10:43    113s]     Resizing gates: 
[03/23 18:10:43    113s]     Legalizer releasing space for clock trees
[03/23 18:10:43    113s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/23 18:10:43    113s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:43    113s]     100% 
[03/23 18:10:43    113s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/23 18:10:43    113s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]       misc counts      : r=1, pp=0
[03/23 18:10:43    113s]       cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:43    113s]       cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:43    113s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]       wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:43    113s]       hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/23 18:10:43    113s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/23 18:10:43    113s]       Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]       Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:43    113s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[03/23 18:10:43    113s]        Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:43    113s]     Clock DAG hash after 'Reducing clock tree power 1': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[03/23 18:10:43    113s]       delay calculator: calls=18038, total_wall_time=0.928s, mean_wall_time=0.051ms
[03/23 18:10:43    113s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9695, total_wall_time=1.676s, mean_wall_time=0.173ms
[03/23 18:10:43    113s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:43    113s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/CK
[03/23 18:10:43    113s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:43    113s]     Skew group summary after 'Reducing clock tree power 1':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:43    113s]     Legalizer API calls during this step: 122 succeeded with high effort: 122 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:43    113s]   Reducing clock tree power 1 done. (took cpu=0:00:00.5 real=0:00:00.3)
[03/23 18:10:43    113s]   Reducing clock tree power 2...
[03/23 18:10:43    113s]     Clock DAG hash before 'Reducing clock tree power 2': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[03/23 18:10:43    113s]       delay calculator: calls=18038, total_wall_time=0.928s, mean_wall_time=0.051ms
[03/23 18:10:43    113s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9695, total_wall_time=1.676s, mean_wall_time=0.173ms
[03/23 18:10:43    113s]     Path optimization required 0 stage delay updates 
[03/23 18:10:43    113s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/23 18:10:43    113s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]       misc counts      : r=1, pp=0
[03/23 18:10:43    113s]       cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:43    113s]       cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:43    113s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]       wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:43    113s]       hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/23 18:10:43    113s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/23 18:10:43    113s]       Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]       Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:43    113s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[03/23 18:10:43    113s]        Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:43    113s]     Clock DAG hash after 'Reducing clock tree power 2': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[03/23 18:10:43    113s]       delay calculator: calls=18038, total_wall_time=0.928s, mean_wall_time=0.051ms
[03/23 18:10:43    113s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9695, total_wall_time=1.676s, mean_wall_time=0.173ms
[03/23 18:10:43    113s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259, avg=0.253, sd=0.003], skew [0.015 vs 0.100], 100% {0.244, 0.259} (wid=0.026 ws=0.014) (gid=0.239 gs=0.012)
[03/23 18:10:43    113s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/CK
[03/23 18:10:43    113s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:43    113s]     Skew group summary after 'Reducing clock tree power 2':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259, avg=0.253, sd=0.003], skew [0.015 vs 0.100], 100% {0.244, 0.259} (wid=0.026 ws=0.014) (gid=0.239 gs=0.012)
[03/23 18:10:43    113s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:43    113s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:43    113s]   Stage::Reducing Power done. (took cpu=0:00:00.6 real=0:00:00.4)
[03/23 18:10:43    113s]   Stage::Balancing...
[03/23 18:10:43    113s]   Approximately balancing fragments step...
[03/23 18:10:43    113s]     Clock DAG hash before 'Approximately balancing fragments step': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[03/23 18:10:43    113s]       delay calculator: calls=18038, total_wall_time=0.928s, mean_wall_time=0.051ms
[03/23 18:10:43    113s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9695, total_wall_time=1.676s, mean_wall_time=0.173ms
[03/23 18:10:43    113s]     Resolve constraints - Approximately balancing fragments...
[03/23 18:10:43    113s]     Resolving skew group constraints...
[03/23 18:10:43    113s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 18:10:43    113s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.258ns.
[03/23 18:10:43    113s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 18:10:43    113s]       
[03/23 18:10:43    113s]       Slackened skew group targets:
[03/23 18:10:43    113s]       
[03/23 18:10:43    113s]       ---------------------------------------------------------------------
[03/23 18:10:43    113s]       Skew group               Desired    Slackened    Desired    Slackened
[03/23 18:10:43    113s]                                Target     Target       Target     Target
[03/23 18:10:43    113s]                                Max ID     Max ID       Skew       Skew
[03/23 18:10:43    113s]       ---------------------------------------------------------------------
[03/23 18:10:43    113s]       clk/typConstraintMode     0.150       0.258         -           -
[03/23 18:10:43    113s]       ---------------------------------------------------------------------
[03/23 18:10:43    113s]       
[03/23 18:10:43    113s]       
[03/23 18:10:43    113s]     Resolving skew group constraints done.
[03/23 18:10:43    113s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 18:10:43    113s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[03/23 18:10:43    113s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[03/23 18:10:43    113s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:43    113s]     Approximately balancing fragments...
[03/23 18:10:43    113s]       Moving gates to improve sub-tree skew...
[03/23 18:10:43    113s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[03/23 18:10:43    113s]           delay calculator: calls=18090, total_wall_time=0.930s, mean_wall_time=0.051ms
[03/23 18:10:43    113s]           legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]           steiner router: calls=9747, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]         Tried: 20 Succeeded: 0
[03/23 18:10:43    113s]         Topology Tried: 0 Succeeded: 0
[03/23 18:10:43    113s]         0 Succeeded with SS ratio
[03/23 18:10:43    113s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[03/23 18:10:43    113s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[03/23 18:10:43    113s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/23 18:10:43    113s]           cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]           misc counts      : r=1, pp=0
[03/23 18:10:43    113s]           cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:43    113s]           cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:43    113s]           sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]           wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]           wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:43    113s]           hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/23 18:10:43    113s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/23 18:10:43    113s]           Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]           Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:43    113s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[03/23 18:10:43    113s]            Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:43    113s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[03/23 18:10:43    113s]           delay calculator: calls=18090, total_wall_time=0.930s, mean_wall_time=0.051ms
[03/23 18:10:43    113s]           legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]           steiner router: calls=9747, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:43    113s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:43    113s]       Approximately balancing fragments bottom up...
[03/23 18:10:43    113s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[03/23 18:10:43    113s]           delay calculator: calls=18090, total_wall_time=0.930s, mean_wall_time=0.051ms
[03/23 18:10:43    113s]           legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]           steiner router: calls=9747, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[03/23 18:10:43    113s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/23 18:10:43    113s]           cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]           misc counts      : r=1, pp=0
[03/23 18:10:43    113s]           cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:43    113s]           cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:43    113s]           sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]           wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]           wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:43    113s]           hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/23 18:10:43    113s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/23 18:10:43    113s]           Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]           Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:43    113s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[03/23 18:10:43    113s]            Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:43    113s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[03/23 18:10:43    113s]           delay calculator: calls=18202, total_wall_time=0.943s, mean_wall_time=0.052ms
[03/23 18:10:43    113s]           legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]           steiner router: calls=9747, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:43    113s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 18:10:43    113s]       Approximately balancing fragments, wire and cell delays...
[03/23 18:10:43    113s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[03/23 18:10:43    113s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/23 18:10:43    113s]           cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]           misc counts      : r=1, pp=0
[03/23 18:10:43    113s]           cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:43    113s]           cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:43    113s]           sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]           wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]           wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:43    113s]           hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/23 18:10:43    113s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/23 18:10:43    113s]           Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]           Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:43    113s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[03/23 18:10:43    113s]            Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:43    113s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/23 18:10:43    113s]           delay calculator: calls=18204, total_wall_time=0.943s, mean_wall_time=0.052ms
[03/23 18:10:43    113s]           legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]           steiner router: calls=9749, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/23 18:10:43    113s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:43    113s]     Approximately balancing fragments done.
[03/23 18:10:43    113s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/23 18:10:43    113s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]       misc counts      : r=1, pp=0
[03/23 18:10:43    113s]       cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:43    113s]       cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:43    113s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]       wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:43    113s]       hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[03/23 18:10:43    113s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/23 18:10:43    113s]       Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]       Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:43    113s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[03/23 18:10:43    113s]        Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:43    113s]     Clock DAG hash after 'Approximately balancing fragments step': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[03/23 18:10:43    113s]       delay calculator: calls=18204, total_wall_time=0.943s, mean_wall_time=0.052ms
[03/23 18:10:43    113s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9749, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:43    113s]   Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 18:10:43    113s]   Clock DAG stats after Approximately balancing fragments:
[03/23 18:10:43    113s]     cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]     misc counts      : r=1, pp=0
[03/23 18:10:43    113s]     cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:43    113s]     cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:43    113s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]     wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]     wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:43    113s]     hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]   Clock DAG net violations after Approximately balancing fragments: none
[03/23 18:10:43    113s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/23 18:10:43    113s]     Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]     Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:43    113s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[03/23 18:10:43    113s]      Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:43    113s]   Clock DAG hash after Approximately balancing fragments: 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[03/23 18:10:43    113s]     delay calculator: calls=18204, total_wall_time=0.943s, mean_wall_time=0.052ms
[03/23 18:10:43    113s]     legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]     steiner router: calls=9749, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]   Primary reporting skew groups after Approximately balancing fragments:
[03/23 18:10:43    113s]     skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:43    113s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/CK
[03/23 18:10:43    113s]         max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:43    113s]   Skew group summary after Approximately balancing fragments:
[03/23 18:10:43    113s]     skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:43    113s]   Improving fragments clock skew...
[03/23 18:10:43    113s]     Clock DAG hash before 'Improving fragments clock skew': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[03/23 18:10:43    113s]       delay calculator: calls=18204, total_wall_time=0.943s, mean_wall_time=0.052ms
[03/23 18:10:43    113s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9749, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]     Clock DAG stats after 'Improving fragments clock skew':
[03/23 18:10:43    113s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]       misc counts      : r=1, pp=0
[03/23 18:10:43    113s]       cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:43    113s]       cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:43    113s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]       wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:43    113s]       hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]     Clock DAG net violations after 'Improving fragments clock skew': none
[03/23 18:10:43    113s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/23 18:10:43    113s]       Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]       Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:43    113s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[03/23 18:10:43    113s]        Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:43    113s]     Clock DAG hash after 'Improving fragments clock skew': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[03/23 18:10:43    113s]       delay calculator: calls=18204, total_wall_time=0.943s, mean_wall_time=0.052ms
[03/23 18:10:43    113s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9749, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]     Primary reporting skew groups after 'Improving fragments clock skew':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:43    113s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/CK
[03/23 18:10:43    113s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:43    113s]     Skew group summary after 'Improving fragments clock skew':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:43    113s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:43    113s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:43    113s]   Approximately balancing step...
[03/23 18:10:43    113s]     Clock DAG hash before 'Approximately balancing step': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[03/23 18:10:43    113s]       delay calculator: calls=18204, total_wall_time=0.943s, mean_wall_time=0.052ms
[03/23 18:10:43    113s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9749, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]     Resolve constraints - Approximately balancing...
[03/23 18:10:43    113s]     Resolving skew group constraints...
[03/23 18:10:43    113s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 18:10:43    113s]     Resolving skew group constraints done.
[03/23 18:10:43    113s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:43    113s]     Approximately balancing...
[03/23 18:10:43    113s]       Approximately balancing, wire and cell delays...
[03/23 18:10:43    113s]       Approximately balancing, wire and cell delays, iteration 1...
[03/23 18:10:43    113s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/23 18:10:43    113s]           cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]           misc counts      : r=1, pp=0
[03/23 18:10:43    113s]           cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:43    113s]           cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:43    113s]           sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]           wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]           wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:43    113s]           hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/23 18:10:43    113s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/23 18:10:43    113s]           Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]           Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:43    113s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[03/23 18:10:43    113s]            Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:43    113s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[03/23 18:10:43    113s]           delay calculator: calls=18204, total_wall_time=0.943s, mean_wall_time=0.052ms
[03/23 18:10:43    113s]           legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]           steiner router: calls=9749, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/23 18:10:43    113s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:43    113s]     Approximately balancing done.
[03/23 18:10:43    113s]     Clock DAG stats after 'Approximately balancing step':
[03/23 18:10:43    113s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]       misc counts      : r=1, pp=0
[03/23 18:10:43    113s]       cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:43    113s]       cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:43    113s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]       wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:43    113s]       hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]     Clock DAG net violations after 'Approximately balancing step': none
[03/23 18:10:43    113s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/23 18:10:43    113s]       Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]       Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:43    113s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[03/23 18:10:43    113s]        Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:43    113s]     Clock DAG hash after 'Approximately balancing step': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[03/23 18:10:43    113s]       delay calculator: calls=18204, total_wall_time=0.943s, mean_wall_time=0.052ms
[03/23 18:10:43    113s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9749, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]     Primary reporting skew groups after 'Approximately balancing step':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:43    113s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/CK
[03/23 18:10:43    113s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:43    113s]     Skew group summary after 'Approximately balancing step':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:43    113s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:43    113s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 18:10:43    113s]   Fixing clock tree overload...
[03/23 18:10:43    113s]     Clock DAG hash before 'Fixing clock tree overload': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[03/23 18:10:43    113s]       delay calculator: calls=18204, total_wall_time=0.943s, mean_wall_time=0.052ms
[03/23 18:10:43    113s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9749, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/23 18:10:43    113s]     Clock DAG stats after 'Fixing clock tree overload':
[03/23 18:10:43    113s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]       misc counts      : r=1, pp=0
[03/23 18:10:43    113s]       cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:43    113s]       cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:43    113s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]       wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:43    113s]       hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]     Clock DAG net violations after 'Fixing clock tree overload': none
[03/23 18:10:43    113s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[03/23 18:10:43    113s]       Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]       Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:43    113s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[03/23 18:10:43    113s]        Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:43    113s]     Clock DAG hash after 'Fixing clock tree overload': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[03/23 18:10:43    113s]       delay calculator: calls=18204, total_wall_time=0.943s, mean_wall_time=0.052ms
[03/23 18:10:43    113s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9749, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]     Primary reporting skew groups after 'Fixing clock tree overload':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:43    113s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/CK
[03/23 18:10:43    113s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:43    113s]     Skew group summary after 'Fixing clock tree overload':
[03/23 18:10:43    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:43    113s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:43    113s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:43    113s]   Approximately balancing paths...
[03/23 18:10:43    113s]     Clock DAG hash before 'Approximately balancing paths': 14468133982466721972 1273276817779945441
[03/23 18:10:43    113s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[03/23 18:10:43    113s]       delay calculator: calls=18204, total_wall_time=0.943s, mean_wall_time=0.052ms
[03/23 18:10:43    113s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:43    113s]       steiner router: calls=9749, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:43    113s]     Added 0 buffers.
[03/23 18:10:43    113s]     Clock DAG stats after 'Approximately balancing paths':
[03/23 18:10:43    113s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:43    113s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:43    113s]       misc counts      : r=1, pp=0
[03/23 18:10:43    113s]       cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:43    113s]       cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:43    113s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:43    113s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:43    113s]       wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:43    113s]       hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:43    113s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/23 18:10:43    113s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/23 18:10:43    113s]       Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:43    113s]       Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:43    113s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[03/23 18:10:43    113s]        Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:44    113s]     Clock DAG hash after 'Approximately balancing paths': 14468133982466721972 1273276817779945441
[03/23 18:10:44    113s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[03/23 18:10:44    113s]       delay calculator: calls=18204, total_wall_time=0.943s, mean_wall_time=0.052ms
[03/23 18:10:44    113s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:44    113s]       steiner router: calls=9749, total_wall_time=1.676s, mean_wall_time=0.172ms
[03/23 18:10:44    113s]     Primary reporting skew groups after 'Approximately balancing paths':
[03/23 18:10:44    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259, avg=0.253, sd=0.003], skew [0.015 vs 0.100], 100% {0.244, 0.259} (wid=0.026 ws=0.014) (gid=0.239 gs=0.012)
[03/23 18:10:44    113s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/CK
[03/23 18:10:44    113s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:44    113s]     Skew group summary after 'Approximately balancing paths':
[03/23 18:10:44    113s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259, avg=0.253, sd=0.003], skew [0.015 vs 0.100], 100% {0.244, 0.259} (wid=0.026 ws=0.014) (gid=0.239 gs=0.012)
[03/23 18:10:44    113s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:44    113s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:44    113s]   Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/23 18:10:44    113s]   Stage::Polishing...
[03/23 18:10:44    113s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 18:10:44    114s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:44    114s]   Clock DAG stats before polishing:
[03/23 18:10:44    114s]     cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:44    114s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:44    114s]     misc counts      : r=1, pp=0
[03/23 18:10:44    114s]     cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:44    114s]     cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:44    114s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:44    114s]     wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:44    114s]     wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:44    114s]     hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:44    114s]   Clock DAG net violations before polishing: none
[03/23 18:10:44    114s]   Clock DAG primary half-corner transition distribution before polishing:
[03/23 18:10:44    114s]     Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:44    114s]     Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:44    114s]   Clock DAG library cell distribution before polishing {count}:
[03/23 18:10:44    114s]      Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:44    114s]   Clock DAG hash before polishing: 14468133982466721972 1273276817779945441
[03/23 18:10:44    114s]   CTS services accumulated run-time stats before polishing:
[03/23 18:10:44    114s]     delay calculator: calls=18223, total_wall_time=0.946s, mean_wall_time=0.052ms
[03/23 18:10:44    114s]     legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:44    114s]     steiner router: calls=9768, total_wall_time=1.717s, mean_wall_time=0.176ms
[03/23 18:10:44    114s]   Primary reporting skew groups before polishing:
[03/23 18:10:44    114s]     skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:44    114s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/CK
[03/23 18:10:44    114s]         max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:44    114s]   Skew group summary before polishing:
[03/23 18:10:44    114s]     skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:44    114s]   Merging balancing drivers for power...
[03/23 18:10:44    114s]     Clock DAG hash before 'Merging balancing drivers for power': 14468133982466721972 1273276817779945441
[03/23 18:10:44    114s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[03/23 18:10:44    114s]       delay calculator: calls=18223, total_wall_time=0.946s, mean_wall_time=0.052ms
[03/23 18:10:44    114s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:44    114s]       steiner router: calls=9768, total_wall_time=1.717s, mean_wall_time=0.176ms
[03/23 18:10:44    114s]     Tried: 20 Succeeded: 0
[03/23 18:10:44    114s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/23 18:10:44    114s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:44    114s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:44    114s]       misc counts      : r=1, pp=0
[03/23 18:10:44    114s]       cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:44    114s]       cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:44    114s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:44    114s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:44    114s]       wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:44    114s]       hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:44    114s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/23 18:10:44    114s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/23 18:10:44    114s]       Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:44    114s]       Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:44    114s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[03/23 18:10:44    114s]        Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:44    114s]     Clock DAG hash after 'Merging balancing drivers for power': 14468133982466721972 1273276817779945441
[03/23 18:10:44    114s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[03/23 18:10:44    114s]       delay calculator: calls=18223, total_wall_time=0.946s, mean_wall_time=0.052ms
[03/23 18:10:44    114s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:44    114s]       steiner router: calls=9768, total_wall_time=1.717s, mean_wall_time=0.176ms
[03/23 18:10:44    114s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[03/23 18:10:44    114s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:44    114s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/CK
[03/23 18:10:44    114s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:44    114s]     Skew group summary after 'Merging balancing drivers for power':
[03/23 18:10:44    114s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259], skew [0.015 vs 0.100]
[03/23 18:10:44    114s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:44    114s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:44    114s]   Improving clock skew...
[03/23 18:10:44    114s]     Clock DAG hash before 'Improving clock skew': 14468133982466721972 1273276817779945441
[03/23 18:10:44    114s]     CTS services accumulated run-time stats before 'Improving clock skew':
[03/23 18:10:44    114s]       delay calculator: calls=18223, total_wall_time=0.946s, mean_wall_time=0.052ms
[03/23 18:10:44    114s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:44    114s]       steiner router: calls=9768, total_wall_time=1.717s, mean_wall_time=0.176ms
[03/23 18:10:44    114s]     Clock DAG stats after 'Improving clock skew':
[03/23 18:10:44    114s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:44    114s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:44    114s]       misc counts      : r=1, pp=0
[03/23 18:10:44    114s]       cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:44    114s]       cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:44    114s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:44    114s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.900pF, total=1.008pF
[03/23 18:10:44    114s]       wire lengths     : top=0.000um, trunk=711.800um, leaf=5228.390um, total=5940.190um
[03/23 18:10:44    114s]       hp wire lengths  : top=0.000um, trunk=680.400um, leaf=1929.400um, total=2609.800um
[03/23 18:10:44    114s]     Clock DAG net violations after 'Improving clock skew': none
[03/23 18:10:44    114s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/23 18:10:44    114s]       Trunk : target=0.100ns count=6 avg=0.074ns sd=0.012ns min=0.050ns max=0.082ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:44    114s]       Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.089ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:44    114s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[03/23 18:10:44    114s]        Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:44    114s]     Clock DAG hash after 'Improving clock skew': 14468133982466721972 1273276817779945441
[03/23 18:10:44    114s]     CTS services accumulated run-time stats after 'Improving clock skew':
[03/23 18:10:44    114s]       delay calculator: calls=18223, total_wall_time=0.946s, mean_wall_time=0.052ms
[03/23 18:10:44    114s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:44    114s]       steiner router: calls=9768, total_wall_time=1.717s, mean_wall_time=0.176ms
[03/23 18:10:44    114s]     Primary reporting skew groups after 'Improving clock skew':
[03/23 18:10:44    114s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259, avg=0.254, sd=0.003], skew [0.015 vs 0.100], 100% {0.244, 0.259} (wid=0.026 ws=0.014) (gid=0.239 gs=0.012)
[03/23 18:10:44    114s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG623_S2/CK
[03/23 18:10:44    114s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG554_S1/CK
[03/23 18:10:44    114s]     Skew group summary after 'Improving clock skew':
[03/23 18:10:44    114s]       skew_group clk/typConstraintMode: insertion delay [min=0.244, max=0.259, avg=0.254, sd=0.003], skew [0.015 vs 0.100], 100% {0.244, 0.259} (wid=0.026 ws=0.014) (gid=0.239 gs=0.012)
[03/23 18:10:44    114s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:44    114s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:44    114s]   Moving gates to reduce wire capacitance...
[03/23 18:10:44    114s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 14468133982466721972 1273276817779945441
[03/23 18:10:44    114s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[03/23 18:10:44    114s]       delay calculator: calls=18223, total_wall_time=0.946s, mean_wall_time=0.052ms
[03/23 18:10:44    114s]       legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:44    114s]       steiner router: calls=9768, total_wall_time=1.717s, mean_wall_time=0.176ms
[03/23 18:10:44    114s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[03/23 18:10:44    114s]     Iteration 1...
[03/23 18:10:44    114s]       Artificially removing short and long paths...
[03/23 18:10:44    114s]         Clock DAG hash before 'Artificially removing short and long paths': 14468133982466721972 1273276817779945441
[03/23 18:10:44    114s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 18:10:44    114s]           delay calculator: calls=18223, total_wall_time=0.946s, mean_wall_time=0.052ms
[03/23 18:10:44    114s]           legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:44    114s]           steiner router: calls=9768, total_wall_time=1.717s, mean_wall_time=0.176ms
[03/23 18:10:44    114s]         For skew_group clk/typConstraintMode target band (0.244, 0.259)
[03/23 18:10:44    114s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:44    114s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:44    114s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[03/23 18:10:44    114s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 14468133982466721972 1273276817779945441
[03/23 18:10:44    114s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[03/23 18:10:44    114s]           delay calculator: calls=18223, total_wall_time=0.946s, mean_wall_time=0.052ms
[03/23 18:10:44    114s]           legalizer: calls=1199, total_wall_time=0.026s, mean_wall_time=0.021ms
[03/23 18:10:44    114s]           steiner router: calls=9768, total_wall_time=1.717s, mean_wall_time=0.176ms
[03/23 18:10:44    114s]         Legalizer releasing space for clock trees
[03/23 18:10:44    114s]         Legalizing clock trees...
[03/23 18:10:44    114s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:44    114s]         Legalizer API calls during this step: 103 succeeded with high effort: 103 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:44    114s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/23 18:10:44    114s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[03/23 18:10:44    114s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 15482700884103861128 2886678375080958677
[03/23 18:10:44    114s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[03/23 18:10:44    114s]           delay calculator: calls=18286, total_wall_time=0.953s, mean_wall_time=0.052ms
[03/23 18:10:44    114s]           legalizer: calls=1302, total_wall_time=0.031s, mean_wall_time=0.023ms
[03/23 18:10:44    114s]           steiner router: calls=9854, total_wall_time=1.786s, mean_wall_time=0.181ms
[03/23 18:10:44    114s]         Moving gates: 
[03/23 18:10:44    114s]         Legalizer releasing space for clock trees
[03/23 18:10:44    114s]         ...20% ...40% ...60% ...80% ..Legalizing clock trees...
[03/23 18:10:44    114s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:44    114s]         .100% 
[03/23 18:10:44    114s]         Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:44    114s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.3)
[03/23 18:10:44    114s]     Iteration 1 done.
[03/23 18:10:44    114s]     Iteration 2...
[03/23 18:10:44    114s]       Artificially removing short and long paths...
[03/23 18:10:44    114s]         Clock DAG hash before 'Artificially removing short and long paths': 11244464041021390535 3918878341707436386
[03/23 18:10:44    114s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 18:10:44    114s]           delay calculator: calls=18569, total_wall_time=0.979s, mean_wall_time=0.053ms
[03/23 18:10:44    114s]           legalizer: calls=1554, total_wall_time=0.041s, mean_wall_time=0.026ms
[03/23 18:10:44    114s]           steiner router: calls=10182, total_wall_time=2.013s, mean_wall_time=0.198ms
[03/23 18:10:44    115s]         For skew_group clk/typConstraintMode target band (0.243, 0.259)
[03/23 18:10:44    115s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:44    115s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:44    115s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[03/23 18:10:44    115s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 11244464041021390535 3918878341707436386
[03/23 18:10:44    115s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[03/23 18:10:44    115s]           delay calculator: calls=18569, total_wall_time=0.979s, mean_wall_time=0.053ms
[03/23 18:10:44    115s]           legalizer: calls=1554, total_wall_time=0.041s, mean_wall_time=0.026ms
[03/23 18:10:44    115s]           steiner router: calls=10182, total_wall_time=2.013s, mean_wall_time=0.198ms
[03/23 18:10:44    115s]         Legalizer releasing space for clock trees
[03/23 18:10:44    115s]         Legalizing clock trees...
[03/23 18:10:44    115s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:44    115s]         Legalizer API calls during this step: 97 succeeded with high effort: 97 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:44    115s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 18:10:44    115s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[03/23 18:10:44    115s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 6345037050479410814 12860575293571427403
[03/23 18:10:44    115s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[03/23 18:10:44    115s]           delay calculator: calls=18625, total_wall_time=0.985s, mean_wall_time=0.053ms
[03/23 18:10:44    115s]           legalizer: calls=1651, total_wall_time=0.043s, mean_wall_time=0.026ms
[03/23 18:10:44    115s]           steiner router: calls=10270, total_wall_time=2.082s, mean_wall_time=0.203ms
[03/23 18:10:44    115s]         Moving gates: 
[03/23 18:10:44    115s]         Legalizer releasing space for clock trees
[03/23 18:10:44    115s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/23 18:10:45    115s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:45    115s]         100% 
[03/23 18:10:45    115s]         Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:45    115s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.4)
[03/23 18:10:45    115s]     Iteration 2 done.
[03/23 18:10:45    115s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[03/23 18:10:45    115s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[03/23 18:10:45    115s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:45    115s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:45    115s]       misc counts      : r=1, pp=0
[03/23 18:10:45    115s]       cell areas       : b=0.000um^2, i=321.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=321.120um^2
[03/23 18:10:45    115s]       cell capacitance : b=0.000pF, i=0.434pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.434pF
[03/23 18:10:45    115s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:45    115s]       wire capacitance : top=0.000pF, trunk=0.096pF, leaf=0.930pF, total=1.026pF
[03/23 18:10:45    115s]       wire lengths     : top=0.000um, trunk=632.400um, leaf=5444.991um, total=6077.391um
[03/23 18:10:45    115s]       hp wire lengths  : top=0.000um, trunk=607.200um, leaf=1952.200um, total=2559.400um
[03/23 18:10:45    115s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[03/23 18:10:45    115s]       Remaining Transition : {count=1, worst=[0.068ns]} avg=0.068ns sd=0.000ns sum=0.068ns
[03/23 18:10:45    115s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[03/23 18:10:45    115s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.012ns min=0.049ns max=0.082ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:45    115s]       Leaf  : target=0.100ns count=13 avg=0.101ns sd=0.020ns min=0.088ns max=0.168ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 9 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:45    115s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[03/23 18:10:45    115s]        Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX8TR: 1 
[03/23 18:10:45    115s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 1508147035702284026 7839940704560098071
[03/23 18:10:45    115s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[03/23 18:10:45    115s]       delay calculator: calls=18941, total_wall_time=1.015s, mean_wall_time=0.054ms
[03/23 18:10:45    115s]       legalizer: calls=1903, total_wall_time=0.049s, mean_wall_time=0.026ms
[03/23 18:10:45    115s]       steiner router: calls=10586, total_wall_time=2.285s, mean_wall_time=0.216ms
[03/23 18:10:45    115s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[03/23 18:10:45    115s]       skew_group clk/typConstraintMode: insertion delay [min=0.241, max=0.281, avg=0.252, sd=0.009], skew [0.040 vs 0.100], 100% {0.241, 0.281} (wid=0.073 ws=0.061) (gid=0.237 gs=0.029)
[03/23 18:10:45    115s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG652_S2/CK
[03/23 18:10:45    115s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG135_S2/CK
[03/23 18:10:45    115s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[03/23 18:10:45    115s]       skew_group clk/typConstraintMode: insertion delay [min=0.241, max=0.281, avg=0.252, sd=0.009], skew [0.040 vs 0.100], 100% {0.241, 0.281} (wid=0.073 ws=0.061) (gid=0.237 gs=0.029)
[03/23 18:10:45    115s]     Legalizer API calls during this step: 704 succeeded with high effort: 704 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:45    115s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:01.8 real=0:00:01.1)
[03/23 18:10:45    115s]   Reducing clock tree power 3...
[03/23 18:10:45    115s]     Clock DAG hash before 'Reducing clock tree power 3': 1508147035702284026 7839940704560098071
[03/23 18:10:45    115s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[03/23 18:10:45    115s]       delay calculator: calls=18941, total_wall_time=1.015s, mean_wall_time=0.054ms
[03/23 18:10:45    115s]       legalizer: calls=1903, total_wall_time=0.049s, mean_wall_time=0.026ms
[03/23 18:10:45    115s]       steiner router: calls=10586, total_wall_time=2.285s, mean_wall_time=0.216ms
[03/23 18:10:45    115s]     Artificially removing short and long paths...
[03/23 18:10:45    115s]       Clock DAG hash before 'Artificially removing short and long paths': 1508147035702284026 7839940704560098071
[03/23 18:10:45    115s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 18:10:45    115s]         delay calculator: calls=18941, total_wall_time=1.015s, mean_wall_time=0.054ms
[03/23 18:10:45    115s]         legalizer: calls=1903, total_wall_time=0.049s, mean_wall_time=0.026ms
[03/23 18:10:45    115s]         steiner router: calls=10586, total_wall_time=2.285s, mean_wall_time=0.216ms
[03/23 18:10:45    115s]       For skew_group clk/typConstraintMode target band (0.241, 0.281)
[03/23 18:10:45    115s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:45    115s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:45    115s]     Initial gate capacitance is (rise=1.462pF fall=1.462pF).
[03/23 18:10:45    115s]     Resizing gates: 
[03/23 18:10:45    115s]     Legalizer releasing space for clock trees
[03/23 18:10:45    115s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/23 18:10:45    116s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:45    116s]     100% 
[03/23 18:10:45    116s]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/23 18:10:45    116s]     Iteration 1: gate capacitance is (rise=1.456pF fall=1.456pF).
[03/23 18:10:45    116s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/23 18:10:45    116s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:45    116s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:45    116s]       misc counts      : r=1, pp=0
[03/23 18:10:45    116s]       cell areas       : b=0.000um^2, i=318.240um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=318.240um^2
[03/23 18:10:45    116s]       cell capacitance : b=0.000pF, i=0.428pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.428pF
[03/23 18:10:45    116s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:45    116s]       wire capacitance : top=0.000pF, trunk=0.096pF, leaf=0.930pF, total=1.026pF
[03/23 18:10:45    116s]       wire lengths     : top=0.000um, trunk=632.400um, leaf=5444.991um, total=6077.391um
[03/23 18:10:45    116s]       hp wire lengths  : top=0.000um, trunk=607.200um, leaf=1952.200um, total=2559.400um
[03/23 18:10:45    116s]     Clock DAG net violations after 'Reducing clock tree power 3':
[03/23 18:10:45    116s]       Remaining Transition : {count=1, worst=[0.068ns]} avg=0.068ns sd=0.000ns sum=0.068ns
[03/23 18:10:45    116s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/23 18:10:45    116s]       Trunk : target=0.100ns count=6 avg=0.076ns sd=0.015ns min=0.049ns max=0.094ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[03/23 18:10:45    116s]       Leaf  : target=0.100ns count=13 avg=0.101ns sd=0.020ns min=0.088ns max=0.168ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 9 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:45    116s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[03/23 18:10:45    116s]        Invs: CLKINVX20TR: 6 CLKINVX16TR: 10 CLKINVX12TR: 1 CLKINVX8TR: 1 
[03/23 18:10:45    116s]     Clock DAG hash after 'Reducing clock tree power 3': 13404414539725906396 6664298102931723881
[03/23 18:10:45    116s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[03/23 18:10:45    116s]       delay calculator: calls=19098, total_wall_time=1.034s, mean_wall_time=0.054ms
[03/23 18:10:45    116s]       legalizer: calls=1946, total_wall_time=0.050s, mean_wall_time=0.026ms
[03/23 18:10:45    116s]       steiner router: calls=10602, total_wall_time=2.300s, mean_wall_time=0.217ms
[03/23 18:10:45    116s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[03/23 18:10:45    116s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.279, avg=0.254, sd=0.009], skew [0.039 vs 0.100], 100% {0.240, 0.279} (wid=0.072 ws=0.061) (gid=0.248 gs=0.041)
[03/23 18:10:45    116s]           min path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG345_S1/CK
[03/23 18:10:45    116s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG135_S2/CK
[03/23 18:10:45    116s]     Skew group summary after 'Reducing clock tree power 3':
[03/23 18:10:45    116s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.279, avg=0.254, sd=0.009], skew [0.039 vs 0.100], 100% {0.240, 0.279} (wid=0.072 ws=0.061) (gid=0.248 gs=0.041)
[03/23 18:10:45    116s]     Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:45    116s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/23 18:10:45    116s]   Improving insertion delay...
[03/23 18:10:45    116s]     Clock DAG hash before 'Improving insertion delay': 13404414539725906396 6664298102931723881
[03/23 18:10:45    116s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[03/23 18:10:45    116s]       delay calculator: calls=19098, total_wall_time=1.034s, mean_wall_time=0.054ms
[03/23 18:10:45    116s]       legalizer: calls=1946, total_wall_time=0.050s, mean_wall_time=0.026ms
[03/23 18:10:45    116s]       steiner router: calls=10602, total_wall_time=2.300s, mean_wall_time=0.217ms
[03/23 18:10:46    116s]     Clock DAG stats after 'Improving insertion delay':
[03/23 18:10:46    116s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:46    116s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:46    116s]       misc counts      : r=1, pp=0
[03/23 18:10:46    116s]       cell areas       : b=0.000um^2, i=325.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=325.440um^2
[03/23 18:10:46    116s]       cell capacitance : b=0.000pF, i=0.440pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.440pF
[03/23 18:10:46    116s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:46    116s]       wire capacitance : top=0.000pF, trunk=0.097pF, leaf=0.930pF, total=1.027pF
[03/23 18:10:46    116s]       wire lengths     : top=0.000um, trunk=636.800um, leaf=5444.991um, total=6081.791um
[03/23 18:10:46    116s]       hp wire lengths  : top=0.000um, trunk=608.400um, leaf=1952.200um, total=2560.600um
[03/23 18:10:46    116s]     Clock DAG net violations after 'Improving insertion delay':
[03/23 18:10:46    116s]       Remaining Transition : {count=2, worst=[0.067ns, 0.067ns]} avg=0.067ns sd=0.000ns sum=0.134ns
[03/23 18:10:46    116s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/23 18:10:46    116s]       Trunk : target=0.100ns count=6 avg=0.096ns sd=0.039ns min=0.050ns max=0.167ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:46    116s]       Leaf  : target=0.100ns count=13 avg=0.101ns sd=0.020ns min=0.088ns max=0.167ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 9 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:46    116s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[03/23 18:10:46    116s]        Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX12TR: 1 
[03/23 18:10:46    116s]     Clock DAG hash after 'Improving insertion delay': 10698360098902620190 230842080026126139
[03/23 18:10:46    116s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[03/23 18:10:46    116s]       delay calculator: calls=20730, total_wall_time=1.141s, mean_wall_time=0.055ms
[03/23 18:10:46    116s]       legalizer: calls=2113, total_wall_time=0.053s, mean_wall_time=0.025ms
[03/23 18:10:46    116s]       steiner router: calls=10949, total_wall_time=2.399s, mean_wall_time=0.219ms
[03/23 18:10:46    116s]     Primary reporting skew groups after 'Improving insertion delay':
[03/23 18:10:46    116s]       skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.288, avg=0.264, sd=0.009], skew [0.038 vs 0.100], 100% {0.250, 0.288} (wid=0.090 ws=0.061) (gid=0.238 gs=0.040)
[03/23 18:10:46    116s]           min path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG345_S1/CK
[03/23 18:10:46    116s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG135_S2/CK
[03/23 18:10:46    116s]     Skew group summary after 'Improving insertion delay':
[03/23 18:10:46    116s]       skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.288, avg=0.264, sd=0.009], skew [0.038 vs 0.100], 100% {0.250, 0.288} (wid=0.090 ws=0.061) (gid=0.238 gs=0.040)
[03/23 18:10:46    116s]     Legalizer API calls during this step: 167 succeeded with high effort: 167 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:46    116s]   Improving insertion delay done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/23 18:10:46    116s]   Wire Opt OverFix...
[03/23 18:10:46    116s]     Clock DAG hash before 'Wire Opt OverFix': 10698360098902620190 230842080026126139
[03/23 18:10:46    116s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[03/23 18:10:46    116s]       delay calculator: calls=20730, total_wall_time=1.141s, mean_wall_time=0.055ms
[03/23 18:10:46    116s]       legalizer: calls=2113, total_wall_time=0.053s, mean_wall_time=0.025ms
[03/23 18:10:46    116s]       steiner router: calls=10949, total_wall_time=2.399s, mean_wall_time=0.219ms
[03/23 18:10:46    116s]     Wire Reduction extra effort...
[03/23 18:10:46    116s]       Clock DAG hash before 'Wire Reduction extra effort': 10698360098902620190 230842080026126139
[03/23 18:10:46    116s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[03/23 18:10:46    116s]         delay calculator: calls=20730, total_wall_time=1.141s, mean_wall_time=0.055ms
[03/23 18:10:46    116s]         legalizer: calls=2113, total_wall_time=0.053s, mean_wall_time=0.025ms
[03/23 18:10:46    116s]         steiner router: calls=10949, total_wall_time=2.399s, mean_wall_time=0.219ms
[03/23 18:10:46    116s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[03/23 18:10:46    116s]       Artificially removing short and long paths...
[03/23 18:10:46    116s]         Clock DAG hash before 'Artificially removing short and long paths': 10698360098902620190 230842080026126139
[03/23 18:10:46    116s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 18:10:46    116s]           delay calculator: calls=20730, total_wall_time=1.141s, mean_wall_time=0.055ms
[03/23 18:10:46    116s]           legalizer: calls=2113, total_wall_time=0.053s, mean_wall_time=0.025ms
[03/23 18:10:46    116s]           steiner router: calls=10949, total_wall_time=2.399s, mean_wall_time=0.219ms
[03/23 18:10:46    116s]         For skew_group clk/typConstraintMode target band (0.250, 0.288)
[03/23 18:10:46    116s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:46    116s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:46    116s]       Global shorten wires A0...
[03/23 18:10:46    116s]         Clock DAG hash before 'Global shorten wires A0': 10698360098902620190 230842080026126139
[03/23 18:10:46    116s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[03/23 18:10:46    116s]           delay calculator: calls=20730, total_wall_time=1.141s, mean_wall_time=0.055ms
[03/23 18:10:46    116s]           legalizer: calls=2113, total_wall_time=0.053s, mean_wall_time=0.025ms
[03/23 18:10:46    116s]           steiner router: calls=10949, total_wall_time=2.399s, mean_wall_time=0.219ms
[03/23 18:10:46    116s]         Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:46    116s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:46    116s]       Move For Wirelength - core...
[03/23 18:10:46    116s]         Clock DAG hash before 'Move For Wirelength - core': 10698360098902620190 230842080026126139
[03/23 18:10:46    116s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/23 18:10:46    116s]           delay calculator: calls=20732, total_wall_time=1.142s, mean_wall_time=0.055ms
[03/23 18:10:46    116s]           legalizer: calls=2131, total_wall_time=0.054s, mean_wall_time=0.025ms
[03/23 18:10:46    116s]           steiner router: calls=10955, total_wall_time=2.404s, mean_wall_time=0.219ms
[03/23 18:10:46    116s]         Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=4, computed=14, moveTooSmall=31, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=5, ignoredLeafDriver=0, worse=31, accepted=2
[03/23 18:10:46    116s]         Max accepted move=69.200um, total accepted move=98.400um, average move=49.200um
[03/23 18:10:46    117s]         Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=4, computed=14, moveTooSmall=30, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=5, ignoredLeafDriver=0, worse=24, accepted=4
[03/23 18:10:46    117s]         Max accepted move=73.200um, total accepted move=163.200um, average move=40.800um
[03/23 18:10:46    117s]         Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=4, computed=14, moveTooSmall=31, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=32, accepted=3
[03/23 18:10:46    117s]         Max accepted move=24.800um, total accepted move=52.400um, average move=17.466um
[03/23 18:10:46    117s]         Legalizer API calls during this step: 127 succeeded with high effort: 127 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:46    117s]       Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/23 18:10:46    117s]       Global shorten wires A1...
[03/23 18:10:46    117s]         Clock DAG hash before 'Global shorten wires A1': 15516496610791805793 4814743117668260420
[03/23 18:10:46    117s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[03/23 18:10:46    117s]           delay calculator: calls=20969, total_wall_time=1.164s, mean_wall_time=0.055ms
[03/23 18:10:46    117s]           legalizer: calls=2258, total_wall_time=0.057s, mean_wall_time=0.025ms
[03/23 18:10:46    117s]           steiner router: calls=11209, total_wall_time=2.514s, mean_wall_time=0.224ms
[03/23 18:10:46    117s]         Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:46    117s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:46    117s]       Move For Wirelength - core...
[03/23 18:10:46    117s]         Clock DAG hash before 'Move For Wirelength - core': 15516496610791805793 4814743117668260420
[03/23 18:10:46    117s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/23 18:10:46    117s]           delay calculator: calls=20976, total_wall_time=1.164s, mean_wall_time=0.055ms
[03/23 18:10:46    117s]           legalizer: calls=2277, total_wall_time=0.057s, mean_wall_time=0.025ms
[03/23 18:10:46    117s]           steiner router: calls=11223, total_wall_time=2.520s, mean_wall_time=0.225ms
[03/23 18:10:46    117s]         Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=18, computed=0, moveTooSmall=21, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[03/23 18:10:46    117s]         Max accepted move=0.000um, total accepted move=0.000um
[03/23 18:10:46    117s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:46    117s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:46    117s]       Global shorten wires B...
[03/23 18:10:46    117s]         Clock DAG hash before 'Global shorten wires B': 15516496610791805793 4814743117668260420
[03/23 18:10:46    117s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[03/23 18:10:46    117s]           delay calculator: calls=20976, total_wall_time=1.164s, mean_wall_time=0.055ms
[03/23 18:10:46    117s]           legalizer: calls=2277, total_wall_time=0.057s, mean_wall_time=0.025ms
[03/23 18:10:46    117s]           steiner router: calls=11223, total_wall_time=2.520s, mean_wall_time=0.225ms
[03/23 18:10:46    117s]         Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:46    117s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 18:10:46    117s]       Move For Wirelength - branch...
[03/23 18:10:46    117s]         Clock DAG hash before 'Move For Wirelength - branch': 7225526877957005286 9945773957866672419
[03/23 18:10:46    117s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[03/23 18:10:46    117s]           delay calculator: calls=21022, total_wall_time=1.169s, mean_wall_time=0.056ms
[03/23 18:10:46    117s]           legalizer: calls=2353, total_wall_time=0.059s, mean_wall_time=0.025ms
[03/23 18:10:46    117s]           steiner router: calls=11277, total_wall_time=2.550s, mean_wall_time=0.226ms
[03/23 18:10:46    117s]         Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=0, computed=18, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=18, accepted=0
[03/23 18:10:46    117s]         Max accepted move=0.000um, total accepted move=0.000um
[03/23 18:10:46    117s]         Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:46    117s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:46    117s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[03/23 18:10:46    117s]       Clock DAG stats after 'Wire Reduction extra effort':
[03/23 18:10:46    117s]         cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:46    117s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:46    117s]         misc counts      : r=1, pp=0
[03/23 18:10:46    117s]         cell areas       : b=0.000um^2, i=325.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=325.440um^2
[03/23 18:10:46    117s]         cell capacitance : b=0.000pF, i=0.440pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.440pF
[03/23 18:10:46    117s]         sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:46    117s]         wire capacitance : top=0.000pF, trunk=0.103pF, leaf=0.885pF, total=0.988pF
[03/23 18:10:46    117s]         wire lengths     : top=0.000um, trunk=681.200um, leaf=5144.986um, total=5826.186um
[03/23 18:10:46    117s]         hp wire lengths  : top=0.000um, trunk=627.600um, leaf=1922.600um, total=2550.200um
[03/23 18:10:46    117s]       Clock DAG net violations after 'Wire Reduction extra effort':
[03/23 18:10:46    117s]         Remaining Transition : {count=1, worst=[0.067ns]} avg=0.067ns sd=0.000ns sum=0.067ns
[03/23 18:10:46    117s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[03/23 18:10:46    117s]         Trunk : target=0.100ns count=6 avg=0.093ns sd=0.038ns min=0.057ns max=0.167ns {1 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:46    117s]         Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.088ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:46    117s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[03/23 18:10:46    117s]          Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX12TR: 1 
[03/23 18:10:46    117s]       Clock DAG hash after 'Wire Reduction extra effort': 7225526877957005286 9945773957866672419
[03/23 18:10:46    117s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[03/23 18:10:46    117s]         delay calculator: calls=21022, total_wall_time=1.169s, mean_wall_time=0.056ms
[03/23 18:10:46    117s]         legalizer: calls=2371, total_wall_time=0.059s, mean_wall_time=0.025ms
[03/23 18:10:46    117s]         steiner router: calls=11277, total_wall_time=2.550s, mean_wall_time=0.226ms
[03/23 18:10:46    117s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[03/23 18:10:46    117s]         skew_group clk/typConstraintMode: insertion delay [min=0.243, max=0.265, avg=0.255, sd=0.005], skew [0.022 vs 0.100], 100% {0.243, 0.265} (wid=0.035 ws=0.016) (gid=0.240 gs=0.023)
[03/23 18:10:46    117s]             min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG571_S2/CK
[03/23 18:10:46    117s]             max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG756_S1/CK
[03/23 18:10:46    117s]       Skew group summary after 'Wire Reduction extra effort':
[03/23 18:10:46    117s]         skew_group clk/typConstraintMode: insertion delay [min=0.243, max=0.265, avg=0.255, sd=0.005], skew [0.022 vs 0.100], 100% {0.243, 0.265} (wid=0.035 ws=0.016) (gid=0.240 gs=0.023)
[03/23 18:10:46    117s]       Legalizer API calls during this step: 258 succeeded with high effort: 258 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:46    117s]     Wire Reduction extra effort done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/23 18:10:46    117s]     Optimizing orientation...
[03/23 18:10:46    117s]     FlipOpt...
[03/23 18:10:46    117s]     Disconnecting clock tree from netlist...
[03/23 18:10:46    117s]     Disconnecting clock tree from netlist done.
[03/23 18:10:46    117s]     Performing Single Threaded FlipOpt
[03/23 18:10:46    117s]     Optimizing orientation on clock cells...
[03/23 18:10:46    117s]       Orientation Wirelength Optimization: Attempted = 20 , Succeeded = 1 , Constraints Broken = 17 , CannotMove = 2 , Illegal = 0 , Other = 0
[03/23 18:10:46    117s]     Optimizing orientation on clock cells done.
[03/23 18:10:46    117s]     Resynthesising clock tree into netlist...
[03/23 18:10:46    117s]       Reset timing graph...
[03/23 18:10:46    117s] Ignoring AAE DB Resetting ...
[03/23 18:10:46    117s]       Reset timing graph done.
[03/23 18:10:46    117s]     Resynthesising clock tree into netlist done.
[03/23 18:10:46    117s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:46    117s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:46    117s] End AAE Lib Interpolated Model. (MEM=3291.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:46    117s]     Clock DAG stats after 'Wire Opt OverFix':
[03/23 18:10:46    117s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:46    117s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:46    117s]       misc counts      : r=1, pp=0
[03/23 18:10:46    117s]       cell areas       : b=0.000um^2, i=325.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=325.440um^2
[03/23 18:10:46    117s]       cell capacitance : b=0.000pF, i=0.440pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.440pF
[03/23 18:10:46    117s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:46    117s]       wire capacitance : top=0.000pF, trunk=0.103pF, leaf=0.884pF, total=0.988pF
[03/23 18:10:46    117s]       wire lengths     : top=0.000um, trunk=681.200um, leaf=5136.393um, total=5817.593um
[03/23 18:10:46    117s]       hp wire lengths  : top=0.000um, trunk=627.600um, leaf=1922.600um, total=2550.200um
[03/23 18:10:46    117s]     Clock DAG net violations after 'Wire Opt OverFix':
[03/23 18:10:46    117s]       Remaining Transition : {count=1, worst=[0.067ns]} avg=0.067ns sd=0.000ns sum=0.067ns
[03/23 18:10:46    117s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[03/23 18:10:46    117s]       Trunk : target=0.100ns count=6 avg=0.093ns sd=0.038ns min=0.057ns max=0.167ns {1 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:46    117s]       Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 9 <= 0.100ns}
[03/23 18:10:46    117s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[03/23 18:10:46    117s]        Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX12TR: 1 
[03/23 18:10:46    117s]     Clock DAG hash after 'Wire Opt OverFix': 3171498697874426996 6052417821084065329
[03/23 18:10:46    117s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[03/23 18:10:46    117s]       delay calculator: calls=21041, total_wall_time=1.171s, mean_wall_time=0.056ms
[03/23 18:10:46    117s]       legalizer: calls=2371, total_wall_time=0.059s, mean_wall_time=0.025ms
[03/23 18:10:46    117s]       steiner router: calls=11348, total_wall_time=2.578s, mean_wall_time=0.227ms
[03/23 18:10:46    117s]     Primary reporting skew groups after 'Wire Opt OverFix':
[03/23 18:10:46    117s]       skew_group clk/typConstraintMode: insertion delay [min=0.243, max=0.265, avg=0.255, sd=0.005], skew [0.022 vs 0.100], 100% {0.243, 0.265} (wid=0.035 ws=0.016) (gid=0.240 gs=0.022)
[03/23 18:10:46    117s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG571_S2/CK
[03/23 18:10:46    117s]           max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG756_S1/CK
[03/23 18:10:46    117s]     Skew group summary after 'Wire Opt OverFix':
[03/23 18:10:46    117s]       skew_group clk/typConstraintMode: insertion delay [min=0.243, max=0.265, avg=0.255, sd=0.005], skew [0.022 vs 0.100], 100% {0.243, 0.265} (wid=0.035 ws=0.016) (gid=0.240 gs=0.022)
[03/23 18:10:46    117s]     Legalizer API calls during this step: 258 succeeded with high effort: 258 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:46    117s]   Wire Opt OverFix done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/23 18:10:46    117s]   Total capacitance is (rise=2.455pF fall=2.455pF), of which (rise=0.988pF fall=0.988pF) is wire, and (rise=1.467pF fall=1.467pF) is gate.
[03/23 18:10:46    117s]   Stage::Polishing done. (took cpu=0:00:03.5 real=0:00:02.7)
[03/23 18:10:46    117s]   Stage::Updating netlist...
[03/23 18:10:46    117s]   Reset timing graph...
[03/23 18:10:46    117s] Ignoring AAE DB Resetting ...
[03/23 18:10:46    117s]   Reset timing graph done.
[03/23 18:10:46    117s]   Setting non-default rules before calling refine place.
[03/23 18:10:46    117s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/23 18:10:46    117s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3291.8M, EPOCH TIME: 1679609446.717658
[03/23 18:10:46    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 18:10:46    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:46    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:46    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:46    117s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.007, MEM:3060.8M, EPOCH TIME: 1679609446.724690
[03/23 18:10:46    117s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:46    117s]   Leaving CCOpt scope - ClockRefiner...
[03/23 18:10:46    117s]   Assigned high priority to 18 instances.
[03/23 18:10:46    117s]   Soft fixed 18 clock instances.
[03/23 18:10:46    117s]   Performing Clock Only Refine Place.
[03/23 18:10:46    117s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[03/23 18:10:46    117s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3060.8M, EPOCH TIME: 1679609446.728099
[03/23 18:10:46    117s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3060.8M, EPOCH TIME: 1679609446.728276
[03/23 18:10:46    117s] Processing tracks to init pin-track alignment.
[03/23 18:10:46    117s] z: 2, totalTracks: 1
[03/23 18:10:46    117s] z: 4, totalTracks: 1
[03/23 18:10:46    117s] z: 6, totalTracks: 1
[03/23 18:10:46    117s] z: 8, totalTracks: 1
[03/23 18:10:46    117s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:46    117s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3060.8M, EPOCH TIME: 1679609446.731248
[03/23 18:10:46    117s] Info: 18 insts are soft-fixed.
[03/23 18:10:46    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:46    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:46    117s] 
[03/23 18:10:46    117s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:46    117s] OPERPROF:       Starting CMU at level 4, MEM:3124.8M, EPOCH TIME: 1679609446.745699
[03/23 18:10:46    117s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.003, MEM:3156.8M, EPOCH TIME: 1679609446.748774
[03/23 18:10:46    117s] 
[03/23 18:10:46    117s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:10:46    117s] Info: 18 insts are soft-fixed.
[03/23 18:10:46    117s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.022, REAL:0.019, MEM:3060.8M, EPOCH TIME: 1679609446.749840
[03/23 18:10:46    117s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3060.8M, EPOCH TIME: 1679609446.749918
[03/23 18:10:46    117s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.002, REAL:0.005, MEM:3060.8M, EPOCH TIME: 1679609446.754976
[03/23 18:10:46    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3060.8MB).
[03/23 18:10:46    117s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.028, REAL:0.027, MEM:3060.8M, EPOCH TIME: 1679609446.755626
[03/23 18:10:46    117s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.029, REAL:0.028, MEM:3060.8M, EPOCH TIME: 1679609446.755708
[03/23 18:10:46    117s] TDRefine: refinePlace mode is spiral
[03/23 18:10:46    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.7
[03/23 18:10:46    117s] OPERPROF: Starting RefinePlace at level 1, MEM:3060.8M, EPOCH TIME: 1679609446.755838
[03/23 18:10:46    117s] *** Starting refinePlace (0:01:57 mem=3060.8M) ***
[03/23 18:10:46    117s] Total net bbox length = 5.577e+04 (2.268e+04 3.309e+04) (ext = 3.369e+03)
[03/23 18:10:46    117s] 
[03/23 18:10:46    117s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:46    117s] Info: 18 insts are soft-fixed.
[03/23 18:10:46    117s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:46    117s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:46    117s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:46    117s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:46    117s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:46    117s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3060.8M, EPOCH TIME: 1679609446.765504
[03/23 18:10:46    117s] Starting refinePlace ...
[03/23 18:10:46    117s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:46    117s] One DDP V2 for no tweak run.
[03/23 18:10:46    117s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:46    117s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3060.8MB
[03/23 18:10:46    117s] Statistics of distance of Instance movement in refine placement:
[03/23 18:10:46    117s]   maximum (X+Y) =         0.00 um
[03/23 18:10:46    117s]   mean    (X+Y) =         0.00 um
[03/23 18:10:46    117s] Summary Report:
[03/23 18:10:46    117s] Instances move: 0 (out of 2611 movable)
[03/23 18:10:46    117s] Instances flipped: 0
[03/23 18:10:46    117s] Mean displacement: 0.00 um
[03/23 18:10:46    117s] Max displacement: 0.00 um 
[03/23 18:10:46    117s] Total instances moved : 0
[03/23 18:10:46    117s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.004, MEM:3060.8M, EPOCH TIME: 1679609446.769858
[03/23 18:10:46    117s] Total net bbox length = 5.577e+04 (2.268e+04 3.309e+04) (ext = 3.369e+03)
[03/23 18:10:46    117s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3060.8MB
[03/23 18:10:46    117s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3060.8MB) @(0:01:57 - 0:01:58).
[03/23 18:10:46    117s] *** Finished refinePlace (0:01:58 mem=3060.8M) ***
[03/23 18:10:46    117s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.7
[03/23 18:10:46    117s] OPERPROF: Finished RefinePlace at level 1, CPU:0.016, REAL:0.016, MEM:3060.8M, EPOCH TIME: 1679609446.771498
[03/23 18:10:46    117s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3060.8M, EPOCH TIME: 1679609446.771601
[03/23 18:10:46    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[03/23 18:10:46    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:46    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:46    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:46    117s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:3060.8M, EPOCH TIME: 1679609446.776846
[03/23 18:10:46    117s]   ClockRefiner summary
[03/23 18:10:46    117s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 734).
[03/23 18:10:46    117s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 18).
[03/23 18:10:46    117s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 716).
[03/23 18:10:46    117s]   Restoring pStatusCts on 18 clock instances.
[03/23 18:10:46    117s]   Revert refine place priority changes on 0 instances.
[03/23 18:10:46    117s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 18:10:46    117s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 18:10:46    117s]   CCOpt::Phase::Implementation done. (took cpu=0:00:04.4 real=0:00:03.5)
[03/23 18:10:46    117s]   CCOpt::Phase::eGRPC...
[03/23 18:10:46    117s]   eGR Post Conditioning loop iteration 0...
[03/23 18:10:46    117s]     Clock implementation routing...
[03/23 18:10:46    117s]       Leaving CCOpt scope - Routing Tools...
[03/23 18:10:46    117s] Net route status summary:
[03/23 18:10:46    117s]   Clock:        19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:46    117s]   Non-clock:  5613 (unrouted=2954, trialRouted=2659, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2954, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:46    117s]       Routing using eGR only...
[03/23 18:10:46    117s]         Early Global Route - eGR only step...
[03/23 18:10:46    117s] (ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
[03/23 18:10:46    117s] (ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
[03/23 18:10:46    117s] (ccopt eGR): Start to route 19 all nets
[03/23 18:10:46    117s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:10:46    117s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:10:46    117s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3060.82 MB )
[03/23 18:10:46    117s] (I)      ================== Layers ==================
[03/23 18:10:46    117s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:46    117s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:10:46    117s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:46    117s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:10:46    117s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:10:46    117s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:10:46    117s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:10:46    117s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:10:46    117s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:10:46    117s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:10:46    117s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:10:46    117s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:10:46    117s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:10:46    117s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:10:46    117s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:10:46    117s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:10:46    117s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:10:46    117s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:10:46    117s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:10:46    117s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:46    117s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:10:46    117s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:46    117s] (I)      Started Import and model ( Curr Mem: 3060.82 MB )
[03/23 18:10:46    117s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:46    117s] (I)      == Non-default Options ==
[03/23 18:10:46    117s] (I)      Clean congestion better                            : true
[03/23 18:10:46    117s] (I)      Estimate vias on DPT layer                         : true
[03/23 18:10:46    117s] (I)      Clean congestion layer assignment rounds           : 3
[03/23 18:10:46    117s] (I)      Layer constraints as soft constraints              : true
[03/23 18:10:46    117s] (I)      Soft top layer                                     : true
[03/23 18:10:46    117s] (I)      Skip prospective layer relax nets                  : true
[03/23 18:10:46    117s] (I)      Better NDR handling                                : true
[03/23 18:10:46    117s] (I)      Improved NDR modeling in LA                        : true
[03/23 18:10:46    117s] (I)      Routing cost fix for NDR handling                  : true
[03/23 18:10:46    117s] (I)      Block tracks for preroutes                         : true
[03/23 18:10:46    117s] (I)      Assign IRoute by net group key                     : true
[03/23 18:10:46    117s] (I)      Block unroutable channels                          : true
[03/23 18:10:46    117s] (I)      Block unroutable channels 3D                       : true
[03/23 18:10:46    117s] (I)      Bound layer relaxed segment wl                     : true
[03/23 18:10:46    117s] (I)      Blocked pin reach length threshold                 : 2
[03/23 18:10:46    117s] (I)      Check blockage within NDR space in TA              : true
[03/23 18:10:46    117s] (I)      Skip must join for term with via pillar            : true
[03/23 18:10:46    117s] (I)      Model find APA for IO pin                          : true
[03/23 18:10:46    117s] (I)      On pin location for off pin term                   : true
[03/23 18:10:46    117s] (I)      Handle EOL spacing                                 : true
[03/23 18:10:46    117s] (I)      Merge PG vias by gap                               : true
[03/23 18:10:46    117s] (I)      Maximum routing layer                              : 4
[03/23 18:10:46    117s] (I)      Route selected nets only                           : true
[03/23 18:10:46    117s] (I)      Refine MST                                         : true
[03/23 18:10:46    117s] (I)      Honor PRL                                          : true
[03/23 18:10:46    117s] (I)      Strong congestion aware                            : true
[03/23 18:10:46    117s] (I)      Improved initial location for IRoutes              : true
[03/23 18:10:46    117s] (I)      Multi panel TA                                     : true
[03/23 18:10:46    117s] (I)      Penalize wire overlap                              : true
[03/23 18:10:46    117s] (I)      Expand small instance blockage                     : true
[03/23 18:10:46    117s] (I)      Reduce via in TA                                   : true
[03/23 18:10:46    117s] (I)      SS-aware routing                                   : true
[03/23 18:10:46    117s] (I)      Improve tree edge sharing                          : true
[03/23 18:10:46    117s] (I)      Improve 2D via estimation                          : true
[03/23 18:10:46    117s] (I)      Refine Steiner tree                                : true
[03/23 18:10:46    117s] (I)      Build spine tree                                   : true
[03/23 18:10:46    117s] (I)      Model pass through capacity                        : true
[03/23 18:10:46    117s] (I)      Extend blockages by a half GCell                   : true
[03/23 18:10:46    117s] (I)      Consider pin shapes                                : true
[03/23 18:10:46    117s] (I)      Consider pin shapes for all nodes                  : true
[03/23 18:10:46    117s] (I)      Consider NR APA                                    : true
[03/23 18:10:46    117s] (I)      Consider IO pin shape                              : true
[03/23 18:10:46    117s] (I)      Fix pin connection bug                             : true
[03/23 18:10:46    117s] (I)      Consider layer RC for local wires                  : true
[03/23 18:10:46    117s] (I)      Route to clock mesh pin                            : true
[03/23 18:10:46    117s] (I)      LA-aware pin escape length                         : 2
[03/23 18:10:46    117s] (I)      Connect multiple ports                             : true
[03/23 18:10:46    117s] (I)      Split for must join                                : true
[03/23 18:10:46    117s] (I)      Number of threads                                  : 6
[03/23 18:10:46    117s] (I)      Routing effort level                               : 10000
[03/23 18:10:46    117s] (I)      Prefer layer length threshold                      : 8
[03/23 18:10:46    117s] (I)      Overflow penalty cost                              : 10
[03/23 18:10:46    117s] (I)      A-star cost                                        : 0.300000
[03/23 18:10:46    117s] (I)      Misalignment cost                                  : 10.000000
[03/23 18:10:46    117s] (I)      Threshold for short IRoute                         : 6
[03/23 18:10:46    117s] (I)      Via cost during post routing                       : 1.000000
[03/23 18:10:46    117s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/23 18:10:46    117s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 18:10:46    117s] (I)      Scenic ratio bound                                 : 3.000000
[03/23 18:10:46    117s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/23 18:10:46    117s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/23 18:10:46    117s] (I)      PG-aware similar topology routing                  : true
[03/23 18:10:46    117s] (I)      Maze routing via cost fix                          : true
[03/23 18:10:46    117s] (I)      Apply PRL on PG terms                              : true
[03/23 18:10:46    117s] (I)      Apply PRL on obs objects                           : true
[03/23 18:10:46    117s] (I)      Handle range-type spacing rules                    : true
[03/23 18:10:46    117s] (I)      PG gap threshold multiplier                        : 10.000000
[03/23 18:10:46    117s] (I)      Parallel spacing query fix                         : true
[03/23 18:10:46    117s] (I)      Force source to root IR                            : true
[03/23 18:10:46    117s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/23 18:10:46    117s] (I)      Do not relax to DPT layer                          : true
[03/23 18:10:46    117s] (I)      No DPT in post routing                             : true
[03/23 18:10:46    117s] (I)      Modeling PG via merging fix                        : true
[03/23 18:10:46    117s] (I)      Shield aware TA                                    : true
[03/23 18:10:46    117s] (I)      Strong shield aware TA                             : true
[03/23 18:10:46    117s] (I)      Overflow calculation fix in LA                     : true
[03/23 18:10:46    117s] (I)      Post routing fix                                   : true
[03/23 18:10:46    117s] (I)      Strong post routing                                : true
[03/23 18:10:46    117s] (I)      Access via pillar from top                         : true
[03/23 18:10:46    117s] (I)      NDR via pillar fix                                 : true
[03/23 18:10:46    117s] (I)      Violation on path threshold                        : 1
[03/23 18:10:46    117s] (I)      Pass through capacity modeling                     : true
[03/23 18:10:46    117s] (I)      Select the non-relaxed segments in post routing stage : true
[03/23 18:10:46    117s] (I)      Select term pin box for io pin                     : true
[03/23 18:10:46    117s] (I)      Penalize NDR sharing                               : true
[03/23 18:10:46    117s] (I)      Enable special modeling                            : false
[03/23 18:10:46    117s] (I)      Keep fixed segments                                : true
[03/23 18:10:46    117s] (I)      Reorder net groups by key                          : true
[03/23 18:10:46    117s] (I)      Increase net scenic ratio                          : true
[03/23 18:10:46    117s] (I)      Method to set GCell size                           : row
[03/23 18:10:46    117s] (I)      Connect multiple ports and must join fix           : true
[03/23 18:10:46    117s] (I)      Avoid high resistance layers                       : true
[03/23 18:10:46    117s] (I)      Model find APA for IO pin fix                      : true
[03/23 18:10:46    117s] (I)      Avoid connecting non-metal layers                  : true
[03/23 18:10:46    117s] (I)      Use track pitch for NDR                            : true
[03/23 18:10:46    117s] (I)      Enable layer relax to lower layer                  : true
[03/23 18:10:46    117s] (I)      Enable layer relax to upper layer                  : true
[03/23 18:10:46    117s] (I)      Top layer relaxation fix                           : true
[03/23 18:10:46    117s] (I)      Handle non-default track width                     : false
[03/23 18:10:46    117s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:10:46    117s] (I)      Use row-based GCell size
[03/23 18:10:46    117s] (I)      Use row-based GCell align
[03/23 18:10:46    117s] (I)      layer 0 area = 89000
[03/23 18:10:46    117s] (I)      layer 1 area = 120000
[03/23 18:10:46    117s] (I)      layer 2 area = 120000
[03/23 18:10:46    117s] (I)      layer 3 area = 120000
[03/23 18:10:46    117s] (I)      GCell unit size   : 3600
[03/23 18:10:46    117s] (I)      GCell multiplier  : 1
[03/23 18:10:46    117s] (I)      GCell row height  : 3600
[03/23 18:10:46    117s] (I)      Actual row height : 3600
[03/23 18:10:46    117s] (I)      GCell align ref   : 7000 7000
[03/23 18:10:46    117s] [NR-eGR] Track table information for default rule: 
[03/23 18:10:46    117s] [NR-eGR] M1 has single uniform track structure
[03/23 18:10:46    117s] [NR-eGR] M2 has single uniform track structure
[03/23 18:10:46    117s] [NR-eGR] M3 has single uniform track structure
[03/23 18:10:46    117s] [NR-eGR] M4 has single uniform track structure
[03/23 18:10:46    117s] [NR-eGR] M5 has single uniform track structure
[03/23 18:10:46    117s] [NR-eGR] M6 has single uniform track structure
[03/23 18:10:46    117s] [NR-eGR] MQ has single uniform track structure
[03/23 18:10:46    117s] [NR-eGR] LM has single uniform track structure
[03/23 18:10:46    117s] (I)      ============== Default via ===============
[03/23 18:10:46    117s] (I)      +---+------------------+-----------------+
[03/23 18:10:46    117s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:10:46    117s] (I)      +---+------------------+-----------------+
[03/23 18:10:46    117s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:10:46    117s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 18:10:46    117s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:10:46    117s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:10:46    117s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 18:10:46    117s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:10:46    117s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:10:46    117s] (I)      +---+------------------+-----------------+
[03/23 18:10:46    117s] [NR-eGR] Read 74 PG shapes
[03/23 18:10:46    117s] [NR-eGR] Read 0 clock shapes
[03/23 18:10:46    117s] [NR-eGR] Read 0 other shapes
[03/23 18:10:46    117s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:10:46    117s] [NR-eGR] #Instance Blockages : 0
[03/23 18:10:46    117s] [NR-eGR] #PG Blockages       : 74
[03/23 18:10:46    117s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:10:46    117s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:10:46    117s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:10:46    117s] [NR-eGR] #Other Blockages    : 0
[03/23 18:10:46    117s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:10:46    117s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 18:10:46    117s] [NR-eGR] Read 2678 nets ( ignored 2659 )
[03/23 18:10:46    117s] [NR-eGR] Connected 0 must-join pins/ports
[03/23 18:10:46    117s] (I)      early_global_route_priority property id does not exist.
[03/23 18:10:46    117s] (I)      Read Num Blocks=3266  Num Prerouted Wires=0  Num CS=0
[03/23 18:10:46    117s] (I)      Layer 1 (V) : #blockages 1108 : #preroutes 0
[03/23 18:10:46    117s] (I)      Layer 2 (H) : #blockages 1608 : #preroutes 0
[03/23 18:10:46    117s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 0
[03/23 18:10:46    117s] (I)      Moved 1 terms for better access 
[03/23 18:10:46    117s] (I)      Number of ignored nets                =      0
[03/23 18:10:46    117s] (I)      Number of connected nets              =      0
[03/23 18:10:46    117s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 18:10:46    117s] (I)      Number of clock nets                  =     19.  Ignored: No
[03/23 18:10:46    117s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:10:46    117s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:10:46    117s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:10:46    117s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:10:46    117s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:10:46    117s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:10:46    117s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:10:46    117s] [NR-eGR] There are 19 clock nets ( 19 with NDR ).
[03/23 18:10:46    117s] (I)      Ndr track 0 does not exist
[03/23 18:10:46    117s] (I)      Ndr track 0 does not exist
[03/23 18:10:46    117s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:10:46    117s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:10:46    117s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:10:46    117s] (I)      Site width          :   400  (dbu)
[03/23 18:10:46    117s] (I)      Row height          :  3600  (dbu)
[03/23 18:10:46    117s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:10:46    117s] (I)      GCell width         :  3600  (dbu)
[03/23 18:10:46    117s] (I)      GCell height        :  3600  (dbu)
[03/23 18:10:46    117s] (I)      Grid                :    55   138     4
[03/23 18:10:46    117s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:10:46    117s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:10:46    117s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:10:46    117s] (I)      Default wire width  :   160   200   200   200
[03/23 18:10:46    117s] (I)      Default wire space  :   160   200   200   200
[03/23 18:10:46    117s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:10:46    117s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:10:46    117s] (I)      First track coord   :   400   400   400   400
[03/23 18:10:46    117s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:10:46    117s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:10:46    117s] (I)      Num of masks        :     1     1     1     1
[03/23 18:10:46    117s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:10:46    117s] (I)      --------------------------------------------------------
[03/23 18:10:46    117s] 
[03/23 18:10:46    117s] [NR-eGR] ============ Routing rule table ============
[03/23 18:10:46    117s] [NR-eGR] Rule id: 0  Nets: 19
[03/23 18:10:46    117s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 18:10:46    117s] (I)                    Layer    2    3    4 
[03/23 18:10:46    117s] (I)                    Pitch  800  800  800 
[03/23 18:10:46    117s] (I)             #Used tracks    2    2    2 
[03/23 18:10:46    117s] (I)       #Fully used tracks    1    1    1 
[03/23 18:10:46    117s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 18:10:46    117s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:10:46    117s] (I)                    Layer    2    3    4 
[03/23 18:10:46    117s] (I)                    Pitch  400  400  400 
[03/23 18:10:46    117s] (I)             #Used tracks    1    1    1 
[03/23 18:10:46    117s] (I)       #Fully used tracks    1    1    1 
[03/23 18:10:46    117s] [NR-eGR] ========================================
[03/23 18:10:46    117s] [NR-eGR] 
[03/23 18:10:46    117s] (I)      =============== Blocked Tracks ===============
[03/23 18:10:46    117s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:46    117s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:10:46    117s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:46    117s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:10:46    117s] (I)      |     2 |   68862 |    14449 |        20.98% |
[03/23 18:10:46    117s] (I)      |     3 |   68695 |    31145 |        45.34% |
[03/23 18:10:46    117s] (I)      |     4 |   68862 |    31728 |        46.07% |
[03/23 18:10:46    117s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:46    117s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3052.82 MB )
[03/23 18:10:46    117s] (I)      Reset routing kernel
[03/23 18:10:46    117s] (I)      Started Global Routing ( Curr Mem: 3052.82 MB )
[03/23 18:10:46    117s] (I)      totalPins=753  totalGlobalPin=753 (100.00%)
[03/23 18:10:46    117s] (I)      total 2D Cap : 83007 = (41520 H, 41487 V)
[03/23 18:10:46    117s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[03/23 18:10:46    117s] (I)      
[03/23 18:10:46    117s] (I)      ============  Phase 1a Route ============
[03/23 18:10:46    117s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 135
[03/23 18:10:46    117s] (I)      Usage: 1770 = (819 H, 951 V) = (1.97% H, 2.29% V) = (2.948e+03um H, 3.424e+03um V)
[03/23 18:10:46    117s] (I)      
[03/23 18:10:46    117s] (I)      ============  Phase 1b Route ============
[03/23 18:10:46    117s] (I)      Usage: 1771 = (819 H, 952 V) = (1.97% H, 2.29% V) = (2.948e+03um H, 3.427e+03um V)
[03/23 18:10:46    117s] (I)      Overflow of layer group 1: 2.38% H + 2.38% V. EstWL: 6.375600e+03um
[03/23 18:10:46    117s] (I)      
[03/23 18:10:46    117s] (I)      ============  Phase 1c Route ============
[03/23 18:10:46    117s] (I)      Level2 Grid: 11 x 28
[03/23 18:10:46    117s] (I)      Usage: 1740 = (819 H, 921 V) = (1.97% H, 2.22% V) = (2.948e+03um H, 3.316e+03um V)
[03/23 18:10:46    117s] (I)      
[03/23 18:10:46    117s] (I)      ============  Phase 1d Route ============
[03/23 18:10:46    117s] (I)      Usage: 1759 = (831 H, 928 V) = (2.00% H, 2.24% V) = (2.992e+03um H, 3.341e+03um V)
[03/23 18:10:46    117s] (I)      
[03/23 18:10:46    117s] (I)      ============  Phase 1e Route ============
[03/23 18:10:46    117s] (I)      Usage: 1758 = (830 H, 928 V) = (2.00% H, 2.24% V) = (2.988e+03um H, 3.341e+03um V)
[03/23 18:10:46    117s] [NR-eGR] Early Global Route overflow of layer group 1: 2.38% H + 1.78% V. EstWL: 6.328800e+03um
[03/23 18:10:46    117s] (I)      
[03/23 18:10:46    117s] (I)      ============  Phase 1f Route ============
[03/23 18:10:46    117s] (I)      Usage: 2174 = (1021 H, 1153 V) = (2.46% H, 2.78% V) = (3.676e+03um H, 4.151e+03um V)
[03/23 18:10:46    117s] (I)      
[03/23 18:10:46    117s] (I)      ============  Phase 1g Route ============
[03/23 18:10:46    117s] (I)      Usage: 1034 = (486 H, 548 V) = (1.17% H, 1.32% V) = (1.750e+03um H, 1.973e+03um V)
[03/23 18:10:46    117s] (I)      #Nets         : 19
[03/23 18:10:46    117s] (I)      #Relaxed nets : 18
[03/23 18:10:46    117s] (I)      Wire length   : 5
[03/23 18:10:46    117s] [NR-eGR] Create a new net group with 18 nets and layer range [2, 4]
[03/23 18:10:46    117s] (I)      
[03/23 18:10:46    117s] (I)      ============  Phase 1h Route ============
[03/23 18:10:46    117s] (I)      Usage: 983 = (466 H, 517 V) = (1.12% H, 1.25% V) = (1.678e+03um H, 1.861e+03um V)
[03/23 18:10:46    117s] (I)      total 2D Cap : 151144 = (41520 H, 109624 V)
[03/23 18:10:46    117s] [NR-eGR] Layer group 2: route 18 net(s) in layer range [2, 4]
[03/23 18:10:46    117s] (I)      
[03/23 18:10:46    117s] (I)      ============  Phase 1a Route ============
[03/23 18:10:46    117s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 133
[03/23 18:10:46    117s] (I)      Usage: 3780 = (1756 H, 2024 V) = (4.23% H, 1.85% V) = (6.322e+03um H, 7.286e+03um V)
[03/23 18:10:46    117s] (I)      
[03/23 18:10:46    117s] (I)      ============  Phase 1b Route ============
[03/23 18:10:46    117s] (I)      Usage: 3780 = (1756 H, 2024 V) = (4.23% H, 1.85% V) = (6.322e+03um H, 7.286e+03um V)
[03/23 18:10:46    117s] (I)      Overflow of layer group 2: 2.13% H + 0.00% V. EstWL: 1.360800e+04um
[03/23 18:10:46    117s] (I)      Congestion metric : 2.13%H 0.00%V, 2.13%HV
[03/23 18:10:46    117s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:10:46    117s] (I)      
[03/23 18:10:46    117s] (I)      ============  Phase 1c Route ============
[03/23 18:10:46    117s] (I)      Level2 Grid: 11 x 28
[03/23 18:10:46    117s] (I)      Usage: 3781 = (1751 H, 2030 V) = (4.22% H, 1.85% V) = (6.304e+03um H, 7.308e+03um V)
[03/23 18:10:46    117s] (I)      
[03/23 18:10:46    117s] (I)      ============  Phase 1d Route ============
[03/23 18:10:47    117s] (I)      Usage: 4258 = (1691 H, 2567 V) = (4.07% H, 2.34% V) = (6.088e+03um H, 9.241e+03um V)
[03/23 18:10:47    117s] (I)      
[03/23 18:10:47    117s] (I)      ============  Phase 1e Route ============
[03/23 18:10:47    117s] (I)      Usage: 4272 = (1688 H, 2584 V) = (4.07% H, 2.36% V) = (6.077e+03um H, 9.302e+03um V)
[03/23 18:10:47    117s] [NR-eGR] Early Global Route overflow of layer group 2: 2.44% H + 0.00% V. EstWL: 1.537920e+04um
[03/23 18:10:47    117s] (I)      
[03/23 18:10:47    117s] (I)      ============  Phase 1f Route ============
[03/23 18:10:47    117s] (I)      Usage: 4346 = (1677 H, 2669 V) = (4.04% H, 2.43% V) = (6.037e+03um H, 9.608e+03um V)
[03/23 18:10:47    117s] (I)      
[03/23 18:10:47    117s] (I)      ============  Phase 1g Route ============
[03/23 18:10:47    117s] (I)      Usage: 4116 = (1652 H, 2464 V) = (3.98% H, 2.25% V) = (5.947e+03um H, 8.870e+03um V)
[03/23 18:10:47    117s] (I)      
[03/23 18:10:47    117s] (I)      ============  Phase 1h Route ============
[03/23 18:10:47    117s] (I)      Usage: 4116 = (1653 H, 2463 V) = (3.98% H, 2.25% V) = (5.951e+03um H, 8.867e+03um V)
[03/23 18:10:47    117s] (I)      
[03/23 18:10:47    117s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:10:47    117s] [NR-eGR]                        OverCon            
[03/23 18:10:47    117s] [NR-eGR]                         #Gcell     %Gcell
[03/23 18:10:47    117s] [NR-eGR]        Layer             (1-2)    OverCon
[03/23 18:10:47    117s] [NR-eGR] ----------------------------------------------
[03/23 18:10:47    117s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/23 18:10:47    117s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/23 18:10:47    117s] [NR-eGR]      M3 ( 3)        27( 0.37%)   ( 0.37%) 
[03/23 18:10:47    117s] [NR-eGR]      M4 ( 4)         9( 0.12%)   ( 0.12%) 
[03/23 18:10:47    117s] [NR-eGR] ----------------------------------------------
[03/23 18:10:47    117s] [NR-eGR]        Total        36( 0.16%)   ( 0.16%) 
[03/23 18:10:47    117s] [NR-eGR] 
[03/23 18:10:47    117s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.25 sec, Curr Mem: 3060.82 MB )
[03/23 18:10:47    117s] (I)      total 2D Cap : 163111 = (49694 H, 113417 V)
[03/23 18:10:47    117s] [NR-eGR] Overflow after Early Global Route 0.36% H + 0.00% V
[03/23 18:10:47    117s] (I)      ============= Track Assignment ============
[03/23 18:10:47    117s] (I)      Started Track Assignment (6T) ( Curr Mem: 3060.82 MB )
[03/23 18:10:47    117s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 18:10:47    117s] (I)      Run Multi-thread track assignment
[03/23 18:10:47    117s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3060.82 MB )
[03/23 18:10:47    117s] (I)      Started Export ( Curr Mem: 3060.82 MB )
[03/23 18:10:47    117s] [NR-eGR]             Length (um)   Vias 
[03/23 18:10:47    117s] [NR-eGR] -------------------------------
[03/23 18:10:47    117s] [NR-eGR]  M1  (1H)             0   9428 
[03/23 18:10:47    117s] [NR-eGR]  M2  (2V)         31452  14062 
[03/23 18:10:47    117s] [NR-eGR]  M3  (3H)         28651    993 
[03/23 18:10:47    117s] [NR-eGR]  M4  (4V)          9400      0 
[03/23 18:10:47    117s] [NR-eGR]  M5  (5H)             0      0 
[03/23 18:10:47    117s] [NR-eGR]  M6  (6V)             0      0 
[03/23 18:10:47    117s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 18:10:47    117s] [NR-eGR]  LM  (8V)             0      0 
[03/23 18:10:47    117s] [NR-eGR] -------------------------------
[03/23 18:10:47    117s] [NR-eGR]      Total        69502  24483 
[03/23 18:10:47    117s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:47    117s] [NR-eGR] Total half perimeter of net bounding box: 55770um
[03/23 18:10:47    117s] [NR-eGR] Total length: 69502um, number of vias: 24483
[03/23 18:10:47    117s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:47    117s] [NR-eGR] Total eGR-routed clock nets wire length: 7006um, number of vias: 2284
[03/23 18:10:47    117s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:47    117s] [NR-eGR] Report for selected net(s) only.
[03/23 18:10:47    117s] [NR-eGR]             Length (um)  Vias 
[03/23 18:10:47    117s] [NR-eGR] ------------------------------
[03/23 18:10:47    117s] [NR-eGR]  M1  (1H)             0   752 
[03/23 18:10:47    117s] [NR-eGR]  M2  (2V)          2466  1155 
[03/23 18:10:47    117s] [NR-eGR]  M3  (3H)          2615   377 
[03/23 18:10:47    117s] [NR-eGR]  M4  (4V)          1925     0 
[03/23 18:10:47    117s] [NR-eGR]  M5  (5H)             0     0 
[03/23 18:10:47    117s] [NR-eGR]  M6  (6V)             0     0 
[03/23 18:10:47    117s] [NR-eGR]  MQ  (7H)             0     0 
[03/23 18:10:47    117s] [NR-eGR]  LM  (8V)             0     0 
[03/23 18:10:47    117s] [NR-eGR] ------------------------------
[03/23 18:10:47    117s] [NR-eGR]      Total         7006  2284 
[03/23 18:10:47    117s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:47    117s] [NR-eGR] Total half perimeter of net bounding box: 2578um
[03/23 18:10:47    117s] [NR-eGR] Total length: 7006um, number of vias: 2284
[03/23 18:10:47    117s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:47    117s] [NR-eGR] Total routed clock nets wire length: 7006um, number of vias: 2284
[03/23 18:10:47    117s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:47    117s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3060.82 MB )
[03/23 18:10:47    117s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.32 sec, Curr Mem: 3060.82 MB )
[03/23 18:10:47    117s] (I)      ======================================== Runtime Summary ========================================
[03/23 18:10:47    117s] (I)       Step                                              %       Start      Finish      Real       CPU 
[03/23 18:10:47    117s] (I)      -------------------------------------------------------------------------------------------------
[03/23 18:10:47    117s] (I)       Early Global Route kernel                   100.00%  134.71 sec  135.03 sec  0.32 sec  0.39 sec 
[03/23 18:10:47    117s] (I)       +-Import and model                           11.43%  134.71 sec  134.75 sec  0.04 sec  0.04 sec 
[03/23 18:10:47    117s] (I)       | +-Create place DB                           3.46%  134.71 sec  134.73 sec  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)       | | +-Import place data                       3.41%  134.71 sec  134.73 sec  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)       | | | +-Read instances and placement          1.10%  134.71 sec  134.72 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Read nets                             2.20%  134.72 sec  134.73 sec  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)       | +-Create route DB                           5.97%  134.73 sec  134.74 sec  0.02 sec  0.02 sec 
[03/23 18:10:47    117s] (I)       | | +-Import route data (6T)                  4.52%  134.73 sec  134.74 sec  0.01 sec  0.02 sec 
[03/23 18:10:47    117s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.94%  134.73 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Read routing blockages              0.00%  134.73 sec  134.73 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Read instance blockages             0.17%  134.73 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Read PG blockages                   0.26%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Read clock blockages                0.03%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Read other blockages                0.03%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Read halo blockages                 0.02%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Read boundary cut boxes             0.01%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Read blackboxes                       0.01%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Read prerouted                        0.23%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Read unlegalized nets                 0.09%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Read nets                             0.04%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Set up via pillars                    0.00%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Initialize 3D grid graph              0.03%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Model blockage capacity               0.71%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Initialize 3D capacity              0.63%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Move terms for access (6T)            0.64%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | +-Read aux data                             0.00%  134.74 sec  134.74 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | +-Others data preparation                   0.05%  134.74 sec  134.75 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | +-Create route kernel                       1.62%  134.75 sec  134.75 sec  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)       +-Global Routing                             76.48%  134.75 sec  135.00 sec  0.25 sec  0.30 sec 
[03/23 18:10:47    117s] (I)       | +-Initialization                            0.02%  134.75 sec  134.75 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | +-Net group 1                              36.45%  134.75 sec  134.87 sec  0.12 sec  0.13 sec 
[03/23 18:10:47    117s] (I)       | | +-Generate topology (6T)                  0.77%  134.75 sec  134.75 sec  0.00 sec  0.01 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1a                                0.92%  134.75 sec  134.76 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Pattern routing (6T)                  0.47%  134.76 sec  134.76 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.14%  134.76 sec  134.76 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1b                                1.88%  134.76 sec  134.76 sec  0.01 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Monotonic routing (6T)                1.69%  134.76 sec  134.76 sec  0.01 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1c                                0.47%  134.76 sec  134.77 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Two level Routing                     0.40%  134.76 sec  134.77 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Two Level Routing (Regular)         0.14%  134.76 sec  134.77 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  134.77 sec  134.77 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1d                               18.38%  134.77 sec  134.83 sec  0.06 sec  0.07 sec 
[03/23 18:10:47    117s] (I)       | | | +-Detoured routing (6T)                18.28%  134.77 sec  134.83 sec  0.06 sec  0.07 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1e                                0.31%  134.83 sec  134.83 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Route legalization                    0.19%  134.83 sec  134.83 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Legalize Blockage Violations        0.14%  134.83 sec  134.83 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1f                               11.26%  134.83 sec  134.86 sec  0.04 sec  0.04 sec 
[03/23 18:10:47    117s] (I)       | | | +-Congestion clean                     11.17%  134.83 sec  134.86 sec  0.04 sec  0.04 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1g                                0.63%  134.86 sec  134.87 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Post Routing                          0.55%  134.86 sec  134.87 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1h                                0.08%  134.87 sec  134.87 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Post Routing                          0.01%  134.87 sec  134.87 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Layer assignment (6T)                   0.74%  134.87 sec  134.87 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | +-Net group 2                              39.46%  134.87 sec  135.00 sec  0.13 sec  0.17 sec 
[03/23 18:10:47    117s] (I)       | | +-Generate topology (6T)                  0.34%  134.87 sec  134.87 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1a                                0.78%  134.87 sec  134.87 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Pattern routing (6T)                  0.47%  134.87 sec  134.87 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  134.87 sec  134.87 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Add via demand to 2D                  0.02%  134.87 sec  134.87 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1b                                0.71%  134.87 sec  134.88 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Monotonic routing (6T)                0.55%  134.87 sec  134.88 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1c                                0.33%  134.88 sec  134.88 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Two level Routing                     0.27%  134.88 sec  134.88 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Two Level Routing (Regular)         0.09%  134.88 sec  134.88 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Two Level Routing (Strong)          0.07%  134.88 sec  134.88 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1d                               19.59%  134.88 sec  134.94 sec  0.06 sec  0.08 sec 
[03/23 18:10:47    117s] (I)       | | | +-Detoured routing (6T)                19.50%  134.88 sec  134.94 sec  0.06 sec  0.08 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1e                                0.21%  134.94 sec  134.94 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Route legalization                    0.11%  134.94 sec  134.94 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | | +-Legalize Blockage Violations        0.05%  134.94 sec  134.94 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1f                               10.57%  134.94 sec  134.98 sec  0.03 sec  0.03 sec 
[03/23 18:10:47    117s] (I)       | | | +-Congestion clean                     10.48%  134.94 sec  134.97 sec  0.03 sec  0.03 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1g                                1.05%  134.98 sec  134.98 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Post Routing                          0.96%  134.98 sec  134.98 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Phase 1h                                0.70%  134.98 sec  134.98 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | | +-Post Routing                          0.62%  134.98 sec  134.98 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Layer assignment (6T)                   3.73%  134.98 sec  134.99 sec  0.01 sec  0.03 sec 
[03/23 18:10:47    117s] (I)       +-Export 3D cong map                          0.36%  135.00 sec  135.00 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | +-Export 2D cong map                        0.09%  135.00 sec  135.00 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       +-Extract Global 3D Wires                     0.02%  135.00 sec  135.00 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       +-Track Assignment (6T)                       1.72%  135.00 sec  135.00 sec  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)       | +-Initialization                            0.02%  135.00 sec  135.00 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | +-Track Assignment Kernel                   1.53%  135.00 sec  135.00 sec  0.00 sec  0.01 sec 
[03/23 18:10:47    117s] (I)       | +-Free Memory                               0.00%  135.00 sec  135.00 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       +-Export                                      6.74%  135.00 sec  135.03 sec  0.02 sec  0.03 sec 
[03/23 18:10:47    117s] (I)       | +-Export DB wires                           1.18%  135.00 sec  135.01 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Export all nets (6T)                    0.53%  135.00 sec  135.01 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | | +-Set wire vias (6T)                      0.52%  135.01 sec  135.01 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       | +-Report wirelength                         4.28%  135.01 sec  135.02 sec  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)       | +-Update net boxes                          1.05%  135.02 sec  135.03 sec  0.00 sec  0.01 sec 
[03/23 18:10:47    117s] (I)       | +-Update timing                             0.00%  135.03 sec  135.03 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)       +-Postprocess design                          0.21%  135.03 sec  135.03 sec  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)      ======================= Summary by functions ========================
[03/23 18:10:47    117s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 18:10:47    117s] (I)      ---------------------------------------------------------------------
[03/23 18:10:47    117s] (I)        0  Early Global Route kernel           100.00%  0.32 sec  0.39 sec 
[03/23 18:10:47    117s] (I)        1  Global Routing                       76.48%  0.25 sec  0.30 sec 
[03/23 18:10:47    117s] (I)        1  Import and model                     11.43%  0.04 sec  0.04 sec 
[03/23 18:10:47    117s] (I)        1  Export                                6.74%  0.02 sec  0.03 sec 
[03/23 18:10:47    117s] (I)        1  Track Assignment (6T)                 1.72%  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)        1  Export 3D cong map                    0.36%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        1  Postprocess design                    0.21%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        2  Net group 2                          39.46%  0.13 sec  0.17 sec 
[03/23 18:10:47    117s] (I)        2  Net group 1                          36.45%  0.12 sec  0.13 sec 
[03/23 18:10:47    117s] (I)        2  Create route DB                       5.97%  0.02 sec  0.02 sec 
[03/23 18:10:47    117s] (I)        2  Report wirelength                     4.28%  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)        2  Create place DB                       3.46%  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)        2  Create route kernel                   1.62%  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)        2  Track Assignment Kernel               1.53%  0.00 sec  0.01 sec 
[03/23 18:10:47    117s] (I)        2  Export DB wires                       1.18%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        2  Update net boxes                      1.05%  0.00 sec  0.01 sec 
[03/23 18:10:47    117s] (I)        2  Export 2D cong map                    0.09%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        2  Initialization                        0.04%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        3  Phase 1d                             37.97%  0.12 sec  0.15 sec 
[03/23 18:10:47    117s] (I)        3  Phase 1f                             21.83%  0.07 sec  0.07 sec 
[03/23 18:10:47    117s] (I)        3  Import route data (6T)                4.52%  0.01 sec  0.02 sec 
[03/23 18:10:47    117s] (I)        3  Layer assignment (6T)                 4.47%  0.01 sec  0.03 sec 
[03/23 18:10:47    117s] (I)        3  Import place data                     3.41%  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)        3  Phase 1b                              2.59%  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)        3  Phase 1a                              1.70%  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)        3  Phase 1g                              1.68%  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)        3  Generate topology (6T)                1.11%  0.00 sec  0.01 sec 
[03/23 18:10:47    117s] (I)        3  Phase 1c                              0.80%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        3  Phase 1h                              0.78%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        3  Export all nets (6T)                  0.53%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        3  Set wire vias (6T)                    0.52%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        3  Phase 1e                              0.52%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Detoured routing (6T)                37.77%  0.12 sec  0.15 sec 
[03/23 18:10:47    117s] (I)        4  Congestion clean                     21.65%  0.07 sec  0.07 sec 
[03/23 18:10:47    117s] (I)        4  Read nets                             2.24%  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)        4  Monotonic routing (6T)                2.23%  0.01 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Post Routing                          2.14%  0.01 sec  0.01 sec 
[03/23 18:10:47    117s] (I)        4  Read instances and placement          1.10%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Read blockages ( Layer 2-4 )          0.94%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Pattern routing (6T)                  0.93%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Model blockage capacity               0.71%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Two level Routing                     0.68%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Move terms for access (6T)            0.64%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Route legalization                    0.30%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Pattern Routing Avoiding Blockages    0.26%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Read prerouted                        0.23%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Read unlegalized nets                 0.09%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Add via demand to 2D                  0.02%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        5  Initialize 3D capacity                0.63%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        5  Read PG blockages                     0.26%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        5  Two Level Routing (Regular)           0.23%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        5  Two Level Routing (Strong)            0.19%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        5  Legalize Blockage Violations          0.19%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        5  Read instance blockages               0.17%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 18:10:47    117s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:10:47    117s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:10:47    118s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
[03/23 18:10:47    118s]       Routing using eGR only done.
[03/23 18:10:47    118s] Net route status summary:
[03/23 18:10:47    118s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:47    118s]   Non-clock:  5613 (unrouted=2954, trialRouted=2659, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2954, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:47    118s] 
[03/23 18:10:47    118s] CCOPT: Done with clock implementation routing.
[03/23 18:10:47    118s] 
[03/23 18:10:47    118s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.4)
[03/23 18:10:47    118s]     Clock implementation routing done.
[03/23 18:10:47    118s]     Leaving CCOpt scope - extractRC...
[03/23 18:10:47    118s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/23 18:10:47    118s] Extraction called for design 'PE_top' of instances=2611 and nets=5632 using extraction engine 'preRoute' .
[03/23 18:10:47    118s] PreRoute RC Extraction called for design PE_top.
[03/23 18:10:47    118s] RC Extraction called in multi-corner(1) mode.
[03/23 18:10:47    118s] RCMode: PreRoute
[03/23 18:10:47    118s]       RC Corner Indexes            0   
[03/23 18:10:47    118s] Capacitance Scaling Factor   : 1.00000 
[03/23 18:10:47    118s] Resistance Scaling Factor    : 1.00000 
[03/23 18:10:47    118s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 18:10:47    118s] Clock Res. Scaling Factor    : 1.00000 
[03/23 18:10:47    118s] Shrink Factor                : 1.00000
[03/23 18:10:47    118s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 18:10:47    118s] Using Quantus QRC technology file ...
[03/23 18:10:47    118s] 
[03/23 18:10:47    118s] Trim Metal Layers:
[03/23 18:10:47    118s] LayerId::1 widthSet size::1
[03/23 18:10:47    118s] LayerId::2 widthSet size::1
[03/23 18:10:47    118s] LayerId::3 widthSet size::1
[03/23 18:10:47    118s] LayerId::4 widthSet size::1
[03/23 18:10:47    118s] LayerId::5 widthSet size::1
[03/23 18:10:47    118s] LayerId::6 widthSet size::1
[03/23 18:10:47    118s] LayerId::7 widthSet size::1
[03/23 18:10:47    118s] LayerId::8 widthSet size::1
[03/23 18:10:47    118s] Updating RC grid for preRoute extraction ...
[03/23 18:10:47    118s] eee: pegSigSF::1.070000
[03/23 18:10:47    118s] Initializing multi-corner resistance tables ...
[03/23 18:10:47    118s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:10:47    118s] eee: l::2 avDens::0.137169 usedTrk::876.510547 availTrk::6390.000000 sigTrk::876.510547
[03/23 18:10:47    118s] eee: l::3 avDens::0.107601 usedTrk::813.463051 availTrk::7560.000000 sigTrk::813.463051
[03/23 18:10:47    118s] eee: l::4 avDens::0.037154 usedTrk::280.880559 availTrk::7560.000000 sigTrk::280.880559
[03/23 18:10:47    118s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:47    118s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:47    118s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:47    118s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:47    118s] {RT rc-typ 0 4 4 0}
[03/23 18:10:47    118s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119599 aWlH=0.000000 lMod=0 pMax=0.813100 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:10:47    118s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3060.816M)
[03/23 18:10:47    118s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/23 18:10:47    118s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:47    118s]     Leaving CCOpt scope - Initializing placement interface...
[03/23 18:10:47    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:3060.8M, EPOCH TIME: 1679609447.243801
[03/23 18:10:47    118s] Processing tracks to init pin-track alignment.
[03/23 18:10:47    118s] z: 2, totalTracks: 1
[03/23 18:10:47    118s] z: 4, totalTracks: 1
[03/23 18:10:47    118s] z: 6, totalTracks: 1
[03/23 18:10:47    118s] z: 8, totalTracks: 1
[03/23 18:10:47    118s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:47    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3060.8M, EPOCH TIME: 1679609447.247969
[03/23 18:10:47    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:47    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:47    118s] 
[03/23 18:10:47    118s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:47    118s] OPERPROF:     Starting CMU at level 3, MEM:3124.8M, EPOCH TIME: 1679609447.274246
[03/23 18:10:47    118s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:3156.8M, EPOCH TIME: 1679609447.277262
[03/23 18:10:47    118s] 
[03/23 18:10:47    118s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:10:47    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:3060.8M, EPOCH TIME: 1679609447.278252
[03/23 18:10:47    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3060.8M, EPOCH TIME: 1679609447.278326
[03/23 18:10:47    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3060.8M, EPOCH TIME: 1679609447.280273
[03/23 18:10:47    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3060.8MB).
[03/23 18:10:47    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.037, MEM:3060.8M, EPOCH TIME: 1679609447.280759
[03/23 18:10:47    118s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:47    118s]     Legalizer reserving space for clock trees
[03/23 18:10:47    118s]     Calling post conditioning for eGRPC...
[03/23 18:10:47    118s]       eGRPC...
[03/23 18:10:47    118s]         eGRPC active optimizations:
[03/23 18:10:47    118s]          - Move Down
[03/23 18:10:47    118s]          - Downsizing before DRV sizing
[03/23 18:10:47    118s]          - DRV fixing with sizing
[03/23 18:10:47    118s]          - Move to fanout
[03/23 18:10:47    118s]          - Cloning
[03/23 18:10:47    118s]         
[03/23 18:10:47    118s]         Currently running CTS, using active skew data
[03/23 18:10:47    118s]         Reset bufferability constraints...
[03/23 18:10:47    118s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/23 18:10:47    118s]         Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 18:10:47    118s] End AAE Lib Interpolated Model. (MEM=3060.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:47    118s]         Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:47    118s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:47    118s]         Clock DAG stats eGRPC initial state:
[03/23 18:10:47    118s]           cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:47    118s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:47    118s]           misc counts      : r=1, pp=0
[03/23 18:10:47    118s]           cell areas       : b=0.000um^2, i=325.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=325.440um^2
[03/23 18:10:47    118s]           cell capacitance : b=0.000pF, i=0.440pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.440pF
[03/23 18:10:47    118s]           sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:47    118s]           wire capacitance : top=0.000pF, trunk=0.150pF, leaf=1.089pF, total=1.239pF
[03/23 18:10:47    118s]           wire lengths     : top=0.000um, trunk=972.140um, leaf=6034.000um, total=7006.140um
[03/23 18:10:47    118s]           hp wire lengths  : top=0.000um, trunk=627.600um, leaf=1922.600um, total=2550.200um
[03/23 18:10:47    118s]         Clock DAG net violations eGRPC initial state:
[03/23 18:10:47    118s]           Remaining Transition : {count=14, worst=[0.067ns, 0.018ns, 0.016ns, 0.013ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, ...]} avg=0.012ns sd=0.017ns sum=0.165ns
[03/23 18:10:47    118s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/23 18:10:47    118s]           Trunk : target=0.100ns count=6 avg=0.099ns sd=0.037ns min=0.058ns max=0.167ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:47    118s]           Leaf  : target=0.100ns count=13 avg=0.107ns sd=0.006ns min=0.095ns max=0.118ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {3 <= 0.105ns, 6 <= 0.110ns, 3 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 18:10:47    118s]         Clock DAG library cell distribution eGRPC initial state {count}:
[03/23 18:10:47    118s]            Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX12TR: 1 
[03/23 18:10:47    118s]         Clock DAG hash eGRPC initial state: 3171498697874426996 6052417821084065329
[03/23 18:10:47    118s]         CTS services accumulated run-time stats eGRPC initial state:
[03/23 18:10:47    118s]           delay calculator: calls=21060, total_wall_time=1.175s, mean_wall_time=0.056ms
[03/23 18:10:47    118s]           legalizer: calls=2389, total_wall_time=0.060s, mean_wall_time=0.025ms
[03/23 18:10:47    118s]           steiner router: calls=11367, total_wall_time=2.589s, mean_wall_time=0.228ms
[03/23 18:10:47    118s]         Primary reporting skew groups eGRPC initial state:
[03/23 18:10:47    118s]           skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.291, avg=0.274, sd=0.007], skew [0.041 vs 0.100], 100% {0.250, 0.291} (wid=0.045 ws=0.029) (gid=0.262 gs=0.033)
[03/23 18:10:47    118s]               min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG593_S2/CK
[03/23 18:10:47    118s]               max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG622_S3/CK
[03/23 18:10:47    118s]         Skew group summary eGRPC initial state:
[03/23 18:10:47    118s]           skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.291, avg=0.274, sd=0.007], skew [0.041 vs 0.100], 100% {0.250, 0.291} (wid=0.045 ws=0.029) (gid=0.262 gs=0.033)
[03/23 18:10:47    118s]         eGRPC Moving buffers...
[03/23 18:10:47    118s]           Clock DAG hash before 'eGRPC Moving buffers': 3171498697874426996 6052417821084065329
[03/23 18:10:47    118s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[03/23 18:10:47    118s]             delay calculator: calls=21060, total_wall_time=1.175s, mean_wall_time=0.056ms
[03/23 18:10:47    118s]             legalizer: calls=2389, total_wall_time=0.060s, mean_wall_time=0.025ms
[03/23 18:10:47    118s]             steiner router: calls=11367, total_wall_time=2.589s, mean_wall_time=0.228ms
[03/23 18:10:47    118s]           Violation analysis...
[03/23 18:10:47    118s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:47    118s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[03/23 18:10:47    118s]           
[03/23 18:10:47    118s]             Nodes to move:         1
[03/23 18:10:47    118s]             Processed:             1
[03/23 18:10:47    118s]             Moved (slew improved): 0
[03/23 18:10:47    118s]             Moved (slew fixed):    0
[03/23 18:10:47    118s]             Not moved:             1
[03/23 18:10:47    118s]           Clock DAG stats after 'eGRPC Moving buffers':
[03/23 18:10:47    118s]             cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:47    118s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:47    118s]             misc counts      : r=1, pp=0
[03/23 18:10:47    118s]             cell areas       : b=0.000um^2, i=325.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=325.440um^2
[03/23 18:10:47    118s]             cell capacitance : b=0.000pF, i=0.440pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.440pF
[03/23 18:10:47    118s]             sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:47    118s]             wire capacitance : top=0.000pF, trunk=0.150pF, leaf=1.089pF, total=1.239pF
[03/23 18:10:47    118s]             wire lengths     : top=0.000um, trunk=972.140um, leaf=6034.000um, total=7006.140um
[03/23 18:10:47    118s]             hp wire lengths  : top=0.000um, trunk=627.600um, leaf=1922.600um, total=2550.200um
[03/23 18:10:47    118s]           Clock DAG net violations after 'eGRPC Moving buffers':
[03/23 18:10:47    118s]             Remaining Transition : {count=14, worst=[0.067ns, 0.018ns, 0.016ns, 0.013ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, ...]} avg=0.012ns sd=0.017ns sum=0.165ns
[03/23 18:10:47    118s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[03/23 18:10:47    118s]             Trunk : target=0.100ns count=6 avg=0.099ns sd=0.037ns min=0.058ns max=0.167ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:47    118s]             Leaf  : target=0.100ns count=13 avg=0.107ns sd=0.006ns min=0.095ns max=0.118ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {3 <= 0.105ns, 6 <= 0.110ns, 3 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 18:10:47    118s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[03/23 18:10:47    118s]              Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX12TR: 1 
[03/23 18:10:47    118s]           Clock DAG hash after 'eGRPC Moving buffers': 3171498697874426996 6052417821084065329
[03/23 18:10:47    118s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[03/23 18:10:47    118s]             delay calculator: calls=21060, total_wall_time=1.175s, mean_wall_time=0.056ms
[03/23 18:10:47    118s]             legalizer: calls=2389, total_wall_time=0.060s, mean_wall_time=0.025ms
[03/23 18:10:47    118s]             steiner router: calls=11367, total_wall_time=2.589s, mean_wall_time=0.228ms
[03/23 18:10:47    118s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[03/23 18:10:47    118s]             skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.291], skew [0.041 vs 0.100]
[03/23 18:10:47    118s]                 min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG593_S2/CK
[03/23 18:10:47    118s]                 max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG622_S3/CK
[03/23 18:10:47    118s]           Skew group summary after 'eGRPC Moving buffers':
[03/23 18:10:47    118s]             skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.291], skew [0.041 vs 0.100]
[03/23 18:10:47    118s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:47    118s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:47    118s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[03/23 18:10:47    118s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3171498697874426996 6052417821084065329
[03/23 18:10:47    118s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 18:10:47    118s]             delay calculator: calls=21060, total_wall_time=1.175s, mean_wall_time=0.056ms
[03/23 18:10:47    118s]             legalizer: calls=2389, total_wall_time=0.060s, mean_wall_time=0.025ms
[03/23 18:10:47    118s]             steiner router: calls=11367, total_wall_time=2.589s, mean_wall_time=0.228ms
[03/23 18:10:47    118s]           Artificially removing long paths...
[03/23 18:10:47    118s]             Clock DAG hash before 'Artificially removing long paths': 3171498697874426996 6052417821084065329
[03/23 18:10:47    118s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[03/23 18:10:47    118s]               delay calculator: calls=21060, total_wall_time=1.175s, mean_wall_time=0.056ms
[03/23 18:10:47    118s]               legalizer: calls=2389, total_wall_time=0.060s, mean_wall_time=0.025ms
[03/23 18:10:47    118s]               steiner router: calls=11367, total_wall_time=2.589s, mean_wall_time=0.228ms
[03/23 18:10:47    118s]             Artificially shortened 10 long paths. The largest offset applied was 0.003ns.
[03/23 18:10:47    118s]             
[03/23 18:10:47    118s]             
[03/23 18:10:47    118s]             Skew Group Offsets:
[03/23 18:10:47    118s]             
[03/23 18:10:47    118s]             ---------------------------------------------------------------------------------------------------
[03/23 18:10:47    118s]             Skew Group               Num.     Num.       Offset        Max        Previous Max.    Current Max.
[03/23 18:10:47    118s]                                      Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[03/23 18:10:47    118s]             ---------------------------------------------------------------------------------------------------
[03/23 18:10:47    118s]             clk/typConstraintMode     716       10         1.397%      0.003ns       0.291ns         0.287ns
[03/23 18:10:47    118s]             ---------------------------------------------------------------------------------------------------
[03/23 18:10:47    118s]             
[03/23 18:10:47    118s]             Offsets Histogram:
[03/23 18:10:47    118s]             
[03/23 18:10:47    118s]             -------------------------------
[03/23 18:10:47    118s]             From (ns)    To (ns)      Count
[03/23 18:10:47    118s]             -------------------------------
[03/23 18:10:47    118s]             below          0.000        1
[03/23 18:10:47    118s]               0.000      and above      9
[03/23 18:10:47    118s]             -------------------------------
[03/23 18:10:47    118s]             
[03/23 18:10:47    118s]             Mean=0.002ns Median=0.002ns Std.Dev=0.001ns
[03/23 18:10:47    118s]             
[03/23 18:10:47    118s]             
[03/23 18:10:47    118s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:47    118s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:47    118s]           Modifying slew-target multiplier from 1 to 0.9
[03/23 18:10:47    118s]           Downsizing prefiltering...
[03/23 18:10:47    118s]           Downsizing prefiltering done.
[03/23 18:10:47    118s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/23 18:10:47    118s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 18, numSkippedDueToCloseToSkewTarget = 1
[03/23 18:10:47    118s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/23 18:10:47    118s]           Reverting slew-target multiplier from 0.9 to 1
[03/23 18:10:47    118s]           Reverting Artificially removing long paths...
[03/23 18:10:47    118s]             Clock DAG hash before 'Reverting Artificially removing long paths': 3171498697874426996 6052417821084065329
[03/23 18:10:47    118s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[03/23 18:10:47    118s]               delay calculator: calls=21060, total_wall_time=1.175s, mean_wall_time=0.056ms
[03/23 18:10:47    118s]               legalizer: calls=2389, total_wall_time=0.060s, mean_wall_time=0.025ms
[03/23 18:10:47    118s]               steiner router: calls=11367, total_wall_time=2.589s, mean_wall_time=0.228ms
[03/23 18:10:47    118s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:47    118s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:47    118s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 18:10:47    118s]             cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:47    118s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:47    118s]             misc counts      : r=1, pp=0
[03/23 18:10:47    118s]             cell areas       : b=0.000um^2, i=325.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=325.440um^2
[03/23 18:10:47    118s]             cell capacitance : b=0.000pF, i=0.440pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.440pF
[03/23 18:10:47    118s]             sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:47    118s]             wire capacitance : top=0.000pF, trunk=0.150pF, leaf=1.089pF, total=1.239pF
[03/23 18:10:47    118s]             wire lengths     : top=0.000um, trunk=972.140um, leaf=6034.000um, total=7006.140um
[03/23 18:10:47    118s]             hp wire lengths  : top=0.000um, trunk=627.600um, leaf=1922.600um, total=2550.200um
[03/23 18:10:47    118s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 18:10:47    118s]             Remaining Transition : {count=14, worst=[0.067ns, 0.018ns, 0.016ns, 0.013ns, 0.008ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, ...]} avg=0.012ns sd=0.017ns sum=0.165ns
[03/23 18:10:47    118s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 18:10:47    118s]             Trunk : target=0.100ns count=6 avg=0.099ns sd=0.037ns min=0.058ns max=0.167ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:47    118s]             Leaf  : target=0.100ns count=13 avg=0.107ns sd=0.006ns min=0.095ns max=0.118ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {3 <= 0.105ns, 6 <= 0.110ns, 3 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 18:10:47    118s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[03/23 18:10:47    118s]              Invs: CLKINVX20TR: 6 CLKINVX16TR: 11 CLKINVX12TR: 1 
[03/23 18:10:47    118s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3171498697874426996 6052417821084065329
[03/23 18:10:47    118s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 18:10:47    118s]             delay calculator: calls=21060, total_wall_time=1.175s, mean_wall_time=0.056ms
[03/23 18:10:47    118s]             legalizer: calls=2389, total_wall_time=0.060s, mean_wall_time=0.025ms
[03/23 18:10:47    118s]             steiner router: calls=11367, total_wall_time=2.589s, mean_wall_time=0.228ms
[03/23 18:10:47    118s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 18:10:47    118s]             skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.291], skew [0.041 vs 0.100]
[03/23 18:10:47    118s]                 min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG593_S2/CK
[03/23 18:10:47    118s]                 max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG622_S3/CK
[03/23 18:10:47    118s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 18:10:47    118s]             skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.291], skew [0.041 vs 0.100]
[03/23 18:10:47    118s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:47    118s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:47    118s]         eGRPC Fixing DRVs...
[03/23 18:10:47    118s]           Clock DAG hash before 'eGRPC Fixing DRVs': 3171498697874426996 6052417821084065329
[03/23 18:10:47    118s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[03/23 18:10:47    118s]             delay calculator: calls=21060, total_wall_time=1.175s, mean_wall_time=0.056ms
[03/23 18:10:47    118s]             legalizer: calls=2389, total_wall_time=0.060s, mean_wall_time=0.025ms
[03/23 18:10:47    118s]             steiner router: calls=11367, total_wall_time=2.589s, mean_wall_time=0.228ms
[03/23 18:10:47    118s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 18:10:47    118s]           CCOpt-eGRPC: considered: 19, tested: 19, violation detected: 14, violation ignored (due to small violation): 0, cannot run: 1, attempted: 13, unsuccessful: 0, sized: 10
[03/23 18:10:47    118s]           
[03/23 18:10:47    118s]           PRO Statistics: Fix DRVs (cell sizing):
[03/23 18:10:47    118s]           =======================================
[03/23 18:10:47    118s]           
[03/23 18:10:47    118s]           Cell changes by Net Type:
[03/23 18:10:47    118s]           
[03/23 18:10:47    118s]           -----------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:47    118s]           Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[03/23 18:10:47    118s]           -----------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:47    118s]           top                0                    0                    0            0                    0                    0
[03/23 18:10:47    118s]           trunk              1 [7.7%]             1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[03/23 18:10:47    118s]           leaf              12 [92.3%]            9 (75.0%)            0            0                    9 (75.0%)            3 (25.0%)
[03/23 18:10:47    118s]           -----------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:47    118s]           Total             13 [100.0%]          10 (76.9%)            0            0                   10 (76.9%)            3 (23.1%)
[03/23 18:10:47    118s]           -----------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:47    118s]           
[03/23 18:10:47    118s]           Upsized: 10, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 28.800um^2 (8.850%)
[03/23 18:10:47    118s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 18:10:47    118s]           
[03/23 18:10:47    118s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[03/23 18:10:47    118s]             cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 18:10:47    118s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:47    118s]             misc counts      : r=1, pp=0
[03/23 18:10:47    118s]             cell areas       : b=0.000um^2, i=354.240um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
[03/23 18:10:47    118s]             cell capacitance : b=0.000pF, i=0.493pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.493pF
[03/23 18:10:47    118s]             sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:47    118s]             wire capacitance : top=0.000pF, trunk=0.150pF, leaf=1.089pF, total=1.239pF
[03/23 18:10:47    118s]             wire lengths     : top=0.000um, trunk=972.140um, leaf=6034.000um, total=7006.140um
[03/23 18:10:47    118s]             hp wire lengths  : top=0.000um, trunk=627.600um, leaf=1922.600um, total=2550.200um
[03/23 18:10:47    118s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[03/23 18:10:47    118s]             Remaining Transition : {count=6, worst=[0.067ns, 0.016ns, 0.008ns, 0.005ns, 0.003ns, 0.003ns]} avg=0.017ns sd=0.025ns sum=0.102ns
[03/23 18:10:47    118s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[03/23 18:10:47    118s]             Trunk : target=0.100ns count=6 avg=0.100ns sd=0.036ns min=0.058ns max=0.167ns {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:47    118s]             Leaf  : target=0.100ns count=13 avg=0.097ns sd=0.009ns min=0.088ns max=0.116ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 18:10:47    118s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[03/23 18:10:47    118s]              Invs: CLKINVX20TR: 15 CLKINVX16TR: 3 
[03/23 18:10:47    118s]           Clock DAG hash after 'eGRPC Fixing DRVs': 13861798884316372308 3372411701903973897
[03/23 18:10:47    118s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[03/23 18:10:47    118s]             delay calculator: calls=21348, total_wall_time=1.188s, mean_wall_time=0.056ms
[03/23 18:10:47    118s]             legalizer: calls=2412, total_wall_time=0.061s, mean_wall_time=0.025ms
[03/23 18:10:47    118s]             steiner router: calls=11575, total_wall_time=2.590s, mean_wall_time=0.224ms
[03/23 18:10:47    118s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[03/23 18:10:47    118s]             skew_group clk/typConstraintMode: insertion delay [min=0.255, max=0.284], skew [0.028 vs 0.100]
[03/23 18:10:47    118s]                 min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG593_S2/CK
[03/23 18:10:47    118s]                 max path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG679_S1/CK
[03/23 18:10:47    118s]           Skew group summary after 'eGRPC Fixing DRVs':
[03/23 18:10:47    118s]             skew_group clk/typConstraintMode: insertion delay [min=0.255, max=0.284], skew [0.028 vs 0.100]
[03/23 18:10:47    118s]           Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:47    118s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 18:10:47    118s]         
[03/23 18:10:47    118s]         Slew Diagnostics: After DRV fixing
[03/23 18:10:47    118s]         ==================================
[03/23 18:10:47    118s]         
[03/23 18:10:47    118s]         Global Causes:
[03/23 18:10:47    118s]         
[03/23 18:10:47    118s]         -------------------------------------
[03/23 18:10:47    118s]         Cause
[03/23 18:10:47    118s]         -------------------------------------
[03/23 18:10:47    118s]         DRV fixing with buffering is disabled
[03/23 18:10:47    118s]         -------------------------------------
[03/23 18:10:47    118s]         
[03/23 18:10:47    118s]         Top 5 overslews:
[03/23 18:10:47    118s]         
[03/23 18:10:47    118s]         ----------------------------------------------------------------------------------------------
[03/23 18:10:47    118s]         Overslew    Causes                                        Driving Pin
[03/23 18:10:47    118s]         ----------------------------------------------------------------------------------------------
[03/23 18:10:47    118s]         0.067ns     Sizing not permitted                          clk
[03/23 18:10:47    118s]         0.016ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00003/Y
[03/23 18:10:47    118s]         0.008ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00010/Y
[03/23 18:10:47    118s]         0.005ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00012/Y
[03/23 18:10:47    118s]         0.003ns     Not available                                 buff_mult_arr0/CTS_ccl_a_inv_00014/Y
[03/23 18:10:47    118s]         ----------------------------------------------------------------------------------------------
[03/23 18:10:47    118s]         
[03/23 18:10:47    118s]         Slew diagnostics counts from the 6 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 18:10:47    118s]         
[03/23 18:10:47    118s]         ------------------------------------------
[03/23 18:10:47    118s]         Cause                           Occurences
[03/23 18:10:47    118s]         ------------------------------------------
[03/23 18:10:47    118s]         Inst already optimally sized        3
[03/23 18:10:47    118s]         Gate sizing inadequate              1
[03/23 18:10:47    118s]         Sizing not permitted                1
[03/23 18:10:47    118s]         ------------------------------------------
[03/23 18:10:47    118s]         
[03/23 18:10:47    118s]         Violation diagnostics counts from the 6 nodes that have violations:
[03/23 18:10:47    118s]         
[03/23 18:10:47    118s]         ------------------------------------------
[03/23 18:10:47    118s]         Cause                           Occurences
[03/23 18:10:47    118s]         ------------------------------------------
[03/23 18:10:47    118s]         Inst already optimally sized        3
[03/23 18:10:47    118s]         Gate sizing inadequate              1
[03/23 18:10:47    118s]         Sizing not permitted                1
[03/23 18:10:47    118s]         ------------------------------------------
[03/23 18:10:47    118s]         
[03/23 18:10:47    118s]         Reconnecting optimized routes...
[03/23 18:10:47    118s]         Reset timing graph...
[03/23 18:10:47    118s] Ignoring AAE DB Resetting ...
[03/23 18:10:47    118s]         Reset timing graph done.
[03/23 18:10:47    118s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:47    118s]         Violation analysis...
[03/23 18:10:47    118s] End AAE Lib Interpolated Model. (MEM=3005.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:47    118s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:47    118s]         Moving clock insts towards fanout...
[03/23 18:10:47    118s]         Move to sink centre: considered=5, unsuccessful=0, alreadyClose=0, noImprovementFound=2, degradedSlew=0, degradedSkew=0, insufficientImprovement=3, accepted=0
[03/23 18:10:47    118s]         Moving clock insts towards fanout done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 18:10:47    118s]         Clock instances to consider for cloning: 3
[03/23 18:10:47    118s]         Cloning clock nodes to reduce slew violations....
[03/23 18:10:47    118s]         Cloning results : Attempted = 3 , succeeded = 3 , unsuccessful = 0 , skipped = 0 , ignored = 0
[03/23 18:10:47    118s]         Fanout results : attempted = 185 ,succeeded = 185 ,unsuccessful = 0 ,skipped = 0
[03/23 18:10:47    118s]         Cloning attempts on buffers = 0, inverters = 3, gates = 0, logic = 0, other = 0
[03/23 18:10:47    118s]         Cloning successes on buffers = 0, inverters = 3, gates = 0, logic = 0, other = 0
[03/23 18:10:47    118s]         Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:47    118s]         Reset timing graph...
[03/23 18:10:47    118s] Ignoring AAE DB Resetting ...
[03/23 18:10:47    118s]         Reset timing graph done.
[03/23 18:10:47    118s]         Set dirty flag on 10 instances, 20 nets
[03/23 18:10:47    118s] End AAE Lib Interpolated Model. (MEM=3005.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:47    118s]         Clock DAG stats before routing clock trees:
[03/23 18:10:47    118s]           cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 18:10:47    118s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:47    118s]           misc counts      : r=1, pp=0
[03/23 18:10:47    118s]           cell areas       : b=0.000um^2, i=414.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=414.720um^2
[03/23 18:10:47    118s]           cell capacitance : b=0.000pF, i=0.577pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.577pF
[03/23 18:10:47    118s]           sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:47    118s]           wire capacitance : top=0.000pF, trunk=0.139pF, leaf=1.137pF, total=1.276pF
[03/23 18:10:47    118s]           wire lengths     : top=0.000um, trunk=894.140um, leaf=6387.000um, total=7281.140um
[03/23 18:10:47    118s]           hp wire lengths  : top=0.000um, trunk=634.800um, leaf=2192.400um, total=2827.200um
[03/23 18:10:47    118s]         Clock DAG net violations before routing clock trees:
[03/23 18:10:47    118s]           Remaining Transition : {count=6, worst=[0.067ns, 0.056ns, 0.036ns, 0.003ns, 0.003ns, 0.003ns]} avg=0.028ns sd=0.029ns sum=0.166ns
[03/23 18:10:47    118s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[03/23 18:10:47    118s]           Trunk : target=0.100ns count=6 avg=0.107ns sd=0.038ns min=0.058ns max=0.167ns {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:47    118s]           Leaf  : target=0.100ns count=16 avg=0.090ns sd=0.022ns min=0.066ns max=0.156ns {0 <= 0.060ns, 5 <= 0.080ns, 3 <= 0.090ns, 4 <= 0.095ns, 1 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:47    118s]         Clock DAG library cell distribution before routing clock trees {count}:
[03/23 18:10:47    118s]            Invs: CLKINVX20TR: 18 CLKINVX16TR: 3 
[03/23 18:10:47    118s]         Clock DAG hash before routing clock trees: 5070873070279542458 6177221106839145003
[03/23 18:10:47    118s]         CTS services accumulated run-time stats before routing clock trees:
[03/23 18:10:47    118s]           delay calculator: calls=21614, total_wall_time=1.216s, mean_wall_time=0.056ms
[03/23 18:10:47    118s]           legalizer: calls=2446, total_wall_time=0.062s, mean_wall_time=0.025ms
[03/23 18:10:47    118s]           steiner router: calls=11648, total_wall_time=2.630s, mean_wall_time=0.226ms
[03/23 18:10:47    118s]         Primary reporting skew groups before routing clock trees:
[03/23 18:10:47    118s]           skew_group clk/typConstraintMode: insertion delay [min=0.263, max=0.336, avg=0.279, sd=0.015], skew [0.073 vs 0.100], 100% {0.263, 0.336} (wid=0.084 ws=0.067) (gid=0.276 gs=0.041)
[03/23 18:10:47    118s]               min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG612_S3/CK
[03/23 18:10:47    118s]               max path sink: adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/CK
[03/23 18:10:47    118s]         Skew group summary before routing clock trees:
[03/23 18:10:47    118s]           skew_group clk/typConstraintMode: insertion delay [min=0.263, max=0.336, avg=0.279, sd=0.015], skew [0.073 vs 0.100], 100% {0.263, 0.336} (wid=0.084 ws=0.067) (gid=0.276 gs=0.041)
[03/23 18:10:47    118s]       eGRPC done.
[03/23 18:10:47    118s]     Calling post conditioning for eGRPC done.
[03/23 18:10:47    118s]   eGR Post Conditioning loop iteration 0 done.
[03/23 18:10:47    118s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[03/23 18:10:47    118s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/23 18:10:47    118s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3015.3M, EPOCH TIME: 1679609447.840834
[03/23 18:10:47    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:47    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:47    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:47    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:47    118s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.008, MEM:2762.3M, EPOCH TIME: 1679609447.848728
[03/23 18:10:47    118s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:47    118s]   Leaving CCOpt scope - ClockRefiner...
[03/23 18:10:47    118s]   Assigned high priority to 3 instances.
[03/23 18:10:47    118s]   Soft fixed 21 clock instances.
[03/23 18:10:47    118s]   Performing Single Pass Refine Place.
[03/23 18:10:47    118s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[03/23 18:10:47    118s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2733.8M, EPOCH TIME: 1679609447.851986
[03/23 18:10:47    118s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2733.8M, EPOCH TIME: 1679609447.852092
[03/23 18:10:47    118s] Processing tracks to init pin-track alignment.
[03/23 18:10:47    118s] z: 2, totalTracks: 1
[03/23 18:10:47    118s] z: 4, totalTracks: 1
[03/23 18:10:47    118s] z: 6, totalTracks: 1
[03/23 18:10:47    118s] z: 8, totalTracks: 1
[03/23 18:10:47    118s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:47    118s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2733.8M, EPOCH TIME: 1679609447.855035
[03/23 18:10:47    118s] Info: 21 insts are soft-fixed.
[03/23 18:10:47    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:47    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:47    118s] 
[03/23 18:10:47    118s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:47    118s] OPERPROF:       Starting CMU at level 4, MEM:2797.8M, EPOCH TIME: 1679609447.873056
[03/23 18:10:47    118s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.004, MEM:2829.8M, EPOCH TIME: 1679609447.877547
[03/23 18:10:47    118s] 
[03/23 18:10:47    118s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:10:47    118s] Info: 21 insts are soft-fixed.
[03/23 18:10:47    118s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.025, REAL:0.024, MEM:2733.8M, EPOCH TIME: 1679609447.879151
[03/23 18:10:47    118s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2733.8M, EPOCH TIME: 1679609447.879286
[03/23 18:10:47    118s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:2733.8M, EPOCH TIME: 1679609447.882433
[03/23 18:10:47    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2733.8MB).
[03/23 18:10:47    118s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.031, REAL:0.031, MEM:2733.8M, EPOCH TIME: 1679609447.883262
[03/23 18:10:47    118s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.032, REAL:0.031, MEM:2733.8M, EPOCH TIME: 1679609447.883354
[03/23 18:10:47    118s] TDRefine: refinePlace mode is spiral
[03/23 18:10:47    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.8
[03/23 18:10:47    118s] OPERPROF: Starting RefinePlace at level 1, MEM:2733.8M, EPOCH TIME: 1679609447.883514
[03/23 18:10:47    118s] *** Starting refinePlace (0:01:59 mem=2733.8M) ***
[03/23 18:10:47    118s] Total net bbox length = 5.605e+04 (2.280e+04 3.325e+04) (ext = 3.369e+03)
[03/23 18:10:47    118s] 
[03/23 18:10:47    118s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:47    118s] Info: 21 insts are soft-fixed.
[03/23 18:10:47    118s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:47    118s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:47    118s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:47    118s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:47    118s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:47    118s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2733.8M, EPOCH TIME: 1679609447.893643
[03/23 18:10:47    118s] Starting refinePlace ...
[03/23 18:10:47    118s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:47    118s] One DDP V2 for no tweak run.
[03/23 18:10:47    118s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:47    118s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2797.8M, EPOCH TIME: 1679609447.907021
[03/23 18:10:47    118s] DDP initSite1 nrRow 135 nrJob 135
[03/23 18:10:47    118s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2797.8M, EPOCH TIME: 1679609447.907201
[03/23 18:10:47    118s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.001, MEM:2797.8M, EPOCH TIME: 1679609447.907935
[03/23 18:10:47    118s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2797.8M, EPOCH TIME: 1679609447.908048
[03/23 18:10:47    118s] DDP markSite nrRow 135 nrJob 135
[03/23 18:10:47    118s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:2797.8M, EPOCH TIME: 1679609447.908257
[03/23 18:10:47    118s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2797.8M, EPOCH TIME: 1679609447.908337
[03/23 18:10:47    118s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 18:10:47    118s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2733.8MB) @(0:01:59 - 0:01:59).
[03/23 18:10:47    118s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:47    118s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 18:10:47    118s] 
[03/23 18:10:47    118s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:10:47    118s] Move report: legalization moves 36 insts, mean move: 2.91 um, max move: 8.80 um spiral
[03/23 18:10:48    118s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U164): (74.60, 161.80) --> (69.40, 165.40)
[03/23 18:10:48    118s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 18:10:48    118s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:10:48    118s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2733.8MB) @(0:01:59 - 0:01:59).
[03/23 18:10:48    118s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:10:48    118s] Move report: Detail placement moves 36 insts, mean move: 2.91 um, max move: 8.80 um 
[03/23 18:10:48    118s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U164): (74.60, 161.80) --> (69.40, 165.40)
[03/23 18:10:48    118s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2733.8MB
[03/23 18:10:48    118s] Statistics of distance of Instance movement in refine placement:
[03/23 18:10:48    118s]   maximum (X+Y) =         8.80 um
[03/23 18:10:48    118s]   inst (buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U164) with max move: (74.6, 161.8) -> (69.4, 165.4)
[03/23 18:10:48    118s]   mean    (X+Y) =         2.91 um
[03/23 18:10:48    118s] Summary Report:
[03/23 18:10:48    118s] Instances move: 36 (out of 2614 movable)
[03/23 18:10:48    118s] Instances flipped: 0
[03/23 18:10:48    118s] Mean displacement: 2.91 um
[03/23 18:10:48    118s] Max displacement: 8.80 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U164) (74.6, 161.8) -> (69.4, 165.4)
[03/23 18:10:48    118s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: OAI2BB1X1TR
[03/23 18:10:48    118s] Total instances moved : 36
[03/23 18:10:48    118s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.177, REAL:0.109, MEM:2733.8M, EPOCH TIME: 1679609448.002166
[03/23 18:10:48    118s] Total net bbox length = 5.618e+04 (2.288e+04 3.331e+04) (ext = 3.369e+03)
[03/23 18:10:48    118s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2733.8MB
[03/23 18:10:48    118s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2733.8MB) @(0:01:59 - 0:01:59).
[03/23 18:10:48    118s] *** Finished refinePlace (0:01:59 mem=2733.8M) ***
[03/23 18:10:48    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.8
[03/23 18:10:48    118s] OPERPROF: Finished RefinePlace at level 1, CPU:0.188, REAL:0.120, MEM:2733.8M, EPOCH TIME: 1679609448.003204
[03/23 18:10:48    118s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2733.8M, EPOCH TIME: 1679609448.003285
[03/23 18:10:48    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:10:48    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:48    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:48    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:48    118s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.011, REAL:0.007, MEM:2714.8M, EPOCH TIME: 1679609448.009835
[03/23 18:10:48    118s]   ClockRefiner summary
[03/23 18:10:48    118s]   All clock instances: Moved 5, flipped 1 and cell swapped 0 (out of a total of 737).
[03/23 18:10:48    118s]   The largest move was 6.4 um for buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG648_S2.
[03/23 18:10:48    118s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[03/23 18:10:48    118s]   Clock sinks: Moved 5, flipped 1 and cell swapped 0 (out of a total of 716).
[03/23 18:10:48    118s]   The largest move was 6.4 um for buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG648_S2.
[03/23 18:10:48    118s]   Restoring pStatusCts on 21 clock instances.
[03/23 18:10:48    118s]   Revert refine place priority changes on 0 instances.
[03/23 18:10:48    118s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 18:10:48    118s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.4 real=0:00:01.2)
[03/23 18:10:48    118s]   CCOpt::Phase::Routing...
[03/23 18:10:48    118s]   Clock implementation routing...
[03/23 18:10:48    118s]     Leaving CCOpt scope - Routing Tools...
[03/23 18:10:48    118s] Net route status summary:
[03/23 18:10:48    118s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:48    118s]   Non-clock:  5600 (unrouted=2941, trialRouted=2659, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2941, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:48    118s]     Routing using eGR in eGR->NR Step...
[03/23 18:10:48    118s]       Early Global Route - eGR->Nr High Frequency step...
[03/23 18:10:48    118s] (ccopt eGR): There are 22 nets to be routed. 0 nets have skip routing designation.
[03/23 18:10:48    118s] (ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
[03/23 18:10:48    118s] (ccopt eGR): Start to route 22 all nets
[03/23 18:10:48    118s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:10:48    118s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:10:48    118s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2714.75 MB )
[03/23 18:10:48    118s] (I)      ================== Layers ==================
[03/23 18:10:48    118s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:48    118s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:10:48    118s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:48    118s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:10:48    118s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:10:48    118s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:10:48    118s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:10:48    118s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:10:48    118s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:10:48    118s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:10:48    118s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:10:48    118s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:10:48    118s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:10:48    118s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:10:48    118s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:10:48    118s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:10:48    118s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:10:48    118s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:10:48    118s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:10:48    118s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:48    118s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:10:48    118s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:48    118s] (I)      Started Import and model ( Curr Mem: 2714.75 MB )
[03/23 18:10:48    118s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:48    118s] (I)      == Non-default Options ==
[03/23 18:10:48    118s] (I)      Clean congestion better                            : true
[03/23 18:10:48    118s] (I)      Estimate vias on DPT layer                         : true
[03/23 18:10:48    118s] (I)      Clean congestion layer assignment rounds           : 3
[03/23 18:10:48    118s] (I)      Layer constraints as soft constraints              : true
[03/23 18:10:48    118s] (I)      Soft top layer                                     : true
[03/23 18:10:48    118s] (I)      Skip prospective layer relax nets                  : true
[03/23 18:10:48    118s] (I)      Better NDR handling                                : true
[03/23 18:10:48    118s] (I)      Improved NDR modeling in LA                        : true
[03/23 18:10:48    118s] (I)      Routing cost fix for NDR handling                  : true
[03/23 18:10:48    118s] (I)      Block tracks for preroutes                         : true
[03/23 18:10:48    118s] (I)      Assign IRoute by net group key                     : true
[03/23 18:10:48    118s] (I)      Block unroutable channels                          : true
[03/23 18:10:48    118s] (I)      Block unroutable channels 3D                       : true
[03/23 18:10:48    118s] (I)      Bound layer relaxed segment wl                     : true
[03/23 18:10:48    118s] (I)      Blocked pin reach length threshold                 : 2
[03/23 18:10:48    118s] (I)      Check blockage within NDR space in TA              : true
[03/23 18:10:48    118s] (I)      Skip must join for term with via pillar            : true
[03/23 18:10:48    118s] (I)      Model find APA for IO pin                          : true
[03/23 18:10:48    118s] (I)      On pin location for off pin term                   : true
[03/23 18:10:48    118s] (I)      Handle EOL spacing                                 : true
[03/23 18:10:48    118s] (I)      Merge PG vias by gap                               : true
[03/23 18:10:48    118s] (I)      Maximum routing layer                              : 4
[03/23 18:10:48    118s] (I)      Route selected nets only                           : true
[03/23 18:10:48    118s] (I)      Refine MST                                         : true
[03/23 18:10:48    118s] (I)      Honor PRL                                          : true
[03/23 18:10:48    118s] (I)      Strong congestion aware                            : true
[03/23 18:10:48    118s] (I)      Improved initial location for IRoutes              : true
[03/23 18:10:48    118s] (I)      Multi panel TA                                     : true
[03/23 18:10:48    118s] (I)      Penalize wire overlap                              : true
[03/23 18:10:48    118s] (I)      Expand small instance blockage                     : true
[03/23 18:10:48    118s] (I)      Reduce via in TA                                   : true
[03/23 18:10:48    118s] (I)      SS-aware routing                                   : true
[03/23 18:10:48    118s] (I)      Improve tree edge sharing                          : true
[03/23 18:10:48    118s] (I)      Improve 2D via estimation                          : true
[03/23 18:10:48    118s] (I)      Refine Steiner tree                                : true
[03/23 18:10:48    118s] (I)      Build spine tree                                   : true
[03/23 18:10:48    118s] (I)      Model pass through capacity                        : true
[03/23 18:10:48    118s] (I)      Extend blockages by a half GCell                   : true
[03/23 18:10:48    118s] (I)      Consider pin shapes                                : true
[03/23 18:10:48    118s] (I)      Consider pin shapes for all nodes                  : true
[03/23 18:10:48    118s] (I)      Consider NR APA                                    : true
[03/23 18:10:48    118s] (I)      Consider IO pin shape                              : true
[03/23 18:10:48    118s] (I)      Fix pin connection bug                             : true
[03/23 18:10:48    118s] (I)      Consider layer RC for local wires                  : true
[03/23 18:10:48    118s] (I)      Route to clock mesh pin                            : true
[03/23 18:10:48    118s] (I)      LA-aware pin escape length                         : 2
[03/23 18:10:48    118s] (I)      Connect multiple ports                             : true
[03/23 18:10:48    118s] (I)      Split for must join                                : true
[03/23 18:10:48    118s] (I)      Number of threads                                  : 6
[03/23 18:10:48    118s] (I)      Routing effort level                               : 10000
[03/23 18:10:48    118s] (I)      Prefer layer length threshold                      : 8
[03/23 18:10:48    118s] (I)      Overflow penalty cost                              : 10
[03/23 18:10:48    118s] (I)      A-star cost                                        : 0.300000
[03/23 18:10:48    118s] (I)      Misalignment cost                                  : 10.000000
[03/23 18:10:48    118s] (I)      Threshold for short IRoute                         : 6
[03/23 18:10:48    118s] (I)      Via cost during post routing                       : 1.000000
[03/23 18:10:48    118s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/23 18:10:48    118s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 18:10:48    118s] (I)      Scenic ratio bound                                 : 3.000000
[03/23 18:10:48    118s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/23 18:10:48    118s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/23 18:10:48    118s] (I)      PG-aware similar topology routing                  : true
[03/23 18:10:48    118s] (I)      Maze routing via cost fix                          : true
[03/23 18:10:48    118s] (I)      Apply PRL on PG terms                              : true
[03/23 18:10:48    118s] (I)      Apply PRL on obs objects                           : true
[03/23 18:10:48    118s] (I)      Handle range-type spacing rules                    : true
[03/23 18:10:48    118s] (I)      PG gap threshold multiplier                        : 10.000000
[03/23 18:10:48    118s] (I)      Parallel spacing query fix                         : true
[03/23 18:10:48    118s] (I)      Force source to root IR                            : true
[03/23 18:10:48    118s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/23 18:10:48    118s] (I)      Do not relax to DPT layer                          : true
[03/23 18:10:48    118s] (I)      No DPT in post routing                             : true
[03/23 18:10:48    118s] (I)      Modeling PG via merging fix                        : true
[03/23 18:10:48    118s] (I)      Shield aware TA                                    : true
[03/23 18:10:48    118s] (I)      Strong shield aware TA                             : true
[03/23 18:10:48    118s] (I)      Overflow calculation fix in LA                     : true
[03/23 18:10:48    118s] (I)      Post routing fix                                   : true
[03/23 18:10:48    118s] (I)      Strong post routing                                : true
[03/23 18:10:48    118s] (I)      Access via pillar from top                         : true
[03/23 18:10:48    118s] (I)      NDR via pillar fix                                 : true
[03/23 18:10:48    118s] (I)      Violation on path threshold                        : 1
[03/23 18:10:48    118s] (I)      Pass through capacity modeling                     : true
[03/23 18:10:48    118s] (I)      Select the non-relaxed segments in post routing stage : true
[03/23 18:10:48    118s] (I)      Select term pin box for io pin                     : true
[03/23 18:10:48    118s] (I)      Penalize NDR sharing                               : true
[03/23 18:10:48    118s] (I)      Enable special modeling                            : false
[03/23 18:10:48    118s] (I)      Keep fixed segments                                : true
[03/23 18:10:48    118s] (I)      Reorder net groups by key                          : true
[03/23 18:10:48    118s] (I)      Increase net scenic ratio                          : true
[03/23 18:10:48    118s] (I)      Method to set GCell size                           : row
[03/23 18:10:48    118s] (I)      Connect multiple ports and must join fix           : true
[03/23 18:10:48    118s] (I)      Avoid high resistance layers                       : true
[03/23 18:10:48    118s] (I)      Model find APA for IO pin fix                      : true
[03/23 18:10:48    118s] (I)      Avoid connecting non-metal layers                  : true
[03/23 18:10:48    118s] (I)      Use track pitch for NDR                            : true
[03/23 18:10:48    118s] (I)      Enable layer relax to lower layer                  : true
[03/23 18:10:48    118s] (I)      Enable layer relax to upper layer                  : true
[03/23 18:10:48    118s] (I)      Top layer relaxation fix                           : true
[03/23 18:10:48    118s] (I)      Handle non-default track width                     : false
[03/23 18:10:48    118s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:10:48    118s] (I)      Use row-based GCell size
[03/23 18:10:48    118s] (I)      Use row-based GCell align
[03/23 18:10:48    118s] (I)      layer 0 area = 89000
[03/23 18:10:48    118s] (I)      layer 1 area = 120000
[03/23 18:10:48    118s] (I)      layer 2 area = 120000
[03/23 18:10:48    118s] (I)      layer 3 area = 120000
[03/23 18:10:48    118s] (I)      GCell unit size   : 3600
[03/23 18:10:48    118s] (I)      GCell multiplier  : 1
[03/23 18:10:48    118s] (I)      GCell row height  : 3600
[03/23 18:10:48    118s] (I)      Actual row height : 3600
[03/23 18:10:48    118s] (I)      GCell align ref   : 7000 7000
[03/23 18:10:48    118s] [NR-eGR] Track table information for default rule: 
[03/23 18:10:48    118s] [NR-eGR] M1 has single uniform track structure
[03/23 18:10:48    118s] [NR-eGR] M2 has single uniform track structure
[03/23 18:10:48    118s] [NR-eGR] M3 has single uniform track structure
[03/23 18:10:48    118s] [NR-eGR] M4 has single uniform track structure
[03/23 18:10:48    118s] [NR-eGR] M5 has single uniform track structure
[03/23 18:10:48    118s] [NR-eGR] M6 has single uniform track structure
[03/23 18:10:48    118s] [NR-eGR] MQ has single uniform track structure
[03/23 18:10:48    118s] [NR-eGR] LM has single uniform track structure
[03/23 18:10:48    118s] (I)      ============== Default via ===============
[03/23 18:10:48    118s] (I)      +---+------------------+-----------------+
[03/23 18:10:48    118s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:10:48    118s] (I)      +---+------------------+-----------------+
[03/23 18:10:48    118s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:10:48    118s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 18:10:48    118s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:10:48    118s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:10:48    118s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 18:10:48    118s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:10:48    118s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:10:48    118s] (I)      +---+------------------+-----------------+
[03/23 18:10:48    118s] [NR-eGR] Read 74 PG shapes
[03/23 18:10:48    118s] [NR-eGR] Read 0 clock shapes
[03/23 18:10:48    118s] [NR-eGR] Read 0 other shapes
[03/23 18:10:48    118s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:10:48    118s] [NR-eGR] #Instance Blockages : 0
[03/23 18:10:48    118s] [NR-eGR] #PG Blockages       : 74
[03/23 18:10:48    118s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:10:48    118s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:10:48    118s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:10:48    118s] [NR-eGR] #Other Blockages    : 0
[03/23 18:10:48    118s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:10:48    119s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 18:10:48    119s] [NR-eGR] Read 2681 nets ( ignored 2659 )
[03/23 18:10:48    119s] [NR-eGR] Connected 0 must-join pins/ports
[03/23 18:10:48    119s] (I)      early_global_route_priority property id does not exist.
[03/23 18:10:48    119s] (I)      Read Num Blocks=3266  Num Prerouted Wires=0  Num CS=0
[03/23 18:10:48    119s] (I)      Layer 1 (V) : #blockages 1108 : #preroutes 0
[03/23 18:10:48    119s] (I)      Layer 2 (H) : #blockages 1608 : #preroutes 0
[03/23 18:10:48    119s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 0
[03/23 18:10:48    119s] (I)      Moved 1 terms for better access 
[03/23 18:10:48    119s] (I)      Number of ignored nets                =      0
[03/23 18:10:48    119s] (I)      Number of connected nets              =      0
[03/23 18:10:48    119s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 18:10:48    119s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 18:10:48    119s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:10:48    119s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:10:48    119s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:10:48    119s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:10:48    119s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:10:48    119s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:10:48    119s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:10:48    119s] [NR-eGR] There are 22 clock nets ( 22 with NDR ).
[03/23 18:10:48    119s] (I)      Ndr track 0 does not exist
[03/23 18:10:48    119s] (I)      Ndr track 0 does not exist
[03/23 18:10:48    119s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:10:48    119s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:10:48    119s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:10:48    119s] (I)      Site width          :   400  (dbu)
[03/23 18:10:48    119s] (I)      Row height          :  3600  (dbu)
[03/23 18:10:48    119s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:10:48    119s] (I)      GCell width         :  3600  (dbu)
[03/23 18:10:48    119s] (I)      GCell height        :  3600  (dbu)
[03/23 18:10:48    119s] (I)      Grid                :    55   138     4
[03/23 18:10:48    119s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:10:48    119s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:10:48    119s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:10:48    119s] (I)      Default wire width  :   160   200   200   200
[03/23 18:10:48    119s] (I)      Default wire space  :   160   200   200   200
[03/23 18:10:48    119s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:10:48    119s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:10:48    119s] (I)      First track coord   :   400   400   400   400
[03/23 18:10:48    119s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:10:48    119s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:10:48    119s] (I)      Num of masks        :     1     1     1     1
[03/23 18:10:48    119s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:10:48    119s] (I)      --------------------------------------------------------
[03/23 18:10:48    119s] 
[03/23 18:10:48    119s] [NR-eGR] ============ Routing rule table ============
[03/23 18:10:48    119s] [NR-eGR] Rule id: 0  Nets: 22
[03/23 18:10:48    119s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 18:10:48    119s] (I)                    Layer    2    3    4 
[03/23 18:10:48    119s] (I)                    Pitch  800  800  800 
[03/23 18:10:48    119s] (I)             #Used tracks    2    2    2 
[03/23 18:10:48    119s] (I)       #Fully used tracks    1    1    1 
[03/23 18:10:48    119s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 18:10:48    119s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:10:48    119s] (I)                    Layer    2    3    4 
[03/23 18:10:48    119s] (I)                    Pitch  400  400  400 
[03/23 18:10:48    119s] (I)             #Used tracks    1    1    1 
[03/23 18:10:48    119s] (I)       #Fully used tracks    1    1    1 
[03/23 18:10:48    119s] [NR-eGR] ========================================
[03/23 18:10:48    119s] [NR-eGR] 
[03/23 18:10:48    119s] (I)      =============== Blocked Tracks ===============
[03/23 18:10:48    119s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:48    119s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:10:48    119s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:48    119s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:10:48    119s] (I)      |     2 |   68862 |    14449 |        20.98% |
[03/23 18:10:48    119s] (I)      |     3 |   68695 |    31145 |        45.34% |
[03/23 18:10:48    119s] (I)      |     4 |   68862 |    31728 |        46.07% |
[03/23 18:10:48    119s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:48    119s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2706.75 MB )
[03/23 18:10:48    119s] (I)      Reset routing kernel
[03/23 18:10:48    119s] (I)      Started Global Routing ( Curr Mem: 2706.75 MB )
[03/23 18:10:48    119s] (I)      totalPins=759  totalGlobalPin=759 (100.00%)
[03/23 18:10:48    119s] (I)      total 2D Cap : 83007 = (41520 H, 41487 V)
[03/23 18:10:48    119s] [NR-eGR] Layer group 1: route 22 net(s) in layer range [3, 4]
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1a Route ============
[03/23 18:10:48    119s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 142
[03/23 18:10:48    119s] (I)      Usage: 1791 = (820 H, 971 V) = (1.97% H, 2.34% V) = (2.952e+03um H, 3.496e+03um V)
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1b Route ============
[03/23 18:10:48    119s] (I)      Usage: 1793 = (820 H, 973 V) = (1.97% H, 2.35% V) = (2.952e+03um H, 3.503e+03um V)
[03/23 18:10:48    119s] (I)      Overflow of layer group 1: 2.33% H + 2.54% V. EstWL: 6.454800e+03um
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1c Route ============
[03/23 18:10:48    119s] (I)      Level2 Grid: 11 x 28
[03/23 18:10:48    119s] (I)      Usage: 1756 = (809 H, 947 V) = (1.95% H, 2.28% V) = (2.912e+03um H, 3.409e+03um V)
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1d Route ============
[03/23 18:10:48    119s] (I)      Usage: 1774 = (825 H, 949 V) = (1.99% H, 2.29% V) = (2.970e+03um H, 3.416e+03um V)
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1e Route ============
[03/23 18:10:48    119s] (I)      Usage: 1773 = (824 H, 949 V) = (1.98% H, 2.29% V) = (2.966e+03um H, 3.416e+03um V)
[03/23 18:10:48    119s] [NR-eGR] Early Global Route overflow of layer group 1: 2.30% H + 1.82% V. EstWL: 6.382800e+03um
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1f Route ============
[03/23 18:10:48    119s] (I)      Usage: 2223 = (1054 H, 1169 V) = (2.54% H, 2.82% V) = (3.794e+03um H, 4.208e+03um V)
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1g Route ============
[03/23 18:10:48    119s] (I)      Usage: 1069 = (479 H, 590 V) = (1.15% H, 1.42% V) = (1.724e+03um H, 2.124e+03um V)
[03/23 18:10:48    119s] (I)      #Nets         : 22
[03/23 18:10:48    119s] (I)      #Relaxed nets : 20
[03/23 18:10:48    119s] (I)      Wire length   : 27
[03/23 18:10:48    119s] [NR-eGR] Create a new net group with 20 nets and layer range [2, 4]
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1h Route ============
[03/23 18:10:48    119s] (I)      Usage: 1031 = (467 H, 564 V) = (1.12% H, 1.36% V) = (1.681e+03um H, 2.030e+03um V)
[03/23 18:10:48    119s] (I)      total 2D Cap : 151144 = (41520 H, 109624 V)
[03/23 18:10:48    119s] [NR-eGR] Layer group 2: route 20 net(s) in layer range [2, 4]
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1a Route ============
[03/23 18:10:48    119s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 141
[03/23 18:10:48    119s] (I)      Usage: 3848 = (1736 H, 2112 V) = (4.18% H, 1.93% V) = (6.250e+03um H, 7.603e+03um V)
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1b Route ============
[03/23 18:10:48    119s] (I)      Usage: 3848 = (1736 H, 2112 V) = (4.18% H, 1.93% V) = (6.250e+03um H, 7.603e+03um V)
[03/23 18:10:48    119s] (I)      Overflow of layer group 2: 2.16% H + 0.00% V. EstWL: 1.385280e+04um
[03/23 18:10:48    119s] (I)      Congestion metric : 2.16%H 0.00%V, 2.16%HV
[03/23 18:10:48    119s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1c Route ============
[03/23 18:10:48    119s] (I)      Level2 Grid: 11 x 28
[03/23 18:10:48    119s] (I)      Usage: 3858 = (1738 H, 2120 V) = (4.19% H, 1.93% V) = (6.257e+03um H, 7.632e+03um V)
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1d Route ============
[03/23 18:10:48    119s] (I)      Usage: 4433 = (1680 H, 2753 V) = (4.05% H, 2.51% V) = (6.048e+03um H, 9.911e+03um V)
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1e Route ============
[03/23 18:10:48    119s] (I)      Usage: 4482 = (1677 H, 2805 V) = (4.04% H, 2.56% V) = (6.037e+03um H, 1.010e+04um V)
[03/23 18:10:48    119s] [NR-eGR] Early Global Route overflow of layer group 2: 2.66% H + 0.00% V. EstWL: 1.613520e+04um
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1f Route ============
[03/23 18:10:48    119s] (I)      Usage: 4484 = (1671 H, 2813 V) = (4.02% H, 2.57% V) = (6.016e+03um H, 1.013e+04um V)
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1g Route ============
[03/23 18:10:48    119s] (I)      Usage: 4274 = (1655 H, 2619 V) = (3.99% H, 2.39% V) = (5.958e+03um H, 9.428e+03um V)
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] (I)      ============  Phase 1h Route ============
[03/23 18:10:48    119s] (I)      Usage: 4272 = (1650 H, 2622 V) = (3.97% H, 2.39% V) = (5.940e+03um H, 9.439e+03um V)
[03/23 18:10:48    119s] (I)      
[03/23 18:10:48    119s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:10:48    119s] [NR-eGR]                        OverCon            
[03/23 18:10:48    119s] [NR-eGR]                         #Gcell     %Gcell
[03/23 18:10:48    119s] [NR-eGR]        Layer             (1-2)    OverCon
[03/23 18:10:48    119s] [NR-eGR] ----------------------------------------------
[03/23 18:10:48    119s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/23 18:10:48    119s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/23 18:10:48    119s] [NR-eGR]      M3 ( 3)        30( 0.41%)   ( 0.41%) 
[03/23 18:10:48    119s] [NR-eGR]      M4 ( 4)         9( 0.12%)   ( 0.12%) 
[03/23 18:10:48    119s] [NR-eGR] ----------------------------------------------
[03/23 18:10:48    119s] [NR-eGR]        Total        39( 0.18%)   ( 0.18%) 
[03/23 18:10:48    119s] [NR-eGR] 
[03/23 18:10:48    119s] (I)      Finished Global Routing ( CPU: 0.31 sec, Real: 0.27 sec, Curr Mem: 2714.75 MB )
[03/23 18:10:48    119s] (I)      total 2D Cap : 163111 = (49694 H, 113417 V)
[03/23 18:10:48    119s] [NR-eGR] Overflow after Early Global Route 0.40% H + 0.00% V
[03/23 18:10:48    119s] (I)      ============= Track Assignment ============
[03/23 18:10:48    119s] (I)      Started Track Assignment (6T) ( Curr Mem: 2714.75 MB )
[03/23 18:10:48    119s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 18:10:48    119s] (I)      Run Multi-thread track assignment
[03/23 18:10:48    119s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2714.75 MB )
[03/23 18:10:48    119s] (I)      Started Export ( Curr Mem: 2714.75 MB )
[03/23 18:10:48    119s] [NR-eGR]             Length (um)   Vias 
[03/23 18:10:48    119s] [NR-eGR] -------------------------------
[03/23 18:10:48    119s] [NR-eGR]  M1  (1H)             0   9434 
[03/23 18:10:48    119s] [NR-eGR]  M2  (2V)         31595  14086 
[03/23 18:10:48    119s] [NR-eGR]  M3  (3H)         28770   1012 
[03/23 18:10:48    119s] [NR-eGR]  M4  (4V)          9633      0 
[03/23 18:10:48    119s] [NR-eGR]  M5  (5H)             0      0 
[03/23 18:10:48    119s] [NR-eGR]  M6  (6V)             0      0 
[03/23 18:10:48    119s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 18:10:48    119s] [NR-eGR]  LM  (8V)             0      0 
[03/23 18:10:48    119s] [NR-eGR] -------------------------------
[03/23 18:10:48    119s] [NR-eGR]      Total        69998  24532 
[03/23 18:10:48    119s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:48    119s] [NR-eGR] Total half perimeter of net bounding box: 56182um
[03/23 18:10:48    119s] [NR-eGR] Total length: 69998um, number of vias: 24532
[03/23 18:10:48    119s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:48    119s] [NR-eGR] Total eGR-routed clock nets wire length: 7502um, number of vias: 2333
[03/23 18:10:48    119s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:48    119s] [NR-eGR] Report for selected net(s) only.
[03/23 18:10:48    119s] [NR-eGR]             Length (um)  Vias 
[03/23 18:10:48    119s] [NR-eGR] ------------------------------
[03/23 18:10:48    119s] [NR-eGR]  M1  (1H)             0   758 
[03/23 18:10:48    119s] [NR-eGR]  M2  (2V)          2610  1179 
[03/23 18:10:48    119s] [NR-eGR]  M3  (3H)          2734   396 
[03/23 18:10:48    119s] [NR-eGR]  M4  (4V)          2158     0 
[03/23 18:10:48    119s] [NR-eGR]  M5  (5H)             0     0 
[03/23 18:10:48    119s] [NR-eGR]  M6  (6V)             0     0 
[03/23 18:10:48    119s] [NR-eGR]  MQ  (7H)             0     0 
[03/23 18:10:48    119s] [NR-eGR]  LM  (8V)             0     0 
[03/23 18:10:48    119s] [NR-eGR] ------------------------------
[03/23 18:10:48    119s] [NR-eGR]      Total         7502  2333 
[03/23 18:10:48    119s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:48    119s] [NR-eGR] Total half perimeter of net bounding box: 2857um
[03/23 18:10:48    119s] [NR-eGR] Total length: 7502um, number of vias: 2333
[03/23 18:10:48    119s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:48    119s] [NR-eGR] Total routed clock nets wire length: 7502um, number of vias: 2333
[03/23 18:10:48    119s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:48    119s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2714.75 MB )
[03/23 18:10:48    119s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.34 sec, Curr Mem: 2714.75 MB )
[03/23 18:10:48    119s] (I)      ======================================== Runtime Summary ========================================
[03/23 18:10:48    119s] (I)       Step                                              %       Start      Finish      Real       CPU 
[03/23 18:10:48    119s] (I)      -------------------------------------------------------------------------------------------------
[03/23 18:10:48    119s] (I)       Early Global Route kernel                   100.00%  135.96 sec  136.30 sec  0.34 sec  0.40 sec 
[03/23 18:10:48    119s] (I)       +-Import and model                            9.78%  135.97 sec  136.00 sec  0.03 sec  0.03 sec 
[03/23 18:10:48    119s] (I)       | +-Create place DB                           2.20%  135.97 sec  135.98 sec  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)       | | +-Import place data                       2.16%  135.97 sec  135.98 sec  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)       | | | +-Read instances and placement          0.85%  135.97 sec  135.97 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Read nets                             1.21%  135.97 sec  135.98 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | +-Create route DB                           5.23%  135.98 sec  135.99 sec  0.02 sec  0.02 sec 
[03/23 18:10:48    119s] (I)       | | +-Import route data (6T)                  4.17%  135.98 sec  135.99 sec  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.87%  135.98 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Read routing blockages              0.00%  135.98 sec  135.98 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Read instance blockages             0.19%  135.98 sec  135.98 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Read PG blockages                   0.23%  135.98 sec  135.98 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Read clock blockages                0.02%  135.98 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Read other blockages                0.02%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Read halo blockages                 0.01%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Read boundary cut boxes             0.00%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Read blackboxes                       0.02%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Read prerouted                        0.23%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Read unlegalized nets                 0.09%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Read nets                             0.05%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Set up via pillars                    0.00%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Initialize 3D grid graph              0.09%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Model blockage capacity               0.78%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Initialize 3D capacity              0.66%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Move terms for access (6T)            0.49%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | +-Read aux data                             0.01%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | +-Others data preparation                   0.04%  135.99 sec  135.99 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | +-Create route kernel                       1.95%  135.99 sec  136.00 sec  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)       +-Global Routing                             78.48%  136.00 sec  136.27 sec  0.27 sec  0.31 sec 
[03/23 18:10:48    119s] (I)       | +-Initialization                            0.04%  136.00 sec  136.00 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | +-Net group 1                              32.70%  136.00 sec  136.11 sec  0.11 sec  0.13 sec 
[03/23 18:10:48    119s] (I)       | | +-Generate topology (6T)                  0.85%  136.00 sec  136.01 sec  0.00 sec  0.01 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1a                                1.42%  136.01 sec  136.01 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Pattern routing (6T)                  0.71%  136.01 sec  136.01 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.23%  136.01 sec  136.01 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1b                                0.88%  136.01 sec  136.01 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Monotonic routing (6T)                0.70%  136.01 sec  136.01 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1c                                0.50%  136.02 sec  136.02 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Two level Routing                     0.43%  136.02 sec  136.02 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  136.02 sec  136.02 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  136.02 sec  136.02 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1d                               15.52%  136.02 sec  136.07 sec  0.05 sec  0.07 sec 
[03/23 18:10:48    119s] (I)       | | | +-Detoured routing (6T)                15.44%  136.02 sec  136.07 sec  0.05 sec  0.07 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1e                                0.30%  136.07 sec  136.07 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Route legalization                    0.20%  136.07 sec  136.07 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Legalize Blockage Violations        0.15%  136.07 sec  136.07 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1f                               10.16%  136.07 sec  136.11 sec  0.03 sec  0.03 sec 
[03/23 18:10:48    119s] (I)       | | | +-Congestion clean                     10.06%  136.07 sec  136.11 sec  0.03 sec  0.03 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1g                                0.90%  136.11 sec  136.11 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Post Routing                          0.83%  136.11 sec  136.11 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1h                                0.10%  136.11 sec  136.11 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Post Routing                          0.04%  136.11 sec  136.11 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Layer assignment (6T)                   0.94%  136.11 sec  136.11 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | +-Net group 2                              44.97%  136.11 sec  136.27 sec  0.15 sec  0.18 sec 
[03/23 18:10:48    119s] (I)       | | +-Generate topology (6T)                  0.46%  136.11 sec  136.12 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1a                                0.87%  136.12 sec  136.12 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Pattern routing (6T)                  0.54%  136.12 sec  136.12 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.12%  136.12 sec  136.12 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Add via demand to 2D                  0.02%  136.12 sec  136.12 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1b                                0.71%  136.12 sec  136.12 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Monotonic routing (6T)                0.54%  136.12 sec  136.12 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1c                                0.49%  136.12 sec  136.13 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Two level Routing                     0.43%  136.12 sec  136.13 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Two Level Routing (Regular)         0.14%  136.12 sec  136.12 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Two Level Routing (Strong)          0.14%  136.12 sec  136.13 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1d                               22.21%  136.13 sec  136.20 sec  0.08 sec  0.10 sec 
[03/23 18:10:48    119s] (I)       | | | +-Detoured routing (6T)                22.12%  136.13 sec  136.20 sec  0.08 sec  0.10 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1e                                0.33%  136.20 sec  136.20 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Route legalization                    0.23%  136.20 sec  136.20 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | | +-Legalize Blockage Violations        0.19%  136.20 sec  136.20 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1f                               13.21%  136.20 sec  136.25 sec  0.05 sec  0.04 sec 
[03/23 18:10:48    119s] (I)       | | | +-Congestion clean                     13.12%  136.20 sec  136.25 sec  0.04 sec  0.04 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1g                                1.02%  136.25 sec  136.25 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Post Routing                          0.95%  136.25 sec  136.25 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Phase 1h                                0.84%  136.25 sec  136.26 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | | +-Post Routing                          0.77%  136.25 sec  136.26 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Layer assignment (6T)                   2.87%  136.26 sec  136.27 sec  0.01 sec  0.02 sec 
[03/23 18:10:48    119s] (I)       +-Export 3D cong map                          0.53%  136.27 sec  136.27 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | +-Export 2D cong map                        0.18%  136.27 sec  136.27 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       +-Extract Global 3D Wires                     0.01%  136.27 sec  136.27 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       +-Track Assignment (6T)                       1.35%  136.27 sec  136.28 sec  0.00 sec  0.01 sec 
[03/23 18:10:48    119s] (I)       | +-Initialization                            0.02%  136.27 sec  136.27 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | +-Track Assignment Kernel                   1.20%  136.27 sec  136.28 sec  0.00 sec  0.01 sec 
[03/23 18:10:48    119s] (I)       | +-Free Memory                               0.00%  136.28 sec  136.28 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       +-Export                                      6.59%  136.28 sec  136.30 sec  0.02 sec  0.03 sec 
[03/23 18:10:48    119s] (I)       | +-Export DB wires                           1.06%  136.28 sec  136.28 sec  0.00 sec  0.01 sec 
[03/23 18:10:48    119s] (I)       | | +-Export all nets (6T)                    0.59%  136.28 sec  136.28 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | | +-Set wire vias (6T)                      0.37%  136.28 sec  136.28 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       | +-Report wirelength                         4.22%  136.28 sec  136.30 sec  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)       | +-Update net boxes                          1.09%  136.30 sec  136.30 sec  0.00 sec  0.01 sec 
[03/23 18:10:48    119s] (I)       | +-Update timing                             0.00%  136.30 sec  136.30 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)       +-Postprocess design                          0.31%  136.30 sec  136.30 sec  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)      ======================= Summary by functions ========================
[03/23 18:10:48    119s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 18:10:48    119s] (I)      ---------------------------------------------------------------------
[03/23 18:10:48    119s] (I)        0  Early Global Route kernel           100.00%  0.34 sec  0.40 sec 
[03/23 18:10:48    119s] (I)        1  Global Routing                       78.48%  0.27 sec  0.31 sec 
[03/23 18:10:48    119s] (I)        1  Import and model                      9.78%  0.03 sec  0.03 sec 
[03/23 18:10:48    119s] (I)        1  Export                                6.59%  0.02 sec  0.03 sec 
[03/23 18:10:48    119s] (I)        1  Track Assignment (6T)                 1.35%  0.00 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        1  Export 3D cong map                    0.53%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        1  Postprocess design                    0.31%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        2  Net group 2                          44.97%  0.15 sec  0.18 sec 
[03/23 18:10:48    119s] (I)        2  Net group 1                          32.70%  0.11 sec  0.13 sec 
[03/23 18:10:48    119s] (I)        2  Create route DB                       5.23%  0.02 sec  0.02 sec 
[03/23 18:10:48    119s] (I)        2  Report wirelength                     4.22%  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        2  Create place DB                       2.20%  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        2  Create route kernel                   1.95%  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        2  Track Assignment Kernel               1.20%  0.00 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        2  Update net boxes                      1.09%  0.00 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        2  Export DB wires                       1.06%  0.00 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        2  Export 2D cong map                    0.18%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        2  Initialization                        0.05%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        2  Others data preparation               0.04%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        3  Phase 1d                             37.74%  0.13 sec  0.16 sec 
[03/23 18:10:48    119s] (I)        3  Phase 1f                             23.37%  0.08 sec  0.08 sec 
[03/23 18:10:48    119s] (I)        3  Import route data (6T)                4.17%  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        3  Layer assignment (6T)                 3.80%  0.01 sec  0.02 sec 
[03/23 18:10:48    119s] (I)        3  Phase 1a                              2.29%  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        3  Import place data                     2.16%  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        3  Phase 1g                              1.92%  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        3  Phase 1b                              1.59%  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        3  Generate topology (6T)                1.31%  0.00 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        3  Phase 1c                              0.99%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        3  Phase 1h                              0.95%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        3  Phase 1e                              0.64%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        3  Export all nets (6T)                  0.59%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        3  Set wire vias (6T)                    0.37%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Detoured routing (6T)                37.55%  0.13 sec  0.16 sec 
[03/23 18:10:48    119s] (I)        4  Congestion clean                     23.18%  0.08 sec  0.08 sec 
[03/23 18:10:48    119s] (I)        4  Post Routing                          2.58%  0.01 sec  0.01 sec 
[03/23 18:10:48    119s] (I)        4  Read nets                             1.26%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Pattern routing (6T)                  1.25%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Monotonic routing (6T)                1.24%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Read blockages ( Layer 2-4 )          0.87%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Two level Routing                     0.86%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Read instances and placement          0.85%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Model blockage capacity               0.78%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Move terms for access (6T)            0.49%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Route legalization                    0.43%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Pattern Routing Avoiding Blockages    0.35%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Read prerouted                        0.23%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Initialize 3D grid graph              0.09%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Read unlegalized nets                 0.09%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Add via demand to 2D                  0.02%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        5  Initialize 3D capacity                0.66%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        5  Legalize Blockage Violations          0.33%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        5  Two Level Routing (Strong)            0.29%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        5  Two Level Routing (Regular)           0.27%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        5  Read PG blockages                     0.23%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        5  Read instance blockages               0.19%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 18:10:48    119s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:10:48    119s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:10:48    119s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.4)
[03/23 18:10:48    119s]     Routing using eGR in eGR->NR Step done.
[03/23 18:10:48    119s]     Routing using NR in eGR->NR Step...
[03/23 18:10:48    119s] 
[03/23 18:10:48    119s] CCOPT: Preparing to route 22 clock nets with NanoRoute.
[03/23 18:10:48    119s]   All net are default rule.
[03/23 18:10:48    119s]   Preferred NanoRoute mode settings: Current
[03/23 18:10:48    119s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 18:10:48    119s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 18:10:48    119s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 18:10:48    119s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 18:10:48    119s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/23 18:10:48    119s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[03/23 18:10:48    119s] To increase the message display limit, refer to the product command reference manual.
[03/23 18:10:48    119s]       Clock detailed routing...
[03/23 18:10:48    119s]         NanoRoute...
[03/23 18:10:48    119s] % Begin globalDetailRoute (date=03/23 18:10:48, mem=1973.6M)
[03/23 18:10:48    119s] 
[03/23 18:10:48    119s] globalDetailRoute
[03/23 18:10:48    119s] 
[03/23 18:10:48    119s] #Start globalDetailRoute on Thu Mar 23 18:10:48 2023
[03/23 18:10:48    119s] #
[03/23 18:10:48    119s] ### Time Record (globalDetailRoute) is installed.
[03/23 18:10:48    119s] ### Time Record (Pre Callback) is installed.
[03/23 18:10:48    119s] ### Time Record (Pre Callback) is uninstalled.
[03/23 18:10:48    119s] ### Time Record (DB Import) is installed.
[03/23 18:10:48    119s] ### Time Record (Timing Data Generation) is installed.
[03/23 18:10:48    119s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 18:10:48    119s] ### Net info: total nets: 5622
[03/23 18:10:48    119s] ### Net info: dirty nets: 0
[03/23 18:10:48    119s] ### Net info: marked as disconnected nets: 0
[03/23 18:10:48    119s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=22)
[03/23 18:10:48    119s] #num needed restored net=0
[03/23 18:10:48    119s] #need_extraction net=0 (total=5622)
[03/23 18:10:48    119s] ### Net info: fully routed nets: 22
[03/23 18:10:48    119s] ### Net info: trivial (< 2 pins) nets: 2941
[03/23 18:10:48    119s] ### Net info: unrouted nets: 2659
[03/23 18:10:48    119s] ### Net info: re-extraction nets: 0
[03/23 18:10:48    119s] ### Net info: selected nets: 22
[03/23 18:10:48    119s] ### Net info: ignored nets: 0
[03/23 18:10:48    119s] ### Net info: skip routing nets: 0
[03/23 18:10:48    119s] ### import design signature (18): route=879483120 fixed_route=1202777109 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1301055587 dirty_area=0 del_dirty_area=0 cell=736485918 placement=1227846711 pin_access=1 inst_pattern=1
[03/23 18:10:48    119s] ### Time Record (DB Import) is uninstalled.
[03/23 18:10:48    119s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 18:10:48    119s] #
[03/23 18:10:48    119s] #Wire/Via statistics before line assignment ...
[03/23 18:10:48    119s] #Total number of nets with non-default rule or having extra spacing = 22
[03/23 18:10:48    119s] #Total wire length = 7502 um.
[03/23 18:10:48    119s] #Total half perimeter of net bounding box = 2896 um.
[03/23 18:10:48    119s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:10:48    119s] #Total wire length on LAYER M2 = 2610 um.
[03/23 18:10:48    119s] #Total wire length on LAYER M3 = 2734 um.
[03/23 18:10:48    119s] #Total wire length on LAYER M4 = 2158 um.
[03/23 18:10:48    119s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:10:48    119s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:10:48    119s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:10:48    119s] #Total wire length on LAYER LM = 0 um.
[03/23 18:10:48    119s] #Total number of vias = 2333
[03/23 18:10:48    119s] #Up-Via Summary (total 2333):
[03/23 18:10:48    119s] #           
[03/23 18:10:48    119s] #-----------------------
[03/23 18:10:48    119s] # M1                758
[03/23 18:10:48    119s] # M2               1179
[03/23 18:10:48    119s] # M3                396
[03/23 18:10:48    119s] #-----------------------
[03/23 18:10:48    119s] #                  2333 
[03/23 18:10:48    119s] #
[03/23 18:10:48    119s] ### Time Record (Data Preparation) is installed.
[03/23 18:10:48    119s] #Start routing data preparation on Thu Mar 23 18:10:48 2023
[03/23 18:10:48    119s] #
[03/23 18:10:48    119s] #Minimum voltage of a net in the design = 0.000.
[03/23 18:10:48    119s] #Maximum voltage of a net in the design = 1.200.
[03/23 18:10:48    119s] #Voltage range [0.000 - 1.200] has 5620 nets.
[03/23 18:10:48    119s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 18:10:48    119s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 18:10:48    119s] #Build and mark too close pins for the same net.
[03/23 18:10:48    119s] ### Time Record (Cell Pin Access) is installed.
[03/23 18:10:48    119s] #Initial pin access analysis.
[03/23 18:10:48    120s] #Detail pin access analysis.
[03/23 18:10:48    120s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 18:10:48    120s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 18:10:48    120s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:10:48    120s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:10:48    120s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:10:48    120s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:10:48    120s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:10:48    120s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 18:10:48    120s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 18:10:48    120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1986.11 (MB), peak = 2266.44 (MB)
[03/23 18:10:48    120s] #Regenerating Ggrids automatically.
[03/23 18:10:48    120s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.4000.
[03/23 18:10:48    120s] #Using automatically generated G-grids.
[03/23 18:10:48    120s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 18:10:48    120s] #Done routing data preparation.
[03/23 18:10:48    120s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1988.15 (MB), peak = 2266.44 (MB)
[03/23 18:10:48    120s] ### Time Record (Data Preparation) is uninstalled.
[03/23 18:10:48    120s] #Data initialization: cpu:00:00:01, real:00:00:00, mem:1.9 GB, peak:2.2 GB --3.70 [6]--
[03/23 18:10:48    120s] 
[03/23 18:10:48    120s] Trim Metal Layers:
[03/23 18:10:48    120s] LayerId::1 widthSet size::1
[03/23 18:10:48    120s] LayerId::2 widthSet size::1
[03/23 18:10:48    120s] LayerId::3 widthSet size::1
[03/23 18:10:48    120s] LayerId::4 widthSet size::1
[03/23 18:10:48    120s] LayerId::5 widthSet size::1
[03/23 18:10:48    120s] LayerId::6 widthSet size::1
[03/23 18:10:48    120s] LayerId::7 widthSet size::1
[03/23 18:10:48    120s] LayerId::8 widthSet size::1
[03/23 18:10:48    120s] Updating RC grid for preRoute extraction ...
[03/23 18:10:48    120s] eee: pegSigSF::1.070000
[03/23 18:10:48    120s] Initializing multi-corner resistance tables ...
[03/23 18:10:48    120s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:10:48    120s] eee: l::2 avDens::0.001286 usedTrk::1.388889 availTrk::1080.000000 sigTrk::1.388889
[03/23 18:10:48    120s] eee: l::3 avDens::0.002212 usedTrk::16.719445 availTrk::7560.000000 sigTrk::16.719445
[03/23 18:10:48    120s] eee: l::4 avDens::0.002471 usedTrk::18.677778 availTrk::7560.000000 sigTrk::18.677778
[03/23 18:10:48    120s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:48    120s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:48    120s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:48    120s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:48    120s] {RT rc-typ 0 4 4 0}
[03/23 18:10:48    120s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.837300 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 18:10:48    120s] #Successfully loaded pre-route RC model
[03/23 18:10:48    120s] #Enabled timing driven Line Assignment.
[03/23 18:10:48    120s] ### Time Record (Line Assignment) is installed.
[03/23 18:10:48    120s] #
[03/23 18:10:48    120s] #Begin Line Assignment ...
[03/23 18:10:48    120s] #
[03/23 18:10:48    120s] #Begin build data ...
[03/23 18:10:48    120s] #
[03/23 18:10:48    120s] #Distribution of nets:
[03/23 18:10:48    120s] #     1412 ( 2         pin),    737 ( 3         pin),    182 ( 4         pin),
[03/23 18:10:48    120s] #       63 ( 5         pin),     23 ( 6         pin),     41 ( 7         pin),
[03/23 18:10:48    120s] #        9 ( 8         pin),     33 ( 9         pin),    165 (10-19      pin),
[03/23 18:10:48    120s] #        1 (20-29      pin),      5 (30-39      pin),      2 (40-49      pin),
[03/23 18:10:48    120s] #        8 (50-59      pin),      0 (>=2000     pin).
[03/23 18:10:48    120s] #Total: 5622 nets, 2681 non-trivial nets, 22 fully global routed, 22 clocks,
[03/23 18:10:48    120s] #       22 nets have extra space, 22 nets have layer range, 22 nets have weight,
[03/23 18:10:48    120s] #       22 nets have avoid detour, 22 nets have priority.
[03/23 18:10:48    120s] #
[03/23 18:10:48    120s] #Nets in 1 layer range:
[03/23 18:10:48    120s] #   (3 M3, ----) :       22 ( 0.8%)
[03/23 18:10:48    120s] #
[03/23 18:10:48    120s] #22 nets selected.
[03/23 18:10:48    120s] #
[03/23 18:10:48    120s] #End build data: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --2.20 [6]--
[03/23 18:10:48    120s] ### 
[03/23 18:10:48    120s] ### Net length summary before Line Assignment:
[03/23 18:10:48    120s] ### Layer   H-Len   V-Len         Total       #Up-Via
[03/23 18:10:48    120s] ### -------------------------------------------------
[03/23 18:10:48    120s] ###  1 M1       0       0       0(  0%)     758( 32%)
[03/23 18:10:48    120s] ###  2 M2       0    2609    2609( 35%)    1179( 51%)
[03/23 18:10:48    120s] ###  3 M3    2734       0    2734( 36%)     396( 17%)
[03/23 18:10:48    120s] ###  4 M4       0    2158    2158( 29%)       0(  0%)
[03/23 18:10:48    120s] ###  5 M5       0       0       0(  0%)       0(  0%)
[03/23 18:10:48    120s] ###  6 M6       0       0       0(  0%)       0(  0%)
[03/23 18:10:48    120s] ###  7 MQ       0       0       0(  0%)       0(  0%)
[03/23 18:10:48    120s] ###  8 LM       0       0       0(  0%)       0(  0%)
[03/23 18:10:48    120s] ### -------------------------------------------------
[03/23 18:10:48    120s] ###          2734    4767    7501          2333      
[03/23 18:10:49    121s] ### 
[03/23 18:10:49    121s] ### Top 20 overlap violations ...
[03/23 18:10:49    121s] ###   Net: CTS_7
[03/23 18:10:49    121s] ###     M4: (49.9000, 21.8010, 50.1000, 24.1990), length: 2.3980, total: 4.7960
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: CTS_5
[03/23 18:10:49    121s] ###     M3: (21.8010, 161.5000, 24.1990, 161.7000), length: 2.3980, total: 9.5920
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: CTS_1
[03/23 18:10:49    121s] ###     M3: (21.8010, 257.5000, 24.1990, 257.7000), length: 2.3980, total: 9.5920
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: CTS_4
[03/23 18:10:49    121s] ###     M3: (21.8010, 116.3000, 24.1990, 116.5000), length: 2.3980, total: 7.1940
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: CTS_7
[03/23 18:10:49    121s] ###     M3: (21.8010, 21.1000, 24.1990, 21.3000), length: 2.3980, total: 9.5920
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: buff_mult_arr0/CTS_9
[03/23 18:10:49    121s] ###     M3: (21.8010, 274.7000, 24.1990, 274.9000), length: 2.3980, total: 4.7960
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: buff_mult_arr0/CTS_4
[03/23 18:10:49    121s] ###     M3: (21.8010, 358.3000, 24.1990, 358.5000), length: 2.3980, total: 4.7960
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: CTS_5
[03/23 18:10:49    121s] ###     M3: (21.8010, 145.1000, 24.1990, 145.3000), length: 2.3980, total: 2.3980
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: buff_mult_arr0/CTS_9
[03/23 18:10:49    121s] ###     M3: (21.8010, 307.9000, 24.1990, 308.1000), length: 2.3980, total: 2.3980
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: buff_mult_arr0/CTS_4
[03/23 18:10:49    121s] ###     M3: (21.8010, 325.1000, 24.1990, 325.3000), length: 2.3980, total: 2.3980
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: buff_mult_arr0/CTS_4
[03/23 18:10:49    121s] ###     M3: (21.8010, 408.7000, 24.1990, 408.9000), length: 2.3980, total: 4.5960
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: buff_mult_arr0/CTS_4
[03/23 18:10:49    121s] ###     M3: (21.8010, 397.1000, 24.1990, 397.3000), length: 2.3980, total: 2.3980
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: CTS_7
[03/23 18:10:49    121s] ###     M4: (49.9000, 25.8010, 50.1000, 28.1990), length: 2.3980, total: 4.7960
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: CTS_5
[03/23 18:10:49    121s] ###     M3: (25.8010, 161.5000, 28.1990, 161.7000), length: 2.3980, total: 9.5920
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: CTS_1
[03/23 18:10:49    121s] ###     M3: (25.8010, 257.5000, 28.1990, 257.7000), length: 2.3980, total: 9.5920
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: CTS_4
[03/23 18:10:49    121s] ###     M3: (25.8010, 116.3000, 28.1990, 116.5000), length: 2.3980, total: 7.1940
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: CTS_7
[03/23 18:10:49    121s] ###     M3: (25.8010, 21.1000, 28.1990, 21.3000), length: 2.3980, total: 9.5920
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: buff_mult_arr0/CTS_4
[03/23 18:10:49    121s] ###     M3: (25.8010, 321.5000, 28.1990, 321.7000), length: 2.3980, total: 7.1940
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: buff_mult_arr0/CTS_9
[03/23 18:10:49    121s] ###     M3: (25.8010, 274.7000, 28.1990, 274.9000), length: 2.3980, total: 4.7960
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ###   Net: buff_mult_arr0/CTS_4
[03/23 18:10:49    121s] ###     M3: (25.8010, 358.3000, 28.1990, 358.5000), length: 2.3980, total: 4.7960
[03/23 18:10:49    121s] ###       power rail
[03/23 18:10:49    121s] ### 
[03/23 18:10:49    121s] ### Net length and overlap summary after Line Assignment:
[03/23 18:10:49    121s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[03/23 18:10:49    121s] ### --------------------------------------------------------------------------
[03/23 18:10:49    121s] ###  1 M1       0       0       0(  0%)     758( 38%)    0(  0%)     0(  0.0%)
[03/23 18:10:49    121s] ###  2 M2       0    3616    3616( 48%)    1022( 51%)   23(  8%)    23(  1.6%)
[03/23 18:10:49    121s] ###  3 M3    2581       0    2581( 34%)     230( 11%)  234( 77%)  1228( 87.3%)
[03/23 18:10:49    121s] ###  4 M4       0    1314    1314( 17%)       0(  0%)   45( 15%)   155( 11.1%)
[03/23 18:10:49    121s] ###  5 M5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 18:10:49    121s] ###  6 M6       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 18:10:49    121s] ###  7 MQ       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 18:10:49    121s] ###  8 LM       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 18:10:49    121s] ### --------------------------------------------------------------------------
[03/23 18:10:49    121s] ###          2581    4931    7513          2010        302        1406        
[03/23 18:10:49    121s] #
[03/23 18:10:49    121s] #Line Assignment statistics:
[03/23 18:10:49    121s] #Cpu time = 00:00:01
[03/23 18:10:49    121s] #Elapsed time = 00:00:00
[03/23 18:10:49    121s] #Increased memory = 4.57 (MB)
[03/23 18:10:49    121s] #Total memory = 2002.60 (MB)
[03/23 18:10:49    121s] #Peak memory = 2266.44 (MB)
[03/23 18:10:49    121s] #End Line Assignment: cpu:00:00:01, real:00:00:00, mem:2.0 GB, peak:2.2 GB --2.16 [6]--
[03/23 18:10:49    121s] #
[03/23 18:10:49    121s] #Begin assignment summary ...
[03/23 18:10:49    121s] #
[03/23 18:10:49    121s] #  Total number of segments             = 1299
[03/23 18:10:49    121s] #  Total number of overlap segments     =  244 ( 18.8%)
[03/23 18:10:49    121s] #  Total number of assigned segments    =  602 ( 46.3%)
[03/23 18:10:49    121s] #  Total number of shifted segments     =   40 (  3.1%)
[03/23 18:10:49    121s] #  Average movement of shifted segments =    8.72 tracks
[03/23 18:10:49    121s] #
[03/23 18:10:49    121s] #  Total number of overlaps             =  302
[03/23 18:10:49    121s] #  Total length of overlaps             = 1406 um
[03/23 18:10:49    121s] #
[03/23 18:10:49    121s] #End assignment summary.
[03/23 18:10:49    121s] ### Time Record (Line Assignment) is uninstalled.
[03/23 18:10:49    121s] #
[03/23 18:10:49    121s] #Wire/Via statistics after line assignment ...
[03/23 18:10:49    121s] #Total number of nets with non-default rule or having extra spacing = 22
[03/23 18:10:49    121s] #Total wire length = 7513 um.
[03/23 18:10:49    121s] #Total half perimeter of net bounding box = 2896 um.
[03/23 18:10:49    121s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:10:49    121s] #Total wire length on LAYER M2 = 3617 um.
[03/23 18:10:49    121s] #Total wire length on LAYER M3 = 2582 um.
[03/23 18:10:49    121s] #Total wire length on LAYER M4 = 1314 um.
[03/23 18:10:49    121s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:10:49    121s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:10:49    121s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:10:49    121s] #Total wire length on LAYER LM = 0 um.
[03/23 18:10:49    121s] #Total number of vias = 2010
[03/23 18:10:49    121s] #Up-Via Summary (total 2010):
[03/23 18:10:49    121s] #           
[03/23 18:10:49    121s] #-----------------------
[03/23 18:10:49    121s] # M1                758
[03/23 18:10:49    121s] # M2               1022
[03/23 18:10:49    121s] # M3                230
[03/23 18:10:49    121s] #-----------------------
[03/23 18:10:49    121s] #                  2010 
[03/23 18:10:49    121s] #
[03/23 18:10:49    121s] #Routing data preparation, pin analysis, line assignment statistics:
[03/23 18:10:49    121s] #Cpu time = 00:00:02
[03/23 18:10:49    121s] #Elapsed time = 00:00:01
[03/23 18:10:49    121s] #Increased memory = 11.47 (MB)
[03/23 18:10:49    121s] #Total memory = 1990.09 (MB)
[03/23 18:10:49    121s] #Peak memory = 2266.44 (MB)
[03/23 18:10:49    121s] #RTESIG:78da95933f4fc33010c599f91427b7439068c95dfed81e5890580155c05a99c48d22121b
[03/23 18:10:49    121s] #       c50ea8df1e1758a822a7f576f64f77ef3ddb8be5ebfd0618e11af395c3546e111e364469
[03/23 18:10:49    121s] #       49628525c91bc26d387ab963978be5e3d3330103e55cdb986d6f6b7d5b75b67a07dff6ad
[03/23 18:10:49    121s] #       697e779041e2fc10ea6b189d1ec069ef4375f5d780831f460dc99bb5dd248139c24e752e
[03/23 18:10:49    121s] #       c6505602a590b4c6eb460fd38c2cfff7a9f746f56d05b5dea9b1f3477896e573ca0a9102
[03/23 18:10:49    121s] #       f3f6c376b6d9436783e5af76d071c352ca593b8847b1c4a5e221a2b3f0f3ba8b2cd80c7c
[03/23 18:10:49    121s] #       30a6cdd84f4ba6230d534cc133205af3f4b020d97556f969927301ec27a6e8502e4ac022
[03/23 18:10:49    121s] #       7eefc82502cd30a208f33eb3f8d5a108e398f3cad46aa8a3c284e0c08c3551f984389b19
[03/23 18:10:49    121s] #       6199433ef3b291d3fc17415e9c0089fc1488c7a08b6f017252df
[03/23 18:10:49    121s] #
[03/23 18:10:49    121s] #Skip comparing routing design signature in db-snapshot flow
[03/23 18:10:49    121s] #Using multithreading with 6 threads.
[03/23 18:10:49    121s] ### Time Record (Detail Routing) is installed.
[03/23 18:10:49    121s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 18:10:49    121s] #
[03/23 18:10:49    121s] #Start Detail Routing..
[03/23 18:10:49    121s] #start initial detail routing ...
[03/23 18:10:49    121s] ### Design has 24 dirty nets
[03/23 18:10:50    125s] ### Routing stats: routing = 83.13% drc-check-only = 3.94%
[03/23 18:10:50    125s] #   number of violations = 1
[03/23 18:10:50    125s] #
[03/23 18:10:50    125s] #    By Layer and Type :
[03/23 18:10:50    125s] #	          Short   Totals
[03/23 18:10:50    125s] #	M1            0        0
[03/23 18:10:50    125s] #	M2            1        1
[03/23 18:10:50    125s] #	Totals        1        1
[03/23 18:10:50    125s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1993.98 (MB), peak = 2266.44 (MB)
[03/23 18:10:50    125s] #start 1st optimization iteration ...
[03/23 18:10:50    125s] ### Routing stats: routing = 83.13% drc-check-only = 3.94%
[03/23 18:10:50    125s] #   number of violations = 0
[03/23 18:10:50    125s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1989.54 (MB), peak = 2266.44 (MB)
[03/23 18:10:50    125s] #Complete Detail Routing.
[03/23 18:10:50    125s] #Total number of nets with non-default rule or having extra spacing = 22
[03/23 18:10:50    125s] #Total wire length = 7220 um.
[03/23 18:10:50    125s] #Total half perimeter of net bounding box = 2896 um.
[03/23 18:10:50    125s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:10:50    125s] #Total wire length on LAYER M2 = 3189 um.
[03/23 18:10:50    125s] #Total wire length on LAYER M3 = 2254 um.
[03/23 18:10:50    125s] #Total wire length on LAYER M4 = 1777 um.
[03/23 18:10:50    125s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:10:50    125s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:10:50    125s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:10:50    125s] #Total wire length on LAYER LM = 0 um.
[03/23 18:10:50    125s] #Total number of vias = 1998
[03/23 18:10:50    125s] #Total number of multi-cut vias = 5 (  0.3%)
[03/23 18:10:50    125s] #Total number of single cut vias = 1993 ( 99.7%)
[03/23 18:10:50    125s] #Up-Via Summary (total 1998):
[03/23 18:10:50    125s] #                   single-cut          multi-cut      Total
[03/23 18:10:50    125s] #-----------------------------------------------------------
[03/23 18:10:50    125s] # M1               757 ( 99.3%)         5 (  0.7%)        762
[03/23 18:10:50    125s] # M2               748 (100.0%)         0 (  0.0%)        748
[03/23 18:10:50    125s] # M3               488 (100.0%)         0 (  0.0%)        488
[03/23 18:10:50    125s] #-----------------------------------------------------------
[03/23 18:10:50    125s] #                 1993 ( 99.7%)         5 (  0.3%)       1998 
[03/23 18:10:50    125s] #
[03/23 18:10:50    125s] #Total number of DRC violations = 0
[03/23 18:10:50    125s] ### Time Record (Detail Routing) is uninstalled.
[03/23 18:10:50    125s] #Cpu time = 00:00:04
[03/23 18:10:50    125s] #Elapsed time = 00:00:01
[03/23 18:10:50    125s] #Increased memory = -0.55 (MB)
[03/23 18:10:50    125s] #Total memory = 1989.54 (MB)
[03/23 18:10:50    125s] #Peak memory = 2266.44 (MB)
[03/23 18:10:50    125s] #Skip updating routing design signature in db-snapshot flow
[03/23 18:10:50    125s] #detailRoute Statistics:
[03/23 18:10:50    125s] #Cpu time = 00:00:04
[03/23 18:10:50    125s] #Elapsed time = 00:00:01
[03/23 18:10:50    125s] #Increased memory = -0.55 (MB)
[03/23 18:10:50    125s] #Total memory = 1989.54 (MB)
[03/23 18:10:50    125s] #Peak memory = 2266.44 (MB)
[03/23 18:10:50    125s] ### Time Record (DB Export) is installed.
[03/23 18:10:50    125s] ### export design design signature (25): route=1246666596 fixed_route=1202777109 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1300104350 dirty_area=0 del_dirty_area=0 cell=736485918 placement=1227846711 pin_access=1783939203 inst_pattern=1
[03/23 18:10:50    125s] #	no debugging net set
[03/23 18:10:50    125s] ### Time Record (DB Export) is uninstalled.
[03/23 18:10:50    125s] ### Time Record (Post Callback) is installed.
[03/23 18:10:50    125s] ### Time Record (Post Callback) is uninstalled.
[03/23 18:10:50    125s] #
[03/23 18:10:50    125s] #globalDetailRoute statistics:
[03/23 18:10:50    125s] #Cpu time = 00:00:06
[03/23 18:10:50    125s] #Elapsed time = 00:00:02
[03/23 18:10:50    125s] #Increased memory = 26.75 (MB)
[03/23 18:10:50    125s] #Total memory = 2000.31 (MB)
[03/23 18:10:50    125s] #Peak memory = 2266.44 (MB)
[03/23 18:10:50    125s] #Number of warnings = 0
[03/23 18:10:50    125s] #Total number of warnings = 8
[03/23 18:10:50    125s] #Number of fails = 0
[03/23 18:10:50    125s] #Total number of fails = 0
[03/23 18:10:50    125s] #Complete globalDetailRoute on Thu Mar 23 18:10:50 2023
[03/23 18:10:50    125s] #
[03/23 18:10:50    125s] ### import design signature (26): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1783939203 inst_pattern=1
[03/23 18:10:50    125s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 18:10:50    125s] ### 
[03/23 18:10:50    125s] ###   Scalability Statistics
[03/23 18:10:50    125s] ### 
[03/23 18:10:50    125s] ### --------------------------------+----------------+----------------+----------------+
[03/23 18:10:50    125s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 18:10:50    125s] ### --------------------------------+----------------+----------------+----------------+
[03/23 18:10:50    125s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 18:10:50    125s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 18:10:50    125s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 18:10:50    125s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 18:10:50    125s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 18:10:50    125s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[03/23 18:10:50    125s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 18:10:50    125s] ###   Detail Routing                |        00:00:04|        00:00:01|             1.0|
[03/23 18:10:50    125s] ###   Line Assignment               |        00:00:01|        00:00:00|             1.0|
[03/23 18:10:50    125s] ###   Entire Command                |        00:00:06|        00:00:02|             3.5|
[03/23 18:10:50    125s] ### --------------------------------+----------------+----------------+----------------+
[03/23 18:10:50    125s] ### 
[03/23 18:10:50    125s] % End globalDetailRoute (date=03/23 18:10:50, total cpu=0:00:05.8, real=0:00:02.0, peak res=1994.3M, current mem=1994.3M)
[03/23 18:10:50    125s]         NanoRoute done. (took cpu=0:00:05.9 real=0:00:01.7)
[03/23 18:10:50    125s]       Clock detailed routing done.
[03/23 18:10:50    125s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 18:10:50    125s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 18:10:50    125s] Skipping check of guided vs. routed net lengths.
[03/23 18:10:50    125s] Set FIXED routing status on 22 net(s)
[03/23 18:10:50    125s] Set FIXED placed status on 21 instance(s)
[03/23 18:10:50    125s]       Route Remaining Unrouted Nets...
[03/23 18:10:50    125s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[03/23 18:10:50    125s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2740.6M, EPOCH TIME: 1679609450.244075
[03/23 18:10:50    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:50    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:50    125s] All LLGs are deleted
[03/23 18:10:50    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:50    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:50    125s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2740.6M, EPOCH TIME: 1679609450.244304
[03/23 18:10:50    125s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2740.6M, EPOCH TIME: 1679609450.244393
[03/23 18:10:50    125s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2740.6M, EPOCH TIME: 1679609450.244577
[03/23 18:10:50    125s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=2740.6M
[03/23 18:10:50    125s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=2740.6M
[03/23 18:10:50    125s] **WARN: (EMS-27):	Message (IMPPSP-1003) has exceeded the current message display limit of 20.
[03/23 18:10:50    125s] To increase the message display limit, refer to the product command reference manual.
[03/23 18:10:50    125s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2740.57 MB )
[03/23 18:10:50    125s] (I)      ================== Layers ==================
[03/23 18:10:50    125s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:50    125s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:10:50    125s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:50    125s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:10:50    125s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:10:50    125s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:10:50    125s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:10:50    125s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:10:50    125s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:10:50    125s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:10:50    125s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:10:50    125s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:10:50    125s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:10:50    125s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:10:50    125s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:10:50    125s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:10:50    125s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:10:50    125s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:10:50    125s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:10:50    125s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:50    125s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:10:50    125s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:50    125s] (I)      Started Import and model ( Curr Mem: 2740.57 MB )
[03/23 18:10:50    125s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:50    125s] (I)      == Non-default Options ==
[03/23 18:10:50    125s] (I)      Maximum routing layer                              : 4
[03/23 18:10:50    125s] (I)      Number of threads                                  : 6
[03/23 18:10:50    125s] (I)      Method to set GCell size                           : row
[03/23 18:10:50    125s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:10:50    125s] (I)      Use row-based GCell size
[03/23 18:10:50    125s] (I)      Use row-based GCell align
[03/23 18:10:50    125s] (I)      layer 0 area = 89000
[03/23 18:10:50    125s] (I)      layer 1 area = 120000
[03/23 18:10:50    125s] (I)      layer 2 area = 120000
[03/23 18:10:50    125s] (I)      layer 3 area = 120000
[03/23 18:10:50    125s] (I)      GCell unit size   : 3600
[03/23 18:10:50    125s] (I)      GCell multiplier  : 1
[03/23 18:10:50    125s] (I)      GCell row height  : 3600
[03/23 18:10:50    125s] (I)      Actual row height : 3600
[03/23 18:10:50    125s] (I)      GCell align ref   : 7000 7000
[03/23 18:10:50    125s] [NR-eGR] Track table information for default rule: 
[03/23 18:10:50    125s] [NR-eGR] M1 has single uniform track structure
[03/23 18:10:50    125s] [NR-eGR] M2 has single uniform track structure
[03/23 18:10:50    125s] [NR-eGR] M3 has single uniform track structure
[03/23 18:10:50    125s] [NR-eGR] M4 has single uniform track structure
[03/23 18:10:50    125s] [NR-eGR] M5 has single uniform track structure
[03/23 18:10:50    125s] [NR-eGR] M6 has single uniform track structure
[03/23 18:10:50    125s] [NR-eGR] MQ has single uniform track structure
[03/23 18:10:50    125s] [NR-eGR] LM has single uniform track structure
[03/23 18:10:50    125s] (I)      ============== Default via ===============
[03/23 18:10:50    125s] (I)      +---+------------------+-----------------+
[03/23 18:10:50    125s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:10:50    125s] (I)      +---+------------------+-----------------+
[03/23 18:10:50    125s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:10:50    125s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 18:10:50    125s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:10:50    125s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:10:50    125s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 18:10:50    125s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:10:50    125s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:10:50    125s] (I)      +---+------------------+-----------------+
[03/23 18:10:50    125s] [NR-eGR] Read 4418 PG shapes
[03/23 18:10:50    125s] [NR-eGR] Read 0 clock shapes
[03/23 18:10:50    125s] [NR-eGR] Read 0 other shapes
[03/23 18:10:50    125s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:10:50    125s] [NR-eGR] #Instance Blockages : 0
[03/23 18:10:50    125s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:10:50    125s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:10:50    125s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:10:50    125s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:10:50    125s] [NR-eGR] #Other Blockages    : 0
[03/23 18:10:50    125s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:10:50    125s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 2332
[03/23 18:10:50    125s] [NR-eGR] Read 2681 nets ( ignored 22 )
[03/23 18:10:50    125s] (I)      early_global_route_priority property id does not exist.
[03/23 18:10:50    125s] (I)      Read Num Blocks=4418  Num Prerouted Wires=2332  Num CS=0
[03/23 18:10:50    125s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 1200
[03/23 18:10:50    125s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 962
[03/23 18:10:50    125s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 170
[03/23 18:10:50    125s] (I)      Number of ignored nets                =     22
[03/23 18:10:50    125s] (I)      Number of connected nets              =      0
[03/23 18:10:50    125s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[03/23 18:10:50    125s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 18:10:50    125s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:10:50    125s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:10:50    125s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:10:50    125s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:10:50    125s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:10:50    125s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:10:50    125s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:10:50    125s] (I)      Ndr track 0 does not exist
[03/23 18:10:50    125s] (I)      Ndr track 0 does not exist
[03/23 18:10:50    125s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:10:50    125s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:10:50    125s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:10:50    125s] (I)      Site width          :   400  (dbu)
[03/23 18:10:50    125s] (I)      Row height          :  3600  (dbu)
[03/23 18:10:50    125s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:10:50    125s] (I)      GCell width         :  3600  (dbu)
[03/23 18:10:50    125s] (I)      GCell height        :  3600  (dbu)
[03/23 18:10:50    125s] (I)      Grid                :    55   138     4
[03/23 18:10:50    125s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:10:50    125s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:10:50    125s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:10:50    125s] (I)      Default wire width  :   160   200   200   200
[03/23 18:10:50    125s] (I)      Default wire space  :   160   200   200   200
[03/23 18:10:50    125s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:10:50    125s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:10:50    125s] (I)      First track coord   :   400   400   400   400
[03/23 18:10:50    125s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:10:50    125s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:10:50    125s] (I)      Num of masks        :     1     1     1     1
[03/23 18:10:50    125s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:10:50    125s] (I)      --------------------------------------------------------
[03/23 18:10:50    125s] 
[03/23 18:10:50    125s] [NR-eGR] ============ Routing rule table ============
[03/23 18:10:50    125s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 18:10:50    125s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 18:10:50    125s] (I)                    Layer    2    3    4 
[03/23 18:10:50    125s] (I)                    Pitch  800  800  800 
[03/23 18:10:50    125s] (I)             #Used tracks    2    2    2 
[03/23 18:10:50    125s] (I)       #Fully used tracks    1    1    1 
[03/23 18:10:50    125s] [NR-eGR] Rule id: 1  Nets: 2659
[03/23 18:10:50    125s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:10:50    125s] (I)                    Layer    2    3    4 
[03/23 18:10:50    125s] (I)                    Pitch  400  400  400 
[03/23 18:10:50    125s] (I)             #Used tracks    1    1    1 
[03/23 18:10:50    125s] (I)       #Fully used tracks    1    1    1 
[03/23 18:10:50    125s] [NR-eGR] ========================================
[03/23 18:10:50    125s] [NR-eGR] 
[03/23 18:10:50    125s] (I)      =============== Blocked Tracks ===============
[03/23 18:10:50    125s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:50    125s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:10:50    125s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:50    125s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:10:50    125s] (I)      |     2 |   68862 |    14435 |        20.96% |
[03/23 18:10:50    125s] (I)      |     3 |   68695 |    31015 |        45.15% |
[03/23 18:10:50    125s] (I)      |     4 |   68862 |    31392 |        45.59% |
[03/23 18:10:50    125s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:50    125s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2740.57 MB )
[03/23 18:10:50    125s] (I)      Reset routing kernel
[03/23 18:10:50    125s] (I)      Started Global Routing ( Curr Mem: 2740.57 MB )
[03/23 18:10:50    125s] (I)      totalPins=8743  totalGlobalPin=8404 (96.12%)
[03/23 18:10:50    125s] (I)      total 2D Cap : 157189 = (47233 H, 109956 V)
[03/23 18:10:50    125s] [NR-eGR] Layer group 1: route 2659 net(s) in layer range [2, 4]
[03/23 18:10:50    125s] (I)      
[03/23 18:10:50    125s] (I)      ============  Phase 1a Route ============
[03/23 18:10:50    125s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 71
[03/23 18:10:50    125s] (I)      Usage: 16328 = (6706 H, 9622 V) = (14.20% H, 8.75% V) = (2.414e+04um H, 3.464e+04um V)
[03/23 18:10:50    125s] (I)      
[03/23 18:10:50    125s] (I)      ============  Phase 1b Route ============
[03/23 18:10:50    125s] (I)      Usage: 16341 = (6710 H, 9631 V) = (14.21% H, 8.76% V) = (2.416e+04um H, 3.467e+04um V)
[03/23 18:10:50    125s] (I)      Overflow of layer group 1: 7.12% H + 0.03% V. EstWL: 5.882760e+04um
[03/23 18:10:50    125s] (I)      Congestion metric : 7.12%H 0.03%V, 7.15%HV
[03/23 18:10:50    125s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:10:50    125s] (I)      
[03/23 18:10:50    125s] (I)      ============  Phase 1c Route ============
[03/23 18:10:50    125s] (I)      Level2 Grid: 11 x 28
[03/23 18:10:50    125s] (I)      Usage: 16340 = (6710 H, 9630 V) = (14.21% H, 8.76% V) = (2.416e+04um H, 3.467e+04um V)
[03/23 18:10:50    125s] (I)      
[03/23 18:10:50    125s] (I)      ============  Phase 1d Route ============
[03/23 18:10:50    125s] (I)      Usage: 16340 = (6710 H, 9630 V) = (14.21% H, 8.76% V) = (2.416e+04um H, 3.467e+04um V)
[03/23 18:10:50    125s] (I)      
[03/23 18:10:50    125s] (I)      ============  Phase 1e Route ============
[03/23 18:10:50    125s] (I)      Usage: 16417 = (6710 H, 9707 V) = (14.21% H, 8.83% V) = (2.416e+04um H, 3.495e+04um V)
[03/23 18:10:50    125s] [NR-eGR] Early Global Route overflow of layer group 1: 6.96% H + 0.03% V. EstWL: 5.910120e+04um
[03/23 18:10:50    125s] (I)      
[03/23 18:10:50    125s] (I)      ============  Phase 1l Route ============
[03/23 18:10:50    125s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 18:10:50    125s] (I)      Layer  2:      63116     13160         9         369       67446    ( 0.54%) 
[03/23 18:10:50    125s] (I)      Layer  3:      48610      8731       312         918       66150    ( 1.37%) 
[03/23 18:10:50    125s] (I)      Layer  4:      50270      3384        19         468       67347    ( 0.69%) 
[03/23 18:10:50    125s] (I)      Total:        161996     25275       340        1755      200943    ( 0.87%) 
[03/23 18:10:50    125s] (I)      
[03/23 18:10:50    125s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:10:50    125s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/23 18:10:50    125s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/23 18:10:50    125s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[03/23 18:10:50    125s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/23 18:10:50    125s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:10:50    125s] [NR-eGR]      M2 ( 2)         7( 0.09%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[03/23 18:10:50    125s] [NR-eGR]      M3 ( 3)       167( 2.27%)        20( 0.27%)         4( 0.05%)         1( 0.01%)   ( 2.61%) 
[03/23 18:10:50    125s] [NR-eGR]      M4 ( 4)        18( 0.24%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[03/23 18:10:50    125s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/23 18:10:50    125s] [NR-eGR]        Total       192( 0.86%)        20( 0.09%)         4( 0.02%)         1( 0.00%)   ( 0.97%) 
[03/23 18:10:50    125s] [NR-eGR] 
[03/23 18:10:50    125s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 2740.57 MB )
[03/23 18:10:50    125s] (I)      total 2D Cap : 163480 = (49782 H, 113698 V)
[03/23 18:10:50    125s] [NR-eGR] Overflow after Early Global Route 2.57% H + 0.07% V
[03/23 18:10:50    125s] (I)      ============= Track Assignment ============
[03/23 18:10:50    125s] (I)      Started Track Assignment (6T) ( Curr Mem: 2740.57 MB )
[03/23 18:10:50    125s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 18:10:50    125s] (I)      Run Multi-thread track assignment
[03/23 18:10:50    125s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2740.57 MB )
[03/23 18:10:50    125s] (I)      Started Export ( Curr Mem: 2740.57 MB )
[03/23 18:10:50    125s] [NR-eGR]             Length (um)   Vias 
[03/23 18:10:50    125s] [NR-eGR] -------------------------------
[03/23 18:10:50    125s] [NR-eGR]  M1  (1H)             0   9438 
[03/23 18:10:50    125s] [NR-eGR]  M2  (2V)         31414  13602 
[03/23 18:10:50    125s] [NR-eGR]  M3  (3H)         28343   1142 
[03/23 18:10:50    125s] [NR-eGR]  M4  (4V)         10052      0 
[03/23 18:10:50    125s] [NR-eGR]  M5  (5H)             0      0 
[03/23 18:10:50    125s] [NR-eGR]  M6  (6V)             0      0 
[03/23 18:10:50    125s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 18:10:50    125s] [NR-eGR]  LM  (8V)             0      0 
[03/23 18:10:50    125s] [NR-eGR] -------------------------------
[03/23 18:10:50    125s] [NR-eGR]      Total        69810  24182 
[03/23 18:10:50    125s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:50    125s] [NR-eGR] Total half perimeter of net bounding box: 56182um
[03/23 18:10:50    125s] [NR-eGR] Total length: 69810um, number of vias: 24182
[03/23 18:10:50    125s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:50    125s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 18:10:50    125s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:50    125s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2740.57 MB )
[03/23 18:10:50    125s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.12 sec, Curr Mem: 2740.57 MB )
[03/23 18:10:50    125s] (I)      ======================================== Runtime Summary ========================================
[03/23 18:10:50    125s] (I)       Step                                              %       Start      Finish      Real       CPU 
[03/23 18:10:50    125s] (I)      -------------------------------------------------------------------------------------------------
[03/23 18:10:50    125s] (I)       Early Global Route kernel                   100.00%  138.14 sec  138.26 sec  0.12 sec  0.19 sec 
[03/23 18:10:50    125s] (I)       +-Import and model                           29.22%  138.15 sec  138.18 sec  0.03 sec  0.03 sec 
[03/23 18:10:50    125s] (I)       | +-Create place DB                           8.93%  138.15 sec  138.16 sec  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       | | +-Import place data                       8.78%  138.15 sec  138.16 sec  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       | | | +-Read instances and placement          2.73%  138.15 sec  138.15 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | +-Read nets                             5.73%  138.15 sec  138.16 sec  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       | +-Create route DB                          12.97%  138.16 sec  138.17 sec  0.02 sec  0.02 sec 
[03/23 18:10:50    125s] (I)       | | +-Import route data (6T)                 12.54%  138.16 sec  138.17 sec  0.02 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.69%  138.16 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | | +-Read routing blockages              0.00%  138.16 sec  138.16 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | | +-Read instance blockages             0.66%  138.16 sec  138.16 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | | +-Read PG blockages                   0.57%  138.16 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | | +-Read clock blockages                0.06%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | | +-Read other blockages                0.07%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | | +-Read halo blockages                 0.03%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | | +-Read boundary cut boxes             0.00%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | +-Read blackboxes                       0.04%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | +-Read prerouted                        0.84%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | +-Read unlegalized nets                 0.24%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | +-Read nets                             0.84%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | +-Set up via pillars                    0.02%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | +-Initialize 3D grid graph              0.02%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | +-Model blockage capacity               2.03%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | | +-Initialize 3D capacity              1.82%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | +-Read aux data                             0.00%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | +-Others data preparation                   0.15%  138.17 sec  138.17 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | +-Create route kernel                       6.11%  138.17 sec  138.18 sec  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       +-Global Routing                             36.92%  138.18 sec  138.23 sec  0.04 sec  0.07 sec 
[03/23 18:10:50    125s] (I)       | +-Initialization                            0.72%  138.18 sec  138.18 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | +-Net group 1                              32.67%  138.18 sec  138.22 sec  0.04 sec  0.07 sec 
[03/23 18:10:50    125s] (I)       | | +-Generate topology (6T)                  1.45%  138.18 sec  138.19 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | +-Phase 1a                                6.03%  138.19 sec  138.19 sec  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       | | | +-Pattern routing (6T)                  4.44%  138.19 sec  138.19 sec  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.64%  138.19 sec  138.19 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | +-Add via demand to 2D                  0.45%  138.19 sec  138.19 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | +-Phase 1b                                2.82%  138.19 sec  138.20 sec  0.00 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       | | | +-Monotonic routing (6T)                2.50%  138.19 sec  138.20 sec  0.00 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       | | +-Phase 1c                                2.56%  138.20 sec  138.20 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | +-Two level Routing                     2.41%  138.20 sec  138.20 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | | +-Two Level Routing (Regular)         1.07%  138.20 sec  138.20 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | | +-Two Level Routing (Strong)          1.06%  138.20 sec  138.20 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | +-Phase 1d                                3.84%  138.20 sec  138.21 sec  0.00 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       | | | +-Detoured routing (6T)                 3.65%  138.20 sec  138.21 sec  0.00 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       | | +-Phase 1e                                1.28%  138.21 sec  138.21 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | +-Route legalization                    1.01%  138.21 sec  138.21 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | | | +-Legalize Blockage Violations        0.90%  138.21 sec  138.21 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | | +-Phase 1l                               12.54%  138.21 sec  138.22 sec  0.02 sec  0.03 sec 
[03/23 18:10:50    125s] (I)       | | | +-Layer assignment (6T)                11.95%  138.21 sec  138.22 sec  0.01 sec  0.03 sec 
[03/23 18:10:50    125s] (I)       | +-Clean cong LA                             0.00%  138.22 sec  138.22 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       +-Export 3D cong map                          1.39%  138.23 sec  138.23 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | +-Export 2D cong map                        0.30%  138.23 sec  138.23 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       +-Extract Global 3D Wires                     0.52%  138.23 sec  138.23 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       +-Track Assignment (6T)                       7.27%  138.23 sec  138.24 sec  0.01 sec  0.04 sec 
[03/23 18:10:50    125s] (I)       | +-Initialization                            0.15%  138.23 sec  138.23 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | +-Track Assignment Kernel                   6.61%  138.23 sec  138.24 sec  0.01 sec  0.04 sec 
[03/23 18:10:50    125s] (I)       | +-Free Memory                               0.01%  138.24 sec  138.24 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       +-Export                                     14.95%  138.24 sec  138.26 sec  0.02 sec  0.03 sec 
[03/23 18:10:50    125s] (I)       | +-Export DB wires                           5.97%  138.24 sec  138.25 sec  0.01 sec  0.02 sec 
[03/23 18:10:50    125s] (I)       | | +-Export all nets (6T)                    3.93%  138.24 sec  138.24 sec  0.00 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       | | +-Set wire vias (6T)                      1.42%  138.24 sec  138.25 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       | +-Report wirelength                         6.23%  138.25 sec  138.25 sec  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       | +-Update net boxes                          2.15%  138.25 sec  138.26 sec  0.00 sec  0.01 sec 
[03/23 18:10:50    125s] (I)       | +-Update timing                             0.00%  138.26 sec  138.26 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)       +-Postprocess design                          0.57%  138.26 sec  138.26 sec  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)      ======================= Summary by functions ========================
[03/23 18:10:50    125s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 18:10:50    125s] (I)      ---------------------------------------------------------------------
[03/23 18:10:50    125s] (I)        0  Early Global Route kernel           100.00%  0.12 sec  0.19 sec 
[03/23 18:10:50    125s] (I)        1  Global Routing                       36.92%  0.04 sec  0.07 sec 
[03/23 18:10:50    125s] (I)        1  Import and model                     29.22%  0.03 sec  0.03 sec 
[03/23 18:10:50    125s] (I)        1  Export                               14.95%  0.02 sec  0.03 sec 
[03/23 18:10:50    125s] (I)        1  Track Assignment (6T)                 7.27%  0.01 sec  0.04 sec 
[03/23 18:10:50    125s] (I)        1  Export 3D cong map                    1.39%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        1  Postprocess design                    0.57%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        1  Extract Global 3D Wires               0.52%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        2  Net group 1                          32.67%  0.04 sec  0.07 sec 
[03/23 18:10:50    125s] (I)        2  Create route DB                      12.97%  0.02 sec  0.02 sec 
[03/23 18:10:50    125s] (I)        2  Create place DB                       8.93%  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        2  Track Assignment Kernel               6.61%  0.01 sec  0.04 sec 
[03/23 18:10:50    125s] (I)        2  Report wirelength                     6.23%  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        2  Create route kernel                   6.11%  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        2  Export DB wires                       5.97%  0.01 sec  0.02 sec 
[03/23 18:10:50    125s] (I)        2  Update net boxes                      2.15%  0.00 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        2  Initialization                        0.87%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        2  Export 2D cong map                    0.30%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        2  Others data preparation               0.15%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        3  Import route data (6T)               12.54%  0.02 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        3  Phase 1l                             12.54%  0.02 sec  0.03 sec 
[03/23 18:10:50    125s] (I)        3  Import place data                     8.78%  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        3  Phase 1a                              6.03%  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        3  Export all nets (6T)                  3.93%  0.00 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        3  Phase 1d                              3.84%  0.00 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        3  Phase 1b                              2.82%  0.00 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        3  Phase 1c                              2.56%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        3  Generate topology (6T)                1.45%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        3  Set wire vias (6T)                    1.42%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        3  Phase 1e                              1.28%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        4  Layer assignment (6T)                11.95%  0.01 sec  0.03 sec 
[03/23 18:10:50    125s] (I)        4  Read nets                             6.57%  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        4  Pattern routing (6T)                  4.44%  0.01 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        4  Detoured routing (6T)                 3.65%  0.00 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        4  Read instances and placement          2.73%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        4  Read blockages ( Layer 2-4 )          2.69%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        4  Monotonic routing (6T)                2.50%  0.00 sec  0.01 sec 
[03/23 18:10:50    125s] (I)        4  Two level Routing                     2.41%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        4  Model blockage capacity               2.03%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        4  Route legalization                    1.01%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        4  Read prerouted                        0.84%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        4  Pattern Routing Avoiding Blockages    0.64%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        4  Add via demand to 2D                  0.45%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        4  Read unlegalized nets                 0.24%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        4  Read blackboxes                       0.04%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        5  Initialize 3D capacity                1.82%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        5  Two Level Routing (Regular)           1.07%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        5  Two Level Routing (Strong)            1.06%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        5  Legalize Blockage Violations          0.90%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        5  Read instance blockages               0.66%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        5  Read PG blockages                     0.57%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        5  Read other blockages                  0.07%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        5  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 18:10:50    125s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 18:10:50    125s]     Routing using NR in eGR->NR Step done.
[03/23 18:10:50    125s] Net route status summary:
[03/23 18:10:50    125s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:50    125s]   Non-clock:  5600 (unrouted=2941, trialRouted=2659, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2941, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:50    125s] 
[03/23 18:10:50    125s] CCOPT: Done with clock implementation routing.
[03/23 18:10:50    125s] 
[03/23 18:10:50    125s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:06.7 real=0:00:02.4)
[03/23 18:10:50    125s]   Clock implementation routing done.
[03/23 18:10:50    125s]   Leaving CCOpt scope - extractRC...
[03/23 18:10:50    125s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/23 18:10:50    125s] Extraction called for design 'PE_top' of instances=2614 and nets=5622 using extraction engine 'preRoute' .
[03/23 18:10:50    125s] PreRoute RC Extraction called for design PE_top.
[03/23 18:10:50    125s] RC Extraction called in multi-corner(1) mode.
[03/23 18:10:50    125s] RCMode: PreRoute
[03/23 18:10:50    125s]       RC Corner Indexes            0   
[03/23 18:10:50    125s] Capacitance Scaling Factor   : 1.00000 
[03/23 18:10:50    125s] Resistance Scaling Factor    : 1.00000 
[03/23 18:10:50    125s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 18:10:50    125s] Clock Res. Scaling Factor    : 1.00000 
[03/23 18:10:50    125s] Shrink Factor                : 1.00000
[03/23 18:10:50    125s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 18:10:50    125s] Using Quantus QRC technology file ...
[03/23 18:10:50    125s] 
[03/23 18:10:50    125s] Trim Metal Layers:
[03/23 18:10:50    125s] LayerId::1 widthSet size::1
[03/23 18:10:50    125s] LayerId::2 widthSet size::1
[03/23 18:10:50    125s] LayerId::3 widthSet size::1
[03/23 18:10:50    125s] LayerId::4 widthSet size::1
[03/23 18:10:50    125s] LayerId::5 widthSet size::1
[03/23 18:10:50    125s] LayerId::6 widthSet size::1
[03/23 18:10:50    125s] LayerId::7 widthSet size::1
[03/23 18:10:50    125s] LayerId::8 widthSet size::1
[03/23 18:10:50    125s] Updating RC grid for preRoute extraction ...
[03/23 18:10:50    125s] eee: pegSigSF::1.070000
[03/23 18:10:50    125s] Initializing multi-corner resistance tables ...
[03/23 18:10:50    125s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:10:50    125s] eee: l::2 avDens::0.136992 usedTrk::875.380003 availTrk::6390.000000 sigTrk::875.380003
[03/23 18:10:50    125s] eee: l::3 avDens::0.106507 usedTrk::805.192500 availTrk::7560.000000 sigTrk::805.192500
[03/23 18:10:50    125s] eee: l::4 avDens::0.039565 usedTrk::299.111114 availTrk::7560.000000 sigTrk::299.111114
[03/23 18:10:50    125s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:50    125s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:50    125s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:50    125s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:50    125s] {RT rc-typ 0 4 4 0}
[03/23 18:10:50    125s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.132219 aWlH=0.000000 lMod=0 pMax=0.814200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:10:50    125s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2740.574M)
[03/23 18:10:50    125s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/23 18:10:50    125s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:50    125s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 18:10:50    125s] End AAE Lib Interpolated Model. (MEM=2740.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:50    125s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 18:10:50    125s]   Clock DAG stats after routing clock trees:
[03/23 18:10:50    125s]     cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 18:10:50    125s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:50    125s]     misc counts      : r=1, pp=0
[03/23 18:10:50    125s]     cell areas       : b=0.000um^2, i=414.720um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=414.720um^2
[03/23 18:10:50    125s]     cell capacitance : b=0.000pF, i=0.577pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.577pF
[03/23 18:10:50    125s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:50    125s]     wire capacitance : top=0.000pF, trunk=0.127pF, leaf=1.021pF, total=1.148pF
[03/23 18:10:50    125s]     wire lengths     : top=0.000um, trunk=849.600um, leaf=6370.000um, total=7219.600um
[03/23 18:10:50    125s]     hp wire lengths  : top=0.000um, trunk=634.800um, leaf=2192.400um, total=2827.200um
[03/23 18:10:50    125s]   Clock DAG net violations after routing clock trees:
[03/23 18:10:50    125s]     Remaining Transition : {count=4, worst=[0.077ns, 0.036ns, 0.008ns, 0.004ns]} avg=0.031ns sd=0.034ns sum=0.125ns
[03/23 18:10:50    125s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/23 18:10:50    125s]     Trunk : target=0.100ns count=6 avg=0.108ns sd=0.043ns min=0.059ns max=0.177ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 1 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:50    125s]     Leaf  : target=0.100ns count=16 avg=0.083ns sd=0.010ns min=0.065ns max=0.104ns {0 <= 0.060ns, 5 <= 0.080ns, 8 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 18:10:50    125s]   Clock DAG library cell distribution after routing clock trees {count}:
[03/23 18:10:50    125s]      Invs: CLKINVX20TR: 18 CLKINVX16TR: 3 
[03/23 18:10:50    125s]   Clock DAG hash after routing clock trees: 16672122953062817478 7730722078485468767
[03/23 18:10:50    125s]   CTS services accumulated run-time stats after routing clock trees:
[03/23 18:10:50    125s]     delay calculator: calls=21636, total_wall_time=1.220s, mean_wall_time=0.056ms
[03/23 18:10:50    125s]     legalizer: calls=2446, total_wall_time=0.062s, mean_wall_time=0.025ms
[03/23 18:10:50    125s]     steiner router: calls=11670, total_wall_time=2.647s, mean_wall_time=0.227ms
[03/23 18:10:50    125s]   Primary reporting skew groups after routing clock trees:
[03/23 18:10:50    125s]     skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.310, avg=0.273, sd=0.013], skew [0.057 vs 0.100], 100% {0.253, 0.310} (wid=0.043 ws=0.029) (gid=0.278 gs=0.047)
[03/23 18:10:50    125s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:10:50    125s]         max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG98_S3/CK
[03/23 18:10:50    125s]   Skew group summary after routing clock trees:
[03/23 18:10:50    125s]     skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.310, avg=0.273, sd=0.013], skew [0.057 vs 0.100], 100% {0.253, 0.310} (wid=0.043 ws=0.029) (gid=0.278 gs=0.047)
[03/23 18:10:50    125s]   CCOpt::Phase::Routing done. (took cpu=0:00:06.9 real=0:00:02.5)
[03/23 18:10:50    125s]   CCOpt::Phase::PostConditioning...
[03/23 18:10:50    125s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 18:10:50    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:3364.4M, EPOCH TIME: 1679609450.498696
[03/23 18:10:50    125s] Processing tracks to init pin-track alignment.
[03/23 18:10:50    125s] z: 2, totalTracks: 1
[03/23 18:10:50    125s] z: 4, totalTracks: 1
[03/23 18:10:50    125s] z: 6, totalTracks: 1
[03/23 18:10:50    125s] z: 8, totalTracks: 1
[03/23 18:10:50    125s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:50    125s] All LLGs are deleted
[03/23 18:10:50    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:50    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:50    125s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3364.4M, EPOCH TIME: 1679609450.501571
[03/23 18:10:50    125s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3364.4M, EPOCH TIME: 1679609450.501786
[03/23 18:10:50    125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3364.4M, EPOCH TIME: 1679609450.502290
[03/23 18:10:50    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:50    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:50    125s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3460.4M, EPOCH TIME: 1679609450.504756
[03/23 18:10:50    125s] Max number of tech site patterns supported in site array is 256.
[03/23 18:10:50    125s] Core basic site is IBM13SITE
[03/23 18:10:50    125s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3460.4M, EPOCH TIME: 1679609450.513588
[03/23 18:10:50    125s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:10:50    125s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:10:50    125s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.004, MEM:3460.4M, EPOCH TIME: 1679609450.517650
[03/23 18:10:50    125s] Fast DP-INIT is on for default
[03/23 18:10:50    125s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:10:50    125s] Atter site array init, number of instance map data is 0.
[03/23 18:10:50    125s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.015, MEM:3460.4M, EPOCH TIME: 1679609450.519782
[03/23 18:10:50    125s] 
[03/23 18:10:50    125s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:50    125s] OPERPROF:     Starting CMU at level 3, MEM:3460.4M, EPOCH TIME: 1679609450.522275
[03/23 18:10:50    125s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3460.4M, EPOCH TIME: 1679609450.526502
[03/23 18:10:50    125s] 
[03/23 18:10:50    125s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:10:50    125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.026, MEM:3364.4M, EPOCH TIME: 1679609450.528370
[03/23 18:10:50    125s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3364.4M, EPOCH TIME: 1679609450.528520
[03/23 18:10:50    125s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3364.4M, EPOCH TIME: 1679609450.531355
[03/23 18:10:50    125s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3364.4MB).
[03/23 18:10:50    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.033, MEM:3364.4M, EPOCH TIME: 1679609450.532172
[03/23 18:10:50    125s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:50    125s]   Removing CTS place status from clock tree and sinks.
[03/23 18:10:50    125s]   Removed CTS place status from 21 clock cells (out of 23 ) and 0 clock sinks (out of 0 ).
[03/23 18:10:50    125s]   Legalizer reserving space for clock trees
[03/23 18:10:50    125s]   PostConditioning...
[03/23 18:10:50    125s]     PostConditioning active optimizations:
[03/23 18:10:50    125s]      - DRV fixing with initial upsizing, sizing and buffering
[03/23 18:10:50    125s]     
[03/23 18:10:50    125s]     Currently running CTS, using active skew data
[03/23 18:10:50    125s]     Reset bufferability constraints...
[03/23 18:10:50    125s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/23 18:10:50    125s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:50    125s]     PostConditioning Upsizing To Fix DRVs...
[03/23 18:10:50    125s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 16672122953062817478 7730722078485468767
[03/23 18:10:50    125s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[03/23 18:10:50    125s]         delay calculator: calls=21636, total_wall_time=1.220s, mean_wall_time=0.056ms
[03/23 18:10:50    125s]         legalizer: calls=2467, total_wall_time=0.062s, mean_wall_time=0.025ms
[03/23 18:10:50    125s]         steiner router: calls=11670, total_wall_time=2.647s, mean_wall_time=0.227ms
[03/23 18:10:50    125s]       Fixing clock tree DRVs with upsizing: ...End AAE Lib Interpolated Model. (MEM=3023.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:50    125s] 20% ...40% ...60% ...80% ...100% 
[03/23 18:10:50    125s]       CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 1
[03/23 18:10:50    125s]       
[03/23 18:10:50    125s]       PRO Statistics: Fix DRVs (initial upsizing):
[03/23 18:10:50    125s]       ============================================
[03/23 18:10:50    125s]       
[03/23 18:10:50    125s]       Cell changes by Net Type:
[03/23 18:10:50    125s]       
[03/23 18:10:50    125s]       ---------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:50    125s]       Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[03/23 18:10:50    125s]       ---------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:50    125s]       top                0                    0                   0            0                    0                   0
[03/23 18:10:50    125s]       trunk              2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
[03/23 18:10:50    125s]       leaf               0                    0                   0            0                    0                   0
[03/23 18:10:50    125s]       ---------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:50    125s]       Total              2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
[03/23 18:10:50    125s]       ---------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:50    125s]       
[03/23 18:10:50    125s]       Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 2.880um^2 (0.694%)
[03/23 18:10:50    125s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 18:10:50    125s]       
[03/23 18:10:50    125s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[03/23 18:10:50    125s]         cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 18:10:50    125s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:50    125s]         misc counts      : r=1, pp=0
[03/23 18:10:50    125s]         cell areas       : b=0.000um^2, i=417.600um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=417.600um^2
[03/23 18:10:50    125s]         cell capacitance : b=0.000pF, i=0.582pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.582pF
[03/23 18:10:50    125s]         sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:50    125s]         wire capacitance : top=0.000pF, trunk=0.127pF, leaf=1.021pF, total=1.148pF
[03/23 18:10:50    125s]         wire lengths     : top=0.000um, trunk=849.600um, leaf=6370.000um, total=7219.600um
[03/23 18:10:50    125s]         hp wire lengths  : top=0.000um, trunk=634.800um, leaf=2192.400um, total=2827.200um
[03/23 18:10:50    125s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[03/23 18:10:50    125s]         Remaining Transition : {count=3, worst=[0.077ns, 0.016ns, 0.008ns]} avg=0.034ns sd=0.038ns sum=0.101ns
[03/23 18:10:50    125s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[03/23 18:10:50    125s]         Trunk : target=0.100ns count=6 avg=0.105ns sd=0.040ns min=0.059ns max=0.177ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:50    125s]         Leaf  : target=0.100ns count=16 avg=0.081ns sd=0.013ns min=0.058ns max=0.100ns {2 <= 0.060ns, 4 <= 0.080ns, 7 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns}
[03/23 18:10:50    125s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[03/23 18:10:50    125s]          Invs: CLKINVX20TR: 19 CLKINVX16TR: 2 
[03/23 18:10:50    125s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 6641048696909649351 17279750173770173846
[03/23 18:10:50    125s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[03/23 18:10:50    125s]         delay calculator: calls=21690, total_wall_time=1.222s, mean_wall_time=0.056ms
[03/23 18:10:50    125s]         legalizer: calls=2470, total_wall_time=0.063s, mean_wall_time=0.025ms
[03/23 18:10:50    125s]         steiner router: calls=11702, total_wall_time=2.648s, mean_wall_time=0.226ms
[03/23 18:10:50    125s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[03/23 18:10:50    125s]         skew_group clk/typConstraintMode: insertion delay [min=0.256, max=0.290], skew [0.034 vs 0.100]
[03/23 18:10:50    125s]             min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:10:50    125s]             max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG98_S3/CK
[03/23 18:10:50    125s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[03/23 18:10:50    125s]         skew_group clk/typConstraintMode: insertion delay [min=0.256, max=0.290], skew [0.034 vs 0.100]
[03/23 18:10:50    125s]       Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:50    125s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:50    125s]     Recomputing CTS skew targets...
[03/23 18:10:50    125s]     Resolving skew group constraints...
[03/23 18:10:50    125s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 18:10:50    125s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.289ns.
[03/23 18:10:50    125s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 18:10:50    125s]       
[03/23 18:10:50    125s]       Slackened skew group targets:
[03/23 18:10:50    125s]       
[03/23 18:10:50    125s]       ---------------------------------------------------------------------
[03/23 18:10:50    125s]       Skew group               Desired    Slackened    Desired    Slackened
[03/23 18:10:50    125s]                                Target     Target       Target     Target
[03/23 18:10:50    125s]                                Max ID     Max ID       Skew       Skew
[03/23 18:10:50    125s]       ---------------------------------------------------------------------
[03/23 18:10:50    125s]       clk/typConstraintMode     0.150       0.289         -           -
[03/23 18:10:50    125s]       ---------------------------------------------------------------------
[03/23 18:10:50    125s]       
[03/23 18:10:50    125s]       
[03/23 18:10:50    125s]     Resolving skew group constraints done.
[03/23 18:10:50    125s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 18:10:50    125s]     PostConditioning Fixing DRVs...
[03/23 18:10:50    125s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 6641048696909649351 17279750173770173846
[03/23 18:10:50    125s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[03/23 18:10:50    125s]         delay calculator: calls=21690, total_wall_time=1.222s, mean_wall_time=0.056ms
[03/23 18:10:50    125s]         legalizer: calls=2470, total_wall_time=0.063s, mean_wall_time=0.025ms
[03/23 18:10:50    125s]         steiner router: calls=11702, total_wall_time=2.648s, mean_wall_time=0.226ms
[03/23 18:10:50    125s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 18:10:50    126s]       CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 0
[03/23 18:10:50    126s]       
[03/23 18:10:50    126s]       PRO Statistics: Fix DRVs (cell sizing):
[03/23 18:10:50    126s]       =======================================
[03/23 18:10:50    126s]       
[03/23 18:10:50    126s]       Cell changes by Net Type:
[03/23 18:10:50    126s]       
[03/23 18:10:50    126s]       -------------------------------------------------------------------------------------------------------------------
[03/23 18:10:50    126s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 18:10:50    126s]       -------------------------------------------------------------------------------------------------------------------
[03/23 18:10:50    126s]       top                0                    0           0            0                    0                  0
[03/23 18:10:50    126s]       trunk              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[03/23 18:10:50    126s]       leaf               0                    0           0            0                    0                  0
[03/23 18:10:50    126s]       -------------------------------------------------------------------------------------------------------------------
[03/23 18:10:50    126s]       Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[03/23 18:10:50    126s]       -------------------------------------------------------------------------------------------------------------------
[03/23 18:10:50    126s]       
[03/23 18:10:50    126s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
[03/23 18:10:50    126s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 18:10:50    126s]       
[03/23 18:10:50    126s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[03/23 18:10:50    126s]         cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 18:10:50    126s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:50    126s]         misc counts      : r=1, pp=0
[03/23 18:10:50    126s]         cell areas       : b=0.000um^2, i=417.600um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=417.600um^2
[03/23 18:10:50    126s]         cell capacitance : b=0.000pF, i=0.582pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.582pF
[03/23 18:10:50    126s]         sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:50    126s]         wire capacitance : top=0.000pF, trunk=0.127pF, leaf=1.021pF, total=1.148pF
[03/23 18:10:50    126s]         wire lengths     : top=0.000um, trunk=849.600um, leaf=6370.000um, total=7219.600um
[03/23 18:10:50    126s]         hp wire lengths  : top=0.000um, trunk=634.800um, leaf=2192.400um, total=2827.200um
[03/23 18:10:50    126s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[03/23 18:10:50    126s]         Remaining Transition : {count=3, worst=[0.077ns, 0.016ns, 0.008ns]} avg=0.034ns sd=0.038ns sum=0.101ns
[03/23 18:10:50    126s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[03/23 18:10:50    126s]         Trunk : target=0.100ns count=6 avg=0.105ns sd=0.040ns min=0.059ns max=0.177ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:50    126s]         Leaf  : target=0.100ns count=16 avg=0.081ns sd=0.013ns min=0.058ns max=0.100ns {2 <= 0.060ns, 4 <= 0.080ns, 7 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns}
[03/23 18:10:50    126s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[03/23 18:10:50    126s]          Invs: CLKINVX20TR: 19 CLKINVX16TR: 2 
[03/23 18:10:50    126s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 6641048696909649351 17279750173770173846
[03/23 18:10:50    126s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[03/23 18:10:50    126s]         delay calculator: calls=21913, total_wall_time=1.244s, mean_wall_time=0.057ms
[03/23 18:10:50    126s]         legalizer: calls=2486, total_wall_time=0.063s, mean_wall_time=0.025ms
[03/23 18:10:50    126s]         steiner router: calls=11702, total_wall_time=2.648s, mean_wall_time=0.226ms
[03/23 18:10:50    126s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[03/23 18:10:50    126s]         skew_group clk/typConstraintMode: insertion delay [min=0.256, max=0.290], skew [0.034 vs 0.100]
[03/23 18:10:50    126s]             min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:10:50    126s]             max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG98_S3/CK
[03/23 18:10:50    126s]       Skew group summary after 'PostConditioning Fixing DRVs':
[03/23 18:10:50    126s]         skew_group clk/typConstraintMode: insertion delay [min=0.256, max=0.290], skew [0.034 vs 0.100]
[03/23 18:10:50    126s]       Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:10:50    126s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 18:10:50    126s]     Buffering to fix DRVs...
[03/23 18:10:50    126s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[03/23 18:10:50    126s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 18:10:50    126s]     Inserted 0 buffers and inverters.
[03/23 18:10:50    126s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[03/23 18:10:50    126s]     CCOpt-PostConditioning: nets considered: 22, nets tested: 22, nets violation detected: 3, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 3, nets unsuccessful: 3, buffered: 0
[03/23 18:10:50    126s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/23 18:10:50    126s]       cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 18:10:50    126s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:50    126s]       misc counts      : r=1, pp=0
[03/23 18:10:50    126s]       cell areas       : b=0.000um^2, i=417.600um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=417.600um^2
[03/23 18:10:50    126s]       cell capacitance : b=0.000pF, i=0.582pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.582pF
[03/23 18:10:50    126s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:50    126s]       wire capacitance : top=0.000pF, trunk=0.127pF, leaf=1.021pF, total=1.148pF
[03/23 18:10:50    126s]       wire lengths     : top=0.000um, trunk=849.600um, leaf=6370.000um, total=7219.600um
[03/23 18:10:50    126s]       hp wire lengths  : top=0.000um, trunk=634.800um, leaf=2192.400um, total=2827.200um
[03/23 18:10:50    126s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[03/23 18:10:50    126s]       Remaining Transition : {count=3, worst=[0.077ns, 0.016ns, 0.008ns]} avg=0.034ns sd=0.038ns sum=0.101ns
[03/23 18:10:50    126s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/23 18:10:50    126s]       Trunk : target=0.100ns count=6 avg=0.105ns sd=0.040ns min=0.059ns max=0.177ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:50    126s]       Leaf  : target=0.100ns count=16 avg=0.081ns sd=0.013ns min=0.058ns max=0.100ns {2 <= 0.060ns, 4 <= 0.080ns, 7 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns}
[03/23 18:10:50    126s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[03/23 18:10:50    126s]        Invs: CLKINVX20TR: 19 CLKINVX16TR: 2 
[03/23 18:10:50    126s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 6641048696909649351 17279750173770173846
[03/23 18:10:50    126s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[03/23 18:10:50    126s]       delay calculator: calls=22142, total_wall_time=1.261s, mean_wall_time=0.057ms
[03/23 18:10:50    126s]       legalizer: calls=2509, total_wall_time=0.066s, mean_wall_time=0.026ms
[03/23 18:10:50    126s]       steiner router: calls=11706, total_wall_time=2.648s, mean_wall_time=0.226ms
[03/23 18:10:50    126s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[03/23 18:10:50    126s]       skew_group clk/typConstraintMode: insertion delay [min=0.256, max=0.290, avg=0.268, sd=0.008], skew [0.034 vs 0.100], 100% {0.256, 0.290} (wid=0.043 ws=0.029) (gid=0.257 gs=0.023)
[03/23 18:10:50    126s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:10:50    126s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG98_S3/CK
[03/23 18:10:50    126s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/23 18:10:50    126s]       skew_group clk/typConstraintMode: insertion delay [min=0.256, max=0.290, avg=0.268, sd=0.008], skew [0.034 vs 0.100], 100% {0.256, 0.290} (wid=0.043 ws=0.029) (gid=0.257 gs=0.023)
[03/23 18:10:50    126s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 18:10:50    126s]     
[03/23 18:10:50    126s]     Slew Diagnostics: After DRV fixing
[03/23 18:10:50    126s]     ==================================
[03/23 18:10:50    126s]     
[03/23 18:10:50    126s]     Global Causes:
[03/23 18:10:50    126s]     
[03/23 18:10:50    126s]     -----
[03/23 18:10:50    126s]     Cause
[03/23 18:10:50    126s]     -----
[03/23 18:10:50    126s]       (empty table)
[03/23 18:10:50    126s]     -----
[03/23 18:10:50    126s]     
[03/23 18:10:50    126s]     Top 5 overslews:
[03/23 18:10:50    126s]     
[03/23 18:10:50    126s]     -------------------------------------------------------------------------------------------------
[03/23 18:10:50    126s]     Overslew    Causes                                           Driving Pin
[03/23 18:10:50    126s]     -------------------------------------------------------------------------------------------------
[03/23 18:10:50    126s]     0.077ns     1. Sizing not permitted                          clk
[03/23 18:10:50    126s]        -        2. Route buffering full search disabled                           -
[03/23 18:10:50    126s]     0.016ns     1. Gate sizing inadequate                        CTS_ccl_a_inv_00015/Y
[03/23 18:10:50    126s]        -        2. Inst already optimally sized (CLKINVX20TR)                     -
[03/23 18:10:50    126s]        -        3. Route buffering full search disabled                           -
[03/23 18:10:50    126s]     0.008ns     1. Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00014/Y
[03/23 18:10:50    126s]        -        2. Route buffering full search disabled                           -
[03/23 18:10:50    126s]     -------------------------------------------------------------------------------------------------
[03/23 18:10:50    126s]     
[03/23 18:10:50    126s]     Slew diagnostics counts from the 3 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 18:10:50    126s]     
[03/23 18:10:50    126s]     --------------------------------------------------
[03/23 18:10:50    126s]     Cause                                   Occurences
[03/23 18:10:50    126s]     --------------------------------------------------
[03/23 18:10:50    126s]     Route buffering full search disabled        3
[03/23 18:10:50    126s]     Inst already optimally sized                2
[03/23 18:10:50    126s]     Gate sizing inadequate                      1
[03/23 18:10:50    126s]     Sizing not permitted                        1
[03/23 18:10:50    126s]     --------------------------------------------------
[03/23 18:10:50    126s]     
[03/23 18:10:50    126s]     Violation diagnostics counts from the 3 nodes that have violations:
[03/23 18:10:50    126s]     
[03/23 18:10:50    126s]     --------------------------------------------------
[03/23 18:10:50    126s]     Cause                                   Occurences
[03/23 18:10:50    126s]     --------------------------------------------------
[03/23 18:10:50    126s]     Route buffering full search disabled        3
[03/23 18:10:50    126s]     Inst already optimally sized                2
[03/23 18:10:50    126s]     Gate sizing inadequate                      1
[03/23 18:10:50    126s]     Sizing not permitted                        1
[03/23 18:10:50    126s]     --------------------------------------------------
[03/23 18:10:50    126s]     
[03/23 18:10:50    126s]     Reconnecting optimized routes...
[03/23 18:10:50    126s]     Reset timing graph...
[03/23 18:10:50    126s] Ignoring AAE DB Resetting ...
[03/23 18:10:50    126s]     Reset timing graph done.
[03/23 18:10:50    126s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:50    126s]     Leaving CCOpt scope - Cleaning up placement interface...
[03/23 18:10:50    126s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3023.1M, EPOCH TIME: 1679609450.994654
[03/23 18:10:50    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 18:10:50    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:50    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:51    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:51    126s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.013, REAL:0.008, MEM:2743.1M, EPOCH TIME: 1679609451.002395
[03/23 18:10:51    126s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:51    126s]     Leaving CCOpt scope - ClockRefiner...
[03/23 18:10:51    126s]     Assigned high priority to 0 instances.
[03/23 18:10:51    126s]     Soft fixed 21 clock instances.
[03/23 18:10:51    126s]     Performing Single Pass Refine Place.
[03/23 18:10:51    126s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[03/23 18:10:51    126s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2743.1M, EPOCH TIME: 1679609451.006116
[03/23 18:10:51    126s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2743.1M, EPOCH TIME: 1679609451.006272
[03/23 18:10:51    126s] Processing tracks to init pin-track alignment.
[03/23 18:10:51    126s] z: 2, totalTracks: 1
[03/23 18:10:51    126s] z: 4, totalTracks: 1
[03/23 18:10:51    126s] z: 6, totalTracks: 1
[03/23 18:10:51    126s] z: 8, totalTracks: 1
[03/23 18:10:51    126s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:51    126s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2743.1M, EPOCH TIME: 1679609451.010623
[03/23 18:10:51    126s] Info: 21 insts are soft-fixed.
[03/23 18:10:51    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:51    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:51    126s] 
[03/23 18:10:51    126s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:51    126s] OPERPROF:       Starting CMU at level 4, MEM:2807.1M, EPOCH TIME: 1679609451.034928
[03/23 18:10:51    126s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.004, MEM:2839.1M, EPOCH TIME: 1679609451.038958
[03/23 18:10:51    126s] 
[03/23 18:10:51    126s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:10:51    126s] Info: 21 insts are soft-fixed.
[03/23 18:10:51    126s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.032, REAL:0.030, MEM:2743.1M, EPOCH TIME: 1679609451.040502
[03/23 18:10:51    126s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2743.1M, EPOCH TIME: 1679609451.040609
[03/23 18:10:51    126s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:2743.1M, EPOCH TIME: 1679609451.043660
[03/23 18:10:51    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2743.1MB).
[03/23 18:10:51    126s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.039, REAL:0.038, MEM:2743.1M, EPOCH TIME: 1679609451.044373
[03/23 18:10:51    126s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.038, MEM:2743.1M, EPOCH TIME: 1679609451.044474
[03/23 18:10:51    126s] TDRefine: refinePlace mode is spiral
[03/23 18:10:51    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.9
[03/23 18:10:51    126s] OPERPROF: Starting RefinePlace at level 1, MEM:2743.1M, EPOCH TIME: 1679609451.044608
[03/23 18:10:51    126s] *** Starting refinePlace (0:02:06 mem=2743.1M) ***
[03/23 18:10:51    126s] Total net bbox length = 5.618e+04 (2.288e+04 3.331e+04) (ext = 3.369e+03)
[03/23 18:10:51    126s] 
[03/23 18:10:51    126s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:51    126s] Info: 21 insts are soft-fixed.
[03/23 18:10:51    126s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:51    126s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:51    126s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:51    126s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:51    126s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:51    126s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2743.1M, EPOCH TIME: 1679609451.051953
[03/23 18:10:51    126s] Starting refinePlace ...
[03/23 18:10:51    126s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:51    126s] One DDP V2 for no tweak run.
[03/23 18:10:51    126s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:51    126s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2807.1M, EPOCH TIME: 1679609451.059557
[03/23 18:10:51    126s] DDP initSite1 nrRow 135 nrJob 135
[03/23 18:10:51    126s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2807.1M, EPOCH TIME: 1679609451.059689
[03/23 18:10:51    126s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:2807.1M, EPOCH TIME: 1679609451.059842
[03/23 18:10:51    126s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2807.1M, EPOCH TIME: 1679609451.059925
[03/23 18:10:51    126s] DDP markSite nrRow 135 nrJob 135
[03/23 18:10:51    126s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:2807.1M, EPOCH TIME: 1679609451.060124
[03/23 18:10:51    126s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2807.1M, EPOCH TIME: 1679609451.060183
[03/23 18:10:51    126s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 18:10:51    126s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2743.1MB) @(0:02:06 - 0:02:06).
[03/23 18:10:51    126s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:51    126s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 18:10:51    126s] 
[03/23 18:10:51    126s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:10:51    126s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 18:10:51    126s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:10:51    126s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:10:51    126s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2743.1MB) @(0:02:06 - 0:02:07).
[03/23 18:10:51    126s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:10:51    126s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:51    126s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2743.1MB
[03/23 18:10:51    126s] Statistics of distance of Instance movement in refine placement:
[03/23 18:10:51    126s]   maximum (X+Y) =         0.00 um
[03/23 18:10:51    126s]   mean    (X+Y) =         0.00 um
[03/23 18:10:51    126s] Summary Report:
[03/23 18:10:51    126s] Instances move: 0 (out of 2614 movable)
[03/23 18:10:51    126s] Instances flipped: 0
[03/23 18:10:51    126s] Mean displacement: 0.00 um
[03/23 18:10:51    126s] Max displacement: 0.00 um 
[03/23 18:10:51    126s] Total instances moved : 0
[03/23 18:10:51    126s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.162, REAL:0.107, MEM:2743.1M, EPOCH TIME: 1679609451.158747
[03/23 18:10:51    126s] Total net bbox length = 5.618e+04 (2.288e+04 3.331e+04) (ext = 3.369e+03)
[03/23 18:10:51    126s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2743.1MB
[03/23 18:10:51    126s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2743.1MB) @(0:02:06 - 0:02:07).
[03/23 18:10:51    126s] *** Finished refinePlace (0:02:07 mem=2743.1M) ***
[03/23 18:10:51    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.9
[03/23 18:10:51    126s] OPERPROF: Finished RefinePlace at level 1, CPU:0.171, REAL:0.116, MEM:2743.1M, EPOCH TIME: 1679609451.160368
[03/23 18:10:51    126s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2743.1M, EPOCH TIME: 1679609451.160474
[03/23 18:10:51    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:10:51    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:51    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:51    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:51    126s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.011, REAL:0.012, MEM:2743.1M, EPOCH TIME: 1679609451.172215
[03/23 18:10:51    126s]     ClockRefiner summary
[03/23 18:10:51    126s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 737).
[03/23 18:10:51    126s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[03/23 18:10:51    126s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 716).
[03/23 18:10:51    126s]     Restoring pStatusCts on 21 clock instances.
[03/23 18:10:51    126s]     Revert refine place priority changes on 0 instances.
[03/23 18:10:51    126s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 18:10:51    126s]     Set dirty flag on 1 instances, 2 nets
[03/23 18:10:51    126s]   PostConditioning done.
[03/23 18:10:51    126s] Net route status summary:
[03/23 18:10:51    126s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:51    126s]   Non-clock:  5600 (unrouted=2941, trialRouted=2659, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2941, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:10:51    126s]   Update timing and DAG stats after post-conditioning...
[03/23 18:10:51    126s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:51    126s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 18:10:51    126s] End AAE Lib Interpolated Model. (MEM=2743.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:51    126s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 18:10:51    126s]   Clock DAG stats after post-conditioning:
[03/23 18:10:51    126s]     cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 18:10:51    126s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:51    126s]     misc counts      : r=1, pp=0
[03/23 18:10:51    126s]     cell areas       : b=0.000um^2, i=417.600um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=417.600um^2
[03/23 18:10:51    126s]     cell capacitance : b=0.000pF, i=0.582pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.582pF
[03/23 18:10:51    126s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:51    126s]     wire capacitance : top=0.000pF, trunk=0.127pF, leaf=1.021pF, total=1.148pF
[03/23 18:10:51    126s]     wire lengths     : top=0.000um, trunk=849.600um, leaf=6370.000um, total=7219.600um
[03/23 18:10:51    126s]     hp wire lengths  : top=0.000um, trunk=634.800um, leaf=2192.400um, total=2827.200um
[03/23 18:10:51    126s]   Clock DAG net violations after post-conditioning:
[03/23 18:10:51    126s]     Remaining Transition : {count=3, worst=[0.077ns, 0.016ns, 0.008ns]} avg=0.034ns sd=0.038ns sum=0.101ns
[03/23 18:10:51    126s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[03/23 18:10:51    126s]     Trunk : target=0.100ns count=6 avg=0.105ns sd=0.040ns min=0.059ns max=0.177ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:51    126s]     Leaf  : target=0.100ns count=16 avg=0.081ns sd=0.013ns min=0.058ns max=0.100ns {2 <= 0.060ns, 4 <= 0.080ns, 7 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns}
[03/23 18:10:51    126s]   Clock DAG library cell distribution after post-conditioning {count}:
[03/23 18:10:51    126s]      Invs: CLKINVX20TR: 19 CLKINVX16TR: 2 
[03/23 18:10:51    126s]   Clock DAG hash after post-conditioning: 6641048696909649351 17279750173770173846
[03/23 18:10:51    126s]   CTS services accumulated run-time stats after post-conditioning:
[03/23 18:10:51    126s]     delay calculator: calls=22164, total_wall_time=1.264s, mean_wall_time=0.057ms
[03/23 18:10:51    126s]     legalizer: calls=2509, total_wall_time=0.066s, mean_wall_time=0.026ms
[03/23 18:10:51    126s]     steiner router: calls=11706, total_wall_time=2.648s, mean_wall_time=0.226ms
[03/23 18:10:51    126s]   Primary reporting skew groups after post-conditioning:
[03/23 18:10:51    126s]     skew_group clk/typConstraintMode: insertion delay [min=0.256, max=0.290, avg=0.268, sd=0.008], skew [0.034 vs 0.100], 100% {0.256, 0.290} (wid=0.043 ws=0.029) (gid=0.257 gs=0.023)
[03/23 18:10:51    126s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:10:51    126s]         max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG98_S3/CK
[03/23 18:10:51    126s]   Skew group summary after post-conditioning:
[03/23 18:10:51    126s]     skew_group clk/typConstraintMode: insertion delay [min=0.256, max=0.290, avg=0.268, sd=0.008], skew [0.034 vs 0.100], 100% {0.256, 0.290} (wid=0.043 ws=0.029) (gid=0.257 gs=0.023)
[03/23 18:10:51    126s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.7)
[03/23 18:10:51    126s]   Setting CTS place status to fixed for clock tree and sinks.
[03/23 18:10:51    126s]   numClockCells = 23, numClockCellsFixed = 23, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 18:10:51    126s]   Post-balance tidy up or trial balance steps...
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Clock DAG stats at end of CTS:
[03/23 18:10:51    126s]   ==============================
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   ---------------------------------------------------------
[03/23 18:10:51    126s]   Cell type                 Count    Area       Capacitance
[03/23 18:10:51    126s]   ---------------------------------------------------------
[03/23 18:10:51    126s]   Buffers                     0        0.000       0.000
[03/23 18:10:51    126s]   Inverters                  21      417.600       0.582
[03/23 18:10:51    126s]   Integrated Clock Gates      0        0.000       0.000
[03/23 18:10:51    126s]   Discrete Clock Gates        0        0.000       0.000
[03/23 18:10:51    126s]   Clock Logic                 0        0.000       0.000
[03/23 18:10:51    126s]   All                        21      417.600       0.582
[03/23 18:10:51    126s]   ---------------------------------------------------------
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Clock DAG sink counts at end of CTS:
[03/23 18:10:51    126s]   ====================================
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   -------------------------
[03/23 18:10:51    126s]   Sink type           Count
[03/23 18:10:51    126s]   -------------------------
[03/23 18:10:51    126s]   Regular              716
[03/23 18:10:51    126s]   Enable Latch           0
[03/23 18:10:51    126s]   Load Capacitance       0
[03/23 18:10:51    126s]   Antenna Diode          0
[03/23 18:10:51    126s]   Node Sink              0
[03/23 18:10:51    126s]   Total                716
[03/23 18:10:51    126s]   -------------------------
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Clock DAG wire lengths at end of CTS:
[03/23 18:10:51    126s]   =====================================
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   --------------------
[03/23 18:10:51    126s]   Type     Wire Length
[03/23 18:10:51    126s]   --------------------
[03/23 18:10:51    126s]   Top          0.000
[03/23 18:10:51    126s]   Trunk      849.600
[03/23 18:10:51    126s]   Leaf      6370.000
[03/23 18:10:51    126s]   Total     7219.600
[03/23 18:10:51    126s]   --------------------
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Clock DAG hp wire lengths at end of CTS:
[03/23 18:10:51    126s]   ========================================
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   -----------------------
[03/23 18:10:51    126s]   Type     hp Wire Length
[03/23 18:10:51    126s]   -----------------------
[03/23 18:10:51    126s]   Top            0.000
[03/23 18:10:51    126s]   Trunk        634.800
[03/23 18:10:51    126s]   Leaf        2192.400
[03/23 18:10:51    126s]   Total       2827.200
[03/23 18:10:51    126s]   -----------------------
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Clock DAG capacitances at end of CTS:
[03/23 18:10:51    126s]   =====================================
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   --------------------------------
[03/23 18:10:51    126s]   Type     Gate     Wire     Total
[03/23 18:10:51    126s]   --------------------------------
[03/23 18:10:51    126s]   Top      0.000    0.000    0.000
[03/23 18:10:51    126s]   Trunk    0.582    0.127    0.710
[03/23 18:10:51    126s]   Leaf     1.028    1.021    2.048
[03/23 18:10:51    126s]   Total    1.610    1.148    2.758
[03/23 18:10:51    126s]   --------------------------------
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Clock DAG sink capacitances at end of CTS:
[03/23 18:10:51    126s]   ==========================================
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   -----------------------------------------------
[03/23 18:10:51    126s]   Total    Average    Std. Dev.    Min      Max
[03/23 18:10:51    126s]   -----------------------------------------------
[03/23 18:10:51    126s]   1.028     0.001       0.000      0.001    0.003
[03/23 18:10:51    126s]   -----------------------------------------------
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Clock DAG net violations at end of CTS:
[03/23 18:10:51    126s]   =======================================
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   ------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[03/23 18:10:51    126s]   ------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   Remaining Transition    ns         3       0.034       0.038      0.101    [0.077, 0.016, 0.008]
[03/23 18:10:51    126s]   ------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/23 18:10:51    126s]   ====================================================================
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[03/23 18:10:51    126s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   Trunk       0.100       6       0.105       0.040      0.059    0.177    {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}    {0 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:51    126s]   Leaf        0.100      16       0.081       0.013      0.058    0.100    {2 <= 0.060ns, 4 <= 0.080ns, 7 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns}                                      -
[03/23 18:10:51    126s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Clock DAG library cell distribution at end of CTS:
[03/23 18:10:51    126s]   ==================================================
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   ----------------------------------------------
[03/23 18:10:51    126s]   Name           Type        Inst     Inst Area 
[03/23 18:10:51    126s]                              Count    (um^2)
[03/23 18:10:51    126s]   ----------------------------------------------
[03/23 18:10:51    126s]   CLKINVX20TR    inverter     19       383.040
[03/23 18:10:51    126s]   CLKINVX16TR    inverter      2        34.560
[03/23 18:10:51    126s]   ----------------------------------------------
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Clock DAG hash at end of CTS: 6641048696909649351 17279750173770173846
[03/23 18:10:51    126s]   CTS services accumulated run-time stats at end of CTS:
[03/23 18:10:51    126s]     delay calculator: calls=22164, total_wall_time=1.264s, mean_wall_time=0.057ms
[03/23 18:10:51    126s]     legalizer: calls=2509, total_wall_time=0.066s, mean_wall_time=0.026ms
[03/23 18:10:51    126s]     steiner router: calls=11706, total_wall_time=2.648s, mean_wall_time=0.226ms
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Primary reporting skew groups summary at end of CTS:
[03/23 18:10:51    126s]   ====================================================
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/23 18:10:51    126s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   worstDelay:setup.late    clk/typConstraintMode    0.256     0.290     0.034       0.100         0.029           0.015           0.268        0.008     100% {0.256, 0.290}
[03/23 18:10:51    126s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Skew group summary at end of CTS:
[03/23 18:10:51    126s]   =================================
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/23 18:10:51    126s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   worstDelay:setup.late    clk/typConstraintMode    0.256     0.290     0.034       0.100         0.029           0.015           0.268        0.008     100% {0.256, 0.290}
[03/23 18:10:51    126s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Found a total of 16 clock tree pins with a slew violation.
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Slew violation summary across all clock trees - Top 10 violating pins:
[03/23 18:10:51    126s]   ======================================================================
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Target and measured clock slews (in ns):
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   Half corner            Violation  Slew    Slew      Dont   Ideal  Target    Pin
[03/23 18:10:51    126s]                          amount     target  achieved  touch  net?   source    
[03/23 18:10:51    126s]                                                       net?                    
[03/23 18:10:51    126s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   worstDelay:setup.late    0.077    0.100    0.177    N      N      explicit  CTS_ccl_a_inv_00018/A
[03/23 18:10:51    126s]   worstDelay:setup.late    0.077    0.100    0.177    N      N      explicit  clk
[03/23 18:10:51    126s]   worstDelay:setup.late    0.016    0.100    0.116    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00012_clone/A
[03/23 18:10:51    126s]   worstDelay:setup.late    0.016    0.100    0.116    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00012/A
[03/23 18:10:51    126s]   worstDelay:setup.late    0.016    0.100    0.116    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00010/A
[03/23 18:10:51    126s]   worstDelay:setup.late    0.016    0.100    0.116    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00009/A
[03/23 18:10:51    126s]   worstDelay:setup.late    0.015    0.100    0.115    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00010_clone/A
[03/23 18:10:51    126s]   worstDelay:setup.late    0.015    0.100    0.115    N      N      explicit  CTS_ccl_a_inv_00003_clone/A
[03/23 18:10:51    126s]   worstDelay:setup.late    0.015    0.100    0.115    N      N      explicit  CTS_ccl_a_inv_00003/A
[03/23 18:10:51    126s]   worstDelay:setup.late    0.015    0.100    0.115    N      N      explicit  CTS_ccl_a_inv_00015/Y
[03/23 18:10:51    126s]   ----------------------------------------------------------------------------------------------------------------------
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Target sources:
[03/23 18:10:51    126s]   auto extracted - target was extracted from SDC.
[03/23 18:10:51    126s]   auto computed - target was computed when balancing trees.
[03/23 18:10:51    126s]   explicit - target is explicitly set via target_max_trans property.
[03/23 18:10:51    126s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[03/23 18:10:51    126s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Found 0 pins on nets marked dont_touch that have slew violations.
[03/23 18:10:51    126s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[03/23 18:10:51    126s]   Found 0 pins on nets marked ideal_network that have slew violations.
[03/23 18:10:51    126s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   
[03/23 18:10:51    126s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:10:51    126s] Synthesizing clock trees done.
[03/23 18:10:51    126s] Tidy Up And Update Timing...
[03/23 18:10:51    126s] External - Set all clocks to propagated mode...
[03/23 18:10:51    126s] Innovus updating I/O latencies
[03/23 18:10:51    127s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 18:10:51    127s] #################################################################################
[03/23 18:10:51    127s] # Design Stage: PreRoute
[03/23 18:10:51    127s] # Design Name: PE_top
[03/23 18:10:51    127s] # Design Mode: 130nm
[03/23 18:10:51    127s] # Analysis Mode: MMMC OCV 
[03/23 18:10:51    127s] # Parasitics Mode: No SPEF/RCDB 
[03/23 18:10:51    127s] # Signoff Settings: SI Off 
[03/23 18:10:51    127s] #################################################################################
[03/23 18:10:51    127s] Topological Sorting (REAL = 0:00:00.0, MEM = 3448.1M, InitMEM = 3448.1M)
[03/23 18:10:51    127s] Calculate early delays in OCV mode...
[03/23 18:10:51    127s] Calculate late delays in OCV mode...
[03/23 18:10:51    127s] Calculate late delays in OCV mode...
[03/23 18:10:51    127s] Calculate early delays in OCV mode...
[03/23 18:10:51    127s] Start delay calculation (fullDC) (6 T). (MEM=3450.1)
[03/23 18:10:51    127s] End AAE Lib Interpolated Model. (MEM=3470.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:51    127s] Total number of fetched objects 2681
[03/23 18:10:51    127s] Total number of fetched objects 2681
[03/23 18:10:51    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:51    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:51    127s] End delay calculation. (MEM=3832.5 CPU=0:00:00.2 REAL=0:00:00.0)
[03/23 18:10:52    127s] End delay calculation (fullDC). (MEM=3832.5 CPU=0:00:00.6 REAL=0:00:01.0)
[03/23 18:10:52    127s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 3832.5M) ***
[03/23 18:10:52    128s] Setting all clocks to propagated mode.
[03/23 18:10:52    128s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.4 real=0:00:00.9)
[03/23 18:10:52    128s] Clock DAG stats after update timingGraph:
[03/23 18:10:52    128s]   cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 18:10:52    128s]   sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:10:52    128s]   misc counts      : r=1, pp=0
[03/23 18:10:52    128s]   cell areas       : b=0.000um^2, i=417.600um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=417.600um^2
[03/23 18:10:52    128s]   cell capacitance : b=0.000pF, i=0.582pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.582pF
[03/23 18:10:52    128s]   sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:10:52    128s]   wire capacitance : top=0.000pF, trunk=0.127pF, leaf=1.021pF, total=1.148pF
[03/23 18:10:52    128s]   wire lengths     : top=0.000um, trunk=849.600um, leaf=6370.000um, total=7219.600um
[03/23 18:10:52    128s]   hp wire lengths  : top=0.000um, trunk=634.800um, leaf=2192.400um, total=2827.200um
[03/23 18:10:52    128s] Clock DAG net violations after update timingGraph:
[03/23 18:10:52    128s]   Remaining Transition : {count=3, worst=[0.077ns, 0.016ns, 0.008ns]} avg=0.034ns sd=0.038ns sum=0.101ns
[03/23 18:10:52    128s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/23 18:10:52    128s]   Trunk : target=0.100ns count=6 avg=0.105ns sd=0.040ns min=0.059ns max=0.177ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 18:10:52    128s]   Leaf  : target=0.100ns count=16 avg=0.081ns sd=0.013ns min=0.058ns max=0.100ns {2 <= 0.060ns, 4 <= 0.080ns, 7 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns}
[03/23 18:10:52    128s] Clock DAG library cell distribution after update timingGraph {count}:
[03/23 18:10:52    128s]    Invs: CLKINVX20TR: 19 CLKINVX16TR: 2 
[03/23 18:10:52    128s] Clock DAG hash after update timingGraph: 6641048696909649351 17279750173770173846
[03/23 18:10:52    128s] CTS services accumulated run-time stats after update timingGraph:
[03/23 18:10:52    128s]   delay calculator: calls=22164, total_wall_time=1.264s, mean_wall_time=0.057ms
[03/23 18:10:52    128s]   legalizer: calls=2509, total_wall_time=0.066s, mean_wall_time=0.026ms
[03/23 18:10:52    128s]   steiner router: calls=11706, total_wall_time=2.648s, mean_wall_time=0.226ms
[03/23 18:10:52    128s] Primary reporting skew groups after update timingGraph:
[03/23 18:10:52    128s]   skew_group clk/typConstraintMode: insertion delay [min=0.256, max=0.290, avg=0.268, sd=0.008], skew [0.034 vs 0.100], 100% {0.256, 0.290} (wid=0.043 ws=0.029) (gid=0.257 gs=0.023)
[03/23 18:10:52    128s]       min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:10:52    128s]       max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG98_S3/CK
[03/23 18:10:52    128s] Skew group summary after update timingGraph:
[03/23 18:10:52    128s]   skew_group clk/typConstraintMode: insertion delay [min=0.256, max=0.290, avg=0.268, sd=0.008], skew [0.034 vs 0.100], 100% {0.256, 0.290} (wid=0.043 ws=0.029) (gid=0.257 gs=0.023)
[03/23 18:10:52    128s] Logging CTS constraint violations...
[03/23 18:10:52    128s]   Clock tree clk has 3 slew violations.
[03/23 18:10:52    128s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (0.000,10.000), in power domain auto-default with half corner worstDelay:setup.late. The worst violation was at the pin clk with a slew time target of 0.100ns. Achieved a slew time of 0.177ns.
[03/23 18:10:52    128s] 
[03/23 18:10:52    128s] Type 'man IMPCCOPT-1007' for more detail.
[03/23 18:10:52    128s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 8 slew violations below cell CTS_ccl_a_inv_00015 (a lib_cell CLKINVX20TR) at (85.400,266.200), in power domain auto-default with half corner worstDelay:setup.late. The worst violation was at the pin buff_mult_arr0/CTS_ccl_a_inv_00009/A with a slew time target of 0.100ns. Achieved a slew time of 0.116ns.
[03/23 18:10:52    128s] 
[03/23 18:10:52    128s] Type 'man IMPCCOPT-1007' for more detail.
[03/23 18:10:52    128s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 6 slew violations below cell buff_mult_arr0/CTS_ccl_a_inv_00014 (a lib_cell CLKINVX20TR) at (77.000,287.800), in power domain auto-default with half corner worstDelay:setup.late. The worst violation was at the pin buff_mult_arr0/genblk1_3__buffer_mult0/CTS_ccl_a_inv_00005/A with a slew time target of 0.100ns. Achieved a slew time of 0.108ns.
[03/23 18:10:52    128s] 
[03/23 18:10:52    128s] Type 'man IMPCCOPT-1007' for more detail.
[03/23 18:10:52    128s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.100ns (+/- 0.050ns) for skew group clk/typConstraintMode. Achieved longest insertion delay of 0.290ns.
[03/23 18:10:52    128s] Type 'man IMPCCOPT-1026' for more detail.
[03/23 18:10:52    128s] Logging CTS constraint violations done.
[03/23 18:10:52    128s] Tidy Up And Update Timing done. (took cpu=0:00:01.5 real=0:00:01.0)
[03/23 18:10:52    128s] Runtime done. (took cpu=0:00:24.2 real=0:00:17.3)
[03/23 18:10:52    128s] Runtime Report Coverage % = 99.9
[03/23 18:10:52    128s] Runtime Summary
[03/23 18:10:52    128s] ===============
[03/23 18:10:52    128s] Clock Runtime:  (72%) Core CTS          12.55 (Init 1.06, Construction 6.21, Implementation 3.41, eGRPC 0.64, PostConditioning 0.57, Other 0.66)
[03/23 18:10:52    128s] Clock Runtime:  (19%) CTS services       3.31 (RefinePlace 0.61, EarlyGlobalClock 0.88, NanoRoute 1.71, ExtractRC 0.11, TimingAnalysis 0.00)
[03/23 18:10:52    128s] Clock Runtime:   (8%) Other CTS          1.44 (Init 0.19, CongRepair/EGR-DP 0.31, TimingUpdate 0.93, Other 0.00)
[03/23 18:10:52    128s] Clock Runtime: (100%) Total             17.30
[03/23 18:10:52    128s] 
[03/23 18:10:52    128s] 
[03/23 18:10:52    128s] Runtime Summary:
[03/23 18:10:52    128s] ================
[03/23 18:10:52    128s] 
[03/23 18:10:52    128s] ---------------------------------------------------------------------------------------------------------------------
[03/23 18:10:52    128s] wall   % time  children  called  name
[03/23 18:10:52    128s] ---------------------------------------------------------------------------------------------------------------------
[03/23 18:10:52    128s] 17.32  100.00   17.32      0       
[03/23 18:10:52    128s] 17.32  100.00   17.30      1     Runtime
[03/23 18:10:52    128s]  0.04    0.21    0.04      1     CCOpt::Phase::Initialization
[03/23 18:10:52    128s]  0.04    0.20    0.03      1       Check Prerequisites
[03/23 18:10:52    128s]  0.03    0.20    0.00      1         Leaving CCOpt scope - CheckPlace
[03/23 18:10:52    128s]  1.17    6.78    1.17      1     CCOpt::Phase::PreparingToBalance
[03/23 18:10:52    128s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[03/23 18:10:52    128s]  0.16    0.92    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/23 18:10:52    128s]  0.09    0.51    0.08      1       Legalization setup
[03/23 18:10:52    128s]  0.07    0.42    0.00      2         Leaving CCOpt scope - Initializing placement interface
[03/23 18:10:52    128s]  0.01    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/23 18:10:52    128s]  0.92    5.30    0.00      1       Validating CTS configuration
[03/23 18:10:52    128s]  0.00    0.00    0.00      1         Checking module port directions
[03/23 18:10:52    128s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 18:10:52    128s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[03/23 18:10:52    128s]  0.05    0.29    0.04      1     Preparing To Balance
[03/23 18:10:52    128s]  0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/23 18:10:52    128s]  0.04    0.22    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/23 18:10:52    128s]  7.11   41.05    7.11      1     CCOpt::Phase::Construction
[03/23 18:10:52    128s]  1.56    9.00    1.55      1       Stage::Clustering
[03/23 18:10:52    128s]  0.84    4.83    0.81      1         Clustering
[03/23 18:10:52    128s]  0.00    0.02    0.00      1           Initialize for clustering
[03/23 18:10:52    128s]  0.47    2.74    0.00      1           Bottom-up phase
[03/23 18:10:52    128s]  0.33    1.92    0.30      1           Legalizing clock trees
[03/23 18:10:52    128s]  0.24    1.36    0.00      1             Leaving CCOpt scope - ClockRefiner
[03/23 18:10:52    128s]  0.01    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[03/23 18:10:52    128s]  0.04    0.23    0.00      1             Leaving CCOpt scope - Initializing placement interface
[03/23 18:10:52    128s]  0.01    0.08    0.00      1             Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 18:10:52    128s]  0.72    4.14    0.68      1         CongRepair After Initial Clustering
[03/23 18:10:52    128s]  0.62    3.59    0.54      1           Leaving CCOpt scope - Early Global Route
[03/23 18:10:52    128s]  0.40    2.31    0.00      1             Early Global Route - eGR only step
[03/23 18:10:52    128s]  0.14    0.83    0.00      1             Congestion Repair
[03/23 18:10:52    128s]  0.04    0.24    0.00      1           Leaving CCOpt scope - extractRC
[03/23 18:10:52    128s]  0.01    0.09    0.00      1           Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 18:10:52    128s]  0.43    2.50    0.43      1       Stage::DRV Fixing
[03/23 18:10:52    128s]  0.42    2.41    0.00      1         Fixing clock tree slew time and max cap violations
[03/23 18:10:52    128s]  0.02    0.09    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[03/23 18:10:52    128s]  5.12   29.54    5.11      1       Stage::Insertion Delay Reduction
[03/23 18:10:52    128s]  0.50    2.91    0.00      1         Removing unnecessary root buffering
[03/23 18:10:52    128s]  0.01    0.05    0.00      1         Removing unconstrained drivers
[03/23 18:10:52    128s]  0.04    0.21    0.00      1         Reducing insertion delay 1
[03/23 18:10:52    128s]  1.89   10.93    0.00      1         Removing longest path buffering
[03/23 18:10:52    128s]  2.67   15.44    0.00      1         Reducing insertion delay 2
[03/23 18:10:52    128s]  3.46   19.99    3.46      1     CCOpt::Phase::Implementation
[03/23 18:10:52    128s]  0.37    2.12    0.36      1       Stage::Reducing Power
[03/23 18:10:52    128s]  0.06    0.35    0.00      1         Improving clock tree routing
[03/23 18:10:52    128s]  0.29    1.68    0.00      1         Reducing clock tree power 1
[03/23 18:10:52    128s]  0.00    0.02    0.00      3           Legalizing clock trees
[03/23 18:10:52    128s]  0.01    0.07    0.00      1         Reducing clock tree power 2
[03/23 18:10:52    128s]  0.32    1.86    0.30      1       Stage::Balancing
[03/23 18:10:52    128s]  0.19    1.11    0.18      1         Approximately balancing fragments step
[03/23 18:10:52    128s]  0.06    0.33    0.00      1           Resolve constraints - Approximately balancing fragments
[03/23 18:10:52    128s]  0.02    0.11    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[03/23 18:10:52    128s]  0.02    0.11    0.00      1           Moving gates to improve sub-tree skew
[03/23 18:10:52    128s]  0.08    0.43    0.00      1           Approximately balancing fragments bottom up
[03/23 18:10:52    128s]  0.01    0.06    0.00      1           Approximately balancing fragments, wire and cell delays
[03/23 18:10:52    128s]  0.02    0.10    0.00      1         Improving fragments clock skew
[03/23 18:10:52    128s]  0.06    0.37    0.05      1         Approximately balancing step
[03/23 18:10:52    128s]  0.03    0.20    0.00      1           Resolve constraints - Approximately balancing
[03/23 18:10:52    128s]  0.02    0.10    0.00      1           Approximately balancing, wire and cell delays
[03/23 18:10:52    128s]  0.01    0.06    0.00      1         Fixing clock tree overload
[03/23 18:10:52    128s]  0.01    0.08    0.00      1         Approximately balancing paths
[03/23 18:10:52    128s]  2.71   15.64    2.68      1       Stage::Polishing
[03/23 18:10:52    128s]  0.01    0.09    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 18:10:52    128s]  0.01    0.05    0.00      1         Merging balancing drivers for power
[03/23 18:10:52    128s]  0.01    0.09    0.00      1         Improving clock skew
[03/23 18:10:52    128s]  1.11    6.43    1.08      1         Moving gates to reduce wire capacitance
[03/23 18:10:52    128s]  0.02    0.10    0.00      2           Artificially removing short and long paths
[03/23 18:10:52    128s]  0.18    1.07    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[03/23 18:10:52    128s]  0.00    0.01    0.00      1             Legalizing clock trees
[03/23 18:10:52    128s]  0.34    1.97    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[03/23 18:10:52    128s]  0.00    0.01    0.00      1             Legalizing clock trees
[03/23 18:10:52    128s]  0.16    0.92    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[03/23 18:10:52    128s]  0.00    0.01    0.00      1             Legalizing clock trees
[03/23 18:10:52    128s]  0.38    2.19    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[03/23 18:10:52    128s]  0.00    0.01    0.00      1             Legalizing clock trees
[03/23 18:10:52    128s]  0.13    0.74    0.01      1         Reducing clock tree power 3
[03/23 18:10:52    128s]  0.01    0.03    0.00      1           Artificially removing short and long paths
[03/23 18:10:52    128s]  0.00    0.01    0.00      1           Legalizing clock trees
[03/23 18:10:52    128s]  0.81    4.70    0.00      1         Improving insertion delay
[03/23 18:10:52    128s]  0.59    3.40    0.53      1         Wire Opt OverFix
[03/23 18:10:52    128s]  0.50    2.86    0.47      1           Wire Reduction extra effort
[03/23 18:10:52    128s]  0.01    0.03    0.00      1             Artificially removing short and long paths
[03/23 18:10:52    128s]  0.01    0.07    0.00      1             Global shorten wires A0
[03/23 18:10:52    128s]  0.34    1.96    0.00      2             Move For Wirelength - core
[03/23 18:10:52    128s]  0.01    0.06    0.00      1             Global shorten wires A1
[03/23 18:10:52    128s]  0.08    0.49    0.00      1             Global shorten wires B
[03/23 18:10:52    128s]  0.02    0.10    0.00      1             Move For Wirelength - branch
[03/23 18:10:52    128s]  0.04    0.21    0.04      1           Optimizing orientation
[03/23 18:10:52    128s]  0.04    0.21    0.00      1             FlipOpt
[03/23 18:10:52    128s]  0.06    0.37    0.06      1       Stage::Updating netlist
[03/23 18:10:52    128s]  0.01    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/23 18:10:52    128s]  0.05    0.29    0.00      1         Leaving CCOpt scope - ClockRefiner
[03/23 18:10:52    128s]  1.23    7.12    1.14      1     CCOpt::Phase::eGRPC
[03/23 18:10:52    128s]  0.42    2.42    0.40      1       Leaving CCOpt scope - Routing Tools
[03/23 18:10:52    128s]  0.40    2.30    0.00      1         Early Global Route - eGR only step
[03/23 18:10:52    128s]  0.04    0.22    0.00      1       Leaving CCOpt scope - extractRC
[03/23 18:10:52    128s]  0.04    0.21    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/23 18:10:52    128s]  0.01    0.05    0.01      1       Reset bufferability constraints
[03/23 18:10:52    128s]  0.01    0.05    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 18:10:52    128s]  0.03    0.17    0.01      1       eGRPC Moving buffers
[03/23 18:10:52    128s]  0.01    0.05    0.00      1         Violation analysis
[03/23 18:10:52    128s]  0.02    0.13    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[03/23 18:10:52    128s]  0.00    0.02    0.00      1         Artificially removing long paths
[03/23 18:10:52    128s]  0.00    0.01    0.00      1         Reverting Artificially removing long paths
[03/23 18:10:52    128s]  0.15    0.85    0.00      1       eGRPC Fixing DRVs
[03/23 18:10:52    128s]  0.01    0.05    0.00      1       Reconnecting optimized routes
[03/23 18:10:52    128s]  0.03    0.17    0.00      1       Violation analysis
[03/23 18:10:52    128s]  0.23    1.34    0.00      1       Moving clock insts towards fanout
[03/23 18:10:52    128s]  0.01    0.03    0.00      1       Cloning clock nodes to reduce slew violations.
[03/23 18:10:52    128s]  0.01    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/23 18:10:52    128s]  0.16    0.92    0.00      1       Leaving CCOpt scope - ClockRefiner
[03/23 18:10:52    128s]  2.48   14.35    2.45      1     CCOpt::Phase::Routing
[03/23 18:10:52    128s]  2.39   13.83    2.30      1       Leaving CCOpt scope - Routing Tools
[03/23 18:10:52    128s]  0.42    2.42    0.00      1         Early Global Route - eGR->Nr High Frequency step
[03/23 18:10:52    128s]  1.71    9.90    0.00      1         NanoRoute
[03/23 18:10:52    128s]  0.16    0.94    0.00      1         Route Remaining Unrouted Nets
[03/23 18:10:52    128s]  0.03    0.18    0.00      1       Leaving CCOpt scope - extractRC
[03/23 18:10:52    128s]  0.03    0.17    0.00      1       Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 18:10:52    128s]  0.73    4.24    0.69      1     CCOpt::Phase::PostConditioning
[03/23 18:10:52    128s]  0.03    0.20    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/23 18:10:52    128s]  0.00    0.00    0.00      1       Reset bufferability constraints
[03/23 18:10:52    128s]  0.04    0.24    0.00      1       PostConditioning Upsizing To Fix DRVs
[03/23 18:10:52    128s]  0.07    0.38    0.00      1       Recomputing CTS skew targets
[03/23 18:10:52    128s]  0.17    0.96    0.00      1       PostConditioning Fixing DRVs
[03/23 18:10:52    128s]  0.18    1.03    0.00      1       Buffering to fix DRVs
[03/23 18:10:52    128s]  0.00    0.03    0.00      1       Reconnecting optimized routes
[03/23 18:10:52    128s]  0.01    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/23 18:10:52    128s]  0.17    0.97    0.00      1       Leaving CCOpt scope - ClockRefiner
[03/23 18:10:52    128s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[03/23 18:10:52    128s]  0.02    0.14    0.00      1       Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 18:10:52    128s]  0.02    0.14    0.00      1     Post-balance tidy up or trial balance steps
[03/23 18:10:52    128s]  0.99    5.72    0.93      1     Tidy Up And Update Timing
[03/23 18:10:52    128s]  0.93    5.40    0.00      1       External - Set all clocks to propagated mode
[03/23 18:10:52    128s] ---------------------------------------------------------------------------------------------------------------------
[03/23 18:10:52    128s] 
[03/23 18:10:52    128s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 18:10:52    128s] Synthesizing clock trees with CCOpt done.
[03/23 18:10:52    128s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 18:10:52    128s] Type 'man IMPSP-9025' for more detail.
[03/23 18:10:52    128s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2019.9M, totSessionCpu=0:02:08 **
[03/23 18:10:52    128s] GigaOpt running with 6 threads.
[03/23 18:10:52    128s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:08.2/0:07:09.7 (0.3), mem = 2867.3M
[03/23 18:10:52    128s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 18:10:52    128s] OPERPROF: Starting DPlace-Init at level 1, MEM:2937.8M, EPOCH TIME: 1679609452.389953
[03/23 18:10:52    128s] Processing tracks to init pin-track alignment.
[03/23 18:10:52    128s] z: 2, totalTracks: 1
[03/23 18:10:52    128s] z: 4, totalTracks: 1
[03/23 18:10:52    128s] z: 6, totalTracks: 1
[03/23 18:10:52    128s] z: 8, totalTracks: 1
[03/23 18:10:52    128s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:52    128s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2937.8M, EPOCH TIME: 1679609452.394364
[03/23 18:10:52    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:52    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:52    128s] 
[03/23 18:10:52    128s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:52    128s] OPERPROF:     Starting CMU at level 3, MEM:2970.8M, EPOCH TIME: 1679609452.412171
[03/23 18:10:52    128s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.003, MEM:3002.8M, EPOCH TIME: 1679609452.415600
[03/23 18:10:52    128s] 
[03/23 18:10:52    128s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:10:52    128s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.022, MEM:2906.8M, EPOCH TIME: 1679609452.416598
[03/23 18:10:52    128s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2906.8M, EPOCH TIME: 1679609452.416678
[03/23 18:10:52    128s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:2906.8M, EPOCH TIME: 1679609452.420904
[03/23 18:10:52    128s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2906.8MB).
[03/23 18:10:52    128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.032, MEM:2906.8M, EPOCH TIME: 1679609452.421906
[03/23 18:10:52    128s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2906.8M, EPOCH TIME: 1679609452.422040
[03/23 18:10:52    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:10:52    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:52    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:52    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:52    128s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:2906.8M, EPOCH TIME: 1679609452.427266
[03/23 18:10:52    128s] 
[03/23 18:10:52    128s] Creating Lib Analyzer ...
[03/23 18:10:52    128s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:10:52    128s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:10:52    128s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:10:52    128s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 18:10:52    128s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:10:52    128s] 
[03/23 18:10:52    128s] {RT rc-typ 0 4 4 0}
[03/23 18:10:53    129s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:09 mem=2912.8M
[03/23 18:10:53    129s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:09 mem=2912.8M
[03/23 18:10:53    129s] Creating Lib Analyzer, finished. 
[03/23 18:10:53    129s] Effort level <high> specified for reg2reg path_group
[03/23 18:10:53    129s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2129.7M, totSessionCpu=0:02:09 **
[03/23 18:10:53    129s] *** optDesign -postCTS ***
[03/23 18:10:53    129s] DRC Margin: user margin 0.1; extra margin 0.2
[03/23 18:10:53    129s] Hold Target Slack: user slack 0.05
[03/23 18:10:53    129s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/23 18:10:53    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2914.8M, EPOCH TIME: 1679609453.155292
[03/23 18:10:53    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    129s] 
[03/23 18:10:53    129s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:53    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.017, MEM:2914.8M, EPOCH TIME: 1679609453.171861
[03/23 18:10:53    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:10:53    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    129s] Multi-VT timing optimization disabled based on library information.
[03/23 18:10:53    129s] 
[03/23 18:10:53    129s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:10:53    129s] Deleting Lib Analyzer.
[03/23 18:10:53    129s] 
[03/23 18:10:53    129s] TimeStamp Deleting Cell Server End ...
[03/23 18:10:53    129s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 18:10:53    129s] 
[03/23 18:10:53    129s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:10:53    129s] Summary for sequential cells identification: 
[03/23 18:10:53    129s]   Identified SBFF number: 112
[03/23 18:10:53    129s]   Identified MBFF number: 0
[03/23 18:10:53    129s]   Identified SB Latch number: 0
[03/23 18:10:53    129s]   Identified MB Latch number: 0
[03/23 18:10:53    129s]   Not identified SBFF number: 8
[03/23 18:10:53    129s]   Not identified MBFF number: 0
[03/23 18:10:53    129s]   Not identified SB Latch number: 0
[03/23 18:10:53    129s]   Not identified MB Latch number: 0
[03/23 18:10:53    129s]   Number of sequential cells which are not FFs: 34
[03/23 18:10:53    129s]  Visiting view : setupAnalysis
[03/23 18:10:53    129s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:10:53    129s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:10:53    129s]  Visiting view : holdAnalysis
[03/23 18:10:53    129s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:10:53    129s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:10:53    129s] TLC MultiMap info (StdDelay):
[03/23 18:10:53    129s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:10:53    129s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:10:53    129s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:10:53    129s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:10:53    129s]  Setting StdDelay to: 22.7ps
[03/23 18:10:53    129s] 
[03/23 18:10:53    129s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:10:53    129s] 
[03/23 18:10:53    129s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:10:53    129s] 
[03/23 18:10:53    129s] TimeStamp Deleting Cell Server End ...
[03/23 18:10:53    129s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2912.8M, EPOCH TIME: 1679609453.247984
[03/23 18:10:53    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    129s] All LLGs are deleted
[03/23 18:10:53    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2912.8M, EPOCH TIME: 1679609453.248142
[03/23 18:10:53    129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2912.8M, EPOCH TIME: 1679609453.248208
[03/23 18:10:53    129s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2908.8M, EPOCH TIME: 1679609453.248640
[03/23 18:10:53    129s] Start to check current routing status for nets...
[03/23 18:10:53    129s] All nets are already routed correctly.
[03/23 18:10:53    129s] End to check current routing status for nets (mem=2908.8M)
[03/23 18:10:53    129s] All LLGs are deleted
[03/23 18:10:53    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    129s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2908.8M, EPOCH TIME: 1679609453.260890
[03/23 18:10:53    129s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2908.8M, EPOCH TIME: 1679609453.261162
[03/23 18:10:53    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2908.8M, EPOCH TIME: 1679609453.261922
[03/23 18:10:53    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    129s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2972.8M, EPOCH TIME: 1679609453.264140
[03/23 18:10:53    129s] Max number of tech site patterns supported in site array is 256.
[03/23 18:10:53    129s] Core basic site is IBM13SITE
[03/23 18:10:53    129s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2972.8M, EPOCH TIME: 1679609453.279926
[03/23 18:10:53    129s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:10:53    129s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:10:53    129s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.006, MEM:3004.8M, EPOCH TIME: 1679609453.285877
[03/23 18:10:53    129s] Fast DP-INIT is on for default
[03/23 18:10:53    129s] Atter site array init, number of instance map data is 0.
[03/23 18:10:53    129s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.026, REAL:0.024, MEM:3004.8M, EPOCH TIME: 1679609453.288034
[03/23 18:10:53    129s] 
[03/23 18:10:53    129s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:53    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.029, MEM:2908.8M, EPOCH TIME: 1679609453.290516
[03/23 18:10:53    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:10:53    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    129s] Starting delay calculation for Setup views
[03/23 18:10:53    129s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 18:10:53    129s] #################################################################################
[03/23 18:10:53    129s] # Design Stage: PreRoute
[03/23 18:10:53    129s] # Design Name: PE_top
[03/23 18:10:53    129s] # Design Mode: 130nm
[03/23 18:10:53    129s] # Analysis Mode: MMMC OCV 
[03/23 18:10:53    129s] # Parasitics Mode: No SPEF/RCDB 
[03/23 18:10:53    129s] # Signoff Settings: SI Off 
[03/23 18:10:53    129s] #################################################################################
[03/23 18:10:53    129s] Topological Sorting (REAL = 0:00:00.0, MEM = 2906.8M, InitMEM = 2906.8M)
[03/23 18:10:53    129s] Calculate early delays in OCV mode...
[03/23 18:10:53    129s] Calculate late delays in OCV mode...
[03/23 18:10:53    129s] Start delay calculation (fullDC) (6 T). (MEM=2906.82)
[03/23 18:10:53    129s] End AAE Lib Interpolated Model. (MEM=2926.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:53    130s] Total number of fetched objects 2681
[03/23 18:10:53    130s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:10:53    130s] End delay calculation. (MEM=3162.16 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 18:10:53    130s] End delay calculation (fullDC). (MEM=3162.16 CPU=0:00:00.6 REAL=0:00:00.0)
[03/23 18:10:53    130s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3162.2M) ***
[03/23 18:10:53    130s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:02:10 mem=3170.2M)
[03/23 18:10:53    130s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  0.037  |  0.040  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3200.7M, EPOCH TIME: 1679609453.771393
[03/23 18:10:53    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    130s] 
[03/23 18:10:53    130s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:53    130s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.017, MEM:3202.2M, EPOCH TIME: 1679609453.788379
[03/23 18:10:53    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:10:53    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    130s] Density: 38.057%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2181.7M, totSessionCpu=0:02:10 **
[03/23 18:10:53    130s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.3/0:00:01.5 (1.5), totSession cpu/real = 0:02:10.5/0:07:11.2 (0.3), mem = 2958.2M
[03/23 18:10:53    130s] 
[03/23 18:10:53    130s] =============================================================================================
[03/23 18:10:53    130s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.14-s109_1
[03/23 18:10:53    130s] =============================================================================================
[03/23 18:10:53    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:10:53    130s] ---------------------------------------------------------------------------------------------
[03/23 18:10:53    130s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:53    130s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.4 % )     0:00:00.5 /  0:00:01.1    2.1
[03/23 18:10:53    130s] [ DrvReport              ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.5
[03/23 18:10:53    130s] [ CellServerInit         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 18:10:53    130s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  43.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 18:10:53    130s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:53    130s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:53    130s] [ TimingUpdate           ]      1   0:00:00.2  (  14.6 % )     0:00:00.4 /  0:00:00.9    2.3
[03/23 18:10:53    130s] [ FullDelayCalc          ]      1   0:00:00.2  (  12.0 % )     0:00:00.2 /  0:00:00.6    3.4
[03/23 18:10:53    130s] [ TimingReport           ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    2.1
[03/23 18:10:53    130s] [ MISC                   ]          0:00:00.3  (  20.4 % )     0:00:00.3 /  0:00:00.5    1.5
[03/23 18:10:53    130s] ---------------------------------------------------------------------------------------------
[03/23 18:10:53    130s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:02.3    1.5
[03/23 18:10:53    130s] ---------------------------------------------------------------------------------------------
[03/23 18:10:53    130s] 
[03/23 18:10:53    130s] ** INFO : this run is activating low effort ccoptDesign flow
[03/23 18:10:53    130s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:10:53    130s] ### Creating PhyDesignMc. totSessionCpu=0:02:10 mem=2958.2M
[03/23 18:10:53    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:2958.2M, EPOCH TIME: 1679609453.801309
[03/23 18:10:53    130s] Processing tracks to init pin-track alignment.
[03/23 18:10:53    130s] z: 2, totalTracks: 1
[03/23 18:10:53    130s] z: 4, totalTracks: 1
[03/23 18:10:53    130s] z: 6, totalTracks: 1
[03/23 18:10:53    130s] z: 8, totalTracks: 1
[03/23 18:10:53    130s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:53    130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2958.2M, EPOCH TIME: 1679609453.805722
[03/23 18:10:53    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    130s] 
[03/23 18:10:53    130s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:53    130s] 
[03/23 18:10:53    130s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:10:53    130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.026, MEM:2958.2M, EPOCH TIME: 1679609453.831582
[03/23 18:10:53    130s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2958.2M, EPOCH TIME: 1679609453.831679
[03/23 18:10:53    130s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2958.2M, EPOCH TIME: 1679609453.833412
[03/23 18:10:53    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2958.2MB).
[03/23 18:10:53    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:2958.2M, EPOCH TIME: 1679609453.833840
[03/23 18:10:53    130s] InstCnt mismatch: prevInstCnt = 2593, ttlInstCnt = 2614
[03/23 18:10:53    130s] TotalInstCnt at PhyDesignMc Initialization: 2614
[03/23 18:10:53    130s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:11 mem=2958.2M
[03/23 18:10:53    130s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2958.2M, EPOCH TIME: 1679609453.836566
[03/23 18:10:53    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:10:53    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:53    130s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.003, MEM:2958.2M, EPOCH TIME: 1679609453.839604
[03/23 18:10:53    130s] TotalInstCnt at PhyDesignMc Destruction: 2614
[03/23 18:10:53    130s] OPTC: m1 20.0 20.0
[03/23 18:10:53    130s] #optDebug: fT-E <X 2 0 0 1>
[03/23 18:10:53    130s] 
[03/23 18:10:53    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:10:53    130s] Summary for sequential cells identification: 
[03/23 18:10:53    130s]   Identified SBFF number: 112
[03/23 18:10:53    130s]   Identified MBFF number: 0
[03/23 18:10:53    130s]   Identified SB Latch number: 0
[03/23 18:10:53    130s]   Identified MB Latch number: 0
[03/23 18:10:53    130s]   Not identified SBFF number: 8
[03/23 18:10:53    130s]   Not identified MBFF number: 0
[03/23 18:10:53    130s]   Not identified SB Latch number: 0
[03/23 18:10:53    130s]   Not identified MB Latch number: 0
[03/23 18:10:53    130s]   Number of sequential cells which are not FFs: 34
[03/23 18:10:53    130s]  Visiting view : setupAnalysis
[03/23 18:10:53    130s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:10:53    130s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:10:53    130s]  Visiting view : holdAnalysis
[03/23 18:10:53    130s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:10:53    130s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:10:53    130s] TLC MultiMap info (StdDelay):
[03/23 18:10:53    130s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:10:53    130s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:10:53    130s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:10:53    130s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:10:53    130s]  Setting StdDelay to: 22.7ps
[03/23 18:10:53    130s] 
[03/23 18:10:53    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:10:53    130s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.4
[03/23 18:10:53    130s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 18:10:53    130s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:10.8/0:07:11.4 (0.3), mem = 2931.2M
[03/23 18:10:53    130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.10
[03/23 18:10:53    130s] ### Creating RouteCongInterface, started
[03/23 18:10:53    130s] 
[03/23 18:10:53    130s] Creating Lib Analyzer ...
[03/23 18:10:53    130s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:10:54    130s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:10:54    130s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:10:54    130s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:10:54    130s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:10:54    130s] 
[03/23 18:10:54    130s] {RT rc-typ 0 4 4 0}
[03/23 18:10:54    131s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:12 mem=2967.2M
[03/23 18:10:54    131s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:12 mem=2967.2M
[03/23 18:10:54    131s] Creating Lib Analyzer, finished. 
[03/23 18:10:54    131s] #optDebug: Start CG creation (mem=2967.2M)
[03/23 18:10:54    131s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/23 18:10:54    131s] (cpu=0:00:00.1, mem=3042.2M)
[03/23 18:10:54    131s]  ...processing cgPrt (cpu=0:00:00.1, mem=3042.2M)
[03/23 18:10:54    131s]  ...processing cgEgp (cpu=0:00:00.1, mem=3042.2M)
[03/23 18:10:54    131s]  ...processing cgPbk (cpu=0:00:00.1, mem=3042.2M)
[03/23 18:10:54    131s]  ...processing cgNrb(cpu=0:00:00.1, mem=3042.2M)
[03/23 18:10:54    131s]  ...processing cgObs (cpu=0:00:00.1, mem=3042.2M)
[03/23 18:10:54    131s]  ...processing cgCon (cpu=0:00:00.1, mem=3042.2M)
[03/23 18:10:54    131s]  ...processing cgPdm (cpu=0:00:00.1, mem=3042.2M)
[03/23 18:10:54    131s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3042.2M)
[03/23 18:10:54    131s] {MMLU 22 22 2681}
[03/23 18:10:54    131s] ### Creating LA Mngr. totSessionCpu=0:02:12 mem=3042.2M
[03/23 18:10:54    131s] ### Creating LA Mngr, finished. totSessionCpu=0:02:12 mem=3042.2M
[03/23 18:10:54    131s] 
[03/23 18:10:54    131s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 18:10:54    131s] 
[03/23 18:10:54    131s] #optDebug: {0, 1.000}
[03/23 18:10:54    131s] ### Creating RouteCongInterface, finished
[03/23 18:10:54    131s] Updated routing constraints on 0 nets.
[03/23 18:10:54    131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.10
[03/23 18:10:54    131s] Bottom Preferred Layer:
[03/23 18:10:54    131s] +-----------+------------+----------+
[03/23 18:10:54    131s] |   Layer   |    CLK     |   Rule   |
[03/23 18:10:54    131s] +-----------+------------+----------+
[03/23 18:10:54    131s] | M3 (z=3)  |         22 | default  |
[03/23 18:10:54    131s] +-----------+------------+----------+
[03/23 18:10:54    131s] Via Pillar Rule:
[03/23 18:10:54    131s]     None
[03/23 18:10:54    131s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:11.6/0:07:12.1 (0.3), mem = 3042.2M
[03/23 18:10:54    131s] 
[03/23 18:10:54    131s] =============================================================================================
[03/23 18:10:54    131s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.14-s109_1
[03/23 18:10:54    131s] =============================================================================================
[03/23 18:10:54    131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:10:54    131s] ---------------------------------------------------------------------------------------------
[03/23 18:10:54    131s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  90.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 18:10:54    131s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.4 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 18:10:54    131s] [ MISC                   ]          0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:54    131s] ---------------------------------------------------------------------------------------------
[03/23 18:10:54    131s]  CongRefineRouteType #1 TOTAL       0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 18:10:54    131s] ---------------------------------------------------------------------------------------------
[03/23 18:10:54    131s] 
[03/23 18:10:54    131s] End: GigaOpt Route Type Constraints Refinement
[03/23 18:10:54    131s] *** Starting optimizing excluded clock nets MEM= 3042.2M) ***
[03/23 18:10:54    131s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3042.2M) ***
[03/23 18:10:54    131s] *** Starting optimizing excluded clock nets MEM= 3042.2M) ***
[03/23 18:10:54    131s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3042.2M) ***
[03/23 18:10:54    131s] Info: Done creating the CCOpt slew target map.
[03/23 18:10:54    131s] Begin: GigaOpt high fanout net optimization
[03/23 18:10:54    131s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 18:10:54    131s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 18:10:54    131s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:11.6/0:07:12.1 (0.3), mem = 3042.2M
[03/23 18:10:54    131s] Info: 22 nets with fixed/cover wires excluded.
[03/23 18:10:54    131s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:10:54    131s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.11
[03/23 18:10:54    131s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:10:54    131s] ### Creating PhyDesignMc. totSessionCpu=0:02:12 mem=3042.2M
[03/23 18:10:54    131s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:10:54    131s] OPERPROF: Starting DPlace-Init at level 1, MEM:3042.2M, EPOCH TIME: 1679609454.755341
[03/23 18:10:54    131s] Processing tracks to init pin-track alignment.
[03/23 18:10:54    131s] z: 2, totalTracks: 1
[03/23 18:10:54    131s] z: 4, totalTracks: 1
[03/23 18:10:54    131s] z: 6, totalTracks: 1
[03/23 18:10:54    131s] z: 8, totalTracks: 1
[03/23 18:10:54    131s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:54    131s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3042.2M, EPOCH TIME: 1679609454.759754
[03/23 18:10:54    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:54    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:54    131s] 
[03/23 18:10:54    131s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:54    131s] 
[03/23 18:10:54    131s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:10:54    131s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.023, MEM:3042.2M, EPOCH TIME: 1679609454.782560
[03/23 18:10:54    131s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3042.2M, EPOCH TIME: 1679609454.782669
[03/23 18:10:54    131s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3042.2M, EPOCH TIME: 1679609454.784628
[03/23 18:10:54    131s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3042.2MB).
[03/23 18:10:54    131s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.030, MEM:3042.2M, EPOCH TIME: 1679609454.785134
[03/23 18:10:54    131s] TotalInstCnt at PhyDesignMc Initialization: 2614
[03/23 18:10:54    131s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:12 mem=3042.2M
[03/23 18:10:54    131s] ### Creating RouteCongInterface, started
[03/23 18:10:54    131s] 
[03/23 18:10:54    131s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 18:10:54    131s] 
[03/23 18:10:54    131s] #optDebug: {0, 1.000}
[03/23 18:10:54    131s] ### Creating RouteCongInterface, finished
[03/23 18:10:54    131s] ### Creating LA Mngr. totSessionCpu=0:02:12 mem=3042.2M
[03/23 18:10:54    131s] ### Creating LA Mngr, finished. totSessionCpu=0:02:12 mem=3042.2M
[03/23 18:10:55    131s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:10:55    131s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:10:55    131s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:10:55    131s] Total-nets :: 2681, Stn-nets :: 2, ratio :: 0.074599 %, Total-len 69809.6, Stn-len 372
[03/23 18:10:55    131s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3155.2M, EPOCH TIME: 1679609455.063987
[03/23 18:10:55    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:10:55    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:55    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:55    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:55    131s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:3003.9M, EPOCH TIME: 1679609455.068972
[03/23 18:10:55    131s] TotalInstCnt at PhyDesignMc Destruction: 2614
[03/23 18:10:55    131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.11
[03/23 18:10:55    131s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.1), totSession cpu/real = 0:02:12.0/0:07:12.5 (0.3), mem = 3003.9M
[03/23 18:10:55    131s] 
[03/23 18:10:55    131s] =============================================================================================
[03/23 18:10:55    131s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.14-s109_1
[03/23 18:10:55    131s] =============================================================================================
[03/23 18:10:55    131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:10:55    131s] ---------------------------------------------------------------------------------------------
[03/23 18:10:55    131s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:55    131s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.8 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 18:10:55    131s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:55    131s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:55    131s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:55    131s] [ MISC                   ]          0:00:00.3  (  84.9 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 18:10:55    131s] ---------------------------------------------------------------------------------------------
[03/23 18:10:55    131s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.4    1.1
[03/23 18:10:55    131s] ---------------------------------------------------------------------------------------------
[03/23 18:10:55    131s] 
[03/23 18:10:55    131s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 18:10:55    131s] End: GigaOpt high fanout net optimization
[03/23 18:10:55    132s] Activate optFanout-based MLT
[03/23 18:10:55    132s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 18:10:55    132s] Deleting Lib Analyzer.
[03/23 18:10:55    132s] Begin: GigaOpt Global Optimization
[03/23 18:10:55    132s] *info: use new DP (enabled)
[03/23 18:10:55    132s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/23 18:10:55    132s] Info: 22 nets with fixed/cover wires excluded.
[03/23 18:10:55    132s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:10:55    132s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:12.1/0:07:12.5 (0.3), mem = 3004.6M
[03/23 18:10:55    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.12
[03/23 18:10:55    132s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:10:55    132s] ### Creating PhyDesignMc. totSessionCpu=0:02:12 mem=3004.6M
[03/23 18:10:55    132s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:10:55    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:3004.6M, EPOCH TIME: 1679609455.155199
[03/23 18:10:55    132s] Processing tracks to init pin-track alignment.
[03/23 18:10:55    132s] z: 2, totalTracks: 1
[03/23 18:10:55    132s] z: 4, totalTracks: 1
[03/23 18:10:55    132s] z: 6, totalTracks: 1
[03/23 18:10:55    132s] z: 8, totalTracks: 1
[03/23 18:10:55    132s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:55    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3004.6M, EPOCH TIME: 1679609455.159677
[03/23 18:10:55    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:55    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:55    132s] 
[03/23 18:10:55    132s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:55    132s] 
[03/23 18:10:55    132s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:10:55    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.021, MEM:3004.6M, EPOCH TIME: 1679609455.180262
[03/23 18:10:55    132s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3004.6M, EPOCH TIME: 1679609455.180393
[03/23 18:10:55    132s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3004.6M, EPOCH TIME: 1679609455.182366
[03/23 18:10:55    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3004.6MB).
[03/23 18:10:55    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.028, MEM:3004.6M, EPOCH TIME: 1679609455.183257
[03/23 18:10:55    132s] TotalInstCnt at PhyDesignMc Initialization: 2614
[03/23 18:10:55    132s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:12 mem=3004.6M
[03/23 18:10:55    132s] ### Creating RouteCongInterface, started
[03/23 18:10:55    132s] 
[03/23 18:10:55    132s] Creating Lib Analyzer ...
[03/23 18:10:55    132s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:10:55    132s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:10:55    132s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:10:55    132s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:10:55    132s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:10:55    132s] 
[03/23 18:10:55    132s] {RT rc-typ 0 4 4 0}
[03/23 18:10:55    132s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:13 mem=3004.6M
[03/23 18:10:55    132s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:13 mem=3004.6M
[03/23 18:10:55    132s] Creating Lib Analyzer, finished. 
[03/23 18:10:55    132s] 
[03/23 18:10:55    132s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 18:10:55    132s] 
[03/23 18:10:55    132s] #optDebug: {0, 1.000}
[03/23 18:10:55    132s] ### Creating RouteCongInterface, finished
[03/23 18:10:55    132s] ### Creating LA Mngr. totSessionCpu=0:02:13 mem=3004.6M
[03/23 18:10:55    132s] ### Creating LA Mngr, finished. totSessionCpu=0:02:13 mem=3004.6M
[03/23 18:10:56    133s] *info: 22 clock nets excluded
[03/23 18:10:56    133s] *info: 1 no-driver net excluded.
[03/23 18:10:56    133s] *info: 22 nets with fixed/cover wires excluded.
[03/23 18:10:56    133s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3328.5M, EPOCH TIME: 1679609456.304704
[03/23 18:10:56    133s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3328.5M, EPOCH TIME: 1679609456.304856
[03/23 18:10:56    133s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 18:10:56    133s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 18:10:56    133s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:10:56    133s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:10:56    133s] ** GigaOpt Global Opt WNS Slack 0.037  TNS Slack 0.000 
[03/23 18:10:56    133s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:10:56    133s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 18:10:56    133s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:10:56    133s] |   0.037|   0.000|   38.06%|   0:00:00.0| 3330.5M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:10:56    133s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:10:56    133s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:10:56    133s] |   0.037|   0.000|   38.07%|   0:00:00.0| 3495.6M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:10:56    133s] |   0.037|   0.000|   38.07%|   0:00:00.0| 3495.6M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:10:56    133s] |   0.037|   0.000|   38.07%|   0:00:00.0| 3495.6M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:10:56    133s] |   0.037|   0.000|   38.08%|   0:00:00.0| 3516.6M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:10:56    133s] |   0.037|   0.000|   38.08%|   0:00:00.0| 3519.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:10:56    133s] |   0.037|   0.000|   38.08%|   0:00:00.0| 3519.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:10:56    133s] |   0.037|   0.000|   38.08%|   0:00:00.0| 3519.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:10:56    133s] |   0.037|   0.000|   38.08%|   0:00:00.0| 3519.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:10:56    133s] |   0.050|   0.000|   38.09%|   0:00:00.0| 3519.1M|           NA|       NA| NA                                                 |
[03/23 18:10:56    133s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:10:56    133s] 
[03/23 18:10:56    133s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3519.1M) ***
[03/23 18:10:56    133s] 
[03/23 18:10:56    133s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3519.1M) ***
[03/23 18:10:56    133s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/23 18:10:56    133s] Total-nets :: 2681, Stn-nets :: 11, ratio :: 0.410295 %, Total-len 69783.6, Stn-len 747.6
[03/23 18:10:56    133s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3359.2M, EPOCH TIME: 1679609456.578646
[03/23 18:10:56    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:10:56    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:56    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:56    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:56    133s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.016, REAL:0.012, MEM:3071.0M, EPOCH TIME: 1679609456.590563
[03/23 18:10:56    133s] TotalInstCnt at PhyDesignMc Destruction: 2614
[03/23 18:10:56    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.12
[03/23 18:10:56    133s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.7/0:00:01.4 (1.2), totSession cpu/real = 0:02:13.8/0:07:14.0 (0.3), mem = 3071.0M
[03/23 18:10:56    133s] 
[03/23 18:10:56    133s] =============================================================================================
[03/23 18:10:56    133s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.14-s109_1
[03/23 18:10:56    133s] =============================================================================================
[03/23 18:10:56    133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:10:56    133s] ---------------------------------------------------------------------------------------------
[03/23 18:10:56    133s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:56    133s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  44.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 18:10:56    133s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:56    133s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 18:10:56    133s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:56    133s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 18:10:56    133s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:56    133s] [ BottleneckAnalyzerInit ]      3   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.2    2.5
[03/23 18:10:56    133s] [ TransformInit          ]      1   0:00:00.4  (  29.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 18:10:56    133s] [ OptSingleIteration     ]      9   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.2    1.9
[03/23 18:10:56    133s] [ OptGetWeight           ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:56    133s] [ OptEval                ]      9   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    3.3
[03/23 18:10:56    133s] [ OptCommit              ]      9   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:56    133s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 18:10:56    133s] [ IncrDelayCalc          ]     11   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 18:10:56    133s] [ SetupOptGetWorkingSet  ]      9   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:56    133s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:56    133s] [ SetupOptSlackGraph     ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:56    133s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 18:10:56    133s] [ MISC                   ]          0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.2    1.6
[03/23 18:10:56    133s] ---------------------------------------------------------------------------------------------
[03/23 18:10:56    133s]  GlobalOpt #1 TOTAL                 0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.7    1.2
[03/23 18:10:56    133s] ---------------------------------------------------------------------------------------------
[03/23 18:10:56    133s] 
[03/23 18:10:56    133s] End: GigaOpt Global Optimization
[03/23 18:10:56    133s] Deactivate optFanout-based MLT
[03/23 18:10:56    133s] *** Timing Is met
[03/23 18:10:56    133s] *** Check timing (0:00:00.0)
[03/23 18:10:56    133s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 18:10:56    133s] Deleting Lib Analyzer.
[03/23 18:10:56    133s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 18:10:56    133s] Info: 22 nets with fixed/cover wires excluded.
[03/23 18:10:56    133s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:10:56    133s] ### Creating LA Mngr. totSessionCpu=0:02:14 mem=3069.0M
[03/23 18:10:56    133s] ### Creating LA Mngr, finished. totSessionCpu=0:02:14 mem=3069.0M
[03/23 18:10:56    133s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 18:10:56    133s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3069.0M, EPOCH TIME: 1679609456.611857
[03/23 18:10:56    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:56    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:56    133s] 
[03/23 18:10:56    133s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:56    133s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.015, MEM:3069.7M, EPOCH TIME: 1679609456.626549
[03/23 18:10:56    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:10:56    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:56    133s] Activate postCTS OCP-based MLT
[03/23 18:10:56    133s] **INFO: Flow update: Design timing is met.
[03/23 18:10:56    133s] Deactivate postCTS OCP-based MLT
[03/23 18:10:56    133s] **INFO: Flow update: Design timing is met.
[03/23 18:10:56    133s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 18:10:56    133s] Info: 22 nets with fixed/cover wires excluded.
[03/23 18:10:56    134s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:10:56    134s] ### Creating LA Mngr. totSessionCpu=0:02:14 mem=3069.7M
[03/23 18:10:56    134s] ### Creating LA Mngr, finished. totSessionCpu=0:02:14 mem=3069.7M
[03/23 18:10:56    134s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:10:56    134s] ### Creating PhyDesignMc. totSessionCpu=0:02:14 mem=3331.1M
[03/23 18:10:56    134s] OPERPROF: Starting DPlace-Init at level 1, MEM:3331.1M, EPOCH TIME: 1679609456.770879
[03/23 18:10:56    134s] Processing tracks to init pin-track alignment.
[03/23 18:10:56    134s] z: 2, totalTracks: 1
[03/23 18:10:56    134s] z: 4, totalTracks: 1
[03/23 18:10:56    134s] z: 6, totalTracks: 1
[03/23 18:10:56    134s] z: 8, totalTracks: 1
[03/23 18:10:56    134s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:56    134s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3331.1M, EPOCH TIME: 1679609456.775710
[03/23 18:10:56    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:56    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:56    134s] 
[03/23 18:10:56    134s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:56    134s] 
[03/23 18:10:56    134s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:10:56    134s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.028, MEM:3363.1M, EPOCH TIME: 1679609456.803252
[03/23 18:10:56    134s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3363.1M, EPOCH TIME: 1679609456.803436
[03/23 18:10:56    134s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.004, MEM:3363.1M, EPOCH TIME: 1679609456.806939
[03/23 18:10:56    134s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3363.1MB).
[03/23 18:10:56    134s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.037, MEM:3363.1M, EPOCH TIME: 1679609456.807920
[03/23 18:10:56    134s] TotalInstCnt at PhyDesignMc Initialization: 2614
[03/23 18:10:56    134s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:14 mem=3363.1M
[03/23 18:10:56    134s] Begin: Area Reclaim Optimization
[03/23 18:10:56    134s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:14.1/0:07:14.2 (0.3), mem = 3363.1M
[03/23 18:10:56    134s] 
[03/23 18:10:56    134s] Creating Lib Analyzer ...
[03/23 18:10:56    134s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:10:56    134s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:10:56    134s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:10:56    134s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:10:56    134s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:10:56    134s] 
[03/23 18:10:56    134s] {RT rc-typ 0 4 4 0}
[03/23 18:10:57    134s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:15 mem=3367.1M
[03/23 18:10:57    134s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:15 mem=3367.1M
[03/23 18:10:57    134s] Creating Lib Analyzer, finished. 
[03/23 18:10:57    134s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.13
[03/23 18:10:57    134s] ### Creating RouteCongInterface, started
[03/23 18:10:57    134s] 
[03/23 18:10:57    134s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 18:10:57    134s] 
[03/23 18:10:57    134s] #optDebug: {0, 1.000}
[03/23 18:10:57    134s] ### Creating RouteCongInterface, finished
[03/23 18:10:57    134s] ### Creating LA Mngr. totSessionCpu=0:02:15 mem=3367.1M
[03/23 18:10:57    134s] ### Creating LA Mngr, finished. totSessionCpu=0:02:15 mem=3367.1M
[03/23 18:10:57    134s] Usable buffer cells for single buffer setup transform:
[03/23 18:10:57    134s] CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
[03/23 18:10:57    134s] Number of usable buffer cells above: 16
[03/23 18:10:57    135s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3367.1M, EPOCH TIME: 1679609457.802244
[03/23 18:10:57    135s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3367.1M, EPOCH TIME: 1679609457.802402
[03/23 18:10:57    135s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:10:57    135s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:10:57    135s] Reclaim Optimization WNS Slack 0.052  TNS Slack 0.000 Density 38.09
[03/23 18:10:57    135s] +---------+---------+--------+--------+------------+--------+
[03/23 18:10:57    135s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 18:10:57    135s] +---------+---------+--------+--------+------------+--------+
[03/23 18:10:57    135s] |   38.09%|        -|   0.052|   0.000|   0:00:00.0| 3367.1M|
[03/23 18:10:57    135s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 18:10:57    135s] |   38.09%|        0|   0.052|   0.000|   0:00:00.0| 3367.1M|
[03/23 18:10:57    135s] |   38.09%|        0|   0.052|   0.000|   0:00:00.0| 3369.4M|
[03/23 18:10:57    135s] |   38.07%|        8|   0.052|   0.000|   0:00:00.0| 3511.0M|
[03/23 18:10:57    135s] |   38.07%|        0|   0.052|   0.000|   0:00:00.0| 3511.0M|
[03/23 18:10:57    135s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 18:10:57    135s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/23 18:10:57    135s] |   38.07%|        0|   0.052|   0.000|   0:00:00.0| 3511.0M|
[03/23 18:10:58    135s] +---------+---------+--------+--------+------------+--------+
[03/23 18:10:58    135s] Reclaim Optimization End WNS Slack 0.052  TNS Slack 0.000 Density 38.07
[03/23 18:10:58    135s] 
[03/23 18:10:58    135s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 8 **
[03/23 18:10:58    135s] --------------------------------------------------------------
[03/23 18:10:58    135s] |                                   | Total     | Sequential |
[03/23 18:10:58    135s] --------------------------------------------------------------
[03/23 18:10:58    135s] | Num insts resized                 |       8  |       0    |
[03/23 18:10:58    135s] | Num insts undone                  |       0  |       0    |
[03/23 18:10:58    135s] | Num insts Downsized               |       8  |       0    |
[03/23 18:10:58    135s] | Num insts Samesized               |       0  |       0    |
[03/23 18:10:58    135s] | Num insts Upsized                 |       0  |       0    |
[03/23 18:10:58    135s] | Num multiple commits+uncommits    |       0  |       -    |
[03/23 18:10:58    135s] --------------------------------------------------------------
[03/23 18:10:58    135s] 
[03/23 18:10:58    135s] Number of times islegalLocAvaiable called = 29 skipped = 0, called in commitmove = 8, skipped in commitmove = 0
[03/23 18:10:58    135s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
[03/23 18:10:58    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3511.0M, EPOCH TIME: 1679609458.009599
[03/23 18:10:58    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:10:58    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:3511.0M, EPOCH TIME: 1679609458.014622
[03/23 18:10:58    135s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3511.0M, EPOCH TIME: 1679609458.016127
[03/23 18:10:58    135s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3511.0M, EPOCH TIME: 1679609458.016251
[03/23 18:10:58    135s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3511.0M, EPOCH TIME: 1679609458.019229
[03/23 18:10:58    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] 
[03/23 18:10:58    135s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:58    135s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.024, REAL:0.026, MEM:3511.0M, EPOCH TIME: 1679609458.044776
[03/23 18:10:58    135s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3511.0M, EPOCH TIME: 1679609458.044923
[03/23 18:10:58    135s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:3511.0M, EPOCH TIME: 1679609458.047823
[03/23 18:10:58    135s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3511.0M, EPOCH TIME: 1679609458.048558
[03/23 18:10:58    135s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3511.0M, EPOCH TIME: 1679609458.048671
[03/23 18:10:58    135s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.031, REAL:0.033, MEM:3511.0M, EPOCH TIME: 1679609458.048768
[03/23 18:10:58    135s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.031, REAL:0.033, MEM:3511.0M, EPOCH TIME: 1679609458.048838
[03/23 18:10:58    135s] TDRefine: refinePlace mode is spiral
[03/23 18:10:58    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.10
[03/23 18:10:58    135s] OPERPROF: Starting RefinePlace at level 1, MEM:3511.0M, EPOCH TIME: 1679609458.048976
[03/23 18:10:58    135s] *** Starting refinePlace (0:02:16 mem=3511.0M) ***
[03/23 18:10:58    135s] Total net bbox length = 5.618e+04 (2.287e+04 3.331e+04) (ext = 3.370e+03)
[03/23 18:10:58    135s] 
[03/23 18:10:58    135s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:58    135s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:10:58    135s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:58    135s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:58    135s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3511.0M, EPOCH TIME: 1679609458.057212
[03/23 18:10:58    135s] Starting refinePlace ...
[03/23 18:10:58    135s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:58    135s] One DDP V2 for no tweak run.
[03/23 18:10:58    135s] 
[03/23 18:10:58    135s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:10:58    135s] Move report: legalization moves 5 insts, mean move: 2.32 um, max move: 6.40 um spiral
[03/23 18:10:58    135s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLACEDFE_OFC87_n2): (144.20, 291.40) --> (147.00, 295.00)
[03/23 18:10:58    135s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 18:10:58    135s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:10:58    135s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3517.1MB) @(0:02:16 - 0:02:16).
[03/23 18:10:58    135s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:10:58    135s] Move report: Detail placement moves 5 insts, mean move: 2.32 um, max move: 6.40 um 
[03/23 18:10:58    135s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLACEDFE_OFC87_n2): (144.20, 291.40) --> (147.00, 295.00)
[03/23 18:10:58    135s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3517.1MB
[03/23 18:10:58    135s] Statistics of distance of Instance movement in refine placement:
[03/23 18:10:58    135s]   maximum (X+Y) =         6.40 um
[03/23 18:10:58    135s]   inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLACEDFE_OFC87_n2) with max move: (144.2, 291.4) -> (147, 295)
[03/23 18:10:58    135s]   mean    (X+Y) =         2.32 um
[03/23 18:10:58    135s] Summary Report:
[03/23 18:10:58    135s] Instances move: 5 (out of 2593 movable)
[03/23 18:10:58    135s] Instances flipped: 0
[03/23 18:10:58    135s] Mean displacement: 2.32 um
[03/23 18:10:58    135s] Max displacement: 6.40 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLACEDFE_OFC87_n2) (144.2, 291.4) -> (147, 295)
[03/23 18:10:58    135s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TR
[03/23 18:10:58    135s] Total instances moved : 5
[03/23 18:10:58    135s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.144, REAL:0.089, MEM:3517.1M, EPOCH TIME: 1679609458.146382
[03/23 18:10:58    135s] Total net bbox length = 5.619e+04 (2.287e+04 3.332e+04) (ext = 3.370e+03)
[03/23 18:10:58    135s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3517.1MB
[03/23 18:10:58    135s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3517.1MB) @(0:02:16 - 0:02:16).
[03/23 18:10:58    135s] *** Finished refinePlace (0:02:16 mem=3517.1M) ***
[03/23 18:10:58    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.10
[03/23 18:10:58    135s] OPERPROF: Finished RefinePlace at level 1, CPU:0.154, REAL:0.099, MEM:3517.1M, EPOCH TIME: 1679609458.147933
[03/23 18:10:58    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3517.1M, EPOCH TIME: 1679609458.160274
[03/23 18:10:58    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:10:58    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3511.1M, EPOCH TIME: 1679609458.165797
[03/23 18:10:58    135s] *** maximum move = 6.40 um ***
[03/23 18:10:58    135s] *** Finished re-routing un-routed nets (3511.1M) ***
[03/23 18:10:58    135s] OPERPROF: Starting DPlace-Init at level 1, MEM:3511.1M, EPOCH TIME: 1679609458.171752
[03/23 18:10:58    135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3511.1M, EPOCH TIME: 1679609458.175098
[03/23 18:10:58    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] 
[03/23 18:10:58    135s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:58    135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3511.1M, EPOCH TIME: 1679609458.193716
[03/23 18:10:58    135s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3511.1M, EPOCH TIME: 1679609458.193846
[03/23 18:10:58    135s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3511.1M, EPOCH TIME: 1679609458.196422
[03/23 18:10:58    135s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3511.1M, EPOCH TIME: 1679609458.197157
[03/23 18:10:58    135s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3511.1M, EPOCH TIME: 1679609458.197305
[03/23 18:10:58    135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.026, MEM:3511.1M, EPOCH TIME: 1679609458.197470
[03/23 18:10:58    135s] 
[03/23 18:10:58    135s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3511.1M) ***
[03/23 18:10:58    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.13
[03/23 18:10:58    135s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.7/0:00:01.4 (1.2), totSession cpu/real = 0:02:15.8/0:07:15.6 (0.3), mem = 3511.1M
[03/23 18:10:58    135s] 
[03/23 18:10:58    135s] =============================================================================================
[03/23 18:10:58    135s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.14-s109_1
[03/23 18:10:58    135s] =============================================================================================
[03/23 18:10:58    135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:10:58    135s] ---------------------------------------------------------------------------------------------
[03/23 18:10:58    135s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 18:10:58    135s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  48.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 18:10:58    135s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:58    135s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:58    135s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:58    135s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:58    135s] [ OptimizationStep       ]      1   0:00:00.0  (   3.3 % )     0:00:00.2 /  0:00:00.4    2.2
[03/23 18:10:58    135s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.6 % )     0:00:00.1 /  0:00:00.4    2.5
[03/23 18:10:58    135s] [ OptGetWeight           ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:58    135s] [ OptEval                ]     45   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.2    3.4
[03/23 18:10:58    135s] [ OptCommit              ]     45   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:58    135s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 18:10:58    135s] [ IncrDelayCalc          ]     18   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 18:10:58    135s] [ RefinePlace            ]      1   0:00:00.2  (  14.6 % )     0:00:00.2 /  0:00:00.3    1.3
[03/23 18:10:58    135s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:58    135s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    2.6
[03/23 18:10:58    135s] [ MISC                   ]          0:00:00.3  (  21.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 18:10:58    135s] ---------------------------------------------------------------------------------------------
[03/23 18:10:58    135s]  AreaOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.7    1.2
[03/23 18:10:58    135s] ---------------------------------------------------------------------------------------------
[03/23 18:10:58    135s] 
[03/23 18:10:58    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3349.8M, EPOCH TIME: 1679609458.216235
[03/23 18:10:58    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:10:58    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3076.6M, EPOCH TIME: 1679609458.222646
[03/23 18:10:58    135s] TotalInstCnt at PhyDesignMc Destruction: 2614
[03/23 18:10:58    135s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3076.55M, totSessionCpu=0:02:16).
[03/23 18:10:58    135s] postCtsLateCongRepair #1 0
[03/23 18:10:58    135s] postCtsLateCongRepair #1 0
[03/23 18:10:58    135s] postCtsLateCongRepair #1 0
[03/23 18:10:58    135s] postCtsLateCongRepair #1 0
[03/23 18:10:58    135s] Starting local wire reclaim
[03/23 18:10:58    135s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3076.6M, EPOCH TIME: 1679609458.251353
[03/23 18:10:58    135s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3076.6M, EPOCH TIME: 1679609458.251485
[03/23 18:10:58    135s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3076.6M, EPOCH TIME: 1679609458.251632
[03/23 18:10:58    135s] Processing tracks to init pin-track alignment.
[03/23 18:10:58    135s] z: 2, totalTracks: 1
[03/23 18:10:58    135s] z: 4, totalTracks: 1
[03/23 18:10:58    135s] z: 6, totalTracks: 1
[03/23 18:10:58    135s] z: 8, totalTracks: 1
[03/23 18:10:58    135s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:10:58    135s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3076.6M, EPOCH TIME: 1679609458.256255
[03/23 18:10:58    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:58    135s] 
[03/23 18:10:58    135s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:58    135s] 
[03/23 18:10:58    135s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:10:58    135s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.023, REAL:0.022, MEM:3077.3M, EPOCH TIME: 1679609458.278252
[03/23 18:10:58    135s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3077.3M, EPOCH TIME: 1679609458.278347
[03/23 18:10:58    135s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.002, REAL:0.003, MEM:3077.3M, EPOCH TIME: 1679609458.281148
[03/23 18:10:58    135s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3077.3MB).
[03/23 18:10:58    135s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.031, REAL:0.030, MEM:3077.3M, EPOCH TIME: 1679609458.281792
[03/23 18:10:58    135s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.031, REAL:0.030, MEM:3077.3M, EPOCH TIME: 1679609458.281848
[03/23 18:10:58    135s] TDRefine: refinePlace mode is spiral
[03/23 18:10:58    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.11
[03/23 18:10:58    135s] OPERPROF:   Starting RefinePlace at level 2, MEM:3077.3M, EPOCH TIME: 1679609458.281984
[03/23 18:10:58    135s] *** Starting refinePlace (0:02:16 mem=3077.3M) ***
[03/23 18:10:58    135s] Total net bbox length = 5.619e+04 (2.287e+04 3.332e+04) (ext = 3.370e+03)
[03/23 18:10:58    135s] 
[03/23 18:10:58    135s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:10:58    135s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:58    135s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:58    135s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3077.3M, EPOCH TIME: 1679609458.287658
[03/23 18:10:58    135s] Starting refinePlace ...
[03/23 18:10:58    135s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:58    135s] One DDP V2 for no tweak run.
[03/23 18:10:58    135s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3077.3M, EPOCH TIME: 1679609458.289459
[03/23 18:10:58    135s] OPERPROF:         Starting spMPad at level 5, MEM:3077.3M, EPOCH TIME: 1679609458.293590
[03/23 18:10:58    135s] OPERPROF:           Starting spContextMPad at level 6, MEM:3077.3M, EPOCH TIME: 1679609458.293903
[03/23 18:10:58    135s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3077.3M, EPOCH TIME: 1679609458.293984
[03/23 18:10:58    135s] MP Top (2593): mp=1.050. U=0.378.
[03/23 18:10:58    135s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:3077.3M, EPOCH TIME: 1679609458.295012
[03/23 18:10:58    135s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3077.3M, EPOCH TIME: 1679609458.295655
[03/23 18:10:58    135s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3077.3M, EPOCH TIME: 1679609458.295748
[03/23 18:10:58    135s] OPERPROF:             Starting InitSKP at level 7, MEM:3077.3M, EPOCH TIME: 1679609458.296212
[03/23 18:10:58    135s] no activity file in design. spp won't run.
[03/23 18:10:58    135s] no activity file in design. spp won't run.
[03/23 18:10:58    135s] Edge Data Id : 32248 / 4294967295
[03/23 18:10:58    135s] Data Id : 24564 / 4294967295
[03/23 18:10:58    136s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[03/23 18:10:58    136s] OPERPROF:             Finished InitSKP at level 7, CPU:0.332, REAL:0.200, MEM:3126.3M, EPOCH TIME: 1679609458.496077
[03/23 18:10:58    136s] Wait...
[03/23 18:10:58    136s] Timing cost in AAE based: 9463.8558684876061307
[03/23 18:10:58    136s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.359, REAL:0.215, MEM:3158.3M, EPOCH TIME: 1679609458.510708
[03/23 18:10:58    136s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.360, REAL:0.215, MEM:3158.3M, EPOCH TIME: 1679609458.511025
[03/23 18:10:58    136s] SKP cleared!
[03/23 18:10:58    136s] AAE Timing clean up.
[03/23 18:10:58    136s] Tweakage: fix icg 1, fix clk 0.
[03/23 18:10:58    136s] Tweakage: density cost 1, scale 0.4.
[03/23 18:10:58    136s] Tweakage: activity cost 0, scale 1.0.
[03/23 18:10:58    136s] Tweakage: timing cost on, scale 1.0.
[03/23 18:10:58    136s] OPERPROF:         Starting CoreOperation at level 5, MEM:3174.3M, EPOCH TIME: 1679609458.515051
[03/23 18:10:58    136s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3174.3M, EPOCH TIME: 1679609458.516301
[03/23 18:10:58    136s] Tweakage swap 0 pairs.
[03/23 18:10:58    136s] Tweakage swap 96 pairs.
[03/23 18:10:58    136s] Tweakage swap 0 pairs.
[03/23 18:10:58    136s] Tweakage swap 7 pairs.
[03/23 18:10:58    136s] Tweakage swap 0 pairs.
[03/23 18:10:58    136s] Tweakage swap 4 pairs.
[03/23 18:10:58    136s] Tweakage swap 0 pairs.
[03/23 18:10:58    136s] Tweakage swap 0 pairs.
[03/23 18:10:58    136s] Tweakage swap 0 pairs.
[03/23 18:10:58    136s] Tweakage swap 0 pairs.
[03/23 18:10:58    136s] Tweakage swap 0 pairs.
[03/23 18:10:59    136s] Tweakage swap 0 pairs.
[03/23 18:10:59    136s] Tweakage swap 0 pairs.
[03/23 18:10:59    136s] Tweakage swap 21 pairs.
[03/23 18:10:59    136s] Tweakage swap 0 pairs.
[03/23 18:10:59    136s] Tweakage swap 0 pairs.
[03/23 18:10:59    136s] Tweakage swap 0 pairs.
[03/23 18:10:59    136s] Tweakage swap 0 pairs.
[03/23 18:10:59    136s] Tweakage swap 0 pairs.
[03/23 18:10:59    136s] Tweakage swap 0 pairs.
[03/23 18:10:59    136s] Tweakage move 0 insts.
[03/23 18:10:59    136s] Tweakage move 342 insts.
[03/23 18:10:59    136s] Tweakage move 0 insts.
[03/23 18:10:59    136s] Tweakage move 112 insts.
[03/23 18:10:59    136s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.790, REAL:0.765, MEM:3174.3M, EPOCH TIME: 1679609459.281405
[03/23 18:10:59    136s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.791, REAL:0.767, MEM:3174.3M, EPOCH TIME: 1679609459.281599
[03/23 18:10:59    136s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.164, REAL:0.993, MEM:3078.3M, EPOCH TIME: 1679609459.282465
[03/23 18:10:59    136s] Move report: Congestion aware Tweak moves 514 insts, mean move: 3.02 um, max move: 28.40 um 
[03/23 18:10:59    136s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U24): (135.80, 287.80) --> (139.00, 262.60)
[03/23 18:10:59    136s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.2, real=0:00:01.0, mem=3078.3mb) @(0:02:16 - 0:02:17).
[03/23 18:10:59    137s] 
[03/23 18:10:59    137s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:10:59    137s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 18:10:59    137s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:10:59    137s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:10:59    137s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3078.3MB) @(0:02:17 - 0:02:17).
[03/23 18:10:59    137s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:10:59    137s] Move report: Detail placement moves 514 insts, mean move: 3.02 um, max move: 28.40 um 
[03/23 18:10:59    137s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U24): (135.80, 287.80) --> (139.00, 262.60)
[03/23 18:10:59    137s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3078.3MB
[03/23 18:10:59    137s] Statistics of distance of Instance movement in refine placement:
[03/23 18:10:59    137s]   maximum (X+Y) =        28.40 um
[03/23 18:10:59    137s]   inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U24) with max move: (135.8, 287.8) -> (139, 262.6)
[03/23 18:10:59    137s]   mean    (X+Y) =         3.02 um
[03/23 18:10:59    137s] Summary Report:
[03/23 18:10:59    137s] Instances move: 514 (out of 2593 movable)
[03/23 18:10:59    137s] Instances flipped: 0
[03/23 18:10:59    137s] Mean displacement: 3.02 um
[03/23 18:10:59    137s] Max displacement: 28.40 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U24) (135.8, 287.8) -> (139, 262.6)
[03/23 18:10:59    137s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2BX1TR
[03/23 18:10:59    137s] Total instances moved : 514
[03/23 18:10:59    137s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.302, REAL:1.058, MEM:3078.3M, EPOCH TIME: 1679609459.346032
[03/23 18:10:59    137s] Total net bbox length = 5.569e+04 (2.252e+04 3.317e+04) (ext = 3.360e+03)
[03/23 18:10:59    137s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3078.3MB
[03/23 18:10:59    137s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=3078.3MB) @(0:02:16 - 0:02:17).
[03/23 18:10:59    137s] *** Finished refinePlace (0:02:17 mem=3078.3M) ***
[03/23 18:10:59    137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.11
[03/23 18:10:59    137s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.309, REAL:1.065, MEM:3078.3M, EPOCH TIME: 1679609459.347210
[03/23 18:10:59    137s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3078.3M, EPOCH TIME: 1679609459.347291
[03/23 18:10:59    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:10:59    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:59    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:59    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:59    137s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.008, REAL:0.005, MEM:3078.3M, EPOCH TIME: 1679609459.352425
[03/23 18:10:59    137s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.348, REAL:1.101, MEM:3078.3M, EPOCH TIME: 1679609459.352589
[03/23 18:10:59    137s] eGR doReRoute: optGuide
[03/23 18:10:59    137s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3078.3M, EPOCH TIME: 1679609459.372078
[03/23 18:10:59    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:59    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:59    137s] All LLGs are deleted
[03/23 18:10:59    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:59    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:10:59    137s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3078.3M, EPOCH TIME: 1679609459.372308
[03/23 18:10:59    137s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3078.3M, EPOCH TIME: 1679609459.372418
[03/23 18:10:59    137s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3078.3M, EPOCH TIME: 1679609459.372626
[03/23 18:10:59    137s] {MMLU 0 22 2681}
[03/23 18:10:59    137s] ### Creating LA Mngr. totSessionCpu=0:02:17 mem=3078.3M
[03/23 18:10:59    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:17 mem=3078.3M
[03/23 18:10:59    137s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:10:59    137s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:10:59    137s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3078.32 MB )
[03/23 18:10:59    137s] (I)      ================== Layers ==================
[03/23 18:10:59    137s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:59    137s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:10:59    137s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:59    137s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:10:59    137s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:10:59    137s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:10:59    137s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:10:59    137s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:10:59    137s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:10:59    137s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:10:59    137s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:10:59    137s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:10:59    137s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:10:59    137s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:10:59    137s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:10:59    137s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:10:59    137s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:10:59    137s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:10:59    137s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:10:59    137s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:59    137s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:10:59    137s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:10:59    137s] (I)      Started Import and model ( Curr Mem: 3078.32 MB )
[03/23 18:10:59    137s] (I)      Default pattern map key = PE_top_default.
[03/23 18:10:59    137s] (I)      == Non-default Options ==
[03/23 18:10:59    137s] (I)      Maximum routing layer                              : 4
[03/23 18:10:59    137s] (I)      Number of threads                                  : 6
[03/23 18:10:59    137s] (I)      Method to set GCell size                           : row
[03/23 18:10:59    137s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:10:59    137s] (I)      Use row-based GCell size
[03/23 18:10:59    137s] (I)      Use row-based GCell align
[03/23 18:10:59    137s] (I)      layer 0 area = 89000
[03/23 18:10:59    137s] (I)      layer 1 area = 120000
[03/23 18:10:59    137s] (I)      layer 2 area = 120000
[03/23 18:10:59    137s] (I)      layer 3 area = 120000
[03/23 18:10:59    137s] (I)      GCell unit size   : 3600
[03/23 18:10:59    137s] (I)      GCell multiplier  : 1
[03/23 18:10:59    137s] (I)      GCell row height  : 3600
[03/23 18:10:59    137s] (I)      Actual row height : 3600
[03/23 18:10:59    137s] (I)      GCell align ref   : 7000 7000
[03/23 18:10:59    137s] [NR-eGR] Track table information for default rule: 
[03/23 18:10:59    137s] [NR-eGR] M1 has single uniform track structure
[03/23 18:10:59    137s] [NR-eGR] M2 has single uniform track structure
[03/23 18:10:59    137s] [NR-eGR] M3 has single uniform track structure
[03/23 18:10:59    137s] [NR-eGR] M4 has single uniform track structure
[03/23 18:10:59    137s] [NR-eGR] M5 has single uniform track structure
[03/23 18:10:59    137s] [NR-eGR] M6 has single uniform track structure
[03/23 18:10:59    137s] [NR-eGR] MQ has single uniform track structure
[03/23 18:10:59    137s] [NR-eGR] LM has single uniform track structure
[03/23 18:10:59    137s] (I)      ============== Default via ===============
[03/23 18:10:59    137s] (I)      +---+------------------+-----------------+
[03/23 18:10:59    137s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:10:59    137s] (I)      +---+------------------+-----------------+
[03/23 18:10:59    137s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:10:59    137s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 18:10:59    137s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:10:59    137s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:10:59    137s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 18:10:59    137s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:10:59    137s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:10:59    137s] (I)      +---+------------------+-----------------+
[03/23 18:10:59    137s] [NR-eGR] Read 4418 PG shapes
[03/23 18:10:59    137s] [NR-eGR] Read 0 clock shapes
[03/23 18:10:59    137s] [NR-eGR] Read 0 other shapes
[03/23 18:10:59    137s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:10:59    137s] [NR-eGR] #Instance Blockages : 0
[03/23 18:10:59    137s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:10:59    137s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:10:59    137s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:10:59    137s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:10:59    137s] [NR-eGR] #Other Blockages    : 0
[03/23 18:10:59    137s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:10:59    137s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 2337
[03/23 18:10:59    137s] [NR-eGR] Read 2681 nets ( ignored 22 )
[03/23 18:10:59    137s] (I)      early_global_route_priority property id does not exist.
[03/23 18:10:59    137s] (I)      Read Num Blocks=4418  Num Prerouted Wires=2337  Num CS=0
[03/23 18:10:59    137s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 1202
[03/23 18:10:59    137s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 965
[03/23 18:10:59    137s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 170
[03/23 18:10:59    137s] (I)      Number of ignored nets                =     22
[03/23 18:10:59    137s] (I)      Number of connected nets              =      0
[03/23 18:10:59    137s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[03/23 18:10:59    137s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 18:10:59    137s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:10:59    137s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:10:59    137s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:10:59    137s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:10:59    137s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:10:59    137s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:10:59    137s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:10:59    137s] (I)      Ndr track 0 does not exist
[03/23 18:10:59    137s] (I)      Ndr track 0 does not exist
[03/23 18:10:59    137s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:10:59    137s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:10:59    137s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:10:59    137s] (I)      Site width          :   400  (dbu)
[03/23 18:10:59    137s] (I)      Row height          :  3600  (dbu)
[03/23 18:10:59    137s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:10:59    137s] (I)      GCell width         :  3600  (dbu)
[03/23 18:10:59    137s] (I)      GCell height        :  3600  (dbu)
[03/23 18:10:59    137s] (I)      Grid                :    55   138     4
[03/23 18:10:59    137s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:10:59    137s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:10:59    137s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:10:59    137s] (I)      Default wire width  :   160   200   200   200
[03/23 18:10:59    137s] (I)      Default wire space  :   160   200   200   200
[03/23 18:10:59    137s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:10:59    137s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:10:59    137s] (I)      First track coord   :   400   400   400   400
[03/23 18:10:59    137s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:10:59    137s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:10:59    137s] (I)      Num of masks        :     1     1     1     1
[03/23 18:10:59    137s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:10:59    137s] (I)      --------------------------------------------------------
[03/23 18:10:59    137s] 
[03/23 18:10:59    137s] [NR-eGR] ============ Routing rule table ============
[03/23 18:10:59    137s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 18:10:59    137s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 18:10:59    137s] (I)                    Layer    2    3    4 
[03/23 18:10:59    137s] (I)                    Pitch  800  800  800 
[03/23 18:10:59    137s] (I)             #Used tracks    2    2    2 
[03/23 18:10:59    137s] (I)       #Fully used tracks    1    1    1 
[03/23 18:10:59    137s] [NR-eGR] Rule id: 1  Nets: 2659
[03/23 18:10:59    137s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:10:59    137s] (I)                    Layer    2    3    4 
[03/23 18:10:59    137s] (I)                    Pitch  400  400  400 
[03/23 18:10:59    137s] (I)             #Used tracks    1    1    1 
[03/23 18:10:59    137s] (I)       #Fully used tracks    1    1    1 
[03/23 18:10:59    137s] [NR-eGR] ========================================
[03/23 18:10:59    137s] [NR-eGR] 
[03/23 18:10:59    137s] (I)      =============== Blocked Tracks ===============
[03/23 18:10:59    137s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:59    137s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:10:59    137s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:59    137s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:10:59    137s] (I)      |     2 |   68862 |    14435 |        20.96% |
[03/23 18:10:59    137s] (I)      |     3 |   68695 |    31015 |        45.15% |
[03/23 18:10:59    137s] (I)      |     4 |   68862 |    31392 |        45.59% |
[03/23 18:10:59    137s] (I)      +-------+---------+----------+---------------+
[03/23 18:10:59    137s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3078.32 MB )
[03/23 18:10:59    137s] (I)      Reset routing kernel
[03/23 18:10:59    137s] (I)      Started Global Routing ( Curr Mem: 3078.32 MB )
[03/23 18:10:59    137s] (I)      totalPins=8743  totalGlobalPin=8373 (95.77%)
[03/23 18:10:59    137s] (I)      total 2D Cap : 157189 = (47233 H, 109956 V)
[03/23 18:10:59    137s] [NR-eGR] Layer group 1: route 2659 net(s) in layer range [2, 4]
[03/23 18:10:59    137s] (I)      
[03/23 18:10:59    137s] (I)      ============  Phase 1a Route ============
[03/23 18:10:59    137s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 72
[03/23 18:10:59    137s] (I)      Usage: 16177 = (6621 H, 9556 V) = (14.02% H, 8.69% V) = (2.384e+04um H, 3.440e+04um V)
[03/23 18:10:59    137s] (I)      
[03/23 18:10:59    137s] (I)      ============  Phase 1b Route ============
[03/23 18:10:59    137s] (I)      Usage: 16183 = (6623 H, 9560 V) = (14.02% H, 8.69% V) = (2.384e+04um H, 3.442e+04um V)
[03/23 18:10:59    137s] (I)      Overflow of layer group 1: 6.92% H + 0.03% V. EstWL: 5.825880e+04um
[03/23 18:10:59    137s] (I)      Congestion metric : 6.92%H 0.03%V, 6.96%HV
[03/23 18:10:59    137s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:10:59    137s] (I)      
[03/23 18:10:59    137s] (I)      ============  Phase 1c Route ============
[03/23 18:10:59    137s] (I)      Level2 Grid: 11 x 28
[03/23 18:10:59    137s] (I)      Usage: 16181 = (6623 H, 9558 V) = (14.02% H, 8.69% V) = (2.384e+04um H, 3.441e+04um V)
[03/23 18:10:59    137s] (I)      
[03/23 18:10:59    137s] (I)      ============  Phase 1d Route ============
[03/23 18:10:59    137s] (I)      Usage: 16181 = (6623 H, 9558 V) = (14.02% H, 8.69% V) = (2.384e+04um H, 3.441e+04um V)
[03/23 18:10:59    137s] (I)      
[03/23 18:10:59    137s] (I)      ============  Phase 1e Route ============
[03/23 18:10:59    137s] (I)      Usage: 16236 = (6624 H, 9612 V) = (14.02% H, 8.74% V) = (2.385e+04um H, 3.460e+04um V)
[03/23 18:10:59    137s] [NR-eGR] Early Global Route overflow of layer group 1: 6.90% H + 0.03% V. EstWL: 5.844960e+04um
[03/23 18:10:59    137s] (I)      
[03/23 18:10:59    137s] (I)      ============  Phase 1l Route ============
[03/23 18:10:59    137s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 18:10:59    137s] (I)      Layer  2:      63116     13151        12         369       67446    ( 0.54%) 
[03/23 18:10:59    137s] (I)      Layer  3:      48610      8651       315         918       66150    ( 1.37%) 
[03/23 18:10:59    137s] (I)      Layer  4:      50270      3260        11         468       67347    ( 0.69%) 
[03/23 18:10:59    137s] (I)      Total:        161996     25062       338        1755      200943    ( 0.87%) 
[03/23 18:10:59    137s] (I)      
[03/23 18:10:59    137s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:10:59    137s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/23 18:10:59    137s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/23 18:10:59    137s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[03/23 18:10:59    137s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/23 18:10:59    137s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:10:59    137s] [NR-eGR]      M2 ( 2)         9( 0.12%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[03/23 18:10:59    137s] [NR-eGR]      M3 ( 3)       164( 2.23%)        17( 0.23%)         6( 0.08%)         1( 0.01%)   ( 2.56%) 
[03/23 18:10:59    137s] [NR-eGR]      M4 ( 4)        11( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[03/23 18:10:59    137s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/23 18:10:59    137s] [NR-eGR]        Total       184( 0.82%)        17( 0.08%)         6( 0.03%)         1( 0.00%)   ( 0.93%) 
[03/23 18:10:59    137s] [NR-eGR] 
[03/23 18:10:59    137s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3078.32 MB )
[03/23 18:10:59    137s] (I)      total 2D Cap : 163480 = (49782 H, 113698 V)
[03/23 18:10:59    137s] [NR-eGR] Overflow after Early Global Route 2.52% H + 0.04% V
[03/23 18:10:59    137s] (I)      ============= Track Assignment ============
[03/23 18:10:59    137s] (I)      Started Track Assignment (6T) ( Curr Mem: 3078.32 MB )
[03/23 18:10:59    137s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 18:10:59    137s] (I)      Run Multi-thread track assignment
[03/23 18:10:59    137s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3078.32 MB )
[03/23 18:10:59    137s] (I)      Started Export ( Curr Mem: 3078.32 MB )
[03/23 18:10:59    137s] [NR-eGR]             Length (um)   Vias 
[03/23 18:10:59    137s] [NR-eGR] -------------------------------
[03/23 18:10:59    137s] [NR-eGR]  M1  (1H)             0   9438 
[03/23 18:10:59    137s] [NR-eGR]  M2  (2V)         31629  13374 
[03/23 18:10:59    137s] [NR-eGR]  M3  (3H)         27987   1126 
[03/23 18:10:59    137s] [NR-eGR]  M4  (4V)          9611      0 
[03/23 18:10:59    137s] [NR-eGR]  M5  (5H)             0      0 
[03/23 18:10:59    137s] [NR-eGR]  M6  (6V)             0      0 
[03/23 18:10:59    137s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 18:10:59    137s] [NR-eGR]  LM  (8V)             0      0 
[03/23 18:10:59    137s] [NR-eGR] -------------------------------
[03/23 18:10:59    137s] [NR-eGR]      Total        69228  23938 
[03/23 18:10:59    137s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:59    137s] [NR-eGR] Total half perimeter of net bounding box: 55689um
[03/23 18:10:59    137s] [NR-eGR] Total length: 69228um, number of vias: 23938
[03/23 18:10:59    137s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:59    137s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 18:10:59    137s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:10:59    137s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 3052.60 MB )
[03/23 18:10:59    137s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.21 sec, Curr Mem: 2979.60 MB )
[03/23 18:10:59    137s] (I)      ======================================== Runtime Summary ========================================
[03/23 18:10:59    137s] (I)       Step                                              %       Start      Finish      Real       CPU 
[03/23 18:10:59    137s] (I)      -------------------------------------------------------------------------------------------------
[03/23 18:10:59    137s] (I)       Early Global Route kernel                   100.00%  147.27 sec  147.48 sec  0.21 sec  0.28 sec 
[03/23 18:10:59    137s] (I)       +-Import and model                           14.59%  147.28 sec  147.31 sec  0.03 sec  0.03 sec 
[03/23 18:10:59    137s] (I)       | +-Create place DB                           3.88%  147.28 sec  147.28 sec  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | | +-Import place data                       3.81%  147.28 sec  147.28 sec  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | | | +-Read instances and placement          1.23%  147.28 sec  147.28 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | +-Read nets                             2.38%  147.28 sec  147.28 sec  0.01 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | +-Create route DB                           6.66%  147.28 sec  147.30 sec  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | | +-Import route data (6T)                  6.44%  147.29 sec  147.30 sec  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.28%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | | +-Read routing blockages              0.00%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | | +-Read instance blockages             0.27%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | | +-Read PG blockages                   0.18%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | | +-Read clock blockages                0.04%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | | +-Read other blockages                0.04%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | | +-Read halo blockages                 0.02%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | | +-Read boundary cut boxes             0.00%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | +-Read blackboxes                       0.03%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | +-Read prerouted                        0.63%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | +-Read unlegalized nets                 0.12%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | +-Read nets                             0.40%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | +-Set up via pillars                    0.01%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | +-Initialize 3D grid graph              0.01%  147.29 sec  147.29 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | +-Model blockage capacity               1.38%  147.30 sec  147.30 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | | +-Initialize 3D capacity              1.23%  147.30 sec  147.30 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | +-Read aux data                             0.00%  147.30 sec  147.30 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | +-Others data preparation                   0.08%  147.30 sec  147.30 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | +-Create route kernel                       3.46%  147.30 sec  147.31 sec  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       +-Global Routing                             23.79%  147.31 sec  147.36 sec  0.05 sec  0.08 sec 
[03/23 18:10:59    137s] (I)       | +-Initialization                            0.39%  147.31 sec  147.31 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | +-Net group 1                              21.92%  147.31 sec  147.35 sec  0.05 sec  0.07 sec 
[03/23 18:10:59    137s] (I)       | | +-Generate topology (6T)                  1.01%  147.31 sec  147.31 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | +-Phase 1a                                3.47%  147.31 sec  147.32 sec  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | | | +-Pattern routing (6T)                  2.32%  147.31 sec  147.32 sec  0.00 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.43%  147.32 sec  147.32 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | +-Add via demand to 2D                  0.40%  147.32 sec  147.32 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | +-Phase 1b                                1.74%  147.32 sec  147.32 sec  0.00 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | | | +-Monotonic routing (6T)                1.51%  147.32 sec  147.32 sec  0.00 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | | +-Phase 1c                                2.17%  147.32 sec  147.33 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | +-Two level Routing                     2.05%  147.32 sec  147.33 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | | +-Two Level Routing (Regular)         1.10%  147.32 sec  147.33 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | | +-Two Level Routing (Strong)          0.70%  147.33 sec  147.33 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | +-Phase 1d                                4.55%  147.33 sec  147.34 sec  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | | | +-Detoured routing (6T)                 4.41%  147.33 sec  147.34 sec  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | | +-Phase 1e                                0.77%  147.34 sec  147.34 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | +-Route legalization                    0.59%  147.34 sec  147.34 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | | | +-Legalize Blockage Violations        0.51%  147.34 sec  147.34 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | | +-Phase 1l                                6.59%  147.34 sec  147.35 sec  0.01 sec  0.04 sec 
[03/23 18:10:59    137s] (I)       | | | +-Layer assignment (6T)                 6.24%  147.34 sec  147.35 sec  0.01 sec  0.03 sec 
[03/23 18:10:59    137s] (I)       | +-Clean cong LA                             0.00%  147.36 sec  147.36 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       +-Export 3D cong map                          0.43%  147.36 sec  147.36 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | +-Export 2D cong map                        0.09%  147.36 sec  147.36 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       +-Extract Global 3D Wires                     0.21%  147.36 sec  147.36 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       +-Track Assignment (6T)                       3.71%  147.36 sec  147.37 sec  0.01 sec  0.03 sec 
[03/23 18:10:59    137s] (I)       | +-Initialization                            0.06%  147.36 sec  147.36 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | +-Track Assignment Kernel                   3.42%  147.36 sec  147.37 sec  0.01 sec  0.03 sec 
[03/23 18:10:59    137s] (I)       | +-Free Memory                               0.00%  147.37 sec  147.37 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       +-Export                                     44.09%  147.37 sec  147.46 sec  0.09 sec  0.10 sec 
[03/23 18:10:59    137s] (I)       | +-Export DB wires                           2.83%  147.37 sec  147.38 sec  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | | +-Export all nets (6T)                    1.83%  147.37 sec  147.38 sec  0.00 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | | +-Set wire vias (6T)                      0.65%  147.38 sec  147.38 sec  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)       | +-Report wirelength                         3.58%  147.38 sec  147.38 sec  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | +-Update net boxes                          1.43%  147.38 sec  147.39 sec  0.00 sec  0.01 sec 
[03/23 18:10:59    137s] (I)       | +-Update timing                            35.90%  147.39 sec  147.46 sec  0.08 sec  0.08 sec 
[03/23 18:10:59    137s] (I)       +-Postprocess design                          6.13%  147.46 sec  147.48 sec  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)      ======================= Summary by functions ========================
[03/23 18:10:59    137s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 18:10:59    137s] (I)      ---------------------------------------------------------------------
[03/23 18:10:59    137s] (I)        0  Early Global Route kernel           100.00%  0.21 sec  0.28 sec 
[03/23 18:10:59    137s] (I)        1  Export                               44.09%  0.09 sec  0.10 sec 
[03/23 18:10:59    137s] (I)        1  Global Routing                       23.79%  0.05 sec  0.08 sec 
[03/23 18:10:59    137s] (I)        1  Import and model                     14.59%  0.03 sec  0.03 sec 
[03/23 18:10:59    137s] (I)        1  Postprocess design                    6.13%  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        1  Track Assignment (6T)                 3.71%  0.01 sec  0.03 sec 
[03/23 18:10:59    137s] (I)        1  Export 3D cong map                    0.43%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        1  Extract Global 3D Wires               0.21%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        2  Update timing                        35.90%  0.08 sec  0.08 sec 
[03/23 18:10:59    137s] (I)        2  Net group 1                          21.92%  0.05 sec  0.07 sec 
[03/23 18:10:59    137s] (I)        2  Create route DB                       6.66%  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        2  Create place DB                       3.88%  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        2  Report wirelength                     3.58%  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        2  Create route kernel                   3.46%  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        2  Track Assignment Kernel               3.42%  0.01 sec  0.03 sec 
[03/23 18:10:59    137s] (I)        2  Export DB wires                       2.83%  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        2  Update net boxes                      1.43%  0.00 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        2  Initialization                        0.45%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        2  Export 2D cong map                    0.09%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        2  Others data preparation               0.08%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        3  Phase 1l                              6.59%  0.01 sec  0.04 sec 
[03/23 18:10:59    137s] (I)        3  Import route data (6T)                6.44%  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        3  Phase 1d                              4.55%  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        3  Import place data                     3.81%  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        3  Phase 1a                              3.47%  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        3  Phase 1c                              2.17%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        3  Export all nets (6T)                  1.83%  0.00 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        3  Phase 1b                              1.74%  0.00 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        3  Generate topology (6T)                1.01%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        3  Phase 1e                              0.77%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        3  Set wire vias (6T)                    0.65%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        4  Layer assignment (6T)                 6.24%  0.01 sec  0.03 sec 
[03/23 18:10:59    137s] (I)        4  Detoured routing (6T)                 4.41%  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        4  Read nets                             2.78%  0.01 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        4  Pattern routing (6T)                  2.32%  0.00 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        4  Two level Routing                     2.05%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        4  Monotonic routing (6T)                1.51%  0.00 sec  0.01 sec 
[03/23 18:10:59    137s] (I)        4  Model blockage capacity               1.38%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        4  Read blockages ( Layer 2-4 )          1.28%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        4  Read instances and placement          1.23%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        4  Read prerouted                        0.63%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        4  Route legalization                    0.59%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        4  Pattern Routing Avoiding Blockages    0.43%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        4  Add via demand to 2D                  0.40%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        4  Read unlegalized nets                 0.12%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        5  Initialize 3D capacity                1.23%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        5  Two Level Routing (Regular)           1.10%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        5  Two Level Routing (Strong)            0.70%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        5  Legalize Blockage Violations          0.51%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        5  Read instance blockages               0.27%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        5  Read PG blockages                     0.18%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 18:10:59    137s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:10:59    137s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:10:59    137s] Extraction called for design 'PE_top' of instances=2614 and nets=2684 using extraction engine 'preRoute' .
[03/23 18:10:59    137s] PreRoute RC Extraction called for design PE_top.
[03/23 18:10:59    137s] RC Extraction called in multi-corner(1) mode.
[03/23 18:10:59    137s] RCMode: PreRoute
[03/23 18:10:59    137s]       RC Corner Indexes            0   
[03/23 18:10:59    137s] Capacitance Scaling Factor   : 1.00000 
[03/23 18:10:59    137s] Resistance Scaling Factor    : 1.00000 
[03/23 18:10:59    137s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 18:10:59    137s] Clock Res. Scaling Factor    : 1.00000 
[03/23 18:10:59    137s] Shrink Factor                : 1.00000
[03/23 18:10:59    137s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 18:10:59    137s] Using Quantus QRC technology file ...
[03/23 18:10:59    137s] 
[03/23 18:10:59    137s] Trim Metal Layers:
[03/23 18:10:59    137s] LayerId::1 widthSet size::1
[03/23 18:10:59    137s] LayerId::2 widthSet size::1
[03/23 18:10:59    137s] LayerId::3 widthSet size::1
[03/23 18:10:59    137s] LayerId::4 widthSet size::1
[03/23 18:10:59    137s] LayerId::5 widthSet size::1
[03/23 18:10:59    137s] LayerId::6 widthSet size::1
[03/23 18:10:59    137s] LayerId::7 widthSet size::1
[03/23 18:10:59    137s] LayerId::8 widthSet size::1
[03/23 18:10:59    137s] Updating RC grid for preRoute extraction ...
[03/23 18:10:59    137s] eee: pegSigSF::1.070000
[03/23 18:10:59    137s] Initializing multi-corner resistance tables ...
[03/23 18:10:59    137s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:10:59    137s] eee: l::2 avDens::0.137925 usedTrk::881.338338 availTrk::6390.000000 sigTrk::881.338338
[03/23 18:10:59    137s] eee: l::3 avDens::0.105192 usedTrk::795.255001 availTrk::7560.000000 sigTrk::795.255001
[03/23 18:10:59    137s] eee: l::4 avDens::0.037946 usedTrk::286.874998 availTrk::7560.000000 sigTrk::286.874998
[03/23 18:10:59    137s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:59    137s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:59    137s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:59    137s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:10:59    137s] {RT rc-typ 0 4 4 0}
[03/23 18:10:59    137s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.126348 aWlH=0.000000 lMod=0 pMax=0.813700 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:10:59    137s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2979.598M)
[03/23 18:10:59    137s] Compute RC Scale Done ...
[03/23 18:10:59    137s] OPERPROF: Starting HotSpotCal at level 1, MEM:2998.7M, EPOCH TIME: 1679609459.722309
[03/23 18:10:59    137s] [hotspot] +------------+---------------+---------------+
[03/23 18:10:59    137s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:10:59    137s] [hotspot] +------------+---------------+---------------+
[03/23 18:10:59    137s] [hotspot] | normalized |          2.00 |          5.00 |
[03/23 18:10:59    137s] [hotspot] +------------+---------------+---------------+
[03/23 18:10:59    137s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 5.00 (area is in unit of 4 std-cell row bins)
[03/23 18:10:59    137s] [hotspot] max/total 2.00/5.00, big hotspot (>10) total 0.00
[03/23 18:10:59    137s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 18:10:59    137s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:10:59    137s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:10:59    137s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:10:59    137s] [hotspot] |  1  |   133.00   262.60   147.40   291.40 |        2.00   |
[03/23 18:10:59    137s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:10:59    137s] [hotspot] |  2  |    61.00   219.40    75.40   233.80 |        1.00   |
[03/23 18:10:59    137s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:10:59    137s] [hotspot] |  3  |   118.60   320.20   133.00   334.60 |        1.00   |
[03/23 18:10:59    137s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:10:59    137s] [hotspot] |  4  |   118.60   349.00   133.00   363.40 |        1.00   |
[03/23 18:10:59    137s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:10:59    137s] Top 4 hotspots total area: 5.00
[03/23 18:10:59    137s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.013, MEM:2998.7M, EPOCH TIME: 1679609459.735504
[03/23 18:10:59    137s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 6 -resetVeryShortNets -rescheduleForAdherence  
[03/23 18:10:59    137s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 18:10:59    137s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:17.6/0:07:17.1 (0.3), mem = 2998.7M
[03/23 18:10:59    137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.14
[03/23 18:10:59    137s] ### Creating RouteCongInterface, started
[03/23 18:10:59    137s] 
[03/23 18:10:59    137s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 18:10:59    137s] 
[03/23 18:10:59    137s] #optDebug: {0, 1.000}
[03/23 18:10:59    137s] ### Creating RouteCongInterface, finished
[03/23 18:10:59    137s] Updated routing constraints on 0 nets.
[03/23 18:10:59    137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.14
[03/23 18:10:59    137s] Bottom Preferred Layer:
[03/23 18:10:59    137s] +-----------+------------+----------+
[03/23 18:10:59    137s] |   Layer   |    CLK     |   Rule   |
[03/23 18:10:59    137s] +-----------+------------+----------+
[03/23 18:10:59    137s] | M3 (z=3)  |         22 | default  |
[03/23 18:10:59    137s] +-----------+------------+----------+
[03/23 18:10:59    137s] Via Pillar Rule:
[03/23 18:10:59    137s]     None
[03/23 18:10:59    137s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:02:17.6/0:07:17.1 (0.3), mem = 2998.7M
[03/23 18:10:59    137s] 
[03/23 18:10:59    137s] =============================================================================================
[03/23 18:10:59    137s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.14-s109_1
[03/23 18:10:59    137s] =============================================================================================
[03/23 18:10:59    137s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:10:59    137s] ---------------------------------------------------------------------------------------------
[03/23 18:10:59    137s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  63.4 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 18:10:59    137s] [ MISC                   ]          0:00:00.0  (  36.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:10:59    137s] ---------------------------------------------------------------------------------------------
[03/23 18:10:59    137s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 18:10:59    137s] ---------------------------------------------------------------------------------------------
[03/23 18:10:59    137s] 
[03/23 18:10:59    137s] End: GigaOpt Route Type Constraints Refinement
[03/23 18:10:59    137s] skip EGR on cluster skew clock nets.
[03/23 18:10:59    137s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 18:10:59    137s] #################################################################################
[03/23 18:10:59    137s] # Design Stage: PreRoute
[03/23 18:10:59    137s] # Design Name: PE_top
[03/23 18:10:59    137s] # Design Mode: 130nm
[03/23 18:10:59    137s] # Analysis Mode: MMMC OCV 
[03/23 18:10:59    137s] # Parasitics Mode: No SPEF/RCDB 
[03/23 18:10:59    137s] # Signoff Settings: SI Off 
[03/23 18:10:59    137s] #################################################################################
[03/23 18:10:59    137s] Topological Sorting (REAL = 0:00:00.0, MEM = 3014.6M, InitMEM = 3014.6M)
[03/23 18:10:59    137s] Calculate early delays in OCV mode...
[03/23 18:10:59    137s] Calculate late delays in OCV mode...
[03/23 18:10:59    137s] Start delay calculation (fullDC) (6 T). (MEM=3014.57)
[03/23 18:10:59    137s] End AAE Lib Interpolated Model. (MEM=3034.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:00    138s] Total number of fetched objects 2681
[03/23 18:11:00    138s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:00    138s] End delay calculation. (MEM=3269.92 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 18:11:00    138s] End delay calculation (fullDC). (MEM=3269.92 CPU=0:00:00.6 REAL=0:00:01.0)
[03/23 18:11:00    138s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 3269.9M) ***
[03/23 18:11:00    138s] Begin: GigaOpt postEco DRV Optimization
[03/23 18:11:00    138s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_len -max_fanout
[03/23 18:11:00    138s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:18.7/0:07:17.6 (0.3), mem = 3277.9M
[03/23 18:11:00    138s] Info: 22 nets with fixed/cover wires excluded.
[03/23 18:11:00    138s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:11:00    138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.15
[03/23 18:11:00    138s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:11:00    138s] ### Creating PhyDesignMc. totSessionCpu=0:02:19 mem=3277.9M
[03/23 18:11:00    138s] OPERPROF: Starting DPlace-Init at level 1, MEM:3277.9M, EPOCH TIME: 1679609460.249186
[03/23 18:11:00    138s] Processing tracks to init pin-track alignment.
[03/23 18:11:00    138s] z: 2, totalTracks: 1
[03/23 18:11:00    138s] z: 4, totalTracks: 1
[03/23 18:11:00    138s] z: 6, totalTracks: 1
[03/23 18:11:00    138s] z: 8, totalTracks: 1
[03/23 18:11:00    138s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:11:00    138s] All LLGs are deleted
[03/23 18:11:00    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:00    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:00    138s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3277.9M, EPOCH TIME: 1679609460.252519
[03/23 18:11:00    138s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3277.9M, EPOCH TIME: 1679609460.252774
[03/23 18:11:00    138s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3277.9M, EPOCH TIME: 1679609460.253271
[03/23 18:11:00    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:00    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:00    138s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3373.9M, EPOCH TIME: 1679609460.256180
[03/23 18:11:00    138s] Max number of tech site patterns supported in site array is 256.
[03/23 18:11:00    138s] Core basic site is IBM13SITE
[03/23 18:11:00    138s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3373.9M, EPOCH TIME: 1679609460.269328
[03/23 18:11:00    138s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:11:00    138s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:11:00    138s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:3405.9M, EPOCH TIME: 1679609460.275263
[03/23 18:11:00    138s] Fast DP-INIT is on for default
[03/23 18:11:00    138s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:11:00    138s] Atter site array init, number of instance map data is 0.
[03/23 18:11:00    138s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.023, REAL:0.021, MEM:3405.9M, EPOCH TIME: 1679609460.277428
[03/23 18:11:00    138s] 
[03/23 18:11:00    138s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:00    138s] 
[03/23 18:11:00    138s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:11:00    138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.027, MEM:3309.9M, EPOCH TIME: 1679609460.280037
[03/23 18:11:00    138s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3309.9M, EPOCH TIME: 1679609460.280183
[03/23 18:11:00    138s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3309.9M, EPOCH TIME: 1679609460.283926
[03/23 18:11:00    138s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3309.9MB).
[03/23 18:11:00    138s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.036, MEM:3309.9M, EPOCH TIME: 1679609460.284920
[03/23 18:11:00    138s] TotalInstCnt at PhyDesignMc Initialization: 2614
[03/23 18:11:00    138s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:19 mem=3309.9M
[03/23 18:11:00    138s] ### Creating RouteCongInterface, started
[03/23 18:11:00    138s] 
[03/23 18:11:00    138s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 18:11:00    138s] 
[03/23 18:11:00    138s] #optDebug: {0, 1.000}
[03/23 18:11:00    138s] ### Creating RouteCongInterface, finished
[03/23 18:11:00    138s] ### Creating LA Mngr. totSessionCpu=0:02:19 mem=3309.9M
[03/23 18:11:00    138s] ### Creating LA Mngr, finished. totSessionCpu=0:02:19 mem=3309.9M
[03/23 18:11:00    139s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 18:11:00    139s] [GPS-DRV] maxDensity (design): 0.95
[03/23 18:11:00    139s] [GPS-DRV] maxLocalDensity: 0.98
[03/23 18:11:00    139s] [GPS-DRV] All active and enabled setup views
[03/23 18:11:00    139s] [GPS-DRV]     setupAnalysis
[03/23 18:11:00    139s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 18:11:00    139s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 18:11:00    139s] [GPS-DRV] maxFanoutLoad on
[03/23 18:11:00    139s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 18:11:00    139s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 18:11:00    139s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/23 18:11:00    139s] [GPS-DRV] timing-driven DRV settings
[03/23 18:11:00    139s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 18:11:00    139s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3468.3M, EPOCH TIME: 1679609460.558816
[03/23 18:11:00    139s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3468.3M, EPOCH TIME: 1679609460.558923
[03/23 18:11:00    139s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:11:00    139s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:11:00    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:11:00    139s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 18:11:00    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:11:00    139s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 18:11:00    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:11:00    139s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:11:00    139s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:11:00    139s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:11:00    139s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 38.07%|          |         |
[03/23 18:11:00    139s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:11:00    139s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:11:00    139s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:11:00    139s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 38.07%| 0:00:00.0|  3468.3M|
[03/23 18:11:00    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:11:00    139s] 
[03/23 18:11:00    139s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3468.3M) ***
[03/23 18:11:00    139s] 
[03/23 18:11:00    139s] Total-nets :: 2681, Stn-nets :: 2, ratio :: 0.074599 %, Total-len 69227.6, Stn-len 372
[03/23 18:11:00    139s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3308.4M, EPOCH TIME: 1679609460.615128
[03/23 18:11:00    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:11:00    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:00    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:00    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:00    139s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.009, MEM:3059.2M, EPOCH TIME: 1679609460.624191
[03/23 18:11:00    139s] TotalInstCnt at PhyDesignMc Destruction: 2614
[03/23 18:11:00    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.15
[03/23 18:11:00    139s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.3), totSession cpu/real = 0:02:19.2/0:07:18.0 (0.3), mem = 3059.2M
[03/23 18:11:00    139s] 
[03/23 18:11:00    139s] =============================================================================================
[03/23 18:11:00    139s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.14-s109_1
[03/23 18:11:00    139s] =============================================================================================
[03/23 18:11:00    139s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:00    139s] ---------------------------------------------------------------------------------------------
[03/23 18:11:00    139s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.1    2.3
[03/23 18:11:00    139s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:00    139s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  15.0 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 18:11:00    139s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:00    139s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:00    139s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:00    139s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    3.2
[03/23 18:11:00    139s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:00    139s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:00    139s] [ MISC                   ]          0:00:00.3  (  69.5 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 18:11:00    139s] ---------------------------------------------------------------------------------------------
[03/23 18:11:00    139s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 18:11:00    139s] ---------------------------------------------------------------------------------------------
[03/23 18:11:00    139s] 
[03/23 18:11:00    139s] End: GigaOpt postEco DRV Optimization
[03/23 18:11:00    139s] **INFO: Flow update: Design timing is met.
[03/23 18:11:00    139s] Running refinePlace -preserveRouting true -hardFence false
[03/23 18:11:00    139s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3059.2M, EPOCH TIME: 1679609460.628163
[03/23 18:11:00    139s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3059.2M, EPOCH TIME: 1679609460.628270
[03/23 18:11:00    139s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3059.2M, EPOCH TIME: 1679609460.628422
[03/23 18:11:00    139s] Processing tracks to init pin-track alignment.
[03/23 18:11:00    139s] z: 2, totalTracks: 1
[03/23 18:11:00    139s] z: 4, totalTracks: 1
[03/23 18:11:00    139s] z: 6, totalTracks: 1
[03/23 18:11:00    139s] z: 8, totalTracks: 1
[03/23 18:11:00    139s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:11:00    139s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3059.2M, EPOCH TIME: 1679609460.633148
[03/23 18:11:00    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:00    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:00    139s] 
[03/23 18:11:00    139s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:00    139s] 
[03/23 18:11:00    139s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:11:00    139s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.018, REAL:0.018, MEM:3059.9M, EPOCH TIME: 1679609460.650882
[03/23 18:11:00    139s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3059.9M, EPOCH TIME: 1679609460.650996
[03/23 18:11:00    139s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:3059.9M, EPOCH TIME: 1679609460.652842
[03/23 18:11:00    139s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3059.9MB).
[03/23 18:11:00    139s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.026, REAL:0.025, MEM:3059.9M, EPOCH TIME: 1679609460.653506
[03/23 18:11:00    139s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.026, REAL:0.025, MEM:3059.9M, EPOCH TIME: 1679609460.653587
[03/23 18:11:00    139s] TDRefine: refinePlace mode is spiral
[03/23 18:11:00    139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.12
[03/23 18:11:00    139s] OPERPROF:   Starting RefinePlace at level 2, MEM:3059.9M, EPOCH TIME: 1679609460.653714
[03/23 18:11:00    139s] *** Starting refinePlace (0:02:19 mem=3059.9M) ***
[03/23 18:11:00    139s] Total net bbox length = 5.569e+04 (2.252e+04 3.317e+04) (ext = 3.360e+03)
[03/23 18:11:00    139s] 
[03/23 18:11:00    139s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:00    139s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:00    139s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:00    139s] 
[03/23 18:11:00    139s] Starting Small incrNP...
[03/23 18:11:00    139s] User Input Parameters:
[03/23 18:11:00    139s] - Congestion Driven    : Off
[03/23 18:11:00    139s] - Timing Driven        : Off
[03/23 18:11:00    139s] - Area-Violation Based : Off
[03/23 18:11:00    139s] - Start Rollback Level : -5
[03/23 18:11:00    139s] - Legalized            : On
[03/23 18:11:00    139s] - Window Based         : Off
[03/23 18:11:00    139s] - eDen incr mode       : Off
[03/23 18:11:00    139s] - Small incr mode      : On
[03/23 18:11:00    139s] 
[03/23 18:11:00    139s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3059.9M, EPOCH TIME: 1679609460.659480
[03/23 18:11:00    139s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3059.9M, EPOCH TIME: 1679609460.659909
[03/23 18:11:00    139s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.004, REAL:0.003, MEM:3059.9M, EPOCH TIME: 1679609460.662677
[03/23 18:11:00    139s] default core: bins with density > 0.750 =  3.57 % ( 3 / 84 )
[03/23 18:11:00    139s] Density distribution unevenness ratio = 32.752%
[03/23 18:11:00    139s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.004, REAL:0.003, MEM:3059.9M, EPOCH TIME: 1679609460.662844
[03/23 18:11:00    139s] cost 0.821111, thresh 1.000000
[03/23 18:11:00    139s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3059.9M)
[03/23 18:11:00    139s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:11:00    139s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3059.9M, EPOCH TIME: 1679609460.663246
[03/23 18:11:00    139s] Starting refinePlace ...
[03/23 18:11:00    139s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:00    139s] One DDP V2 for no tweak run.
[03/23 18:11:00    139s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:00    139s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3123.9M, EPOCH TIME: 1679609460.675277
[03/23 18:11:00    139s] DDP initSite1 nrRow 135 nrJob 135
[03/23 18:11:00    139s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3123.9M, EPOCH TIME: 1679609460.675438
[03/23 18:11:00    139s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.001, MEM:3123.9M, EPOCH TIME: 1679609460.675995
[03/23 18:11:00    139s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3123.9M, EPOCH TIME: 1679609460.676086
[03/23 18:11:00    139s] DDP markSite nrRow 135 nrJob 135
[03/23 18:11:00    139s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3123.9M, EPOCH TIME: 1679609460.676377
[03/23 18:11:00    139s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3123.9M, EPOCH TIME: 1679609460.676495
[03/23 18:11:00    139s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 18:11:00    139s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3059.9MB) @(0:02:19 - 0:02:19).
[03/23 18:11:00    139s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:11:00    139s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 18:11:00    139s] 
[03/23 18:11:00    139s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:11:00    139s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 18:11:00    139s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 18:11:00    139s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:11:00    139s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3059.9MB) @(0:02:19 - 0:02:19).
[03/23 18:11:00    139s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:11:00    139s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:11:00    139s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3059.9MB
[03/23 18:11:00    139s] Statistics of distance of Instance movement in refine placement:
[03/23 18:11:00    139s]   maximum (X+Y) =         0.00 um
[03/23 18:11:00    139s]   mean    (X+Y) =         0.00 um
[03/23 18:11:00    139s] Summary Report:
[03/23 18:11:00    139s] Instances move: 0 (out of 2593 movable)
[03/23 18:11:00    139s] Instances flipped: 0
[03/23 18:11:00    139s] Mean displacement: 0.00 um
[03/23 18:11:00    139s] Max displacement: 0.00 um 
[03/23 18:11:00    139s] Total instances moved : 0
[03/23 18:11:00    139s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.172, REAL:0.128, MEM:3059.9M, EPOCH TIME: 1679609460.791715
[03/23 18:11:00    139s] Total net bbox length = 5.569e+04 (2.252e+04 3.317e+04) (ext = 3.360e+03)
[03/23 18:11:00    139s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3059.9MB
[03/23 18:11:00    139s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3059.9MB) @(0:02:19 - 0:02:19).
[03/23 18:11:00    139s] *** Finished refinePlace (0:02:19 mem=3059.9M) ***
[03/23 18:11:00    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.12
[03/23 18:11:00    139s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.184, REAL:0.139, MEM:3059.9M, EPOCH TIME: 1679609460.792699
[03/23 18:11:00    139s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3059.9M, EPOCH TIME: 1679609460.792826
[03/23 18:11:00    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:11:00    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:00    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:00    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:00    139s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.008, REAL:0.005, MEM:3059.9M, EPOCH TIME: 1679609460.797871
[03/23 18:11:00    139s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.219, REAL:0.170, MEM:3059.9M, EPOCH TIME: 1679609460.797972
[03/23 18:11:00    139s] **INFO: Flow update: Design timing is met.
[03/23 18:11:00    139s] **INFO: Flow update: Design timing is met.
[03/23 18:11:00    139s] **INFO: Flow update: Design timing is met.
[03/23 18:11:00    139s] *** Steiner Routed Nets: 0.075%; Threshold: 100; Threshold for Hold: 100
[03/23 18:11:00    139s] ### Creating LA Mngr. totSessionCpu=0:02:19 mem=3059.9M
[03/23 18:11:00    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:19 mem=3059.9M
[03/23 18:11:00    139s] Re-routed 0 nets
[03/23 18:11:00    139s] **INFO: Flow update: Design timing is met.
[03/23 18:11:00    139s] #optDebug: fT-D <X 1 0 0 0>
[03/23 18:11:00    139s] Register exp ratio and priority group on 0 nets on 2681 nets : 
[03/23 18:11:00    139s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:11:00    139s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:11:00    139s] 
[03/23 18:11:00    139s] Active setup views:
[03/23 18:11:00    139s]  setupAnalysis
[03/23 18:11:00    139s]   Dominating endpoints: 0
[03/23 18:11:00    139s]   Dominating TNS: -0.000
[03/23 18:11:00    139s] 
[03/23 18:11:00    139s] Extraction called for design 'PE_top' of instances=2614 and nets=2684 using extraction engine 'preRoute' .
[03/23 18:11:00    139s] PreRoute RC Extraction called for design PE_top.
[03/23 18:11:00    139s] RC Extraction called in multi-corner(1) mode.
[03/23 18:11:00    139s] RCMode: PreRoute
[03/23 18:11:00    139s]       RC Corner Indexes            0   
[03/23 18:11:00    139s] Capacitance Scaling Factor   : 1.00000 
[03/23 18:11:00    139s] Resistance Scaling Factor    : 1.00000 
[03/23 18:11:00    139s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 18:11:00    139s] Clock Res. Scaling Factor    : 1.00000 
[03/23 18:11:00    139s] Shrink Factor                : 1.00000
[03/23 18:11:00    139s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 18:11:00    139s] Using Quantus QRC technology file ...
[03/23 18:11:00    139s] RC Grid backup saved.
[03/23 18:11:00    139s] 
[03/23 18:11:00    139s] Trim Metal Layers:
[03/23 18:11:00    139s] LayerId::1 widthSet size::1
[03/23 18:11:00    139s] LayerId::2 widthSet size::1
[03/23 18:11:00    139s] LayerId::3 widthSet size::1
[03/23 18:11:00    139s] LayerId::4 widthSet size::1
[03/23 18:11:00    139s] LayerId::5 widthSet size::1
[03/23 18:11:00    139s] LayerId::6 widthSet size::1
[03/23 18:11:00    139s] LayerId::7 widthSet size::1
[03/23 18:11:00    139s] LayerId::8 widthSet size::1
[03/23 18:11:00    139s] Skipped RC grid update for preRoute extraction.
[03/23 18:11:00    139s] eee: pegSigSF::1.070000
[03/23 18:11:00    139s] Initializing multi-corner resistance tables ...
[03/23 18:11:00    139s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:11:00    139s] eee: l::2 avDens::0.137925 usedTrk::881.338338 availTrk::6390.000000 sigTrk::881.338338
[03/23 18:11:00    139s] eee: l::3 avDens::0.105192 usedTrk::795.255001 availTrk::7560.000000 sigTrk::795.255001
[03/23 18:11:00    139s] eee: l::4 avDens::0.037946 usedTrk::286.874998 availTrk::7560.000000 sigTrk::286.874998
[03/23 18:11:00    139s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:11:00    139s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:11:00    139s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:11:00    139s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:11:00    139s] {RT rc-typ 0 4 4 0}
[03/23 18:11:00    139s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.813700 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:11:00    139s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2972.738M)
[03/23 18:11:00    139s] Starting delay calculation for Setup views
[03/23 18:11:01    139s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 18:11:01    139s] #################################################################################
[03/23 18:11:01    139s] # Design Stage: PreRoute
[03/23 18:11:01    139s] # Design Name: PE_top
[03/23 18:11:01    139s] # Design Mode: 130nm
[03/23 18:11:01    139s] # Analysis Mode: MMMC OCV 
[03/23 18:11:01    139s] # Parasitics Mode: No SPEF/RCDB 
[03/23 18:11:01    139s] # Signoff Settings: SI Off 
[03/23 18:11:01    139s] #################################################################################
[03/23 18:11:01    139s] Topological Sorting (REAL = 0:00:00.0, MEM = 3030.0M, InitMEM = 3029.0M)
[03/23 18:11:01    139s] Calculate early delays in OCV mode...
[03/23 18:11:01    139s] Calculate late delays in OCV mode...
[03/23 18:11:01    139s] Start delay calculation (fullDC) (6 T). (MEM=3030.98)
[03/23 18:11:01    139s] End AAE Lib Interpolated Model. (MEM=3050.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:01    140s] Total number of fetched objects 2681
[03/23 18:11:01    140s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:01    140s] End delay calculation. (MEM=3293.86 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 18:11:01    140s] End delay calculation (fullDC). (MEM=3293.86 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 18:11:01    140s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 3293.9M) ***
[03/23 18:11:01    140s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:02:21 mem=3301.9M)
[03/23 18:11:01    140s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:11:01    140s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:11:01    140s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3293.86 MB )
[03/23 18:11:01    140s] (I)      ================== Layers ==================
[03/23 18:11:01    140s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:01    140s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:11:01    140s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:01    140s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:11:01    140s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:11:01    140s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:11:01    140s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:11:01    140s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:11:01    140s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:11:01    140s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:11:01    140s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:11:01    140s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:11:01    140s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:11:01    140s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:11:01    140s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:11:01    140s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:11:01    140s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:11:01    140s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:11:01    140s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:11:01    140s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:01    140s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:11:01    140s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:01    140s] (I)      Started Import and model ( Curr Mem: 3293.86 MB )
[03/23 18:11:01    140s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:01    140s] (I)      == Non-default Options ==
[03/23 18:11:01    140s] (I)      Build term to term wires                           : false
[03/23 18:11:01    140s] (I)      Maximum routing layer                              : 4
[03/23 18:11:01    140s] (I)      Number of threads                                  : 6
[03/23 18:11:01    140s] (I)      Method to set GCell size                           : row
[03/23 18:11:01    140s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:11:01    140s] (I)      Use row-based GCell size
[03/23 18:11:01    140s] (I)      Use row-based GCell align
[03/23 18:11:01    140s] (I)      layer 0 area = 89000
[03/23 18:11:01    140s] (I)      layer 1 area = 120000
[03/23 18:11:01    140s] (I)      layer 2 area = 120000
[03/23 18:11:01    140s] (I)      layer 3 area = 120000
[03/23 18:11:01    140s] (I)      GCell unit size   : 3600
[03/23 18:11:01    140s] (I)      GCell multiplier  : 1
[03/23 18:11:01    140s] (I)      GCell row height  : 3600
[03/23 18:11:01    140s] (I)      Actual row height : 3600
[03/23 18:11:01    140s] (I)      GCell align ref   : 7000 7000
[03/23 18:11:01    140s] [NR-eGR] Track table information for default rule: 
[03/23 18:11:01    140s] [NR-eGR] M1 has single uniform track structure
[03/23 18:11:01    140s] [NR-eGR] M2 has single uniform track structure
[03/23 18:11:01    140s] [NR-eGR] M3 has single uniform track structure
[03/23 18:11:01    140s] [NR-eGR] M4 has single uniform track structure
[03/23 18:11:01    140s] [NR-eGR] M5 has single uniform track structure
[03/23 18:11:01    140s] [NR-eGR] M6 has single uniform track structure
[03/23 18:11:01    140s] [NR-eGR] MQ has single uniform track structure
[03/23 18:11:01    140s] [NR-eGR] LM has single uniform track structure
[03/23 18:11:01    140s] (I)      ============== Default via ===============
[03/23 18:11:01    140s] (I)      +---+------------------+-----------------+
[03/23 18:11:01    140s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:11:01    140s] (I)      +---+------------------+-----------------+
[03/23 18:11:01    140s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:11:01    140s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 18:11:01    140s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:11:01    140s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:11:01    140s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 18:11:01    140s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:11:01    140s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:11:01    140s] (I)      +---+------------------+-----------------+
[03/23 18:11:01    140s] [NR-eGR] Read 4418 PG shapes
[03/23 18:11:01    140s] [NR-eGR] Read 0 clock shapes
[03/23 18:11:01    140s] [NR-eGR] Read 0 other shapes
[03/23 18:11:01    140s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:11:01    140s] [NR-eGR] #Instance Blockages : 0
[03/23 18:11:01    140s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:11:01    140s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:11:01    140s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:11:01    140s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:11:01    140s] [NR-eGR] #Other Blockages    : 0
[03/23 18:11:01    140s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:11:01    140s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 2337
[03/23 18:11:01    140s] [NR-eGR] Read 2681 nets ( ignored 22 )
[03/23 18:11:01    140s] (I)      early_global_route_priority property id does not exist.
[03/23 18:11:01    140s] (I)      Read Num Blocks=4418  Num Prerouted Wires=2337  Num CS=0
[03/23 18:11:01    140s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 1202
[03/23 18:11:01    140s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 965
[03/23 18:11:01    140s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 170
[03/23 18:11:01    140s] (I)      Number of ignored nets                =     22
[03/23 18:11:01    140s] (I)      Number of connected nets              =      0
[03/23 18:11:01    140s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[03/23 18:11:01    140s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 18:11:01    140s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:11:01    140s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:11:01    140s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:11:01    140s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:11:01    140s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:11:01    140s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:11:01    140s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:11:01    140s] (I)      Ndr track 0 does not exist
[03/23 18:11:01    140s] (I)      Ndr track 0 does not exist
[03/23 18:11:01    140s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:11:01    140s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:11:01    140s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:11:01    140s] (I)      Site width          :   400  (dbu)
[03/23 18:11:01    140s] (I)      Row height          :  3600  (dbu)
[03/23 18:11:01    140s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:11:01    140s] (I)      GCell width         :  3600  (dbu)
[03/23 18:11:01    140s] (I)      GCell height        :  3600  (dbu)
[03/23 18:11:01    140s] (I)      Grid                :    55   138     4
[03/23 18:11:01    140s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:11:01    140s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:11:01    140s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:11:01    140s] (I)      Default wire width  :   160   200   200   200
[03/23 18:11:01    140s] (I)      Default wire space  :   160   200   200   200
[03/23 18:11:01    140s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:11:01    140s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:11:01    140s] (I)      First track coord   :   400   400   400   400
[03/23 18:11:01    140s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:11:01    140s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:11:01    140s] (I)      Num of masks        :     1     1     1     1
[03/23 18:11:01    140s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:11:01    140s] (I)      --------------------------------------------------------
[03/23 18:11:01    140s] 
[03/23 18:11:01    140s] [NR-eGR] ============ Routing rule table ============
[03/23 18:11:01    140s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 18:11:01    140s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 18:11:01    140s] (I)                    Layer    2    3    4 
[03/23 18:11:01    140s] (I)                    Pitch  800  800  800 
[03/23 18:11:01    140s] (I)             #Used tracks    2    2    2 
[03/23 18:11:01    140s] (I)       #Fully used tracks    1    1    1 
[03/23 18:11:01    140s] [NR-eGR] Rule id: 1  Nets: 2659
[03/23 18:11:01    140s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:11:01    140s] (I)                    Layer    2    3    4 
[03/23 18:11:01    140s] (I)                    Pitch  400  400  400 
[03/23 18:11:01    140s] (I)             #Used tracks    1    1    1 
[03/23 18:11:01    140s] (I)       #Fully used tracks    1    1    1 
[03/23 18:11:01    140s] [NR-eGR] ========================================
[03/23 18:11:01    140s] [NR-eGR] 
[03/23 18:11:01    140s] (I)      =============== Blocked Tracks ===============
[03/23 18:11:01    140s] (I)      +-------+---------+----------+---------------+
[03/23 18:11:01    140s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:11:01    140s] (I)      +-------+---------+----------+---------------+
[03/23 18:11:01    140s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:11:01    140s] (I)      |     2 |   68862 |    14435 |        20.96% |
[03/23 18:11:01    140s] (I)      |     3 |   68695 |    31015 |        45.15% |
[03/23 18:11:01    140s] (I)      |     4 |   68862 |    31392 |        45.59% |
[03/23 18:11:01    140s] (I)      +-------+---------+----------+---------------+
[03/23 18:11:01    140s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3293.86 MB )
[03/23 18:11:01    140s] (I)      Reset routing kernel
[03/23 18:11:01    140s] (I)      Started Global Routing ( Curr Mem: 3293.86 MB )
[03/23 18:11:01    140s] (I)      totalPins=8743  totalGlobalPin=8373 (95.77%)
[03/23 18:11:01    140s] (I)      total 2D Cap : 157189 = (47233 H, 109956 V)
[03/23 18:11:01    140s] [NR-eGR] Layer group 1: route 2659 net(s) in layer range [2, 4]
[03/23 18:11:01    140s] (I)      
[03/23 18:11:01    140s] (I)      ============  Phase 1a Route ============
[03/23 18:11:01    140s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 72
[03/23 18:11:01    140s] (I)      Usage: 16177 = (6621 H, 9556 V) = (14.02% H, 8.69% V) = (2.384e+04um H, 3.440e+04um V)
[03/23 18:11:01    140s] (I)      
[03/23 18:11:01    140s] (I)      ============  Phase 1b Route ============
[03/23 18:11:01    140s] (I)      Usage: 16183 = (6623 H, 9560 V) = (14.02% H, 8.69% V) = (2.384e+04um H, 3.442e+04um V)
[03/23 18:11:01    140s] (I)      Overflow of layer group 1: 6.92% H + 0.03% V. EstWL: 5.825880e+04um
[03/23 18:11:01    140s] (I)      Congestion metric : 6.92%H 0.03%V, 6.96%HV
[03/23 18:11:01    140s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:11:01    140s] (I)      
[03/23 18:11:01    140s] (I)      ============  Phase 1c Route ============
[03/23 18:11:01    140s] (I)      Level2 Grid: 11 x 28
[03/23 18:11:01    140s] (I)      Usage: 16181 = (6623 H, 9558 V) = (14.02% H, 8.69% V) = (2.384e+04um H, 3.441e+04um V)
[03/23 18:11:01    140s] (I)      
[03/23 18:11:01    140s] (I)      ============  Phase 1d Route ============
[03/23 18:11:01    140s] (I)      Usage: 16181 = (6623 H, 9558 V) = (14.02% H, 8.69% V) = (2.384e+04um H, 3.441e+04um V)
[03/23 18:11:01    140s] (I)      
[03/23 18:11:01    140s] (I)      ============  Phase 1e Route ============
[03/23 18:11:01    140s] (I)      Usage: 16236 = (6624 H, 9612 V) = (14.02% H, 8.74% V) = (2.385e+04um H, 3.460e+04um V)
[03/23 18:11:01    140s] [NR-eGR] Early Global Route overflow of layer group 1: 6.90% H + 0.03% V. EstWL: 5.844960e+04um
[03/23 18:11:01    140s] (I)      
[03/23 18:11:01    140s] (I)      ============  Phase 1l Route ============
[03/23 18:11:01    140s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 18:11:01    140s] (I)      Layer  2:      63116     13151        12         369       67446    ( 0.54%) 
[03/23 18:11:01    140s] (I)      Layer  3:      48610      8651       315         918       66150    ( 1.37%) 
[03/23 18:11:01    140s] (I)      Layer  4:      50270      3260        11         468       67347    ( 0.69%) 
[03/23 18:11:01    140s] (I)      Total:        161996     25062       338        1755      200943    ( 0.87%) 
[03/23 18:11:01    140s] (I)      
[03/23 18:11:01    140s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:11:01    140s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/23 18:11:01    140s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/23 18:11:01    140s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[03/23 18:11:01    140s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/23 18:11:01    140s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:11:01    140s] [NR-eGR]      M2 ( 2)         9( 0.12%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[03/23 18:11:01    140s] [NR-eGR]      M3 ( 3)       164( 2.23%)        17( 0.23%)         6( 0.08%)         1( 0.01%)   ( 2.56%) 
[03/23 18:11:01    140s] [NR-eGR]      M4 ( 4)        11( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[03/23 18:11:01    140s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/23 18:11:01    140s] [NR-eGR]        Total       184( 0.82%)        17( 0.08%)         6( 0.03%)         1( 0.00%)   ( 0.93%) 
[03/23 18:11:01    140s] [NR-eGR] 
[03/23 18:11:01    140s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 3325.86 MB )
[03/23 18:11:01    140s] (I)      total 2D Cap : 163480 = (49782 H, 113698 V)
[03/23 18:11:01    140s] [NR-eGR] Overflow after Early Global Route 2.52% H + 0.04% V
[03/23 18:11:01    140s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.08 sec, Curr Mem: 3325.86 MB )
[03/23 18:11:01    140s] (I)      ======================================== Runtime Summary ========================================
[03/23 18:11:01    140s] (I)       Step                                              %       Start      Finish      Real       CPU 
[03/23 18:11:01    140s] (I)      -------------------------------------------------------------------------------------------------
[03/23 18:11:01    140s] (I)       Early Global Route kernel                   100.00%  149.30 sec  149.38 sec  0.08 sec  0.10 sec 
[03/23 18:11:01    140s] (I)       +-Import and model                           36.59%  149.31 sec  149.34 sec  0.03 sec  0.03 sec 
[03/23 18:11:01    140s] (I)       | +-Create place DB                          13.30%  149.31 sec  149.32 sec  0.01 sec  0.01 sec 
[03/23 18:11:01    140s] (I)       | | +-Import place data                      13.09%  149.31 sec  149.32 sec  0.01 sec  0.01 sec 
[03/23 18:11:01    140s] (I)       | | | +-Read instances and placement          4.14%  149.31 sec  149.32 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | +-Read nets                             8.36%  149.32 sec  149.32 sec  0.01 sec  0.01 sec 
[03/23 18:11:01    140s] (I)       | +-Create route DB                          15.84%  149.32 sec  149.34 sec  0.01 sec  0.01 sec 
[03/23 18:11:01    140s] (I)       | | +-Import route data (6T)                 15.25%  149.32 sec  149.34 sec  0.01 sec  0.01 sec 
[03/23 18:11:01    140s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.33%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | | +-Read routing blockages              0.01%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | | +-Read instance blockages             0.69%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | | +-Read PG blockages                   0.56%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | | +-Read clock blockages                0.10%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | | +-Read other blockages                0.11%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | | +-Read halo blockages                 0.05%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | | +-Read boundary cut boxes             0.00%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | +-Read blackboxes                       0.05%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | +-Read prerouted                        1.61%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | +-Read unlegalized nets                 0.33%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | +-Read nets                             0.95%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | +-Set up via pillars                    0.02%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | +-Initialize 3D grid graph              0.03%  149.33 sec  149.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | +-Model blockage capacity               2.66%  149.33 sec  149.34 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | | +-Initialize 3D capacity              2.27%  149.33 sec  149.34 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | +-Read aux data                             0.00%  149.34 sec  149.34 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | +-Others data preparation                   0.17%  149.34 sec  149.34 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | +-Create route kernel                       5.91%  149.34 sec  149.34 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       +-Global Routing                             49.58%  149.34 sec  149.38 sec  0.04 sec  0.06 sec 
[03/23 18:11:01    140s] (I)       | +-Initialization                            0.62%  149.34 sec  149.34 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | +-Net group 1                              43.31%  149.34 sec  149.38 sec  0.03 sec  0.06 sec 
[03/23 18:11:01    140s] (I)       | | +-Generate topology (6T)                  2.54%  149.34 sec  149.34 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | +-Phase 1a                                6.18%  149.35 sec  149.35 sec  0.00 sec  0.01 sec 
[03/23 18:11:01    140s] (I)       | | | +-Pattern routing (6T)                  4.40%  149.35 sec  149.35 sec  0.00 sec  0.01 sec 
[03/23 18:11:01    140s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.66%  149.35 sec  149.35 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | +-Add via demand to 2D                  0.56%  149.35 sec  149.35 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | +-Phase 1b                                3.74%  149.35 sec  149.35 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | +-Monotonic routing (6T)                3.22%  149.35 sec  149.35 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | +-Phase 1c                                3.15%  149.35 sec  149.36 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | +-Two level Routing                     2.93%  149.35 sec  149.36 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | | +-Two Level Routing (Regular)         1.43%  149.35 sec  149.35 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | | +-Two Level Routing (Strong)          1.03%  149.35 sec  149.36 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | +-Phase 1d                                4.63%  149.36 sec  149.36 sec  0.00 sec  0.01 sec 
[03/23 18:11:01    140s] (I)       | | | +-Detoured routing (6T)                 4.31%  149.36 sec  149.36 sec  0.00 sec  0.01 sec 
[03/23 18:11:01    140s] (I)       | | +-Phase 1e                                1.81%  149.36 sec  149.36 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | +-Route legalization                    1.33%  149.36 sec  149.36 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | | | +-Legalize Blockage Violations        1.12%  149.36 sec  149.36 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | | +-Phase 1l                               18.42%  149.36 sec  149.38 sec  0.01 sec  0.03 sec 
[03/23 18:11:01    140s] (I)       | | | +-Layer assignment (6T)                17.25%  149.36 sec  149.38 sec  0.01 sec  0.03 sec 
[03/23 18:11:01    140s] (I)       | +-Clean cong LA                             0.01%  149.38 sec  149.38 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       +-Export 3D cong map                          1.90%  149.38 sec  149.38 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)       | +-Export 2D cong map                        0.44%  149.38 sec  149.38 sec  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)      ======================= Summary by functions ========================
[03/23 18:11:01    140s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 18:11:01    140s] (I)      ---------------------------------------------------------------------
[03/23 18:11:01    140s] (I)        0  Early Global Route kernel           100.00%  0.08 sec  0.10 sec 
[03/23 18:11:01    140s] (I)        1  Global Routing                       49.58%  0.04 sec  0.06 sec 
[03/23 18:11:01    140s] (I)        1  Import and model                     36.59%  0.03 sec  0.03 sec 
[03/23 18:11:01    140s] (I)        1  Export 3D cong map                    1.90%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        2  Net group 1                          43.31%  0.03 sec  0.06 sec 
[03/23 18:11:01    140s] (I)        2  Create route DB                      15.84%  0.01 sec  0.01 sec 
[03/23 18:11:01    140s] (I)        2  Create place DB                      13.30%  0.01 sec  0.01 sec 
[03/23 18:11:01    140s] (I)        2  Create route kernel                   5.91%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        2  Initialization                        0.62%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        2  Export 2D cong map                    0.44%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        2  Others data preparation               0.17%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        3  Phase 1l                             18.42%  0.01 sec  0.03 sec 
[03/23 18:11:01    140s] (I)        3  Import route data (6T)               15.25%  0.01 sec  0.01 sec 
[03/23 18:11:01    140s] (I)        3  Import place data                    13.09%  0.01 sec  0.01 sec 
[03/23 18:11:01    140s] (I)        3  Phase 1a                              6.18%  0.00 sec  0.01 sec 
[03/23 18:11:01    140s] (I)        3  Phase 1d                              4.63%  0.00 sec  0.01 sec 
[03/23 18:11:01    140s] (I)        3  Phase 1b                              3.74%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        3  Phase 1c                              3.15%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        3  Generate topology (6T)                2.54%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        3  Phase 1e                              1.81%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        4  Layer assignment (6T)                17.25%  0.01 sec  0.03 sec 
[03/23 18:11:01    140s] (I)        4  Read nets                             9.32%  0.01 sec  0.01 sec 
[03/23 18:11:01    140s] (I)        4  Pattern routing (6T)                  4.40%  0.00 sec  0.01 sec 
[03/23 18:11:01    140s] (I)        4  Detoured routing (6T)                 4.31%  0.00 sec  0.01 sec 
[03/23 18:11:01    140s] (I)        4  Read instances and placement          4.14%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        4  Read blockages ( Layer 2-4 )          3.33%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        4  Monotonic routing (6T)                3.22%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        4  Two level Routing                     2.93%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        4  Model blockage capacity               2.66%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        4  Read prerouted                        1.61%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        4  Route legalization                    1.33%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        4  Pattern Routing Avoiding Blockages    0.66%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        4  Add via demand to 2D                  0.56%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        4  Read unlegalized nets                 0.33%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        4  Read blackboxes                       0.05%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        5  Initialize 3D capacity                2.27%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        5  Two Level Routing (Regular)           1.43%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        5  Legalize Blockage Violations          1.12%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        5  Two Level Routing (Strong)            1.03%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        5  Read instance blockages               0.69%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        5  Read PG blockages                     0.56%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        5  Read other blockages                  0.11%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        5  Read clock blockages                  0.10%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        5  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 18:11:01    140s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:11:01    140s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:11:01    140s] OPERPROF: Starting HotSpotCal at level 1, MEM:3325.9M, EPOCH TIME: 1679609461.517150
[03/23 18:11:01    140s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:01    140s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:11:01    140s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:01    140s] [hotspot] | normalized |          2.00 |          5.00 |
[03/23 18:11:01    140s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:01    140s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 5.00 (area is in unit of 4 std-cell row bins)
[03/23 18:11:01    140s] [hotspot] max/total 2.00/5.00, big hotspot (>10) total 0.00
[03/23 18:11:01    140s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 18:11:01    140s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:01    140s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:11:01    140s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:01    140s] [hotspot] |  1  |   133.00   262.60   147.40   291.40 |        2.00   |
[03/23 18:11:01    140s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:01    140s] [hotspot] |  2  |    61.00   219.40    75.40   233.80 |        1.00   |
[03/23 18:11:01    140s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:01    140s] [hotspot] |  3  |   118.60   320.20   133.00   334.60 |        1.00   |
[03/23 18:11:01    140s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:01    140s] [hotspot] |  4  |   118.60   349.00   133.00   363.40 |        1.00   |
[03/23 18:11:01    140s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:01    140s] Top 4 hotspots total area: 5.00
[03/23 18:11:01    140s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.005, MEM:3325.9M, EPOCH TIME: 1679609461.522208
[03/23 18:11:01    140s] [hotspot] Hotspot report including placement blocked areas
[03/23 18:11:01    140s] OPERPROF: Starting HotSpotCal at level 1, MEM:3325.9M, EPOCH TIME: 1679609461.522498
[03/23 18:11:01    140s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:01    140s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:11:01    140s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:01    140s] [hotspot] | normalized |          2.00 |          5.00 |
[03/23 18:11:01    140s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:01    140s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 5.00 (area is in unit of 4 std-cell row bins)
[03/23 18:11:01    140s] [hotspot] max/total 2.00/5.00, big hotspot (>10) total 0.00
[03/23 18:11:01    140s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 18:11:01    140s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:01    140s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:11:01    140s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:01    140s] [hotspot] |  1  |   133.00   262.60   147.40   291.40 |        2.00   |
[03/23 18:11:01    140s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:01    140s] [hotspot] |  2  |    61.00   219.40    75.40   233.80 |        1.00   |
[03/23 18:11:01    140s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:01    140s] [hotspot] |  3  |   118.60   320.20   133.00   334.60 |        1.00   |
[03/23 18:11:01    140s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:01    140s] [hotspot] |  4  |   118.60   349.00   133.00   363.40 |        1.00   |
[03/23 18:11:01    140s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:01    140s] Top 4 hotspots total area: 5.00
[03/23 18:11:01    140s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.004, MEM:3325.9M, EPOCH TIME: 1679609461.526918
[03/23 18:11:01    140s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts
[03/23 18:11:01    140s] **optDesign ... cpu = 0:00:13, real = 0:00:09, mem = 2267.6M, totSessionCpu=0:02:21 **
[03/23 18:11:01    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3068.9M, EPOCH TIME: 1679609461.539949
[03/23 18:11:01    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:01    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:01    140s] 
[03/23 18:11:01    140s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:01    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:3068.9M, EPOCH TIME: 1679609461.562207
[03/23 18:11:01    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:01    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:03    141s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3076.4M, EPOCH TIME: 1679609463.956701
[03/23 18:11:03    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:03    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:03    141s] 
[03/23 18:11:03    141s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:03    141s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:3077.8M, EPOCH TIME: 1679609463.975257
[03/23 18:11:03    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:03    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:03    141s] Density: 38.066%
Routing Overflow: 2.52% H and 0.04% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3077.8M, EPOCH TIME: 1679609463.983498
[03/23 18:11:03    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:03    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:03    141s] 
[03/23 18:11:03    141s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:04    141s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.017, MEM:3077.8M, EPOCH TIME: 1679609464.000887
[03/23 18:11:04    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:04    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:04    141s] **optDesign ... cpu = 0:00:13, real = 0:00:12, mem = 2273.5M, totSessionCpu=0:02:21 **
[03/23 18:11:04    141s] 
[03/23 18:11:04    141s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:11:04    141s] Deleting Lib Analyzer.
[03/23 18:11:04    141s] 
[03/23 18:11:04    141s] TimeStamp Deleting Cell Server End ...
[03/23 18:11:04    141s] *** Finished optDesign ***
[03/23 18:11:04    141s] 
[03/23 18:11:04    141s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:15.8 real=0:00:13.6)
[03/23 18:11:04    141s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.8 real=0:00:01.5)
[03/23 18:11:04    141s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.8 real=0:00:01.5)
[03/23 18:11:04    141s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.8 real=0:00:01.0)
[03/23 18:11:04    141s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 18:11:04    141s] Info: Destroy the CCOpt slew target map.
[03/23 18:11:04    141s] clean pInstBBox. size 0
[03/23 18:11:04    141s] Set place::cacheFPlanSiteMark to 0
[03/23 18:11:04    141s] All LLGs are deleted
[03/23 18:11:04    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:04    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:04    141s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3069.8M, EPOCH TIME: 1679609464.081195
[03/23 18:11:04    141s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3069.8M, EPOCH TIME: 1679609464.081289
[03/23 18:11:04    141s] Info: pop threads available for lower-level modules during optimization.
[03/23 18:11:04    141s] 
[03/23 18:11:04    141s] *** Summary of all messages that are not suppressed in this session:
[03/23 18:11:04    141s] Severity  ID               Count  Summary                                  
[03/23 18:11:04    141s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/23 18:11:04    141s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[03/23 18:11:04    141s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[03/23 18:11:04    141s] WARNING   IMPCCOPT-1007        3  Did not meet the max transition constrai...
[03/23 18:11:04    141s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/23 18:11:04    141s] WARNING   IMPPSP-1003         32  Found use of '%s'. This will continue to...
[03/23 18:11:04    141s] *** Message Summary: 41 warning(s), 0 error(s)
[03/23 18:11:04    141s] 
[03/23 18:11:04    141s] *** ccopt_design #1 [finish] : cpu/real = 0:00:37.4/0:00:29.2 (1.3), totSession cpu/real = 0:02:21.4/0:07:21.5 (0.3), mem = 3069.8M
[03/23 18:11:04    141s] 
[03/23 18:11:04    141s] =============================================================================================
[03/23 18:11:04    141s]  Final TAT Report : ccopt_design #1                                             21.14-s109_1
[03/23 18:11:04    141s] =============================================================================================
[03/23 18:11:04    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:04    141s] ---------------------------------------------------------------------------------------------
[03/23 18:11:04    141s] [ InitOpt                ]      1   0:00:01.0  (   3.4 % )     0:00:01.5 /  0:00:02.3    1.5
[03/23 18:11:04    141s] [ GlobalOpt              ]      1   0:00:01.4  (   4.9 % )     0:00:01.4 /  0:00:01.7    1.2
[03/23 18:11:04    141s] [ DrvOpt                 ]      2   0:00:00.7  (   2.4 % )     0:00:00.7 /  0:00:00.9    1.2
[03/23 18:11:04    141s] [ AreaOpt                ]      1   0:00:01.2  (   4.1 % )     0:00:01.4 /  0:00:01.7    1.2
[03/23 18:11:04    141s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 18:11:04    141s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.5 % )     0:00:03.0 /  0:00:01.7    0.6
[03/23 18:11:04    141s] [ DrvReport              ]      2   0:00:02.2  (   7.4 % )     0:00:02.2 /  0:00:00.1    0.1
[03/23 18:11:04    141s] [ CongRefineRouteType    ]      2   0:00:00.8  (   2.7 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 18:11:04    141s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[03/23 18:11:04    141s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 18:11:04    141s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:04    141s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.1
[03/23 18:11:04    141s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:04    141s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 18:11:04    141s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 18:11:04    141s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 18:11:04    141s] [ IncrReplace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 18:11:04    141s] [ RefinePlace            ]      2   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 18:11:04    141s] [ EarlyGlobalRoute       ]      7   0:00:01.8  (   6.0 % )     0:00:01.8 /  0:00:02.2    1.2
[03/23 18:11:04    141s] [ DetailRoute            ]      1   0:00:00.8  (   2.7 % )     0:00:00.8 /  0:00:03.7    4.7
[03/23 18:11:04    141s] [ ExtractRC              ]      5   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 18:11:04    141s] [ TimingUpdate           ]     21   0:00:00.6  (   2.0 % )     0:00:01.0 /  0:00:02.5    2.5
[03/23 18:11:04    141s] [ FullDelayCalc          ]      4   0:00:01.1  (   3.8 % )     0:00:01.1 /  0:00:02.8    2.5
[03/23 18:11:04    141s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    2.2
[03/23 18:11:04    141s] [ GenerateReports        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.8
[03/23 18:11:04    141s] [ MISC                   ]          0:00:16.4  (  56.1 % )     0:00:16.4 /  0:00:19.9    1.2
[03/23 18:11:04    141s] ---------------------------------------------------------------------------------------------
[03/23 18:11:04    141s]  ccopt_design #1 TOTAL              0:00:29.2  ( 100.0 % )     0:00:29.2 /  0:00:37.4    1.3
[03/23 18:11:04    141s] ---------------------------------------------------------------------------------------------
[03/23 18:11:04    141s] 
[03/23 18:11:04    141s] #% End ccopt_design (date=03/23 18:11:04, total cpu=0:00:37.5, real=0:00:30.0, peak res=2305.6M, current mem=2224.7M)
[03/23 18:11:04    141s] <CMD> report_ccopt_clock_trees -file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/post_ccopt.rpt -histograms -list_special_pins -no_invalidate
[03/23 18:11:04    141s] Clock tree timing engine global stage delay update for worstDelay:setup.early...
[03/23 18:11:04    141s] End AAE Lib Interpolated Model. (MEM=3029.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:04    141s] Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 18:11:04    141s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 18:11:04    141s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:11:04    141s] Clock tree timing engine global stage delay update for bestDelay:hold.early...
[03/23 18:11:04    141s] Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:11:04    141s] Clock tree timing engine global stage delay update for bestDelay:hold.late...
[03/23 18:11:04    141s] Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:11:04    141s] Clock DAG hash : 10756230699711948508 15729729618234110781
[03/23 18:11:04    141s] CTS services accumulated run-time stats :
[03/23 18:11:04    141s]   delay calculator: calls=22252, total_wall_time=1.276s, mean_wall_time=0.057ms
[03/23 18:11:04    141s]   legalizer: calls=2509, total_wall_time=0.066s, mean_wall_time=0.026ms
[03/23 18:11:04    141s]   steiner router: calls=11706, total_wall_time=2.648s, mean_wall_time=0.226ms
[03/23 18:11:04    141s] <CMD> saveDesign db/PE_top_ccopt.enc
[03/23 18:11:04    141s] #% Begin save design ... (date=03/23 18:11:04, mem=2225.6M)
[03/23 18:11:04    141s] % Begin Save ccopt configuration ... (date=03/23 18:11:04, mem=2225.6M)
[03/23 18:11:04    141s] % End Save ccopt configuration ... (date=03/23 18:11:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2225.9M, current mem=2225.9M)
[03/23 18:11:04    141s] % Begin Save netlist data ... (date=03/23 18:11:04, mem=2225.9M)
[03/23 18:11:04    141s] Writing Binary DB to db/PE_top_ccopt.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 18:11:04    141s] % End Save netlist data ... (date=03/23 18:11:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2227.3M, current mem=2227.3M)
[03/23 18:11:04    141s] Saving symbol-table file in separate thread ...
[03/23 18:11:04    141s] Saving congestion map file in separate thread ...
[03/23 18:11:04    141s] Saving congestion map file db/PE_top_ccopt.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 18:11:04    141s] % Begin Save AAE data ... (date=03/23 18:11:04, mem=2227.3M)
[03/23 18:11:04    141s] Saving AAE Data ...
[03/23 18:11:04    141s] % End Save AAE data ... (date=03/23 18:11:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2227.3M, current mem=2227.3M)
[03/23 18:11:04    141s] Saving preference file db/PE_top_ccopt.enc.dat.tmp/gui.pref.tcl ...
[03/23 18:11:04    141s] Saving mode setting ...
[03/23 18:11:04    141s] Saving global file ...
[03/23 18:11:04    141s] Saving Drc markers ...
[03/23 18:11:04    141s] ... No Drc file written since there is no markers found.
[03/23 18:11:04    141s] % Begin Save routing data ... (date=03/23 18:11:04, mem=2227.4M)
[03/23 18:11:04    141s] Saving route file ...
[03/23 18:11:05    142s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3033.0M) ***
[03/23 18:11:05    142s] % End Save routing data ... (date=03/23 18:11:05, total cpu=0:00:00.1, real=0:00:01.0, peak res=2227.5M, current mem=2227.5M)
[03/23 18:11:05    142s] Saving special route data file in separate thread ...
[03/23 18:11:05    142s] Saving PG file in separate thread ...
[03/23 18:11:05    142s] Saving placement file in separate thread ...
[03/23 18:11:05    142s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 18:11:05    142s] Save Adaptive View Pruning View Names to Binary file
[03/23 18:11:05    142s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:11:05    142s] Saving PG file db/PE_top_ccopt.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 18:11:05 2023)
[03/23 18:11:05    142s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3063.0M) ***
[03/23 18:11:05    142s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3063.0M) ***
[03/23 18:11:05    142s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:11:05    142s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:11:05    142s] Saving property file db/PE_top_ccopt.enc.dat.tmp/PE_top.prop
[03/23 18:11:05    142s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3055.0M) ***
[03/23 18:11:06    142s] #Saving pin access data to file db/PE_top_ccopt.enc.dat.tmp/PE_top.apa ...
[03/23 18:11:06    142s] #
[03/23 18:11:06    142s] Saving rc congestion map db/PE_top_ccopt.enc.dat.tmp/PE_top.congmap.gz ...
[03/23 18:11:06    142s] Saving preRoute extracted patterns in file 'db/PE_top_ccopt.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 18:11:06    142s] Saving preRoute extraction data in directory 'db/PE_top_ccopt.enc.dat.tmp/extraction/' ...
[03/23 18:11:06    142s] Checksum of RCGrid density data::96
[03/23 18:11:06    142s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:11:06    142s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:11:06    142s] % Begin Save power constraints data ... (date=03/23 18:11:06, mem=2227.8M)
[03/23 18:11:06    142s] % End Save power constraints data ... (date=03/23 18:11:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2227.8M, current mem=2227.8M)
[03/23 18:11:07    142s] Generated self-contained design PE_top_ccopt.enc.dat.tmp
[03/23 18:11:07    142s] #% End save design ... (date=03/23 18:11:07, total cpu=0:00:00.8, real=0:00:03.0, peak res=2228.1M, current mem=2228.1M)
[03/23 18:11:07    142s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 18:11:07    142s] 
[03/23 18:11:07    142s] <CMD> setOptMode -addInst true -addInstancePrefix POSTCTS
[03/23 18:11:07    142s] <CMD> optDesign -postCTS -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0
[03/23 18:11:07    142s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2228.1M, totSessionCpu=0:02:22 **
[03/23 18:11:07    142s] *** optDesign #1 [begin] : totSession cpu/real = 0:02:22.5/0:07:24.5 (0.3), mem = 3038.0M
[03/23 18:11:07    142s] Info: 6 threads available for lower-level modules during optimization.
[03/23 18:11:07    142s] GigaOpt running with 6 threads.
[03/23 18:11:07    142s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:22.5/0:07:24.5 (0.3), mem = 3038.0M
[03/23 18:11:07    142s] **INFO: User settings:
[03/23 18:11:07    142s] setDesignMode -process                  130
[03/23 18:11:07    142s] setExtractRCMode -coupling_c_th         0.4
[03/23 18:11:07    142s] setExtractRCMode -effortLevel           medium
[03/23 18:11:07    142s] setExtractRCMode -engine                preRoute
[03/23 18:11:07    142s] setExtractRCMode -relative_c_th         1
[03/23 18:11:07    142s] setExtractRCMode -total_c_th            0
[03/23 18:11:07    142s] setDelayCalMode -enable_high_fanout     true
[03/23 18:11:07    142s] setDelayCalMode -engine                 aae
[03/23 18:11:07    142s] setDelayCalMode -ignoreNetLoad          false
[03/23 18:11:07    142s] setDelayCalMode -socv_accuracy_mode     low
[03/23 18:11:07    142s] setOptMode -activeSetupViews            { setupAnalysis }
[03/23 18:11:07    142s] setOptMode -addInst                     true
[03/23 18:11:07    142s] setOptMode -addInstancePrefix           POSTCTS
[03/23 18:11:07    142s] setOptMode -allEndPoints                true
[03/23 18:11:07    142s] setOptMode -autoSetupViews              { setupAnalysis}
[03/23 18:11:07    142s] setOptMode -autoTDGRSetupViews          { setupAnalysis}
[03/23 18:11:07    142s] setOptMode -drcMargin                   0.1
[03/23 18:11:07    142s] setOptMode -effort                      high
[03/23 18:11:07    142s] setOptMode -fixDrc                      true
[03/23 18:11:07    142s] setOptMode -fixFanoutLoad               true
[03/23 18:11:07    142s] setOptMode -holdTargetSlack             0.05
[03/23 18:11:07    142s] setOptMode -maxLength                   1000
[03/23 18:11:07    142s] setOptMode -optimizeFF                  true
[03/23 18:11:07    142s] setOptMode -preserveAllSequential       false
[03/23 18:11:07    142s] setOptMode -restruct                    false
[03/23 18:11:07    142s] setOptMode -setupTargetSlack            0.05
[03/23 18:11:07    142s] setOptMode -usefulSkew                  false
[03/23 18:11:07    142s] setOptMode -usefulSkewCTS               true
[03/23 18:11:07    142s] setPlaceMode -place_global_max_density  0.8
[03/23 18:11:07    142s] setPlaceMode -timingDriven              true
[03/23 18:11:07    142s] setAnalysisMode -analysisType           onChipVariation
[03/23 18:11:07    142s] setAnalysisMode -checkType              setup
[03/23 18:11:07    142s] setAnalysisMode -clkSrcPath             true
[03/23 18:11:07    142s] setAnalysisMode -clockPropagation       sdcControl
[03/23 18:11:07    142s] setAnalysisMode -cppr                   both
[03/23 18:11:07    142s] 
[03/23 18:11:07    142s] 
[03/23 18:11:07    142s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:11:07    142s] Summary for sequential cells identification: 
[03/23 18:11:07    142s]   Identified SBFF number: 112
[03/23 18:11:07    142s]   Identified MBFF number: 0
[03/23 18:11:07    142s]   Identified SB Latch number: 0
[03/23 18:11:07    142s]   Identified MB Latch number: 0
[03/23 18:11:07    142s]   Not identified SBFF number: 8
[03/23 18:11:07    142s]   Not identified MBFF number: 0
[03/23 18:11:07    142s]   Not identified SB Latch number: 0
[03/23 18:11:07    142s]   Not identified MB Latch number: 0
[03/23 18:11:07    142s]   Number of sequential cells which are not FFs: 34
[03/23 18:11:07    142s]  Visiting view : setupAnalysis
[03/23 18:11:07    142s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:07    142s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:07    142s]  Visiting view : holdAnalysis
[03/23 18:11:07    142s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:07    142s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:07    142s] TLC MultiMap info (StdDelay):
[03/23 18:11:07    142s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:07    142s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:07    142s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:07    142s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:07    142s]  Setting StdDelay to: 22.7ps
[03/23 18:11:07    142s] 
[03/23 18:11:07    142s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:11:07    142s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 18:11:07    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:3042.0M, EPOCH TIME: 1679609467.213569
[03/23 18:11:07    142s] Processing tracks to init pin-track alignment.
[03/23 18:11:07    142s] z: 2, totalTracks: 1
[03/23 18:11:07    142s] z: 4, totalTracks: 1
[03/23 18:11:07    142s] z: 6, totalTracks: 1
[03/23 18:11:07    142s] z: 8, totalTracks: 1
[03/23 18:11:07    142s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:11:07    142s] All LLGs are deleted
[03/23 18:11:07    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:07    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:07    142s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3042.0M, EPOCH TIME: 1679609467.216759
[03/23 18:11:07    142s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3042.0M, EPOCH TIME: 1679609467.216991
[03/23 18:11:07    142s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3042.0M, EPOCH TIME: 1679609467.217519
[03/23 18:11:07    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:07    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:07    142s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3138.0M, EPOCH TIME: 1679609467.220402
[03/23 18:11:07    142s] Max number of tech site patterns supported in site array is 256.
[03/23 18:11:07    142s] Core basic site is IBM13SITE
[03/23 18:11:07    142s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3138.0M, EPOCH TIME: 1679609467.234691
[03/23 18:11:07    142s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:11:07    142s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:11:07    142s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.003, MEM:3138.0M, EPOCH TIME: 1679609467.237857
[03/23 18:11:07    142s] Fast DP-INIT is on for default
[03/23 18:11:07    142s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:11:07    142s] Atter site array init, number of instance map data is 0.
[03/23 18:11:07    142s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.019, MEM:3138.0M, EPOCH TIME: 1679609467.239863
[03/23 18:11:07    142s] 
[03/23 18:11:07    142s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:07    142s] OPERPROF:     Starting CMU at level 3, MEM:3138.0M, EPOCH TIME: 1679609467.240879
[03/23 18:11:07    142s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.005, MEM:3138.0M, EPOCH TIME: 1679609467.245517
[03/23 18:11:07    142s] 
[03/23 18:11:07    142s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:11:07    142s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.029, MEM:3042.0M, EPOCH TIME: 1679609467.246699
[03/23 18:11:07    142s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3042.0M, EPOCH TIME: 1679609467.246796
[03/23 18:11:07    142s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3042.0M, EPOCH TIME: 1679609467.248762
[03/23 18:11:07    142s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3042.0MB).
[03/23 18:11:07    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.036, MEM:3042.0M, EPOCH TIME: 1679609467.249861
[03/23 18:11:07    142s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3042.0M, EPOCH TIME: 1679609467.249966
[03/23 18:11:07    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:07    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:07    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:07    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:07    142s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:3038.0M, EPOCH TIME: 1679609467.254204
[03/23 18:11:07    142s] 
[03/23 18:11:07    142s] Creating Lib Analyzer ...
[03/23 18:11:07    142s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:11:07    142s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:11:07    142s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:11:07    142s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 18:11:07    142s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:11:07    142s] 
[03/23 18:11:07    142s] {RT rc-typ 0 4 4 0}
[03/23 18:11:07    143s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:23 mem=3044.0M
[03/23 18:11:07    143s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:23 mem=3044.0M
[03/23 18:11:07    143s] Creating Lib Analyzer, finished. 
[03/23 18:11:07    143s] Effort level <high> specified for reg2reg path_group
[03/23 18:11:07    143s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2238.0M, totSessionCpu=0:02:23 **
[03/23 18:11:07    143s] *** optDesign -postCTS ***
[03/23 18:11:07    143s] DRC Margin: user margin 0.1; extra margin 0.2
[03/23 18:11:07    143s] Hold Target Slack: user slack 0.05
[03/23 18:11:07    143s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/23 18:11:07    143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3022.0M, EPOCH TIME: 1679609467.961140
[03/23 18:11:07    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:07    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:07    143s] 
[03/23 18:11:07    143s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:07    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.014, MEM:3054.0M, EPOCH TIME: 1679609467.974994
[03/23 18:11:07    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:07    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:07    143s] Multi-VT timing optimization disabled based on library information.
[03/23 18:11:07    143s] 
[03/23 18:11:07    143s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:11:07    143s] Deleting Lib Analyzer.
[03/23 18:11:07    143s] 
[03/23 18:11:07    143s] TimeStamp Deleting Cell Server End ...
[03/23 18:11:07    143s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 18:11:07    143s] 
[03/23 18:11:07    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:11:07    143s] Summary for sequential cells identification: 
[03/23 18:11:07    143s]   Identified SBFF number: 112
[03/23 18:11:07    143s]   Identified MBFF number: 0
[03/23 18:11:07    143s]   Identified SB Latch number: 0
[03/23 18:11:07    143s]   Identified MB Latch number: 0
[03/23 18:11:07    143s]   Not identified SBFF number: 8
[03/23 18:11:07    143s]   Not identified MBFF number: 0
[03/23 18:11:07    143s]   Not identified SB Latch number: 0
[03/23 18:11:07    143s]   Not identified MB Latch number: 0
[03/23 18:11:07    143s]   Number of sequential cells which are not FFs: 34
[03/23 18:11:07    143s]  Visiting view : setupAnalysis
[03/23 18:11:07    143s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:07    143s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:07    143s]  Visiting view : holdAnalysis
[03/23 18:11:07    143s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:07    143s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:07    143s] TLC MultiMap info (StdDelay):
[03/23 18:11:07    143s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:07    143s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:07    143s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:07    143s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:07    143s]  Setting StdDelay to: 22.7ps
[03/23 18:11:07    143s] 
[03/23 18:11:07    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:11:08    143s] 
[03/23 18:11:08    143s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:11:08    143s] 
[03/23 18:11:08    143s] TimeStamp Deleting Cell Server End ...
[03/23 18:11:08    143s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3054.0M, EPOCH TIME: 1679609468.047926
[03/23 18:11:08    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] All LLGs are deleted
[03/23 18:11:08    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3054.0M, EPOCH TIME: 1679609468.048111
[03/23 18:11:08    143s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3054.0M, EPOCH TIME: 1679609468.048207
[03/23 18:11:08    143s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3048.0M, EPOCH TIME: 1679609468.050130
[03/23 18:11:08    143s] Start to check current routing status for nets...
[03/23 18:11:08    143s] All nets are already routed correctly.
[03/23 18:11:08    143s] End to check current routing status for nets (mem=3048.0M)
[03/23 18:11:08    143s] All LLGs are deleted
[03/23 18:11:08    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3048.0M, EPOCH TIME: 1679609468.068183
[03/23 18:11:08    143s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3048.0M, EPOCH TIME: 1679609468.068459
[03/23 18:11:08    143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3048.0M, EPOCH TIME: 1679609468.069317
[03/23 18:11:08    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3112.0M, EPOCH TIME: 1679609468.071704
[03/23 18:11:08    143s] Max number of tech site patterns supported in site array is 256.
[03/23 18:11:08    143s] Core basic site is IBM13SITE
[03/23 18:11:08    143s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3112.0M, EPOCH TIME: 1679609468.086135
[03/23 18:11:08    143s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:11:08    143s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:11:08    143s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.005, MEM:3144.0M, EPOCH TIME: 1679609468.091602
[03/23 18:11:08    143s] Fast DP-INIT is on for default
[03/23 18:11:08    143s] Atter site array init, number of instance map data is 0.
[03/23 18:11:08    143s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.026, REAL:0.022, MEM:3144.0M, EPOCH TIME: 1679609468.093840
[03/23 18:11:08    143s] 
[03/23 18:11:08    143s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:08    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.027, MEM:3048.0M, EPOCH TIME: 1679609468.096035
[03/23 18:11:08    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:08    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.054  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3234.4M, EPOCH TIME: 1679609468.184728
[03/23 18:11:08    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] 
[03/23 18:11:08    143s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:08    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.024, MEM:3235.9M, EPOCH TIME: 1679609468.208695
[03/23 18:11:08    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:08    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] Density: 38.066%
Routing Overflow: 2.52% H and 0.04% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2231.1M, totSessionCpu=0:02:24 **
[03/23 18:11:08    143s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.1 (1.2), totSession cpu/real = 0:02:23.8/0:07:25.6 (0.3), mem = 3046.9M
[03/23 18:11:08    143s] 
[03/23 18:11:08    143s] =============================================================================================
[03/23 18:11:08    143s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.14-s109_1
[03/23 18:11:08    143s] =============================================================================================
[03/23 18:11:08    143s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:08    143s] ---------------------------------------------------------------------------------------------
[03/23 18:11:08    143s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:08    143s] [ OptSummaryReport       ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.2    1.4
[03/23 18:11:08    143s] [ DrvReport              ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    1.8
[03/23 18:11:08    143s] [ CellServerInit         ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 18:11:08    143s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  57.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 18:11:08    143s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:08    143s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:08    143s] [ TimingUpdate           ]      2   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.1    4.0
[03/23 18:11:08    143s] [ TimingReport           ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.1    1.8
[03/23 18:11:08    143s] [ MISC                   ]          0:00:00.2  (  23.4 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 18:11:08    143s] ---------------------------------------------------------------------------------------------
[03/23 18:11:08    143s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.3    1.2
[03/23 18:11:08    143s] ---------------------------------------------------------------------------------------------
[03/23 18:11:08    143s] 
[03/23 18:11:08    143s] ** INFO : this run is activating low effort ccoptDesign flow
[03/23 18:11:08    143s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:11:08    143s] ### Creating PhyDesignMc. totSessionCpu=0:02:24 mem=3046.9M
[03/23 18:11:08    143s] OPERPROF: Starting DPlace-Init at level 1, MEM:3046.9M, EPOCH TIME: 1679609468.216192
[03/23 18:11:08    143s] Processing tracks to init pin-track alignment.
[03/23 18:11:08    143s] z: 2, totalTracks: 1
[03/23 18:11:08    143s] z: 4, totalTracks: 1
[03/23 18:11:08    143s] z: 6, totalTracks: 1
[03/23 18:11:08    143s] z: 8, totalTracks: 1
[03/23 18:11:08    143s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:11:08    143s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3046.9M, EPOCH TIME: 1679609468.220132
[03/23 18:11:08    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] 
[03/23 18:11:08    143s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:08    143s] 
[03/23 18:11:08    143s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:11:08    143s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.013, MEM:3046.9M, EPOCH TIME: 1679609468.233380
[03/23 18:11:08    143s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3046.9M, EPOCH TIME: 1679609468.233507
[03/23 18:11:08    143s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3046.9M, EPOCH TIME: 1679609468.235332
[03/23 18:11:08    143s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3046.9MB).
[03/23 18:11:08    143s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.020, MEM:3046.9M, EPOCH TIME: 1679609468.235789
[03/23 18:11:08    143s] TotalInstCnt at PhyDesignMc Initialization: 2614
[03/23 18:11:08    143s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:24 mem=3046.9M
[03/23 18:11:08    143s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3046.9M, EPOCH TIME: 1679609468.238521
[03/23 18:11:08    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:08    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:08    143s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.003, MEM:3046.9M, EPOCH TIME: 1679609468.241936
[03/23 18:11:08    143s] TotalInstCnt at PhyDesignMc Destruction: 2614
[03/23 18:11:08    143s] OPTC: m1 20.0 20.0
[03/23 18:11:08    144s] #optDebug: fT-E <X 2 0 0 1>
[03/23 18:11:08    144s] 
[03/23 18:11:08    144s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:11:08    144s] Summary for sequential cells identification: 
[03/23 18:11:08    144s]   Identified SBFF number: 112
[03/23 18:11:08    144s]   Identified MBFF number: 0
[03/23 18:11:08    144s]   Identified SB Latch number: 0
[03/23 18:11:08    144s]   Identified MB Latch number: 0
[03/23 18:11:08    144s]   Not identified SBFF number: 8
[03/23 18:11:08    144s]   Not identified MBFF number: 0
[03/23 18:11:08    144s]   Not identified SB Latch number: 0
[03/23 18:11:08    144s]   Not identified MB Latch number: 0
[03/23 18:11:08    144s]   Number of sequential cells which are not FFs: 34
[03/23 18:11:08    144s]  Visiting view : setupAnalysis
[03/23 18:11:08    144s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:08    144s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:08    144s]  Visiting view : holdAnalysis
[03/23 18:11:08    144s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:08    144s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:08    144s] TLC MultiMap info (StdDelay):
[03/23 18:11:08    144s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:08    144s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:08    144s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:08    144s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:08    144s]  Setting StdDelay to: 22.7ps
[03/23 18:11:08    144s] 
[03/23 18:11:08    144s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:11:08    144s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.4
[03/23 18:11:08    144s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 18:11:08    144s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:24.1/0:07:25.8 (0.3), mem = 3018.9M
[03/23 18:11:08    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.16
[03/23 18:11:08    144s] ### Creating RouteCongInterface, started
[03/23 18:11:08    144s] 
[03/23 18:11:08    144s] Creating Lib Analyzer ...
[03/23 18:11:08    144s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:11:08    144s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:11:08    144s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:11:08    144s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:11:08    144s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:11:08    144s] 
[03/23 18:11:08    144s] {RT rc-typ 0 4 4 0}
[03/23 18:11:09    144s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:25 mem=3054.9M
[03/23 18:11:09    144s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:25 mem=3054.9M
[03/23 18:11:09    144s] Creating Lib Analyzer, finished. 
[03/23 18:11:09    144s] #optDebug: Start CG creation (mem=3054.9M)
[03/23 18:11:09    144s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/23 18:11:09    144s] (cpu=0:00:00.1, mem=3129.9M)
[03/23 18:11:09    144s]  ...processing cgPrt (cpu=0:00:00.1, mem=3129.9M)
[03/23 18:11:09    144s]  ...processing cgEgp (cpu=0:00:00.1, mem=3129.9M)
[03/23 18:11:09    144s]  ...processing cgPbk (cpu=0:00:00.1, mem=3129.9M)
[03/23 18:11:09    144s]  ...processing cgNrb(cpu=0:00:00.1, mem=3129.9M)
[03/23 18:11:09    144s]  ...processing cgObs (cpu=0:00:00.1, mem=3129.9M)
[03/23 18:11:09    144s]  ...processing cgCon (cpu=0:00:00.1, mem=3129.9M)
[03/23 18:11:09    144s]  ...processing cgPdm (cpu=0:00:00.1, mem=3129.9M)
[03/23 18:11:09    144s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3129.9M)
[03/23 18:11:09    144s] {MMLU 0 22 2681}
[03/23 18:11:09    144s] ### Creating LA Mngr. totSessionCpu=0:02:25 mem=3129.9M
[03/23 18:11:09    144s] ### Creating LA Mngr, finished. totSessionCpu=0:02:25 mem=3129.9M
[03/23 18:11:09    144s] 
[03/23 18:11:09    144s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 18:11:09    144s] 
[03/23 18:11:09    144s] #optDebug: {0, 1.000}
[03/23 18:11:09    144s] ### Creating RouteCongInterface, finished
[03/23 18:11:09    144s] Updated routing constraints on 0 nets.
[03/23 18:11:09    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.16
[03/23 18:11:09    144s] Bottom Preferred Layer:
[03/23 18:11:09    144s] +-----------+------------+----------+
[03/23 18:11:09    144s] |   Layer   |    CLK     |   Rule   |
[03/23 18:11:09    144s] +-----------+------------+----------+
[03/23 18:11:09    144s] | M3 (z=3)  |         22 | default  |
[03/23 18:11:09    144s] +-----------+------------+----------+
[03/23 18:11:09    144s] Via Pillar Rule:
[03/23 18:11:09    144s]     None
[03/23 18:11:09    144s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:02:24.9/0:07:26.5 (0.3), mem = 3129.9M
[03/23 18:11:09    144s] 
[03/23 18:11:09    144s] =============================================================================================
[03/23 18:11:09    144s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.14-s109_1
[03/23 18:11:09    144s] =============================================================================================
[03/23 18:11:09    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:09    144s] ---------------------------------------------------------------------------------------------
[03/23 18:11:09    144s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  90.1 % )     0:00:00.6 /  0:00:00.7    1.1
[03/23 18:11:09    144s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   9.0 % )     0:00:00.7 /  0:00:00.7    1.1
[03/23 18:11:09    144s] [ MISC                   ]          0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:09    144s] ---------------------------------------------------------------------------------------------
[03/23 18:11:09    144s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 18:11:09    144s] ---------------------------------------------------------------------------------------------
[03/23 18:11:09    144s] 
[03/23 18:11:09    144s] End: GigaOpt Route Type Constraints Refinement
[03/23 18:11:09    144s] *** Starting optimizing excluded clock nets MEM= 3129.9M) ***
[03/23 18:11:09    144s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3129.9M) ***
[03/23 18:11:09    144s] *** Starting optimizing excluded clock nets MEM= 3129.9M) ***
[03/23 18:11:09    144s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3129.9M) ***
[03/23 18:11:09    144s] Info: Done creating the CCOpt slew target map.
[03/23 18:11:09    144s] Begin: GigaOpt high fanout net optimization
[03/23 18:11:09    144s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 18:11:09    144s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 18:11:09    144s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:24.9/0:07:26.5 (0.3), mem = 3129.9M
[03/23 18:11:09    144s] Info: 22 nets with fixed/cover wires excluded.
[03/23 18:11:09    144s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:11:09    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.17
[03/23 18:11:09    144s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:11:09    144s] ### Creating PhyDesignMc. totSessionCpu=0:02:25 mem=3129.9M
[03/23 18:11:09    144s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:11:09    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:3129.9M, EPOCH TIME: 1679609469.100315
[03/23 18:11:09    144s] Processing tracks to init pin-track alignment.
[03/23 18:11:09    144s] z: 2, totalTracks: 1
[03/23 18:11:09    144s] z: 4, totalTracks: 1
[03/23 18:11:09    144s] z: 6, totalTracks: 1
[03/23 18:11:09    144s] z: 8, totalTracks: 1
[03/23 18:11:09    144s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:11:09    144s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3129.9M, EPOCH TIME: 1679609469.104153
[03/23 18:11:09    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:09    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:09    144s] 
[03/23 18:11:09    144s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:09    144s] 
[03/23 18:11:09    144s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:11:09    144s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:3129.9M, EPOCH TIME: 1679609469.128846
[03/23 18:11:09    144s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3129.9M, EPOCH TIME: 1679609469.128950
[03/23 18:11:09    144s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3129.9M, EPOCH TIME: 1679609469.132191
[03/23 18:11:09    144s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3129.9MB).
[03/23 18:11:09    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.033, MEM:3129.9M, EPOCH TIME: 1679609469.132839
[03/23 18:11:09    144s] TotalInstCnt at PhyDesignMc Initialization: 2614
[03/23 18:11:09    144s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=3129.9M
[03/23 18:11:09    144s] ### Creating RouteCongInterface, started
[03/23 18:11:09    144s] 
[03/23 18:11:09    144s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 18:11:09    144s] 
[03/23 18:11:09    144s] #optDebug: {0, 1.000}
[03/23 18:11:09    144s] ### Creating RouteCongInterface, finished
[03/23 18:11:09    144s] ### Creating LA Mngr. totSessionCpu=0:02:25 mem=3129.9M
[03/23 18:11:09    144s] ### Creating LA Mngr, finished. totSessionCpu=0:02:25 mem=3129.9M
[03/23 18:11:09    145s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:11:09    145s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:11:09    145s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:11:09    145s] Total-nets :: 2681, Stn-nets :: 2, ratio :: 0.074599 %, Total-len 69227.6, Stn-len 372
[03/23 18:11:09    145s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3242.9M, EPOCH TIME: 1679609469.456033
[03/23 18:11:09    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:09    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:09    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:09    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:09    145s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.005, MEM:3090.7M, EPOCH TIME: 1679609469.460841
[03/23 18:11:09    145s] TotalInstCnt at PhyDesignMc Destruction: 2614
[03/23 18:11:09    145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.17
[03/23 18:11:09    145s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.2), totSession cpu/real = 0:02:25.3/0:07:26.8 (0.3), mem = 3090.7M
[03/23 18:11:09    145s] 
[03/23 18:11:09    145s] =============================================================================================
[03/23 18:11:09    145s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.14-s109_1
[03/23 18:11:09    145s] =============================================================================================
[03/23 18:11:09    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:09    145s] ---------------------------------------------------------------------------------------------
[03/23 18:11:09    145s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:09    145s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.7 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 18:11:09    145s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:09    145s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:09    145s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:09    145s] [ MISC                   ]          0:00:00.3  (  85.4 % )     0:00:00.3 /  0:00:00.4    1.1
[03/23 18:11:09    145s] ---------------------------------------------------------------------------------------------
[03/23 18:11:09    145s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.2
[03/23 18:11:09    145s] ---------------------------------------------------------------------------------------------
[03/23 18:11:09    145s] 
[03/23 18:11:09    145s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 18:11:09    145s] End: GigaOpt high fanout net optimization
[03/23 18:11:09    145s] Activate optFanout-based MLT
[03/23 18:11:09    145s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 18:11:09    145s] Deleting Lib Analyzer.
[03/23 18:11:09    145s] Begin: GigaOpt Global Optimization
[03/23 18:11:09    145s] *info: use new DP (enabled)
[03/23 18:11:09    145s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/23 18:11:09    145s] Info: 22 nets with fixed/cover wires excluded.
[03/23 18:11:09    145s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:11:09    145s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:25.4/0:07:26.9 (0.3), mem = 3091.4M
[03/23 18:11:09    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.18
[03/23 18:11:09    145s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:11:09    145s] ### Creating PhyDesignMc. totSessionCpu=0:02:25 mem=3091.4M
[03/23 18:11:09    145s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:11:09    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:3091.4M, EPOCH TIME: 1679609469.543334
[03/23 18:11:09    145s] Processing tracks to init pin-track alignment.
[03/23 18:11:09    145s] z: 2, totalTracks: 1
[03/23 18:11:09    145s] z: 4, totalTracks: 1
[03/23 18:11:09    145s] z: 6, totalTracks: 1
[03/23 18:11:09    145s] z: 8, totalTracks: 1
[03/23 18:11:09    145s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:11:09    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3091.4M, EPOCH TIME: 1679609469.548235
[03/23 18:11:09    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:09    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:09    145s] 
[03/23 18:11:09    145s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:09    145s] 
[03/23 18:11:09    145s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:11:09    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:3091.4M, EPOCH TIME: 1679609469.565204
[03/23 18:11:09    145s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3091.4M, EPOCH TIME: 1679609469.565320
[03/23 18:11:09    145s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3091.4M, EPOCH TIME: 1679609469.567307
[03/23 18:11:09    145s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3091.4MB).
[03/23 18:11:09    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.025, MEM:3091.4M, EPOCH TIME: 1679609469.568067
[03/23 18:11:09    145s] TotalInstCnt at PhyDesignMc Initialization: 2614
[03/23 18:11:09    145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=3091.4M
[03/23 18:11:09    145s] ### Creating RouteCongInterface, started
[03/23 18:11:09    145s] 
[03/23 18:11:09    145s] Creating Lib Analyzer ...
[03/23 18:11:09    145s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:11:09    145s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:11:09    145s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:11:09    145s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:11:09    145s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:11:09    145s] 
[03/23 18:11:09    145s] {RT rc-typ 0 4 4 0}
[03/23 18:11:10    146s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:26 mem=3091.4M
[03/23 18:11:10    146s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:26 mem=3091.4M
[03/23 18:11:10    146s] Creating Lib Analyzer, finished. 
[03/23 18:11:10    146s] 
[03/23 18:11:10    146s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 18:11:10    146s] 
[03/23 18:11:10    146s] #optDebug: {0, 1.000}
[03/23 18:11:10    146s] ### Creating RouteCongInterface, finished
[03/23 18:11:10    146s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=3091.4M
[03/23 18:11:10    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=3091.4M
[03/23 18:11:10    146s] *info: 22 clock nets excluded
[03/23 18:11:10    146s] *info: 1 no-driver net excluded.
[03/23 18:11:10    146s] *info: 22 nets with fixed/cover wires excluded.
[03/23 18:11:10    146s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3407.3M, EPOCH TIME: 1679609470.673606
[03/23 18:11:10    146s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3407.3M, EPOCH TIME: 1679609470.673758
[03/23 18:11:10    146s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 18:11:10    146s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 18:11:10    146s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:11:10    146s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:11:10    146s] ** GigaOpt Global Opt WNS Slack 0.050  TNS Slack 0.000 
[03/23 18:11:10    146s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:11:10    146s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 18:11:10    146s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:11:10    146s] |   0.050|   0.000|   38.07%|   0:00:00.0| 3409.3M|setupAnalysis|       NA| NA                                                 |
[03/23 18:11:10    146s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:11:10    146s] 
[03/23 18:11:10    146s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3409.3M) ***
[03/23 18:11:10    146s] 
[03/23 18:11:10    146s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3409.3M) ***
[03/23 18:11:10    146s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/23 18:11:10    146s] Total-nets :: 2681, Stn-nets :: 2, ratio :: 0.074599 %, Total-len 69227.6, Stn-len 372
[03/23 18:11:10    146s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3249.5M, EPOCH TIME: 1679609470.776555
[03/23 18:11:10    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:11:10    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:10    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:10    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:10    146s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.010, MEM:3115.2M, EPOCH TIME: 1679609470.787030
[03/23 18:11:10    146s] TotalInstCnt at PhyDesignMc Destruction: 2614
[03/23 18:11:10    146s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.18
[03/23 18:11:10    146s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.2 (1.1), totSession cpu/real = 0:02:26.8/0:07:28.2 (0.3), mem = 3115.2M
[03/23 18:11:10    146s] 
[03/23 18:11:10    146s] =============================================================================================
[03/23 18:11:10    146s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.14-s109_1
[03/23 18:11:10    146s] =============================================================================================
[03/23 18:11:10    146s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:10    146s] ---------------------------------------------------------------------------------------------
[03/23 18:11:10    146s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:10    146s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  50.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 18:11:10    146s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:10    146s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 18:11:10    146s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:10    146s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 18:11:10    146s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:10    146s] [ TransformInit          ]      1   0:00:00.4  (  32.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 18:11:10    146s] [ MISC                   ]          0:00:00.1  (  11.6 % )     0:00:00.1 /  0:00:00.3    1.8
[03/23 18:11:10    146s] ---------------------------------------------------------------------------------------------
[03/23 18:11:10    146s]  GlobalOpt #1 TOTAL                 0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.4    1.1
[03/23 18:11:10    146s] ---------------------------------------------------------------------------------------------
[03/23 18:11:10    146s] 
[03/23 18:11:10    146s] End: GigaOpt Global Optimization
[03/23 18:11:10    146s] Deactivate optFanout-based MLT
[03/23 18:11:10    146s] *** Timing Is met
[03/23 18:11:10    146s] *** Check timing (0:00:00.0)
[03/23 18:11:10    146s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 18:11:10    146s] Deleting Lib Analyzer.
[03/23 18:11:10    146s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 18:11:10    146s] Info: 22 nets with fixed/cover wires excluded.
[03/23 18:11:10    146s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:11:10    146s] ### Creating LA Mngr. totSessionCpu=0:02:27 mem=3113.2M
[03/23 18:11:10    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:27 mem=3113.2M
[03/23 18:11:10    146s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 18:11:10    146s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3113.2M, EPOCH TIME: 1679609470.804570
[03/23 18:11:10    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:10    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:10    146s] 
[03/23 18:11:10    146s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:10    146s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.015, MEM:3113.9M, EPOCH TIME: 1679609470.819519
[03/23 18:11:10    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:10    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:10    146s] Activate postCTS OCP-based MLT
[03/23 18:11:10    146s] **INFO: Flow update: Design timing is met.
[03/23 18:11:10    146s] Deactivate postCTS OCP-based MLT
[03/23 18:11:10    146s] **INFO: Flow update: Design timing is met.
[03/23 18:11:10    146s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 18:11:10    146s] Info: 22 nets with fixed/cover wires excluded.
[03/23 18:11:10    146s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:11:10    146s] ### Creating LA Mngr. totSessionCpu=0:02:27 mem=3113.9M
[03/23 18:11:10    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:27 mem=3113.9M
[03/23 18:11:10    146s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:11:10    146s] ### Creating PhyDesignMc. totSessionCpu=0:02:27 mem=3375.3M
[03/23 18:11:10    146s] OPERPROF: Starting DPlace-Init at level 1, MEM:3375.3M, EPOCH TIME: 1679609470.961041
[03/23 18:11:10    146s] Processing tracks to init pin-track alignment.
[03/23 18:11:10    146s] z: 2, totalTracks: 1
[03/23 18:11:10    146s] z: 4, totalTracks: 1
[03/23 18:11:10    146s] z: 6, totalTracks: 1
[03/23 18:11:10    146s] z: 8, totalTracks: 1
[03/23 18:11:10    146s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:11:10    146s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3375.3M, EPOCH TIME: 1679609470.964619
[03/23 18:11:10    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:10    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:10    146s] 
[03/23 18:11:10    146s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:10    146s] 
[03/23 18:11:10    146s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:11:10    146s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.021, MEM:3407.3M, EPOCH TIME: 1679609470.985989
[03/23 18:11:10    146s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3407.3M, EPOCH TIME: 1679609470.986117
[03/23 18:11:10    146s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3407.3M, EPOCH TIME: 1679609470.989145
[03/23 18:11:10    146s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3407.3MB).
[03/23 18:11:10    146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:3407.3M, EPOCH TIME: 1679609470.990002
[03/23 18:11:11    146s] TotalInstCnt at PhyDesignMc Initialization: 2614
[03/23 18:11:11    146s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:27 mem=3407.3M
[03/23 18:11:11    146s] Begin: Area Reclaim Optimization
[03/23 18:11:11    146s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:27.0/0:07:28.4 (0.3), mem = 3407.3M
[03/23 18:11:11    146s] 
[03/23 18:11:11    146s] Creating Lib Analyzer ...
[03/23 18:11:11    147s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:11:11    147s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:11:11    147s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:11:11    147s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:11:11    147s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:11:11    147s] 
[03/23 18:11:11    147s] {RT rc-typ 0 4 4 0}
[03/23 18:11:11    147s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:28 mem=3411.3M
[03/23 18:11:11    147s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:28 mem=3411.3M
[03/23 18:11:11    147s] Creating Lib Analyzer, finished. 
[03/23 18:11:11    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.19
[03/23 18:11:11    147s] ### Creating RouteCongInterface, started
[03/23 18:11:11    147s] 
[03/23 18:11:11    147s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 18:11:11    147s] 
[03/23 18:11:11    147s] #optDebug: {0, 1.000}
[03/23 18:11:11    147s] ### Creating RouteCongInterface, finished
[03/23 18:11:11    147s] ### Creating LA Mngr. totSessionCpu=0:02:28 mem=3411.3M
[03/23 18:11:11    147s] ### Creating LA Mngr, finished. totSessionCpu=0:02:28 mem=3411.3M
[03/23 18:11:11    147s] Usable buffer cells for single buffer setup transform:
[03/23 18:11:11    147s] CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
[03/23 18:11:11    147s] Number of usable buffer cells above: 16
[03/23 18:11:11    147s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3411.3M, EPOCH TIME: 1679609471.925761
[03/23 18:11:11    147s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3411.3M, EPOCH TIME: 1679609471.925905
[03/23 18:11:11    147s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:11:11    147s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:11:11    147s] Reclaim Optimization WNS Slack 0.051  TNS Slack 0.000 Density 38.07
[03/23 18:11:11    147s] +---------+---------+--------+--------+------------+--------+
[03/23 18:11:11    147s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 18:11:11    147s] +---------+---------+--------+--------+------------+--------+
[03/23 18:11:11    147s] |   38.07%|        -|   0.051|   0.000|   0:00:00.0| 3411.3M|
[03/23 18:11:11    147s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 18:11:11    147s] |   38.07%|        0|   0.051|   0.000|   0:00:00.0| 3411.3M|
[03/23 18:11:12    148s] |   38.07%|        0|   0.051|   0.000|   0:00:01.0| 3414.8M|
[03/23 18:11:12    148s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:11:12    148s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:11:12    148s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:11:12    148s] |   38.06%|        2|   0.051|   0.000|   0:00:00.0| 3558.7M|
[03/23 18:11:12    148s] |   38.06%|        0|   0.051|   0.000|   0:00:00.0| 3558.7M|
[03/23 18:11:12    148s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 18:11:12    148s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/23 18:11:12    148s] |   38.06%|        0|   0.051|   0.000|   0:00:00.0| 3558.7M|
[03/23 18:11:12    148s] +---------+---------+--------+--------+------------+--------+
[03/23 18:11:12    148s] Reclaim Optimization End WNS Slack 0.051  TNS Slack 0.000 Density 38.06
[03/23 18:11:12    148s] 
[03/23 18:11:12    148s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[03/23 18:11:12    148s] --------------------------------------------------------------
[03/23 18:11:12    148s] |                                   | Total     | Sequential |
[03/23 18:11:12    148s] --------------------------------------------------------------
[03/23 18:11:12    148s] | Num insts resized                 |       1  |       0    |
[03/23 18:11:12    148s] | Num insts undone                  |       1  |       0    |
[03/23 18:11:12    148s] | Num insts Downsized               |       1  |       0    |
[03/23 18:11:12    148s] | Num insts Samesized               |       0  |       0    |
[03/23 18:11:12    148s] | Num insts Upsized                 |       0  |       0    |
[03/23 18:11:12    148s] | Num multiple commits+uncommits    |       0  |       -    |
[03/23 18:11:12    148s] --------------------------------------------------------------
[03/23 18:11:12    148s] 
[03/23 18:11:12    148s] Number of times islegalLocAvaiable called = 16 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
[03/23 18:11:12    148s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[03/23 18:11:12    148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3558.7M, EPOCH TIME: 1679609472.115060
[03/23 18:11:12    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:11:12    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:3558.7M, EPOCH TIME: 1679609472.119790
[03/23 18:11:12    148s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3558.7M, EPOCH TIME: 1679609472.121360
[03/23 18:11:12    148s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3558.7M, EPOCH TIME: 1679609472.121618
[03/23 18:11:12    148s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3558.7M, EPOCH TIME: 1679609472.125204
[03/23 18:11:12    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] 
[03/23 18:11:12    148s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:12    148s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.023, REAL:0.022, MEM:3558.7M, EPOCH TIME: 1679609472.147211
[03/23 18:11:12    148s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3558.7M, EPOCH TIME: 1679609472.147350
[03/23 18:11:12    148s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:3558.7M, EPOCH TIME: 1679609472.150159
[03/23 18:11:12    148s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3558.7M, EPOCH TIME: 1679609472.150886
[03/23 18:11:12    148s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3558.7M, EPOCH TIME: 1679609472.151038
[03/23 18:11:12    148s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.030, MEM:3558.7M, EPOCH TIME: 1679609472.151195
[03/23 18:11:12    148s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.030, MEM:3558.7M, EPOCH TIME: 1679609472.151283
[03/23 18:11:12    148s] TDRefine: refinePlace mode is spiral
[03/23 18:11:12    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.13
[03/23 18:11:12    148s] OPERPROF: Starting RefinePlace at level 1, MEM:3558.7M, EPOCH TIME: 1679609472.151428
[03/23 18:11:12    148s] *** Starting refinePlace (0:02:28 mem=3558.7M) ***
[03/23 18:11:12    148s] Total net bbox length = 5.569e+04 (2.252e+04 3.317e+04) (ext = 3.360e+03)
[03/23 18:11:12    148s] 
[03/23 18:11:12    148s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:12    148s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:11:12    148s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:12    148s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:12    148s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3558.7M, EPOCH TIME: 1679609472.160102
[03/23 18:11:12    148s] Starting refinePlace ...
[03/23 18:11:12    148s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:12    148s] One DDP V2 for no tweak run.
[03/23 18:11:12    148s] 
[03/23 18:11:12    148s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:11:12    148s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 18:11:12    148s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 18:11:12    148s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:11:12    148s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3558.7MB) @(0:02:28 - 0:02:29).
[03/23 18:11:12    148s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:11:12    148s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:11:12    148s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3558.7MB
[03/23 18:11:12    148s] Statistics of distance of Instance movement in refine placement:
[03/23 18:11:12    148s]   maximum (X+Y) =         0.00 um
[03/23 18:11:12    148s]   mean    (X+Y) =         0.00 um
[03/23 18:11:12    148s] Summary Report:
[03/23 18:11:12    148s] Instances move: 0 (out of 2593 movable)
[03/23 18:11:12    148s] Instances flipped: 0
[03/23 18:11:12    148s] Mean displacement: 0.00 um
[03/23 18:11:12    148s] Max displacement: 0.00 um 
[03/23 18:11:12    148s] Total instances moved : 0
[03/23 18:11:12    148s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.149, REAL:0.088, MEM:3558.7M, EPOCH TIME: 1679609472.248086
[03/23 18:11:12    148s] Total net bbox length = 5.569e+04 (2.252e+04 3.317e+04) (ext = 3.360e+03)
[03/23 18:11:12    148s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3558.7MB
[03/23 18:11:12    148s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3558.7MB) @(0:02:28 - 0:02:29).
[03/23 18:11:12    148s] *** Finished refinePlace (0:02:29 mem=3558.7M) ***
[03/23 18:11:12    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.13
[03/23 18:11:12    148s] OPERPROF: Finished RefinePlace at level 1, CPU:0.159, REAL:0.098, MEM:3558.7M, EPOCH TIME: 1679609472.249112
[03/23 18:11:12    148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3558.7M, EPOCH TIME: 1679609472.259265
[03/23 18:11:12    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:11:12    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.005, MEM:3558.7M, EPOCH TIME: 1679609472.264368
[03/23 18:11:12    148s] *** maximum move = 0.00 um ***
[03/23 18:11:12    148s] *** Finished re-routing un-routed nets (3558.7M) ***
[03/23 18:11:12    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:3558.7M, EPOCH TIME: 1679609472.272791
[03/23 18:11:12    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3558.7M, EPOCH TIME: 1679609472.276922
[03/23 18:11:12    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] 
[03/23 18:11:12    148s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:12    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:3558.7M, EPOCH TIME: 1679609472.299629
[03/23 18:11:12    148s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3558.7M, EPOCH TIME: 1679609472.299774
[03/23 18:11:12    148s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3558.7M, EPOCH TIME: 1679609472.302006
[03/23 18:11:12    148s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3558.7M, EPOCH TIME: 1679609472.302513
[03/23 18:11:12    148s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3558.7M, EPOCH TIME: 1679609472.302628
[03/23 18:11:12    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:3558.7M, EPOCH TIME: 1679609472.302733
[03/23 18:11:12    148s] 
[03/23 18:11:12    148s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3558.7M) ***
[03/23 18:11:12    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.19
[03/23 18:11:12    148s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.3 (1.2), totSession cpu/real = 0:02:28.6/0:07:29.7 (0.3), mem = 3558.7M
[03/23 18:11:12    148s] 
[03/23 18:11:12    148s] =============================================================================================
[03/23 18:11:12    148s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.14-s109_1
[03/23 18:11:12    148s] =============================================================================================
[03/23 18:11:12    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:12    148s] ---------------------------------------------------------------------------------------------
[03/23 18:11:12    148s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 18:11:12    148s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  48.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 18:11:12    148s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:12    148s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:12    148s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:12    148s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:12    148s] [ OptimizationStep       ]      1   0:00:00.1  (   3.9 % )     0:00:00.2 /  0:00:00.4    2.2
[03/23 18:11:12    148s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.3    2.7
[03/23 18:11:12    148s] [ OptGetWeight           ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:12    148s] [ OptEval                ]     45   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.2    3.4
[03/23 18:11:12    148s] [ OptCommit              ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:12    148s] [ PostCommitDelayUpdate  ]     46   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 18:11:12    148s] [ IncrDelayCalc          ]     12   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:12    148s] [ RefinePlace            ]      1   0:00:00.2  (  14.9 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 18:11:12    148s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:12    148s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    3.9
[03/23 18:11:12    148s] [ MISC                   ]          0:00:00.3  (  21.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 18:11:12    148s] ---------------------------------------------------------------------------------------------
[03/23 18:11:12    148s]  AreaOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.6    1.2
[03/23 18:11:12    148s] ---------------------------------------------------------------------------------------------
[03/23 18:11:12    148s] 
[03/23 18:11:12    148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3397.4M, EPOCH TIME: 1679609472.316085
[03/23 18:11:12    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:12    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:3124.1M, EPOCH TIME: 1679609472.321470
[03/23 18:11:12    148s] TotalInstCnt at PhyDesignMc Destruction: 2614
[03/23 18:11:12    148s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=3124.12M, totSessionCpu=0:02:29).
[03/23 18:11:12    148s] postCtsLateCongRepair #1 0
[03/23 18:11:12    148s] postCtsLateCongRepair #1 0
[03/23 18:11:12    148s] postCtsLateCongRepair #1 0
[03/23 18:11:12    148s] postCtsLateCongRepair #1 0
[03/23 18:11:12    148s] Starting local wire reclaim
[03/23 18:11:12    148s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3124.1M, EPOCH TIME: 1679609472.355532
[03/23 18:11:12    148s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3124.1M, EPOCH TIME: 1679609472.355660
[03/23 18:11:12    148s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3124.1M, EPOCH TIME: 1679609472.355854
[03/23 18:11:12    148s] Processing tracks to init pin-track alignment.
[03/23 18:11:12    148s] z: 2, totalTracks: 1
[03/23 18:11:12    148s] z: 4, totalTracks: 1
[03/23 18:11:12    148s] z: 6, totalTracks: 1
[03/23 18:11:12    148s] z: 8, totalTracks: 1
[03/23 18:11:12    148s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:11:12    148s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3124.1M, EPOCH TIME: 1679609472.360617
[03/23 18:11:12    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:12    148s] 
[03/23 18:11:12    148s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:12    148s] 
[03/23 18:11:12    148s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:11:12    148s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.024, REAL:0.025, MEM:3124.9M, EPOCH TIME: 1679609472.385296
[03/23 18:11:12    148s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3124.9M, EPOCH TIME: 1679609472.385406
[03/23 18:11:12    148s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:3124.9M, EPOCH TIME: 1679609472.387605
[03/23 18:11:12    148s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3124.9MB).
[03/23 18:11:12    148s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.032, REAL:0.032, MEM:3124.9M, EPOCH TIME: 1679609472.388213
[03/23 18:11:12    148s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.032, REAL:0.033, MEM:3124.9M, EPOCH TIME: 1679609472.388271
[03/23 18:11:12    148s] TDRefine: refinePlace mode is spiral
[03/23 18:11:12    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.14
[03/23 18:11:12    148s] OPERPROF:   Starting RefinePlace at level 2, MEM:3124.9M, EPOCH TIME: 1679609472.388364
[03/23 18:11:12    148s] *** Starting refinePlace (0:02:29 mem=3124.9M) ***
[03/23 18:11:12    148s] Total net bbox length = 5.569e+04 (2.252e+04 3.317e+04) (ext = 3.360e+03)
[03/23 18:11:12    148s] 
[03/23 18:11:12    148s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:12    148s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:12    148s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:12    148s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3124.9M, EPOCH TIME: 1679609472.393404
[03/23 18:11:12    148s] Starting refinePlace ...
[03/23 18:11:12    148s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:12    148s] One DDP V2 for no tweak run.
[03/23 18:11:12    148s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3124.9M, EPOCH TIME: 1679609472.395093
[03/23 18:11:12    148s] OPERPROF:         Starting spMPad at level 5, MEM:3125.9M, EPOCH TIME: 1679609472.398253
[03/23 18:11:12    148s] OPERPROF:           Starting spContextMPad at level 6, MEM:3125.9M, EPOCH TIME: 1679609472.398533
[03/23 18:11:12    148s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3125.9M, EPOCH TIME: 1679609472.398639
[03/23 18:11:12    148s] MP Top (2593): mp=1.050. U=0.378.
[03/23 18:11:12    148s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:3125.9M, EPOCH TIME: 1679609472.399659
[03/23 18:11:12    148s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3125.9M, EPOCH TIME: 1679609472.400209
[03/23 18:11:12    148s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3125.9M, EPOCH TIME: 1679609472.400273
[03/23 18:11:12    148s] OPERPROF:             Starting InitSKP at level 7, MEM:3125.9M, EPOCH TIME: 1679609472.400570
[03/23 18:11:12    148s] no activity file in design. spp won't run.
[03/23 18:11:12    148s] no activity file in design. spp won't run.
[03/23 18:11:12    148s] Edge Data Id : 32248 / 4294967295
[03/23 18:11:12    148s] Data Id : 24564 / 4294967295
[03/23 18:11:12    148s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[03/23 18:11:12    148s] OPERPROF:             Finished InitSKP at level 7, CPU:0.287, REAL:0.165, MEM:3174.9M, EPOCH TIME: 1679609472.565811
[03/23 18:11:12    148s] Wait...
[03/23 18:11:12    148s] Timing cost in AAE based: 8938.9937161261150322
[03/23 18:11:12    148s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.312, REAL:0.177, MEM:3206.9M, EPOCH TIME: 1679609472.576840
[03/23 18:11:12    148s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.313, REAL:0.177, MEM:3206.9M, EPOCH TIME: 1679609472.577405
[03/23 18:11:12    148s] SKP cleared!
[03/23 18:11:12    148s] AAE Timing clean up.
[03/23 18:11:12    148s] Tweakage: fix icg 1, fix clk 0.
[03/23 18:11:12    148s] Tweakage: density cost 1, scale 0.4.
[03/23 18:11:12    148s] Tweakage: activity cost 0, scale 1.0.
[03/23 18:11:12    148s] Tweakage: timing cost on, scale 1.0.
[03/23 18:11:12    149s] OPERPROF:         Starting CoreOperation at level 5, MEM:3222.9M, EPOCH TIME: 1679609472.582023
[03/23 18:11:12    149s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3222.9M, EPOCH TIME: 1679609472.583425
[03/23 18:11:12    149s] Tweakage swap 0 pairs.
[03/23 18:11:12    149s] Tweakage swap 44 pairs.
[03/23 18:11:12    149s] Tweakage swap 0 pairs.
[03/23 18:11:12    149s] Tweakage swap 11 pairs.
[03/23 18:11:12    149s] Tweakage swap 0 pairs.
[03/23 18:11:12    149s] Tweakage swap 4 pairs.
[03/23 18:11:12    149s] Tweakage swap 0 pairs.
[03/23 18:11:12    149s] Tweakage swap 0 pairs.
[03/23 18:11:12    149s] Tweakage swap 0 pairs.
[03/23 18:11:13    149s] Tweakage swap 0 pairs.
[03/23 18:11:13    149s] Tweakage swap 0 pairs.
[03/23 18:11:13    149s] Tweakage swap 0 pairs.
[03/23 18:11:13    149s] Tweakage swap 0 pairs.
[03/23 18:11:13    149s] Tweakage swap 19 pairs.
[03/23 18:11:13    149s] Tweakage swap 0 pairs.
[03/23 18:11:13    149s] Tweakage swap 1 pairs.
[03/23 18:11:13    149s] Tweakage swap 0 pairs.
[03/23 18:11:13    149s] Tweakage swap 0 pairs.
[03/23 18:11:13    149s] Tweakage swap 0 pairs.
[03/23 18:11:13    149s] Tweakage swap 0 pairs.
[03/23 18:11:13    149s] Tweakage move 0 insts.
[03/23 18:11:13    149s] Tweakage move 80 insts.
[03/23 18:11:13    149s] Tweakage move 0 insts.
[03/23 18:11:13    149s] Tweakage move 19 insts.
[03/23 18:11:13    149s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.725, REAL:0.705, MEM:3222.9M, EPOCH TIME: 1679609473.288061
[03/23 18:11:13    149s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.727, REAL:0.706, MEM:3222.9M, EPOCH TIME: 1679609473.288239
[03/23 18:11:13    149s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.052, REAL:0.894, MEM:3126.9M, EPOCH TIME: 1679609473.289051
[03/23 18:11:13    149s] Move report: Congestion aware Tweak moves 168 insts, mean move: 3.85 um, max move: 14.40 um 
[03/23 18:11:13    149s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U32): (141.40, 237.40) --> (134.20, 244.60)
[03/23 18:11:13    149s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.1, real=0:00:01.0, mem=3126.9mb) @(0:02:29 - 0:02:30).
[03/23 18:11:13    149s] 
[03/23 18:11:13    149s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:11:13    149s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 18:11:13    149s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 18:11:13    149s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:11:13    149s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3126.9MB) @(0:02:30 - 0:02:30).
[03/23 18:11:13    149s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:11:13    149s] Move report: Detail placement moves 168 insts, mean move: 3.85 um, max move: 14.40 um 
[03/23 18:11:13    149s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U32): (141.40, 237.40) --> (134.20, 244.60)
[03/23 18:11:13    149s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3126.9MB
[03/23 18:11:13    149s] Statistics of distance of Instance movement in refine placement:
[03/23 18:11:13    149s]   maximum (X+Y) =        14.40 um
[03/23 18:11:13    149s]   inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U32) with max move: (141.4, 237.4) -> (134.2, 244.6)
[03/23 18:11:13    149s]   mean    (X+Y) =         3.85 um
[03/23 18:11:13    149s] Summary Report:
[03/23 18:11:13    149s] Instances move: 168 (out of 2593 movable)
[03/23 18:11:13    149s] Instances flipped: 0
[03/23 18:11:13    149s] Mean displacement: 3.85 um
[03/23 18:11:13    149s] Max displacement: 14.40 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U32) (141.4, 237.4) -> (134.2, 244.6)
[03/23 18:11:13    149s] 	Length: 7 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2BX2TR
[03/23 18:11:13    149s] Total instances moved : 168
[03/23 18:11:13    149s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.191, REAL:0.960, MEM:3126.9M, EPOCH TIME: 1679609473.353574
[03/23 18:11:13    149s] Total net bbox length = 5.561e+04 (2.243e+04 3.318e+04) (ext = 3.355e+03)
[03/23 18:11:13    149s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3126.9MB
[03/23 18:11:13    149s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=3126.9MB) @(0:02:29 - 0:02:30).
[03/23 18:11:13    149s] *** Finished refinePlace (0:02:30 mem=3126.9M) ***
[03/23 18:11:13    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.14
[03/23 18:11:13    149s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.197, REAL:0.966, MEM:3126.9M, EPOCH TIME: 1679609473.354562
[03/23 18:11:13    149s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3126.9M, EPOCH TIME: 1679609473.354632
[03/23 18:11:13    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:11:13    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:13    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:13    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:13    149s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.007, REAL:0.005, MEM:3124.9M, EPOCH TIME: 1679609473.359170
[03/23 18:11:13    149s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.236, REAL:1.004, MEM:3124.9M, EPOCH TIME: 1679609473.359278
[03/23 18:11:13    149s] eGR doReRoute: optGuide
[03/23 18:11:13    149s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3124.9M, EPOCH TIME: 1679609473.376851
[03/23 18:11:13    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:13    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:13    149s] All LLGs are deleted
[03/23 18:11:13    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:13    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:13    149s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3124.9M, EPOCH TIME: 1679609473.377068
[03/23 18:11:13    149s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3124.9M, EPOCH TIME: 1679609473.377174
[03/23 18:11:13    149s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3124.9M, EPOCH TIME: 1679609473.377357
[03/23 18:11:13    149s] {MMLU 0 22 2681}
[03/23 18:11:13    149s] ### Creating LA Mngr. totSessionCpu=0:02:30 mem=3124.9M
[03/23 18:11:13    149s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=3124.9M
[03/23 18:11:13    149s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:11:13    149s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:11:13    149s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3124.89 MB )
[03/23 18:11:13    149s] (I)      ================== Layers ==================
[03/23 18:11:13    149s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:13    149s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:11:13    149s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:13    149s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:11:13    149s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:11:13    149s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:11:13    149s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:11:13    149s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:11:13    149s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:11:13    149s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:11:13    149s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:11:13    149s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:11:13    149s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:11:13    149s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:11:13    149s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:11:13    149s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:11:13    149s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:11:13    149s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:11:13    149s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:11:13    149s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:13    149s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:11:13    149s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:13    149s] (I)      Started Import and model ( Curr Mem: 3124.89 MB )
[03/23 18:11:13    149s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:13    149s] (I)      == Non-default Options ==
[03/23 18:11:13    149s] (I)      Maximum routing layer                              : 4
[03/23 18:11:13    149s] (I)      Number of threads                                  : 6
[03/23 18:11:13    149s] (I)      Method to set GCell size                           : row
[03/23 18:11:13    149s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:11:13    149s] (I)      Use row-based GCell size
[03/23 18:11:13    149s] (I)      Use row-based GCell align
[03/23 18:11:13    149s] (I)      layer 0 area = 89000
[03/23 18:11:13    149s] (I)      layer 1 area = 120000
[03/23 18:11:13    149s] (I)      layer 2 area = 120000
[03/23 18:11:13    149s] (I)      layer 3 area = 120000
[03/23 18:11:13    149s] (I)      GCell unit size   : 3600
[03/23 18:11:13    149s] (I)      GCell multiplier  : 1
[03/23 18:11:13    149s] (I)      GCell row height  : 3600
[03/23 18:11:13    149s] (I)      Actual row height : 3600
[03/23 18:11:13    149s] (I)      GCell align ref   : 7000 7000
[03/23 18:11:13    149s] [NR-eGR] Track table information for default rule: 
[03/23 18:11:13    149s] [NR-eGR] M1 has single uniform track structure
[03/23 18:11:13    149s] [NR-eGR] M2 has single uniform track structure
[03/23 18:11:13    149s] [NR-eGR] M3 has single uniform track structure
[03/23 18:11:13    149s] [NR-eGR] M4 has single uniform track structure
[03/23 18:11:13    149s] [NR-eGR] M5 has single uniform track structure
[03/23 18:11:13    149s] [NR-eGR] M6 has single uniform track structure
[03/23 18:11:13    149s] [NR-eGR] MQ has single uniform track structure
[03/23 18:11:13    149s] [NR-eGR] LM has single uniform track structure
[03/23 18:11:13    149s] (I)      ============== Default via ===============
[03/23 18:11:13    149s] (I)      +---+------------------+-----------------+
[03/23 18:11:13    149s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:11:13    149s] (I)      +---+------------------+-----------------+
[03/23 18:11:13    149s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:11:13    149s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 18:11:13    149s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:11:13    149s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:11:13    149s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 18:11:13    149s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:11:13    149s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:11:13    149s] (I)      +---+------------------+-----------------+
[03/23 18:11:13    149s] [NR-eGR] Read 4418 PG shapes
[03/23 18:11:13    149s] [NR-eGR] Read 0 clock shapes
[03/23 18:11:13    149s] [NR-eGR] Read 0 other shapes
[03/23 18:11:13    149s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:11:13    149s] [NR-eGR] #Instance Blockages : 0
[03/23 18:11:13    149s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:11:13    149s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:11:13    149s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:11:13    149s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:11:13    149s] [NR-eGR] #Other Blockages    : 0
[03/23 18:11:13    149s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:11:13    149s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 2337
[03/23 18:11:13    149s] [NR-eGR] Read 2681 nets ( ignored 22 )
[03/23 18:11:13    149s] (I)      early_global_route_priority property id does not exist.
[03/23 18:11:13    149s] (I)      Read Num Blocks=4418  Num Prerouted Wires=2337  Num CS=0
[03/23 18:11:13    149s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 1202
[03/23 18:11:13    149s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 965
[03/23 18:11:13    149s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 170
[03/23 18:11:13    149s] (I)      Number of ignored nets                =     22
[03/23 18:11:13    149s] (I)      Number of connected nets              =      0
[03/23 18:11:13    149s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[03/23 18:11:13    149s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 18:11:13    149s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:11:13    149s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:11:13    149s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:11:13    149s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:11:13    149s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:11:13    149s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:11:13    149s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:11:13    149s] (I)      Ndr track 0 does not exist
[03/23 18:11:13    149s] (I)      Ndr track 0 does not exist
[03/23 18:11:13    149s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:11:13    149s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:11:13    149s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:11:13    149s] (I)      Site width          :   400  (dbu)
[03/23 18:11:13    149s] (I)      Row height          :  3600  (dbu)
[03/23 18:11:13    149s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:11:13    149s] (I)      GCell width         :  3600  (dbu)
[03/23 18:11:13    149s] (I)      GCell height        :  3600  (dbu)
[03/23 18:11:13    149s] (I)      Grid                :    55   138     4
[03/23 18:11:13    149s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:11:13    149s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:11:13    149s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:11:13    149s] (I)      Default wire width  :   160   200   200   200
[03/23 18:11:13    149s] (I)      Default wire space  :   160   200   200   200
[03/23 18:11:13    149s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:11:13    149s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:11:13    149s] (I)      First track coord   :   400   400   400   400
[03/23 18:11:13    149s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:11:13    149s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:11:13    149s] (I)      Num of masks        :     1     1     1     1
[03/23 18:11:13    149s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:11:13    149s] (I)      --------------------------------------------------------
[03/23 18:11:13    149s] 
[03/23 18:11:13    149s] [NR-eGR] ============ Routing rule table ============
[03/23 18:11:13    149s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 18:11:13    149s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 18:11:13    149s] (I)                    Layer    2    3    4 
[03/23 18:11:13    149s] (I)                    Pitch  800  800  800 
[03/23 18:11:13    149s] (I)             #Used tracks    2    2    2 
[03/23 18:11:13    149s] (I)       #Fully used tracks    1    1    1 
[03/23 18:11:13    149s] [NR-eGR] Rule id: 1  Nets: 2659
[03/23 18:11:13    149s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:11:13    149s] (I)                    Layer    2    3    4 
[03/23 18:11:13    149s] (I)                    Pitch  400  400  400 
[03/23 18:11:13    149s] (I)             #Used tracks    1    1    1 
[03/23 18:11:13    149s] (I)       #Fully used tracks    1    1    1 
[03/23 18:11:13    149s] [NR-eGR] ========================================
[03/23 18:11:13    149s] [NR-eGR] 
[03/23 18:11:13    149s] (I)      =============== Blocked Tracks ===============
[03/23 18:11:13    149s] (I)      +-------+---------+----------+---------------+
[03/23 18:11:13    149s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:11:13    149s] (I)      +-------+---------+----------+---------------+
[03/23 18:11:13    149s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:11:13    149s] (I)      |     2 |   68862 |    14435 |        20.96% |
[03/23 18:11:13    149s] (I)      |     3 |   68695 |    31015 |        45.15% |
[03/23 18:11:13    149s] (I)      |     4 |   68862 |    31392 |        45.59% |
[03/23 18:11:13    149s] (I)      +-------+---------+----------+---------------+
[03/23 18:11:13    149s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3124.89 MB )
[03/23 18:11:13    149s] (I)      Reset routing kernel
[03/23 18:11:13    149s] (I)      Started Global Routing ( Curr Mem: 3124.89 MB )
[03/23 18:11:13    149s] (I)      totalPins=8743  totalGlobalPin=8372 (95.76%)
[03/23 18:11:13    149s] (I)      total 2D Cap : 157189 = (47233 H, 109956 V)
[03/23 18:11:13    149s] [NR-eGR] Layer group 1: route 2659 net(s) in layer range [2, 4]
[03/23 18:11:13    149s] (I)      
[03/23 18:11:13    149s] (I)      ============  Phase 1a Route ============
[03/23 18:11:13    149s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 72
[03/23 18:11:13    149s] (I)      Usage: 16149 = (6592 H, 9557 V) = (13.96% H, 8.69% V) = (2.373e+04um H, 3.441e+04um V)
[03/23 18:11:13    149s] (I)      
[03/23 18:11:13    149s] (I)      ============  Phase 1b Route ============
[03/23 18:11:13    149s] (I)      Usage: 16157 = (6594 H, 9563 V) = (13.96% H, 8.70% V) = (2.374e+04um H, 3.443e+04um V)
[03/23 18:11:13    149s] (I)      Overflow of layer group 1: 6.83% H + 0.03% V. EstWL: 5.816520e+04um
[03/23 18:11:13    149s] (I)      Congestion metric : 6.83%H 0.03%V, 6.86%HV
[03/23 18:11:13    149s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:11:13    149s] (I)      
[03/23 18:11:13    149s] (I)      ============  Phase 1c Route ============
[03/23 18:11:13    149s] (I)      Level2 Grid: 11 x 28
[03/23 18:11:13    149s] (I)      Usage: 16156 = (6594 H, 9562 V) = (13.96% H, 8.70% V) = (2.374e+04um H, 3.442e+04um V)
[03/23 18:11:13    149s] (I)      
[03/23 18:11:13    149s] (I)      ============  Phase 1d Route ============
[03/23 18:11:13    149s] (I)      Usage: 16156 = (6594 H, 9562 V) = (13.96% H, 8.70% V) = (2.374e+04um H, 3.442e+04um V)
[03/23 18:11:13    149s] (I)      
[03/23 18:11:13    149s] (I)      ============  Phase 1e Route ============
[03/23 18:11:13    149s] (I)      Usage: 16211 = (6595 H, 9616 V) = (13.96% H, 8.75% V) = (2.374e+04um H, 3.462e+04um V)
[03/23 18:11:13    149s] [NR-eGR] Early Global Route overflow of layer group 1: 6.79% H + 0.03% V. EstWL: 5.835960e+04um
[03/23 18:11:13    149s] (I)      
[03/23 18:11:13    149s] (I)      ============  Phase 1l Route ============
[03/23 18:11:13    150s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 18:11:13    150s] (I)      Layer  2:      63116     13139        13         369       67446    ( 0.54%) 
[03/23 18:11:13    150s] (I)      Layer  3:      48610      8623       317         918       66150    ( 1.37%) 
[03/23 18:11:13    150s] (I)      Layer  4:      50270      3278        12         468       67347    ( 0.69%) 
[03/23 18:11:13    150s] (I)      Total:        161996     25040       342        1755      200943    ( 0.87%) 
[03/23 18:11:13    150s] (I)      
[03/23 18:11:13    150s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:11:13    150s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/23 18:11:13    150s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/23 18:11:13    150s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[03/23 18:11:13    150s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/23 18:11:13    150s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:11:13    150s] [NR-eGR]      M2 ( 2)        11( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[03/23 18:11:13    150s] [NR-eGR]      M3 ( 3)       165( 2.24%)        18( 0.24%)         6( 0.08%)         1( 0.01%)   ( 2.58%) 
[03/23 18:11:13    150s] [NR-eGR]      M4 ( 4)        12( 0.16%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[03/23 18:11:13    150s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/23 18:11:13    150s] [NR-eGR]        Total       188( 0.84%)        18( 0.08%)         6( 0.03%)         1( 0.00%)   ( 0.95%) 
[03/23 18:11:13    150s] [NR-eGR] 
[03/23 18:11:13    150s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.04 sec, Curr Mem: 3124.89 MB )
[03/23 18:11:13    150s] (I)      total 2D Cap : 163480 = (49782 H, 113698 V)
[03/23 18:11:13    150s] [NR-eGR] Overflow after Early Global Route 2.54% H + 0.04% V
[03/23 18:11:13    150s] (I)      ============= Track Assignment ============
[03/23 18:11:13    150s] (I)      Started Track Assignment (6T) ( Curr Mem: 3124.89 MB )
[03/23 18:11:13    150s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 18:11:13    150s] (I)      Run Multi-thread track assignment
[03/23 18:11:13    150s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3124.89 MB )
[03/23 18:11:13    150s] (I)      Started Export ( Curr Mem: 3124.89 MB )
[03/23 18:11:13    150s] [NR-eGR]             Length (um)   Vias 
[03/23 18:11:13    150s] [NR-eGR] -------------------------------
[03/23 18:11:13    150s] [NR-eGR]  M1  (1H)             0   9438 
[03/23 18:11:13    150s] [NR-eGR]  M2  (2V)         31555  13350 
[03/23 18:11:13    150s] [NR-eGR]  M3  (3H)         27884   1120 
[03/23 18:11:13    150s] [NR-eGR]  M4  (4V)          9677      0 
[03/23 18:11:13    150s] [NR-eGR]  M5  (5H)             0      0 
[03/23 18:11:13    150s] [NR-eGR]  M6  (6V)             0      0 
[03/23 18:11:13    150s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 18:11:13    150s] [NR-eGR]  LM  (8V)             0      0 
[03/23 18:11:13    150s] [NR-eGR] -------------------------------
[03/23 18:11:13    150s] [NR-eGR]      Total        69116  23908 
[03/23 18:11:13    150s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:11:13    150s] [NR-eGR] Total half perimeter of net bounding box: 55608um
[03/23 18:11:13    150s] [NR-eGR] Total length: 69116um, number of vias: 23908
[03/23 18:11:13    150s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:11:13    150s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 18:11:13    150s] [NR-eGR] --------------------------------------------------------------------------
[03/23 18:11:13    150s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 3099.17 MB )
[03/23 18:11:13    150s] Saved RC grid cleaned up.
[03/23 18:11:13    150s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.20 sec, Curr Mem: 3037.17 MB )
[03/23 18:11:13    150s] (I)      ======================================== Runtime Summary ========================================
[03/23 18:11:13    150s] (I)       Step                                              %       Start      Finish      Real       CPU 
[03/23 18:11:13    150s] (I)      -------------------------------------------------------------------------------------------------
[03/23 18:11:13    150s] (I)       Early Global Route kernel                   100.00%  161.27 sec  161.47 sec  0.20 sec  0.27 sec 
[03/23 18:11:13    150s] (I)       +-Import and model                           18.39%  161.28 sec  161.32 sec  0.04 sec  0.04 sec 
[03/23 18:11:13    150s] (I)       | +-Create place DB                           5.56%  161.28 sec  161.29 sec  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)       | | +-Import place data                       5.48%  161.28 sec  161.29 sec  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)       | | | +-Read instances and placement          1.58%  161.28 sec  161.28 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | +-Read nets                             3.68%  161.28 sec  161.29 sec  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)       | +-Create route DB                           8.93%  161.29 sec  161.31 sec  0.02 sec  0.02 sec 
[03/23 18:11:13    150s] (I)       | | +-Import route data (6T)                  8.66%  161.29 sec  161.31 sec  0.02 sec  0.02 sec 
[03/23 18:11:13    150s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.67%  161.30 sec  161.30 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | | +-Read routing blockages              0.00%  161.30 sec  161.30 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | | +-Read instance blockages             0.40%  161.30 sec  161.30 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | | +-Read PG blockages                   0.37%  161.30 sec  161.30 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | | +-Read clock blockages                0.05%  161.30 sec  161.30 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | | +-Read other blockages                0.04%  161.30 sec  161.30 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | | +-Read halo blockages                 0.02%  161.30 sec  161.30 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | | +-Read boundary cut boxes             0.00%  161.30 sec  161.30 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | +-Read blackboxes                       0.03%  161.30 sec  161.30 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | +-Read prerouted                        0.98%  161.30 sec  161.30 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | +-Read unlegalized nets                 0.17%  161.30 sec  161.30 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | +-Read nets                             0.59%  161.30 sec  161.30 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | +-Set up via pillars                    0.01%  161.31 sec  161.31 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | +-Initialize 3D grid graph              0.01%  161.31 sec  161.31 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | +-Model blockage capacity               1.69%  161.31 sec  161.31 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | | +-Initialize 3D capacity              1.51%  161.31 sec  161.31 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | +-Read aux data                             0.00%  161.31 sec  161.31 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | +-Others data preparation                   0.13%  161.31 sec  161.31 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | +-Create route kernel                       3.18%  161.31 sec  161.32 sec  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)       +-Global Routing                             17.51%  161.32 sec  161.35 sec  0.04 sec  0.06 sec 
[03/23 18:11:13    150s] (I)       | +-Initialization                            0.38%  161.32 sec  161.32 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | +-Net group 1                              15.26%  161.32 sec  161.35 sec  0.03 sec  0.06 sec 
[03/23 18:11:13    150s] (I)       | | +-Generate topology (6T)                  0.88%  161.32 sec  161.32 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | +-Phase 1a                                2.59%  161.32 sec  161.33 sec  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)       | | | +-Pattern routing (6T)                  1.83%  161.32 sec  161.33 sec  0.00 sec  0.01 sec 
[03/23 18:11:13    150s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.25%  161.33 sec  161.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | +-Add via demand to 2D                  0.24%  161.33 sec  161.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | +-Phase 1b                                1.34%  161.33 sec  161.33 sec  0.00 sec  0.01 sec 
[03/23 18:11:13    150s] (I)       | | | +-Monotonic routing (6T)                1.18%  161.33 sec  161.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | +-Phase 1c                                1.20%  161.33 sec  161.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | +-Two level Routing                     1.11%  161.33 sec  161.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | | +-Two Level Routing (Regular)         0.46%  161.33 sec  161.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | | +-Two Level Routing (Strong)          0.49%  161.33 sec  161.33 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | +-Phase 1d                                2.17%  161.33 sec  161.34 sec  0.00 sec  0.01 sec 
[03/23 18:11:13    150s] (I)       | | | +-Detoured routing (6T)                 2.06%  161.33 sec  161.34 sec  0.00 sec  0.01 sec 
[03/23 18:11:13    150s] (I)       | | +-Phase 1e                                0.47%  161.34 sec  161.34 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | +-Route legalization                    0.32%  161.34 sec  161.34 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | | | +-Legalize Blockage Violations        0.26%  161.34 sec  161.34 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | | +-Phase 1l                                5.22%  161.34 sec  161.35 sec  0.01 sec  0.03 sec 
[03/23 18:11:13    150s] (I)       | | | +-Layer assignment (6T)                 4.97%  161.34 sec  161.35 sec  0.01 sec  0.03 sec 
[03/23 18:11:13    150s] (I)       | +-Clean cong LA                             0.00%  161.35 sec  161.35 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       +-Export 3D cong map                          0.60%  161.35 sec  161.35 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | +-Export 2D cong map                        0.24%  161.35 sec  161.35 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       +-Extract Global 3D Wires                     0.31%  161.36 sec  161.36 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       +-Track Assignment (6T)                       5.22%  161.36 sec  161.37 sec  0.01 sec  0.04 sec 
[03/23 18:11:13    150s] (I)       | +-Initialization                            0.09%  161.36 sec  161.36 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | +-Track Assignment Kernel                   4.82%  161.36 sec  161.37 sec  0.01 sec  0.04 sec 
[03/23 18:11:13    150s] (I)       | +-Free Memory                               0.00%  161.37 sec  161.37 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       +-Export                                     43.17%  161.37 sec  161.46 sec  0.09 sec  0.10 sec 
[03/23 18:11:13    150s] (I)       | +-Export DB wires                           4.00%  161.37 sec  161.38 sec  0.01 sec  0.02 sec 
[03/23 18:11:13    150s] (I)       | | +-Export all nets (6T)                    2.68%  161.37 sec  161.38 sec  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)       | | +-Set wire vias (6T)                      0.86%  161.38 sec  161.38 sec  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)       | +-Report wirelength                         5.05%  161.38 sec  161.39 sec  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)       | +-Update net boxes                          1.26%  161.39 sec  161.39 sec  0.00 sec  0.01 sec 
[03/23 18:11:13    150s] (I)       | +-Update timing                            32.48%  161.39 sec  161.46 sec  0.07 sec  0.07 sec 
[03/23 18:11:13    150s] (I)       +-Postprocess design                          7.63%  161.46 sec  161.47 sec  0.02 sec  0.02 sec 
[03/23 18:11:13    150s] (I)      ======================= Summary by functions ========================
[03/23 18:11:13    150s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 18:11:13    150s] (I)      ---------------------------------------------------------------------
[03/23 18:11:13    150s] (I)        0  Early Global Route kernel           100.00%  0.20 sec  0.27 sec 
[03/23 18:11:13    150s] (I)        1  Export                               43.17%  0.09 sec  0.10 sec 
[03/23 18:11:13    150s] (I)        1  Import and model                     18.39%  0.04 sec  0.04 sec 
[03/23 18:11:13    150s] (I)        1  Global Routing                       17.51%  0.04 sec  0.06 sec 
[03/23 18:11:13    150s] (I)        1  Postprocess design                    7.63%  0.02 sec  0.02 sec 
[03/23 18:11:13    150s] (I)        1  Track Assignment (6T)                 5.22%  0.01 sec  0.04 sec 
[03/23 18:11:13    150s] (I)        1  Export 3D cong map                    0.60%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        1  Extract Global 3D Wires               0.31%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        2  Update timing                        32.48%  0.07 sec  0.07 sec 
[03/23 18:11:13    150s] (I)        2  Net group 1                          15.26%  0.03 sec  0.06 sec 
[03/23 18:11:13    150s] (I)        2  Create route DB                       8.93%  0.02 sec  0.02 sec 
[03/23 18:11:13    150s] (I)        2  Create place DB                       5.56%  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)        2  Report wirelength                     5.05%  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)        2  Track Assignment Kernel               4.82%  0.01 sec  0.04 sec 
[03/23 18:11:13    150s] (I)        2  Export DB wires                       4.00%  0.01 sec  0.02 sec 
[03/23 18:11:13    150s] (I)        2  Create route kernel                   3.18%  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)        2  Update net boxes                      1.26%  0.00 sec  0.01 sec 
[03/23 18:11:13    150s] (I)        2  Initialization                        0.47%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        2  Export 2D cong map                    0.24%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        2  Others data preparation               0.13%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        3  Import route data (6T)                8.66%  0.02 sec  0.02 sec 
[03/23 18:11:13    150s] (I)        3  Import place data                     5.48%  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)        3  Phase 1l                              5.22%  0.01 sec  0.03 sec 
[03/23 18:11:13    150s] (I)        3  Export all nets (6T)                  2.68%  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)        3  Phase 1a                              2.59%  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)        3  Phase 1d                              2.17%  0.00 sec  0.01 sec 
[03/23 18:11:13    150s] (I)        3  Phase 1b                              1.34%  0.00 sec  0.01 sec 
[03/23 18:11:13    150s] (I)        3  Phase 1c                              1.20%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        3  Generate topology (6T)                0.88%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        3  Set wire vias (6T)                    0.86%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        3  Phase 1e                              0.47%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        4  Layer assignment (6T)                 4.97%  0.01 sec  0.03 sec 
[03/23 18:11:13    150s] (I)        4  Read nets                             4.27%  0.01 sec  0.01 sec 
[03/23 18:11:13    150s] (I)        4  Detoured routing (6T)                 2.06%  0.00 sec  0.01 sec 
[03/23 18:11:13    150s] (I)        4  Pattern routing (6T)                  1.83%  0.00 sec  0.01 sec 
[03/23 18:11:13    150s] (I)        4  Model blockage capacity               1.69%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        4  Read blockages ( Layer 2-4 )          1.67%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        4  Read instances and placement          1.58%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        4  Monotonic routing (6T)                1.18%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        4  Two level Routing                     1.11%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        4  Read prerouted                        0.98%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        4  Route legalization                    0.32%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        4  Pattern Routing Avoiding Blockages    0.25%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        4  Add via demand to 2D                  0.24%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        4  Read unlegalized nets                 0.17%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        5  Initialize 3D capacity                1.51%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        5  Two Level Routing (Strong)            0.49%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        5  Two Level Routing (Regular)           0.46%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        5  Read instance blockages               0.40%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        5  Read PG blockages                     0.37%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        5  Legalize Blockage Violations          0.26%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        5  Read clock blockages                  0.05%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 18:11:13    150s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:11:13    150s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:11:13    150s] Extraction called for design 'PE_top' of instances=2614 and nets=2684 using extraction engine 'preRoute' .
[03/23 18:11:13    150s] PreRoute RC Extraction called for design PE_top.
[03/23 18:11:13    150s] RC Extraction called in multi-corner(1) mode.
[03/23 18:11:13    150s] RCMode: PreRoute
[03/23 18:11:13    150s]       RC Corner Indexes            0   
[03/23 18:11:13    150s] Capacitance Scaling Factor   : 1.00000 
[03/23 18:11:13    150s] Resistance Scaling Factor    : 1.00000 
[03/23 18:11:13    150s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 18:11:13    150s] Clock Res. Scaling Factor    : 1.00000 
[03/23 18:11:13    150s] Shrink Factor                : 1.00000
[03/23 18:11:13    150s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 18:11:13    150s] Using Quantus QRC technology file ...
[03/23 18:11:13    150s] 
[03/23 18:11:13    150s] Trim Metal Layers:
[03/23 18:11:13    150s] LayerId::1 widthSet size::1
[03/23 18:11:13    150s] LayerId::2 widthSet size::1
[03/23 18:11:13    150s] LayerId::3 widthSet size::1
[03/23 18:11:13    150s] LayerId::4 widthSet size::1
[03/23 18:11:13    150s] LayerId::5 widthSet size::1
[03/23 18:11:13    150s] LayerId::6 widthSet size::1
[03/23 18:11:13    150s] LayerId::7 widthSet size::1
[03/23 18:11:13    150s] LayerId::8 widthSet size::1
[03/23 18:11:13    150s] Updating RC grid for preRoute extraction ...
[03/23 18:11:13    150s] eee: pegSigSF::1.070000
[03/23 18:11:13    150s] Initializing multi-corner resistance tables ...
[03/23 18:11:13    150s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:11:13    150s] eee: l::2 avDens::0.137603 usedTrk::879.282772 availTrk::6390.000000 sigTrk::879.282772
[03/23 18:11:13    150s] eee: l::3 avDens::0.104799 usedTrk::792.280004 availTrk::7560.000000 sigTrk::792.280004
[03/23 18:11:13    150s] eee: l::4 avDens::0.038186 usedTrk::288.686111 availTrk::7560.000000 sigTrk::288.686111
[03/23 18:11:13    150s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:11:13    150s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:11:13    150s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:11:13    150s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:11:13    150s] {RT rc-typ 0 4 4 0}
[03/23 18:11:13    150s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.127637 aWlH=0.000000 lMod=0 pMax=0.813800 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:11:13    150s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3037.168M)
[03/23 18:11:13    150s] Compute RC Scale Done ...
[03/23 18:11:13    150s] OPERPROF: Starting HotSpotCal at level 1, MEM:3056.2M, EPOCH TIME: 1679609473.715469
[03/23 18:11:13    150s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:13    150s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:11:13    150s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:13    150s] [hotspot] | normalized |          2.00 |          4.00 |
[03/23 18:11:13    150s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:13    150s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 4.00 (area is in unit of 4 std-cell row bins)
[03/23 18:11:13    150s] [hotspot] max/total 2.00/4.00, big hotspot (>10) total 0.00
[03/23 18:11:13    150s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 18:11:13    150s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:13    150s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:11:13    150s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:13    150s] [hotspot] |  1  |   133.00   262.60   147.40   291.40 |        2.00   |
[03/23 18:11:13    150s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:13    150s] [hotspot] |  2  |   118.60   320.20   133.00   334.60 |        1.00   |
[03/23 18:11:13    150s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:13    150s] [hotspot] |  3  |   118.60   349.00   133.00   363.40 |        1.00   |
[03/23 18:11:13    150s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:13    150s] Top 3 hotspots total area: 4.00
[03/23 18:11:13    150s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.006, MEM:3056.2M, EPOCH TIME: 1679609473.721570
[03/23 18:11:13    150s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 6 -resetVeryShortNets -rescheduleForAdherence  
[03/23 18:11:13    150s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 18:11:13    150s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:30.3/0:07:31.1 (0.3), mem = 3056.2M
[03/23 18:11:13    150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.20
[03/23 18:11:13    150s] ### Creating RouteCongInterface, started
[03/23 18:11:13    150s] 
[03/23 18:11:13    150s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 18:11:13    150s] 
[03/23 18:11:13    150s] #optDebug: {0, 1.000}
[03/23 18:11:13    150s] ### Creating RouteCongInterface, finished
[03/23 18:11:13    150s] Updated routing constraints on 0 nets.
[03/23 18:11:13    150s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.20
[03/23 18:11:13    150s] Bottom Preferred Layer:
[03/23 18:11:13    150s] +-----------+------------+----------+
[03/23 18:11:13    150s] |   Layer   |    CLK     |   Rule   |
[03/23 18:11:13    150s] +-----------+------------+----------+
[03/23 18:11:13    150s] | M3 (z=3)  |         22 | default  |
[03/23 18:11:13    150s] +-----------+------------+----------+
[03/23 18:11:13    150s] Via Pillar Rule:
[03/23 18:11:13    150s]     None
[03/23 18:11:13    150s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:02:30.3/0:07:31.1 (0.3), mem = 3056.2M
[03/23 18:11:13    150s] 
[03/23 18:11:13    150s] =============================================================================================
[03/23 18:11:13    150s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.14-s109_1
[03/23 18:11:13    150s] =============================================================================================
[03/23 18:11:13    150s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:13    150s] ---------------------------------------------------------------------------------------------
[03/23 18:11:13    150s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  64.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 18:11:13    150s] [ MISC                   ]          0:00:00.0  (  35.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:13    150s] ---------------------------------------------------------------------------------------------
[03/23 18:11:13    150s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 18:11:13    150s] ---------------------------------------------------------------------------------------------
[03/23 18:11:13    150s] 
[03/23 18:11:13    150s] End: GigaOpt Route Type Constraints Refinement
[03/23 18:11:13    150s] skip EGR on cluster skew clock nets.
[03/23 18:11:13    150s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 18:11:13    150s] #################################################################################
[03/23 18:11:13    150s] # Design Stage: PreRoute
[03/23 18:11:13    150s] # Design Name: PE_top
[03/23 18:11:13    150s] # Design Mode: 130nm
[03/23 18:11:13    150s] # Analysis Mode: MMMC OCV 
[03/23 18:11:13    150s] # Parasitics Mode: No SPEF/RCDB 
[03/23 18:11:13    150s] # Signoff Settings: SI Off 
[03/23 18:11:13    150s] #################################################################################
[03/23 18:11:13    150s] Topological Sorting (REAL = 0:00:00.0, MEM = 3091.9M, InitMEM = 3091.9M)
[03/23 18:11:13    150s] Calculate early delays in OCV mode...
[03/23 18:11:13    150s] Calculate late delays in OCV mode...
[03/23 18:11:13    150s] Start delay calculation (fullDC) (6 T). (MEM=3092.91)
[03/23 18:11:13    150s] End AAE Lib Interpolated Model. (MEM=3112.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:14    151s] Total number of fetched objects 2681
[03/23 18:11:14    151s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:14    151s] End delay calculation. (MEM=3348.25 CPU=0:00:00.4 REAL=0:00:01.0)
[03/23 18:11:14    151s] End delay calculation (fullDC). (MEM=3348.25 CPU=0:00:00.5 REAL=0:00:01.0)
[03/23 18:11:14    151s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 3348.3M) ***
[03/23 18:11:14    151s] Begin: GigaOpt postEco DRV Optimization
[03/23 18:11:14    151s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_len -max_fanout
[03/23 18:11:14    151s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:31.3/0:07:31.6 (0.3), mem = 3356.3M
[03/23 18:11:14    151s] Info: 22 nets with fixed/cover wires excluded.
[03/23 18:11:14    151s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:11:14    151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.21
[03/23 18:11:14    151s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:11:14    151s] ### Creating PhyDesignMc. totSessionCpu=0:02:31 mem=3356.3M
[03/23 18:11:14    151s] OPERPROF: Starting DPlace-Init at level 1, MEM:3356.3M, EPOCH TIME: 1679609474.175464
[03/23 18:11:14    151s] Processing tracks to init pin-track alignment.
[03/23 18:11:14    151s] z: 2, totalTracks: 1
[03/23 18:11:14    151s] z: 4, totalTracks: 1
[03/23 18:11:14    151s] z: 6, totalTracks: 1
[03/23 18:11:14    151s] z: 8, totalTracks: 1
[03/23 18:11:14    151s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:11:14    151s] All LLGs are deleted
[03/23 18:11:14    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:14    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:14    151s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3356.3M, EPOCH TIME: 1679609474.178035
[03/23 18:11:14    151s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3356.3M, EPOCH TIME: 1679609474.178243
[03/23 18:11:14    151s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3356.3M, EPOCH TIME: 1679609474.178747
[03/23 18:11:14    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:14    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:14    151s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3452.3M, EPOCH TIME: 1679609474.181497
[03/23 18:11:14    151s] Max number of tech site patterns supported in site array is 256.
[03/23 18:11:14    151s] Core basic site is IBM13SITE
[03/23 18:11:14    151s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3452.3M, EPOCH TIME: 1679609474.189825
[03/23 18:11:14    151s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:11:14    151s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:11:14    151s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.006, MEM:3484.3M, EPOCH TIME: 1679609474.195874
[03/23 18:11:14    151s] Fast DP-INIT is on for default
[03/23 18:11:14    151s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:11:14    151s] Atter site array init, number of instance map data is 0.
[03/23 18:11:14    151s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.017, REAL:0.017, MEM:3484.3M, EPOCH TIME: 1679609474.198098
[03/23 18:11:14    151s] 
[03/23 18:11:14    151s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:14    151s] 
[03/23 18:11:14    151s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:11:14    151s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.022, MEM:3388.3M, EPOCH TIME: 1679609474.200452
[03/23 18:11:14    151s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3388.3M, EPOCH TIME: 1679609474.200570
[03/23 18:11:14    151s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3388.3M, EPOCH TIME: 1679609474.203315
[03/23 18:11:14    151s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3388.3MB).
[03/23 18:11:14    151s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:3388.3M, EPOCH TIME: 1679609474.204173
[03/23 18:11:14    151s] TotalInstCnt at PhyDesignMc Initialization: 2614
[03/23 18:11:14    151s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:31 mem=3388.3M
[03/23 18:11:14    151s] ### Creating RouteCongInterface, started
[03/23 18:11:14    151s] 
[03/23 18:11:14    151s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 18:11:14    151s] 
[03/23 18:11:14    151s] #optDebug: {0, 1.000}
[03/23 18:11:14    151s] ### Creating RouteCongInterface, finished
[03/23 18:11:14    151s] ### Creating LA Mngr. totSessionCpu=0:02:31 mem=3388.3M
[03/23 18:11:14    151s] ### Creating LA Mngr, finished. totSessionCpu=0:02:31 mem=3388.3M
[03/23 18:11:14    151s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 18:11:14    151s] [GPS-DRV] maxDensity (design): 0.95
[03/23 18:11:14    151s] [GPS-DRV] maxLocalDensity: 0.98
[03/23 18:11:14    151s] [GPS-DRV] All active and enabled setup views
[03/23 18:11:14    151s] [GPS-DRV]     setupAnalysis
[03/23 18:11:14    151s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 18:11:14    151s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 18:11:14    151s] [GPS-DRV] maxFanoutLoad on
[03/23 18:11:14    151s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 18:11:14    151s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 18:11:14    151s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/23 18:11:14    151s] [GPS-DRV] timing-driven DRV settings
[03/23 18:11:14    151s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 18:11:14    151s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3546.6M, EPOCH TIME: 1679609474.465913
[03/23 18:11:14    151s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3546.6M, EPOCH TIME: 1679609474.466042
[03/23 18:11:14    151s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:11:14    151s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:11:14    151s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:11:14    151s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 18:11:14    151s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:11:14    151s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 18:11:14    151s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:11:14    151s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:11:14    151s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:11:14    151s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:11:14    151s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 38.06%|          |         |
[03/23 18:11:14    151s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:11:14    151s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:11:14    151s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:11:14    151s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 38.06%| 0:00:00.0|  3546.6M|
[03/23 18:11:14    151s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:11:14    151s] 
[03/23 18:11:14    151s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3546.6M) ***
[03/23 18:11:14    151s] 
[03/23 18:11:14    151s] Total-nets :: 2681, Stn-nets :: 2, ratio :: 0.074599 %, Total-len 69115.6, Stn-len 372
[03/23 18:11:14    151s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3386.8M, EPOCH TIME: 1679609474.521772
[03/23 18:11:14    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:11:14    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:14    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:14    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:14    151s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.008, MEM:3137.5M, EPOCH TIME: 1679609474.530252
[03/23 18:11:14    151s] TotalInstCnt at PhyDesignMc Destruction: 2614
[03/23 18:11:14    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.21
[03/23 18:11:14    151s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.3), totSession cpu/real = 0:02:31.8/0:07:31.9 (0.3), mem = 3137.5M
[03/23 18:11:14    151s] 
[03/23 18:11:14    151s] =============================================================================================
[03/23 18:11:14    151s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.14-s109_1
[03/23 18:11:14    151s] =============================================================================================
[03/23 18:11:14    151s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:14    151s] ---------------------------------------------------------------------------------------------
[03/23 18:11:14    151s] [ SlackTraversorInit     ]      1   0:00:00.0  (   7.4 % )     0:00:00.0 /  0:00:00.1    2.2
[03/23 18:11:14    151s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:14    151s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 18:11:14    151s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:14    151s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:14    151s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:14    151s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.2
[03/23 18:11:14    151s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:14    151s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:14    151s] [ MISC                   ]          0:00:00.3  (  71.9 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 18:11:14    151s] ---------------------------------------------------------------------------------------------
[03/23 18:11:14    151s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 18:11:14    151s] ---------------------------------------------------------------------------------------------
[03/23 18:11:14    151s] 
[03/23 18:11:14    151s] End: GigaOpt postEco DRV Optimization
[03/23 18:11:14    151s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 18:11:14    151s] GigaOpt: WNS changes after routing: 0.050 -> 0.049 (bump = 0.001)
[03/23 18:11:14    151s] GigaOpt: WNS bump threshold: -22.7
[03/23 18:11:14    151s] Begin: GigaOpt postEco optimization
[03/23 18:11:14    151s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 6  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/23 18:11:14    151s] Info: 22 nets with fixed/cover wires excluded.
[03/23 18:11:14    151s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:11:14    151s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:31.9/0:07:32.0 (0.3), mem = 3137.5M
[03/23 18:11:14    151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.22
[03/23 18:11:14    151s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:11:14    151s] ### Creating PhyDesignMc. totSessionCpu=0:02:32 mem=3137.5M
[03/23 18:11:14    151s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:11:14    151s] OPERPROF: Starting DPlace-Init at level 1, MEM:3137.5M, EPOCH TIME: 1679609474.579487
[03/23 18:11:14    151s] Processing tracks to init pin-track alignment.
[03/23 18:11:14    151s] z: 2, totalTracks: 1
[03/23 18:11:14    151s] z: 4, totalTracks: 1
[03/23 18:11:14    151s] z: 6, totalTracks: 1
[03/23 18:11:14    151s] z: 8, totalTracks: 1
[03/23 18:11:14    151s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:11:14    151s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3137.5M, EPOCH TIME: 1679609474.583812
[03/23 18:11:14    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:14    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:14    151s] 
[03/23 18:11:14    151s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:14    151s] 
[03/23 18:11:14    151s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:11:14    151s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.023, MEM:3138.3M, EPOCH TIME: 1679609474.606830
[03/23 18:11:14    151s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3138.3M, EPOCH TIME: 1679609474.606940
[03/23 18:11:14    151s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3138.3M, EPOCH TIME: 1679609474.609560
[03/23 18:11:14    151s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3138.3MB).
[03/23 18:11:14    151s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.031, MEM:3138.3M, EPOCH TIME: 1679609474.610337
[03/23 18:11:14    151s] TotalInstCnt at PhyDesignMc Initialization: 2614
[03/23 18:11:14    151s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:32 mem=3138.3M
[03/23 18:11:14    151s] ### Creating RouteCongInterface, started
[03/23 18:11:14    151s] 
[03/23 18:11:14    151s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[03/23 18:11:14    151s] 
[03/23 18:11:14    151s] #optDebug: {0, 1.000}
[03/23 18:11:14    151s] ### Creating RouteCongInterface, finished
[03/23 18:11:14    151s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=3138.3M
[03/23 18:11:14    151s] ### Creating LA Mngr, finished. totSessionCpu=0:02:32 mem=3138.3M
[03/23 18:11:15    152s] *info: 22 clock nets excluded
[03/23 18:11:15    152s] *info: 1 no-driver net excluded.
[03/23 18:11:15    152s] *info: 22 nets with fixed/cover wires excluded.
[03/23 18:11:15    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.137045.2
[03/23 18:11:15    152s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 18:11:15    152s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:11:15    152s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:11:15    152s] ** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 38.06
[03/23 18:11:15    152s] Optimizer WNS Pass 0
[03/23 18:11:15    152s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.062|0.000|
|reg2reg   |0.049|0.000|
|HEPG      |0.049|0.000|
|All Paths |0.049|0.000|
+----------+-----+-----+

[03/23 18:11:15    152s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3443.1M, EPOCH TIME: 1679609475.141884
[03/23 18:11:15    152s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3443.1M, EPOCH TIME: 1679609475.142006
[03/23 18:11:15    152s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 18:11:15    152s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 18:11:15    152s] Active Path Group: reg2reg  
[03/23 18:11:15    152s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:11:15    152s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 18:11:15    152s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:11:15    152s] |   0.049|    0.049|   0.000|    0.000|   38.06%|   0:00:00.0| 3445.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D        |
[03/23 18:11:15    152s] INFO (IMPSP-237): Unable to unplace buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/U141 - no resize TGrid at inst's location.
[03/23 18:11:15    152s] |   0.050|    0.056|   0.000|    0.000|   38.07%|   0:00:00.0| 3583.3M|           NA|       NA| NA                                                 |
[03/23 18:11:15    152s] |   0.050|    0.056|   0.000|    0.000|   38.07%|   0:00:00.0| 3583.3M|setupAnalysis|       NA| NA                                                 |
[03/23 18:11:15    152s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:11:15    152s] 
[03/23 18:11:15    152s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3583.3M) ***
[03/23 18:11:15    152s] 
[03/23 18:11:15    152s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3583.3M) ***
[03/23 18:11:15    152s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.062|0.000|
|reg2reg   |0.056|0.000|
|HEPG      |0.056|0.000|
|All Paths |0.056|0.000|
+----------+-----+-----+

[03/23 18:11:15    152s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 38.07
[03/23 18:11:15    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.137045.2
[03/23 18:11:15    152s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3583.3M, EPOCH TIME: 1679609475.290879
[03/23 18:11:15    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:11:15    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:15    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:15    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:15    152s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.005, MEM:3581.3M, EPOCH TIME: 1679609475.295394
[03/23 18:11:15    152s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3581.3M, EPOCH TIME: 1679609475.296829
[03/23 18:11:15    152s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3581.3M, EPOCH TIME: 1679609475.296984
[03/23 18:11:15    152s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3581.3M, EPOCH TIME: 1679609475.301381
[03/23 18:11:15    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:15    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:15    152s] 
[03/23 18:11:15    152s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:15    152s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.026, REAL:0.026, MEM:3581.3M, EPOCH TIME: 1679609475.327133
[03/23 18:11:15    152s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3581.3M, EPOCH TIME: 1679609475.327265
[03/23 18:11:15    152s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3581.3M, EPOCH TIME: 1679609475.329658
[03/23 18:11:15    152s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.034, REAL:0.033, MEM:3581.3M, EPOCH TIME: 1679609475.330244
[03/23 18:11:15    152s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.034, REAL:0.034, MEM:3581.3M, EPOCH TIME: 1679609475.330334
[03/23 18:11:15    152s] TDRefine: refinePlace mode is spiral
[03/23 18:11:15    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.15
[03/23 18:11:15    152s] OPERPROF: Starting RefinePlace at level 1, MEM:3581.3M, EPOCH TIME: 1679609475.330488
[03/23 18:11:15    152s] *** Starting refinePlace (0:02:33 mem=3581.3M) ***
[03/23 18:11:15    152s] Total net bbox length = 5.561e+04 (2.243e+04 3.318e+04) (ext = 3.355e+03)
[03/23 18:11:15    152s] 
[03/23 18:11:15    152s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:15    152s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:11:15    152s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:15    152s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:15    152s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3581.3M, EPOCH TIME: 1679609475.337100
[03/23 18:11:15    152s] Starting refinePlace ...
[03/23 18:11:15    152s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:15    152s] One DDP V2 for no tweak run.
[03/23 18:11:15    152s] 
[03/23 18:11:15    152s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:11:15    152s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 18:11:15    152s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:11:15    152s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:11:15    152s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3583.3MB) @(0:02:33 - 0:02:33).
[03/23 18:11:15    152s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:11:15    152s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:11:15    152s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3583.3MB
[03/23 18:11:15    152s] Statistics of distance of Instance movement in refine placement:
[03/23 18:11:15    152s]   maximum (X+Y) =         0.00 um
[03/23 18:11:15    152s]   mean    (X+Y) =         0.00 um
[03/23 18:11:15    152s] Summary Report:
[03/23 18:11:15    152s] Instances move: 0 (out of 2593 movable)
[03/23 18:11:15    152s] Instances flipped: 0
[03/23 18:11:15    152s] Mean displacement: 0.00 um
[03/23 18:11:15    152s] Max displacement: 0.00 um 
[03/23 18:11:15    152s] Total instances moved : 0
[03/23 18:11:15    152s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.158, REAL:0.108, MEM:3583.3M, EPOCH TIME: 1679609475.445079
[03/23 18:11:15    152s] Total net bbox length = 5.561e+04 (2.243e+04 3.318e+04) (ext = 3.355e+03)
[03/23 18:11:15    152s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3583.3MB
[03/23 18:11:15    152s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3583.3MB) @(0:02:33 - 0:02:33).
[03/23 18:11:15    152s] *** Finished refinePlace (0:02:33 mem=3583.3M) ***
[03/23 18:11:15    152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.15
[03/23 18:11:15    152s] OPERPROF: Finished RefinePlace at level 1, CPU:0.167, REAL:0.116, MEM:3583.3M, EPOCH TIME: 1679609475.446837
[03/23 18:11:15    152s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3583.3M, EPOCH TIME: 1679609475.460589
[03/23 18:11:15    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:11:15    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:15    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:15    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:15    152s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:3583.3M, EPOCH TIME: 1679609475.465856
[03/23 18:11:15    152s] *** maximum move = 0.00 um ***
[03/23 18:11:15    152s] *** Finished re-routing un-routed nets (3583.3M) ***
[03/23 18:11:15    152s] OPERPROF: Starting DPlace-Init at level 1, MEM:3583.3M, EPOCH TIME: 1679609475.475550
[03/23 18:11:15    152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3583.3M, EPOCH TIME: 1679609475.479546
[03/23 18:11:15    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:15    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:15    152s] 
[03/23 18:11:15    152s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:15    152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:3583.3M, EPOCH TIME: 1679609475.504060
[03/23 18:11:15    152s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3583.3M, EPOCH TIME: 1679609475.504227
[03/23 18:11:15    152s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3583.3M, EPOCH TIME: 1679609475.507012
[03/23 18:11:15    152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.032, MEM:3583.3M, EPOCH TIME: 1679609475.507640
[03/23 18:11:15    153s] 
[03/23 18:11:15    153s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3583.3M) ***
[03/23 18:11:15    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.137045.2
[03/23 18:11:15    153s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:11:15    153s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:11:15    153s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 38.07
[03/23 18:11:15    153s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.062|0.000|
|reg2reg   |0.056|0.000|
|HEPG      |0.056|0.000|
|All Paths |0.056|0.000|
+----------+-----+-----+

[03/23 18:11:15    153s] 
[03/23 18:11:15    153s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=3583.3M) ***
[03/23 18:11:15    153s] 
[03/23 18:11:15    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.137045.2
[03/23 18:11:15    153s] Total-nets :: 2681, Stn-nets :: 4, ratio :: 0.149198 %, Total-len 69120.8, Stn-len 512
[03/23 18:11:15    153s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3423.5M, EPOCH TIME: 1679609475.552248
[03/23 18:11:15    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:15    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:15    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:15    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:15    153s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.010, MEM:3173.2M, EPOCH TIME: 1679609475.561942
[03/23 18:11:15    153s] TotalInstCnt at PhyDesignMc Destruction: 2614
[03/23 18:11:15    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.22
[03/23 18:11:15    153s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:01.0 (1.2), totSession cpu/real = 0:02:33.1/0:07:32.9 (0.3), mem = 3173.2M
[03/23 18:11:15    153s] 
[03/23 18:11:15    153s] =============================================================================================
[03/23 18:11:15    153s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     21.14-s109_1
[03/23 18:11:15    153s] =============================================================================================
[03/23 18:11:15    153s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:15    153s] ---------------------------------------------------------------------------------------------
[03/23 18:11:15    153s] [ SlackTraversorInit     ]      2   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 18:11:15    153s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:15    153s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 18:11:15    153s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:15    153s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 18:11:15    153s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:15    153s] [ TransformInit          ]      1   0:00:00.5  (  49.6 % )     0:00:00.5 /  0:00:00.5    1.0
[03/23 18:11:15    153s] [ OptimizationStep       ]      1   0:00:00.0  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 18:11:15    153s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 18:11:15    153s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:15    153s] [ OptEval                ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 18:11:15    153s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:15    153s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:15    153s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:15    153s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:15    153s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:15    153s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:15    153s] [ RefinePlace            ]      1   0:00:00.2  (  22.9 % )     0:00:00.2 /  0:00:00.3    1.3
[03/23 18:11:15    153s] [ TimingUpdate           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:15    153s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:15    153s] [ MISC                   ]          0:00:00.1  (  11.7 % )     0:00:00.1 /  0:00:00.2    2.0
[03/23 18:11:15    153s] ---------------------------------------------------------------------------------------------
[03/23 18:11:15    153s]  WnsOpt #1 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.2    1.2
[03/23 18:11:15    153s] ---------------------------------------------------------------------------------------------
[03/23 18:11:15    153s] 
[03/23 18:11:15    153s] End: GigaOpt postEco optimization
[03/23 18:11:15    153s] **INFO: Flow update: Design timing is met.
[03/23 18:11:15    153s] **INFO: Flow update: Design timing is met.
[03/23 18:11:15    153s] *** Steiner Routed Nets: 0.149%; Threshold: 100; Threshold for Hold: 100
[03/23 18:11:15    153s] ### Creating LA Mngr. totSessionCpu=0:02:33 mem=3173.2M
[03/23 18:11:15    153s] ### Creating LA Mngr, finished. totSessionCpu=0:02:33 mem=3173.2M
[03/23 18:11:15    153s] Re-routed 0 nets
[03/23 18:11:15    153s] **INFO: Flow update: Design timing is met.
[03/23 18:11:15    153s] #optDebug: fT-D <X 1 0 0 0>
[03/23 18:11:15    153s] Register exp ratio and priority group on 0 nets on 2681 nets : 
[03/23 18:11:15    153s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:11:15    153s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:11:15    153s] 
[03/23 18:11:15    153s] Active setup views:
[03/23 18:11:15    153s]  setupAnalysis
[03/23 18:11:15    153s]   Dominating endpoints: 0
[03/23 18:11:15    153s]   Dominating TNS: -0.000
[03/23 18:11:15    153s] 
[03/23 18:11:15    153s] Extraction called for design 'PE_top' of instances=2614 and nets=2684 using extraction engine 'preRoute' .
[03/23 18:11:15    153s] PreRoute RC Extraction called for design PE_top.
[03/23 18:11:15    153s] RC Extraction called in multi-corner(1) mode.
[03/23 18:11:15    153s] RCMode: PreRoute
[03/23 18:11:15    153s]       RC Corner Indexes            0   
[03/23 18:11:15    153s] Capacitance Scaling Factor   : 1.00000 
[03/23 18:11:15    153s] Resistance Scaling Factor    : 1.00000 
[03/23 18:11:15    153s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 18:11:15    153s] Clock Res. Scaling Factor    : 1.00000 
[03/23 18:11:15    153s] Shrink Factor                : 1.00000
[03/23 18:11:15    153s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 18:11:15    153s] Using Quantus QRC technology file ...
[03/23 18:11:15    153s] RC Grid backup saved.
[03/23 18:11:15    153s] 
[03/23 18:11:15    153s] Trim Metal Layers:
[03/23 18:11:15    153s] LayerId::1 widthSet size::1
[03/23 18:11:15    153s] LayerId::2 widthSet size::1
[03/23 18:11:15    153s] LayerId::3 widthSet size::1
[03/23 18:11:15    153s] LayerId::4 widthSet size::1
[03/23 18:11:15    153s] LayerId::5 widthSet size::1
[03/23 18:11:15    153s] LayerId::6 widthSet size::1
[03/23 18:11:15    153s] LayerId::7 widthSet size::1
[03/23 18:11:15    153s] LayerId::8 widthSet size::1
[03/23 18:11:15    153s] Skipped RC grid update for preRoute extraction.
[03/23 18:11:15    153s] eee: pegSigSF::1.070000
[03/23 18:11:15    153s] Initializing multi-corner resistance tables ...
[03/23 18:11:15    153s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 18:11:15    153s] eee: l::2 avDens::0.137603 usedTrk::879.282772 availTrk::6390.000000 sigTrk::879.282772
[03/23 18:11:15    153s] eee: l::3 avDens::0.104799 usedTrk::792.280004 availTrk::7560.000000 sigTrk::792.280004
[03/23 18:11:15    153s] eee: l::4 avDens::0.038186 usedTrk::288.686111 availTrk::7560.000000 sigTrk::288.686111
[03/23 18:11:15    153s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:11:15    153s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:11:15    153s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:11:15    153s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 18:11:15    153s] {RT rc-typ 0 4 4 0}
[03/23 18:11:15    153s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.813800 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 18:11:15    153s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3092.785M)
[03/23 18:11:15    153s] Starting delay calculation for Setup views
[03/23 18:11:15    153s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 18:11:15    153s] #################################################################################
[03/23 18:11:15    153s] # Design Stage: PreRoute
[03/23 18:11:15    153s] # Design Name: PE_top
[03/23 18:11:15    153s] # Design Mode: 130nm
[03/23 18:11:15    153s] # Analysis Mode: MMMC OCV 
[03/23 18:11:15    153s] # Parasitics Mode: No SPEF/RCDB 
[03/23 18:11:15    153s] # Signoff Settings: SI Off 
[03/23 18:11:15    153s] #################################################################################
[03/23 18:11:15    153s] Topological Sorting (REAL = 0:00:00.0, MEM = 3136.2M, InitMEM = 3135.2M)
[03/23 18:11:15    153s] Calculate early delays in OCV mode...
[03/23 18:11:15    153s] Calculate late delays in OCV mode...
[03/23 18:11:15    153s] Start delay calculation (fullDC) (6 T). (MEM=3136.24)
[03/23 18:11:15    153s] End AAE Lib Interpolated Model. (MEM=3155.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:16    153s] Total number of fetched objects 2681
[03/23 18:11:16    153s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:16    153s] End delay calculation. (MEM=3399.12 CPU=0:00:00.3 REAL=0:00:01.0)
[03/23 18:11:16    153s] End delay calculation (fullDC). (MEM=3399.12 CPU=0:00:00.5 REAL=0:00:01.0)
[03/23 18:11:16    153s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3399.1M) ***
[03/23 18:11:16    154s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:02:34 mem=3407.1M)
[03/23 18:11:16    154s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:11:16    154s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:11:16    154s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3399.12 MB )
[03/23 18:11:16    154s] (I)      ================== Layers ==================
[03/23 18:11:16    154s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:16    154s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:11:16    154s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:16    154s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:11:16    154s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:11:16    154s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:11:16    154s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:11:16    154s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:11:16    154s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:11:16    154s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:11:16    154s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:11:16    154s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:11:16    154s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:11:16    154s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:11:16    154s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:11:16    154s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:11:16    154s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:11:16    154s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:11:16    154s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:11:16    154s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:16    154s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:11:16    154s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:16    154s] (I)      Started Import and model ( Curr Mem: 3399.12 MB )
[03/23 18:11:16    154s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:16    154s] (I)      == Non-default Options ==
[03/23 18:11:16    154s] (I)      Build term to term wires                           : false
[03/23 18:11:16    154s] (I)      Maximum routing layer                              : 4
[03/23 18:11:16    154s] (I)      Number of threads                                  : 6
[03/23 18:11:16    154s] (I)      Method to set GCell size                           : row
[03/23 18:11:16    154s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:11:16    154s] (I)      Use row-based GCell size
[03/23 18:11:16    154s] (I)      Use row-based GCell align
[03/23 18:11:16    154s] (I)      layer 0 area = 89000
[03/23 18:11:16    154s] (I)      layer 1 area = 120000
[03/23 18:11:16    154s] (I)      layer 2 area = 120000
[03/23 18:11:16    154s] (I)      layer 3 area = 120000
[03/23 18:11:16    154s] (I)      GCell unit size   : 3600
[03/23 18:11:16    154s] (I)      GCell multiplier  : 1
[03/23 18:11:16    154s] (I)      GCell row height  : 3600
[03/23 18:11:16    154s] (I)      Actual row height : 3600
[03/23 18:11:16    154s] (I)      GCell align ref   : 7000 7000
[03/23 18:11:16    154s] [NR-eGR] Track table information for default rule: 
[03/23 18:11:16    154s] [NR-eGR] M1 has single uniform track structure
[03/23 18:11:16    154s] [NR-eGR] M2 has single uniform track structure
[03/23 18:11:16    154s] [NR-eGR] M3 has single uniform track structure
[03/23 18:11:16    154s] [NR-eGR] M4 has single uniform track structure
[03/23 18:11:16    154s] [NR-eGR] M5 has single uniform track structure
[03/23 18:11:16    154s] [NR-eGR] M6 has single uniform track structure
[03/23 18:11:16    154s] [NR-eGR] MQ has single uniform track structure
[03/23 18:11:16    154s] [NR-eGR] LM has single uniform track structure
[03/23 18:11:16    154s] (I)      ============== Default via ===============
[03/23 18:11:16    154s] (I)      +---+------------------+-----------------+
[03/23 18:11:16    154s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:11:16    154s] (I)      +---+------------------+-----------------+
[03/23 18:11:16    154s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:11:16    154s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 18:11:16    154s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:11:16    154s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:11:16    154s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 18:11:16    154s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:11:16    154s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:11:16    154s] (I)      +---+------------------+-----------------+
[03/23 18:11:16    154s] [NR-eGR] Read 4418 PG shapes
[03/23 18:11:16    154s] [NR-eGR] Read 0 clock shapes
[03/23 18:11:16    154s] [NR-eGR] Read 0 other shapes
[03/23 18:11:16    154s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:11:16    154s] [NR-eGR] #Instance Blockages : 0
[03/23 18:11:16    154s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:11:16    154s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:11:16    154s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:11:16    154s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:11:16    154s] [NR-eGR] #Other Blockages    : 0
[03/23 18:11:16    154s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:11:16    154s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 2337
[03/23 18:11:16    154s] [NR-eGR] Read 2681 nets ( ignored 22 )
[03/23 18:11:16    154s] (I)      early_global_route_priority property id does not exist.
[03/23 18:11:16    154s] (I)      Read Num Blocks=4418  Num Prerouted Wires=2337  Num CS=0
[03/23 18:11:16    154s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 1202
[03/23 18:11:16    154s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 965
[03/23 18:11:16    154s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 170
[03/23 18:11:16    154s] (I)      Number of ignored nets                =     22
[03/23 18:11:16    154s] (I)      Number of connected nets              =      0
[03/23 18:11:16    154s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[03/23 18:11:16    154s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 18:11:16    154s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:11:16    154s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:11:16    154s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:11:16    154s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:11:16    154s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:11:16    154s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:11:16    154s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:11:16    154s] (I)      Ndr track 0 does not exist
[03/23 18:11:16    154s] (I)      Ndr track 0 does not exist
[03/23 18:11:16    154s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:11:16    154s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:11:16    154s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:11:16    154s] (I)      Site width          :   400  (dbu)
[03/23 18:11:16    154s] (I)      Row height          :  3600  (dbu)
[03/23 18:11:16    154s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:11:16    154s] (I)      GCell width         :  3600  (dbu)
[03/23 18:11:16    154s] (I)      GCell height        :  3600  (dbu)
[03/23 18:11:16    154s] (I)      Grid                :    55   138     4
[03/23 18:11:16    154s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:11:16    154s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:11:16    154s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:11:16    154s] (I)      Default wire width  :   160   200   200   200
[03/23 18:11:16    154s] (I)      Default wire space  :   160   200   200   200
[03/23 18:11:16    154s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:11:16    154s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:11:16    154s] (I)      First track coord   :   400   400   400   400
[03/23 18:11:16    154s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:11:16    154s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:11:16    154s] (I)      Num of masks        :     1     1     1     1
[03/23 18:11:16    154s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:11:16    154s] (I)      --------------------------------------------------------
[03/23 18:11:16    154s] 
[03/23 18:11:16    154s] [NR-eGR] ============ Routing rule table ============
[03/23 18:11:16    154s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 18:11:16    154s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 18:11:16    154s] (I)                    Layer    2    3    4 
[03/23 18:11:16    154s] (I)                    Pitch  800  800  800 
[03/23 18:11:16    154s] (I)             #Used tracks    2    2    2 
[03/23 18:11:16    154s] (I)       #Fully used tracks    1    1    1 
[03/23 18:11:16    154s] [NR-eGR] Rule id: 1  Nets: 2659
[03/23 18:11:16    154s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:11:16    154s] (I)                    Layer    2    3    4 
[03/23 18:11:16    154s] (I)                    Pitch  400  400  400 
[03/23 18:11:16    154s] (I)             #Used tracks    1    1    1 
[03/23 18:11:16    154s] (I)       #Fully used tracks    1    1    1 
[03/23 18:11:16    154s] [NR-eGR] ========================================
[03/23 18:11:16    154s] [NR-eGR] 
[03/23 18:11:16    154s] (I)      =============== Blocked Tracks ===============
[03/23 18:11:16    154s] (I)      +-------+---------+----------+---------------+
[03/23 18:11:16    154s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:11:16    154s] (I)      +-------+---------+----------+---------------+
[03/23 18:11:16    154s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:11:16    154s] (I)      |     2 |   68862 |    14435 |        20.96% |
[03/23 18:11:16    154s] (I)      |     3 |   68695 |    31015 |        45.15% |
[03/23 18:11:16    154s] (I)      |     4 |   68862 |    31392 |        45.59% |
[03/23 18:11:16    154s] (I)      +-------+---------+----------+---------------+
[03/23 18:11:16    154s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3399.12 MB )
[03/23 18:11:16    154s] (I)      Reset routing kernel
[03/23 18:11:16    154s] (I)      Started Global Routing ( Curr Mem: 3399.12 MB )
[03/23 18:11:16    154s] (I)      totalPins=8743  totalGlobalPin=8372 (95.76%)
[03/23 18:11:16    154s] (I)      total 2D Cap : 157189 = (47233 H, 109956 V)
[03/23 18:11:16    154s] [NR-eGR] Layer group 1: route 2659 net(s) in layer range [2, 4]
[03/23 18:11:16    154s] (I)      
[03/23 18:11:16    154s] (I)      ============  Phase 1a Route ============
[03/23 18:11:16    154s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 72
[03/23 18:11:16    154s] (I)      Usage: 16151 = (6595 H, 9556 V) = (13.96% H, 8.69% V) = (2.374e+04um H, 3.440e+04um V)
[03/23 18:11:16    154s] (I)      
[03/23 18:11:16    154s] (I)      ============  Phase 1b Route ============
[03/23 18:11:16    154s] (I)      Usage: 16158 = (6597 H, 9561 V) = (13.97% H, 8.70% V) = (2.375e+04um H, 3.442e+04um V)
[03/23 18:11:16    154s] (I)      Overflow of layer group 1: 6.87% H + 0.03% V. EstWL: 5.816880e+04um
[03/23 18:11:16    154s] (I)      Congestion metric : 6.87%H 0.03%V, 6.91%HV
[03/23 18:11:16    154s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:11:16    154s] (I)      
[03/23 18:11:16    154s] (I)      ============  Phase 1c Route ============
[03/23 18:11:16    154s] (I)      Level2 Grid: 11 x 28
[03/23 18:11:16    154s] (I)      Usage: 16157 = (6597 H, 9560 V) = (13.97% H, 8.69% V) = (2.375e+04um H, 3.442e+04um V)
[03/23 18:11:16    154s] (I)      
[03/23 18:11:16    154s] (I)      ============  Phase 1d Route ============
[03/23 18:11:16    154s] (I)      Usage: 16157 = (6597 H, 9560 V) = (13.97% H, 8.69% V) = (2.375e+04um H, 3.442e+04um V)
[03/23 18:11:16    154s] (I)      
[03/23 18:11:16    154s] (I)      ============  Phase 1e Route ============
[03/23 18:11:16    154s] (I)      Usage: 16212 = (6598 H, 9614 V) = (13.97% H, 8.74% V) = (2.375e+04um H, 3.461e+04um V)
[03/23 18:11:16    154s] [NR-eGR] Early Global Route overflow of layer group 1: 6.83% H + 0.03% V. EstWL: 5.836320e+04um
[03/23 18:11:16    154s] (I)      
[03/23 18:11:16    154s] (I)      ============  Phase 1l Route ============
[03/23 18:11:16    154s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 18:11:16    154s] (I)      Layer  2:      63116     13141        13         369       67446    ( 0.54%) 
[03/23 18:11:16    154s] (I)      Layer  3:      48610      8627       319         918       66150    ( 1.37%) 
[03/23 18:11:16    154s] (I)      Layer  4:      50270      3275        12         468       67347    ( 0.69%) 
[03/23 18:11:16    154s] (I)      Total:        161996     25043       344        1755      200943    ( 0.87%) 
[03/23 18:11:16    154s] (I)      
[03/23 18:11:16    154s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:11:16    154s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/23 18:11:16    154s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/23 18:11:16    154s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[03/23 18:11:16    154s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/23 18:11:16    154s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:11:16    154s] [NR-eGR]      M2 ( 2)        11( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[03/23 18:11:16    154s] [NR-eGR]      M3 ( 3)       166( 2.26%)        18( 0.24%)         6( 0.08%)         1( 0.01%)   ( 2.60%) 
[03/23 18:11:16    154s] [NR-eGR]      M4 ( 4)        12( 0.16%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[03/23 18:11:16    154s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/23 18:11:16    154s] [NR-eGR]        Total       189( 0.85%)        18( 0.08%)         6( 0.03%)         1( 0.00%)   ( 0.96%) 
[03/23 18:11:16    154s] [NR-eGR] 
[03/23 18:11:16    154s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3431.12 MB )
[03/23 18:11:16    154s] (I)      total 2D Cap : 163480 = (49782 H, 113698 V)
[03/23 18:11:16    154s] [NR-eGR] Overflow after Early Global Route 2.56% H + 0.04% V
[03/23 18:11:16    154s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 3431.12 MB )
[03/23 18:11:16    154s] (I)      ======================================== Runtime Summary ========================================
[03/23 18:11:16    154s] (I)       Step                                              %       Start      Finish      Real       CPU 
[03/23 18:11:16    154s] (I)      -------------------------------------------------------------------------------------------------
[03/23 18:11:16    154s] (I)       Early Global Route kernel                   100.00%  164.07 sec  164.15 sec  0.09 sec  0.10 sec 
[03/23 18:11:16    154s] (I)       +-Import and model                           32.84%  164.08 sec  164.10 sec  0.03 sec  0.03 sec 
[03/23 18:11:16    154s] (I)       | +-Create place DB                           7.96%  164.08 sec  164.08 sec  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)       | | +-Import place data                       7.80%  164.08 sec  164.08 sec  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)       | | | +-Read instances and placement          2.79%  164.08 sec  164.08 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | +-Read nets                             4.65%  164.08 sec  164.08 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | +-Create route DB                          16.18%  164.08 sec  164.10 sec  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)       | | +-Import route data (6T)                 15.65%  164.08 sec  164.10 sec  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.03%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | | +-Read routing blockages              0.00%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | | +-Read instance blockages             0.62%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | | +-Read PG blockages                   0.52%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | | +-Read clock blockages                0.06%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | | +-Read other blockages                0.09%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | | +-Read halo blockages                 0.03%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | | +-Read boundary cut boxes             0.03%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | +-Read blackboxes                       0.06%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | +-Read prerouted                        1.79%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | +-Read unlegalized nets                 0.28%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | +-Read nets                             1.12%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | +-Set up via pillars                    0.05%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | +-Initialize 3D grid graph              0.03%  164.09 sec  164.09 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | +-Model blockage capacity               2.53%  164.09 sec  164.10 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | | +-Initialize 3D capacity              2.21%  164.09 sec  164.10 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | +-Read aux data                             0.00%  164.10 sec  164.10 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | +-Others data preparation                   0.23%  164.10 sec  164.10 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | +-Create route kernel                       7.25%  164.10 sec  164.10 sec  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)       +-Global Routing                             56.98%  164.10 sec  164.15 sec  0.05 sec  0.06 sec 
[03/23 18:11:16    154s] (I)       | +-Initialization                            0.98%  164.10 sec  164.11 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | +-Net group 1                              52.33%  164.11 sec  164.15 sec  0.04 sec  0.06 sec 
[03/23 18:11:16    154s] (I)       | | +-Generate topology (6T)                  3.51%  164.11 sec  164.11 sec  0.00 sec  0.01 sec 
[03/23 18:11:16    154s] (I)       | | +-Phase 1a                                7.91%  164.11 sec  164.12 sec  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)       | | | +-Pattern routing (6T)                  5.21%  164.11 sec  164.11 sec  0.00 sec  0.01 sec 
[03/23 18:11:16    154s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.06%  164.12 sec  164.12 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | +-Add via demand to 2D                  0.92%  164.12 sec  164.12 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | +-Phase 1b                                4.06%  164.12 sec  164.12 sec  0.00 sec  0.01 sec 
[03/23 18:11:16    154s] (I)       | | | +-Monotonic routing (6T)                3.58%  164.12 sec  164.12 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | +-Phase 1c                                3.98%  164.12 sec  164.12 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | +-Two level Routing                     3.71%  164.12 sec  164.12 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | | +-Two Level Routing (Regular)         1.66%  164.12 sec  164.12 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | | +-Two Level Routing (Strong)          1.45%  164.12 sec  164.12 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | +-Phase 1d                                8.04%  164.12 sec  164.13 sec  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)       | | | +-Detoured routing (6T)                 7.67%  164.12 sec  164.13 sec  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)       | | +-Phase 1e                                1.84%  164.13 sec  164.13 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | +-Route legalization                    1.43%  164.13 sec  164.13 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | | | +-Legalize Blockage Violations        1.24%  164.13 sec  164.13 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | | +-Phase 1l                               19.05%  164.13 sec  164.15 sec  0.02 sec  0.02 sec 
[03/23 18:11:16    154s] (I)       | | | +-Layer assignment (6T)                18.19%  164.13 sec  164.15 sec  0.02 sec  0.02 sec 
[03/23 18:11:16    154s] (I)       | +-Clean cong LA                             0.00%  164.15 sec  164.15 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       +-Export 3D cong map                          1.04%  164.15 sec  164.15 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)       | +-Export 2D cong map                        0.25%  164.15 sec  164.15 sec  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)      ======================= Summary by functions ========================
[03/23 18:11:16    154s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 18:11:16    154s] (I)      ---------------------------------------------------------------------
[03/23 18:11:16    154s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.10 sec 
[03/23 18:11:16    154s] (I)        1  Global Routing                       56.98%  0.05 sec  0.06 sec 
[03/23 18:11:16    154s] (I)        1  Import and model                     32.84%  0.03 sec  0.03 sec 
[03/23 18:11:16    154s] (I)        1  Export 3D cong map                    1.04%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        2  Net group 1                          52.33%  0.04 sec  0.06 sec 
[03/23 18:11:16    154s] (I)        2  Create route DB                      16.18%  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)        2  Create place DB                       7.96%  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)        2  Create route kernel                   7.25%  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)        2  Initialization                        0.98%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        2  Export 2D cong map                    0.25%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        2  Others data preparation               0.23%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        3  Phase 1l                             19.05%  0.02 sec  0.02 sec 
[03/23 18:11:16    154s] (I)        3  Import route data (6T)               15.65%  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)        3  Phase 1d                              8.04%  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)        3  Phase 1a                              7.91%  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)        3  Import place data                     7.80%  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)        3  Phase 1b                              4.06%  0.00 sec  0.01 sec 
[03/23 18:11:16    154s] (I)        3  Phase 1c                              3.98%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        3  Generate topology (6T)                3.51%  0.00 sec  0.01 sec 
[03/23 18:11:16    154s] (I)        3  Phase 1e                              1.84%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Layer assignment (6T)                18.19%  0.02 sec  0.02 sec 
[03/23 18:11:16    154s] (I)        4  Detoured routing (6T)                 7.67%  0.01 sec  0.01 sec 
[03/23 18:11:16    154s] (I)        4  Read nets                             5.77%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Pattern routing (6T)                  5.21%  0.00 sec  0.01 sec 
[03/23 18:11:16    154s] (I)        4  Two level Routing                     3.71%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Monotonic routing (6T)                3.58%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Read blockages ( Layer 2-4 )          3.03%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Read instances and placement          2.79%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Model blockage capacity               2.53%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Read prerouted                        1.79%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Route legalization                    1.43%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Pattern Routing Avoiding Blockages    1.06%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Add via demand to 2D                  0.92%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Read unlegalized nets                 0.28%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Read blackboxes                       0.06%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        5  Initialize 3D capacity                2.21%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        5  Two Level Routing (Regular)           1.66%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        5  Two Level Routing (Strong)            1.45%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        5  Legalize Blockage Violations          1.24%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        5  Read instance blockages               0.62%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        5  Read PG blockages                     0.52%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        5  Read other blockages                  0.09%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        5  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        5  Read boundary cut boxes               0.03%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 18:11:16    154s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:11:16    154s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:11:16    154s] OPERPROF: Starting HotSpotCal at level 1, MEM:3431.1M, EPOCH TIME: 1679609476.284631
[03/23 18:11:16    154s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:16    154s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:11:16    154s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:16    154s] [hotspot] | normalized |          2.00 |          4.00 |
[03/23 18:11:16    154s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:16    154s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 4.00 (area is in unit of 4 std-cell row bins)
[03/23 18:11:16    154s] [hotspot] max/total 2.00/4.00, big hotspot (>10) total 0.00
[03/23 18:11:16    154s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 18:11:16    154s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:16    154s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:11:16    154s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:16    154s] [hotspot] |  1  |   133.00   262.60   147.40   291.40 |        2.00   |
[03/23 18:11:16    154s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:16    154s] [hotspot] |  2  |   118.60   320.20   133.00   334.60 |        1.00   |
[03/23 18:11:16    154s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:16    154s] [hotspot] |  3  |   118.60   349.00   133.00   363.40 |        1.00   |
[03/23 18:11:16    154s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:16    154s] Top 3 hotspots total area: 4.00
[03/23 18:11:16    154s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:3431.1M, EPOCH TIME: 1679609476.289514
[03/23 18:11:16    154s] [hotspot] Hotspot report including placement blocked areas
[03/23 18:11:16    154s] OPERPROF: Starting HotSpotCal at level 1, MEM:3431.1M, EPOCH TIME: 1679609476.289841
[03/23 18:11:16    154s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:16    154s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:11:16    154s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:16    154s] [hotspot] | normalized |          2.00 |          4.00 |
[03/23 18:11:16    154s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:16    154s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 4.00 (area is in unit of 4 std-cell row bins)
[03/23 18:11:16    154s] [hotspot] max/total 2.00/4.00, big hotspot (>10) total 0.00
[03/23 18:11:16    154s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 18:11:16    154s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:16    154s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:11:16    154s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:16    154s] [hotspot] |  1  |   133.00   262.60   147.40   291.40 |        2.00   |
[03/23 18:11:16    154s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:16    154s] [hotspot] |  2  |   118.60   320.20   133.00   334.60 |        1.00   |
[03/23 18:11:16    154s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:16    154s] [hotspot] |  3  |   118.60   349.00   133.00   363.40 |        1.00   |
[03/23 18:11:16    154s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:16    154s] Top 3 hotspots total area: 4.00
[03/23 18:11:16    154s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:3431.1M, EPOCH TIME: 1679609476.295179
[03/23 18:11:16    154s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0
[03/23 18:11:16    154s] **optDesign ... cpu = 0:00:12, real = 0:00:09, mem = 2327.1M, totSessionCpu=0:02:34 **
[03/23 18:11:16    154s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3174.1M, EPOCH TIME: 1679609476.307306
[03/23 18:11:16    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:16    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:16    154s] 
[03/23 18:11:16    154s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:16    154s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:3174.1M, EPOCH TIME: 1679609476.331690
[03/23 18:11:16    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:16    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    154s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.056  |  0.056  |  0.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3183.6M, EPOCH TIME: 1679609478.658958
[03/23 18:11:18    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    154s] 
[03/23 18:11:18    154s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:18    154s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:3185.1M, EPOCH TIME: 1679609478.678608
[03/23 18:11:18    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:18    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    154s] Density: 38.068%
Routing Overflow: 2.56% H and 0.04% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3185.1M, EPOCH TIME: 1679609478.686893
[03/23 18:11:18    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    154s] 
[03/23 18:11:18    154s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:18    154s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.020, MEM:3185.1M, EPOCH TIME: 1679609478.706893
[03/23 18:11:18    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:18    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    154s] **optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 2333.5M, totSessionCpu=0:02:35 **
[03/23 18:11:18    154s] 
[03/23 18:11:18    154s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:11:18    154s] Deleting Lib Analyzer.
[03/23 18:11:18    154s] 
[03/23 18:11:18    154s] TimeStamp Deleting Cell Server End ...
[03/23 18:11:18    154s] *** Finished optDesign ***
[03/23 18:11:18    154s] 
[03/23 18:11:18    154s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:14.5 real=0:00:13.1)
[03/23 18:11:18    154s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.4 real=0:00:01.3)
[03/23 18:11:18    154s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.7 real=0:00:01.4)
[03/23 18:11:18    154s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.7 real=0:00:01.8)
[03/23 18:11:18    154s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 18:11:18    154s] Info: Destroy the CCOpt slew target map.
[03/23 18:11:18    154s] clean pInstBBox. size 0
[03/23 18:11:18    154s] All LLGs are deleted
[03/23 18:11:18    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    154s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3177.1M, EPOCH TIME: 1679609478.779444
[03/23 18:11:18    154s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3177.1M, EPOCH TIME: 1679609478.779576
[03/23 18:11:18    154s] Info: pop threads available for lower-level modules during optimization.
[03/23 18:11:18    154s] *** optDesign #1 [finish] : cpu/real = 0:00:12.5/0:00:11.6 (1.1), totSession cpu/real = 0:02:35.0/0:07:36.2 (0.3), mem = 3177.1M
[03/23 18:11:18    154s] 
[03/23 18:11:18    154s] =============================================================================================
[03/23 18:11:18    154s]  Final TAT Report : optDesign #1                                                21.14-s109_1
[03/23 18:11:18    154s] =============================================================================================
[03/23 18:11:18    154s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:18    154s] ---------------------------------------------------------------------------------------------
[03/23 18:11:18    154s] [ InitOpt                ]      1   0:00:00.9  (   7.6 % )     0:00:01.1 /  0:00:01.3    1.2
[03/23 18:11:18    154s] [ WnsOpt                 ]      1   0:00:00.8  (   6.5 % )     0:00:01.0 /  0:00:01.2    1.2
[03/23 18:11:18    154s] [ GlobalOpt              ]      1   0:00:01.2  (  10.7 % )     0:00:01.2 /  0:00:01.4    1.1
[03/23 18:11:18    154s] [ DrvOpt                 ]      2   0:00:00.7  (   6.3 % )     0:00:00.7 /  0:00:00.9    1.2
[03/23 18:11:18    154s] [ AreaOpt                ]      1   0:00:01.1  (   9.6 % )     0:00:01.3 /  0:00:01.6    1.2
[03/23 18:11:18    154s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 18:11:18    154s] [ OptSummaryReport       ]      2   0:00:00.2  (   1.4 % )     0:00:02.6 /  0:00:00.8    0.3
[03/23 18:11:18    154s] [ DrvReport              ]      2   0:00:02.1  (  18.1 % )     0:00:02.1 /  0:00:00.2    0.1
[03/23 18:11:18    154s] [ CongRefineRouteType    ]      2   0:00:00.7  (   6.2 % )     0:00:00.7 /  0:00:00.8    1.1
[03/23 18:11:18    154s] [ SlackTraversorInit     ]      6   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 18:11:18    154s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 18:11:18    154s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:18    154s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.2
[03/23 18:11:18    154s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:18    154s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 18:11:18    154s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 18:11:18    154s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 18:11:18    154s] [ RefinePlace            ]      2   0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.6    1.3
[03/23 18:11:18    154s] [ EarlyGlobalRoute       ]      2   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.4    1.2
[03/23 18:11:18    154s] [ ExtractRC              ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 18:11:18    154s] [ TimingUpdate           ]     25   0:00:00.4  (   3.5 % )     0:00:00.6 /  0:00:01.6    2.6
[03/23 18:11:18    154s] [ FullDelayCalc          ]      2   0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:01.3    3.2
[03/23 18:11:18    154s] [ TimingReport           ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.8
[03/23 18:11:18    154s] [ GenerateReports        ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.1    0.9
[03/23 18:11:18    154s] [ MISC                   ]          0:00:01.8  (  15.1 % )     0:00:01.8 /  0:00:02.1    1.2
[03/23 18:11:18    154s] ---------------------------------------------------------------------------------------------
[03/23 18:11:18    154s]  optDesign #1 TOTAL                 0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:12.5    1.1
[03/23 18:11:18    154s] ---------------------------------------------------------------------------------------------
[03/23 18:11:18    154s] 
[03/23 18:11:18    154s] <CMD> optDesign -postCTS -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0_hold
[03/23 18:11:18    155s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2287.4M, totSessionCpu=0:02:35 **
[03/23 18:11:18    155s] *** optDesign #2 [begin] : totSession cpu/real = 0:02:35.0/0:07:36.2 (0.3), mem = 3146.1M
[03/23 18:11:18    155s] Info: 6 threads available for lower-level modules during optimization.
[03/23 18:11:18    155s] GigaOpt running with 6 threads.
[03/23 18:11:18    155s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:35.0/0:07:36.2 (0.3), mem = 3146.1M
[03/23 18:11:18    155s] **INFO: User settings:
[03/23 18:11:18    155s] setDesignMode -process                  130
[03/23 18:11:18    155s] setExtractRCMode -coupling_c_th         0.4
[03/23 18:11:18    155s] setExtractRCMode -effortLevel           medium
[03/23 18:11:18    155s] setExtractRCMode -engine                preRoute
[03/23 18:11:18    155s] setExtractRCMode -relative_c_th         1
[03/23 18:11:18    155s] setExtractRCMode -total_c_th            0
[03/23 18:11:18    155s] setDelayCalMode -enable_high_fanout     true
[03/23 18:11:18    155s] setDelayCalMode -engine                 aae
[03/23 18:11:18    155s] setDelayCalMode -ignoreNetLoad          false
[03/23 18:11:18    155s] setDelayCalMode -socv_accuracy_mode     low
[03/23 18:11:18    155s] setOptMode -activeSetupViews            { setupAnalysis }
[03/23 18:11:18    155s] setOptMode -addInst                     true
[03/23 18:11:18    155s] setOptMode -addInstancePrefix           POSTCTS
[03/23 18:11:18    155s] setOptMode -allEndPoints                true
[03/23 18:11:18    155s] setOptMode -autoSetupViews              { setupAnalysis}
[03/23 18:11:18    155s] setOptMode -autoTDGRSetupViews          { setupAnalysis}
[03/23 18:11:18    155s] setOptMode -drcMargin                   0.1
[03/23 18:11:18    155s] setOptMode -effort                      high
[03/23 18:11:18    155s] setOptMode -fixDrc                      true
[03/23 18:11:18    155s] setOptMode -fixFanoutLoad               true
[03/23 18:11:18    155s] setOptMode -holdTargetSlack             0.05
[03/23 18:11:18    155s] setOptMode -maxLength                   1000
[03/23 18:11:18    155s] setOptMode -optimizeFF                  true
[03/23 18:11:18    155s] setOptMode -preserveAllSequential       false
[03/23 18:11:18    155s] setOptMode -restruct                    false
[03/23 18:11:18    155s] setOptMode -setupTargetSlack            0.05
[03/23 18:11:18    155s] setOptMode -usefulSkew                  false
[03/23 18:11:18    155s] setOptMode -usefulSkewCTS               true
[03/23 18:11:18    155s] setPlaceMode -place_global_max_density  0.8
[03/23 18:11:18    155s] setPlaceMode -timingDriven              true
[03/23 18:11:18    155s] setAnalysisMode -analysisType           onChipVariation
[03/23 18:11:18    155s] setAnalysisMode -checkType              setup
[03/23 18:11:18    155s] setAnalysisMode -clkSrcPath             true
[03/23 18:11:18    155s] setAnalysisMode -clockPropagation       sdcControl
[03/23 18:11:18    155s] setAnalysisMode -cppr                   both
[03/23 18:11:18    155s] 
[03/23 18:11:18    155s] 
[03/23 18:11:18    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:11:18    155s] Summary for sequential cells identification: 
[03/23 18:11:18    155s]   Identified SBFF number: 112
[03/23 18:11:18    155s]   Identified MBFF number: 0
[03/23 18:11:18    155s]   Identified SB Latch number: 0
[03/23 18:11:18    155s]   Identified MB Latch number: 0
[03/23 18:11:18    155s]   Not identified SBFF number: 8
[03/23 18:11:18    155s]   Not identified MBFF number: 0
[03/23 18:11:18    155s]   Not identified SB Latch number: 0
[03/23 18:11:18    155s]   Not identified MB Latch number: 0
[03/23 18:11:18    155s]   Number of sequential cells which are not FFs: 34
[03/23 18:11:18    155s]  Visiting view : setupAnalysis
[03/23 18:11:18    155s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:18    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:18    155s]  Visiting view : holdAnalysis
[03/23 18:11:18    155s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:18    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:18    155s] TLC MultiMap info (StdDelay):
[03/23 18:11:18    155s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:18    155s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:18    155s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:18    155s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:18    155s]  Setting StdDelay to: 22.7ps
[03/23 18:11:18    155s] 
[03/23 18:11:18    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:11:18    155s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 18:11:18    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:3150.1M, EPOCH TIME: 1679609478.850765
[03/23 18:11:18    155s] Processing tracks to init pin-track alignment.
[03/23 18:11:18    155s] z: 2, totalTracks: 1
[03/23 18:11:18    155s] z: 4, totalTracks: 1
[03/23 18:11:18    155s] z: 6, totalTracks: 1
[03/23 18:11:18    155s] z: 8, totalTracks: 1
[03/23 18:11:18    155s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:11:18    155s] All LLGs are deleted
[03/23 18:11:18    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3150.1M, EPOCH TIME: 1679609478.854597
[03/23 18:11:18    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3150.1M, EPOCH TIME: 1679609478.854904
[03/23 18:11:18    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3150.1M, EPOCH TIME: 1679609478.855786
[03/23 18:11:18    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    155s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3214.1M, EPOCH TIME: 1679609478.859527
[03/23 18:11:18    155s] Max number of tech site patterns supported in site array is 256.
[03/23 18:11:18    155s] Core basic site is IBM13SITE
[03/23 18:11:18    155s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3214.1M, EPOCH TIME: 1679609478.874365
[03/23 18:11:18    155s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:11:18    155s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:11:18    155s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.004, MEM:3246.1M, EPOCH TIME: 1679609478.878700
[03/23 18:11:18    155s] Fast DP-INIT is on for default
[03/23 18:11:18    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:11:18    155s] Atter site array init, number of instance map data is 0.
[03/23 18:11:18    155s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.024, REAL:0.021, MEM:3246.1M, EPOCH TIME: 1679609478.880213
[03/23 18:11:18    155s] 
[03/23 18:11:18    155s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:18    155s] OPERPROF:     Starting CMU at level 3, MEM:3246.1M, EPOCH TIME: 1679609478.880834
[03/23 18:11:18    155s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:3246.1M, EPOCH TIME: 1679609478.885693
[03/23 18:11:18    155s] 
[03/23 18:11:18    155s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:11:18    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.032, MEM:3150.1M, EPOCH TIME: 1679609478.887750
[03/23 18:11:18    155s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3150.1M, EPOCH TIME: 1679609478.887902
[03/23 18:11:18    155s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3150.1M, EPOCH TIME: 1679609478.891017
[03/23 18:11:18    155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3150.1MB).
[03/23 18:11:18    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.047, REAL:0.041, MEM:3150.1M, EPOCH TIME: 1679609478.892211
[03/23 18:11:18    155s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3150.1M, EPOCH TIME: 1679609478.892321
[03/23 18:11:18    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:18    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:18    155s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:3146.1M, EPOCH TIME: 1679609478.897193
[03/23 18:11:18    155s] 
[03/23 18:11:18    155s] Creating Lib Analyzer ...
[03/23 18:11:18    155s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:11:18    155s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:11:18    155s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:11:18    155s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 18:11:18    155s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:11:18    155s] 
[03/23 18:11:18    155s] {RT rc-typ 0 4 4 0}
[03/23 18:11:19    155s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:36 mem=3152.1M
[03/23 18:11:19    155s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:36 mem=3152.1M
[03/23 18:11:19    155s] Creating Lib Analyzer, finished. 
[03/23 18:11:19    155s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2296.3M, totSessionCpu=0:02:36 **
[03/23 18:11:19    155s] *** optDesign -postCTS ***
[03/23 18:11:19    155s] DRC Margin: user margin 0.1
[03/23 18:11:19    155s] Hold Target Slack: user slack 0.05
[03/23 18:11:19    155s] Setup Target Slack: user slack 0.05;
[03/23 18:11:19    155s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3152.1M, EPOCH TIME: 1679609479.545399
[03/23 18:11:19    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:19    155s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:3152.1M, EPOCH TIME: 1679609479.563576
[03/23 18:11:19    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:19    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:11:19    155s] Deleting Lib Analyzer.
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s] TimeStamp Deleting Cell Server End ...
[03/23 18:11:19    155s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:11:19    155s] Summary for sequential cells identification: 
[03/23 18:11:19    155s]   Identified SBFF number: 112
[03/23 18:11:19    155s]   Identified MBFF number: 0
[03/23 18:11:19    155s]   Identified SB Latch number: 0
[03/23 18:11:19    155s]   Identified MB Latch number: 0
[03/23 18:11:19    155s]   Not identified SBFF number: 8
[03/23 18:11:19    155s]   Not identified MBFF number: 0
[03/23 18:11:19    155s]   Not identified SB Latch number: 0
[03/23 18:11:19    155s]   Not identified MB Latch number: 0
[03/23 18:11:19    155s]   Number of sequential cells which are not FFs: 34
[03/23 18:11:19    155s]  Visiting view : setupAnalysis
[03/23 18:11:19    155s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:19    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:19    155s]  Visiting view : holdAnalysis
[03/23 18:11:19    155s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:19    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:19    155s] TLC MultiMap info (StdDelay):
[03/23 18:11:19    155s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:19    155s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:19    155s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:19    155s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:19    155s]  Setting StdDelay to: 22.7ps
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s] TimeStamp Deleting Cell Server End ...
[03/23 18:11:19    155s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3152.1M, EPOCH TIME: 1679609479.589302
[03/23 18:11:19    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] All LLGs are deleted
[03/23 18:11:19    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3152.1M, EPOCH TIME: 1679609479.589568
[03/23 18:11:19    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3152.1M, EPOCH TIME: 1679609479.589662
[03/23 18:11:19    155s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3146.1M, EPOCH TIME: 1679609479.590517
[03/23 18:11:19    155s] Start to check current routing status for nets...
[03/23 18:11:19    155s] All nets are already routed correctly.
[03/23 18:11:19    155s] End to check current routing status for nets (mem=3146.1M)
[03/23 18:11:19    155s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:00.8 (1.1), totSession cpu/real = 0:02:35.9/0:07:37.0 (0.3), mem = 3146.1M
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s] =============================================================================================
[03/23 18:11:19    155s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.14-s109_1
[03/23 18:11:19    155s] =============================================================================================
[03/23 18:11:19    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:19    155s] ---------------------------------------------------------------------------------------------
[03/23 18:11:19    155s] [ CellServerInit         ]      2   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 18:11:19    155s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  78.7 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 18:11:19    155s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:19    155s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:19    155s] [ MISC                   ]          0:00:00.1  (  18.1 % )     0:00:00.1 /  0:00:00.2    1.2
[03/23 18:11:19    155s] ---------------------------------------------------------------------------------------------
[03/23 18:11:19    155s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.9    1.1
[03/23 18:11:19    155s] ---------------------------------------------------------------------------------------------
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:11:19    155s] ### Creating PhyDesignMc. totSessionCpu=0:02:36 mem=3146.1M
[03/23 18:11:19    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:3146.1M, EPOCH TIME: 1679609479.605291
[03/23 18:11:19    155s] Processing tracks to init pin-track alignment.
[03/23 18:11:19    155s] z: 2, totalTracks: 1
[03/23 18:11:19    155s] z: 4, totalTracks: 1
[03/23 18:11:19    155s] z: 6, totalTracks: 1
[03/23 18:11:19    155s] z: 8, totalTracks: 1
[03/23 18:11:19    155s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:11:19    155s] All LLGs are deleted
[03/23 18:11:19    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3146.1M, EPOCH TIME: 1679609479.607855
[03/23 18:11:19    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3146.1M, EPOCH TIME: 1679609479.608067
[03/23 18:11:19    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3146.1M, EPOCH TIME: 1679609479.608662
[03/23 18:11:19    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3210.1M, EPOCH TIME: 1679609479.611548
[03/23 18:11:19    155s] Max number of tech site patterns supported in site array is 256.
[03/23 18:11:19    155s] Core basic site is IBM13SITE
[03/23 18:11:19    155s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3210.1M, EPOCH TIME: 1679609479.619195
[03/23 18:11:19    155s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:11:19    155s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:11:19    155s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:3242.1M, EPOCH TIME: 1679609479.623412
[03/23 18:11:19    155s] Fast DP-INIT is on for default
[03/23 18:11:19    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:11:19    155s] Atter site array init, number of instance map data is 0.
[03/23 18:11:19    155s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.017, REAL:0.013, MEM:3242.1M, EPOCH TIME: 1679609479.624900
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:11:19    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.018, MEM:3146.1M, EPOCH TIME: 1679609479.626733
[03/23 18:11:19    155s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3146.1M, EPOCH TIME: 1679609479.626821
[03/23 18:11:19    155s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3146.1M, EPOCH TIME: 1679609479.629486
[03/23 18:11:19    155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3146.1MB).
[03/23 18:11:19    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.025, MEM:3146.1M, EPOCH TIME: 1679609479.629956
[03/23 18:11:19    155s] TotalInstCnt at PhyDesignMc Initialization: 2614
[03/23 18:11:19    155s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:36 mem=3146.1M
[03/23 18:11:19    155s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3146.1M, EPOCH TIME: 1679609479.633070
[03/23 18:11:19    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:19    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:19    155s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.004, MEM:3146.1M, EPOCH TIME: 1679609479.636628
[03/23 18:11:19    155s] TotalInstCnt at PhyDesignMc Destruction: 2614
[03/23 18:11:19    155s] GigaOpt Hold Optimizer is used
[03/23 18:11:19    155s] End AAE Lib Interpolated Model. (MEM=3146.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s] Creating Lib Analyzer ...
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:11:19    155s] Summary for sequential cells identification: 
[03/23 18:11:19    155s]   Identified SBFF number: 112
[03/23 18:11:19    155s]   Identified MBFF number: 0
[03/23 18:11:19    155s]   Identified SB Latch number: 0
[03/23 18:11:19    155s]   Identified MB Latch number: 0
[03/23 18:11:19    155s]   Not identified SBFF number: 8
[03/23 18:11:19    155s]   Not identified MBFF number: 0
[03/23 18:11:19    155s]   Not identified SB Latch number: 0
[03/23 18:11:19    155s]   Not identified MB Latch number: 0
[03/23 18:11:19    155s]   Number of sequential cells which are not FFs: 34
[03/23 18:11:19    155s]  Visiting view : setupAnalysis
[03/23 18:11:19    155s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:19    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:19    155s]  Visiting view : holdAnalysis
[03/23 18:11:19    155s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:19    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:19    155s] TLC MultiMap info (StdDelay):
[03/23 18:11:19    155s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:19    155s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:19    155s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:19    155s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:19    155s]  Setting StdDelay to: 22.7ps
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:11:19    155s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:11:19    155s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:11:19    155s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:11:19    155s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 18:11:19    155s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:11:19    155s] 
[03/23 18:11:19    155s] {RT rc-typ 0 4 4 0}
[03/23 18:11:20    156s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:37 mem=3154.1M
[03/23 18:11:20    156s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:37 mem=3154.1M
[03/23 18:11:20    156s] Creating Lib Analyzer, finished. 
[03/23 18:11:20    156s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:37 mem=3154.1M ***
[03/23 18:11:20    156s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:36.6/0:07:37.7 (0.3), mem = 3154.1M
[03/23 18:11:20    156s] Effort level <high> specified for reg2reg path_group
[03/23 18:11:20    156s] Saving timing graph ...
[03/23 18:11:20    157s] Done save timing graph
[03/23 18:11:20    157s] 
[03/23 18:11:20    157s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:11:20    157s] Deleting Lib Analyzer.
[03/23 18:11:20    157s] 
[03/23 18:11:20    157s] TimeStamp Deleting Cell Server End ...
[03/23 18:11:20    157s] Starting delay calculation for Hold views
[03/23 18:11:20    157s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 18:11:20    157s] #################################################################################
[03/23 18:11:20    157s] # Design Stage: PreRoute
[03/23 18:11:20    157s] # Design Name: PE_top
[03/23 18:11:20    157s] # Design Mode: 130nm
[03/23 18:11:20    157s] # Analysis Mode: MMMC OCV 
[03/23 18:11:20    157s] # Parasitics Mode: No SPEF/RCDB 
[03/23 18:11:20    157s] # Signoff Settings: SI Off 
[03/23 18:11:20    157s] #################################################################################
[03/23 18:11:20    157s] Topological Sorting (REAL = 0:00:00.0, MEM = 3324.1M, InitMEM = 3324.1M)
[03/23 18:11:20    157s] Calculate late delays in OCV mode...
[03/23 18:11:20    157s] Calculate early delays in OCV mode...
[03/23 18:11:20    157s] Start delay calculation (fullDC) (6 T). (MEM=3324.08)
[03/23 18:11:20    157s] End AAE Lib Interpolated Model. (MEM=3343.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:20    157s] Total number of fetched objects 2681
[03/23 18:11:20    157s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:20    157s] End delay calculation. (MEM=3378.49 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 18:11:20    157s] End delay calculation (fullDC). (MEM=3378.49 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 18:11:20    157s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3378.5M) ***
[03/23 18:11:21    158s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:38 mem=3386.5M)
[03/23 18:11:21    158s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:11:21    158s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:11:21    158s] 
[03/23 18:11:21    158s] Active hold views:
[03/23 18:11:21    158s]  holdAnalysis
[03/23 18:11:21    158s]   Dominating endpoints: 0
[03/23 18:11:21    158s]   Dominating TNS: -0.000
[03/23 18:11:21    158s] 
[03/23 18:11:21    158s] Done building cte hold timing graph (fixHold) cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:02:38 mem=3417.0M ***
[03/23 18:11:21    158s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:02:38 mem=3417.0M ***
[03/23 18:11:21    158s] Restoring timing graph ...
[03/23 18:11:21    158s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 18:11:21    158s] Done restore timing graph
[03/23 18:11:21    158s] Done building cte setup timing graph (fixHold) cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:02:39 mem=3409.0M ***
[03/23 18:11:21    158s] *info: category slack lower bound [L 0.0] default
[03/23 18:11:21    158s] *info: category slack lower bound [H 0.0] reg2reg 
[03/23 18:11:21    158s] --------------------------------------------------- 
[03/23 18:11:21    158s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/23 18:11:21    158s] --------------------------------------------------- 
[03/23 18:11:21    158s]          WNS    reg2regWNS
[03/23 18:11:21    158s]     0.006 ns      0.006 ns
[03/23 18:11:21    158s] --------------------------------------------------- 
[03/23 18:11:21    158s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 18:11:21    158s] 
[03/23 18:11:21    158s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:11:21    158s] Summary for sequential cells identification: 
[03/23 18:11:21    158s]   Identified SBFF number: 112
[03/23 18:11:21    158s]   Identified MBFF number: 0
[03/23 18:11:21    158s]   Identified SB Latch number: 0
[03/23 18:11:21    158s]   Identified MB Latch number: 0
[03/23 18:11:21    158s]   Not identified SBFF number: 8
[03/23 18:11:21    158s]   Not identified MBFF number: 0
[03/23 18:11:21    158s]   Not identified SB Latch number: 0
[03/23 18:11:21    158s]   Not identified MB Latch number: 0
[03/23 18:11:21    158s]   Number of sequential cells which are not FFs: 34
[03/23 18:11:21    158s]  Visiting view : setupAnalysis
[03/23 18:11:21    158s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:21    158s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:21    158s]  Visiting view : holdAnalysis
[03/23 18:11:21    158s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:21    158s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:21    158s] TLC MultiMap info (StdDelay):
[03/23 18:11:21    158s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:21    158s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:21    158s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:21    158s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:21    158s]  Setting StdDelay to: 22.7ps
[03/23 18:11:21    158s] 
[03/23 18:11:21    158s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:11:21    158s] 
[03/23 18:11:21    158s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:11:21    158s] 
[03/23 18:11:21    158s] TimeStamp Deleting Cell Server End ...
[03/23 18:11:21    158s] 
[03/23 18:11:21    158s] Creating Lib Analyzer ...
[03/23 18:11:21    158s] 
[03/23 18:11:21    158s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:11:21    158s] Summary for sequential cells identification: 
[03/23 18:11:21    158s]   Identified SBFF number: 112
[03/23 18:11:21    158s]   Identified MBFF number: 0
[03/23 18:11:21    158s]   Identified SB Latch number: 0
[03/23 18:11:21    158s]   Identified MB Latch number: 0
[03/23 18:11:21    158s]   Not identified SBFF number: 8
[03/23 18:11:21    158s]   Not identified MBFF number: 0
[03/23 18:11:21    158s]   Not identified SB Latch number: 0
[03/23 18:11:21    158s]   Not identified MB Latch number: 0
[03/23 18:11:21    158s]   Number of sequential cells which are not FFs: 34
[03/23 18:11:21    158s]  Visiting view : setupAnalysis
[03/23 18:11:21    158s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:21    158s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:21    158s]  Visiting view : holdAnalysis
[03/23 18:11:21    158s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:21    158s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:21    158s] TLC MultiMap info (StdDelay):
[03/23 18:11:21    158s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:21    158s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:21    158s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:21    158s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:21    158s]  Setting StdDelay to: 22.7ps
[03/23 18:11:21    158s] 
[03/23 18:11:21    158s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:11:21    158s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:11:21    158s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:11:21    158s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:11:21    158s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 18:11:21    158s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:11:21    158s] 
[03/23 18:11:21    158s] {RT rc-typ 0 4 4 0}
[03/23 18:11:22    159s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:39 mem=3418.5M
[03/23 18:11:22    159s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:39 mem=3418.5M
[03/23 18:11:22    159s] Creating Lib Analyzer, finished. 
[03/23 18:11:22    159s] 
[03/23 18:11:22    159s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/23 18:11:22    159s] *Info: worst delay setup view: setupAnalysis
[03/23 18:11:22    159s] Footprint list for hold buffering (delay unit: ps)
[03/23 18:11:22    159s] =================================================================
[03/23 18:11:22    159s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/23 18:11:22    159s] ------------------------------------------------------------------
[03/23 18:11:22    159s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/23 18:11:22    159s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/23 18:11:22    159s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/23 18:11:22    159s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/23 18:11:22    159s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/23 18:11:22    159s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/23 18:11:22    159s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/23 18:11:22    159s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/23 18:11:22    159s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/23 18:11:22    159s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/23 18:11:22    159s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/23 18:11:22    159s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/23 18:11:22    159s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/23 18:11:22    159s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/23 18:11:22    159s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/23 18:11:22    159s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/23 18:11:22    159s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/23 18:11:22    159s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/23 18:11:22    159s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/23 18:11:22    159s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/23 18:11:22    159s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/23 18:11:22    159s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/23 18:11:22    159s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/23 18:11:22    159s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/23 18:11:22    159s] =================================================================
[03/23 18:11:22    159s] Hold Timer stdDelay = 22.7ps
[03/23 18:11:22    159s]  Visiting view : holdAnalysis
[03/23 18:11:22    159s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:11:22    159s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:11:22    159s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/23 18:11:22    159s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3418.5M, EPOCH TIME: 1679609482.318987
[03/23 18:11:22    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:22    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:22    159s] 
[03/23 18:11:22    159s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:22    159s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:3418.5M, EPOCH TIME: 1679609482.342590
[03/23 18:11:22    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:22    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:22    159s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.056  |  0.056  |  0.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.077  |  0.188  |  0.077  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3417.0M, EPOCH TIME: 1679609482.390768
[03/23 18:11:22    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:22    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:22    159s] 
[03/23 18:11:22    159s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:22    159s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.020, MEM:3418.5M, EPOCH TIME: 1679609482.410566
[03/23 18:11:22    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:22    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:22    159s] Density: 38.068%
Routing Overflow: 2.56% H and 0.04% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2299.3M, totSessionCpu=0:02:40 **
[03/23 18:11:22    159s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:03.1/0:00:02.2 (1.4), totSession cpu/real = 0:02:39.6/0:07:39.8 (0.3), mem = 3131.5M
[03/23 18:11:22    159s] 
[03/23 18:11:22    159s] =============================================================================================
[03/23 18:11:22    159s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.14-s109_1
[03/23 18:11:22    159s] =============================================================================================
[03/23 18:11:22    159s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:22    159s] ---------------------------------------------------------------------------------------------
[03/23 18:11:22    159s] [ ViewPruning            ]      5   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.8
[03/23 18:11:22    159s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 18:11:22    159s] [ DrvReport              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    2.1
[03/23 18:11:22    159s] [ SlackTraversorInit     ]      3   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 18:11:22    159s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:22    159s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  28.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 18:11:22    159s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:22    159s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:22    159s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:22    159s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 18:11:22    159s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 18:11:22    159s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 18:11:22    159s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 18:11:22    159s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:22    159s] [ TimingUpdate           ]     10   0:00:00.2  (   8.4 % )     0:00:00.3 /  0:00:00.9    2.8
[03/23 18:11:22    159s] [ FullDelayCalc          ]      2   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.5    3.6
[03/23 18:11:22    159s] [ TimingReport           ]      2   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.8
[03/23 18:11:22    159s] [ SaveTimingGraph        ]      1   0:00:00.2  (   9.5 % )     0:00:00.2 /  0:00:00.3    1.2
[03/23 18:11:22    159s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 18:11:22    159s] [ MISC                   ]          0:00:00.5  (  22.5 % )     0:00:00.5 /  0:00:00.6    1.2
[03/23 18:11:22    159s] ---------------------------------------------------------------------------------------------
[03/23 18:11:22    159s]  BuildHoldData #1 TOTAL             0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:03.1    1.4
[03/23 18:11:22    159s] ---------------------------------------------------------------------------------------------
[03/23 18:11:22    159s] 
[03/23 18:11:22    159s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:39.6/0:07:39.8 (0.3), mem = 3131.5M
[03/23 18:11:22    159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.23
[03/23 18:11:22    159s] #optDebug: Start CG creation (mem=3131.5M)
[03/23 18:11:22    159s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/23 18:11:22    159s] (cpu=0:00:00.1, mem=3203.4M)
[03/23 18:11:22    159s]  ...processing cgPrt (cpu=0:00:00.1, mem=3203.4M)
[03/23 18:11:22    159s]  ...processing cgEgp (cpu=0:00:00.1, mem=3203.4M)
[03/23 18:11:22    159s]  ...processing cgPbk (cpu=0:00:00.1, mem=3203.4M)
[03/23 18:11:22    159s]  ...processing cgNrb(cpu=0:00:00.1, mem=3203.4M)
[03/23 18:11:22    159s]  ...processing cgObs (cpu=0:00:00.1, mem=3203.4M)
[03/23 18:11:22    159s]  ...processing cgCon (cpu=0:00:00.1, mem=3203.4M)
[03/23 18:11:22    159s]  ...processing cgPdm (cpu=0:00:00.1, mem=3203.4M)
[03/23 18:11:22    159s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3203.4M)
[03/23 18:11:22    159s] {MMLU 0 22 2681}
[03/23 18:11:22    159s] ### Creating LA Mngr. totSessionCpu=0:02:40 mem=3203.4M
[03/23 18:11:22    159s] ### Creating LA Mngr, finished. totSessionCpu=0:02:40 mem=3203.4M
[03/23 18:11:22    159s] HoldSingleBuffer minRootGain=0.000
[03/23 18:11:22    159s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3600 dbu)
[03/23 18:11:22    159s] HoldSingleBuffer minRootGain=0.000
[03/23 18:11:22    159s] HoldSingleBuffer minRootGain=0.000
[03/23 18:11:22    159s] HoldSingleBuffer minRootGain=0.000
[03/23 18:11:22    159s] *info: Run optDesign holdfix with 6 threads.
[03/23 18:11:22    159s] Info: 22 nets with fixed/cover wires excluded.
[03/23 18:11:22    159s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:11:22    159s] --------------------------------------------------- 
[03/23 18:11:22    159s]    Hold Timing Summary  - Initial 
[03/23 18:11:22    159s] --------------------------------------------------- 
[03/23 18:11:22    159s]  Target slack:       0.0500 ns
[03/23 18:11:22    159s]  View: holdAnalysis 
[03/23 18:11:22    159s]    WNS:       0.0772  >>>  WNS:       0.0272 with TargetSlack
[03/23 18:11:22    159s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/23 18:11:22    159s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/23 18:11:22    159s]    Worst hold path end point: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG142_S1/D
[03/23 18:11:22    159s] --------------------------------------------------- 
[03/23 18:11:22    159s] *** Hold timing is met. Hold fixing is not needed 
[03/23 18:11:22    159s] **INFO: total 1 insts, 1 nets marked don't touch
[03/23 18:11:22    159s] **INFO: total 1 insts, 1 nets marked don't touch DB property
[03/23 18:11:22    159s] **INFO: total 1 insts, 1 nets unmarked don't touch

[03/23 18:11:22    159s] 
[03/23 18:11:22    159s] Capturing REF for hold ...
[03/23 18:11:22    159s]    Hold Timing Snapshot: (REF)
[03/23 18:11:22    159s]              All PG WNS: 0.000
[03/23 18:11:22    159s]              All PG TNS: 0.000
[03/23 18:11:22    159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.23
[03/23 18:11:22    159s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:39.7/0:07:39.9 (0.3), mem = 3316.4M
[03/23 18:11:22    159s] 
[03/23 18:11:22    159s] =============================================================================================
[03/23 18:11:22    159s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.14-s109_1
[03/23 18:11:22    159s] =============================================================================================
[03/23 18:11:22    159s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:22    159s] ---------------------------------------------------------------------------------------------
[03/23 18:11:22    159s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:11:22    159s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  70.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 18:11:22    159s] [ MISC                   ]          0:00:00.0  (  29.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 18:11:22    159s] ---------------------------------------------------------------------------------------------
[03/23 18:11:22    159s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 18:11:22    159s] ---------------------------------------------------------------------------------------------
[03/23 18:11:22    159s] 
[03/23 18:11:22    159s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:11:22    159s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:11:22    159s] 
[03/23 18:11:22    159s] Active setup views:
[03/23 18:11:22    159s]  setupAnalysis
[03/23 18:11:22    159s]   Dominating endpoints: 0
[03/23 18:11:22    159s]   Dominating TNS: -0.000
[03/23 18:11:22    159s] 
[03/23 18:11:22    159s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:11:22    159s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:11:22    159s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3297.90 MB )
[03/23 18:11:22    159s] (I)      ================== Layers ==================
[03/23 18:11:22    159s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:22    159s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:11:22    159s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:22    159s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:11:22    159s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:11:22    159s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:11:22    159s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:11:22    159s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:11:22    159s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:11:22    159s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:11:22    159s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:11:22    159s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:11:22    159s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:11:22    159s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:11:22    159s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:11:22    159s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:11:22    159s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:11:22    159s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:11:22    159s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:11:22    159s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:22    159s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:11:22    159s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:11:22    159s] (I)      Started Import and model ( Curr Mem: 3297.90 MB )
[03/23 18:11:22    159s] (I)      Default pattern map key = PE_top_default.
[03/23 18:11:22    159s] (I)      == Non-default Options ==
[03/23 18:11:22    159s] (I)      Build term to term wires                           : false
[03/23 18:11:22    159s] (I)      Maximum routing layer                              : 4
[03/23 18:11:22    159s] (I)      Number of threads                                  : 6
[03/23 18:11:22    159s] (I)      Method to set GCell size                           : row
[03/23 18:11:22    159s] (I)      Counted 2926 PG shapes. We will not process PG shapes layer by layer.
[03/23 18:11:22    159s] (I)      Use row-based GCell size
[03/23 18:11:22    159s] (I)      Use row-based GCell align
[03/23 18:11:22    159s] (I)      layer 0 area = 89000
[03/23 18:11:22    159s] (I)      layer 1 area = 120000
[03/23 18:11:22    159s] (I)      layer 2 area = 120000
[03/23 18:11:22    159s] (I)      layer 3 area = 120000
[03/23 18:11:22    159s] (I)      GCell unit size   : 3600
[03/23 18:11:22    159s] (I)      GCell multiplier  : 1
[03/23 18:11:22    159s] (I)      GCell row height  : 3600
[03/23 18:11:22    159s] (I)      Actual row height : 3600
[03/23 18:11:22    159s] (I)      GCell align ref   : 7000 7000
[03/23 18:11:22    159s] [NR-eGR] Track table information for default rule: 
[03/23 18:11:22    159s] [NR-eGR] M1 has single uniform track structure
[03/23 18:11:22    159s] [NR-eGR] M2 has single uniform track structure
[03/23 18:11:22    159s] [NR-eGR] M3 has single uniform track structure
[03/23 18:11:22    159s] [NR-eGR] M4 has single uniform track structure
[03/23 18:11:22    159s] [NR-eGR] M5 has single uniform track structure
[03/23 18:11:22    159s] [NR-eGR] M6 has single uniform track structure
[03/23 18:11:22    159s] [NR-eGR] MQ has single uniform track structure
[03/23 18:11:22    159s] [NR-eGR] LM has single uniform track structure
[03/23 18:11:22    159s] (I)      ============== Default via ===============
[03/23 18:11:22    159s] (I)      +---+------------------+-----------------+
[03/23 18:11:22    159s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 18:11:22    159s] (I)      +---+------------------+-----------------+
[03/23 18:11:22    159s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 18:11:22    159s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 18:11:22    159s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 18:11:22    159s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 18:11:22    159s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 18:11:22    159s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 18:11:22    159s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 18:11:22    159s] (I)      +---+------------------+-----------------+
[03/23 18:11:22    159s] [NR-eGR] Read 4418 PG shapes
[03/23 18:11:22    159s] [NR-eGR] Read 0 clock shapes
[03/23 18:11:22    159s] [NR-eGR] Read 0 other shapes
[03/23 18:11:22    159s] [NR-eGR] #Routing Blockages  : 0
[03/23 18:11:22    159s] [NR-eGR] #Instance Blockages : 0
[03/23 18:11:22    159s] [NR-eGR] #PG Blockages       : 4418
[03/23 18:11:22    159s] [NR-eGR] #Halo Blockages     : 0
[03/23 18:11:22    159s] [NR-eGR] #Boundary Blockages : 0
[03/23 18:11:22    159s] [NR-eGR] #Clock Blockages    : 0
[03/23 18:11:22    159s] [NR-eGR] #Other Blockages    : 0
[03/23 18:11:22    159s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 18:11:22    159s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 2337
[03/23 18:11:22    159s] [NR-eGR] Read 2681 nets ( ignored 22 )
[03/23 18:11:22    159s] (I)      early_global_route_priority property id does not exist.
[03/23 18:11:22    159s] (I)      Read Num Blocks=4418  Num Prerouted Wires=2337  Num CS=0
[03/23 18:11:22    159s] (I)      Layer 1 (V) : #blockages 2220 : #preroutes 1202
[03/23 18:11:22    159s] (I)      Layer 2 (H) : #blockages 1648 : #preroutes 965
[03/23 18:11:22    159s] (I)      Layer 3 (V) : #blockages 550 : #preroutes 170
[03/23 18:11:22    159s] (I)      Number of ignored nets                =     22
[03/23 18:11:22    159s] (I)      Number of connected nets              =      0
[03/23 18:11:22    159s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[03/23 18:11:22    159s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 18:11:22    159s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 18:11:22    159s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 18:11:22    159s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 18:11:22    159s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 18:11:22    159s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 18:11:22    159s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 18:11:22    159s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 18:11:22    159s] (I)      Ndr track 0 does not exist
[03/23 18:11:22    159s] (I)      Ndr track 0 does not exist
[03/23 18:11:22    159s] (I)      ---------------------Grid Graph Info--------------------
[03/23 18:11:22    159s] (I)      Routing area        : (0, 0) - (200000, 500000)
[03/23 18:11:22    159s] (I)      Core area           : (7000, 7000) - (193000, 493000)
[03/23 18:11:22    159s] (I)      Site width          :   400  (dbu)
[03/23 18:11:22    159s] (I)      Row height          :  3600  (dbu)
[03/23 18:11:22    159s] (I)      GCell row height    :  3600  (dbu)
[03/23 18:11:22    159s] (I)      GCell width         :  3600  (dbu)
[03/23 18:11:22    159s] (I)      GCell height        :  3600  (dbu)
[03/23 18:11:22    159s] (I)      Grid                :    55   138     4
[03/23 18:11:22    159s] (I)      Layer numbers       :     1     2     3     4
[03/23 18:11:22    159s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 18:11:22    159s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 18:11:22    159s] (I)      Default wire width  :   160   200   200   200
[03/23 18:11:22    159s] (I)      Default wire space  :   160   200   200   200
[03/23 18:11:22    159s] (I)      Default wire pitch  :   320   400   400   400
[03/23 18:11:22    159s] (I)      Default pitch size  :   320   400   400   400
[03/23 18:11:22    159s] (I)      First track coord   :   400   400   400   400
[03/23 18:11:22    159s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 18:11:22    159s] (I)      Total num of tracks :  1249   499  1249   499
[03/23 18:11:22    159s] (I)      Num of masks        :     1     1     1     1
[03/23 18:11:22    159s] (I)      Num of trim masks   :     0     0     0     0
[03/23 18:11:22    159s] (I)      --------------------------------------------------------
[03/23 18:11:22    159s] 
[03/23 18:11:22    159s] [NR-eGR] ============ Routing rule table ============
[03/23 18:11:22    159s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 18:11:22    159s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 18:11:22    159s] (I)                    Layer    2    3    4 
[03/23 18:11:22    159s] (I)                    Pitch  800  800  800 
[03/23 18:11:22    159s] (I)             #Used tracks    2    2    2 
[03/23 18:11:22    159s] (I)       #Fully used tracks    1    1    1 
[03/23 18:11:22    159s] [NR-eGR] Rule id: 1  Nets: 2659
[03/23 18:11:22    159s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 18:11:22    159s] (I)                    Layer    2    3    4 
[03/23 18:11:22    159s] (I)                    Pitch  400  400  400 
[03/23 18:11:22    159s] (I)             #Used tracks    1    1    1 
[03/23 18:11:22    159s] (I)       #Fully used tracks    1    1    1 
[03/23 18:11:22    159s] [NR-eGR] ========================================
[03/23 18:11:22    159s] [NR-eGR] 
[03/23 18:11:22    159s] (I)      =============== Blocked Tracks ===============
[03/23 18:11:22    159s] (I)      +-------+---------+----------+---------------+
[03/23 18:11:22    159s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 18:11:22    159s] (I)      +-------+---------+----------+---------------+
[03/23 18:11:22    159s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 18:11:22    159s] (I)      |     2 |   68862 |    14435 |        20.96% |
[03/23 18:11:22    159s] (I)      |     3 |   68695 |    31015 |        45.15% |
[03/23 18:11:22    159s] (I)      |     4 |   68862 |    31392 |        45.59% |
[03/23 18:11:22    159s] (I)      +-------+---------+----------+---------------+
[03/23 18:11:22    159s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3297.90 MB )
[03/23 18:11:22    159s] (I)      Reset routing kernel
[03/23 18:11:22    159s] (I)      Started Global Routing ( Curr Mem: 3297.90 MB )
[03/23 18:11:22    159s] (I)      totalPins=8743  totalGlobalPin=8372 (95.76%)
[03/23 18:11:22    159s] (I)      total 2D Cap : 157189 = (47233 H, 109956 V)
[03/23 18:11:22    159s] [NR-eGR] Layer group 1: route 2659 net(s) in layer range [2, 4]
[03/23 18:11:22    159s] (I)      
[03/23 18:11:22    159s] (I)      ============  Phase 1a Route ============
[03/23 18:11:22    159s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 72
[03/23 18:11:22    159s] (I)      Usage: 16151 = (6595 H, 9556 V) = (13.96% H, 8.69% V) = (2.374e+04um H, 3.440e+04um V)
[03/23 18:11:22    159s] (I)      
[03/23 18:11:22    159s] (I)      ============  Phase 1b Route ============
[03/23 18:11:22    159s] (I)      Usage: 16158 = (6597 H, 9561 V) = (13.97% H, 8.70% V) = (2.375e+04um H, 3.442e+04um V)
[03/23 18:11:22    159s] (I)      Overflow of layer group 1: 6.87% H + 0.03% V. EstWL: 5.816880e+04um
[03/23 18:11:22    159s] (I)      Congestion metric : 6.87%H 0.03%V, 6.91%HV
[03/23 18:11:22    159s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 18:11:22    159s] (I)      
[03/23 18:11:22    159s] (I)      ============  Phase 1c Route ============
[03/23 18:11:22    159s] (I)      Level2 Grid: 11 x 28
[03/23 18:11:22    159s] (I)      Usage: 16157 = (6597 H, 9560 V) = (13.97% H, 8.69% V) = (2.375e+04um H, 3.442e+04um V)
[03/23 18:11:22    159s] (I)      
[03/23 18:11:22    159s] (I)      ============  Phase 1d Route ============
[03/23 18:11:22    159s] (I)      Usage: 16157 = (6597 H, 9560 V) = (13.97% H, 8.69% V) = (2.375e+04um H, 3.442e+04um V)
[03/23 18:11:22    159s] (I)      
[03/23 18:11:22    159s] (I)      ============  Phase 1e Route ============
[03/23 18:11:22    159s] (I)      Usage: 16212 = (6598 H, 9614 V) = (13.97% H, 8.74% V) = (2.375e+04um H, 3.461e+04um V)
[03/23 18:11:22    159s] [NR-eGR] Early Global Route overflow of layer group 1: 6.83% H + 0.03% V. EstWL: 5.836320e+04um
[03/23 18:11:22    159s] (I)      
[03/23 18:11:22    159s] (I)      ============  Phase 1l Route ============
[03/23 18:11:22    159s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 18:11:22    159s] (I)      Layer  2:      63116     13141        13         369       67446    ( 0.54%) 
[03/23 18:11:22    159s] (I)      Layer  3:      48610      8627       319         918       66150    ( 1.37%) 
[03/23 18:11:22    159s] (I)      Layer  4:      50270      3275        12         468       67347    ( 0.69%) 
[03/23 18:11:22    159s] (I)      Total:        161996     25043       344        1755      200943    ( 0.87%) 
[03/23 18:11:22    159s] (I)      
[03/23 18:11:22    159s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 18:11:22    159s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/23 18:11:22    159s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/23 18:11:22    159s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[03/23 18:11:22    159s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/23 18:11:22    159s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 18:11:22    159s] [NR-eGR]      M2 ( 2)        11( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[03/23 18:11:22    159s] [NR-eGR]      M3 ( 3)       166( 2.26%)        18( 0.24%)         6( 0.08%)         1( 0.01%)   ( 2.60%) 
[03/23 18:11:22    159s] [NR-eGR]      M4 ( 4)        12( 0.16%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[03/23 18:11:22    159s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/23 18:11:22    159s] [NR-eGR]        Total       189( 0.85%)        18( 0.08%)         6( 0.03%)         1( 0.00%)   ( 0.96%) 
[03/23 18:11:22    159s] [NR-eGR] 
[03/23 18:11:22    159s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3299.38 MB )
[03/23 18:11:22    159s] (I)      total 2D Cap : 163480 = (49782 H, 113698 V)
[03/23 18:11:22    159s] [NR-eGR] Overflow after Early Global Route 2.56% H + 0.04% V
[03/23 18:11:22    159s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.09 sec, Curr Mem: 3299.38 MB )
[03/23 18:11:22    159s] (I)      ======================================== Runtime Summary ========================================
[03/23 18:11:22    159s] (I)       Step                                              %       Start      Finish      Real       CPU 
[03/23 18:11:22    159s] (I)      -------------------------------------------------------------------------------------------------
[03/23 18:11:22    159s] (I)       Early Global Route kernel                   100.00%  170.49 sec  170.58 sec  0.09 sec  0.12 sec 
[03/23 18:11:22    159s] (I)       +-Import and model                           38.85%  170.50 sec  170.53 sec  0.04 sec  0.04 sec 
[03/23 18:11:22    159s] (I)       | +-Create place DB                          10.94%  170.50 sec  170.51 sec  0.01 sec  0.01 sec 
[03/23 18:11:22    159s] (I)       | | +-Import place data                      10.76%  170.50 sec  170.51 sec  0.01 sec  0.01 sec 
[03/23 18:11:22    159s] (I)       | | | +-Read instances and placement          3.46%  170.50 sec  170.50 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | +-Read nets                             6.92%  170.50 sec  170.51 sec  0.01 sec  0.01 sec 
[03/23 18:11:22    159s] (I)       | +-Create route DB                          19.52%  170.51 sec  170.53 sec  0.02 sec  0.02 sec 
[03/23 18:11:22    159s] (I)       | | +-Import route data (6T)                 18.96%  170.51 sec  170.53 sec  0.02 sec  0.02 sec 
[03/23 18:11:22    159s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.56%  170.51 sec  170.52 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | | +-Read routing blockages              0.01%  170.51 sec  170.51 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | | +-Read instance blockages             0.82%  170.51 sec  170.52 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | | +-Read PG blockages                   0.91%  170.52 sec  170.52 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | | +-Read clock blockages                0.09%  170.52 sec  170.52 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | | +-Read other blockages                0.10%  170.52 sec  170.52 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | | +-Read halo blockages                 0.03%  170.52 sec  170.52 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | | +-Read boundary cut boxes             0.00%  170.52 sec  170.52 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | +-Read blackboxes                       0.06%  170.52 sec  170.52 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | +-Read prerouted                        1.99%  170.52 sec  170.52 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | +-Read unlegalized nets                 0.27%  170.52 sec  170.52 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | +-Read nets                             1.39%  170.52 sec  170.52 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | +-Set up via pillars                    0.03%  170.52 sec  170.52 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | +-Initialize 3D grid graph              0.03%  170.52 sec  170.52 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | +-Model blockage capacity               3.82%  170.52 sec  170.53 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | | +-Initialize 3D capacity              3.40%  170.52 sec  170.53 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | +-Read aux data                             0.00%  170.53 sec  170.53 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | +-Others data preparation                   0.19%  170.53 sec  170.53 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | +-Create route kernel                       6.97%  170.53 sec  170.53 sec  0.01 sec  0.01 sec 
[03/23 18:11:22    159s] (I)       +-Global Routing                             49.78%  170.53 sec  170.58 sec  0.05 sec  0.08 sec 
[03/23 18:11:22    159s] (I)       | +-Initialization                            0.86%  170.53 sec  170.54 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | +-Net group 1                              44.20%  170.54 sec  170.58 sec  0.04 sec  0.07 sec 
[03/23 18:11:22    159s] (I)       | | +-Generate topology (6T)                  2.83%  170.54 sec  170.54 sec  0.00 sec  0.01 sec 
[03/23 18:11:22    159s] (I)       | | +-Phase 1a                                9.78%  170.54 sec  170.55 sec  0.01 sec  0.01 sec 
[03/23 18:11:22    159s] (I)       | | | +-Pattern routing (6T)                  7.12%  170.54 sec  170.55 sec  0.01 sec  0.01 sec 
[03/23 18:11:22    159s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.17%  170.55 sec  170.55 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | +-Add via demand to 2D                  0.75%  170.55 sec  170.55 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | +-Phase 1b                                3.02%  170.55 sec  170.55 sec  0.00 sec  0.01 sec 
[03/23 18:11:22    159s] (I)       | | | +-Monotonic routing (6T)                2.60%  170.55 sec  170.55 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | +-Phase 1c                                2.69%  170.55 sec  170.55 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | +-Two level Routing                     2.46%  170.55 sec  170.55 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | | +-Two Level Routing (Regular)         1.05%  170.55 sec  170.55 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | | +-Two Level Routing (Strong)          0.97%  170.55 sec  170.55 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | +-Phase 1d                                4.85%  170.55 sec  170.56 sec  0.00 sec  0.01 sec 
[03/23 18:11:22    159s] (I)       | | | +-Detoured routing (6T)                 4.56%  170.56 sec  170.56 sec  0.00 sec  0.01 sec 
[03/23 18:11:22    159s] (I)       | | +-Phase 1e                                1.20%  170.56 sec  170.56 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | +-Route legalization                    0.89%  170.56 sec  170.56 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | | | +-Legalize Blockage Violations        0.73%  170.56 sec  170.56 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | | +-Phase 1l                               17.22%  170.56 sec  170.58 sec  0.02 sec  0.03 sec 
[03/23 18:11:22    159s] (I)       | | | +-Layer assignment (6T)                16.66%  170.56 sec  170.58 sec  0.02 sec  0.03 sec 
[03/23 18:11:22    159s] (I)       | +-Clean cong LA                             0.00%  170.58 sec  170.58 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       +-Export 3D cong map                          1.67%  170.58 sec  170.58 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)       | +-Export 2D cong map                        0.43%  170.58 sec  170.58 sec  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)      ======================= Summary by functions ========================
[03/23 18:11:22    159s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 18:11:22    159s] (I)      ---------------------------------------------------------------------
[03/23 18:11:22    159s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.12 sec 
[03/23 18:11:22    159s] (I)        1  Global Routing                       49.78%  0.05 sec  0.08 sec 
[03/23 18:11:22    159s] (I)        1  Import and model                     38.85%  0.04 sec  0.04 sec 
[03/23 18:11:22    159s] (I)        1  Export 3D cong map                    1.67%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        2  Net group 1                          44.20%  0.04 sec  0.07 sec 
[03/23 18:11:22    159s] (I)        2  Create route DB                      19.52%  0.02 sec  0.02 sec 
[03/23 18:11:22    159s] (I)        2  Create place DB                      10.94%  0.01 sec  0.01 sec 
[03/23 18:11:22    159s] (I)        2  Create route kernel                   6.97%  0.01 sec  0.01 sec 
[03/23 18:11:22    159s] (I)        2  Initialization                        0.86%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        2  Export 2D cong map                    0.43%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        2  Others data preparation               0.19%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        3  Import route data (6T)               18.96%  0.02 sec  0.02 sec 
[03/23 18:11:22    159s] (I)        3  Phase 1l                             17.22%  0.02 sec  0.03 sec 
[03/23 18:11:22    159s] (I)        3  Import place data                    10.76%  0.01 sec  0.01 sec 
[03/23 18:11:22    159s] (I)        3  Phase 1a                              9.78%  0.01 sec  0.01 sec 
[03/23 18:11:22    159s] (I)        3  Phase 1d                              4.85%  0.00 sec  0.01 sec 
[03/23 18:11:22    159s] (I)        3  Phase 1b                              3.02%  0.00 sec  0.01 sec 
[03/23 18:11:22    159s] (I)        3  Generate topology (6T)                2.83%  0.00 sec  0.01 sec 
[03/23 18:11:22    159s] (I)        3  Phase 1c                              2.69%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        3  Phase 1e                              1.20%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        4  Layer assignment (6T)                16.66%  0.02 sec  0.03 sec 
[03/23 18:11:22    159s] (I)        4  Read nets                             8.31%  0.01 sec  0.01 sec 
[03/23 18:11:22    159s] (I)        4  Pattern routing (6T)                  7.12%  0.01 sec  0.01 sec 
[03/23 18:11:22    159s] (I)        4  Detoured routing (6T)                 4.56%  0.00 sec  0.01 sec 
[03/23 18:11:22    159s] (I)        4  Model blockage capacity               3.82%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        4  Read blockages ( Layer 2-4 )          3.56%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        4  Read instances and placement          3.46%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        4  Monotonic routing (6T)                2.60%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        4  Two level Routing                     2.46%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        4  Read prerouted                        1.99%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        4  Pattern Routing Avoiding Blockages    1.17%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        4  Route legalization                    0.89%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        4  Add via demand to 2D                  0.75%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        4  Read unlegalized nets                 0.27%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        4  Read blackboxes                       0.06%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        5  Initialize 3D capacity                3.40%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        5  Two Level Routing (Regular)           1.05%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        5  Two Level Routing (Strong)            0.97%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        5  Read PG blockages                     0.91%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        5  Read instance blockages               0.82%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        5  Legalize Blockage Violations          0.73%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        5  Read other blockages                  0.10%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        5  Read clock blockages                  0.09%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 18:11:22    159s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:11:22    159s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:11:22    159s] OPERPROF: Starting HotSpotCal at level 1, MEM:3299.4M, EPOCH TIME: 1679609482.717268
[03/23 18:11:22    159s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:22    159s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:11:22    159s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:22    159s] [hotspot] | normalized |          2.00 |          4.00 |
[03/23 18:11:22    159s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:22    159s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 4.00 (area is in unit of 4 std-cell row bins)
[03/23 18:11:22    159s] [hotspot] max/total 2.00/4.00, big hotspot (>10) total 0.00
[03/23 18:11:22    159s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 18:11:22    159s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:22    159s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:11:22    159s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:22    159s] [hotspot] |  1  |   133.00   262.60   147.40   291.40 |        2.00   |
[03/23 18:11:22    159s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:22    159s] [hotspot] |  2  |   118.60   320.20   133.00   334.60 |        1.00   |
[03/23 18:11:22    159s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:22    159s] [hotspot] |  3  |   118.60   349.00   133.00   363.40 |        1.00   |
[03/23 18:11:22    159s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:22    159s] Top 3 hotspots total area: 4.00
[03/23 18:11:22    159s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.009, MEM:3299.4M, EPOCH TIME: 1679609482.726434
[03/23 18:11:22    159s] [hotspot] Hotspot report including placement blocked areas
[03/23 18:11:22    159s] OPERPROF: Starting HotSpotCal at level 1, MEM:3299.4M, EPOCH TIME: 1679609482.726756
[03/23 18:11:22    159s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:22    159s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 18:11:22    159s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:22    159s] [hotspot] | normalized |          2.00 |          4.00 |
[03/23 18:11:22    159s] [hotspot] +------------+---------------+---------------+
[03/23 18:11:22    159s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 4.00 (area is in unit of 4 std-cell row bins)
[03/23 18:11:22    159s] [hotspot] max/total 2.00/4.00, big hotspot (>10) total 0.00
[03/23 18:11:22    159s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 18:11:22    159s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:22    159s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:11:22    159s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:22    159s] [hotspot] |  1  |   133.00   262.60   147.40   291.40 |        2.00   |
[03/23 18:11:22    159s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:22    159s] [hotspot] |  2  |   118.60   320.20   133.00   334.60 |        1.00   |
[03/23 18:11:22    159s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:22    159s] [hotspot] |  3  |   118.60   349.00   133.00   363.40 |        1.00   |
[03/23 18:11:22    159s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:22    159s] Top 3 hotspots total area: 4.00
[03/23 18:11:22    159s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.007, MEM:3299.4M, EPOCH TIME: 1679609482.733752
[03/23 18:11:22    159s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0_hold
[03/23 18:11:22    159s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2343.2M, totSessionCpu=0:02:40 **
[03/23 18:11:22    159s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3166.4M, EPOCH TIME: 1679609482.744128
[03/23 18:11:22    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:22    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:22    159s] 
[03/23 18:11:22    159s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:22    159s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.019, MEM:3166.4M, EPOCH TIME: 1679609482.763315
[03/23 18:11:22    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:22    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:22    159s] Saving timing graph ...
[03/23 18:11:23    160s] Done save timing graph
[03/23 18:11:23    160s] 
[03/23 18:11:23    160s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:11:23    160s] 
[03/23 18:11:23    160s] TimeStamp Deleting Cell Server End ...
[03/23 18:11:23    160s] Starting delay calculation for Hold views
[03/23 18:11:23    160s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 18:11:23    160s] #################################################################################
[03/23 18:11:23    160s] # Design Stage: PreRoute
[03/23 18:11:23    160s] # Design Name: PE_top
[03/23 18:11:23    160s] # Design Mode: 130nm
[03/23 18:11:23    160s] # Analysis Mode: MMMC OCV 
[03/23 18:11:23    160s] # Parasitics Mode: No SPEF/RCDB 
[03/23 18:11:23    160s] # Signoff Settings: SI Off 
[03/23 18:11:23    160s] #################################################################################
[03/23 18:11:23    160s] Topological Sorting (REAL = 0:00:00.0, MEM = 3352.3M, InitMEM = 3352.3M)
[03/23 18:11:23    160s] Calculate late delays in OCV mode...
[03/23 18:11:23    160s] Calculate early delays in OCV mode...
[03/23 18:11:23    160s] Start delay calculation (fullDC) (6 T). (MEM=3352.32)
[03/23 18:11:23    160s] End AAE Lib Interpolated Model. (MEM=3372.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:23    161s] Total number of fetched objects 2681
[03/23 18:11:23    161s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:23    161s] End delay calculation. (MEM=3378.2 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 18:11:23    161s] End delay calculation (fullDC). (MEM=3378.2 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 18:11:23    161s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3378.2M) ***
[03/23 18:11:23    161s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:02:41 mem=3386.2M)
[03/23 18:11:23    161s] Restoring timing graph ...
[03/23 18:11:24    162s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 18:11:24    162s] Done restore timing graph
[03/23 18:11:26    162s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.056  |  0.056  |  0.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.077  |  0.188  |  0.077  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:11:26    162s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3181.0M, EPOCH TIME: 1679609486.414015
[03/23 18:11:26    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:26    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:26    162s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.024, MEM:3182.4M, EPOCH TIME: 1679609486.438453
[03/23 18:11:26    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:26    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:26    162s] Density: 38.068%
Routing Overflow: 2.56% H and 0.04% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3182.4M, EPOCH TIME: 1679609486.444063
[03/23 18:11:26    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:26    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:26    162s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:3182.4M, EPOCH TIME: 1679609486.459233
[03/23 18:11:26    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:26    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:26    162s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3182.4M, EPOCH TIME: 1679609486.464977
[03/23 18:11:26    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:26    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:26    162s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:3182.4M, EPOCH TIME: 1679609486.487315
[03/23 18:11:26    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:11:26    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:26    162s] *** Final Summary (holdfix) CPU=0:00:02.6, REAL=0:00:04.0, MEM=3182.4M
[03/23 18:11:26    162s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2348.9M, totSessionCpu=0:02:42 **
[03/23 18:11:26    162s] *** Finished optDesign ***
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:07.4 real=0:00:07.6)
[03/23 18:11:26    162s] Info: Destroy the CCOpt slew target map.
[03/23 18:11:26    162s] clean pInstBBox. size 0
[03/23 18:11:26    162s] All LLGs are deleted
[03/23 18:11:26    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:26    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:26    162s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3174.4M, EPOCH TIME: 1679609486.572666
[03/23 18:11:26    162s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3174.4M, EPOCH TIME: 1679609486.572765
[03/23 18:11:26    162s] Info: pop threads available for lower-level modules during optimization.
[03/23 18:11:26    162s] *** optDesign #2 [finish] : cpu/real = 0:00:07.6/0:00:07.8 (1.0), totSession cpu/real = 0:02:42.6/0:07:44.0 (0.4), mem = 3174.4M
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] =============================================================================================
[03/23 18:11:26    162s]  Final TAT Report : optDesign #2                                                21.14-s109_1
[03/23 18:11:26    162s] =============================================================================================
[03/23 18:11:26    162s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:11:26    162s] ---------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] [ InitOpt                ]      1   0:00:00.8  (  10.4 % )     0:00:00.8 /  0:00:00.9    1.1
[03/23 18:11:26    162s] [ HoldOpt                ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 18:11:26    162s] [ ViewPruning            ]      8   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 18:11:26    162s] [ BuildHoldData          ]      1   0:00:01.6  (  20.8 % )     0:00:02.2 /  0:00:03.1    1.4
[03/23 18:11:26    162s] [ OptSummaryReport       ]      2   0:00:01.1  (  14.0 % )     0:00:03.9 /  0:00:02.7    0.7
[03/23 18:11:26    162s] [ DrvReport              ]      2   0:00:02.1  (  26.5 % )     0:00:02.1 /  0:00:00.1    0.1
[03/23 18:11:26    162s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[03/23 18:11:26    162s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   7.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 18:11:26    162s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 18:11:26    162s] [ TimingUpdate           ]     16   0:00:00.3  (   4.2 % )     0:00:00.6 /  0:00:01.7    2.7
[03/23 18:11:26    162s] [ FullDelayCalc          ]      4   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:01.1    3.4
[03/23 18:11:26    162s] [ TimingReport           ]      4   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.2    2.0
[03/23 18:11:26    162s] [ GenerateReports        ]      2   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    0.8
[03/23 18:11:26    162s] [ MISC                   ]          0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 18:11:26    162s] ---------------------------------------------------------------------------------------------
[03/23 18:11:26    162s]  optDesign #2 TOTAL                 0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:07.6    1.0
[03/23 18:11:26    162s] ---------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 18:11:26    162s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 18:11:26    162s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 18:11:26    162s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 18:11:26    162s] <CMD> report_ccopt_skew_groups > /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/post_cts_skewgroups.rpt
[03/23 18:11:26    162s] Clock tree timing engine global stage delay update for worstDelay:setup.early...
[03/23 18:11:26    162s] End AAE Lib Interpolated Model. (MEM=3174.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:11:26    162s] Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.2 real=0:00:00.0)
[03/23 18:11:26    162s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 18:11:26    162s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:11:26    162s] Clock tree timing engine global stage delay update for bestDelay:hold.early...
[03/23 18:11:26    162s] Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:11:26    162s] Clock tree timing engine global stage delay update for bestDelay:hold.late...
[03/23 18:11:26    162s] Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] Skew Group Structure:
[03/23 18:11:26    162s] =====================
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] ----------------------------------------------------------------------------
[03/23 18:11:26    162s] Skew Group               Sources    Constrained Sinks    Unconstrained Sinks
[03/23 18:11:26    162s] ----------------------------------------------------------------------------
[03/23 18:11:26    162s] clk/typConstraintMode       1              716                    0
[03/23 18:11:26    162s] ----------------------------------------------------------------------------
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] Skew Group Summary:
[03/23 18:11:26    162s] ===================
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] Timing Corner             Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[03/23 18:11:26    162s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] worstDelay:setup.early    clk/typConstraintMode        -        0.255     0.289     0.267        0.008       ignored                  -         0.034              -
[03/23 18:11:26    162s] worstDelay:setup.late     clk/typConstraintMode    *0.100       0.256     0.290     0.268        0.008       explicit             0.100         0.034    100% {0.256, 0.290}
[03/23 18:11:26    162s] bestDelay:hold.early      clk/typConstraintMode        -        0.255     0.289     0.267        0.008       ignored                  -         0.034              -
[03/23 18:11:26    162s] bestDelay:hold.late       clk/typConstraintMode        -        0.256     0.290     0.268        0.008       ignored                  -         0.034              -
[03/23 18:11:26    162s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] * - indicates that target was not met.
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] Skew Group Min/Max path pins:
[03/23 18:11:26    162s] =============================
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] ---------------------------------------------------------------------------------------
[03/23 18:11:26    162s] Timing Corner             Skew Group               Min ID    PathID    Max ID    PathID
[03/23 18:11:26    162s] ---------------------------------------------------------------------------------------
[03/23 18:11:26    162s] worstDelay:setup.early    clk/typConstraintMode    0.255       1       0.289       2
[03/23 18:11:26    162s] -    min buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:11:26    162s] -    max buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG139_S2/CK
[03/23 18:11:26    162s] worstDelay:setup.late     clk/typConstraintMode    0.256       3       0.290       4
[03/23 18:11:26    162s] -    min buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:11:26    162s] -    max buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG139_S2/CK
[03/23 18:11:26    162s] bestDelay:hold.early      clk/typConstraintMode    0.255       5       0.289       6
[03/23 18:11:26    162s] -    min buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:11:26    162s] -    max buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG139_S2/CK
[03/23 18:11:26    162s] bestDelay:hold.late       clk/typConstraintMode    0.256       7       0.290       8
[03/23 18:11:26    162s] -    min buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:11:26    162s] -    max buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG139_S2/CK
[03/23 18:11:26    162s] ---------------------------------------------------------------------------------------
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] Timing for timing corner worstDelay:setup.early, min clock_path:
[03/23 18:11:26    162s] ================================================================
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] PathID    : 1
[03/23 18:11:26    162s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 18:11:26    162s] Start     : clk
[03/23 18:11:26    162s] End       : buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:11:26    162s] Delay     : 0.255
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[03/23 18:11:26    162s]                           (ns)   (ns)     (ns)   (pF)                     (um)              
[03/23 18:11:26    162s] -- Clockpath trace -------------------------------------------------------------------------------
[03/23 18:11:26    162s] clk
[03/23 18:11:26    162s] -     -            rise   -       0.000   0.177  0.033  (0.000,10.000)    -            1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/A
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.001   0.001   0.177  -      (22.000,8.800)     23.200   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.044   0.044   0.059  0.042  (21.600,8.400)      0.800      1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/A
[03/23 18:11:26    162s] -     CLKINVX16TR  fall   0.003   0.048   0.059  -      (67.600,102.400)  140.000   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/Y
[03/23 18:11:26    162s] -     CLKINVX16TR  rise   0.061   0.109   0.086  0.124  (66.800,103.600)    2.000      3    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00016/A
[03/23 18:11:26    162s] -     CLKINVX16TR  rise   0.007   0.116   0.087  -      (82.000,163.600)   75.200   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00016/Y
[03/23 18:11:26    162s] -     CLKINVX16TR  fall   0.069   0.185   0.079  0.126  (82.800,162.400)    2.000      4    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00001/A
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.002   0.186   0.079  -      (78.800,142.000)   24.400   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00001/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.063   0.250   0.089  0.152  (79.200,142.400)    0.800     48    
[03/23 18:11:26    162s] buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:11:26    162s] -     DFFQX1TR     rise   0.005   0.255   0.092  -      (70.400,123.600)   27.600   -       
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] Timing for timing corner worstDelay:setup.early, max clock_path:
[03/23 18:11:26    162s] ================================================================
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] PathID    : 2
[03/23 18:11:26    162s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 18:11:26    162s] Start     : clk
[03/23 18:11:26    162s] End       : buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG142_S1/CK
[03/23 18:11:26    162s] Delay     : 0.289
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[03/23 18:11:26    162s]                           (ns)   (ns)     (ns)   (pF)                     (um)              
[03/23 18:11:26    162s] -- Clockpath trace -------------------------------------------------------------------------------
[03/23 18:11:26    162s] clk
[03/23 18:11:26    162s] -     -            rise   -       0.000   0.177  0.033  (0.000,10.000)    -            1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/A
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.001   0.001   0.177  -      (22.000,8.800)     23.200   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.044   0.044   0.059  0.042  (21.600,8.400)      0.800      1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/A
[03/23 18:11:26    162s] -     CLKINVX16TR  fall   0.003   0.048   0.059  -      (67.600,102.400)  140.000   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/Y
[03/23 18:11:26    162s] -     CLKINVX16TR  rise   0.061   0.109   0.086  0.124  (66.800,103.600)    2.000      3    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00015/A
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.008   0.117   0.087  -      (90.800,268.000)  188.400   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00015/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.079   0.196   0.097  0.210  (90.400,267.600)    0.800      7    
[03/23 18:11:26    162s] buff_mult_arr0/CTS_ccl_a_inv_00009/A
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.003   0.199   0.097  -      (92.000,275.200)    9.200   -       
[03/23 18:11:26    162s] buff_mult_arr0/CTS_ccl_a_inv_00009/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.073   0.272   0.095  0.162  (91.600,274.800)    0.800     54    
[03/23 18:11:26    162s] buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG142_S1/CK
[03/23 18:11:26    162s] -     DFFQX1TR     rise   0.017   0.289   0.100  -      (12.400,308.000)  112.400   -       
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] Timing for timing corner worstDelay:setup.late, min clock_path:
[03/23 18:11:26    162s] ===============================================================
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] PathID    : 3
[03/23 18:11:26    162s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 18:11:26    162s] Start     : clk
[03/23 18:11:26    162s] End       : buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:11:26    162s] Delay     : 0.256
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[03/23 18:11:26    162s]                           (ns)   (ns)     (ns)   (pF)                     (um)              
[03/23 18:11:26    162s] -- Clockpath trace -------------------------------------------------------------------------------
[03/23 18:11:26    162s] clk
[03/23 18:11:26    162s] -     -            rise   -       0.000   0.177  0.033  (0.000,10.000)    -            1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/A
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.001   0.001   0.177  -      (22.000,8.800)     23.200   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.044   0.045   0.059  0.042  (21.600,8.400)      0.800      1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/A
[03/23 18:11:26    162s] -     CLKINVX16TR  fall   0.003   0.048   0.059  -      (67.600,102.400)  140.000   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/Y
[03/23 18:11:26    162s] -     CLKINVX16TR  rise   0.061   0.109   0.086  0.124  (66.800,103.600)    2.000      3    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00016/A
[03/23 18:11:26    162s] -     CLKINVX16TR  rise   0.007   0.116   0.087  -      (82.000,163.600)   75.200   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00016/Y
[03/23 18:11:26    162s] -     CLKINVX16TR  fall   0.069   0.185   0.079  0.126  (82.800,162.400)    2.000      4    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00001/A
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.002   0.187   0.079  -      (78.800,142.000)   24.400   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00001/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.063   0.250   0.089  0.152  (79.200,142.400)    0.800     48    
[03/23 18:11:26    162s] buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:11:26    162s] -     DFFQX1TR     rise   0.005   0.256   0.092  -      (70.400,123.600)   27.600   -       
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] Timing for timing corner worstDelay:setup.late, max clock_path:
[03/23 18:11:26    162s] ===============================================================
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] PathID    : 4
[03/23 18:11:26    162s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 18:11:26    162s] Start     : clk
[03/23 18:11:26    162s] End       : buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG142_S1/CK
[03/23 18:11:26    162s] Delay     : 0.290
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[03/23 18:11:26    162s]                           (ns)   (ns)     (ns)   (pF)                     (um)              
[03/23 18:11:26    162s] -- Clockpath trace -------------------------------------------------------------------------------
[03/23 18:11:26    162s] clk
[03/23 18:11:26    162s] -     -            rise   -       0.000   0.177  0.033  (0.000,10.000)    -            1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/A
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.001   0.001   0.177  -      (22.000,8.800)     23.200   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.044   0.045   0.059  0.042  (21.600,8.400)      0.800      1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/A
[03/23 18:11:26    162s] -     CLKINVX16TR  fall   0.003   0.048   0.059  -      (67.600,102.400)  140.000   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/Y
[03/23 18:11:26    162s] -     CLKINVX16TR  rise   0.061   0.109   0.086  0.124  (66.800,103.600)    2.000      3    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00015/A
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.008   0.117   0.087  -      (90.800,268.000)  188.400   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00015/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.079   0.196   0.097  0.210  (90.400,267.600)    0.800      7    
[03/23 18:11:26    162s] buff_mult_arr0/CTS_ccl_a_inv_00009/A
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.003   0.200   0.097  -      (92.000,275.200)    9.200   -       
[03/23 18:11:26    162s] buff_mult_arr0/CTS_ccl_a_inv_00009/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.073   0.272   0.095  0.162  (91.600,274.800)    0.800     54    
[03/23 18:11:26    162s] buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG142_S1/CK
[03/23 18:11:26    162s] -     DFFQX1TR     rise   0.017   0.290   0.100  -      (12.400,308.000)  112.400   -       
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] Timing for timing corner bestDelay:hold.early, min clock_path:
[03/23 18:11:26    162s] ==============================================================
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] PathID    : 5
[03/23 18:11:26    162s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 18:11:26    162s] Start     : clk
[03/23 18:11:26    162s] End       : buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:11:26    162s] Delay     : 0.255
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[03/23 18:11:26    162s]                           (ns)   (ns)     (ns)   (pF)                     (um)              
[03/23 18:11:26    162s] -- Clockpath trace -------------------------------------------------------------------------------
[03/23 18:11:26    162s] clk
[03/23 18:11:26    162s] -     -            rise   -       0.000   0.177  0.033  (0.000,10.000)    -            1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/A
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.001   0.001   0.177  -      (22.000,8.800)     23.200   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.044   0.044   0.059  0.042  (21.600,8.400)      0.800      1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/A
[03/23 18:11:26    162s] -     CLKINVX16TR  fall   0.003   0.048   0.059  -      (67.600,102.400)  140.000   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/Y
[03/23 18:11:26    162s] -     CLKINVX16TR  rise   0.061   0.109   0.086  0.124  (66.800,103.600)    2.000      3    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00016/A
[03/23 18:11:26    162s] -     CLKINVX16TR  rise   0.007   0.116   0.087  -      (82.000,163.600)   75.200   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00016/Y
[03/23 18:11:26    162s] -     CLKINVX16TR  fall   0.069   0.185   0.079  0.126  (82.800,162.400)    2.000      4    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00001/A
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.002   0.186   0.079  -      (78.800,142.000)   24.400   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00001/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.063   0.250   0.089  0.152  (79.200,142.400)    0.800     48    
[03/23 18:11:26    162s] buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:11:26    162s] -     DFFQX1TR     rise   0.005   0.255   0.092  -      (70.400,123.600)   27.600   -       
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] Timing for timing corner bestDelay:hold.early, max clock_path:
[03/23 18:11:26    162s] ==============================================================
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] PathID    : 6
[03/23 18:11:26    162s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 18:11:26    162s] Start     : clk
[03/23 18:11:26    162s] End       : buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG142_S1/CK
[03/23 18:11:26    162s] Delay     : 0.289
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[03/23 18:11:26    162s]                           (ns)   (ns)     (ns)   (pF)                     (um)              
[03/23 18:11:26    162s] -- Clockpath trace -------------------------------------------------------------------------------
[03/23 18:11:26    162s] clk
[03/23 18:11:26    162s] -     -            rise   -       0.000   0.177  0.033  (0.000,10.000)    -            1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/A
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.001   0.001   0.177  -      (22.000,8.800)     23.200   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.044   0.044   0.059  0.042  (21.600,8.400)      0.800      1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/A
[03/23 18:11:26    162s] -     CLKINVX16TR  fall   0.003   0.048   0.059  -      (67.600,102.400)  140.000   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/Y
[03/23 18:11:26    162s] -     CLKINVX16TR  rise   0.061   0.109   0.086  0.124  (66.800,103.600)    2.000      3    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00015/A
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.008   0.117   0.087  -      (90.800,268.000)  188.400   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00015/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.079   0.196   0.097  0.210  (90.400,267.600)    0.800      7    
[03/23 18:11:26    162s] buff_mult_arr0/CTS_ccl_a_inv_00009/A
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.003   0.199   0.097  -      (92.000,275.200)    9.200   -       
[03/23 18:11:26    162s] buff_mult_arr0/CTS_ccl_a_inv_00009/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.073   0.272   0.095  0.162  (91.600,274.800)    0.800     54    
[03/23 18:11:26    162s] buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG142_S1/CK
[03/23 18:11:26    162s] -     DFFQX1TR     rise   0.017   0.289   0.100  -      (12.400,308.000)  112.400   -       
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] Timing for timing corner bestDelay:hold.late, min clock_path:
[03/23 18:11:26    162s] =============================================================
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] PathID    : 7
[03/23 18:11:26    162s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 18:11:26    162s] Start     : clk
[03/23 18:11:26    162s] End       : buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:11:26    162s] Delay     : 0.256
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[03/23 18:11:26    162s]                           (ns)   (ns)     (ns)   (pF)                     (um)              
[03/23 18:11:26    162s] -- Clockpath trace -------------------------------------------------------------------------------
[03/23 18:11:26    162s] clk
[03/23 18:11:26    162s] -     -            rise   -       0.000   0.177  0.033  (0.000,10.000)    -            1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/A
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.001   0.001   0.177  -      (22.000,8.800)     23.200   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.044   0.045   0.059  0.042  (21.600,8.400)      0.800      1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/A
[03/23 18:11:26    162s] -     CLKINVX16TR  fall   0.003   0.048   0.059  -      (67.600,102.400)  140.000   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/Y
[03/23 18:11:26    162s] -     CLKINVX16TR  rise   0.061   0.109   0.086  0.124  (66.800,103.600)    2.000      3    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00016/A
[03/23 18:11:26    162s] -     CLKINVX16TR  rise   0.007   0.116   0.087  -      (82.000,163.600)   75.200   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00016/Y
[03/23 18:11:26    162s] -     CLKINVX16TR  fall   0.069   0.185   0.079  0.126  (82.800,162.400)    2.000      4    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00001/A
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.002   0.187   0.079  -      (78.800,142.000)   24.400   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00001/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.063   0.250   0.089  0.152  (79.200,142.400)    0.800     48    
[03/23 18:11:26    162s] buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG644_S2/CK
[03/23 18:11:26    162s] -     DFFQX1TR     rise   0.005   0.256   0.092  -      (70.400,123.600)   27.600   -       
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] Timing for timing corner bestDelay:hold.late, max clock_path:
[03/23 18:11:26    162s] =============================================================
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] PathID    : 8
[03/23 18:11:26    162s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 18:11:26    162s] Start     : clk
[03/23 18:11:26    162s] End       : buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG142_S1/CK
[03/23 18:11:26    162s] Delay     : 0.290
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[03/23 18:11:26    162s]                           (ns)   (ns)     (ns)   (pF)                     (um)              
[03/23 18:11:26    162s] -- Clockpath trace -------------------------------------------------------------------------------
[03/23 18:11:26    162s] clk
[03/23 18:11:26    162s] -     -            rise   -       0.000   0.177  0.033  (0.000,10.000)    -            1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/A
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.001   0.001   0.177  -      (22.000,8.800)     23.200   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00018/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.044   0.045   0.059  0.042  (21.600,8.400)      0.800      1    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/A
[03/23 18:11:26    162s] -     CLKINVX16TR  fall   0.003   0.048   0.059  -      (67.600,102.400)  140.000   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00017/Y
[03/23 18:11:26    162s] -     CLKINVX16TR  rise   0.061   0.109   0.086  0.124  (66.800,103.600)    2.000      3    
[03/23 18:11:26    162s] CTS_ccl_a_inv_00015/A
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.008   0.117   0.087  -      (90.800,268.000)  188.400   -       
[03/23 18:11:26    162s] CTS_ccl_a_inv_00015/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.079   0.196   0.097  0.210  (90.400,267.600)    0.800      7    
[03/23 18:11:26    162s] buff_mult_arr0/CTS_ccl_a_inv_00009/A
[03/23 18:11:26    162s] -     CLKINVX20TR  fall   0.003   0.200   0.097  -      (92.000,275.200)    9.200   -       
[03/23 18:11:26    162s] buff_mult_arr0/CTS_ccl_a_inv_00009/Y
[03/23 18:11:26    162s] -     CLKINVX20TR  rise   0.073   0.272   0.095  0.162  (91.600,274.800)    0.800     54    
[03/23 18:11:26    162s] buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG142_S1/CK
[03/23 18:11:26    162s] -     DFFQX1TR     rise   0.017   0.290   0.100  -      (12.400,308.000)  112.400   -       
[03/23 18:11:26    162s] --------------------------------------------------------------------------------------------------
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] 
[03/23 18:11:26    162s] <CMD> saveDesign db/PE_top_placed_cts.enc
[03/23 18:11:26    162s] #% Begin save design ... (date=03/23 18:11:26, mem=2312.3M)
[03/23 18:11:26    162s] % Begin Save ccopt configuration ... (date=03/23 18:11:26, mem=2312.3M)
[03/23 18:11:26    162s] % End Save ccopt configuration ... (date=03/23 18:11:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2312.3M, current mem=2312.3M)
[03/23 18:11:26    162s] % Begin Save netlist data ... (date=03/23 18:11:26, mem=2312.3M)
[03/23 18:11:26    162s] Writing Binary DB to db/PE_top_placed_cts.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 18:11:26    163s] % End Save netlist data ... (date=03/23 18:11:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2314.5M, current mem=2314.5M)
[03/23 18:11:26    163s] Saving symbol-table file in separate thread ...
[03/23 18:11:26    163s] Saving congestion map file in separate thread ...
[03/23 18:11:26    163s] % Begin Save AAE data ... (date=03/23 18:11:26, mem=2314.5M)
[03/23 18:11:26    163s] Saving AAE Data ...
[03/23 18:11:26    163s] Saving congestion map file db/PE_top_placed_cts.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 18:11:26    163s] % End Save AAE data ... (date=03/23 18:11:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2314.5M, current mem=2314.5M)
[03/23 18:11:27    163s] Saving preference file db/PE_top_placed_cts.enc.dat.tmp/gui.pref.tcl ...
[03/23 18:11:27    163s] Saving mode setting ...
[03/23 18:11:27    163s] Saving global file ...
[03/23 18:11:27    163s] Saving Drc markers ...
[03/23 18:11:27    163s] ... No Drc file written since there is no markers found.
[03/23 18:11:27    163s] % Begin Save routing data ... (date=03/23 18:11:27, mem=2314.9M)
[03/23 18:11:27    163s] Saving route file ...
[03/23 18:11:27    163s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3142.9M) ***
[03/23 18:11:27    163s] % End Save routing data ... (date=03/23 18:11:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2315.0M, current mem=2315.0M)
[03/23 18:11:27    163s] Saving special route data file in separate thread ...
[03/23 18:11:27    163s] Saving PG file in separate thread ...
[03/23 18:11:27    163s] Saving placement file in separate thread ...
[03/23 18:11:27    163s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 18:11:27    163s] Save Adaptive View Pruning View Names to Binary file
[03/23 18:11:27    163s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3172.9M) ***
[03/23 18:11:27    163s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:11:27    163s] Saving PG file db/PE_top_placed_cts.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 18:11:27 2023)
[03/23 18:11:28    163s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3172.9M) ***
[03/23 18:11:28    163s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 18:11:28    163s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:11:28    163s] Saving property file db/PE_top_placed_cts.enc.dat.tmp/PE_top.prop
[03/23 18:11:28    163s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3164.9M) ***
[03/23 18:11:28    163s] #Saving pin access data to file db/PE_top_placed_cts.enc.dat.tmp/PE_top.apa ...
[03/23 18:11:28    163s] #
[03/23 18:11:28    163s] Saving rc congestion map db/PE_top_placed_cts.enc.dat.tmp/PE_top.congmap.gz ...
[03/23 18:11:28    163s] Saving preRoute extracted patterns in file 'db/PE_top_placed_cts.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 18:11:29    163s] Saving preRoute extraction data in directory 'db/PE_top_placed_cts.enc.dat.tmp/extraction/' ...
[03/23 18:11:29    163s] Checksum of RCGrid density data::96
[03/23 18:11:29    163s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 18:11:29    163s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 18:11:29    163s] % Begin Save power constraints data ... (date=03/23 18:11:29, mem=2315.2M)
[03/23 18:11:29    163s] % End Save power constraints data ... (date=03/23 18:11:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2315.2M, current mem=2315.2M)
[03/23 18:11:29    163s] Generated self-contained design PE_top_placed_cts.enc.dat.tmp
[03/23 18:11:29    163s] #% End save design ... (date=03/23 18:11:29, total cpu=0:00:00.8, real=0:00:03.0, peak res=2315.5M, current mem=2315.5M)
[03/23 18:11:29    163s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 18:11:29    163s] 
[03/23 18:11:42    165s] <CMD> setNanoRouteMode -routeWithTimingDriven true -routeWithSiDriven true -routeSiEffort max -routeWithSiPostRouteFix true
[03/23 18:11:42    165s] <CMD> setNanoRouteMode -drouteFixAntenna true -drouteAutoStop false -routeDeleteAntennaReroute true -routeAntennaCellName ANTENNATR -routeInsertAntennaDiode true
[03/23 18:11:42    165s] <CMD> setNanoRouteMode -droutePostRouteSwapVia false -routeConcurrentMinimizeViaCountEffort medium -routeWithViaInPin true -drouteUseMultiCutViaEffort medium -routeBottomRoutingLayer 2 -routeTopRoutingLayer 4 -drouteOnGridOnly none
[03/23 18:11:42    165s] #WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
[03/23 18:11:42    165s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 18:11:42    165s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 18:11:42    165s] <CMD> routeDesign -globalDetail
[03/23 18:11:42    165s] #% Begin routeDesign (date=03/23 18:11:42, mem=2315.5M)
[03/23 18:11:42    165s] ### Time Record (routeDesign) is installed.
[03/23 18:11:42    165s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2315.52 (MB), peak = 2635.17 (MB)
[03/23 18:11:42    165s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/23 18:11:42    165s] #**INFO: setDesignMode -flowEffort standard
[03/23 18:11:42    165s] #**INFO: setDesignMode -powerEffort none
[03/23 18:11:42    165s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/23 18:11:42    165s] **INFO: User settings:
[03/23 18:11:42    165s] setNanoRouteMode -drouteAutoStop                         false
[03/23 18:11:42    165s] setNanoRouteMode -drouteFixAntenna                       true
[03/23 18:11:42    165s] setNanoRouteMode -drouteOnGridOnly                       none
[03/23 18:11:42    165s] setNanoRouteMode -droutePostRouteSwapVia                 false
[03/23 18:11:42    165s] setNanoRouteMode -drouteUseMultiCutViaEffort             medium
[03/23 18:11:42    165s] setNanoRouteMode -extractThirdPartyCompatible            false
[03/23 18:11:42    165s] setNanoRouteMode -grouteExpTdStdDelay                    22.7
[03/23 18:11:42    165s] setNanoRouteMode -routeAntennaCellName                   ANTENNATR
[03/23 18:11:42    165s] setNanoRouteMode -routeBottomRoutingLayer                2
[03/23 18:11:42    165s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort  medium
[03/23 18:11:42    165s] setNanoRouteMode -routeDeleteAntennaReroute              true
[03/23 18:11:42    165s] setNanoRouteMode -routeInsertAntennaDiode                true
[03/23 18:11:42    165s] setNanoRouteMode -routeSiEffort                          max
[03/23 18:11:42    165s] setNanoRouteMode -routeTopRoutingLayer                   4
[03/23 18:11:42    165s] setNanoRouteMode -routeWithSiDriven                      true
[03/23 18:11:42    165s] setNanoRouteMode -routeWithSiPostRouteFix                true
[03/23 18:11:42    165s] setNanoRouteMode -routeWithTimingDriven                  true
[03/23 18:11:42    165s] setNanoRouteMode -routeWithViaInPin                      true
[03/23 18:11:42    165s] setDesignMode -process                                   130
[03/23 18:11:42    165s] setExtractRCMode -coupling_c_th                          0.4
[03/23 18:11:42    165s] setExtractRCMode -effortLevel                            medium
[03/23 18:11:42    165s] setExtractRCMode -engine                                 preRoute
[03/23 18:11:42    165s] setExtractRCMode -relative_c_th                          1
[03/23 18:11:42    165s] setExtractRCMode -total_c_th                             0
[03/23 18:11:42    165s] setDelayCalMode -enable_high_fanout                      true
[03/23 18:11:42    165s] setDelayCalMode -engine                                  aae
[03/23 18:11:42    165s] setDelayCalMode -ignoreNetLoad                           false
[03/23 18:11:42    165s] setDelayCalMode -socv_accuracy_mode                      low
[03/23 18:11:42    165s] setSIMode -separate_delta_delay_on_data                  true
[03/23 18:11:42    165s] 
[03/23 18:11:42    165s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/23 18:11:42    165s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/23 18:11:42    165s] OPERPROF: Starting checkPlace at level 1, MEM:3144.0M, EPOCH TIME: 1679609502.588342
[03/23 18:11:42    165s] Processing tracks to init pin-track alignment.
[03/23 18:11:42    165s] z: 2, totalTracks: 1
[03/23 18:11:42    165s] z: 4, totalTracks: 1
[03/23 18:11:42    165s] z: 6, totalTracks: 1
[03/23 18:11:42    165s] z: 8, totalTracks: 1
[03/23 18:11:42    165s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:11:42    165s] All LLGs are deleted
[03/23 18:11:42    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:42    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:42    165s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3144.0M, EPOCH TIME: 1679609502.592027
[03/23 18:11:42    165s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3144.0M, EPOCH TIME: 1679609502.592297
[03/23 18:11:42    165s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3144.0M, EPOCH TIME: 1679609502.592480
[03/23 18:11:42    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:42    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:42    165s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3240.0M, EPOCH TIME: 1679609502.595823
[03/23 18:11:42    165s] Max number of tech site patterns supported in site array is 256.
[03/23 18:11:42    165s] Core basic site is IBM13SITE
[03/23 18:11:42    165s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3240.0M, EPOCH TIME: 1679609502.596123
[03/23 18:11:42    165s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 18:11:42    165s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 18:11:42    165s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3240.0M, EPOCH TIME: 1679609502.600787
[03/23 18:11:42    165s] SiteArray: non-trimmed site array dimensions = 135 x 465
[03/23 18:11:42    165s] SiteArray: use 348,160 bytes
[03/23 18:11:42    165s] SiteArray: current memory after site array memory allocation 3240.0M
[03/23 18:11:42    165s] SiteArray: FP blocked sites are writable
[03/23 18:11:42    165s] SiteArray: number of non floorplan blocked sites for llg default is 62775
[03/23 18:11:42    165s] Atter site array init, number of instance map data is 0.
[03/23 18:11:42    165s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.011, MEM:3208.0M, EPOCH TIME: 1679609502.606414
[03/23 18:11:42    165s] 
[03/23 18:11:42    165s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:11:42    165s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.016, MEM:3144.0M, EPOCH TIME: 1679609502.608250
[03/23 18:11:42    165s] Begin checking placement ... (start mem=3144.0M, init mem=3144.0M)
[03/23 18:11:42    165s] Begin checking exclusive groups violation ...
[03/23 18:11:42    165s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 18:11:42    165s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 18:11:42    165s] 
[03/23 18:11:42    165s] Running CheckPlace using 6 threads!...
[03/23 18:11:42    165s] 
[03/23 18:11:42    165s] ...checkPlace MT is done!
[03/23 18:11:42    165s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3144.0M, EPOCH TIME: 1679609502.623851
[03/23 18:11:42    165s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3144.0M, EPOCH TIME: 1679609502.625309
[03/23 18:11:42    165s] *info: Placed = 2614           (Fixed = 21)
[03/23 18:11:42    165s] *info: Unplaced = 0           
[03/23 18:11:42    165s] Placement Density:38.07%(34412/90396)
[03/23 18:11:42    165s] Placement Density (including fixed std cells):38.07%(34412/90396)
[03/23 18:11:42    165s] All LLGs are deleted
[03/23 18:11:42    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:11:42    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:42    165s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3144.0M, EPOCH TIME: 1679609502.626588
[03/23 18:11:42    165s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3144.0M, EPOCH TIME: 1679609502.626952
[03/23 18:11:42    165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:42    165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:11:42    165s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3144.0M)
[03/23 18:11:42    165s] OPERPROF: Finished checkPlace at level 1, CPU:0.058, REAL:0.040, MEM:3144.0M, EPOCH TIME: 1679609502.628399
[03/23 18:11:42    165s] 
[03/23 18:11:42    165s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/23 18:11:42    165s] *** Changed status on (22) nets in Clock.
[03/23 18:11:42    165s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3144.0M) ***
[03/23 18:11:42    165s] % Begin globalDetailRoute (date=03/23 18:11:42, mem=2315.3M)
[03/23 18:11:42    165s] 
[03/23 18:11:42    165s] globalDetailRoute
[03/23 18:11:42    165s] 
[03/23 18:11:42    165s] #Start globalDetailRoute on Thu Mar 23 18:11:42 2023
[03/23 18:11:42    165s] #
[03/23 18:11:42    165s] ### Time Record (globalDetailRoute) is installed.
[03/23 18:11:42    165s] ### Time Record (Pre Callback) is installed.
[03/23 18:11:42    165s] ### Time Record (Pre Callback) is uninstalled.
[03/23 18:11:42    165s] ### Time Record (DB Import) is installed.
[03/23 18:11:42    165s] ### Time Record (Timing Data Generation) is installed.
[03/23 18:11:42    165s] #Generating timing data, please wait...
[03/23 18:11:42    165s] #2681 total nets, 2681 already routed, 2681 will ignore in trialRoute
[03/23 18:11:42    165s] ### run_trial_route starts on Thu Mar 23 18:11:42 2023 with memory = 2300.11 (MB), peak = 2635.17 (MB)
[03/23 18:11:42    165s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:11:42    165s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:11:42    165s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 18:11:42    165s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 18:11:42    165s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --1.04 [6]--
[03/23 18:11:42    165s] ### dump_timing_file starts on Thu Mar 23 18:11:42 2023 with memory = 2208.79 (MB), peak = 2635.17 (MB)
[03/23 18:11:42    165s] ### extractRC starts on Thu Mar 23 18:11:42 2023 with memory = 2208.79 (MB), peak = 2635.17 (MB)
[03/23 18:11:42    165s] {RT rc-typ 0 4 4 0}
[03/23 18:11:42    165s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --1.04 [6]--
[03/23 18:11:42    165s] ### view setupAnalysis is active and enabled.
[03/23 18:11:42    165s] 0 out of 1 active views are pruned
[03/23 18:11:42    165s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2208.53 (MB), peak = 2635.17 (MB)
[03/23 18:11:42    165s] ### generate_timing_data starts on Thu Mar 23 18:11:42 2023 with memory = 2208.53 (MB), peak = 2635.17 (MB)
[03/23 18:11:42    165s] #Reporting timing...
[03/23 18:11:42    165s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/23 18:11:43    165s] ### report_timing starts on Thu Mar 23 18:11:43 2023 with memory = 2295.98 (MB), peak = 2635.17 (MB)
[03/23 18:11:43    166s] ### report_timing cpu:00:00:01, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.56 [6]--
[03/23 18:11:43    166s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.500 (ns)
[03/23 18:11:43    166s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2356.07 (MB), peak = 2635.17 (MB)
[03/23 18:11:43    166s] #Library Standard Delay: 22.70ps
[03/23 18:11:43    166s] #Slack threshold: 45.40ps
[03/23 18:11:43    166s] ### generate_net_cdm_timing starts on Thu Mar 23 18:11:43 2023 with memory = 2356.07 (MB), peak = 2635.17 (MB)
[03/23 18:11:43    166s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.81 [6]--
[03/23 18:11:43    166s] #*** Analyzed 25 timing critical paths, and collected 18.
[03/23 18:11:43    166s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2356.95 (MB), peak = 2635.17 (MB)
[03/23 18:11:43    166s] ### Use bna from skp: 0
[03/23 18:11:43    166s] 
[03/23 18:11:43    166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:11:43    166s] TLC MultiMap info (StdDelay):
[03/23 18:11:43    166s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:43    166s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:11:43    166s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:43    166s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:11:43    166s]  Setting StdDelay to: 22.7ps
[03/23 18:11:43    166s] 
[03/23 18:11:43    166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:11:43    166s] {RT rc-typ 0 4 4 0}
[03/23 18:11:44    167s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2363.09 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    167s] #Default setup view is reset to setupAnalysis.
[03/23 18:11:44    167s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2363.09 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    167s] ### generate_timing_data cpu:00:00:02, real:00:00:01, mem:2.3 GB, peak:2.6 GB --1.44 [6]--
[03/23 18:11:44    167s] #Current view: setupAnalysis 
[03/23 18:11:44    167s] #Current enabled view: setupAnalysis 
[03/23 18:11:44    167s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2364.18 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    167s] ### dump_timing_file cpu:00:00:02, real:00:00:01, mem:2.3 GB, peak:2.6 GB --1.47 [6]--
[03/23 18:11:44    167s] #Done generating timing data.
[03/23 18:11:44    167s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 18:11:44    167s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[03/23 18:11:44    167s] ### Net info: total nets: 2684
[03/23 18:11:44    167s] ### Net info: dirty nets: 4
[03/23 18:11:44    167s] ### Net info: marked as disconnected nets: 0
[03/23 18:11:44    167s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 18:11:44    167s] #num needed restored net=0
[03/23 18:11:44    167s] #need_extraction net=0 (total=2684)
[03/23 18:11:44    167s] ### Net info: fully routed nets: 22
[03/23 18:11:44    167s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 18:11:44    167s] ### Net info: unrouted nets: 2659
[03/23 18:11:44    167s] ### Net info: re-extraction nets: 0
[03/23 18:11:44    167s] ### Net info: ignored nets: 0
[03/23 18:11:44    167s] ### Net info: skip routing nets: 0
[03/23 18:11:44    167s] ### import design signature (27): route=325612796 fixed_route=2111478177 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=940893500 dirty_area=0 del_dirty_area=0 cell=1672588955 placement=1990451907 pin_access=1783939203 inst_pattern=1
[03/23 18:11:44    167s] ### Time Record (DB Import) is uninstalled.
[03/23 18:11:44    167s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 18:11:44    167s] #RTESIG:78da9594cd4fc24010c53dfb574c160e9808ee4cf7f38809573404bd926a1768524ad28f
[03/23 18:11:44    167s] #       44ff7b174d4c30d2597add5fdebcf776a7a3f1eb62058270866adaa2f41b84e58a481a72
[03/23 18:11:44    167s] #       5334e41f0837f1e8e551dc8ec64fcf6b5408dbbc6a034cde8ec7ea1efa3634d086ae2beb
[03/23 18:11:44    167s] #       dddd0f43de9c33c5679d1fca7728c236efabee0f6e320b5dd30f291aa740d4c73a0898b4
[03/23 18:11:44    167s] #       5d130ffec5ac4410df93192e4e14875094fd6118f4deb36963698af38f48e719871bc153
[03/23 18:11:44    167s] #       cb57e157a99352206752cbf8c1645b1df3ee7fd7641c887db9db0fb714c3250a6612d9aa
[03/23 18:11:44    167s] #       1439be73a508144ccaba0bbbd05c62344c4946639235a62c824e0333c0994e00bd044a51
[03/23 18:11:44    167s] #       d432633bd1a8121893c0589ed1093adaf14c6c8a6866131a709e553351837d15469ab4bd
[03/23 18:11:44    167s] #       46935096750462be5c2f96cbf97ac5085a8f40cc83b43ed59e4bb827e7a25adbe5759137
[03/23 18:11:44    167s] #       45d40b757fb844dadfbfe7458aa4d3dc4c42e97886644c997f0c4724348adb60429781e0
[03/23 18:11:44    167s] #       749ce22d3993c0589e893b2d4ed0454f375ffca339da
[03/23 18:11:44    167s] #
[03/23 18:11:44    167s] ### Time Record (Data Preparation) is installed.
[03/23 18:11:44    167s] #RTESIG:78da95944d4b033110863dfb2b86b4870a76cdcce6f358a1d72aa57a2dab9bb60bed2eec
[03/23 18:11:44    167s] #       07e8bf3755102ab693ee350f4fdebc9bc968fc3a5f8220cc504d3b947e8db0581249436e
[03/23 18:11:44    167s] #       8a86fc03e13a2ebd3c8adbd1f8e979850a6153ecbb0093b7a6d9dfc3d08516bad0f755bd
[03/23 18:11:44    167s] #       bdfb61c89b53a6fcac8b43f50e65d814c3beff839bdc42df0e978cc629107553070193ae
[03/23 18:11:44    167s] #       6fe3c2bf989508e27b67868b3b8a4328abe17019f4deb3a78da5292e3f229d9ef1722378
[03/23 18:11:44    167s] #       6cf92afc2a3b290532935ac60f269b7d53f4ffa726e340ecaaedee724bf17089c25c225b
[03/23 18:11:44    167s] #       9522c777ae1481824955f7611bda738c8629c9184cb2c19445d069600e98e904d04ba014
[03/23 18:11:44    167s] #       a39639db894695c09804c6f28c4ef068c733b129a2cc2634e03c6b33d1c1de0a234dda5c
[03/23 18:11:44    167s] #       a34928cb3a02315bace68bc56cb56484d623107321ad4f8de712fe9373d1d6f5455d166d
[03/23 18:11:44    167s] #       197da11e0ee748fbfb7a9ea77c9cbb94c793a4d35c3842e9788664aca3f860b643a3b851
[03/23 18:11:44    167s] #       27743908cee3141fc99904c6f24c1c7e7184ce66baf90262764692
[03/23 18:11:44    167s] #
[03/23 18:11:44    167s] ### Time Record (Data Preparation) is uninstalled.
[03/23 18:11:44    167s] ### Time Record (Global Routing) is installed.
[03/23 18:11:44    167s] ### Time Record (Global Routing) is uninstalled.
[03/23 18:11:44    167s] ### Time Record (Data Preparation) is installed.
[03/23 18:11:44    167s] #Start routing data preparation on Thu Mar 23 18:11:44 2023
[03/23 18:11:44    167s] #
[03/23 18:11:44    167s] #Minimum voltage of a net in the design = 0.000.
[03/23 18:11:44    167s] #Maximum voltage of a net in the design = 1.200.
[03/23 18:11:44    167s] #Voltage range [0.000 - 1.200] has 2682 nets.
[03/23 18:11:44    167s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 18:11:44    167s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 18:11:44    167s] #Build and mark too close pins for the same net.
[03/23 18:11:44    167s] ### Time Record (Cell Pin Access) is installed.
[03/23 18:11:44    167s] #Rebuild pin access data for design.
[03/23 18:11:44    167s] #Rebuild pin access data for option change.
[03/23 18:11:44    167s] #Initial pin access analysis.
[03/23 18:11:44    168s] #Detail pin access analysis.
[03/23 18:11:44    168s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 18:11:44    168s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 18:11:44    168s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:11:44    168s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:11:44    168s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:11:44    168s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:11:44    168s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:11:44    168s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 18:11:44    168s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 18:11:44    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2372.16 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] #Regenerating Ggrids automatically.
[03/23 18:11:44    168s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 18:11:44    168s] #Using automatically generated G-grids.
[03/23 18:11:44    168s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 18:11:44    168s] #Done routing data preparation.
[03/23 18:11:44    168s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2373.97 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### Time Record (Data Preparation) is uninstalled.
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #Summary of active signal nets routing constraints set by OPT:
[03/23 18:11:44    168s] #	preferred routing layers      : 0
[03/23 18:11:44    168s] #	preferred routing layer effort: 0
[03/23 18:11:44    168s] #	preferred extra space         : 0
[03/23 18:11:44    168s] #	preferred multi-cut via       : 0
[03/23 18:11:44    168s] #	avoid detour                  : 0
[03/23 18:11:44    168s] #	expansion ratio               : 0
[03/23 18:11:44    168s] #	net priority                  : 0
[03/23 18:11:44    168s] #	s2s control                   : 0
[03/23 18:11:44    168s] #	avoid chaining                : 0
[03/23 18:11:44    168s] #	inst-based stacking via       : 0
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #Summary of active signal nets routing constraints set by USER:
[03/23 18:11:44    168s] #	preferred routing layers      : 0
[03/23 18:11:44    168s] #	preferred routing layer effort     : 0
[03/23 18:11:44    168s] #	preferred extra space              : 0
[03/23 18:11:44    168s] #	preferred multi-cut via            : 0
[03/23 18:11:44    168s] #	avoid detour                       : 0
[03/23 18:11:44    168s] #	net weight                         : 0
[03/23 18:11:44    168s] #	avoid chaining                     : 0
[03/23 18:11:44    168s] #	cell-based stacking via (required) : 0
[03/23 18:11:44    168s] #	cell-based stacking via (optional) : 0
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #Start timing driven prevention iteration...
[03/23 18:11:44    168s] ### td_prevention_read_timing_data starts on Thu Mar 23 18:11:44 2023 with memory = 2373.97 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.99 [6]--
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #----------------------------------------------------
[03/23 18:11:44    168s] # Summary of active signal nets routing constraints
[03/23 18:11:44    168s] #+--------------------------+-----------+
[03/23 18:11:44    168s] #+--------------------------+-----------+
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #----------------------------------------------------
[03/23 18:11:44    168s] #Done timing-driven prevention
[03/23 18:11:44    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2373.97 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[03/23 18:11:44    168s] #Total number of routable nets = 2681.
[03/23 18:11:44    168s] #Total number of nets in the design = 2684.
[03/23 18:11:44    168s] #2662 routable nets do not have any wires.
[03/23 18:11:44    168s] #19 routable nets have routed wires.
[03/23 18:11:44    168s] #2662 nets will be global routed.
[03/23 18:11:44    168s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 18:11:44    168s] #19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 18:11:44    168s] #Using multithreading with 6 threads.
[03/23 18:11:44    168s] ### Time Record (Data Preparation) is installed.
[03/23 18:11:44    168s] #Found 0 nets for post-route si or timing fixing.
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #Finished routing data preparation on Thu Mar 23 18:11:44 2023
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #Cpu time = 00:00:00
[03/23 18:11:44    168s] #Elapsed time = 00:00:00
[03/23 18:11:44    168s] #Increased memory = 0.00 (MB)
[03/23 18:11:44    168s] #Total memory = 2373.97 (MB)
[03/23 18:11:44    168s] #Peak memory = 2635.17 (MB)
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] ### Time Record (Data Preparation) is uninstalled.
[03/23 18:11:44    168s] ### Time Record (Global Routing) is installed.
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #Start global routing on Thu Mar 23 18:11:44 2023
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #Start global routing initialization on Thu Mar 23 18:11:44 2023
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #Number of eco nets is 3
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #Start global routing data preparation on Thu Mar 23 18:11:44 2023
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 18:11:44 2023 with memory = 2373.97 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:44    168s] #Start routing resource analysis on Thu Mar 23 18:11:44 2023
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] ### init_is_bin_blocked starts on Thu Mar 23 18:11:44 2023 with memory = 2373.97 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:44    168s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 18:11:44 2023 with memory = 2373.97 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.88 [6]--
[03/23 18:11:44    168s] ### adjust_flow_cap starts on Thu Mar 23 18:11:44 2023 with memory = 2375.78 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.07 [6]--
[03/23 18:11:44    168s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 18:11:44 2023 with memory = 2376.59 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:44    168s] ### set_via_blocked starts on Thu Mar 23 18:11:44 2023 with memory = 2376.59 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.12 [6]--
[03/23 18:11:44    168s] ### copy_flow starts on Thu Mar 23 18:11:44 2023 with memory = 2376.59 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.29 [6]--
[03/23 18:11:44    168s] #Routing resource analysis is done on Thu Mar 23 18:11:44 2023
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] ### report_flow_cap starts on Thu Mar 23 18:11:44 2023 with memory = 2376.03 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] #  Resource Analysis:
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 18:11:44    168s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 18:11:44    168s] #  --------------------------------------------------------------
[03/23 18:11:44    168s] #  M2             V         373         126        1550     2.97%
[03/23 18:11:44    168s] #  M3             H         534         715        1550    54.19%
[03/23 18:11:44    168s] #  M4             V         195         304        1550    54.90%
[03/23 18:11:44    168s] #  --------------------------------------------------------------
[03/23 18:11:44    168s] #  Total                   1103      47.76%        4650    37.35%
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #  22 nets (0.82%) with 1 preferred extra spacing.
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.17 [6]--
[03/23 18:11:44    168s] ### analyze_m2_tracks starts on Thu Mar 23 18:11:44 2023 with memory = 2376.32 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:44    168s] ### report_initial_resource starts on Thu Mar 23 18:11:44 2023 with memory = 2376.32 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.87 [6]--
[03/23 18:11:44    168s] ### mark_pg_pins_accessibility starts on Thu Mar 23 18:11:44 2023 with memory = 2376.32 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:44    168s] ### set_net_region starts on Thu Mar 23 18:11:44 2023 with memory = 2376.32 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #Global routing data preparation is done on Thu Mar 23 18:11:44 2023
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2376.03 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] ### prepare_level starts on Thu Mar 23 18:11:44 2023 with memory = 2376.03 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### init level 1 starts on Thu Mar 23 18:11:44 2023 with memory = 2376.03 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:44    168s] ### Level 1 hgrid = 25 X 62
[03/23 18:11:44    168s] ### prepare_level_flow starts on Thu Mar 23 18:11:44 2023 with memory = 2376.03 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:44    168s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.99 [6]--
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #Global routing initialization is done on Thu Mar 23 18:11:44 2023
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2376.03 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #Route nets in 1/2 round...
[03/23 18:11:44    168s] #start global routing iteration 1...
[03/23 18:11:44    168s] ### init_flow_edge starts on Thu Mar 23 18:11:44 2023 with memory = 2376.03 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.30 [6]--
[03/23 18:11:44    168s] ### routing at level 1 (topmost level) iter 0
[03/23 18:11:44    168s] ### measure_qor starts on Thu Mar 23 18:11:44 2023 with memory = 2376.46 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### measure_congestion starts on Thu Mar 23 18:11:44 2023 with memory = 2376.46 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:44    168s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.88 [6]--
[03/23 18:11:44    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2376.54 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #start global routing iteration 2...
[03/23 18:11:44    168s] ### routing at level 1 (topmost level) iter 1
[03/23 18:11:44    168s] ### measure_qor starts on Thu Mar 23 18:11:44 2023 with memory = 2376.54 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### measure_congestion starts on Thu Mar 23 18:11:44 2023 with memory = 2376.54 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:44    168s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.26 [6]--
[03/23 18:11:44    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2376.54 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #start global routing iteration 3...
[03/23 18:11:44    168s] ### routing at level 1 (topmost level) iter 2
[03/23 18:11:44    168s] ### measure_qor starts on Thu Mar 23 18:11:44 2023 with memory = 2376.54 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### measure_congestion starts on Thu Mar 23 18:11:44 2023 with memory = 2376.54 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:44    168s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.39 [6]--
[03/23 18:11:44    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2376.54 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #start global routing iteration 4...
[03/23 18:11:44    168s] ### routing at level 1 (topmost level) iter 3
[03/23 18:11:44    168s] ### measure_qor starts on Thu Mar 23 18:11:44 2023 with memory = 2376.54 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### measure_congestion starts on Thu Mar 23 18:11:44 2023 with memory = 2376.54 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:44    168s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.10 [6]--
[03/23 18:11:44    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2376.54 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] #
[03/23 18:11:44    168s] #Route nets in 2/2 round...
[03/23 18:11:44    168s] #start global routing iteration 5...
[03/23 18:11:44    168s] ### init_flow_edge starts on Thu Mar 23 18:11:44 2023 with memory = 2376.54 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.85 [6]--
[03/23 18:11:44    168s] ### cal_flow starts on Thu Mar 23 18:11:44 2023 with memory = 2376.84 (MB), peak = 2635.17 (MB)
[03/23 18:11:44    168s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:44    168s] ### routing at level 1 (topmost level) iter 0
[03/23 18:11:45    169s] ### measure_qor starts on Thu Mar 23 18:11:45 2023 with memory = 2381.73 (MB), peak = 2635.17 (MB)
[03/23 18:11:45    169s] ### measure_congestion starts on Thu Mar 23 18:11:45 2023 with memory = 2381.73 (MB), peak = 2635.17 (MB)
[03/23 18:11:45    169s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:45    169s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.77 [6]--
[03/23 18:11:45    169s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2377.65 (MB), peak = 2635.17 (MB)
[03/23 18:11:45    169s] #
[03/23 18:11:45    169s] #start global routing iteration 6...
[03/23 18:11:45    169s] ### routing at level 1 (topmost level) iter 1
[03/23 18:11:45    169s] ### measure_qor starts on Thu Mar 23 18:11:45 2023 with memory = 2378.93 (MB), peak = 2635.17 (MB)
[03/23 18:11:45    169s] ### measure_congestion starts on Thu Mar 23 18:11:45 2023 with memory = 2378.93 (MB), peak = 2635.17 (MB)
[03/23 18:11:45    169s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:45    169s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.38 [6]--
[03/23 18:11:45    169s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2378.93 (MB), peak = 2635.17 (MB)
[03/23 18:11:45    169s] #
[03/23 18:11:45    169s] #start global routing iteration 7...
[03/23 18:11:45    169s] ### routing at level 1 (topmost level) iter 2
[03/23 18:11:46    170s] ### measure_qor starts on Thu Mar 23 18:11:46 2023 with memory = 2378.93 (MB), peak = 2635.17 (MB)
[03/23 18:11:46    170s] ### measure_congestion starts on Thu Mar 23 18:11:46 2023 with memory = 2378.93 (MB), peak = 2635.17 (MB)
[03/23 18:11:46    170s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.97 [6]--
[03/23 18:11:46    170s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.35 [6]--
[03/23 18:11:46    170s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2378.93 (MB), peak = 2635.17 (MB)
[03/23 18:11:46    170s] #
[03/23 18:11:46    170s] #start global routing iteration 8...
[03/23 18:11:46    170s] ### routing at level 1 (topmost level) iter 3
[03/23 18:11:47    170s] ### measure_qor starts on Thu Mar 23 18:11:47 2023 with memory = 2378.93 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    170s] ### measure_congestion starts on Thu Mar 23 18:11:47 2023 with memory = 2378.93 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    170s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.98 [6]--
[03/23 18:11:47    170s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.35 [6]--
[03/23 18:11:47    170s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2378.93 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    170s] #
[03/23 18:11:47    170s] ### route_end starts on Thu Mar 23 18:11:47 2023 with memory = 2378.93 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    170s] #
[03/23 18:11:47    170s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[03/23 18:11:47    170s] #Total number of routable nets = 2681.
[03/23 18:11:47    170s] #Total number of nets in the design = 2684.
[03/23 18:11:47    170s] #
[03/23 18:11:47    170s] #2681 routable nets have routed wires.
[03/23 18:11:47    170s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 18:11:47    170s] #19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 18:11:47    170s] #
[03/23 18:11:47    170s] #Routed nets constraints summary:
[03/23 18:11:47    170s] #------------------------------------------------
[03/23 18:11:47    170s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 18:11:47    170s] #------------------------------------------------
[03/23 18:11:47    170s] #      Default                  3            2659  
[03/23 18:11:47    170s] #------------------------------------------------
[03/23 18:11:47    170s] #        Total                  3            2659  
[03/23 18:11:47    170s] #------------------------------------------------
[03/23 18:11:47    170s] #
[03/23 18:11:47    170s] #Routing constraints summary of the whole design:
[03/23 18:11:47    170s] #------------------------------------------------
[03/23 18:11:47    170s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 18:11:47    170s] #------------------------------------------------
[03/23 18:11:47    170s] #      Default                 22            2659  
[03/23 18:11:47    170s] #------------------------------------------------
[03/23 18:11:47    170s] #        Total                 22            2659  
[03/23 18:11:47    170s] #------------------------------------------------
[03/23 18:11:47    170s] #
[03/23 18:11:47    170s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 18:11:47 2023 with memory = 2378.93 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    170s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.01 [6]--
[03/23 18:11:47    170s] ### cal_base_flow starts on Thu Mar 23 18:11:47 2023 with memory = 2378.93 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    170s] ### init_flow_edge starts on Thu Mar 23 18:11:47 2023 with memory = 2378.93 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    170s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.29 [6]--
[03/23 18:11:47    170s] ### cal_flow starts on Thu Mar 23 18:11:47 2023 with memory = 2379.37 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.99 [6]--
[03/23 18:11:47    171s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.05 [6]--
[03/23 18:11:47    171s] ### report_overcon starts on Thu Mar 23 18:11:47 2023 with memory = 2379.37 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] #
[03/23 18:11:47    171s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 18:11:47    171s] #
[03/23 18:11:47    171s] #                 OverCon       OverCon       OverCon       OverCon          
[03/23 18:11:47    171s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/23 18:11:47    171s] #     Layer        (1-27)       (28-54)       (55-81)      (82-108)   OverCon  Flow/Cap
[03/23 18:11:47    171s] #  ----------------------------------------------------------------------------------------
[03/23 18:11:47    171s] #  M2          289(18.9%)    223(14.6%)    233(15.3%)    162(10.6%)   (59.4%)     2.20  
[03/23 18:11:47    171s] #  M3          418(35.1%)      1(0.08%)      0(0.00%)     18(1.51%)   (36.7%)     0.74  
[03/23 18:11:47    171s] #  M4          309(24.3%)      8(0.63%)      0(0.00%)      0(0.00%)   (24.9%)     0.66  
[03/23 18:11:47    171s] #  ----------------------------------------------------------------------------------------
[03/23 18:11:47    171s] #     Total   1016(25.5%)    232(5.81%)    233(5.84%)    180(4.51%)   (41.6%)
[03/23 18:11:47    171s] #
[03/23 18:11:47    171s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 108
[03/23 18:11:47    171s] #  Overflow after GR: 10.95% H + 30.67% V
[03/23 18:11:47    171s] #
[03/23 18:11:47    171s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.94 [6]--
[03/23 18:11:47    171s] ### cal_base_flow starts on Thu Mar 23 18:11:47 2023 with memory = 2379.37 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] ### init_flow_edge starts on Thu Mar 23 18:11:47 2023 with memory = 2379.37 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.71 [6]--
[03/23 18:11:47    171s] ### cal_flow starts on Thu Mar 23 18:11:47 2023 with memory = 2379.37 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:47    171s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.94 [6]--
[03/23 18:11:47    171s] ### generate_cong_map_content starts on Thu Mar 23 18:11:47 2023 with memory = 2379.37 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] ### Sync with Inovus CongMap starts on Thu Mar 23 18:11:47 2023 with memory = 2379.37 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] #Hotspot report including placement blocked areas
[03/23 18:11:47    171s] OPERPROF: Starting HotSpotCal at level 1, MEM:3267.6M, EPOCH TIME: 1679609507.171762
[03/23 18:11:47    171s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 18:11:47    171s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/23 18:11:47    171s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 18:11:47    171s] [hotspot] |   M2(V)    |        322.00 |        323.00 |    -0.01    43.19   200.01   500.01 |
[03/23 18:11:47    171s] [hotspot] |   M3(H)    |        183.00 |        188.00 |    -0.01    -0.01   200.01   500.01 |
[03/23 18:11:47    171s] [hotspot] |   M4(V)    |         38.00 |        145.00 |    -0.01   446.39   200.01   500.01 |
[03/23 18:11:47    171s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 18:11:47    171s] [hotspot] |   worst    | (M2)   322.00 | (M2)   323.00 |                                     |
[03/23 18:11:47    171s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 18:11:47    171s] [hotspot] | all layers |        330.00 |        335.00 |                                     |
[03/23 18:11:47    171s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 18:11:47    171s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 330.00, normalized total congestion hotspot area = 335.00 (area is in unit of 4 std-cell row bins)
[03/23 18:11:47    171s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 330.00/335.00 (area is in unit of 4 std-cell row bins)
[03/23 18:11:47    171s] [hotspot] max/total 330.00/335.00, big hotspot (>10) total 330.00
[03/23 18:11:47    171s] [hotspot] top 4 congestion hotspot bounding boxes and scores of all layers hotspot
[03/23 18:11:47    171s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:47    171s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:11:47    171s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:47    171s] [hotspot] |  1  |    -0.01    -0.01   200.01   500.01 |      335.00   |
[03/23 18:11:47    171s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:47    171s] [hotspot] |  2  |    -0.01    -0.01    28.79    14.39 |        2.00   |
[03/23 18:11:47    171s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:47    171s] [hotspot] |  3  |   143.99    -0.01   172.79    14.39 |        2.00   |
[03/23 18:11:47    171s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:47    171s] [hotspot] |  4  |   187.19    -0.01   200.01    14.39 |        1.00   |
[03/23 18:11:47    171s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:47    171s] Top 4 hotspots total area: 340.00
[03/23 18:11:47    171s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.018, MEM:3267.6M, EPOCH TIME: 1679609507.189803
[03/23 18:11:47    171s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.26 [6]--
[03/23 18:11:47    171s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.24 [6]--
[03/23 18:11:47    171s] ### update starts on Thu Mar 23 18:11:47 2023 with memory = 2378.80 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] #Complete Global Routing.
[03/23 18:11:47    171s] #Total number of nets with non-default rule or having extra spacing = 22
[03/23 18:11:47    171s] #Total wire length = 519924 um.
[03/23 18:11:47    171s] #Total half perimeter of net bounding box = 61268 um.
[03/23 18:11:47    171s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:11:47    171s] #Total wire length on LAYER M2 = 471351 um.
[03/23 18:11:47    171s] #Total wire length on LAYER M3 = 28657 um.
[03/23 18:11:47    171s] #Total wire length on LAYER M4 = 19917 um.
[03/23 18:11:47    171s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:11:47    171s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:11:47    171s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:11:47    171s] #Total wire length on LAYER LM = 0 um.
[03/23 18:11:47    171s] #Total number of vias = 17549
[03/23 18:11:47    171s] #Total number of multi-cut vias = 5 (  0.0%)
[03/23 18:11:47    171s] #Total number of single cut vias = 17544 (100.0%)
[03/23 18:11:47    171s] #Up-Via Summary (total 17549):
[03/23 18:11:47    171s] #                   single-cut          multi-cut      Total
[03/23 18:11:47    171s] #-----------------------------------------------------------
[03/23 18:11:47    171s] # M1              8825 ( 99.9%)         5 (  0.1%)       8830
[03/23 18:11:47    171s] # M2              5656 (100.0%)         0 (  0.0%)       5656
[03/23 18:11:47    171s] # M3              3063 (100.0%)         0 (  0.0%)       3063
[03/23 18:11:47    171s] #-----------------------------------------------------------
[03/23 18:11:47    171s] #                17544 (100.0%)         5 (  0.0%)      17549 
[03/23 18:11:47    171s] #
[03/23 18:11:47    171s] #Total number of involved regular nets 319
[03/23 18:11:47    171s] #Maximum src to sink distance  1215.1
[03/23 18:11:47    171s] #Average of max src_to_sink distance  426.1
[03/23 18:11:47    171s] #Average of ave src_to_sink distance  309.8
[03/23 18:11:47    171s] #Total number of involved priority nets 3
[03/23 18:11:47    171s] #Maximum src to sink distance for priority net 204.1
[03/23 18:11:47    171s] #Average of max src_to_sink distance for priority net 150.9
[03/23 18:11:47    171s] #Average of ave src_to_sink distance for priority net 114.9
[03/23 18:11:47    171s] ### update cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.38 [6]--
[03/23 18:11:47    171s] ### report_overcon starts on Thu Mar 23 18:11:47 2023 with memory = 2381.63 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:47    171s] ### report_overcon starts on Thu Mar 23 18:11:47 2023 with memory = 2381.63 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] #Max overcon = 108 tracks.
[03/23 18:11:47    171s] #Total overcon = 41.62%.
[03/23 18:11:47    171s] #Worst layer Gcell overcon rate = 36.72%.
[03/23 18:11:47    171s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.98 [6]--
[03/23 18:11:47    171s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.11 [6]--
[03/23 18:11:47    171s] ### global_route design signature (30): route=333455704 net_attr=1839709504
[03/23 18:11:47    171s] #
[03/23 18:11:47    171s] #Global routing statistics:
[03/23 18:11:47    171s] #Cpu time = 00:00:03
[03/23 18:11:47    171s] #Elapsed time = 00:00:03
[03/23 18:11:47    171s] #Increased memory = 4.83 (MB)
[03/23 18:11:47    171s] #Total memory = 2378.80 (MB)
[03/23 18:11:47    171s] #Peak memory = 2635.17 (MB)
[03/23 18:11:47    171s] #
[03/23 18:11:47    171s] #Finished global routing on Thu Mar 23 18:11:47 2023
[03/23 18:11:47    171s] #
[03/23 18:11:47    171s] #
[03/23 18:11:47    171s] ### Time Record (Global Routing) is uninstalled.
[03/23 18:11:47    171s] ### Time Record (Data Preparation) is installed.
[03/23 18:11:47    171s] ### Time Record (Data Preparation) is uninstalled.
[03/23 18:11:47    171s] ### track-assign external-init starts on Thu Mar 23 18:11:47 2023 with memory = 2378.80 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] ### Time Record (Track Assignment) is installed.
[03/23 18:11:47    171s] ### Time Record (Track Assignment) is uninstalled.
[03/23 18:11:47    171s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.22 [6]--
[03/23 18:11:47    171s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2378.80 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] ### track-assign engine-init starts on Thu Mar 23 18:11:47 2023 with memory = 2378.80 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] ### Time Record (Track Assignment) is installed.
[03/23 18:11:47    171s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.21 [6]--
[03/23 18:11:47    171s] ### track-assign core-engine starts on Thu Mar 23 18:11:47 2023 with memory = 2378.80 (MB), peak = 2635.17 (MB)
[03/23 18:11:47    171s] #Start Track Assignment.
[03/23 18:11:48    172s] #Done with 2680 horizontal wires in 2 hboxes and 5810 vertical wires in 1 hboxes.
[03/23 18:11:49    173s] #Done with 704 horizontal wires in 2 hboxes and 1242 vertical wires in 1 hboxes.
[03/23 18:11:49    173s] #Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 1 hboxes.
[03/23 18:11:49    173s] #
[03/23 18:11:49    173s] #Track assignment summary:
[03/23 18:11:49    173s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/23 18:11:49    173s] #------------------------------------------------------------------------
[03/23 18:11:49    173s] # M2        468034.14 	150.59%  	134.88% 	  1.56%
[03/23 18:11:49    173s] # M3         25063.46 	 79.19%  	  2.15% 	  0.07%
[03/23 18:11:49    173s] # M4         18137.60 	 10.48%  	  0.00% 	  0.00%
[03/23 18:11:49    173s] #------------------------------------------------------------------------
[03/23 18:11:49    173s] # All      511235.20  	142.12% 	123.59% 	  0.00%
[03/23 18:11:49    173s] #Complete Track Assignment.
[03/23 18:11:49    173s] #Total number of nets with non-default rule or having extra spacing = 22
[03/23 18:11:49    173s] #Total wire length = 518034 um.
[03/23 18:11:49    173s] #Total half perimeter of net bounding box = 61268 um.
[03/23 18:11:49    173s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:11:49    173s] #Total wire length on LAYER M2 = 471078 um.
[03/23 18:11:49    173s] #Total wire length on LAYER M3 = 27288 um.
[03/23 18:11:49    173s] #Total wire length on LAYER M4 = 19668 um.
[03/23 18:11:49    173s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:11:49    173s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:11:49    173s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:11:49    173s] #Total wire length on LAYER LM = 0 um.
[03/23 18:11:49    173s] #Total number of vias = 17549
[03/23 18:11:49    173s] #Total number of multi-cut vias = 5 (  0.0%)
[03/23 18:11:49    173s] #Total number of single cut vias = 17544 (100.0%)
[03/23 18:11:49    173s] #Up-Via Summary (total 17549):
[03/23 18:11:49    173s] #                   single-cut          multi-cut      Total
[03/23 18:11:49    173s] #-----------------------------------------------------------
[03/23 18:11:49    173s] # M1              8825 ( 99.9%)         5 (  0.1%)       8830
[03/23 18:11:49    173s] # M2              5656 (100.0%)         0 (  0.0%)       5656
[03/23 18:11:49    173s] # M3              3063 (100.0%)         0 (  0.0%)       3063
[03/23 18:11:49    173s] #-----------------------------------------------------------
[03/23 18:11:49    173s] #                17544 (100.0%)         5 (  0.0%)      17549 
[03/23 18:11:49    173s] #
[03/23 18:11:49    173s] ### track_assign design signature (33): route=1390899752
[03/23 18:11:49    173s] ### track-assign core-engine cpu:00:00:03, real:00:00:03, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:49    173s] ### Time Record (Track Assignment) is uninstalled.
[03/23 18:11:49    173s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2380.21 (MB), peak = 2635.17 (MB)
[03/23 18:11:49    173s] #
[03/23 18:11:49    173s] #Start post global route fixing for timing critical nets ...
[03/23 18:11:49    173s] #
[03/23 18:11:49    173s] ### update_timing_after_routing starts on Thu Mar 23 18:11:49 2023 with memory = 2380.21 (MB), peak = 2635.17 (MB)
[03/23 18:11:49    173s] ### Time Record (Timing Data Generation) is installed.
[03/23 18:11:49    173s] #* Updating design timing data...
[03/23 18:11:49    173s] #Extracting RC...
[03/23 18:11:49    173s] Un-suppress "**WARN ..." messages.
[03/23 18:11:49    173s] #
[03/23 18:11:49    173s] #Start tQuantus RC extraction...
[03/23 18:11:49    173s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[03/23 18:11:49    173s] #Extract in track assign mode
[03/23 18:11:49    173s] #Start building rc corner(s)...
[03/23 18:11:49    173s] #Number of RC Corner = 1
[03/23 18:11:49    173s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 18:11:49    173s] #M1 -> M1 (1)
[03/23 18:11:49    173s] #M2 -> M2 (2)
[03/23 18:11:49    173s] #M3 -> M3 (3)
[03/23 18:11:49    173s] #M4 -> M4 (4)
[03/23 18:11:49    173s] #M5 -> M5 (5)
[03/23 18:11:49    173s] #M6 -> M6 (6)
[03/23 18:11:49    173s] #MQ -> MQ (7)
[03/23 18:11:49    173s] #LM -> LM (8)
[03/23 18:11:49    173s] #SADV_On
[03/23 18:11:49    173s] # Corner(s) : 
[03/23 18:11:49    173s] #rc-typ [25.00]
[03/23 18:11:50    174s] # Corner id: 0
[03/23 18:11:50    174s] # Layout Scale: 1.000000
[03/23 18:11:50    174s] # Has Metal Fill model: yes
[03/23 18:11:50    174s] # Temperature was set
[03/23 18:11:50    174s] # Temperature : 25.000000
[03/23 18:11:50    174s] # Ref. Temp   : 25.000000
[03/23 18:11:50    174s] #SADV_Off
[03/23 18:11:50    174s] #total pattern=120 [8, 324]
[03/23 18:11:50    174s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 18:11:50    174s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 18:11:50    174s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 18:11:50    174s] #number model r/c [1,1] [8,324] read
[03/23 18:11:50    174s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2382.65 (MB), peak = 2635.17 (MB)
[03/23 18:11:50    174s] #Finish check_net_pin_list step Enter extract
[03/23 18:11:50    174s] #Start init net ripin tree building
[03/23 18:11:50    174s] #Finish init net ripin tree building
[03/23 18:11:50    174s] #Cpu time = 00:00:00
[03/23 18:11:50    174s] #Elapsed time = 00:00:00
[03/23 18:11:50    174s] #Increased memory = 0.10 (MB)
[03/23 18:11:50    174s] #Total memory = 2386.87 (MB)
[03/23 18:11:50    174s] #Peak memory = 2635.17 (MB)
[03/23 18:11:50    174s] #Using multithreading with 6 threads.
[03/23 18:11:50    174s] #begin processing metal fill model file
[03/23 18:11:50    174s] #end processing metal fill model file
[03/23 18:11:50    174s] ### track-assign external-init starts on Thu Mar 23 18:11:50 2023 with memory = 2386.87 (MB), peak = 2635.17 (MB)
[03/23 18:11:50    174s] ### Time Record (Track Assignment) is installed.
[03/23 18:11:50    174s] ### Time Record (Track Assignment) is uninstalled.
[03/23 18:11:50    174s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.73 [6]--
[03/23 18:11:50    174s] ### track-assign engine-init starts on Thu Mar 23 18:11:50 2023 with memory = 2386.87 (MB), peak = 2635.17 (MB)
[03/23 18:11:50    174s] ### Time Record (Track Assignment) is installed.
[03/23 18:11:50    174s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.25 [6]--
[03/23 18:11:50    174s] #
[03/23 18:11:50    174s] #Start Post Track Assignment Wire Spread.
[03/23 18:11:51    175s] #Done with 207 horizontal wires in 2 hboxes and 541 vertical wires in 1 hboxes.
[03/23 18:11:51    175s] #Complete Post Track Assignment Wire Spread.
[03/23 18:11:51    175s] #
[03/23 18:11:51    175s] ### Time Record (Track Assignment) is uninstalled.
[03/23 18:11:51    175s] #Length limit = 200 pitches
[03/23 18:11:51    175s] #opt mode = 2
[03/23 18:11:51    175s] #Finish check_net_pin_list step Fix net pin list
[03/23 18:11:51    175s] #Start generate extraction boxes.
[03/23 18:11:51    175s] #
[03/23 18:11:51    175s] #Extract using 30 x 30 Hboxes
[03/23 18:11:51    175s] #3x4 initial hboxes
[03/23 18:11:51    175s] #Use area based hbox pruning.
[03/23 18:11:51    175s] #0/0 hboxes pruned.
[03/23 18:11:51    175s] #Complete generating extraction boxes.
[03/23 18:11:51    175s] #Extract 6 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 18:11:51    175s] #Process 0 special clock nets for rc extraction
[03/23 18:11:51    175s] #Total 2681 nets were built. 4381 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 18:11:51    176s] #Run Statistics for Extraction:
[03/23 18:11:51    176s] #   Cpu time = 00:00:01, elapsed time = 00:00:00 .
[03/23 18:11:51    176s] #   Increased memory =    85.64 (MB), total memory =  2476.92 (MB), peak memory =  2635.17 (MB)
[03/23 18:11:51    176s] #
[03/23 18:11:51    176s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[03/23 18:11:51    176s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2423.41 (MB), peak = 2635.17 (MB)
[03/23 18:11:51    176s] #RC Statistics: 18374 Res, 15042 Ground Cap, 903 XCap (Edge to Edge)
[03/23 18:11:51    176s] #RC V/H edge ratio: 0.35, Avg V/H Edge Length: 1360.48 (13575), Avg L-Edge Length: 17398.28 (1970)
[03/23 18:11:51    176s] #Register nets and terms for rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_ZABnLR.rcdb.d
[03/23 18:11:52    176s] #Finish registering nets and terms for rcdb.
[03/23 18:11:52    176s] #Start writing RC data.
[03/23 18:11:52    176s] #Finish writing RC data
[03/23 18:11:52    176s] #Finish writing rcdb with 24544 nodes, 21863 edges, and 2696 xcaps
[03/23 18:11:52    176s] #4381 inserted nodes are removed
[03/23 18:11:52    176s] ### track-assign external-init starts on Thu Mar 23 18:11:52 2023 with memory = 2425.48 (MB), peak = 2635.17 (MB)
[03/23 18:11:52    176s] ### Time Record (Track Assignment) is installed.
[03/23 18:11:52    176s] ### Time Record (Track Assignment) is uninstalled.
[03/23 18:11:52    176s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.13 [6]--
[03/23 18:11:52    176s] ### track-assign engine-init starts on Thu Mar 23 18:11:52 2023 with memory = 2425.48 (MB), peak = 2635.17 (MB)
[03/23 18:11:52    176s] ### Time Record (Track Assignment) is installed.
[03/23 18:11:52    176s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.08 [6]--
[03/23 18:11:52    176s] #Remove Post Track Assignment Wire Spread
[03/23 18:11:52    176s] ### Time Record (Track Assignment) is uninstalled.
[03/23 18:11:52    176s] Restoring parasitic data from file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_ZABnLR.rcdb.d' ...
[03/23 18:11:52    176s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_ZABnLR.rcdb.d' for reading (mem: 3360.590M)
[03/23 18:11:52    176s] Reading RCDB with compressed RC data.
[03/23 18:11:52    176s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_ZABnLR.rcdb.d' for content verification (mem: 3360.590M)
[03/23 18:11:52    176s] Reading RCDB with compressed RC data.
[03/23 18:11:52    176s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_ZABnLR.rcdb.d': 0 access done (mem: 3360.590M)
[03/23 18:11:52    176s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_ZABnLR.rcdb.d': 0 access done (mem: 3360.590M)
[03/23 18:11:52    176s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3360.590M)
[03/23 18:11:52    176s] Following multi-corner parasitics specified:
[03/23 18:11:52    176s] 	/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_ZABnLR.rcdb.d (rcdb)
[03/23 18:11:52    176s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_ZABnLR.rcdb.d' for reading (mem: 3360.590M)
[03/23 18:11:52    176s] Reading RCDB with compressed RC data.
[03/23 18:11:52    176s] 		Cell PE_top has rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_ZABnLR.rcdb.d specified
[03/23 18:11:52    176s] Cell PE_top, hinst 
[03/23 18:11:52    176s] processing rcdb (/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_ZABnLR.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 18:11:52    176s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_ZABnLR.rcdb.d': 0 access done (mem: 3376.590M)
[03/23 18:11:52    176s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3328.590M)
[03/23 18:11:52    176s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_8287B3.rcdb.d/PE_top.rcdb.d' for reading (mem: 3328.590M)
[03/23 18:11:52    176s] Reading RCDB with compressed RC data.
[03/23 18:11:52    176s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_8287B3.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3328.590M)
[03/23 18:11:52    176s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=3328.590M)
[03/23 18:11:52    176s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 3328.590M)
[03/23 18:11:52    176s] #
[03/23 18:11:52    176s] #Restore RCDB.
[03/23 18:11:52    176s] ### track-assign external-init starts on Thu Mar 23 18:11:52 2023 with memory = 2424.55 (MB), peak = 2635.17 (MB)
[03/23 18:11:52    176s] ### Time Record (Track Assignment) is installed.
[03/23 18:11:52    176s] ### Time Record (Track Assignment) is uninstalled.
[03/23 18:11:52    176s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.68 [6]--
[03/23 18:11:52    176s] ### track-assign engine-init starts on Thu Mar 23 18:11:52 2023 with memory = 2424.55 (MB), peak = 2635.17 (MB)
[03/23 18:11:52    176s] ### Time Record (Track Assignment) is installed.
[03/23 18:11:52    176s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.24 [6]--
[03/23 18:11:52    176s] #Remove Post Track Assignment Wire Spread
[03/23 18:11:52    176s] ### Time Record (Track Assignment) is uninstalled.
[03/23 18:11:52    176s] #
[03/23 18:11:52    176s] #Complete tQuantus RC extraction.
[03/23 18:11:52    176s] #Cpu time = 00:00:03
[03/23 18:11:52    176s] #Elapsed time = 00:00:03
[03/23 18:11:52    176s] #Increased memory = 39.62 (MB)
[03/23 18:11:52    176s] #Total memory = 2419.84 (MB)
[03/23 18:11:52    176s] #Peak memory = 2635.17 (MB)
[03/23 18:11:52    176s] #
[03/23 18:11:52    176s] Un-suppress "**WARN ..." messages.
[03/23 18:11:52    176s] #RC Extraction Completed...
[03/23 18:11:52    176s] ### update_timing starts on Thu Mar 23 18:11:52 2023 with memory = 2419.84 (MB), peak = 2635.17 (MB)
[03/23 18:11:52    176s] AAE_INFO: switching -siAware from false to true ...
[03/23 18:11:52    177s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/23 18:11:52    177s] ### generate_timing_data starts on Thu Mar 23 18:11:52 2023 with memory = 2402.11 (MB), peak = 2635.17 (MB)
[03/23 18:11:52    177s] #Reporting timing...
[03/23 18:11:52    177s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/23 18:11:53    177s] ### report_timing starts on Thu Mar 23 18:11:53 2023 with memory = 2407.95 (MB), peak = 2635.17 (MB)
[03/23 18:11:53    178s] ### report_timing cpu:00:00:02, real:00:00:01, mem:2.5 GB, peak:2.6 GB --2.31 [6]--
[03/23 18:11:53    179s] #Normalized TNS: -1504.536 -> -1003.024, r2r -682.615 -> -455.077, unit 1000.000, clk period 1.500 (ns)
[03/23 18:11:53    179s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2491.71 (MB), peak = 2635.17 (MB)
[03/23 18:11:53    179s] #Library Standard Delay: 22.70ps
[03/23 18:11:53    179s] #Slack threshold: 0.00ps
[03/23 18:11:53    179s] ### generate_net_cdm_timing starts on Thu Mar 23 18:11:53 2023 with memory = 2491.71 (MB), peak = 2635.17 (MB)
[03/23 18:11:53    179s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --2.40 [6]--
[03/23 18:11:53    179s] #*** Analyzed 1032 timing critical paths, and collected 555.
[03/23 18:11:53    179s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2492.32 (MB), peak = 2635.17 (MB)
[03/23 18:11:53    179s] ### Use bna from skp: 0
[03/23 18:11:53    179s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2492.98 (MB), peak = 2635.17 (MB)
[03/23 18:11:53    179s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[03/23 18:11:54    179s] Worst slack reported in the design = -4.079974 (late)
[03/23 18:11:54    179s] *** writeDesignTiming (0:00:00.2) ***
[03/23 18:11:54    179s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2493.21 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] Un-suppress "**WARN ..." messages.
[03/23 18:11:54    179s] ### generate_timing_data cpu:00:00:02, real:00:00:01, mem:2.4 GB, peak:2.6 GB --1.96 [6]--
[03/23 18:11:54    179s] #Number of victim nets: 0
[03/23 18:11:54    179s] #Number of aggressor nets: 0
[03/23 18:11:54    179s] #Number of weak nets: 382
[03/23 18:11:54    179s] #Number of critical nets: 789
[03/23 18:11:54    179s] #	level 1 [-9434.9,  -56.8]: 735 nets
[03/23 18:11:54    179s] #	level 2 [-8309.8, -1000.0]: 27 nets
[03/23 18:11:54    179s] #	level 3 [-9434.9, -1000.0]: 27 nets
[03/23 18:11:54    179s] #Total number of nets: 2681
[03/23 18:11:54    179s] ### update_timing cpu:00:00:03, real:00:00:01, mem:2.4 GB, peak:2.6 GB --1.91 [6]--
[03/23 18:11:54    179s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 18:11:54    179s] ### update_timing_after_routing cpu:00:00:06, real:00:00:04, mem:2.4 GB, peak:2.6 GB --1.36 [6]--
[03/23 18:11:54    179s] #Total number of significant detoured timing critical nets is 22
[03/23 18:11:54    179s] #Total number of selected detoured timing critical nets is 22
[03/23 18:11:54    179s] #Setup timing driven post global route constraints on 815 nets
[03/23 18:11:54    179s] #3 critical nets are selected for extra spacing.
[03/23 18:11:54    179s] #Only one existing metal stack or more than three stacks, skip layer assignment!
[03/23 18:11:54    179s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 18:11:54 2023 with memory = 2493.36 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.01 [6]--
[03/23 18:11:54    179s] ### cal_base_flow starts on Thu Mar 23 18:11:54 2023 with memory = 2493.36 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] ### init_flow_edge starts on Thu Mar 23 18:11:54 2023 with memory = 2493.36 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.13 [6]--
[03/23 18:11:54    179s] ### cal_flow starts on Thu Mar 23 18:11:54 2023 with memory = 2493.37 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:54    179s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.02 [6]--
[03/23 18:11:54    179s] ### report_overcon starts on Thu Mar 23 18:11:54 2023 with memory = 2493.37 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] #
[03/23 18:11:54    179s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 18:11:54    179s] #
[03/23 18:11:54    179s] #                 OverCon       OverCon       OverCon       OverCon          
[03/23 18:11:54    179s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/23 18:11:54    179s] #     Layer        (1-27)       (28-54)       (55-81)      (82-108)   OverCon  Flow/Cap
[03/23 18:11:54    179s] #  ----------------------------------------------------------------------------------------
[03/23 18:11:54    179s] #  M2          292(19.1%)    223(14.6%)    232(15.2%)    159(10.4%)   (59.3%)     2.19  
[03/23 18:11:54    179s] #  M3          417(35.0%)      1(0.08%)      0(0.00%)     18(1.51%)   (36.6%)     0.74  
[03/23 18:11:54    179s] #  M4          306(24.0%)     14(1.10%)      0(0.00%)      0(0.00%)   (25.1%)     0.66  
[03/23 18:11:54    179s] #  ----------------------------------------------------------------------------------------
[03/23 18:11:54    179s] #     Total   1015(25.4%)    238(5.96%)    232(5.81%)    177(4.43%)   (41.6%)
[03/23 18:11:54    179s] #
[03/23 18:11:54    179s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 108
[03/23 18:11:54    179s] #  Overflow after GR: 10.92% H + 30.72% V
[03/23 18:11:54    179s] #
[03/23 18:11:54    179s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:54    179s] ### cal_base_flow starts on Thu Mar 23 18:11:54 2023 with memory = 2493.37 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] ### init_flow_edge starts on Thu Mar 23 18:11:54 2023 with memory = 2493.37 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.07 [6]--
[03/23 18:11:54    179s] ### cal_flow starts on Thu Mar 23 18:11:54 2023 with memory = 2493.36 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:54    179s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.01 [6]--
[03/23 18:11:54    179s] ### generate_cong_map_content starts on Thu Mar 23 18:11:54 2023 with memory = 2493.36 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] ### Sync with Inovus CongMap starts on Thu Mar 23 18:11:54 2023 with memory = 2493.37 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] #Hotspot report including placement blocked areas
[03/23 18:11:54    179s] OPERPROF: Starting HotSpotCal at level 1, MEM:3426.3M, EPOCH TIME: 1679609514.411246
[03/23 18:11:54    179s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 18:11:54    179s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/23 18:11:54    179s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 18:11:54    179s] [hotspot] |   M2(V)    |        322.00 |        323.00 |    -0.01    43.19   200.01   500.01 |
[03/23 18:11:54    179s] [hotspot] |   M3(H)    |        184.00 |        189.00 |    -0.01    -0.01   200.01   500.01 |
[03/23 18:11:54    179s] [hotspot] |   M4(V)    |         39.00 |        147.00 |    -0.01   446.39   200.01   500.01 |
[03/23 18:11:54    179s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 18:11:54    179s] [hotspot] |   worst    | (M2)   322.00 | (M2)   323.00 |                                     |
[03/23 18:11:54    179s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 18:11:54    179s] [hotspot] | all layers |        330.00 |        335.00 |                                     |
[03/23 18:11:54    179s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 18:11:54    179s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 330.00, normalized total congestion hotspot area = 335.00 (area is in unit of 4 std-cell row bins)
[03/23 18:11:54    179s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 330.00/335.00 (area is in unit of 4 std-cell row bins)
[03/23 18:11:54    179s] [hotspot] max/total 330.00/335.00, big hotspot (>10) total 330.00
[03/23 18:11:54    179s] [hotspot] top 4 congestion hotspot bounding boxes and scores of all layers hotspot
[03/23 18:11:54    179s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:54    179s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 18:11:54    179s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:54    179s] [hotspot] |  1  |    -0.01    -0.01   200.01   500.01 |      335.00   |
[03/23 18:11:54    179s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:54    179s] [hotspot] |  2  |    -0.01    -0.01    28.79    14.39 |        2.00   |
[03/23 18:11:54    179s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:54    179s] [hotspot] |  3  |   143.99    -0.01   172.79    14.39 |        2.00   |
[03/23 18:11:54    179s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:54    179s] [hotspot] |  4  |   187.19    -0.01   200.01    14.39 |        1.00   |
[03/23 18:11:54    179s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 18:11:54    179s] Top 4 hotspots total area: 340.00
[03/23 18:11:54    179s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.018, MEM:3426.3M, EPOCH TIME: 1679609514.429664
[03/23 18:11:54    179s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.14 [6]--
[03/23 18:11:54    179s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.14 [6]--
[03/23 18:11:54    179s] ### update starts on Thu Mar 23 18:11:54 2023 with memory = 2492.74 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] ### update cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.33 [6]--
[03/23 18:11:54    179s] ### report_overcon starts on Thu Mar 23 18:11:54 2023 with memory = 2492.74 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:54    179s] ### report_overcon starts on Thu Mar 23 18:11:54 2023 with memory = 2492.74 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    179s] #Max overcon = 108 tracks.
[03/23 18:11:54    179s] #Total overcon = 41.64%.
[03/23 18:11:54    179s] #Worst layer Gcell overcon rate = 36.64%.
[03/23 18:11:54    179s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --0.99 [6]--
[03/23 18:11:54    179s] #
[03/23 18:11:54    179s] #----------------------------------------------------
[03/23 18:11:54    179s] # Summary of active signal nets routing constraints
[03/23 18:11:54    179s] #+--------------------------+-----------+
[03/23 18:11:54    179s] #| Avoid Detour             |        22 |
[03/23 18:11:54    179s] #| Prefer Extra Space       |         3 |
[03/23 18:11:54    179s] #+--------------------------+-----------+
[03/23 18:11:54    179s] #
[03/23 18:11:54    179s] #----------------------------------------------------
[03/23 18:11:54    180s] #Complete Global Routing.
[03/23 18:11:54    180s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 18:11:54    180s] #Total wire length = 516930 um.
[03/23 18:11:54    180s] #Total half perimeter of net bounding box = 61268 um.
[03/23 18:11:54    180s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:11:54    180s] #Total wire length on LAYER M2 = 469159 um.
[03/23 18:11:54    180s] #Total wire length on LAYER M3 = 27325 um.
[03/23 18:11:54    180s] #Total wire length on LAYER M4 = 20446 um.
[03/23 18:11:54    180s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:11:54    180s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:11:54    180s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:11:54    180s] #Total wire length on LAYER LM = 0 um.
[03/23 18:11:54    180s] #Total number of vias = 17636
[03/23 18:11:54    180s] #Total number of multi-cut vias = 5 (  0.0%)
[03/23 18:11:54    180s] #Total number of single cut vias = 17631 (100.0%)
[03/23 18:11:54    180s] #Up-Via Summary (total 17636):
[03/23 18:11:54    180s] #                   single-cut          multi-cut      Total
[03/23 18:11:54    180s] #-----------------------------------------------------------
[03/23 18:11:54    180s] # M1              8825 ( 99.9%)         5 (  0.1%)       8830
[03/23 18:11:54    180s] # M2              5667 (100.0%)         0 (  0.0%)       5667
[03/23 18:11:54    180s] # M3              3139 (100.0%)         0 (  0.0%)       3139
[03/23 18:11:54    180s] #-----------------------------------------------------------
[03/23 18:11:54    180s] #                17631 (100.0%)         5 (  0.0%)      17636 
[03/23 18:11:54    180s] #
[03/23 18:11:54    180s] #Total number of involved regular nets 334
[03/23 18:11:54    180s] #Maximum src to sink distance  1519.6
[03/23 18:11:54    180s] #Average of max src_to_sink distance  441.7
[03/23 18:11:54    180s] #Average of ave src_to_sink distance  323.9
[03/23 18:11:54    180s] #Total number of involved priority nets 22
[03/23 18:11:54    180s] #Maximum src to sink distance for priority net 204.1
[03/23 18:11:54    180s] #Average of max src_to_sink distance for priority net 122.8
[03/23 18:11:54    180s] #Average of ave src_to_sink distance for priority net 79.9
[03/23 18:11:54    180s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2492.72 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    180s] ### run_free_timing_graph starts on Thu Mar 23 18:11:54 2023 with memory = 2492.72 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    180s] ### Time Record (Timing Data Generation) is installed.
[03/23 18:11:54    180s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typAnalysis' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/23 18:11:54    180s] Type 'man IMPCTE-104' for more detail.
[03/23 18:11:54    180s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 18:11:54    180s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --0.96 [6]--
[03/23 18:11:54    180s] ### run_build_timing_graph starts on Thu Mar 23 18:11:54 2023 with memory = 2437.95 (MB), peak = 2635.17 (MB)
[03/23 18:11:54    180s] ### Time Record (Timing Data Generation) is installed.
[03/23 18:11:54    180s] Current (total cpu=0:03:00, real=0:08:16, peak res=2635.2M, current mem=2231.1M)
[03/23 18:11:54    180s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2242.1M, current mem=2242.1M)
[03/23 18:11:55    180s] Current (total cpu=0:03:01, real=0:08:17, peak res=2635.2M, current mem=2242.1M)
[03/23 18:11:55    180s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 18:11:55    180s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --1.00 [6]--
[03/23 18:11:55    180s] ### track-assign external-init starts on Thu Mar 23 18:11:55 2023 with memory = 2242.06 (MB), peak = 2635.17 (MB)
[03/23 18:11:55    180s] ### Time Record (Track Assignment) is installed.
[03/23 18:11:55    180s] ### Time Record (Track Assignment) is uninstalled.
[03/23 18:11:55    180s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --1.38 [6]--
[03/23 18:11:55    180s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2242.06 (MB), peak = 2635.17 (MB)
[03/23 18:11:55    180s] #* Importing design timing data...
[03/23 18:11:55    180s] #Number of victim nets: 0
[03/23 18:11:55    180s] #Number of aggressor nets: 0
[03/23 18:11:55    180s] #Number of weak nets: 382
[03/23 18:11:55    180s] #Number of critical nets: 789
[03/23 18:11:55    180s] #	level 1 [-9434.9,  -56.8]: 735 nets
[03/23 18:11:55    180s] #	level 2 [-8309.8, -1000.0]: 27 nets
[03/23 18:11:55    180s] #	level 3 [-9434.9, -1000.0]: 27 nets
[03/23 18:11:55    180s] #Total number of nets: 2681
[03/23 18:11:55    180s] ### track-assign engine-init starts on Thu Mar 23 18:11:55 2023 with memory = 2242.06 (MB), peak = 2635.17 (MB)
[03/23 18:11:55    180s] ### Time Record (Track Assignment) is installed.
[03/23 18:11:55    180s] #
[03/23 18:11:55    180s] #timing driven effort level: 3
[03/23 18:11:55    180s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --1.94 [6]--
[03/23 18:11:55    180s] ### track-assign core-engine starts on Thu Mar 23 18:11:55 2023 with memory = 2242.06 (MB), peak = 2635.17 (MB)
[03/23 18:11:55    180s] #Start Track Assignment With Timing Driven.
[03/23 18:11:55    180s] #Done with 59 horizontal wires in 2 hboxes and 534 vertical wires in 1 hboxes.
[03/23 18:11:55    181s] #Done with 7 horizontal wires in 2 hboxes and 60 vertical wires in 1 hboxes.
[03/23 18:11:55    181s] #Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 1 hboxes.
[03/23 18:11:55    181s] #
[03/23 18:11:55    181s] #Track assignment summary:
[03/23 18:11:55    181s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/23 18:11:55    181s] #------------------------------------------------------------------------
[03/23 18:11:55    181s] # M2        466111.14 	151.24%  	135.45% 	  1.60%
[03/23 18:11:55    181s] # M3         25133.46 	 78.46%  	  1.97% 	  0.07%
[03/23 18:11:55    181s] # M4         18926.00 	 12.46%  	  0.00% 	  0.00%
[03/23 18:11:55    181s] #------------------------------------------------------------------------
[03/23 18:11:55    181s] # All      510170.60  	142.50% 	123.85% 	  0.00%
[03/23 18:11:55    181s] #Complete Track Assignment With Timing Driven.
[03/23 18:11:55    181s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 18:11:55    181s] #Total wire length = 516915 um.
[03/23 18:11:55    181s] #Total half perimeter of net bounding box = 61268 um.
[03/23 18:11:55    181s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:11:55    181s] #Total wire length on LAYER M2 = 469150 um.
[03/23 18:11:55    181s] #Total wire length on LAYER M3 = 27315 um.
[03/23 18:11:55    181s] #Total wire length on LAYER M4 = 20450 um.
[03/23 18:11:55    181s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:11:55    181s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:11:55    181s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:11:55    181s] #Total wire length on LAYER LM = 0 um.
[03/23 18:11:55    181s] #Total number of vias = 17636
[03/23 18:11:55    181s] #Total number of multi-cut vias = 5 (  0.0%)
[03/23 18:11:55    181s] #Total number of single cut vias = 17631 (100.0%)
[03/23 18:11:55    181s] #Up-Via Summary (total 17636):
[03/23 18:11:55    181s] #                   single-cut          multi-cut      Total
[03/23 18:11:55    181s] #-----------------------------------------------------------
[03/23 18:11:55    181s] # M1              8825 ( 99.9%)         5 (  0.1%)       8830
[03/23 18:11:55    181s] # M2              5667 (100.0%)         0 (  0.0%)       5667
[03/23 18:11:55    181s] # M3              3139 (100.0%)         0 (  0.0%)       3139
[03/23 18:11:55    181s] #-----------------------------------------------------------
[03/23 18:11:55    181s] #                17631 (100.0%)         5 (  0.0%)      17636 
[03/23 18:11:55    181s] #
[03/23 18:11:55    181s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.6 GB --1.01 [6]--
[03/23 18:11:55    181s] ### Time Record (Track Assignment) is uninstalled.
[03/23 18:11:55    181s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2242.27 (MB), peak = 2635.17 (MB)
[03/23 18:11:55    181s] #
[03/23 18:11:55    181s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 18:11:55    181s] #Cpu time = 00:00:14
[03/23 18:11:55    181s] #Elapsed time = 00:00:11
[03/23 18:11:55    181s] #Increased memory = -124.27 (MB)
[03/23 18:11:55    181s] #Total memory = 2242.27 (MB)
[03/23 18:11:55    181s] #Peak memory = 2635.17 (MB)
[03/23 18:11:55    181s] #Using multithreading with 6 threads.
[03/23 18:11:55    181s] ### Time Record (Detail Routing) is installed.
[03/23 18:11:55    181s] #Start reading timing information from file .timing_file_137045.tif.gz ...
[03/23 18:11:55    181s] #Read in timing information for 68 ports, 2614 instances from timing file .timing_file_137045.tif.gz.
[03/23 18:11:55    181s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 18:11:55    181s] #
[03/23 18:11:55    181s] #Start Detail Routing..
[03/23 18:11:55    181s] #start initial detail routing ...
[03/23 18:11:55    181s] ### Design has 5 dirty nets, 3878 dirty-areas)
[03/23 18:24:09    984s] #   number of violations = 59451
[03/23 18:24:09    984s] #
[03/23 18:24:09    984s] #    By Layer and Type :
[03/23 18:24:09    984s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar ViaInPin   Totals
[03/23 18:24:09    984s] #	M1            0        0        0       87        0        0      698      785
[03/23 18:24:09    984s] #	M2            3     9295        1      511        0      431        0    10241
[03/23 18:24:09    984s] #	M3            4    26808       14     3358       96      156        0    30436
[03/23 18:24:09    984s] #	M4            0    17980        9        0        0        0        0    17989
[03/23 18:24:09    984s] #	Totals        7    54083       24     3956       96      587      698    59451
[03/23 18:24:09    984s] #598 out of 2614 instances (22.9%) need to be verified(marked ipoed), dirty area = 5.5%.
[03/23 18:24:09    984s] #73.8% of the total area is being checked for drcs
[03/23 18:24:12    990s] #73.8% of the total area was checked
[03/23 18:24:12    990s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:24:12    990s] #   number of violations = 3640
[03/23 18:24:12    990s] #
[03/23 18:24:12    990s] #    By Layer and Type :
[03/23 18:24:12    990s] #	          Short   CutSpc   CShort      Mar ViaInPin   Totals
[03/23 18:24:12    990s] #	M1            0        1        0        0      698      699
[03/23 18:24:12    990s] #	M2          586       25        0        0        0      611
[03/23 18:24:12    990s] #	M3         1505       91        5        1        0     1602
[03/23 18:24:12    990s] #	M4          728        0        0        0        0      728
[03/23 18:24:12    990s] #	Totals     2819      117        5        1      698     3640
[03/23 18:24:12    990s] #cpu time = 00:13:29, elapsed time = 00:12:16, memory = 2424.94 (MB), peak = 3112.18 (MB)
[03/23 18:24:12    990s] #start 1st optimization iteration ...
[03/23 18:27:20   1553s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:27:20   1553s] #   number of violations = 1866
[03/23 18:27:20   1553s] #
[03/23 18:27:20   1553s] #    By Layer and Type :
[03/23 18:27:20   1553s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[03/23 18:27:20   1553s] #	M1            0        0        0        0        0        0
[03/23 18:27:20   1553s] #	M2            2      205       24        1        0      232
[03/23 18:27:20   1553s] #	M3            5      506       91        6       13      621
[03/23 18:27:20   1553s] #	M4            1     1012        0        0        0     1013
[03/23 18:27:20   1553s] #	Totals        8     1723      115        7       13     1866
[03/23 18:27:20   1553s] #    number of process antenna violations = 413
[03/23 18:27:20   1553s] #cpu time = 00:09:23, elapsed time = 00:03:08, memory = 2654.79 (MB), peak = 3112.18 (MB)
[03/23 18:27:20   1554s] #start 2nd optimization iteration ...
[03/23 18:31:45   2014s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:31:45   2014s] #   number of violations = 1444
[03/23 18:31:45   2014s] #
[03/23 18:31:45   2014s] #    By Layer and Type :
[03/23 18:31:45   2014s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Totals
[03/23 18:31:45   2014s] #	M1            0        0        0        0        0        0        0
[03/23 18:31:45   2014s] #	M2            3      121        0       17        0        0      141
[03/23 18:31:45   2014s] #	M3            2      333        1       64        1        4      405
[03/23 18:31:45   2014s] #	M4            0      898        0        0        0        0      898
[03/23 18:31:45   2014s] #	Totals        5     1352        1       81        1        4     1444
[03/23 18:31:45   2014s] #    number of process antenna violations = 423
[03/23 18:31:46   2014s] #cpu time = 00:07:40, elapsed time = 00:04:26, memory = 2665.91 (MB), peak = 3112.18 (MB)
[03/23 18:31:46   2014s] #start 3rd optimization iteration ...
[03/23 18:33:42   2216s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:33:42   2216s] #   number of violations = 928
[03/23 18:33:42   2216s] #
[03/23 18:33:42   2216s] #    By Layer and Type :
[03/23 18:33:42   2216s] #	         MetSpc    Short   CutSpc      Mar   Totals
[03/23 18:33:42   2216s] #	M1            0        0        0        0        0
[03/23 18:33:42   2216s] #	M2            0       61        5        1       67
[03/23 18:33:42   2216s] #	M3            1      265       37        5      308
[03/23 18:33:42   2216s] #	M4            0      553        0        0      553
[03/23 18:33:42   2216s] #	Totals        1      879       42        6      928
[03/23 18:33:42   2216s] #    number of process antenna violations = 346
[03/23 18:33:43   2217s] #cpu time = 00:03:22, elapsed time = 00:01:57, memory = 2623.54 (MB), peak = 3112.18 (MB)
[03/23 18:33:43   2217s] #start 4th optimization iteration ...
[03/23 18:37:30   2903s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:37:30   2903s] #   number of violations = 354
[03/23 18:37:30   2903s] #
[03/23 18:37:30   2903s] #    By Layer and Type :
[03/23 18:37:30   2903s] #	          Short   CutSpc   CShort      Mar   Totals
[03/23 18:37:30   2903s] #	M1            0        0        0        0        0
[03/23 18:37:30   2903s] #	M2           19        2        0        0       21
[03/23 18:37:30   2903s] #	M3           77       20        1        1       99
[03/23 18:37:30   2903s] #	M4          234        0        0        0      234
[03/23 18:37:30   2903s] #	Totals      330       22        1        1      354
[03/23 18:37:30   2903s] #    number of process antenna violations = 267
[03/23 18:37:30   2903s] #cpu time = 00:11:26, elapsed time = 00:03:47, memory = 2607.34 (MB), peak = 3112.18 (MB)
[03/23 18:37:30   2904s] #start 5th optimization iteration ...
[03/23 18:38:15   3061s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:38:15   3061s] #   number of violations = 190
[03/23 18:38:15   3061s] #
[03/23 18:38:15   3061s] #    By Layer and Type :
[03/23 18:38:15   3061s] #	          Short   CutSpc   Totals
[03/23 18:38:15   3061s] #	M1            0        0        0
[03/23 18:38:15   3061s] #	M2           20        1       21
[03/23 18:38:15   3061s] #	M3           53        5       58
[03/23 18:38:15   3061s] #	M4          111        0      111
[03/23 18:38:15   3061s] #	Totals      184        6      190
[03/23 18:38:15   3061s] #    number of process antenna violations = 202
[03/23 18:38:15   3061s] #cpu time = 00:02:37, elapsed time = 00:00:45, memory = 2562.12 (MB), peak = 3112.18 (MB)
[03/23 18:38:15   3061s] #start 6th optimization iteration ...
[03/23 18:39:08   3188s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:39:08   3188s] #   number of violations = 147
[03/23 18:39:08   3188s] #
[03/23 18:39:08   3188s] #    By Layer and Type :
[03/23 18:39:08   3188s] #	          Short   CutSpc   Totals
[03/23 18:39:08   3188s] #	M1            0        0        0
[03/23 18:39:08   3188s] #	M2            6        0        6
[03/23 18:39:08   3188s] #	M3           52        6       58
[03/23 18:39:08   3188s] #	M4           83        0       83
[03/23 18:39:08   3188s] #	Totals      141        6      147
[03/23 18:39:08   3188s] #    number of process antenna violations = 209
[03/23 18:39:08   3188s] #cpu time = 00:02:07, elapsed time = 00:00:53, memory = 2583.20 (MB), peak = 3112.18 (MB)
[03/23 18:39:08   3189s] #start 7th optimization iteration ...
[03/23 18:39:48   3259s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:39:48   3259s] #   number of violations = 97
[03/23 18:39:48   3259s] #
[03/23 18:39:48   3259s] #    By Layer and Type :
[03/23 18:39:48   3259s] #	          Short   CutSpc   Totals
[03/23 18:39:48   3259s] #	M1            0        0        0
[03/23 18:39:48   3259s] #	M2            7        0        7
[03/23 18:39:48   3259s] #	M3           22        6       28
[03/23 18:39:48   3259s] #	M4           62        0       62
[03/23 18:39:48   3259s] #	Totals       91        6       97
[03/23 18:39:48   3259s] #    number of process antenna violations = 193
[03/23 18:39:48   3259s] #cpu time = 00:01:10, elapsed time = 00:00:39, memory = 2565.00 (MB), peak = 3112.18 (MB)
[03/23 18:39:48   3259s] #start 8th optimization iteration ...
[03/23 18:40:25   3329s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:40:25   3329s] #   number of violations = 71
[03/23 18:40:25   3329s] #
[03/23 18:40:25   3329s] #    By Layer and Type :
[03/23 18:40:25   3329s] #	          Short   CutSpc   Totals
[03/23 18:40:25   3329s] #	M1            0        0        0
[03/23 18:40:25   3329s] #	M2            5        1        6
[03/23 18:40:25   3329s] #	M3           20        4       24
[03/23 18:40:25   3329s] #	M4           41        0       41
[03/23 18:40:25   3329s] #	Totals       66        5       71
[03/23 18:40:25   3329s] #    number of process antenna violations = 191
[03/23 18:40:25   3329s] #cpu time = 00:01:09, elapsed time = 00:00:37, memory = 2546.94 (MB), peak = 3112.18 (MB)
[03/23 18:40:25   3329s] #start 9th optimization iteration ...
[03/23 18:40:40   3359s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:40:40   3359s] #   number of violations = 58
[03/23 18:40:40   3359s] #
[03/23 18:40:40   3359s] #    By Layer and Type :
[03/23 18:40:40   3359s] #	          Short   CutSpc   Totals
[03/23 18:40:40   3359s] #	M1            0        0        0
[03/23 18:40:40   3359s] #	M2            3        1        4
[03/23 18:40:40   3359s] #	M3           16        4       20
[03/23 18:40:40   3359s] #	M4           34        0       34
[03/23 18:40:40   3359s] #	Totals       53        5       58
[03/23 18:40:40   3359s] #    number of process antenna violations = 189
[03/23 18:40:40   3359s] #cpu time = 00:00:30, elapsed time = 00:00:15, memory = 2529.95 (MB), peak = 3112.18 (MB)
[03/23 18:40:40   3359s] #start 10th optimization iteration ...
[03/23 18:40:52   3380s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:40:52   3380s] #   number of violations = 50
[03/23 18:40:52   3380s] #
[03/23 18:40:52   3380s] #    By Layer and Type :
[03/23 18:40:52   3380s] #	          Short   CutSpc   Totals
[03/23 18:40:52   3380s] #	M1            0        0        0
[03/23 18:40:52   3380s] #	M2            1        0        1
[03/23 18:40:52   3380s] #	M3           18        2       20
[03/23 18:40:52   3380s] #	M4           29        0       29
[03/23 18:40:52   3380s] #	Totals       48        2       50
[03/23 18:40:52   3380s] #    number of process antenna violations = 191
[03/23 18:40:52   3380s] #cpu time = 00:00:21, elapsed time = 00:00:12, memory = 2513.59 (MB), peak = 3112.18 (MB)
[03/23 18:40:52   3380s] #start 11th optimization iteration ...
[03/23 18:41:35   3439s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:41:35   3439s] #   number of violations = 76
[03/23 18:41:35   3439s] #
[03/23 18:41:35   3439s] #    By Layer and Type :
[03/23 18:41:35   3439s] #	          Short   CutSpc      Mar   Totals
[03/23 18:41:35   3439s] #	M1            0        0        0        0
[03/23 18:41:35   3439s] #	M2            1        0        0        1
[03/23 18:41:35   3439s] #	M3           24        8        1       33
[03/23 18:41:35   3439s] #	M4           42        0        0       42
[03/23 18:41:35   3439s] #	Totals       67        8        1       76
[03/23 18:41:35   3439s] #    number of process antenna violations = 188
[03/23 18:41:35   3439s] #cpu time = 00:00:59, elapsed time = 00:00:42, memory = 2551.16 (MB), peak = 3112.18 (MB)
[03/23 18:41:35   3439s] #start 12th optimization iteration ...
[03/23 18:42:15   3494s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:42:15   3494s] #   number of violations = 44
[03/23 18:42:15   3494s] #
[03/23 18:42:15   3494s] #    By Layer and Type :
[03/23 18:42:15   3494s] #	          Short   CutSpc      Mar   Totals
[03/23 18:42:15   3494s] #	M1            0        0        0        0
[03/23 18:42:15   3494s] #	M2            1        1        1        3
[03/23 18:42:15   3494s] #	M3           11        1        0       12
[03/23 18:42:15   3494s] #	M4           29        0        0       29
[03/23 18:42:15   3494s] #	Totals       41        2        1       44
[03/23 18:42:15   3494s] #    number of process antenna violations = 194
[03/23 18:42:15   3494s] #cpu time = 00:00:55, elapsed time = 00:00:40, memory = 2537.20 (MB), peak = 3112.18 (MB)
[03/23 18:42:15   3494s] #start 13th optimization iteration ...
[03/23 18:42:51   3539s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:42:51   3539s] #   number of violations = 29
[03/23 18:42:51   3539s] #
[03/23 18:42:51   3539s] #    By Layer and Type :
[03/23 18:42:51   3539s] #	          Short   CutSpc   Totals
[03/23 18:42:51   3539s] #	M1            0        0        0
[03/23 18:42:51   3539s] #	M2            1        0        1
[03/23 18:42:51   3539s] #	M3            9        3       12
[03/23 18:42:51   3539s] #	M4           16        0       16
[03/23 18:42:51   3539s] #	Totals       26        3       29
[03/23 18:42:51   3539s] #    number of process antenna violations = 189
[03/23 18:42:51   3539s] #cpu time = 00:00:45, elapsed time = 00:00:36, memory = 2528.02 (MB), peak = 3112.18 (MB)
[03/23 18:42:51   3540s] #start 14th optimization iteration ...
[03/23 18:43:07   3572s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:43:07   3572s] #   number of violations = 42
[03/23 18:43:07   3572s] #
[03/23 18:43:07   3572s] #    By Layer and Type :
[03/23 18:43:07   3572s] #	          Short   Totals
[03/23 18:43:07   3572s] #	M1            0        0
[03/23 18:43:07   3572s] #	M2            0        0
[03/23 18:43:07   3572s] #	M3           17       17
[03/23 18:43:07   3572s] #	M4           25       25
[03/23 18:43:07   3572s] #	Totals       42       42
[03/23 18:43:07   3572s] #    number of process antenna violations = 190
[03/23 18:43:07   3572s] #cpu time = 00:00:32, elapsed time = 00:00:16, memory = 2530.78 (MB), peak = 3112.18 (MB)
[03/23 18:43:07   3572s] #start 15th optimization iteration ...
[03/23 18:43:22   3602s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:43:22   3602s] #   number of violations = 34
[03/23 18:43:22   3602s] #
[03/23 18:43:22   3602s] #    By Layer and Type :
[03/23 18:43:22   3602s] #	          Short   CutSpc   Totals
[03/23 18:43:22   3602s] #	M1            0        0        0
[03/23 18:43:22   3602s] #	M2            1        0        1
[03/23 18:43:22   3602s] #	M3           13        2       15
[03/23 18:43:22   3602s] #	M4           18        0       18
[03/23 18:43:22   3602s] #	Totals       32        2       34
[03/23 18:43:22   3602s] #    number of process antenna violations = 192
[03/23 18:43:22   3602s] #cpu time = 00:00:30, elapsed time = 00:00:15, memory = 2524.05 (MB), peak = 3112.18 (MB)
[03/23 18:43:22   3603s] #start 16th optimization iteration ...
[03/23 18:43:58   3657s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:43:58   3657s] #   number of violations = 25
[03/23 18:43:58   3657s] #
[03/23 18:43:58   3657s] #    By Layer and Type :
[03/23 18:43:58   3657s] #	          Short   Totals
[03/23 18:43:58   3657s] #	M1            0        0
[03/23 18:43:58   3657s] #	M2            1        1
[03/23 18:43:58   3657s] #	M3           12       12
[03/23 18:43:58   3657s] #	M4           12       12
[03/23 18:43:58   3657s] #	Totals       25       25
[03/23 18:43:58   3657s] #    number of process antenna violations = 189
[03/23 18:43:58   3657s] #cpu time = 00:00:54, elapsed time = 00:00:36, memory = 2598.48 (MB), peak = 3112.18 (MB)
[03/23 18:43:58   3657s] #start 17th optimization iteration ...
[03/23 18:44:11   3675s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:44:11   3675s] #   number of violations = 18
[03/23 18:44:11   3675s] #
[03/23 18:44:11   3675s] #    By Layer and Type :
[03/23 18:44:11   3675s] #	          Short   Totals
[03/23 18:44:11   3675s] #	M1            0        0
[03/23 18:44:11   3675s] #	M2            0        0
[03/23 18:44:11   3675s] #	M3            4        4
[03/23 18:44:11   3675s] #	M4           14       14
[03/23 18:44:11   3675s] #	Totals       18       18
[03/23 18:44:11   3675s] #    number of process antenna violations = 177
[03/23 18:44:11   3675s] #cpu time = 00:00:18, elapsed time = 00:00:13, memory = 2589.47 (MB), peak = 3112.18 (MB)
[03/23 18:44:11   3675s] #start 18th optimization iteration ...
[03/23 18:44:22   3687s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:44:22   3687s] #   number of violations = 18
[03/23 18:44:22   3687s] #
[03/23 18:44:22   3687s] #    By Layer and Type :
[03/23 18:44:22   3687s] #	          Short   Totals
[03/23 18:44:22   3687s] #	M1            0        0
[03/23 18:44:22   3687s] #	M2            0        0
[03/23 18:44:22   3687s] #	M3            6        6
[03/23 18:44:22   3687s] #	M4           12       12
[03/23 18:44:22   3687s] #	Totals       18       18
[03/23 18:44:22   3687s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2586.31 (MB), peak = 3112.18 (MB)
[03/23 18:44:22   3687s] #start 19th optimization iteration ...
[03/23 18:44:36   3701s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:44:36   3701s] #   number of violations = 17
[03/23 18:44:36   3701s] #
[03/23 18:44:36   3701s] #    By Layer and Type :
[03/23 18:44:36   3701s] #	          Short   Totals
[03/23 18:44:36   3701s] #	M1            0        0
[03/23 18:44:36   3701s] #	M2            0        0
[03/23 18:44:36   3701s] #	M3            7        7
[03/23 18:44:36   3701s] #	M4           10       10
[03/23 18:44:36   3701s] #	Totals       17       17
[03/23 18:44:36   3701s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2579.66 (MB), peak = 3112.18 (MB)
[03/23 18:44:36   3701s] #start 20th optimization iteration ...
[03/23 18:44:40   3705s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:44:40   3705s] #   number of violations = 21
[03/23 18:44:40   3705s] #
[03/23 18:44:40   3705s] #    By Layer and Type :
[03/23 18:44:40   3705s] #	          Short   Totals
[03/23 18:44:40   3705s] #	M1            0        0
[03/23 18:44:40   3705s] #	M2            0        0
[03/23 18:44:40   3705s] #	M3            8        8
[03/23 18:44:40   3705s] #	M4           13       13
[03/23 18:44:40   3705s] #	Totals       21       21
[03/23 18:44:40   3705s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 2563.27 (MB), peak = 3112.18 (MB)
[03/23 18:44:40   3705s] #start 21th optimization iteration ...
[03/23 18:44:54   3719s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:44:54   3719s] #   number of violations = 20
[03/23 18:44:54   3719s] #
[03/23 18:44:54   3719s] #    By Layer and Type :
[03/23 18:44:54   3719s] #	          Short   Totals
[03/23 18:44:54   3719s] #	M1            0        0
[03/23 18:44:54   3719s] #	M2            1        1
[03/23 18:44:54   3719s] #	M3            8        8
[03/23 18:44:54   3719s] #	M4           11       11
[03/23 18:44:54   3719s] #	Totals       20       20
[03/23 18:44:54   3719s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2556.46 (MB), peak = 3112.18 (MB)
[03/23 18:44:54   3719s] #start 22th optimization iteration ...
[03/23 18:45:05   3730s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:45:05   3730s] #   number of violations = 17
[03/23 18:45:05   3730s] #
[03/23 18:45:05   3730s] #    By Layer and Type :
[03/23 18:45:05   3730s] #	          Short   CutSpc   Totals
[03/23 18:45:05   3730s] #	M1            0        0        0
[03/23 18:45:05   3730s] #	M2            0        0        0
[03/23 18:45:05   3730s] #	M3            8        1        9
[03/23 18:45:05   3730s] #	M4            8        0        8
[03/23 18:45:05   3730s] #	Totals       16        1       17
[03/23 18:45:05   3730s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2548.71 (MB), peak = 3112.18 (MB)
[03/23 18:45:05   3730s] #start 23th optimization iteration ...
[03/23 18:45:15   3741s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:45:15   3741s] #   number of violations = 13
[03/23 18:45:15   3741s] #
[03/23 18:45:15   3741s] #    By Layer and Type :
[03/23 18:45:15   3741s] #	          Short   CutSpc   Totals
[03/23 18:45:15   3741s] #	M1            0        0        0
[03/23 18:45:15   3741s] #	M2            0        0        0
[03/23 18:45:15   3741s] #	M3            4        1        5
[03/23 18:45:15   3741s] #	M4            8        0        8
[03/23 18:45:15   3741s] #	Totals       12        1       13
[03/23 18:45:15   3741s] #cpu time = 00:00:11, elapsed time = 00:00:10, memory = 2547.91 (MB), peak = 3112.18 (MB)
[03/23 18:45:15   3741s] #start 24th optimization iteration ...
[03/23 18:45:26   3753s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:45:26   3753s] #   number of violations = 12
[03/23 18:45:26   3753s] #
[03/23 18:45:26   3753s] #    By Layer and Type :
[03/23 18:45:26   3753s] #	          Short   Totals
[03/23 18:45:26   3753s] #	M1            0        0
[03/23 18:45:26   3753s] #	M2            0        0
[03/23 18:45:26   3753s] #	M3            2        2
[03/23 18:45:26   3753s] #	M4           10       10
[03/23 18:45:26   3753s] #	Totals       12       12
[03/23 18:45:26   3753s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2545.63 (MB), peak = 3112.18 (MB)
[03/23 18:45:26   3753s] #start 25th optimization iteration ...
[03/23 18:45:30   3757s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:45:30   3757s] #   number of violations = 10
[03/23 18:45:30   3757s] #
[03/23 18:45:30   3757s] #    By Layer and Type :
[03/23 18:45:30   3757s] #	          Short   Totals
[03/23 18:45:30   3757s] #	M1            0        0
[03/23 18:45:30   3757s] #	M2            0        0
[03/23 18:45:30   3757s] #	M3            3        3
[03/23 18:45:30   3757s] #	M4            7        7
[03/23 18:45:30   3757s] #	Totals       10       10
[03/23 18:45:30   3757s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 2542.76 (MB), peak = 3112.18 (MB)
[03/23 18:45:30   3757s] #start 26th optimization iteration ...
[03/23 18:45:40   3767s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:45:40   3767s] #   number of violations = 12
[03/23 18:45:40   3767s] #
[03/23 18:45:40   3767s] #    By Layer and Type :
[03/23 18:45:40   3767s] #	          Short   Totals
[03/23 18:45:40   3767s] #	M1            0        0
[03/23 18:45:40   3767s] #	M2            1        1
[03/23 18:45:40   3767s] #	M3            2        2
[03/23 18:45:40   3767s] #	M4            9        9
[03/23 18:45:40   3767s] #	Totals       12       12
[03/23 18:45:40   3767s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2521.62 (MB), peak = 3112.18 (MB)
[03/23 18:45:40   3767s] #start 27th optimization iteration ...
[03/23 18:45:50   3777s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:45:50   3777s] #   number of violations = 19
[03/23 18:45:50   3777s] #
[03/23 18:45:50   3777s] #    By Layer and Type :
[03/23 18:45:50   3777s] #	          Short   Totals
[03/23 18:45:50   3777s] #	M1            0        0
[03/23 18:45:50   3777s] #	M2            0        0
[03/23 18:45:50   3777s] #	M3            3        3
[03/23 18:45:50   3777s] #	M4           16       16
[03/23 18:45:50   3777s] #	Totals       19       19
[03/23 18:45:50   3777s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2504.28 (MB), peak = 3112.18 (MB)
[03/23 18:45:50   3777s] #start 28th optimization iteration ...
[03/23 18:46:00   3787s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:00   3787s] #   number of violations = 17
[03/23 18:46:00   3787s] #
[03/23 18:46:00   3787s] #    By Layer and Type :
[03/23 18:46:00   3787s] #	          Short   CutSpc   Totals
[03/23 18:46:00   3787s] #	M1            0        0        0
[03/23 18:46:00   3787s] #	M2            0        0        0
[03/23 18:46:00   3787s] #	M3            3        1        4
[03/23 18:46:00   3787s] #	M4           13        0       13
[03/23 18:46:00   3787s] #	Totals       16        1       17
[03/23 18:46:00   3787s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2504.23 (MB), peak = 3112.18 (MB)
[03/23 18:46:00   3787s] #start 29th optimization iteration ...
[03/23 18:46:06   3794s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:06   3794s] #   number of violations = 12
[03/23 18:46:06   3794s] #
[03/23 18:46:06   3794s] #    By Layer and Type :
[03/23 18:46:06   3794s] #	          Short   Totals
[03/23 18:46:06   3794s] #	M1            0        0
[03/23 18:46:06   3794s] #	M2            0        0
[03/23 18:46:06   3794s] #	M3            4        4
[03/23 18:46:06   3794s] #	M4            8        8
[03/23 18:46:06   3794s] #	Totals       12       12
[03/23 18:46:06   3794s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2491.93 (MB), peak = 3112.18 (MB)
[03/23 18:46:06   3794s] #start 30th optimization iteration ...
[03/23 18:46:11   3799s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:11   3799s] #   number of violations = 9
[03/23 18:46:11   3799s] #
[03/23 18:46:11   3799s] #    By Layer and Type :
[03/23 18:46:11   3799s] #	          Short   Totals
[03/23 18:46:11   3799s] #	M1            0        0
[03/23 18:46:11   3799s] #	M2            0        0
[03/23 18:46:11   3799s] #	M3            3        3
[03/23 18:46:11   3799s] #	M4            6        6
[03/23 18:46:11   3799s] #	Totals        9        9
[03/23 18:46:11   3799s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2489.90 (MB), peak = 3112.18 (MB)
[03/23 18:46:11   3799s] #start 31th optimization iteration ...
[03/23 18:46:17   3806s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:17   3806s] #   number of violations = 8
[03/23 18:46:17   3806s] #
[03/23 18:46:17   3806s] #    By Layer and Type :
[03/23 18:46:17   3806s] #	          Short   Totals
[03/23 18:46:17   3806s] #	M1            0        0
[03/23 18:46:17   3806s] #	M2            0        0
[03/23 18:46:17   3806s] #	M3            3        3
[03/23 18:46:17   3806s] #	M4            5        5
[03/23 18:46:17   3806s] #	Totals        8        8
[03/23 18:46:17   3806s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2495.34 (MB), peak = 3112.18 (MB)
[03/23 18:46:17   3806s] #start 32th optimization iteration ...
[03/23 18:46:22   3811s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:22   3811s] #   number of violations = 9
[03/23 18:46:22   3811s] #
[03/23 18:46:22   3811s] #    By Layer and Type :
[03/23 18:46:22   3811s] #	          Short   Totals
[03/23 18:46:22   3811s] #	M1            0        0
[03/23 18:46:22   3811s] #	M2            0        0
[03/23 18:46:22   3811s] #	M3            3        3
[03/23 18:46:22   3811s] #	M4            6        6
[03/23 18:46:22   3811s] #	Totals        9        9
[03/23 18:46:22   3811s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2493.77 (MB), peak = 3112.18 (MB)
[03/23 18:46:22   3811s] #start 33th optimization iteration ...
[03/23 18:46:27   3817s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:27   3817s] #   number of violations = 9
[03/23 18:46:27   3817s] #
[03/23 18:46:27   3817s] #    By Layer and Type :
[03/23 18:46:27   3817s] #	          Short   Totals
[03/23 18:46:27   3817s] #	M1            0        0
[03/23 18:46:27   3817s] #	M2            0        0
[03/23 18:46:27   3817s] #	M3            2        2
[03/23 18:46:27   3817s] #	M4            7        7
[03/23 18:46:27   3817s] #	Totals        9        9
[03/23 18:46:27   3817s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2492.09 (MB), peak = 3112.18 (MB)
[03/23 18:46:27   3817s] #start 34th optimization iteration ...
[03/23 18:46:30   3820s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:30   3820s] #   number of violations = 11
[03/23 18:46:30   3820s] #
[03/23 18:46:30   3820s] #    By Layer and Type :
[03/23 18:46:30   3820s] #	          Short   Totals
[03/23 18:46:30   3820s] #	M1            0        0
[03/23 18:46:30   3820s] #	M2            0        0
[03/23 18:46:30   3820s] #	M3            6        6
[03/23 18:46:30   3820s] #	M4            5        5
[03/23 18:46:30   3820s] #	Totals       11       11
[03/23 18:46:30   3820s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2488.98 (MB), peak = 3112.18 (MB)
[03/23 18:46:30   3820s] #start 35th optimization iteration ...
[03/23 18:46:33   3823s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:33   3823s] #   number of violations = 10
[03/23 18:46:33   3823s] #
[03/23 18:46:33   3823s] #    By Layer and Type :
[03/23 18:46:33   3823s] #	          Short   Totals
[03/23 18:46:33   3823s] #	M1            0        0
[03/23 18:46:33   3823s] #	M2            0        0
[03/23 18:46:33   3823s] #	M3            4        4
[03/23 18:46:33   3823s] #	M4            6        6
[03/23 18:46:33   3823s] #	Totals       10       10
[03/23 18:46:33   3823s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2488.66 (MB), peak = 3112.18 (MB)
[03/23 18:46:33   3823s] #start 36th optimization iteration ...
[03/23 18:46:36   3826s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:36   3826s] #   number of violations = 9
[03/23 18:46:36   3826s] #
[03/23 18:46:36   3826s] #    By Layer and Type :
[03/23 18:46:36   3826s] #	          Short   Totals
[03/23 18:46:36   3826s] #	M1            0        0
[03/23 18:46:36   3826s] #	M2            0        0
[03/23 18:46:36   3826s] #	M3            4        4
[03/23 18:46:36   3826s] #	M4            5        5
[03/23 18:46:36   3826s] #	Totals        9        9
[03/23 18:46:36   3826s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2487.08 (MB), peak = 3112.18 (MB)
[03/23 18:46:36   3826s] #start 37th optimization iteration ...
[03/23 18:46:38   3829s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:38   3829s] #   number of violations = 9
[03/23 18:46:38   3829s] #
[03/23 18:46:38   3829s] #    By Layer and Type :
[03/23 18:46:38   3829s] #	          Short   Totals
[03/23 18:46:38   3829s] #	M1            0        0
[03/23 18:46:38   3829s] #	M2            0        0
[03/23 18:46:38   3829s] #	M3            3        3
[03/23 18:46:38   3829s] #	M4            6        6
[03/23 18:46:38   3829s] #	Totals        9        9
[03/23 18:46:38   3829s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2487.49 (MB), peak = 3112.18 (MB)
[03/23 18:46:38   3829s] #start 38th optimization iteration ...
[03/23 18:46:40   3831s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:40   3831s] #   number of violations = 5
[03/23 18:46:40   3831s] #
[03/23 18:46:40   3831s] #    By Layer and Type :
[03/23 18:46:40   3831s] #	          Short   Totals
[03/23 18:46:40   3831s] #	M1            0        0
[03/23 18:46:40   3831s] #	M2            0        0
[03/23 18:46:40   3831s] #	M3            4        4
[03/23 18:46:40   3831s] #	M4            1        1
[03/23 18:46:40   3831s] #	Totals        5        5
[03/23 18:46:40   3831s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2487.51 (MB), peak = 3112.18 (MB)
[03/23 18:46:40   3831s] #start 39th optimization iteration ...
[03/23 18:46:41   3832s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:41   3832s] #   number of violations = 5
[03/23 18:46:41   3832s] #
[03/23 18:46:41   3832s] #    By Layer and Type :
[03/23 18:46:41   3832s] #	          Short   CutSpc   Totals
[03/23 18:46:41   3832s] #	M1            0        0        0
[03/23 18:46:41   3832s] #	M2            0        0        0
[03/23 18:46:41   3832s] #	M3            2        1        3
[03/23 18:46:41   3832s] #	M4            2        0        2
[03/23 18:46:41   3832s] #	Totals        4        1        5
[03/23 18:46:41   3832s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2487.16 (MB), peak = 3112.18 (MB)
[03/23 18:46:41   3832s] #start 40th optimization iteration ...
[03/23 18:46:42   3833s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:42   3833s] #   number of violations = 6
[03/23 18:46:42   3833s] #
[03/23 18:46:42   3833s] #    By Layer and Type :
[03/23 18:46:42   3833s] #	          Short   Totals
[03/23 18:46:42   3833s] #	M1            0        0
[03/23 18:46:42   3833s] #	M2            0        0
[03/23 18:46:42   3833s] #	M3            2        2
[03/23 18:46:42   3833s] #	M4            4        4
[03/23 18:46:42   3833s] #	Totals        6        6
[03/23 18:46:42   3833s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2486.87 (MB), peak = 3112.18 (MB)
[03/23 18:46:42   3833s] #start 41th optimization iteration ...
[03/23 18:46:44   3835s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:44   3835s] #   number of violations = 6
[03/23 18:46:44   3835s] #
[03/23 18:46:44   3835s] #    By Layer and Type :
[03/23 18:46:44   3835s] #	          Short   Totals
[03/23 18:46:44   3835s] #	M1            0        0
[03/23 18:46:44   3835s] #	M2            0        0
[03/23 18:46:44   3835s] #	M3            2        2
[03/23 18:46:44   3835s] #	M4            4        4
[03/23 18:46:44   3835s] #	Totals        6        6
[03/23 18:46:44   3835s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2485.06 (MB), peak = 3112.18 (MB)
[03/23 18:46:44   3835s] #start 42th optimization iteration ...
[03/23 18:46:46   3837s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:46   3837s] #   number of violations = 6
[03/23 18:46:46   3837s] #
[03/23 18:46:46   3837s] #    By Layer and Type :
[03/23 18:46:46   3837s] #	          Short   Totals
[03/23 18:46:46   3837s] #	M1            0        0
[03/23 18:46:46   3837s] #	M2            0        0
[03/23 18:46:46   3837s] #	M3            2        2
[03/23 18:46:46   3837s] #	M4            4        4
[03/23 18:46:46   3837s] #	Totals        6        6
[03/23 18:46:46   3837s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2484.52 (MB), peak = 3112.18 (MB)
[03/23 18:46:46   3837s] #start 43th optimization iteration ...
[03/23 18:46:48   3839s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:48   3839s] #   number of violations = 6
[03/23 18:46:48   3839s] #
[03/23 18:46:48   3839s] #    By Layer and Type :
[03/23 18:46:48   3839s] #	          Short   Totals
[03/23 18:46:48   3839s] #	M1            0        0
[03/23 18:46:48   3839s] #	M2            0        0
[03/23 18:46:48   3839s] #	M3            2        2
[03/23 18:46:48   3839s] #	M4            4        4
[03/23 18:46:48   3839s] #	Totals        6        6
[03/23 18:46:48   3839s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2490.19 (MB), peak = 3112.18 (MB)
[03/23 18:46:48   3839s] #start 44th optimization iteration ...
[03/23 18:46:50   3841s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:50   3841s] #   number of violations = 6
[03/23 18:46:50   3841s] #
[03/23 18:46:50   3841s] #    By Layer and Type :
[03/23 18:46:50   3841s] #	          Short   Totals
[03/23 18:46:50   3841s] #	M1            0        0
[03/23 18:46:50   3841s] #	M2            0        0
[03/23 18:46:50   3841s] #	M3            2        2
[03/23 18:46:50   3841s] #	M4            4        4
[03/23 18:46:50   3841s] #	Totals        6        6
[03/23 18:46:50   3841s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2489.38 (MB), peak = 3112.18 (MB)
[03/23 18:46:50   3841s] #start 45th optimization iteration ...
[03/23 18:46:52   3843s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:52   3843s] #   number of violations = 6
[03/23 18:46:52   3843s] #
[03/23 18:46:52   3843s] #    By Layer and Type :
[03/23 18:46:52   3843s] #	          Short   Totals
[03/23 18:46:52   3843s] #	M1            0        0
[03/23 18:46:52   3843s] #	M2            0        0
[03/23 18:46:52   3843s] #	M3            2        2
[03/23 18:46:52   3843s] #	M4            4        4
[03/23 18:46:52   3843s] #	Totals        6        6
[03/23 18:46:52   3843s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2489.32 (MB), peak = 3112.18 (MB)
[03/23 18:46:52   3843s] #start 46th optimization iteration ...
[03/23 18:46:55   3846s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:55   3846s] #   number of violations = 6
[03/23 18:46:55   3846s] #
[03/23 18:46:55   3846s] #    By Layer and Type :
[03/23 18:46:55   3846s] #	          Short   Totals
[03/23 18:46:55   3846s] #	M1            0        0
[03/23 18:46:55   3846s] #	M2            0        0
[03/23 18:46:55   3846s] #	M3            2        2
[03/23 18:46:55   3846s] #	M4            4        4
[03/23 18:46:55   3846s] #	Totals        6        6
[03/23 18:46:55   3846s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2489.32 (MB), peak = 3112.18 (MB)
[03/23 18:46:55   3846s] #start 47th optimization iteration ...
[03/23 18:46:58   3849s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:46:58   3849s] #   number of violations = 6
[03/23 18:46:58   3849s] #
[03/23 18:46:58   3849s] #    By Layer and Type :
[03/23 18:46:58   3849s] #	          Short   Totals
[03/23 18:46:58   3849s] #	M1            0        0
[03/23 18:46:58   3849s] #	M2            0        0
[03/23 18:46:58   3849s] #	M3            2        2
[03/23 18:46:58   3849s] #	M4            4        4
[03/23 18:46:58   3849s] #	Totals        6        6
[03/23 18:46:58   3849s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2490.14 (MB), peak = 3112.18 (MB)
[03/23 18:46:58   3849s] #start 48th optimization iteration ...
[03/23 18:47:01   3852s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:47:01   3852s] #   number of violations = 6
[03/23 18:47:01   3852s] #
[03/23 18:47:01   3852s] #    By Layer and Type :
[03/23 18:47:01   3852s] #	          Short   Totals
[03/23 18:47:01   3852s] #	M1            0        0
[03/23 18:47:01   3852s] #	M2            0        0
[03/23 18:47:01   3852s] #	M3            2        2
[03/23 18:47:01   3852s] #	M4            4        4
[03/23 18:47:01   3852s] #	Totals        6        6
[03/23 18:47:01   3852s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2489.84 (MB), peak = 3112.18 (MB)
[03/23 18:47:01   3852s] #start 49th optimization iteration ...
[03/23 18:47:03   3854s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:47:03   3854s] #   number of violations = 6
[03/23 18:47:03   3854s] #
[03/23 18:47:03   3854s] #    By Layer and Type :
[03/23 18:47:03   3854s] #	          Short   Totals
[03/23 18:47:03   3854s] #	M1            0        0
[03/23 18:47:03   3854s] #	M2            0        0
[03/23 18:47:03   3854s] #	M3            2        2
[03/23 18:47:03   3854s] #	M4            4        4
[03/23 18:47:03   3854s] #	Totals        6        6
[03/23 18:47:03   3854s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2489.86 (MB), peak = 3112.18 (MB)
[03/23 18:47:03   3854s] #start 50th optimization iteration ...
[03/23 18:47:05   3856s] ### Routing stats: routing = 100.00% dirty-area = 84.77%
[03/23 18:47:05   3856s] #   number of violations = 6
[03/23 18:47:05   3856s] #
[03/23 18:47:05   3856s] #    By Layer and Type :
[03/23 18:47:05   3856s] #	          Short   Totals
[03/23 18:47:05   3856s] #	M1            0        0
[03/23 18:47:05   3856s] #	M2            0        0
[03/23 18:47:05   3856s] #	M3            2        2
[03/23 18:47:05   3856s] #	M4            4        4
[03/23 18:47:05   3856s] #	Totals        6        6
[03/23 18:47:05   3856s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2489.71 (MB), peak = 3112.18 (MB)
[03/23 18:47:05   3856s] #Complete Detail Routing.
[03/23 18:47:05   3856s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 18:47:05   3856s] #Total wire length = 217080 um.
[03/23 18:47:05   3856s] #Total half perimeter of net bounding box = 61268 um.
[03/23 18:47:05   3856s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:47:05   3856s] #Total wire length on LAYER M2 = 102816 um.
[03/23 18:47:05   3856s] #Total wire length on LAYER M3 = 60177 um.
[03/23 18:47:05   3856s] #Total wire length on LAYER M4 = 54087 um.
[03/23 18:47:05   3856s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:47:05   3856s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:47:05   3856s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:47:05   3856s] #Total wire length on LAYER LM = 0 um.
[03/23 18:47:05   3856s] #Total number of vias = 52245
[03/23 18:47:05   3856s] #Total number of multi-cut vias = 475 (  0.9%)
[03/23 18:47:05   3856s] #Total number of single cut vias = 51770 ( 99.1%)
[03/23 18:47:05   3856s] #Up-Via Summary (total 52245):
[03/23 18:47:05   3856s] #                   single-cut          multi-cut      Total
[03/23 18:47:05   3856s] #-----------------------------------------------------------
[03/23 18:47:05   3856s] # M1              9393 ( 98.9%)       106 (  1.1%)       9499
[03/23 18:47:05   3856s] # M2             22127 ( 99.1%)       192 (  0.9%)      22319
[03/23 18:47:05   3856s] # M3             20250 ( 99.1%)       177 (  0.9%)      20427
[03/23 18:47:05   3856s] #-----------------------------------------------------------
[03/23 18:47:05   3856s] #                51770 ( 99.1%)       475 (  0.9%)      52245 
[03/23 18:47:05   3856s] #
[03/23 18:47:05   3856s] #Total number of DRC violations = 6
[03/23 18:47:05   3856s] #Total number of violations on LAYER M1 = 0
[03/23 18:47:05   3856s] #Total number of violations on LAYER M2 = 0
[03/23 18:47:05   3856s] #Total number of violations on LAYER M3 = 2
[03/23 18:47:05   3856s] #Total number of violations on LAYER M4 = 4
[03/23 18:47:05   3856s] #Total number of violations on LAYER M5 = 0
[03/23 18:47:05   3856s] #Total number of violations on LAYER M6 = 0
[03/23 18:47:05   3856s] #Total number of violations on LAYER MQ = 0
[03/23 18:47:05   3856s] #Total number of violations on LAYER LM = 0
[03/23 18:47:05   3856s] ### Time Record (Detail Routing) is uninstalled.
[03/23 18:47:05   3856s] #Cpu time = 01:01:15
[03/23 18:47:05   3856s] #Elapsed time = 00:35:09
[03/23 18:47:05   3856s] #Increased memory = 246.95 (MB)
[03/23 18:47:05   3856s] #Total memory = 2489.21 (MB)
[03/23 18:47:05   3856s] #Peak memory = 3112.18 (MB)
[03/23 18:47:05   3856s] ### Time Record (Antenna Fixing) is installed.
[03/23 18:47:05   3856s] #
[03/23 18:47:05   3856s] #start routing for process antenna violation fix ...
[03/23 18:47:05   3856s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 18:47:05   3856s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 18:47:05   3856s] #
[03/23 18:47:05   3856s] #    By Layer and Type :
[03/23 18:47:05   3856s] #	          Short   Totals
[03/23 18:47:05   3856s] #	M1            0        0
[03/23 18:47:05   3856s] #	M2            0        0
[03/23 18:47:05   3856s] #	M3            2        2
[03/23 18:47:05   3856s] #	M4            4        4
[03/23 18:47:05   3856s] #	Totals        6        6
[03/23 18:47:05   3856s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2489.41 (MB), peak = 3112.18 (MB)
[03/23 18:47:05   3856s] #
[03/23 18:47:05   3857s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 18:47:05   3857s] #Total wire length = 217083 um.
[03/23 18:47:05   3857s] #Total half perimeter of net bounding box = 61268 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER M2 = 102807 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER M3 = 60179 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER M4 = 54098 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER LM = 0 um.
[03/23 18:47:05   3857s] #Total number of vias = 52269
[03/23 18:47:05   3857s] #Total number of multi-cut vias = 475 (  0.9%)
[03/23 18:47:05   3857s] #Total number of single cut vias = 51794 ( 99.1%)
[03/23 18:47:05   3857s] #Up-Via Summary (total 52269):
[03/23 18:47:05   3857s] #                   single-cut          multi-cut      Total
[03/23 18:47:05   3857s] #-----------------------------------------------------------
[03/23 18:47:05   3857s] # M1              9393 ( 98.9%)       106 (  1.1%)       9499
[03/23 18:47:05   3857s] # M2             22139 ( 99.1%)       192 (  0.9%)      22331
[03/23 18:47:05   3857s] # M3             20262 ( 99.1%)       177 (  0.9%)      20439
[03/23 18:47:05   3857s] #-----------------------------------------------------------
[03/23 18:47:05   3857s] #                51794 ( 99.1%)       475 (  0.9%)      52269 
[03/23 18:47:05   3857s] #
[03/23 18:47:05   3857s] #Total number of DRC violations = 6
[03/23 18:47:05   3857s] #Total number of process antenna violations = 62
[03/23 18:47:05   3857s] #Total number of net violated process antenna rule = 53
[03/23 18:47:05   3857s] #Total number of violations on LAYER M1 = 0
[03/23 18:47:05   3857s] #Total number of violations on LAYER M2 = 0
[03/23 18:47:05   3857s] #Total number of violations on LAYER M3 = 2
[03/23 18:47:05   3857s] #Total number of violations on LAYER M4 = 4
[03/23 18:47:05   3857s] #Total number of violations on LAYER M5 = 0
[03/23 18:47:05   3857s] #Total number of violations on LAYER M6 = 0
[03/23 18:47:05   3857s] #Total number of violations on LAYER MQ = 0
[03/23 18:47:05   3857s] #Total number of violations on LAYER LM = 0
[03/23 18:47:05   3857s] #
[03/23 18:47:05   3857s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 18:47:05   3857s] #
[03/23 18:47:05   3857s] # start diode insertion for process antenna violation fix ...
[03/23 18:47:05   3857s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 18:47:05   3857s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2489.64 (MB), peak = 3112.18 (MB)
[03/23 18:47:05   3857s] #
[03/23 18:47:05   3857s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 18:47:05   3857s] #Total wire length = 217083 um.
[03/23 18:47:05   3857s] #Total half perimeter of net bounding box = 61268 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER M2 = 102807 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER M3 = 60179 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER M4 = 54098 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:47:05   3857s] #Total wire length on LAYER LM = 0 um.
[03/23 18:47:05   3857s] #Total number of vias = 52269
[03/23 18:47:05   3857s] #Total number of multi-cut vias = 475 (  0.9%)
[03/23 18:47:05   3857s] #Total number of single cut vias = 51794 ( 99.1%)
[03/23 18:47:05   3857s] #Up-Via Summary (total 52269):
[03/23 18:47:05   3857s] #                   single-cut          multi-cut      Total
[03/23 18:47:05   3857s] #-----------------------------------------------------------
[03/23 18:47:05   3857s] # M1              9393 ( 98.9%)       106 (  1.1%)       9499
[03/23 18:47:05   3857s] # M2             22139 ( 99.1%)       192 (  0.9%)      22331
[03/23 18:47:05   3857s] # M3             20262 ( 99.1%)       177 (  0.9%)      20439
[03/23 18:47:05   3857s] #-----------------------------------------------------------
[03/23 18:47:05   3857s] #                51794 ( 99.1%)       475 (  0.9%)      52269 
[03/23 18:47:05   3857s] #
[03/23 18:47:05   3857s] #Total number of DRC violations = 6
[03/23 18:47:05   3857s] #Total number of process antenna violations = 62
[03/23 18:47:05   3857s] #Total number of net violated process antenna rule = 53
[03/23 18:47:05   3857s] #Total number of violations on LAYER M1 = 0
[03/23 18:47:05   3857s] #Total number of violations on LAYER M2 = 0
[03/23 18:47:05   3857s] #Total number of violations on LAYER M3 = 2
[03/23 18:47:05   3857s] #Total number of violations on LAYER M4 = 4
[03/23 18:47:05   3857s] #Total number of violations on LAYER M5 = 0
[03/23 18:47:05   3857s] #Total number of violations on LAYER M6 = 0
[03/23 18:47:05   3857s] #Total number of violations on LAYER MQ = 0
[03/23 18:47:05   3857s] #Total number of violations on LAYER LM = 0
[03/23 18:47:05   3857s] #
[03/23 18:47:05   3857s] #
[03/23 18:47:05   3857s] #start delete and reroute for process antenna violation fix ...
[03/23 18:48:48   4122s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 18:50:19   4350s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 18:51:01   4451s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 18:51:45   4547s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 18:51:45   4548s] #cpu time = 00:11:30, elapsed time = 00:04:40, memory = 2523.07 (MB), peak = 3112.18 (MB)
[03/23 18:51:45   4548s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 18:51:45   4548s] #Total wire length = 211912 um.
[03/23 18:51:45   4548s] #Total half perimeter of net bounding box = 61268 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER M2 = 101932 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER M3 = 59002 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER M4 = 50978 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER LM = 0 um.
[03/23 18:51:45   4548s] #Total number of vias = 51773
[03/23 18:51:45   4548s] #Total number of multi-cut vias = 607 (  1.2%)
[03/23 18:51:45   4548s] #Total number of single cut vias = 51166 ( 98.8%)
[03/23 18:51:45   4548s] #Up-Via Summary (total 51773):
[03/23 18:51:45   4548s] #                   single-cut          multi-cut      Total
[03/23 18:51:45   4548s] #-----------------------------------------------------------
[03/23 18:51:45   4548s] # M1              9384 ( 98.8%)       116 (  1.2%)       9500
[03/23 18:51:45   4548s] # M2             22196 ( 98.6%)       304 (  1.4%)      22500
[03/23 18:51:45   4548s] # M3             19586 ( 99.1%)       187 (  0.9%)      19773
[03/23 18:51:45   4548s] #-----------------------------------------------------------
[03/23 18:51:45   4548s] #                51166 ( 98.8%)       607 (  1.2%)      51773 
[03/23 18:51:45   4548s] #
[03/23 18:51:45   4548s] #Total number of DRC violations = 1
[03/23 18:51:45   4548s] #Total number of process antenna violations = 18
[03/23 18:51:45   4548s] #Total number of net violated process antenna rule = 17
[03/23 18:51:45   4548s] #Total number of violations on LAYER M1 = 0
[03/23 18:51:45   4548s] #Total number of violations on LAYER M2 = 0
[03/23 18:51:45   4548s] #Total number of violations on LAYER M3 = 0
[03/23 18:51:45   4548s] #Total number of violations on LAYER M4 = 1
[03/23 18:51:45   4548s] #Total number of violations on LAYER M5 = 0
[03/23 18:51:45   4548s] #Total number of violations on LAYER M6 = 0
[03/23 18:51:45   4548s] #Total number of violations on LAYER MQ = 0
[03/23 18:51:45   4548s] #Total number of violations on LAYER LM = 0
[03/23 18:51:45   4548s] #
[03/23 18:51:45   4548s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 18:51:45   4548s] #
[03/23 18:51:45   4548s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 18:51:45   4548s] #Total wire length = 211912 um.
[03/23 18:51:45   4548s] #Total half perimeter of net bounding box = 61268 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER M2 = 101932 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER M3 = 59002 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER M4 = 50978 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:51:45   4548s] #Total wire length on LAYER LM = 0 um.
[03/23 18:51:45   4548s] #Total number of vias = 51773
[03/23 18:51:45   4548s] #Total number of multi-cut vias = 607 (  1.2%)
[03/23 18:51:45   4548s] #Total number of single cut vias = 51166 ( 98.8%)
[03/23 18:51:45   4548s] #Up-Via Summary (total 51773):
[03/23 18:51:45   4548s] #                   single-cut          multi-cut      Total
[03/23 18:51:45   4548s] #-----------------------------------------------------------
[03/23 18:51:45   4548s] # M1              9384 ( 98.8%)       116 (  1.2%)       9500
[03/23 18:51:45   4548s] # M2             22196 ( 98.6%)       304 (  1.4%)      22500
[03/23 18:51:45   4548s] # M3             19586 ( 99.1%)       187 (  0.9%)      19773
[03/23 18:51:45   4548s] #-----------------------------------------------------------
[03/23 18:51:45   4548s] #                51166 ( 98.8%)       607 (  1.2%)      51773 
[03/23 18:51:45   4548s] #
[03/23 18:51:45   4548s] #Total number of DRC violations = 1
[03/23 18:51:45   4548s] #Total number of process antenna violations = 18
[03/23 18:51:45   4548s] #Total number of net violated process antenna rule = 17
[03/23 18:51:45   4548s] #Total number of violations on LAYER M1 = 0
[03/23 18:51:45   4548s] #Total number of violations on LAYER M2 = 0
[03/23 18:51:45   4548s] #Total number of violations on LAYER M3 = 0
[03/23 18:51:45   4548s] #Total number of violations on LAYER M4 = 1
[03/23 18:51:45   4548s] #Total number of violations on LAYER M5 = 0
[03/23 18:51:45   4548s] #Total number of violations on LAYER M6 = 0
[03/23 18:51:45   4548s] #Total number of violations on LAYER MQ = 0
[03/23 18:51:45   4548s] #Total number of violations on LAYER LM = 0
[03/23 18:51:45   4548s] #
[03/23 18:51:45   4548s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 18:51:45   4548s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 18:51:45   4548s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 18:51:45   4548s] #
[03/23 18:51:45   4548s] #Start Post Route via swapping..
[03/23 18:51:45   4548s] #99.94% of area are rerouted by ECO routing.
[03/23 18:51:46   4550s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 18:51:46   4551s] #   number of violations = 1
[03/23 18:51:46   4551s] #
[03/23 18:51:46   4551s] #    By Layer and Type :
[03/23 18:51:46   4551s] #	          Short   Totals
[03/23 18:51:46   4551s] #	M1            0        0
[03/23 18:51:46   4551s] #	M2            0        0
[03/23 18:51:46   4551s] #	M3            0        0
[03/23 18:51:46   4551s] #	M4            1        1
[03/23 18:51:46   4551s] #	Totals        1        1
[03/23 18:51:46   4551s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2522.15 (MB), peak = 3112.18 (MB)
[03/23 18:51:46   4551s] #CELL_VIEW PE_top,init has 1 DRC violations
[03/23 18:51:46   4551s] #Total number of DRC violations = 1
[03/23 18:51:46   4551s] #Total number of process antenna violations = 18
[03/23 18:51:46   4551s] #Total number of net violated process antenna rule = 17
[03/23 18:51:46   4551s] #Total number of violations on LAYER M1 = 0
[03/23 18:51:46   4551s] #Total number of violations on LAYER M2 = 0
[03/23 18:51:46   4551s] #Total number of violations on LAYER M3 = 0
[03/23 18:51:46   4551s] #Total number of violations on LAYER M4 = 1
[03/23 18:51:46   4551s] #Total number of violations on LAYER M5 = 0
[03/23 18:51:46   4551s] #Total number of violations on LAYER M6 = 0
[03/23 18:51:46   4551s] #Total number of violations on LAYER MQ = 0
[03/23 18:51:46   4551s] #Total number of violations on LAYER LM = 0
[03/23 18:51:46   4551s] #Post Route via swapping is done.
[03/23 18:51:46   4551s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 18:51:46   4551s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 18:51:46   4551s] #Total wire length = 211912 um.
[03/23 18:51:46   4551s] #Total half perimeter of net bounding box = 61268 um.
[03/23 18:51:46   4551s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:51:46   4551s] #Total wire length on LAYER M2 = 101932 um.
[03/23 18:51:46   4551s] #Total wire length on LAYER M3 = 59002 um.
[03/23 18:51:46   4551s] #Total wire length on LAYER M4 = 50978 um.
[03/23 18:51:46   4551s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:51:46   4551s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:51:46   4551s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:51:46   4551s] #Total wire length on LAYER LM = 0 um.
[03/23 18:51:46   4551s] #Total number of vias = 51773
[03/23 18:51:46   4551s] #Total number of multi-cut vias = 2013 (  3.9%)
[03/23 18:51:46   4551s] #Total number of single cut vias = 49760 ( 96.1%)
[03/23 18:51:46   4551s] #Up-Via Summary (total 51773):
[03/23 18:51:46   4551s] #                   single-cut          multi-cut      Total
[03/23 18:51:46   4551s] #-----------------------------------------------------------
[03/23 18:51:46   4551s] # M1              9366 ( 98.6%)       134 (  1.4%)       9500
[03/23 18:51:46   4551s] # M2             21631 ( 96.1%)       869 (  3.9%)      22500
[03/23 18:51:46   4551s] # M3             18763 ( 94.9%)      1010 (  5.1%)      19773
[03/23 18:51:46   4551s] #-----------------------------------------------------------
[03/23 18:51:46   4551s] #                49760 ( 96.1%)      2013 (  3.9%)      51773 
[03/23 18:51:46   4551s] #
[03/23 18:51:46   4551s] #detailRoute Statistics:
[03/23 18:51:46   4551s] #Cpu time = 01:12:50
[03/23 18:51:46   4551s] #Elapsed time = 00:39:51
[03/23 18:51:46   4551s] #Increased memory = 279.88 (MB)
[03/23 18:51:46   4551s] #Total memory = 2522.15 (MB)
[03/23 18:51:46   4551s] #Peak memory = 3112.18 (MB)
[03/23 18:51:46   4551s] ### global_detail_route design signature (342): route=1797842358 flt_obj=0 vio=578635216 shield_wire=1
[03/23 18:51:46   4551s] ### Time Record (DB Export) is installed.
[03/23 18:51:46   4551s] ### export design design signature (343): route=1797842358 fixed_route=2111478177 flt_obj=0 vio=578635216 swire=282492057 shield_wire=1 net_attr=1952137520 dirty_area=0 del_dirty_area=0 cell=1672588955 placement=1990451907 pin_access=1443616500 inst_pattern=1
[03/23 18:51:46   4551s] #	no debugging net set
[03/23 18:51:46   4551s] ### Time Record (DB Export) is uninstalled.
[03/23 18:51:46   4551s] ### Time Record (Post Callback) is installed.
[03/23 18:51:46   4551s] ### Time Record (Post Callback) is uninstalled.
[03/23 18:51:46   4551s] #
[03/23 18:51:46   4551s] #globalDetailRoute statistics:
[03/23 18:51:46   4551s] #Cpu time = 01:13:06
[03/23 18:51:46   4551s] #Elapsed time = 00:40:04
[03/23 18:51:46   4551s] #Increased memory = 168.46 (MB)
[03/23 18:51:46   4551s] #Total memory = 2483.77 (MB)
[03/23 18:51:46   4551s] #Peak memory = 3112.18 (MB)
[03/23 18:51:46   4551s] #Number of warnings = 11
[03/23 18:51:46   4551s] #Total number of warnings = 27
[03/23 18:51:46   4551s] #Number of fails = 0
[03/23 18:51:46   4551s] #Total number of fails = 0
[03/23 18:51:46   4551s] #Complete globalDetailRoute on Thu Mar 23 18:51:46 2023
[03/23 18:51:46   4551s] #
[03/23 18:51:46   4551s] ### import design signature (344): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1443616500 inst_pattern=1
[03/23 18:51:46   4551s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 18:51:46   4551s] % End globalDetailRoute (date=03/23 18:51:46, total cpu=1:13:06, real=0:40:04, peak res=3112.2M, current mem=2470.3M)
[03/23 18:51:46   4551s] #Default setup view is reset to setupAnalysis.
[03/23 18:51:46   4551s] #Default setup view is reset to setupAnalysis.
[03/23 18:51:46   4551s] AAE_INFO: Post Route call back at the end of routeDesign
[03/23 18:51:46   4551s] #routeDesign: cpu time = 01:13:06, elapsed time = 00:40:04, memory = 2454.40 (MB), peak = 3112.18 (MB)
[03/23 18:51:46   4551s] 
[03/23 18:51:46   4551s] *** Summary of all messages that are not suppressed in this session:
[03/23 18:51:46   4551s] Severity  ID               Count  Summary                                  
[03/23 18:51:46   4551s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/23 18:51:46   4551s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[03/23 18:51:46   4551s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/23 18:51:46   4551s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/23 18:51:46   4551s] *** Message Summary: 8 warning(s), 0 error(s)
[03/23 18:51:46   4551s] 
[03/23 18:51:46   4551s] ### Time Record (routeDesign) is uninstalled.
[03/23 18:51:46   4551s] ### 
[03/23 18:51:46   4551s] ###   Scalability Statistics
[03/23 18:51:46   4551s] ### 
[03/23 18:51:46   4551s] ### --------------------------------+----------------+----------------+----------------+
[03/23 18:51:46   4551s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/23 18:51:46   4551s] ### --------------------------------+----------------+----------------+----------------+
[03/23 18:51:46   4551s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 18:51:46   4551s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 18:51:46   4551s] ###   Timing Data Generation        |        00:00:08|        00:00:06|             1.4|
[03/23 18:51:46   4551s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 18:51:46   4551s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 18:51:46   4551s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[03/23 18:51:46   4551s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 18:51:46   4551s] ###   Global Routing                |        00:00:04|        00:00:04|             1.2|
[03/23 18:51:46   4551s] ###   Track Assignment              |        00:00:04|        00:00:04|             1.0|
[03/23 18:51:46   4551s] ###   Detail Routing                |        01:01:15|        00:35:09|             1.7|
[03/23 18:51:46   4551s] ###   Antenna Fixing                |        00:11:31|        00:04:40|             2.5|
[03/23 18:51:46   4551s] ###   Post Route Via Swapping       |        00:00:03|        00:00:01|             1.0|
[03/23 18:51:46   4551s] ###   Entire Command                |        01:13:06|        00:40:04|             1.8|
[03/23 18:51:46   4551s] ### --------------------------------+----------------+----------------+----------------+
[03/23 18:51:46   4551s] ### 
[03/23 18:51:46   4551s] #% End routeDesign (date=03/23 18:51:46, total cpu=1:13:06, real=0:40:04, peak res=3112.2M, current mem=2454.4M)
[03/23 18:51:46   4551s] <CMD> saveDesign db/PE_top_routed.enc
[03/23 18:51:46   4551s] #% Begin save design ... (date=03/23 18:51:46, mem=2453.4M)
[03/23 18:51:46   4551s] % Begin Save ccopt configuration ... (date=03/23 18:51:46, mem=2453.4M)
[03/23 18:51:46   4551s] % End Save ccopt configuration ... (date=03/23 18:51:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2453.4M, current mem=2449.8M)
[03/23 18:51:46   4551s] % Begin Save netlist data ... (date=03/23 18:51:46, mem=2449.8M)
[03/23 18:51:46   4551s] Writing Binary DB to db/PE_top_routed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 18:51:47   4551s] % End Save netlist data ... (date=03/23 18:51:46, total cpu=0:00:00.1, real=0:00:01.0, peak res=2449.8M, current mem=2449.8M)
[03/23 18:51:47   4551s] Saving symbol-table file in separate thread ...
[03/23 18:51:47   4551s] Saving congestion map file in separate thread ...
[03/23 18:51:47   4551s] Saving congestion map file db/PE_top_routed.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 18:51:47   4551s] % Begin Save AAE data ... (date=03/23 18:51:47, mem=2450.3M)
[03/23 18:51:47   4551s] Saving AAE Data ...
[03/23 18:51:47   4551s] AAE DB initialization (MEM=3409.73 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 18:51:47   4551s] % End Save AAE data ... (date=03/23 18:51:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2450.9M, current mem=2450.9M)
[03/23 18:51:47   4551s] Saving preference file db/PE_top_routed.enc.dat.tmp/gui.pref.tcl ...
[03/23 18:51:47   4551s] Saving mode setting ...
[03/23 18:51:47   4551s] Saving global file ...
[03/23 18:51:47   4551s] Saving Drc markers ...
[03/23 18:51:48   4551s] ... 19 markers are saved ...
[03/23 18:51:48   4551s] ... 1 geometry drc markers are saved ...
[03/23 18:51:48   4551s] ... 18 antenna drc markers are saved ...
[03/23 18:51:48   4552s] % Begin Save routing data ... (date=03/23 18:51:48, mem=2453.0M)
[03/23 18:51:48   4552s] Saving route file ...
[03/23 18:51:48   4552s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3410.3M) ***
[03/23 18:51:48   4552s] % End Save routing data ... (date=03/23 18:51:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=2453.0M, current mem=2450.4M)
[03/23 18:51:48   4552s] Saving special route data file in separate thread ...
[03/23 18:51:48   4552s] Saving PG file in separate thread ...
[03/23 18:51:48   4552s] Saving placement file in separate thread ...
[03/23 18:51:48   4552s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 18:51:48   4552s] Save Adaptive View Pruning View Names to Binary file
[03/23 18:51:48   4552s] Saving PG file db/PE_top_routed.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 18:51:48 2023)
[03/23 18:51:48   4552s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3436.3M) ***
[03/23 18:51:48   4552s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:51:48   4552s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3436.3M) ***
[03/23 18:51:48   4552s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:51:48   4552s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:51:49   4552s] Saving property file db/PE_top_routed.enc.dat.tmp/PE_top.prop
[03/23 18:51:49   4552s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3428.3M) ***
[03/23 18:51:49   4552s] #Saving pin access data to file db/PE_top_routed.enc.dat.tmp/PE_top.apa ...
[03/23 18:51:49   4552s] #
[03/23 18:51:49   4552s] Saving preRoute extracted patterns in file 'db/PE_top_routed.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 18:51:49   4552s] Saving preRoute extraction data in directory 'db/PE_top_routed.enc.dat.tmp/extraction/' ...
[03/23 18:51:49   4552s] Checksum of RCGrid density data::96
[03/23 18:51:49   4552s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:51:49   4552s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 18:51:49   4552s] % Begin Save power constraints data ... (date=03/23 18:51:49, mem=2450.5M)
[03/23 18:51:49   4552s] % End Save power constraints data ... (date=03/23 18:51:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2450.5M, current mem=2450.5M)
[03/23 18:51:50   4552s] Generated self-contained design PE_top_routed.enc.dat.tmp
[03/23 18:51:50   4552s] #% End save design ... (date=03/23 18:51:50, total cpu=0:00:00.8, real=0:00:04.0, peak res=2453.4M, current mem=2449.3M)
[03/23 18:51:50   4552s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 18:51:50   4552s] 
[03/23 18:51:50   4552s] <CMD> setDelayCalMode -engine aae -SIAware true -reportOutBound true
[03/23 18:51:50   4552s] AAE_INFO: switching -siAware from false to true ...
[03/23 18:51:50   4552s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/23 18:51:50   4552s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/23 18:51:50   4552s] <CMD> setOptMode -addInst true -addInstancePrefix POSTROUTE
[03/23 18:51:50   4552s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0
[03/23 18:51:50   4552s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2449.3M, totSessionCpu=1:15:53 **
[03/23 18:51:50   4552s] *** optDesign #3 [begin] : totSession cpu/real = 1:15:52.5/0:48:08.1 (1.6), mem = 3379.3M
[03/23 18:51:50   4552s] Info: 6 threads available for lower-level modules during optimization.
[03/23 18:51:50   4552s] GigaOpt running with 6 threads.
[03/23 18:51:50   4552s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 1:15:52.5/0:48:08.1 (1.6), mem = 3379.3M
[03/23 18:51:50   4552s] **INFO: User settings:
[03/23 18:51:50   4552s] setNanoRouteMode -drouteAutoStop                                false
[03/23 18:51:50   4552s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 18:51:50   4552s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 18:51:50   4552s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 18:51:50   4552s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 18:51:50   4552s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 18:51:50   4552s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 18:51:50   4552s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 18:51:50   4552s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 18:51:50   4552s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 18:51:50   4552s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 18:51:50   4552s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 18:51:50   4552s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 18:51:50   4552s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 18:51:50   4552s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 18:51:50   4552s] setNanoRouteMode -routeSiEffort                                 max
[03/23 18:51:50   4552s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 18:51:50   4552s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 18:51:50   4552s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 18:51:50   4552s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 18:51:50   4552s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 18:51:50   4552s] setNanoRouteMode -timingEngine                                  .timing_file_137045.tif.gz
[03/23 18:51:50   4552s] setDesignMode -process                                          130
[03/23 18:51:50   4552s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 18:51:50   4552s] setExtractRCMode -effortLevel                                   medium
[03/23 18:51:50   4552s] setExtractRCMode -engine                                        preRoute
[03/23 18:51:50   4552s] setExtractRCMode -relative_c_th                                 1
[03/23 18:51:50   4552s] setExtractRCMode -total_c_th                                    0
[03/23 18:51:50   4552s] setDelayCalMode -enable_high_fanout                             true
[03/23 18:51:50   4552s] setDelayCalMode -engine                                         aae
[03/23 18:51:50   4552s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 18:51:50   4552s] setDelayCalMode -reportOutBound                                 true
[03/23 18:51:50   4552s] setDelayCalMode -SIAware                                        true
[03/23 18:51:50   4552s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 18:51:50   4552s] setOptMode -activeHoldViews                                     { holdAnalysis }
[03/23 18:51:50   4552s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 18:51:50   4552s] setOptMode -addInst                                             true
[03/23 18:51:50   4552s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 18:51:50   4552s] setOptMode -allEndPoints                                        true
[03/23 18:51:50   4552s] setOptMode -autoHoldViews                                       { holdAnalysis}
[03/23 18:51:50   4552s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 18:51:50   4552s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 18:51:50   4552s] setOptMode -autoViewHoldTargetSlack                             500
[03/23 18:51:50   4552s] setOptMode -drcMargin                                           0.1
[03/23 18:51:50   4552s] setOptMode -effort                                              high
[03/23 18:51:50   4552s] setOptMode -fixDrc                                              true
[03/23 18:51:50   4552s] setOptMode -fixFanoutLoad                                       true
[03/23 18:51:50   4552s] setOptMode -holdTargetSlack                                     0.05
[03/23 18:51:50   4552s] setOptMode -maxLength                                           1000
[03/23 18:51:50   4552s] setOptMode -optimizeFF                                          true
[03/23 18:51:50   4552s] setOptMode -preserveAllSequential                               false
[03/23 18:51:50   4552s] setOptMode -restruct                                            false
[03/23 18:51:50   4552s] setOptMode -setupTargetSlack                                    0.05
[03/23 18:51:50   4552s] setOptMode -usefulSkew                                          false
[03/23 18:51:50   4552s] setOptMode -usefulSkewCTS                                       true
[03/23 18:51:50   4552s] setSIMode -separate_delta_delay_on_data                         true
[03/23 18:51:50   4552s] setPlaceMode -place_global_max_density                          0.8
[03/23 18:51:50   4552s] setPlaceMode -timingDriven                                      true
[03/23 18:51:50   4552s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 18:51:50   4552s] setAnalysisMode -checkType                                      setup
[03/23 18:51:50   4552s] setAnalysisMode -clkSrcPath                                     true
[03/23 18:51:50   4552s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 18:51:50   4552s] setAnalysisMode -cppr                                           both
[03/23 18:51:50   4552s] 
[03/23 18:51:50   4552s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 18:51:50   4552s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 18:51:50   4552s] OPERPROF: Starting DPlace-Init at level 1, MEM:3453.9M, EPOCH TIME: 1679611910.834159
[03/23 18:51:50   4552s] Processing tracks to init pin-track alignment.
[03/23 18:51:50   4552s] z: 2, totalTracks: 1
[03/23 18:51:50   4552s] z: 4, totalTracks: 1
[03/23 18:51:50   4552s] z: 6, totalTracks: 1
[03/23 18:51:50   4552s] z: 8, totalTracks: 1
[03/23 18:51:50   4552s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:51:50   4552s] All LLGs are deleted
[03/23 18:51:50   4552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:50   4552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:50   4552s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3453.9M, EPOCH TIME: 1679611910.836751
[03/23 18:51:50   4552s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3453.9M, EPOCH TIME: 1679611910.836960
[03/23 18:51:50   4552s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3453.9M, EPOCH TIME: 1679611910.837437
[03/23 18:51:50   4552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:50   4552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:50   4552s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3549.9M, EPOCH TIME: 1679611910.840187
[03/23 18:51:50   4552s] Max number of tech site patterns supported in site array is 256.
[03/23 18:51:50   4552s] Core basic site is IBM13SITE
[03/23 18:51:50   4552s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3549.9M, EPOCH TIME: 1679611910.854826
[03/23 18:51:50   4552s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 18:51:50   4552s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 18:51:50   4552s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:3549.9M, EPOCH TIME: 1679611910.858616
[03/23 18:51:50   4552s] SiteArray: non-trimmed site array dimensions = 135 x 465
[03/23 18:51:50   4552s] SiteArray: use 348,160 bytes
[03/23 18:51:50   4552s] SiteArray: current memory after site array memory allocation 3549.9M
[03/23 18:51:50   4552s] SiteArray: FP blocked sites are writable
[03/23 18:51:50   4552s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 18:51:50   4552s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3517.9M, EPOCH TIME: 1679611910.865615
[03/23 18:51:50   4552s] Process 2742 wires and vias for routing blockage analysis
[03/23 18:51:50   4552s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.012, REAL:0.006, MEM:3549.9M, EPOCH TIME: 1679611910.871903
[03/23 18:51:50   4552s] SiteArray: number of non floorplan blocked sites for llg default is 62775
[03/23 18:51:50   4552s] Atter site array init, number of instance map data is 0.
[03/23 18:51:50   4552s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.042, REAL:0.033, MEM:3549.9M, EPOCH TIME: 1679611910.873133
[03/23 18:51:50   4552s] 
[03/23 18:51:50   4552s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:51:50   4552s] OPERPROF:     Starting CMU at level 3, MEM:3549.9M, EPOCH TIME: 1679611910.874629
[03/23 18:51:50   4552s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3549.9M, EPOCH TIME: 1679611910.880158
[03/23 18:51:50   4552s] 
[03/23 18:51:50   4552s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 18:51:50   4552s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.054, REAL:0.045, MEM:3453.9M, EPOCH TIME: 1679611910.882045
[03/23 18:51:50   4552s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3453.9M, EPOCH TIME: 1679611910.882185
[03/23 18:51:50   4552s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:3453.9M, EPOCH TIME: 1679611910.885873
[03/23 18:51:50   4552s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3453.9MB).
[03/23 18:51:50   4552s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.064, REAL:0.054, MEM:3453.9M, EPOCH TIME: 1679611910.888071
[03/23 18:51:50   4552s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3453.9M, EPOCH TIME: 1679611910.888220
[03/23 18:51:50   4552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:51:50   4552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:50   4552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:50   4552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:50   4552s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.022, MEM:3408.9M, EPOCH TIME: 1679611910.910471
[03/23 18:51:50   4552s] Effort level <high> specified for reg2reg path_group
[03/23 18:51:50   4552s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2528.6M, totSessionCpu=1:15:53 **
[03/23 18:51:50   4552s] Existing Dirty Nets : 0
[03/23 18:51:50   4552s] New Signature Flow (optDesignCheckOptions) ....
[03/23 18:51:50   4552s] #Taking db snapshot
[03/23 18:51:50   4552s] #Taking db snapshot ... done
[03/23 18:51:51   4552s] OPERPROF: Starting checkPlace at level 1, MEM:3410.9M, EPOCH TIME: 1679611911.004483
[03/23 18:51:51   4552s] Processing tracks to init pin-track alignment.
[03/23 18:51:51   4552s] z: 2, totalTracks: 1
[03/23 18:51:51   4552s] z: 4, totalTracks: 1
[03/23 18:51:51   4552s] z: 6, totalTracks: 1
[03/23 18:51:51   4552s] z: 8, totalTracks: 1
[03/23 18:51:51   4552s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:51:51   4552s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3410.9M, EPOCH TIME: 1679611911.006749
[03/23 18:51:51   4552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:51   4552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:51   4552s] 
[03/23 18:51:51   4552s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:51:51   4552s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.023, MEM:3410.9M, EPOCH TIME: 1679611911.030010
[03/23 18:51:51   4552s] Begin checking placement ... (start mem=3410.9M, init mem=3410.9M)
[03/23 18:51:51   4552s] Begin checking exclusive groups violation ...
[03/23 18:51:51   4552s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 18:51:51   4552s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 18:51:51   4552s] 
[03/23 18:51:51   4552s] Running CheckPlace using 6 threads!...
[03/23 18:51:51   4553s] 
[03/23 18:51:51   4553s] ...checkPlace MT is done!
[03/23 18:51:51   4553s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3410.9M, EPOCH TIME: 1679611911.047051
[03/23 18:51:51   4553s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3410.9M, EPOCH TIME: 1679611911.047943
[03/23 18:51:51   4553s] *info: Placed = 2614           (Fixed = 21)
[03/23 18:51:51   4553s] *info: Unplaced = 0           
[03/23 18:51:51   4553s] Placement Density:38.07%(34412/90396)
[03/23 18:51:51   4553s] Placement Density (including fixed std cells):38.07%(34412/90396)
[03/23 18:51:51   4553s] All LLGs are deleted
[03/23 18:51:51   4553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2614).
[03/23 18:51:51   4553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:51   4553s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3410.9M, EPOCH TIME: 1679611911.049096
[03/23 18:51:51   4553s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3410.9M, EPOCH TIME: 1679611911.049271
[03/23 18:51:51   4553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:51   4553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:51   4553s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3410.9M)
[03/23 18:51:51   4553s] OPERPROF: Finished checkPlace at level 1, CPU:0.072, REAL:0.047, MEM:3410.9M, EPOCH TIME: 1679611911.051007
[03/23 18:51:51   4553s]  Initial DC engine is -> aae
[03/23 18:51:51   4553s]  
[03/23 18:51:51   4553s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 18:51:51   4553s]  
[03/23 18:51:51   4553s]  
[03/23 18:51:51   4553s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 18:51:51   4553s]  
[03/23 18:51:51   4553s] Reset EOS DB
[03/23 18:51:51   4553s] Ignoring AAE DB Resetting ...
[03/23 18:51:51   4553s]  Set Options for AAE Based Opt flow 
[03/23 18:51:51   4553s] *** optDesign -postRoute ***
[03/23 18:51:51   4553s] DRC Margin: user margin 0.1; extra margin 0
[03/23 18:51:51   4553s] Setup Target Slack: user slack 0.05
[03/23 18:51:51   4553s] Hold Target Slack: user slack 0.05
[03/23 18:51:51   4553s] All LLGs are deleted
[03/23 18:51:51   4553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:51   4553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:51   4553s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3410.9M, EPOCH TIME: 1679611911.065172
[03/23 18:51:51   4553s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3410.9M, EPOCH TIME: 1679611911.065465
[03/23 18:51:51   4553s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3410.9M, EPOCH TIME: 1679611911.066489
[03/23 18:51:51   4553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:51   4553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:51   4553s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3474.9M, EPOCH TIME: 1679611911.070032
[03/23 18:51:51   4553s] Max number of tech site patterns supported in site array is 256.
[03/23 18:51:51   4553s] Core basic site is IBM13SITE
[03/23 18:51:51   4553s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3474.9M, EPOCH TIME: 1679611911.084767
[03/23 18:51:51   4553s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 18:51:51   4553s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 18:51:51   4553s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.005, MEM:3506.9M, EPOCH TIME: 1679611911.089875
[03/23 18:51:51   4553s] Fast DP-INIT is on for default
[03/23 18:51:51   4553s] Atter site array init, number of instance map data is 0.
[03/23 18:51:51   4553s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.022, MEM:3506.9M, EPOCH TIME: 1679611911.091604
[03/23 18:51:51   4553s] 
[03/23 18:51:51   4553s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:51:51   4553s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.027, MEM:3410.9M, EPOCH TIME: 1679611911.093875
[03/23 18:51:51   4553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:51:51   4553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:51   4553s] Multi-VT timing optimization disabled based on library information.
[03/23 18:51:51   4553s] 
[03/23 18:51:51   4553s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:51:51   4553s] Deleting Lib Analyzer.
[03/23 18:51:51   4553s] 
[03/23 18:51:51   4553s] TimeStamp Deleting Cell Server End ...
[03/23 18:51:51   4553s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 18:51:51   4553s] 
[03/23 18:51:51   4553s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:51:51   4553s] Summary for sequential cells identification: 
[03/23 18:51:51   4553s]   Identified SBFF number: 112
[03/23 18:51:51   4553s]   Identified MBFF number: 0
[03/23 18:51:51   4553s]   Identified SB Latch number: 0
[03/23 18:51:51   4553s]   Identified MB Latch number: 0
[03/23 18:51:51   4553s]   Not identified SBFF number: 8
[03/23 18:51:51   4553s]   Not identified MBFF number: 0
[03/23 18:51:51   4553s]   Not identified SB Latch number: 0
[03/23 18:51:51   4553s]   Not identified MB Latch number: 0
[03/23 18:51:51   4553s]   Number of sequential cells which are not FFs: 34
[03/23 18:51:51   4553s]  Visiting view : setupAnalysis
[03/23 18:51:51   4553s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:51:51   4553s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:51:51   4553s]  Visiting view : holdAnalysis
[03/23 18:51:51   4553s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:51:51   4553s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:51:51   4553s] TLC MultiMap info (StdDelay):
[03/23 18:51:51   4553s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:51:51   4553s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:51:51   4553s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:51:51   4553s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:51:51   4553s]  Setting StdDelay to: 22.7ps
[03/23 18:51:51   4553s] 
[03/23 18:51:51   4553s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:51:51   4553s] 
[03/23 18:51:51   4553s] TimeStamp Deleting Cell Server Begin ...
[03/23 18:51:51   4553s] 
[03/23 18:51:51   4553s] TimeStamp Deleting Cell Server End ...
[03/23 18:51:51   4553s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.6/0:00:00.4 (1.4), totSession cpu/real = 1:15:53.1/0:48:08.5 (1.6), mem = 3410.9M
[03/23 18:51:51   4553s] 
[03/23 18:51:51   4553s] =============================================================================================
[03/23 18:51:51   4553s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.14-s109_1
[03/23 18:51:51   4553s] =============================================================================================
[03/23 18:51:51   4553s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:51:51   4553s] ---------------------------------------------------------------------------------------------
[03/23 18:51:51   4553s] [ CellServerInit         ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 18:51:51   4553s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:51:51   4553s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:51:51   4553s] [ CheckPlace             ]      1   0:00:00.0  (  10.6 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 18:51:51   4553s] [ MISC                   ]          0:00:00.4  (  86.8 % )     0:00:00.4 /  0:00:00.5    1.4
[03/23 18:51:51   4553s] ---------------------------------------------------------------------------------------------
[03/23 18:51:51   4553s]  InitOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.6    1.4
[03/23 18:51:51   4553s] ---------------------------------------------------------------------------------------------
[03/23 18:51:51   4553s] 
[03/23 18:51:51   4553s] ** INFO : this run is activating 'postRoute' automaton
[03/23 18:51:51   4553s] **INFO: flowCheckPoint #1 InitialSummary
[03/23 18:51:51   4553s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 18:51:51   4553s] ### Net info: total nets: 2684
[03/23 18:51:51   4553s] ### Net info: dirty nets: 0
[03/23 18:51:51   4553s] ### Net info: marked as disconnected nets: 0
[03/23 18:51:51   4553s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 18:51:51   4553s] #num needed restored net=0
[03/23 18:51:51   4553s] #need_extraction net=0 (total=2684)
[03/23 18:51:51   4553s] ### Net info: fully routed nets: 2681
[03/23 18:51:51   4553s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 18:51:51   4553s] ### Net info: unrouted nets: 0
[03/23 18:51:51   4553s] ### Net info: re-extraction nets: 0
[03/23 18:51:51   4553s] ### Net info: ignored nets: 0
[03/23 18:51:51   4553s] ### Net info: skip routing nets: 0
[03/23 18:51:51   4553s] ### import design signature (345): route=1174216607 fixed_route=1174216607 flt_obj=0 vio=1447638160 swire=282492057 shield_wire=1 net_attr=1991785295 dirty_area=0 del_dirty_area=0 cell=1672588955 placement=1990451907 pin_access=1443616500 inst_pattern=1
[03/23 18:51:51   4553s] #Extract in post route mode
[03/23 18:51:51   4553s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 18:51:51   4553s] #Fast data preparation for tQuantus.
[03/23 18:51:51   4553s] #Start routing data preparation on Thu Mar 23 18:51:51 2023
[03/23 18:51:51   4553s] #
[03/23 18:51:51   4553s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 18:51:51   4553s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:51:51   4553s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:51:51   4553s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:51:51   4553s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:51:51   4553s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:51:51   4553s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 18:51:51   4553s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 18:51:51   4553s] #Regenerating Ggrids automatically.
[03/23 18:51:51   4553s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 18:51:51   4553s] #Using automatically generated G-grids.
[03/23 18:51:51   4553s] #Done routing data preparation.
[03/23 18:51:51   4553s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2528.75 (MB), peak = 3112.18 (MB)
[03/23 18:51:51   4553s] #Start routing data preparation on Thu Mar 23 18:51:51 2023
[03/23 18:51:51   4553s] #
[03/23 18:51:51   4553s] #Minimum voltage of a net in the design = 0.000.
[03/23 18:51:51   4553s] #Maximum voltage of a net in the design = 1.200.
[03/23 18:51:51   4553s] #Voltage range [0.000 - 1.200] has 2682 nets.
[03/23 18:51:51   4553s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 18:51:51   4553s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 18:51:51   4553s] #Build and mark too close pins for the same net.
[03/23 18:51:51   4553s] #Regenerating Ggrids automatically.
[03/23 18:51:51   4553s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 18:51:51   4553s] #Using automatically generated G-grids.
[03/23 18:51:51   4553s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 18:51:51   4553s] #Done routing data preparation.
[03/23 18:51:51   4553s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2534.32 (MB), peak = 3112.18 (MB)
[03/23 18:51:51   4553s] #
[03/23 18:51:51   4553s] #Start tQuantus RC extraction...
[03/23 18:51:51   4553s] #Start building rc corner(s)...
[03/23 18:51:51   4553s] #Number of RC Corner = 1
[03/23 18:51:51   4553s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 18:51:51   4553s] #M1 -> M1 (1)
[03/23 18:51:51   4553s] #M2 -> M2 (2)
[03/23 18:51:51   4553s] #M3 -> M3 (3)
[03/23 18:51:51   4553s] #M4 -> M4 (4)
[03/23 18:51:51   4553s] #M5 -> M5 (5)
[03/23 18:51:51   4553s] #M6 -> M6 (6)
[03/23 18:51:51   4553s] #MQ -> MQ (7)
[03/23 18:51:51   4553s] #LM -> LM (8)
[03/23 18:51:51   4553s] #SADV-On
[03/23 18:51:51   4553s] # Corner(s) : 
[03/23 18:51:51   4553s] #rc-typ [25.00]
[03/23 18:51:52   4554s] # Corner id: 0
[03/23 18:51:52   4554s] # Layout Scale: 1.000000
[03/23 18:51:52   4554s] # Has Metal Fill model: yes
[03/23 18:51:52   4554s] # Temperature was set
[03/23 18:51:52   4554s] # Temperature : 25.000000
[03/23 18:51:52   4554s] # Ref. Temp   : 25.000000
[03/23 18:51:52   4554s] #SADV-Off
[03/23 18:51:52   4554s] #total pattern=120 [8, 324]
[03/23 18:51:52   4554s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 18:51:52   4554s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 18:51:52   4554s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 18:51:52   4554s] #number model r/c [1,1] [8,324] read
[03/23 18:51:52   4554s] #0 rcmodel(s) requires rebuild
[03/23 18:51:52   4554s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2535.43 (MB), peak = 3112.18 (MB)
[03/23 18:51:52   4554s] #Start building rc corner(s)...
[03/23 18:51:52   4554s] #Number of RC Corner = 1
[03/23 18:51:52   4554s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 18:51:52   4554s] #M1 -> M1 (1)
[03/23 18:51:52   4554s] #M2 -> M2 (2)
[03/23 18:51:52   4554s] #M3 -> M3 (3)
[03/23 18:51:52   4554s] #M4 -> M4 (4)
[03/23 18:51:52   4554s] #M5 -> M5 (5)
[03/23 18:51:52   4554s] #M6 -> M6 (6)
[03/23 18:51:52   4554s] #MQ -> MQ (7)
[03/23 18:51:52   4554s] #LM -> LM (8)
[03/23 18:51:52   4554s] #SADV-On
[03/23 18:51:52   4554s] # Corner(s) : 
[03/23 18:51:52   4554s] #rc-typ [25.00]
[03/23 18:51:52   4554s] # Corner id: 0
[03/23 18:51:52   4554s] # Layout Scale: 1.000000
[03/23 18:51:52   4554s] # Has Metal Fill model: yes
[03/23 18:51:52   4554s] # Temperature was set
[03/23 18:51:52   4554s] # Temperature : 25.000000
[03/23 18:51:52   4554s] # Ref. Temp   : 25.000000
[03/23 18:51:52   4554s] #SADV-Off
[03/23 18:51:52   4554s] #total pattern=120 [8, 324]
[03/23 18:51:52   4554s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 18:51:52   4554s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 18:51:52   4554s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 18:51:52   4554s] #number model r/c [1,1] [8,324] read
[03/23 18:51:52   4554s] #0 rcmodel(s) requires rebuild
[03/23 18:51:52   4554s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2535.38 (MB), peak = 3112.18 (MB)
[03/23 18:51:52   4554s] #Finish check_net_pin_list step Enter extract
[03/23 18:51:52   4554s] #Start init net ripin tree building
[03/23 18:51:52   4554s] #Finish init net ripin tree building
[03/23 18:51:52   4554s] #Cpu time = 00:00:00
[03/23 18:51:52   4554s] #Elapsed time = 00:00:00
[03/23 18:51:52   4554s] #Increased memory = 0.00 (MB)
[03/23 18:51:52   4554s] #Total memory = 2535.38 (MB)
[03/23 18:51:52   4554s] #Peak memory = 3112.18 (MB)
[03/23 18:51:52   4554s] #Using multithreading with 6 threads.
[03/23 18:51:52   4554s] #begin processing metal fill model file
[03/23 18:51:52   4554s] #end processing metal fill model file
[03/23 18:51:52   4554s] #Length limit = 200 pitches
[03/23 18:51:52   4554s] #opt mode = 2
[03/23 18:51:52   4554s] #Finish check_net_pin_list step Fix net pin list
[03/23 18:51:52   4554s] #Start generate extraction boxes.
[03/23 18:51:52   4554s] #
[03/23 18:51:52   4554s] #Extract using 30 x 30 Hboxes
[03/23 18:51:52   4554s] #3x4 initial hboxes
[03/23 18:51:52   4554s] #Use area based hbox pruning.
[03/23 18:51:52   4554s] #0/0 hboxes pruned.
[03/23 18:51:52   4554s] #Complete generating extraction boxes.
[03/23 18:51:52   4554s] #Extract 6 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 18:51:52   4554s] #Process 0 special clock nets for rc extraction
[03/23 18:51:52   4554s] #Total 2681 nets were built. 1645 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 18:51:53   4556s] #Run Statistics for Extraction:
[03/23 18:51:53   4556s] #   Cpu time = 00:00:02, elapsed time = 00:00:01 .
[03/23 18:51:53   4556s] #   Increased memory =    23.92 (MB), total memory =  2559.98 (MB), peak memory =  3112.18 (MB)
[03/23 18:51:53   4556s] #Register nets and terms for rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_YIwYVn.rcdb.d
[03/23 18:51:54   4556s] #Finish registering nets and terms for rcdb.
[03/23 18:51:54   4556s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2541.49 (MB), peak = 3112.18 (MB)
[03/23 18:51:54   4556s] #RC Statistics: 16922 Res, 10101 Ground Cap, 33168 XCap (Edge to Edge)
[03/23 18:51:54   4556s] #RC V/H edge ratio: 0.06, Avg V/H Edge Length: 1179.70 (6701), Avg L-Edge Length: 18006.74 (7515)
[03/23 18:51:54   4556s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_YIwYVn.rcdb.d.
[03/23 18:51:54   4556s] #Start writing RC data.
[03/23 18:51:54   4556s] #Finish writing RC data
[03/23 18:51:54   4556s] #Finish writing rcdb with 19603 nodes, 16922 edges, and 96342 xcaps
[03/23 18:51:54   4556s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2540.46 (MB), peak = 3112.18 (MB)
[03/23 18:51:54   4556s] Restoring parasitic data from file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_YIwYVn.rcdb.d' ...
[03/23 18:51:54   4556s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_YIwYVn.rcdb.d' for reading (mem: 3472.699M)
[03/23 18:51:54   4556s] Reading RCDB with compressed RC data.
[03/23 18:51:54   4556s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_YIwYVn.rcdb.d' for content verification (mem: 3472.699M)
[03/23 18:51:54   4556s] Reading RCDB with compressed RC data.
[03/23 18:51:54   4556s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_YIwYVn.rcdb.d': 0 access done (mem: 3472.699M)
[03/23 18:51:54   4556s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_YIwYVn.rcdb.d': 0 access done (mem: 3472.699M)
[03/23 18:51:54   4556s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3472.699M)
[03/23 18:51:54   4556s] Following multi-corner parasitics specified:
[03/23 18:51:54   4556s] 	/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_YIwYVn.rcdb.d (rcdb)
[03/23 18:51:54   4556s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_YIwYVn.rcdb.d' for reading (mem: 3472.699M)
[03/23 18:51:54   4556s] Reading RCDB with compressed RC data.
[03/23 18:51:54   4556s] 		Cell PE_top has rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_YIwYVn.rcdb.d specified
[03/23 18:51:54   4556s] Cell PE_top, hinst 
[03/23 18:51:54   4556s] processing rcdb (/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_YIwYVn.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 18:51:54   4556s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_YIwYVn.rcdb.d': 0 access done (mem: 3488.699M)
[03/23 18:51:54   4556s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3472.699M)
[03/23 18:51:54   4556s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_Pp9cDu.rcdb.d/PE_top.rcdb.d' for reading (mem: 3472.699M)
[03/23 18:51:54   4556s] Reading RCDB with compressed RC data.
[03/23 18:51:54   4557s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_Pp9cDu.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3472.699M)
[03/23 18:51:54   4557s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=3472.699M)
[03/23 18:51:54   4557s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 3472.699M)
[03/23 18:51:54   4557s] #
[03/23 18:51:54   4557s] #Restore RCDB.
[03/23 18:51:54   4557s] #
[03/23 18:51:54   4557s] #Complete tQuantus RC extraction.
[03/23 18:51:54   4557s] #Cpu time = 00:00:04
[03/23 18:51:54   4557s] #Elapsed time = 00:00:03
[03/23 18:51:54   4557s] #Increased memory = 6.14 (MB)
[03/23 18:51:54   4557s] #Total memory = 2540.46 (MB)
[03/23 18:51:54   4557s] #Peak memory = 3112.18 (MB)
[03/23 18:51:54   4557s] #
[03/23 18:51:54   4557s] #1645 inserted nodes are removed
[03/23 18:51:54   4557s] ### export design design signature (347): route=1432067815 fixed_route=1432067815 flt_obj=0 vio=1447638160 swire=282492057 shield_wire=1 net_attr=1377272819 dirty_area=0 del_dirty_area=0 cell=1672588955 placement=1990451907 pin_access=1443616500 inst_pattern=1
[03/23 18:51:55   4557s] #	no debugging net set
[03/23 18:51:55   4557s] ### import design signature (348): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1443616500 inst_pattern=1
[03/23 18:51:55   4557s] #Start Inst Signature in MT(0)
[03/23 18:51:55   4557s] #Start Net Signature in MT(7069822)
[03/23 18:51:55   4557s] #Calculate SNet Signature in MT (45843829)
[03/23 18:51:55   4557s] #Run time and memory report for RC extraction:
[03/23 18:51:55   4557s] #RC extraction running on  Xeon 4.00GHz 12288KB Cache 12CPU.
[03/23 18:51:55   4557s] #Run Statistics for snet signature:
[03/23 18:51:55   4557s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.25/6, scale score = 0.21.
[03/23 18:51:55   4557s] #    Increased memory =    -0.02 (MB), total memory =  2532.49 (MB), peak memory =  3112.18 (MB)
[03/23 18:51:55   4557s] #Run Statistics for Net Final Signature:
[03/23 18:51:55   4557s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 18:51:55   4557s] #   Increased memory =     0.00 (MB), total memory =  2532.50 (MB), peak memory =  3112.18 (MB)
[03/23 18:51:55   4557s] #Run Statistics for Net launch:
[03/23 18:51:55   4557s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.26/6, scale score = 0.71.
[03/23 18:51:55   4557s] #    Increased memory =     0.64 (MB), total memory =  2532.50 (MB), peak memory =  3112.18 (MB)
[03/23 18:51:55   4557s] #Run Statistics for Net init_dbsNet_slist:
[03/23 18:51:55   4557s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 18:51:55   4557s] #   Increased memory =     0.00 (MB), total memory =  2531.86 (MB), peak memory =  3112.18 (MB)
[03/23 18:51:55   4557s] #Run Statistics for net signature:
[03/23 18:51:55   4557s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.58/6, scale score = 0.60.
[03/23 18:51:55   4557s] #    Increased memory =     0.64 (MB), total memory =  2532.50 (MB), peak memory =  3112.18 (MB)
[03/23 18:51:55   4557s] #Run Statistics for inst signature:
[03/23 18:51:55   4557s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.54/6, scale score = 0.26.
[03/23 18:51:55   4557s] #    Increased memory =    -0.37 (MB), total memory =  2531.86 (MB), peak memory =  3112.18 (MB)
[03/23 18:51:55   4557s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_Pp9cDu.rcdb.d/PE_top.rcdb.d' for reading (mem: 3408.699M)
[03/23 18:51:55   4557s] Reading RCDB with compressed RC data.
[03/23 18:51:55   4557s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3410.7M)
[03/23 18:51:55   4557s] Starting delay calculation for Setup views
[03/23 18:51:55   4557s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 18:51:55   4557s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[03/23 18:51:55   4557s] AAE DB initialization (MEM=3439.32 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 18:51:55   4557s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 18:51:55   4557s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 18:51:55   4557s] #################################################################################
[03/23 18:51:55   4557s] # Design Stage: PostRoute
[03/23 18:51:55   4557s] # Design Name: PE_top
[03/23 18:51:55   4557s] # Design Mode: 130nm
[03/23 18:51:55   4557s] # Analysis Mode: MMMC OCV 
[03/23 18:51:55   4557s] # Parasitics Mode: SPEF/RCDB 
[03/23 18:51:55   4557s] # Signoff Settings: SI On 
[03/23 18:51:55   4557s] #################################################################################
[03/23 18:51:55   4558s] Topological Sorting (REAL = 0:00:00.0, MEM = 3439.3M, InitMEM = 3439.3M)
[03/23 18:51:55   4558s] Setting infinite Tws ...
[03/23 18:51:55   4558s] First Iteration Infinite Tw... 
[03/23 18:51:55   4558s] Calculate early delays in OCV mode...
[03/23 18:51:55   4558s] Calculate late delays in OCV mode...
[03/23 18:51:55   4558s] Start delay calculation (fullDC) (6 T). (MEM=3439.32)
[03/23 18:51:55   4558s] Start AAE Lib Loading. (MEM=3450.93)
[03/23 18:51:55   4558s] End AAE Lib Loading. (MEM=3470 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 18:51:55   4558s] End AAE Lib Interpolated Model. (MEM=3470 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:51:55   4558s] **WARN: (IMPESI-3106):	Delay calculation extrapolated slew on multiple instances in the design, which could reduce the accuracy. To know the details of actual and bound values, refer to the outbound reports named: ./PE_top.dc.outbound.slew.{early|late}.<view-name>.txt.
[03/23 18:51:55   4559s] Total number of fetched objects 2681
[03/23 18:51:55   4559s] AAE_INFO-618: Total number of nets in the design is 2684,  100.0 percent of the nets selected for SI analysis
[03/23 18:51:55   4559s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:51:55   4559s] End delay calculation. (MEM=3836.41 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 18:51:55   4559s] End delay calculation (fullDC). (MEM=3836.41 CPU=0:00:01.3 REAL=0:00:00.0)
[03/23 18:51:55   4559s] *** CDM Built up (cpu=0:00:01.4  real=0:00:00.0  mem= 3836.4M) ***
[03/23 18:51:56   4559s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3780.4M)
[03/23 18:51:56   4559s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 18:51:56   4559s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3780.4M)
[03/23 18:51:56   4559s] 
[03/23 18:51:56   4559s] Executing IPO callback for view pruning ..
[03/23 18:51:56   4559s] Starting SI iteration 2
[03/23 18:51:56   4559s] Calculate early delays in OCV mode...
[03/23 18:51:56   4559s] Calculate late delays in OCV mode...
[03/23 18:51:56   4559s] Start delay calculation (fullDC) (6 T). (MEM=3680.57)
[03/23 18:51:56   4559s] End AAE Lib Interpolated Model. (MEM=3680.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:51:56   4560s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 4. 
[03/23 18:51:56   4560s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2681. 
[03/23 18:51:56   4560s] Total number of fetched objects 2681
[03/23 18:51:56   4560s] AAE_INFO-618: Total number of nets in the design is 2684,  42.8 percent of the nets selected for SI analysis
[03/23 18:51:56   4560s] End delay calculation. (MEM=3940.71 CPU=0:00:00.9 REAL=0:00:00.0)
[03/23 18:51:56   4560s] End delay calculation (fullDC). (MEM=3940.71 CPU=0:00:00.9 REAL=0:00:00.0)
[03/23 18:51:56   4560s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 3940.7M) ***
[03/23 18:51:56   4560s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:01.0 totSessionCpu=1:16:01 mem=3946.7M)
[03/23 18:51:56   4560s] End AAE Lib Interpolated Model. (MEM=3946.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:51:56   4560s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3946.7M, EPOCH TIME: 1679611916.566782
[03/23 18:51:56   4560s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:56   4560s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:56   4561s] 
[03/23 18:51:56   4561s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:51:56   4561s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.027, MEM:3978.7M, EPOCH TIME: 1679611916.593602
[03/23 18:51:56   4561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:51:56   4561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:56   4561s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.170  | -4.170  | -3.356  |
|           TNS (ns):|-679.806 |-256.420 |-461.394 |
|    Violating Paths:|   546   |   178   |   413   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    150 (150)     |   -0.295   |    150 (150)     |
|   max_tran     |    155 (888)     |   -4.719   |    155 (888)     |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      4 (4)       |    -259    |      4 (4)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3977.2M, EPOCH TIME: 1679611916.685901
[03/23 18:51:56   4561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:56   4561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:56   4561s] 
[03/23 18:51:56   4561s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:51:56   4561s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.026, MEM:3978.7M, EPOCH TIME: 1679611916.711844
[03/23 18:51:56   4561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 18:51:56   4561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:56   4561s] Density: 38.068%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:06, mem = 2721.3M, totSessionCpu=1:16:01 **
[03/23 18:51:56   4561s] OPTC: m1 20.0 20.0
[03/23 18:51:56   4561s] Setting latch borrow mode to budget during optimization.
[03/23 18:51:56   4561s] Info: Done creating the CCOpt slew target map.
[03/23 18:51:56   4561s] **INFO: flowCheckPoint #2 OptimizationPass1
[03/23 18:51:56   4561s] Glitch fixing enabled
[03/23 18:51:56   4561s] *** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 1:16:01.5/0:48:14.2 (1.6), mem = 3680.7M
[03/23 18:51:56   4561s] Running CCOpt-PRO on entire clock network
[03/23 18:51:56   4561s] Net route status summary:
[03/23 18:51:56   4561s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:51:56   4561s]   Non-clock:  2662 (unrouted=3, trialRouted=0, noStatus=0, routed=2659, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:51:56   4561s] Clock tree cells fixed by user: 0 out of 21 (0%)
[03/23 18:51:56   4561s] PRO...
[03/23 18:51:56   4561s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/23 18:51:56   4561s] Initializing clock structures...
[03/23 18:51:56   4561s]   Creating own balancer
[03/23 18:51:56   4561s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/23 18:51:56   4561s]   Removing CTS place status from clock tree and sinks.
[03/23 18:51:56   4561s]   Removed CTS place status from 21 clock cells (out of 23 ) and 0 clock sinks (out of 0 ).
[03/23 18:51:56   4561s]   Initializing legalizer
[03/23 18:51:56   4561s]   Using cell based legalization.
[03/23 18:51:56   4561s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 18:51:56   4561s] OPERPROF: Starting DPlace-Init at level 1, MEM:3680.7M, EPOCH TIME: 1679611916.873347
[03/23 18:51:56   4561s] Processing tracks to init pin-track alignment.
[03/23 18:51:56   4561s] z: 2, totalTracks: 1
[03/23 18:51:56   4561s] z: 4, totalTracks: 1
[03/23 18:51:56   4561s] z: 6, totalTracks: 1
[03/23 18:51:56   4561s] z: 8, totalTracks: 1
[03/23 18:51:56   4561s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:51:56   4561s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3680.7M, EPOCH TIME: 1679611916.878755
[03/23 18:51:56   4561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:56   4561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:56   4561s] 
[03/23 18:51:56   4561s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:51:56   4561s] 
[03/23 18:51:56   4561s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:51:56   4561s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.025, MEM:3712.7M, EPOCH TIME: 1679611916.903686
[03/23 18:51:56   4561s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3712.7M, EPOCH TIME: 1679611916.903785
[03/23 18:51:56   4561s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3712.7M, EPOCH TIME: 1679611916.905763
[03/23 18:51:56   4561s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3712.7MB).
[03/23 18:51:56   4561s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.033, MEM:3712.7M, EPOCH TIME: 1679611916.906180
[03/23 18:51:56   4561s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:51:56   4561s] (I)      Default pattern map key = PE_top_default.
[03/23 18:51:56   4561s] (I)      Load db... (mem=3712.7M)
[03/23 18:51:56   4561s] (I)      Read data from FE... (mem=3712.7M)
[03/23 18:51:56   4561s] (I)      Number of ignored instance 0
[03/23 18:51:56   4561s] (I)      Number of inbound cells 0
[03/23 18:51:56   4561s] (I)      Number of opened ILM blockages 0
[03/23 18:51:56   4561s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/23 18:51:56   4561s] (I)      numMoveCells=1898, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 18:51:56   4561s] (I)      cell height: 3600, count: 2614
[03/23 18:51:56   4561s] (I)      Read rows... (mem=3712.7M)
[03/23 18:51:56   4561s] (I)      Done Read rows (cpu=0.000s, mem=3712.7M)
[03/23 18:51:56   4561s] (I)      Done Read data from FE (cpu=0.003s, mem=3712.7M)
[03/23 18:51:56   4561s] (I)      Done Load db (cpu=0.003s, mem=3712.7M)
[03/23 18:51:56   4561s] (I)      Constructing placeable region... (mem=3712.7M)
[03/23 18:51:56   4561s] (I)      Constructing bin map
[03/23 18:51:56   4561s] (I)      Initialize bin information with width=36000 height=36000
[03/23 18:51:56   4561s] (I)      Done constructing bin map
[03/23 18:51:56   4561s] (I)      Compute region effective width... (mem=3712.7M)
[03/23 18:51:56   4561s] (I)      Done Compute region effective width (cpu=0.000s, mem=3712.7M)
[03/23 18:51:56   4561s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3712.7M)
[03/23 18:51:56   4561s]   Legalizer reserving space for clock trees
[03/23 18:51:56   4561s]   Accumulated time to calculate placeable region: 0.00768
[03/23 18:51:56   4561s]   Accumulated time to calculate placeable region: 0.00769
[03/23 18:51:56   4561s]   Reconstructing clock tree datastructures, skew aware...
[03/23 18:51:56   4561s]     Validating CTS configuration...
[03/23 18:51:56   4561s]     Checking module port directions...
[03/23 18:51:56   4561s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:51:56   4561s]     Non-default CCOpt properties:
[03/23 18:51:56   4561s]       Public non-default CCOpt properties:
[03/23 18:51:56   4561s]         adjacent_rows_legal: true (default: false)
[03/23 18:51:56   4561s]         cell_density is set for at least one object
[03/23 18:51:56   4561s]         cell_halo_rows: 0 (default: 1)
[03/23 18:51:56   4561s]         cell_halo_sites: 0 (default: 4)
[03/23 18:51:56   4561s]         original_names is set for at least one object
[03/23 18:51:56   4561s]         primary_delay_corner: worstDelay (default: )
[03/23 18:51:56   4561s]         route_type is set for at least one object
[03/23 18:51:56   4561s]         source_driver is set for at least one object
[03/23 18:51:56   4561s]         target_insertion_delay is set for at least one object
[03/23 18:51:56   4561s]         target_max_trans is set for at least one object
[03/23 18:51:56   4561s]         target_max_trans_sdc is set for at least one object
[03/23 18:51:56   4561s]         target_skew is set for at least one object
[03/23 18:51:56   4561s]         target_skew_wire is set for at least one object
[03/23 18:51:56   4561s]         use_inverters is set for at least one object
[03/23 18:51:56   4561s]       Private non-default CCOpt properties:
[03/23 18:51:56   4561s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/23 18:51:56   4561s]         clock_nets_detailed_routed: 1 (default: false)
[03/23 18:51:56   4561s]         cluster_when_starting_skewing: 1 (default: false)
[03/23 18:51:56   4561s]         force_design_routing_status: 1 (default: auto)
[03/23 18:51:56   4561s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/23 18:51:56   4561s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/23 18:51:56   4561s]         r2r_iterations: 5 (default: 1)
[03/23 18:51:56   4561s]     Route type trimming info:
[03/23 18:51:56   4561s]       No route type modifications were made.
[03/23 18:51:56   4561s] End AAE Lib Interpolated Model. (MEM=3715.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:51:56   4561s]     Accumulated time to calculate placeable region: 0.0078
[03/23 18:51:56   4561s]     Accumulated time to calculate placeable region: 0.00781
[03/23 18:51:56   4561s]     Accumulated time to calculate placeable region: 0.00783
[03/23 18:51:56   4561s]     Accumulated time to calculate placeable region: 0.00783
[03/23 18:51:56   4561s]     Accumulated time to calculate placeable region: 0.00787
[03/23 18:51:56   4561s]     Accumulated time to calculate placeable region: 0.00789
[03/23 18:51:56   4561s]     Accumulated time to calculate placeable region: 0.00791
[03/23 18:51:56   4561s] Accumulated time to calculate placeable region: 0.00798
[03/23 18:51:56   4561s] (I)      Initializing Steiner engine. 
[03/23 18:51:56   4561s] (I)      ================== Layers ==================
[03/23 18:51:56   4561s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:51:56   4561s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 18:51:56   4561s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:51:56   4561s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 18:51:56   4561s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 18:51:56   4561s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 18:51:56   4561s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 18:51:56   4561s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 18:51:56   4561s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 18:51:56   4561s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 18:51:56   4561s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 18:51:56   4561s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 18:51:56   4561s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 18:51:56   4561s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 18:51:56   4561s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 18:51:56   4561s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 18:51:56   4561s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 18:51:56   4561s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 18:51:56   4561s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 18:51:56   4561s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:51:56   4561s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 18:51:56   4561s] (I)      +-----+----+------+-------+--------+-------+
[03/23 18:51:56   4561s] Accumulated time to calculate placeable region: 0.00849
[03/23 18:51:56   4561s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 18:51:56   4561s]     Original list had 8 cells:
[03/23 18:51:56   4561s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 18:51:56   4561s]     Library trimming was not able to trim any cells:
[03/23 18:51:56   4561s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 18:51:56   4561s]     Accumulated time to calculate placeable region: 0.00849
[03/23 18:51:56   4561s] Accumulated time to calculate placeable region: 0.00855
[03/23 18:51:56   4561s] Accumulated time to calculate placeable region: 0.00907
[03/23 18:51:56   4561s] Accumulated time to calculate placeable region: 0.00907
[03/23 18:51:56   4561s] Accumulated time to calculate placeable region: 0.00925
[03/23 18:51:56   4561s] Accumulated time to calculate placeable region: 0.00943
[03/23 18:51:57   4561s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 18:51:57   4561s]     Original list had 9 cells:
[03/23 18:51:57   4561s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 18:51:57   4561s]     New trimmed list has 8 cells:
[03/23 18:51:57   4561s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 18:51:57   4561s]     Accumulated time to calculate placeable region: 0.0101
[03/23 18:51:57   4561s]     Accumulated time to calculate placeable region: 0.0101
[03/23 18:51:57   4561s]     Accumulated time to calculate placeable region: 0.0102
[03/23 18:51:57   4561s] Accumulated time to calculate placeable region: 0.0213
[03/23 18:51:57   4561s] Accumulated time to calculate placeable region: 0.0335
[03/23 18:51:57   4561s] Accumulated time to calculate placeable region: 0.0502
[03/23 18:51:57   4561s] Accumulated time to calculate placeable region: 0.0675
[03/23 18:51:57   4561s] Accumulated time to calculate placeable region: 0.0857
[03/23 18:51:57   4561s] Accumulated time to calculate placeable region: 0.0858
[03/23 18:51:57   4561s] Accumulated time to calculate placeable region: 0.0862
[03/23 18:51:57   4561s] Accumulated time to calculate placeable region: 0.0864
[03/23 18:51:57   4561s] Accumulated time to calculate placeable region: 0.0868
[03/23 18:51:57   4561s] Accumulated time to calculate placeable region: 0.0868
[03/23 18:51:57   4561s] Accumulated time to calculate placeable region: 0.0864
[03/23 18:51:57   4561s]     Accumulated time to calculate placeable region: 0.0864
[03/23 18:51:57   4561s] Accumulated time to calculate placeable region: 0.0868
[03/23 18:51:57   4562s]     Clock tree balancer configuration for clock_tree clk:
[03/23 18:51:57   4562s]     Non-default CCOpt properties:
[03/23 18:51:57   4562s]       Public non-default CCOpt properties:
[03/23 18:51:57   4562s]         cell_density: 1 (default: 0.75)
[03/23 18:51:57   4562s]         route_type (leaf): default_route_type_leaf (default: default)
[03/23 18:51:57   4562s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 18:51:57   4562s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 18:51:57   4562s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 18:51:57   4562s]         use_inverters: true (default: auto)
[03/23 18:51:57   4562s]       No private non-default CCOpt properties
[03/23 18:51:57   4562s]     For power domain auto-default:
[03/23 18:51:57   4562s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 18:51:57   4562s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 18:51:57   4562s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 18:51:57   4562s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 18:51:57   4562s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 90396.000um^2
[03/23 18:51:57   4562s]     Top Routing info:
[03/23 18:51:57   4562s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 18:51:57   4562s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 18:51:57   4562s]     Trunk Routing info:
[03/23 18:51:57   4562s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 18:51:57   4562s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 18:51:57   4562s]     Leaf Routing info:
[03/23 18:51:57   4562s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 18:51:57   4562s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 18:51:57   4562s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 18:51:57   4562s]       Slew time target (leaf):    0.100ns
[03/23 18:51:57   4562s]       Slew time target (trunk):   0.100ns
[03/23 18:51:57   4562s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 18:51:57   4562s]       Buffer unit delay: 0.084ns
[03/23 18:51:57   4562s]       Buffer max distance: 540.378um
[03/23 18:51:57   4562s]     Fastest wire driving cells and distances:
[03/23 18:51:57   4562s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 18:51:57   4562s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 18:51:57   4562s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 18:51:57   4562s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Logic Sizing Table:
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     ----------------------------------------------------------
[03/23 18:51:57   4562s]     Cell    Instance count    Source    Eligible library cells
[03/23 18:51:57   4562s]     ----------------------------------------------------------
[03/23 18:51:57   4562s]       (empty table)
[03/23 18:51:57   4562s]     ----------------------------------------------------------
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 18:51:57   4562s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:51:57   4562s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 18:51:57   4562s]       Sources:                     pin clk
[03/23 18:51:57   4562s]       Total number of sinks:       716
[03/23 18:51:57   4562s]       Delay constrained sinks:     716
[03/23 18:51:57   4562s]       Constrains:                  default
[03/23 18:51:57   4562s]       Non-leaf sinks:              0
[03/23 18:51:57   4562s]       Ignore pins:                 0
[03/23 18:51:57   4562s]      Timing corner worstDelay:setup.late:
[03/23 18:51:57   4562s]       Skew target:                 0.100ns
[03/23 18:51:57   4562s]       Insertion delay target:      0.100ns
[03/23 18:51:57   4562s]     Primary reporting skew groups are:
[03/23 18:51:57   4562s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Clock DAG stats initial state:
[03/23 18:51:57   4562s]       cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 18:51:57   4562s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:51:57   4562s]       misc counts      : r=1, pp=0
[03/23 18:51:57   4562s]       cell areas       : b=0.000um^2, i=417.600um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=417.600um^2
[03/23 18:51:57   4562s]       hp wire lengths  : top=0.000um, trunk=634.800um, leaf=2192.400um, total=2827.200um
[03/23 18:51:57   4562s]     Clock DAG library cell distribution initial state {count}:
[03/23 18:51:57   4562s]        Invs: CLKINVX20TR: 19 CLKINVX16TR: 2 
[03/23 18:51:57   4562s]     Clock DAG hash initial state: 10756230699711948508 15729729618234110781
[03/23 18:51:57   4562s]     CTS services accumulated run-time stats initial state:
[03/23 18:51:57   4562s]       delay calculator: calls=29401, total_wall_time=1.408s, mean_wall_time=0.048ms
[03/23 18:51:57   4562s]       legalizer: calls=2530, total_wall_time=0.067s, mean_wall_time=0.026ms
[03/23 18:51:57   4562s]       steiner router: calls=18746, total_wall_time=2.684s, mean_wall_time=0.143ms
[03/23 18:51:57   4562s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 18:51:57   4562s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     --------------------------------------------------------------------
[03/23 18:51:57   4562s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 18:51:57   4562s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 18:51:57   4562s]     --------------------------------------------------------------------
[03/23 18:51:57   4562s]     M1       N            H          0.317         0.288         0.091
[03/23 18:51:57   4562s]     M2       Y            V          0.186         0.327         0.061
[03/23 18:51:57   4562s]     M3       Y            H          0.186         0.328         0.061
[03/23 18:51:57   4562s]     M4       Y            V          0.186         0.327         0.061
[03/23 18:51:57   4562s]     M5       N            H          0.186         0.328         0.061
[03/23 18:51:57   4562s]     M6       N            V          0.181         0.323         0.058
[03/23 18:51:57   4562s]     MQ       N            H          0.075         0.283         0.021
[03/23 18:51:57   4562s]     LM       N            V          0.068         0.289         0.020
[03/23 18:51:57   4562s]     --------------------------------------------------------------------
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 18:51:57   4562s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Layer information for route type default_route_type_leaf:
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     --------------------------------------------------------------------
[03/23 18:51:57   4562s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 18:51:57   4562s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 18:51:57   4562s]     --------------------------------------------------------------------
[03/23 18:51:57   4562s]     M1       N            H          0.317         0.213         0.068
[03/23 18:51:57   4562s]     M2       N            V          0.186         0.267         0.050
[03/23 18:51:57   4562s]     M3       Y            H          0.186         0.265         0.049
[03/23 18:51:57   4562s]     M4       Y            V          0.186         0.265         0.049
[03/23 18:51:57   4562s]     M5       N            H          0.186         0.263         0.049
[03/23 18:51:57   4562s]     M6       N            V          0.181         0.254         0.046
[03/23 18:51:57   4562s]     MQ       N            H          0.075         0.240         0.018
[03/23 18:51:57   4562s]     LM       N            V          0.068         0.231         0.016
[03/23 18:51:57   4562s]     --------------------------------------------------------------------
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 18:51:57   4562s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Layer information for route type default_route_type_nonleaf:
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     --------------------------------------------------------------------
[03/23 18:51:57   4562s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 18:51:57   4562s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 18:51:57   4562s]     --------------------------------------------------------------------
[03/23 18:51:57   4562s]     M1       N            H          0.317         0.213         0.068
[03/23 18:51:57   4562s]     M2       N            V          0.186         0.267         0.050
[03/23 18:51:57   4562s]     M3       Y            H          0.186         0.265         0.049
[03/23 18:51:57   4562s]     M4       Y            V          0.186         0.265         0.049
[03/23 18:51:57   4562s]     M5       N            H          0.186         0.263         0.049
[03/23 18:51:57   4562s]     M6       N            V          0.181         0.254         0.046
[03/23 18:51:57   4562s]     MQ       N            H          0.075         0.240         0.018
[03/23 18:51:57   4562s]     LM       N            V          0.068         0.231         0.016
[03/23 18:51:57   4562s]     --------------------------------------------------------------------
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Via selection for estimated routes (rule default):
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     ------------------------------------------------------------
[03/23 18:51:57   4562s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 18:51:57   4562s]     Range                (Ohm)    (fF)     (fs)     Only
[03/23 18:51:57   4562s]     ------------------------------------------------------------
[03/23 18:51:57   4562s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/23 18:51:57   4562s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 18:51:57   4562s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 18:51:57   4562s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 18:51:57   4562s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 18:51:57   4562s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 18:51:57   4562s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 18:51:57   4562s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 18:51:57   4562s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 18:51:57   4562s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 18:51:57   4562s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 18:51:57   4562s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 18:51:57   4562s]     ------------------------------------------------------------
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 18:51:57   4562s]     No ideal or dont_touch nets found in the clock tree
[03/23 18:51:57   4562s]     No dont_touch hnets found in the clock tree
[03/23 18:51:57   4562s]     No dont_touch hpins found in the clock network.
[03/23 18:51:57   4562s]     Checking for illegal sizes of clock logic instances...
[03/23 18:51:57   4562s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Filtering reasons for cell type: buffer
[03/23 18:51:57   4562s]     =======================================
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:51:57   4562s]     Clock trees    Power domain    Reason                         Library cells
[03/23 18:51:57   4562s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:51:57   4562s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 18:51:57   4562s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Filtering reasons for cell type: inverter
[03/23 18:51:57   4562s]     =========================================
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:51:57   4562s]     Clock trees    Power domain    Reason                         Library cells
[03/23 18:51:57   4562s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:51:57   4562s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 18:51:57   4562s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 18:51:57   4562s]                                                                     INVXLTR }
[03/23 18:51:57   4562s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/23 18:51:57   4562s]     CCOpt configuration status: all checks passed.
[03/23 18:51:57   4562s]   Reconstructing clock tree datastructures, skew aware done.
[03/23 18:51:57   4562s] Initializing clock structures done.
[03/23 18:51:57   4562s] PRO...
[03/23 18:51:57   4562s]   PRO active optimizations:
[03/23 18:51:57   4562s]    - DRV fixing with sizing
[03/23 18:51:57   4562s]   
[03/23 18:51:57   4562s]   Detected clock skew data from CTS
[03/23 18:51:57   4562s]   Clock DAG stats PRO initial state:
[03/23 18:51:57   4562s]     cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 18:51:57   4562s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:51:57   4562s]     misc counts      : r=1, pp=0
[03/23 18:51:57   4562s]     cell areas       : b=0.000um^2, i=417.600um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=417.600um^2
[03/23 18:51:57   4562s]     cell capacitance : b=0.000pF, i=0.582pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.582pF
[03/23 18:51:57   4562s]     sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:51:57   4562s]     wire capacitance : top=0.000pF, trunk=0.238pF, leaf=2.007pF, total=2.246pF
[03/23 18:51:57   4562s]     wire lengths     : top=0.000um, trunk=934.200um, leaf=7204.870um, total=8139.070um
[03/23 18:51:57   4562s]     hp wire lengths  : top=0.000um, trunk=634.800um, leaf=2192.400um, total=2827.200um
[03/23 18:51:57   4562s]   Clock DAG net violations PRO initial state:
[03/23 18:51:57   4562s]     Remaining Transition : {count=16, worst=[0.074ns, 0.052ns, 0.040ns, 0.034ns, 0.029ns, 0.029ns, 0.028ns, 0.028ns, 0.025ns, 0.021ns, ...]} avg=0.028ns sd=0.017ns sum=0.445ns
[03/23 18:51:57   4562s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/23 18:51:57   4562s]     Trunk : target=0.100ns count=6 avg=0.120ns sd=0.038ns min=0.061ns max=0.174ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 3 <= 0.150ns, 1 > 0.150ns}
[03/23 18:51:57   4562s]     Leaf  : target=0.100ns count=16 avg=0.115ns sd=0.020ns min=0.082ns max=0.152ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 1 <= 0.110ns, 3 <= 0.120ns, 6 <= 0.150ns, 1 > 0.150ns}
[03/23 18:51:57   4562s]   Clock DAG library cell distribution PRO initial state {count}:
[03/23 18:51:57   4562s]      Invs: CLKINVX20TR: 19 CLKINVX16TR: 2 
[03/23 18:51:57   4562s]   Clock DAG hash PRO initial state: 10756230699711948508 15729729618234110781
[03/23 18:51:57   4562s]   CTS services accumulated run-time stats PRO initial state:
[03/23 18:51:57   4562s]     delay calculator: calls=29401, total_wall_time=1.408s, mean_wall_time=0.048ms
[03/23 18:51:57   4562s]     legalizer: calls=2530, total_wall_time=0.067s, mean_wall_time=0.026ms
[03/23 18:51:57   4562s]     steiner router: calls=18746, total_wall_time=2.684s, mean_wall_time=0.143ms
[03/23 18:51:57   4562s]   Primary reporting skew groups PRO initial state:
[03/23 18:51:57   4562s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 18:51:57   4562s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG728_S2/CK
[03/23 18:51:57   4562s]         max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG139_S2/CK
[03/23 18:51:57   4562s]   Skew group summary PRO initial state:
[03/23 18:51:57   4562s]     skew_group clk/typConstraintMode: insertion delay [min=0.300, max=0.367, avg=0.333, sd=0.018], skew [0.067 vs 0.100], 100% {0.300, 0.367} (wid=0.084 ws=0.061) (gid=0.289 gs=0.026)
[03/23 18:51:57   4562s]   Recomputing CTS skew targets...
[03/23 18:51:57   4562s]   Resolving skew group constraints...
[03/23 18:51:57   4562s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 18:51:57   4562s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.366ns.
[03/23 18:51:57   4562s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     Slackened skew group targets:
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     ---------------------------------------------------------------------
[03/23 18:51:57   4562s]     Skew group               Desired    Slackened    Desired    Slackened
[03/23 18:51:57   4562s]                              Target     Target       Target     Target
[03/23 18:51:57   4562s]                              Max ID     Max ID       Skew       Skew
[03/23 18:51:57   4562s]     ---------------------------------------------------------------------
[03/23 18:51:57   4562s]     clk/typConstraintMode     0.150       0.366         -           -
[03/23 18:51:57   4562s]     ---------------------------------------------------------------------
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]     
[03/23 18:51:57   4562s]   Resolving skew group constraints done.
[03/23 18:51:57   4562s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 18:51:57   4562s]   PRO Fixing DRVs...
[03/23 18:51:57   4562s]     Clock DAG hash before 'PRO Fixing DRVs': 10756230699711948508 15729729618234110781
[03/23 18:51:57   4562s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/23 18:51:57   4562s]       delay calculator: calls=29441, total_wall_time=1.408s, mean_wall_time=0.048ms
[03/23 18:51:57   4562s]       legalizer: calls=2530, total_wall_time=0.067s, mean_wall_time=0.026ms
[03/23 18:51:57   4562s]       steiner router: calls=18786, total_wall_time=2.684s, mean_wall_time=0.143ms
[03/23 18:51:57   4562s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 18:51:58   4562s]     CCOpt-PRO: considered: 22, tested: 22, violation detected: 16, violation ignored (due to small violation): 0, cannot run: 1, attempted: 15, unsuccessful: 0, sized: 1
[03/23 18:51:58   4562s]     
[03/23 18:51:58   4562s]     PRO Statistics: Fix DRVs (cell sizing):
[03/23 18:51:58   4562s]     =======================================
[03/23 18:51:58   4562s]     
[03/23 18:51:58   4562s]     Cell changes by Net Type:
[03/23 18:51:58   4562s]     
[03/23 18:51:58   4562s]     ----------------------------------------------------------------------------------------------------------------------------
[03/23 18:51:58   4562s]     Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[03/23 18:51:58   4562s]     ----------------------------------------------------------------------------------------------------------------------------
[03/23 18:51:58   4562s]     top                0                    0                   0            0                    0                   0
[03/23 18:51:58   4562s]     trunk              3 [20.0%]            1 (33.3%)           0            0                    1 (33.3%)           2 (66.7%)
[03/23 18:51:58   4562s]     leaf              12 [80.0%]            0                   0            0                    0 (0.0%)           12 (100.0%)
[03/23 18:51:58   4562s]     ----------------------------------------------------------------------------------------------------------------------------
[03/23 18:51:58   4562s]     Total             15 [100.0%]           1 (6.7%)            0            0                    1 (6.7%)           14 (93.3%)
[03/23 18:51:58   4562s]     ----------------------------------------------------------------------------------------------------------------------------
[03/23 18:51:58   4562s]     
[03/23 18:51:58   4562s]     Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 14, Area change: 2.880um^2 (0.690%)
[03/23 18:51:58   4562s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 18:51:58   4562s]     
[03/23 18:51:58   4563s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/23 18:51:58   4563s]       cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 18:51:58   4563s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:51:58   4563s]       misc counts      : r=1, pp=0
[03/23 18:51:58   4563s]       cell areas       : b=0.000um^2, i=420.480um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=420.480um^2
[03/23 18:51:58   4563s]       cell capacitance : b=0.000pF, i=0.588pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.588pF
[03/23 18:51:58   4563s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:51:58   4563s]       wire capacitance : top=0.000pF, trunk=0.238pF, leaf=2.007pF, total=2.246pF
[03/23 18:51:58   4563s]       wire lengths     : top=0.000um, trunk=934.200um, leaf=7204.870um, total=8139.070um
[03/23 18:51:58   4563s]       hp wire lengths  : top=0.000um, trunk=634.800um, leaf=2192.400um, total=2827.200um
[03/23 18:51:58   4563s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/23 18:51:58   4563s]       Remaining Transition : {count=16, worst=[0.074ns, 0.052ns, 0.040ns, 0.033ns, 0.029ns, 0.029ns, 0.028ns, 0.025ns, 0.021ns, 0.020ns, ...]} avg=0.027ns sd=0.017ns sum=0.426ns
[03/23 18:51:58   4563s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/23 18:51:58   4563s]       Trunk : target=0.100ns count=6 avg=0.117ns sd=0.037ns min=0.064ns max=0.174ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 1 <= 0.120ns, 2 <= 0.150ns, 1 > 0.150ns}
[03/23 18:51:58   4563s]       Leaf  : target=0.100ns count=16 avg=0.115ns sd=0.020ns min=0.082ns max=0.152ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 1 <= 0.110ns, 3 <= 0.120ns, 6 <= 0.150ns, 1 > 0.150ns}
[03/23 18:51:58   4563s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/23 18:51:58   4563s]        Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 
[03/23 18:51:58   4563s]     Clock DAG hash after 'PRO Fixing DRVs': 10346565616117090378 11936364018261113267
[03/23 18:51:58   4563s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/23 18:51:58   4563s]       delay calculator: calls=30034, total_wall_time=1.452s, mean_wall_time=0.048ms
[03/23 18:51:58   4563s]       legalizer: calls=2588, total_wall_time=0.068s, mean_wall_time=0.026ms
[03/23 18:51:58   4563s]       steiner router: calls=19026, total_wall_time=2.685s, mean_wall_time=0.141ms
[03/23 18:51:58   4563s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/23 18:51:58   4563s]       skew_group default.clk/typConstraintMode: unconstrained
[03/23 18:51:58   4563s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG728_S2/CK
[03/23 18:51:58   4563s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/CK
[03/23 18:51:58   4563s]     Skew group summary after 'PRO Fixing DRVs':
[03/23 18:51:58   4563s]       skew_group clk/typConstraintMode: insertion delay [min=0.289, max=0.357], skew [0.067 vs 0.100]
[03/23 18:51:58   4563s]     Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 18:51:58   4563s]   PRO Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/23 18:51:58   4563s]   
[03/23 18:51:58   4563s]   Slew Diagnostics: After DRV fixing
[03/23 18:51:58   4563s]   ==================================
[03/23 18:51:58   4563s]   
[03/23 18:51:58   4563s]   Global Causes:
[03/23 18:51:58   4563s]   
[03/23 18:51:58   4563s]   -------------------------------------
[03/23 18:51:58   4563s]   Cause
[03/23 18:51:58   4563s]   -------------------------------------
[03/23 18:51:58   4563s]   DRV fixing with buffering is disabled
[03/23 18:51:58   4563s]   -------------------------------------
[03/23 18:51:58   4563s]   
[03/23 18:51:58   4563s]   Top 5 overslews:
[03/23 18:51:58   4563s]   
[03/23 18:51:58   4563s]   ----------------------------------------------------------------------------------------------
[03/23 18:51:58   4563s]   Overslew    Causes                                        Driving Pin
[03/23 18:51:58   4563s]   ----------------------------------------------------------------------------------------------
[03/23 18:51:58   4563s]   0.074ns     Sizing not permitted                          clk
[03/23 18:51:58   4563s]   0.052ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00009/Y
[03/23 18:51:58   4563s]   0.040ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00008/Y
[03/23 18:51:58   4563s]   0.033ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00014/Y
[03/23 18:51:58   4563s]   0.029ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00002/Y
[03/23 18:51:58   4563s]   ----------------------------------------------------------------------------------------------
[03/23 18:51:58   4563s]   
[03/23 18:51:58   4563s]   Slew diagnostics counts from the 16 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 18:51:58   4563s]   
[03/23 18:51:58   4563s]   ------------------------------------------
[03/23 18:51:58   4563s]   Cause                           Occurences
[03/23 18:51:58   4563s]   ------------------------------------------
[03/23 18:51:58   4563s]   Inst already optimally sized        14
[03/23 18:51:58   4563s]   Gate sizing inadequate               1
[03/23 18:51:58   4563s]   Sizing not permitted                 1
[03/23 18:51:58   4563s]   ------------------------------------------
[03/23 18:51:58   4563s]   
[03/23 18:51:58   4563s]   Violation diagnostics counts from the 16 nodes that have violations:
[03/23 18:51:58   4563s]   
[03/23 18:51:58   4563s]   ------------------------------------------
[03/23 18:51:58   4563s]   Cause                           Occurences
[03/23 18:51:58   4563s]   ------------------------------------------
[03/23 18:51:58   4563s]   Inst already optimally sized        14
[03/23 18:51:58   4563s]   Gate sizing inadequate               1
[03/23 18:51:58   4563s]   Sizing not permitted                 1
[03/23 18:51:58   4563s]   ------------------------------------------
[03/23 18:51:58   4563s]   
[03/23 18:51:58   4563s]   Reconnecting optimized routes...
[03/23 18:51:58   4563s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:51:58   4563s]   Set dirty flag on 1 instances, 2 nets
[03/23 18:51:58   4563s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 18:51:58   4563s] End AAE Lib Interpolated Model. (MEM=4013.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:51:58   4563s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 18:51:58   4563s]   Clock DAG stats PRO final:
[03/23 18:51:58   4563s]     cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 18:51:58   4563s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 18:51:58   4563s]     misc counts      : r=1, pp=0
[03/23 18:51:58   4563s]     cell areas       : b=0.000um^2, i=420.480um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=420.480um^2
[03/23 18:51:58   4563s]     cell capacitance : b=0.000pF, i=0.588pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.588pF
[03/23 18:51:58   4563s]     sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.003pF
[03/23 18:51:58   4563s]     wire capacitance : top=0.000pF, trunk=0.238pF, leaf=2.007pF, total=2.246pF
[03/23 18:51:58   4563s]     wire lengths     : top=0.000um, trunk=934.200um, leaf=7204.870um, total=8139.070um
[03/23 18:51:58   4563s]     hp wire lengths  : top=0.000um, trunk=634.800um, leaf=2192.400um, total=2827.200um
[03/23 18:51:58   4563s]   Clock DAG net violations PRO final:
[03/23 18:51:58   4563s]     Remaining Transition : {count=16, worst=[0.074ns, 0.052ns, 0.040ns, 0.033ns, 0.029ns, 0.029ns, 0.028ns, 0.025ns, 0.021ns, 0.020ns, ...]} avg=0.027ns sd=0.017ns sum=0.426ns
[03/23 18:51:58   4563s]   Clock DAG primary half-corner transition distribution PRO final:
[03/23 18:51:58   4563s]     Trunk : target=0.100ns count=6 avg=0.117ns sd=0.037ns min=0.064ns max=0.174ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 1 <= 0.120ns, 2 <= 0.150ns, 1 > 0.150ns}
[03/23 18:51:58   4563s]     Leaf  : target=0.100ns count=16 avg=0.115ns sd=0.020ns min=0.082ns max=0.152ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 1 <= 0.110ns, 3 <= 0.120ns, 6 <= 0.150ns, 1 > 0.150ns}
[03/23 18:51:58   4563s]   Clock DAG library cell distribution PRO final {count}:
[03/23 18:51:58   4563s]      Invs: CLKINVX20TR: 20 CLKINVX16TR: 1 
[03/23 18:51:58   4563s]   Clock DAG hash PRO final: 10346565616117090378 11936364018261113267
[03/23 18:51:58   4563s]   CTS services accumulated run-time stats PRO final:
[03/23 18:51:58   4563s]     delay calculator: calls=30056, total_wall_time=1.455s, mean_wall_time=0.048ms
[03/23 18:51:58   4563s]     legalizer: calls=2588, total_wall_time=0.068s, mean_wall_time=0.026ms
[03/23 18:51:58   4563s]     steiner router: calls=19026, total_wall_time=2.685s, mean_wall_time=0.141ms
[03/23 18:51:58   4563s]   Primary reporting skew groups PRO final:
[03/23 18:51:58   4563s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 18:51:58   4563s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG728_S2/CK
[03/23 18:51:58   4563s]         max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/clk_r_REG143_S1/CK
[03/23 18:51:58   4563s]   Skew group summary PRO final:
[03/23 18:51:58   4563s]     skew_group clk/typConstraintMode: insertion delay [min=0.289, max=0.357, avg=0.323, sd=0.018], skew [0.067 vs 0.100], 100% {0.289, 0.357} (wid=0.085 ws=0.062) (gid=0.279 gs=0.026)
[03/23 18:51:58   4563s] PRO done.
[03/23 18:51:58   4563s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/23 18:51:58   4563s] numClockCells = 23, numClockCellsFixed = 0, numClockCellsRestored = 20, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 18:51:58   4563s] Net route status summary:
[03/23 18:51:58   4563s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:51:58   4563s]   Non-clock:  2662 (unrouted=3, trialRouted=0, noStatus=0, routed=2659, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 18:51:58   4563s] Updating delays...
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] Dumping Information for Job ...
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U161, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.6273 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U22, Cell type : NAND4X1TR, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 2.1578 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U149, Cell type : AO22X1TR, Arc : A0v->Yv because it's outside the characterized table range. The actual slew is 1.2078 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U161, Cell type : AOI22X1TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 1.2567 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U143, Cell type : AO22X1TR, Arc : A0v->Yv because it's outside the characterized table range. The actual slew is 1.2229 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U211, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.6610 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U149, Cell type : AO22X1TR, Arc : A0^->Y^ because it's outside the characterized table range. The actual slew is 1.3649 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U39, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.6613 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U22, Cell type : NAND4X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 1.9243 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U143, Cell type : AO22X1TR, Arc : A0^->Y^ because it's outside the characterized table range. The actual slew is 1.3740 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U149, Cell type : AO22X1TR, Arc : B0v->Yv because it's outside the characterized table range. The actual slew is 1.2593 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U143, Cell type : AO22X1TR, Arc : A1^->Y^ because it's outside the characterized table range. The actual slew is 2.9818 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 18:51:58   4563s] Dumping Information for Job ...
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U161, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.6273 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U161, Cell type : AOI22X1TR, Arc : B0^->Yv because it's outside the characterized table range. The actual slew is 1.2567 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 18:51:58   4563s] Dumping Information for Job ...
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U22, Cell type : NAND4X1TR, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 2.1578 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U22, Cell type : NAND4X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 1.9243 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 18:51:58   4563s] Dumping Information for Job ...
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U149, Cell type : AO22X1TR, Arc : A0v->Yv because it's outside the characterized table range. The actual slew is 1.2078 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U149, Cell type : AO22X1TR, Arc : A0^->Y^ because it's outside the characterized table range. The actual slew is 1.3649 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U149, Cell type : AO22X1TR, Arc : B0v->Yv because it's outside the characterized table range. The actual slew is 1.2593 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 18:51:58   4563s] Dumping Information for Job ...
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U39, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.6613 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 18:51:58   4563s] Dumping Information for Job ...
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U211, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.6610 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 18:51:58   4563s] Dumping Information for Job ...
[03/23 18:51:58   4563s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U143, Cell type : AO22X1TR, Arc : A0v->Yv because it's outside the characterized table range. The actual slew is 1.2229 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U143, Cell type : AO22X1TR, Arc : A0^->Y^ because it's outside the characterized table range. The actual slew is 1.3740 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U143, Cell type : AO22X1TR, Arc : A1^->Y^ because it's outside the characterized table range. The actual slew is 2.9818 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 18:51:58   4564s] Updating delays done.
[03/23 18:51:58   4564s] PRO done. (took cpu=0:00:02.5 real=0:00:01.7)
[03/23 18:51:58   4564s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 18:51:58   4564s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4570.8M, EPOCH TIME: 1679611918.514045
[03/23 18:51:58   4564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 18:51:58   4564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:58   4564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:58   4564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:58   4564s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.035, REAL:0.025, MEM:4057.5M, EPOCH TIME: 1679611918.539318
[03/23 18:51:58   4564s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 18:51:58   4564s] *** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:02.6/0:00:01.7 (1.5), totSession cpu/real = 1:16:04.1/0:48:15.9 (1.6), mem = 4049.5M
[03/23 18:51:58   4564s] 
[03/23 18:51:58   4564s] =============================================================================================
[03/23 18:51:58   4564s]  Step TAT Report : ClockDrv #1 / optDesign #3                                   21.14-s109_1
[03/23 18:51:58   4564s] =============================================================================================
[03/23 18:51:58   4564s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:51:58   4564s] ---------------------------------------------------------------------------------------------
[03/23 18:51:58   4564s] [ OptimizationStep       ]      1   0:00:01.5  (  88.1 % )     0:00:01.7 /  0:00:02.6    1.5
[03/23 18:51:58   4564s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   2.1 % )     0:00:00.2 /  0:00:00.9    4.3
[03/23 18:51:58   4564s] [ IncrDelayCalc          ]     18   0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.8    4.8
[03/23 18:51:58   4564s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:51:58   4564s] ---------------------------------------------------------------------------------------------
[03/23 18:51:58   4564s]  ClockDrv #1 TOTAL                  0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:02.6    1.5
[03/23 18:51:58   4564s] ---------------------------------------------------------------------------------------------
[03/23 18:51:58   4564s] 
[03/23 18:51:58   4564s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 18:51:58   4564s] **INFO: Start fixing DRV (Mem = 3750.29M) ...
[03/23 18:51:58   4564s] Begin: GigaOpt DRV Optimization
[03/23 18:51:58   4564s] Glitch fixing enabled
[03/23 18:51:58   4564s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/23 18:51:58   4564s] *** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 1:16:04.2/0:48:16.0 (1.6), mem = 3750.3M
[03/23 18:51:58   4564s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:51:58   4564s] End AAE Lib Interpolated Model. (MEM=3750.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:51:58   4564s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.24
[03/23 18:51:58   4564s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:51:58   4564s] ### Creating PhyDesignMc. totSessionCpu=1:16:04 mem=3750.3M
[03/23 18:51:58   4564s] OPERPROF: Starting DPlace-Init at level 1, MEM:3750.3M, EPOCH TIME: 1679611918.638224
[03/23 18:51:58   4564s] Processing tracks to init pin-track alignment.
[03/23 18:51:58   4564s] z: 2, totalTracks: 1
[03/23 18:51:58   4564s] z: 4, totalTracks: 1
[03/23 18:51:58   4564s] z: 6, totalTracks: 1
[03/23 18:51:58   4564s] z: 8, totalTracks: 1
[03/23 18:51:58   4564s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:51:58   4564s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3750.3M, EPOCH TIME: 1679611918.643099
[03/23 18:51:58   4564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:58   4564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:51:58   4564s] 
[03/23 18:51:58   4564s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:51:58   4564s] 
[03/23 18:51:58   4564s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:51:58   4564s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.020, MEM:3719.3M, EPOCH TIME: 1679611918.663492
[03/23 18:51:58   4564s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3719.3M, EPOCH TIME: 1679611918.663599
[03/23 18:51:58   4564s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3719.3M, EPOCH TIME: 1679611918.666323
[03/23 18:51:58   4564s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3719.3MB).
[03/23 18:51:58   4564s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.029, MEM:3719.3M, EPOCH TIME: 1679611918.666889
[03/23 18:51:58   4564s] TotalInstCnt at PhyDesignMc Initialization: 2614
[03/23 18:51:58   4564s] ### Creating PhyDesignMc, finished. totSessionCpu=1:16:04 mem=3719.3M
[03/23 18:51:58   4564s] #optDebug: Start CG creation (mem=3719.3M)
[03/23 18:51:58   4564s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 18:51:58   4564s] (cpu=0:00:00.1, mem=3783.3M)
[03/23 18:51:58   4564s]  ...processing cgPrt (cpu=0:00:00.1, mem=3783.3M)
[03/23 18:51:58   4564s]  ...processing cgEgp (cpu=0:00:00.1, mem=3783.3M)
[03/23 18:51:58   4564s]  ...processing cgPbk (cpu=0:00:00.1, mem=3783.3M)
[03/23 18:51:58   4564s]  ...processing cgNrb(cpu=0:00:00.1, mem=3783.3M)
[03/23 18:51:58   4564s]  ...processing cgObs (cpu=0:00:00.1, mem=3783.3M)
[03/23 18:51:58   4564s]  ...processing cgCon (cpu=0:00:00.1, mem=3783.3M)
[03/23 18:51:58   4564s]  ...processing cgPdm (cpu=0:00:00.1, mem=3783.3M)
[03/23 18:51:58   4564s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3783.3M)
[03/23 18:51:58   4564s] ### Creating RouteCongInterface, started
[03/23 18:51:58   4564s] {MMLU 0 22 2681}
[03/23 18:51:58   4564s] ### Creating LA Mngr. totSessionCpu=1:16:04 mem=3783.3M
[03/23 18:51:58   4564s] ### Creating LA Mngr, finished. totSessionCpu=1:16:04 mem=3783.3M
[03/23 18:51:58   4564s] ### Creating RouteCongInterface, finished
[03/23 18:51:58   4564s] 
[03/23 18:51:58   4564s] Creating Lib Analyzer ...
[03/23 18:51:58   4564s] 
[03/23 18:51:58   4564s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 18:51:58   4564s] Summary for sequential cells identification: 
[03/23 18:51:58   4564s]   Identified SBFF number: 112
[03/23 18:51:58   4564s]   Identified MBFF number: 0
[03/23 18:51:58   4564s]   Identified SB Latch number: 0
[03/23 18:51:58   4564s]   Identified MB Latch number: 0
[03/23 18:51:58   4564s]   Not identified SBFF number: 8
[03/23 18:51:58   4564s]   Not identified MBFF number: 0
[03/23 18:51:58   4564s]   Not identified SB Latch number: 0
[03/23 18:51:58   4564s]   Not identified MB Latch number: 0
[03/23 18:51:58   4564s]   Number of sequential cells which are not FFs: 34
[03/23 18:51:58   4564s]  Visiting view : setupAnalysis
[03/23 18:51:58   4564s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:51:58   4564s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:51:58   4564s]  Visiting view : holdAnalysis
[03/23 18:51:58   4564s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 18:51:58   4564s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 18:51:58   4564s] TLC MultiMap info (StdDelay):
[03/23 18:51:58   4564s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 18:51:58   4564s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 18:51:58   4564s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 18:51:58   4564s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 18:51:58   4564s]  Setting StdDelay to: 22.7ps
[03/23 18:51:58   4564s] 
[03/23 18:51:58   4564s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 18:51:58   4564s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:51:58   4564s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:51:58   4564s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:51:58   4564s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:51:58   4564s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:51:58   4564s] 
[03/23 18:51:58   4564s] {RT rc-typ 0 4 4 0}
[03/23 18:51:59   4565s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:16:05 mem=3780.3M
[03/23 18:51:59   4565s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:16:05 mem=3780.3M
[03/23 18:51:59   4565s] Creating Lib Analyzer, finished. 
[03/23 18:51:59   4565s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/23 18:51:59   4565s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 18:51:59   4565s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 18:51:59   4565s] [GPS-DRV] maxDensity (design): 0.95
[03/23 18:51:59   4565s] [GPS-DRV] maxLocalDensity: 0.96
[03/23 18:51:59   4565s] [GPS-DRV] MaintainWNS: 1
[03/23 18:51:59   4565s] [GPS-DRV] All active and enabled setup views
[03/23 18:51:59   4565s] [GPS-DRV]     setupAnalysis
[03/23 18:51:59   4565s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 18:51:59   4565s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 18:51:59   4565s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 18:51:59   4565s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 18:51:59   4565s] [GPS-DRV] timing-driven DRV settings
[03/23 18:51:59   4565s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 18:51:59   4565s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4022.6M, EPOCH TIME: 1679611919.683897
[03/23 18:51:59   4565s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4022.6M, EPOCH TIME: 1679611919.684031
[03/23 18:51:59   4565s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:51:59   4565s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:51:59   4565s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:51:59   4565s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 18:51:59   4565s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:51:59   4565s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 18:51:59   4565s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:51:59   4565s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:51:59   4565s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:51:59   4565s] Info: violation cost 1429.503174 (cap = 167.844482, tran = 1260.931274, len = 0.727600, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:51:59   4565s] |   194|  1093|    -4.84|   170|   170|    -0.30|     0|     0|     4|     4|     0|     0|    -4.17|  -683.83|       0|       0|       0| 38.07%|          |         |
[03/23 18:52:01   4572s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:01   4574s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:01   4576s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:01   4576s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:52:01   4576s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:52:01   4576s] Info: violation cost 9.950686 (cap = 1.045729, tran = 8.904957, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:52:01   4576s] |     2|    13|    -0.62|     2|     2|    -0.07|     0|     0|     0|     0|     0|     0|    -1.99|  -350.15|      79|      31|     130| 40.35%| 0:00:02.0|  4288.1M|
[03/23 18:52:02   4576s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:52:02   4576s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:52:02   4576s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:52:02   4576s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.99|  -348.56|       2|       0|       0| 40.38%| 0:00:01.0|  4288.1M|
[03/23 18:52:02   4576s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 18:52:02   4576s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 18:52:02   4576s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 18:52:02   4576s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.99|  -348.56|       0|       0|       0| 40.38%| 0:00:00.0|  4288.1M|
[03/23 18:52:02   4576s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 18:52:02   4576s] 
[03/23 18:52:02   4576s] *** Finish DRV Fixing (cpu=0:00:11.5 real=0:00:03.0 mem=4288.1M) ***
[03/23 18:52:02   4576s] 
[03/23 18:52:02   4576s] Begin: glitch net info
[03/23 18:52:02   4576s] glitch slack range: number of glitch nets
[03/23 18:52:02   4576s] glitch slack < -0.32 : 0
[03/23 18:52:02   4576s] -0.32 < glitch slack < -0.28 : 0
[03/23 18:52:02   4576s] -0.28 < glitch slack < -0.24 : 0
[03/23 18:52:02   4576s] -0.24 < glitch slack < -0.2 : 0
[03/23 18:52:02   4576s] -0.2 < glitch slack < -0.16 : 0
[03/23 18:52:02   4576s] -0.16 < glitch slack < -0.12 : 0
[03/23 18:52:02   4576s] -0.12 < glitch slack < -0.08 : 0
[03/23 18:52:02   4576s] -0.08 < glitch slack < -0.04 : 0
[03/23 18:52:02   4576s] -0.04 < glitch slack : 0
[03/23 18:52:02   4576s] End: glitch net info
[03/23 18:52:02   4576s] Total-nets :: 2793, Stn-nets :: 200, ratio :: 7.16076 %, Total-len 211912, Stn-len 58983
[03/23 18:52:02   4576s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4126.8M, EPOCH TIME: 1679611922.282910
[03/23 18:52:02   4576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2726).
[03/23 18:52:02   4576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:02   4576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:02   4576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:02   4576s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.033, MEM:3818.6M, EPOCH TIME: 1679611922.315912
[03/23 18:52:02   4576s] TotalInstCnt at PhyDesignMc Destruction: 2726
[03/23 18:52:02   4576s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.24
[03/23 18:52:02   4576s] *** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:12.6/0:00:03.7 (3.4), totSession cpu/real = 1:16:16.8/0:48:19.7 (1.6), mem = 3818.6M
[03/23 18:52:02   4576s] 
[03/23 18:52:02   4576s] =============================================================================================
[03/23 18:52:02   4576s]  Step TAT Report : DrvOpt #1 / optDesign #3                                     21.14-s109_1
[03/23 18:52:02   4576s] =============================================================================================
[03/23 18:52:02   4576s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:52:02   4576s] ---------------------------------------------------------------------------------------------
[03/23 18:52:02   4576s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    2.0
[03/23 18:52:02   4576s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 18:52:02   4576s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  17.5 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 18:52:02   4576s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:52:02   4576s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.6
[03/23 18:52:02   4576s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:52:02   4576s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 18:52:02   4576s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 18:52:02   4576s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:02.5 /  0:00:11.4    4.5
[03/23 18:52:02   4576s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:02.2 /  0:00:10.7    4.9
[03/23 18:52:02   4576s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:52:02   4576s] [ OptEval                ]      5   0:00:01.8  (  49.2 % )     0:00:01.8 /  0:00:09.4    5.2
[03/23 18:52:02   4576s] [ OptCommit              ]      5   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 18:52:02   4576s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   1.3 % )     0:00:00.3 /  0:00:01.3    4.6
[03/23 18:52:02   4576s] [ IncrDelayCalc          ]     44   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:01.3    5.4
[03/23 18:52:02   4576s] [ AAESlewUpdate          ]      2   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.4    3.7
[03/23 18:52:02   4576s] [ DrvFindVioNets         ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    3.3
[03/23 18:52:02   4576s] [ DrvComputeSummary      ]      4   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 18:52:02   4576s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:52:02   4576s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.2    3.5
[03/23 18:52:02   4576s] [ MISC                   ]          0:00:00.3  (   7.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 18:52:02   4576s] ---------------------------------------------------------------------------------------------
[03/23 18:52:02   4576s]  DrvOpt #1 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:12.6    3.4
[03/23 18:52:02   4576s] ---------------------------------------------------------------------------------------------
[03/23 18:52:02   4576s] 
[03/23 18:52:02   4576s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 18:52:02   4576s] End: GigaOpt DRV Optimization
[03/23 18:52:02   4576s] **optDesign ... cpu = 0:00:24, real = 0:00:12, mem = 2796.3M, totSessionCpu=1:16:17 **
[03/23 18:52:02   4576s] *info:
[03/23 18:52:02   4576s] **INFO: Completed fixing DRV (CPU Time = 0:00:13, Mem = 3818.58M).
[03/23 18:52:02   4576s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3818.6M, EPOCH TIME: 1679611922.324092
[03/23 18:52:02   4576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:02   4576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:02   4576s] 
[03/23 18:52:02   4576s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:52:02   4576s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:3819.3M, EPOCH TIME: 1679611922.347316
[03/23 18:52:02   4576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 18:52:02   4576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:02   4577s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.21min real=0.07min mem=3818.6M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.986  | -1.986  | -1.904  |
|           TNS (ns):|-348.563 | -58.161 |-295.250 |
|    Violating Paths:|   474   |   118   |   382   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4005.7M, EPOCH TIME: 1679611922.460687
[03/23 18:52:02   4577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:02   4577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:02   4577s] 
[03/23 18:52:02   4577s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:52:02   4577s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.019, MEM:4007.2M, EPOCH TIME: 1679611922.479652
[03/23 18:52:02   4577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 18:52:02   4577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:02   4577s] Density: 40.376%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:12, mem = 2792.7M, totSessionCpu=1:16:17 **
[03/23 18:52:02   4577s]   DRV Snapshot: (REF)
[03/23 18:52:02   4577s]          Tran DRV: 0 (0)
[03/23 18:52:02   4577s]           Cap DRV: 0 (0)
[03/23 18:52:02   4577s]        Fanout DRV: 0 (16)
[03/23 18:52:02   4577s]            Glitch: 0 (0)
[03/23 18:52:02   4577s] *** Timing NOT met, worst failing slack is -1.986
[03/23 18:52:02   4577s] *** Check timing (0:00:00.0)
[03/23 18:52:02   4577s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 18:52:02   4577s] Deleting Lib Analyzer.
[03/23 18:52:02   4577s] Begin: GigaOpt Optimization in WNS mode
[03/23 18:52:02   4577s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -nativePathGroupFlow
[03/23 18:52:02   4577s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:52:02   4577s] End AAE Lib Interpolated Model. (MEM=3934.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:52:02   4577s] *** WnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 1:16:17.1/0:48:19.9 (1.6), mem = 3934.3M
[03/23 18:52:02   4577s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.25
[03/23 18:52:02   4577s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:52:02   4577s] ### Creating PhyDesignMc. totSessionCpu=1:16:17 mem=3934.3M
[03/23 18:52:02   4577s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:52:02   4577s] OPERPROF: Starting DPlace-Init at level 1, MEM:3934.3M, EPOCH TIME: 1679611922.543994
[03/23 18:52:02   4577s] Processing tracks to init pin-track alignment.
[03/23 18:52:02   4577s] z: 2, totalTracks: 1
[03/23 18:52:02   4577s] z: 4, totalTracks: 1
[03/23 18:52:02   4577s] z: 6, totalTracks: 1
[03/23 18:52:02   4577s] z: 8, totalTracks: 1
[03/23 18:52:02   4577s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:52:02   4577s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3934.3M, EPOCH TIME: 1679611922.548806
[03/23 18:52:02   4577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:02   4577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:02   4577s] 
[03/23 18:52:02   4577s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:52:02   4577s] 
[03/23 18:52:02   4577s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:52:02   4577s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.024, MEM:3935.8M, EPOCH TIME: 1679611922.572451
[03/23 18:52:02   4577s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3935.8M, EPOCH TIME: 1679611922.572583
[03/23 18:52:02   4577s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3935.8M, EPOCH TIME: 1679611922.575099
[03/23 18:52:02   4577s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3935.8MB).
[03/23 18:52:02   4577s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.032, MEM:3935.8M, EPOCH TIME: 1679611922.575695
[03/23 18:52:02   4577s] TotalInstCnt at PhyDesignMc Initialization: 2726
[03/23 18:52:02   4577s] ### Creating PhyDesignMc, finished. totSessionCpu=1:16:17 mem=3935.8M
[03/23 18:52:02   4577s] ### Creating RouteCongInterface, started
[03/23 18:52:02   4577s] ### Creating RouteCongInterface, finished
[03/23 18:52:02   4577s] 
[03/23 18:52:02   4577s] Creating Lib Analyzer ...
[03/23 18:52:02   4577s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:52:02   4577s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:52:02   4577s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:52:02   4577s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:52:02   4577s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:52:02   4577s] 
[03/23 18:52:02   4577s] {RT rc-typ 0 4 4 0}
[03/23 18:52:03   4577s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:16:18 mem=3935.8M
[03/23 18:52:03   4577s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:16:18 mem=3935.8M
[03/23 18:52:03   4577s] Creating Lib Analyzer, finished. 
[03/23 18:52:03   4578s] *info: 22 clock nets excluded
[03/23 18:52:03   4578s] *info: 1 no-driver net excluded.
[03/23 18:52:03   4578s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.137045.3
[03/23 18:52:03   4578s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 18:52:03   4578s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:52:03   4578s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:03   4578s] ** GigaOpt Optimizer WNS Slack -1.986 TNS Slack -348.564 Density 40.38
[03/23 18:52:03   4578s] Optimizer WNS Pass 0
[03/23 18:52:03   4578s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.904|-295.251|
|reg2reg   |-1.986| -58.161|
|HEPG      |-1.986| -58.161|
|All Paths |-1.986|-348.564|
+----------+------+--------+

[03/23 18:52:03   4578s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4114.7M, EPOCH TIME: 1679611923.743606
[03/23 18:52:03   4578s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4114.7M, EPOCH TIME: 1679611923.743748
[03/23 18:52:03   4578s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 18:52:03   4578s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 18:52:03   4578s] Active Path Group: reg2reg  
[03/23 18:52:03   4578s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:03   4578s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 18:52:03   4578s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:03   4578s] |  -1.986|   -1.986| -58.161| -348.564|   40.38%|   0:00:00.0| 4114.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 18:52:03   4578s] |  -1.829|   -1.904| -57.826| -348.228|   40.38%|   0:00:00.0| 4256.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:03   4578s] |  -1.752|   -1.904| -55.474| -345.876|   40.39%|   0:00:00.0| 4275.4M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:04   4579s] |  -1.652|   -1.904| -55.421| -345.824|   40.40%|   0:00:01.0| 4275.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 18:52:04   4579s] |  -1.623|   -1.904| -55.014| -345.416|   40.40%|   0:00:00.0| 4275.4M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:04   4579s] |  -1.548|   -1.904| -54.296| -344.698|   40.43%|   0:00:00.0| 4275.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:04   4579s] |  -1.487|   -1.904| -53.711| -344.114|   40.44%|   0:00:00.0| 4275.4M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:04   4579s] |  -1.466|   -1.904| -52.911| -343.314|   40.46%|   0:00:00.0| 4275.4M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:04   4579s] |  -1.411|   -1.904| -51.962| -342.365|   40.49%|   0:00:00.0| 4275.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 18:52:04   4579s] |  -1.387|   -1.904| -51.597| -341.999|   40.49%|   0:00:00.0| 4275.4M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:04   4579s] |  -1.349|   -1.904| -50.905| -341.307|   40.50%|   0:00:00.0| 4275.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:04   4580s] |  -1.328|   -1.904| -50.663| -341.187|   40.51%|   0:00:00.0| 4275.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:04   4580s] |  -1.349|   -1.904| -50.379| -340.903|   40.54%|   0:00:00.0| 4275.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:04   4580s] |  -1.342|   -1.904| -50.462| -340.987|   40.54%|   0:00:00.0| 4278.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:04   4580s] |  -1.318|   -1.904| -50.385| -340.924|   40.55%|   0:00:00.0| 4287.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:04   4581s] |  -1.239|   -1.904| -50.048| -340.587|   40.57%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:04   4581s] |  -1.178|   -1.904| -49.007| -339.547|   40.60%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:05   4581s] |  -1.118|   -1.904| -48.912| -339.451|   40.62%|   0:00:01.0| 4293.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:05   4581s] |  -1.094|   -1.904| -48.406| -338.945|   40.63%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG54_S2/D                     |
[03/23 18:52:05   4581s] |  -1.054|   -1.904| -46.464| -337.015|   40.68%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:05   4581s] |  -1.032|   -1.904| -46.437| -336.988|   40.71%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:05   4582s] |  -1.009|   -1.904| -46.035| -336.586|   40.77%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 18:52:05   4582s] |  -0.988|   -1.904| -44.305| -334.857|   40.83%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 18:52:05   4582s] |  -0.965|   -1.904| -43.729| -334.281|   40.86%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:05   4582s] |  -0.948|   -1.904| -42.919| -333.470|   40.92%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 18:52:05   4582s] |  -0.917|   -1.904| -42.657| -333.209|   40.95%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:05   4582s] |  -0.896|   -1.904| -42.518| -333.069|   40.97%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:05   4582s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:05   4582s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:05   4583s] |  -0.883|   -1.904| -42.112| -332.664|   41.02%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 18:52:05   4583s] |  -0.872|   -1.904| -41.751| -332.303|   41.04%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:06   4584s] |  -0.861|   -1.904| -41.692| -332.244|   41.04%|   0:00:01.0| 4293.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:06   4585s] |  -0.859|   -1.904| -39.484| -330.033|   41.05%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 18:52:06   4585s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG613_S2/D                                |
[03/23 18:52:06   4585s] |  -0.824|   -1.904| -38.560| -329.109|   41.05%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 18:52:06   4585s] |  -0.806|   -1.904| -38.540| -329.089|   41.07%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:06   4585s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:06   4585s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:06   4586s] |  -0.801|   -1.904| -38.110| -328.659|   41.15%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:06   4586s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:06   4586s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:07   4587s] |  -0.786|   -1.904| -37.556| -328.105|   41.28%|   0:00:01.0| 4293.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:07   4588s] |  -0.775|   -1.904| -37.573| -328.122|   41.28%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:07   4588s] |  -0.756|   -1.904| -37.457| -328.006|   41.28%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:07   4588s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:07   4588s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:07   4590s] |  -0.750|   -1.904| -37.118| -327.667|   41.34%|   0:00:00.0| 4293.7M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:07   4590s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:07   4590s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:07   4590s] |  -0.739|   -1.904| -36.995| -327.544|   41.39%|   0:00:00.0| 4296.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:07   4590s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:07   4590s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:08   4592s] |  -0.739|   -1.904| -36.942| -327.491|   41.44%|   0:00:01.0| 4296.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:08   4592s] |  -0.716|   -1.904| -36.897| -327.447|   41.43%|   0:00:00.0| 4296.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:08   4592s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:08   4592s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:08   4593s] |  -0.716|   -1.904| -36.087| -326.636|   41.52%|   0:00:00.0| 4296.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:08   4593s] |  -0.716|   -1.904| -36.049| -326.598|   41.52%|   0:00:00.0| 4296.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:08   4593s] |  -0.716|   -1.904| -36.010| -326.559|   41.54%|   0:00:00.0| 4296.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:09   4594s] |  -0.717|   -1.904| -35.970| -326.527|   41.58%|   0:00:01.0| 4296.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:09   4594s] |  -0.717|   -1.904| -35.970| -326.527|   41.58%|   0:00:00.0| 4296.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:09   4594s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:09   4594s] 
[03/23 18:52:09   4594s] *** Finish Core Optimize Step (cpu=0:00:15.9 real=0:00:06.0 mem=4296.7M) ***
[03/23 18:52:09   4594s] Active Path Group: default 
[03/23 18:52:09   4594s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:09   4594s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 18:52:09   4594s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:09   4594s] |  -1.904|   -1.904|-295.591| -326.527|   41.58%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:09   4594s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:09   4594s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:09   4594s] |  -1.785|   -1.785|-253.348| -285.546|   41.59%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:09   4594s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:09   4594s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:09   4594s] |  -1.591|   -1.591|-223.132| -255.329|   41.59%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:09   4594s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:09   4595s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:09   4595s] |  -1.544|   -1.544|-207.478| -239.900|   41.60%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:09   4595s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:09   4595s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:09   4595s] |  -1.458|   -1.458|-196.076| -228.497|   41.61%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:09   4595s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:09   4595s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:09   4595s] |  -1.412|   -1.412|-180.892| -213.295|   41.62%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:09   4595s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:09   4595s] |  -1.233|   -1.233|-167.766| -200.170|   41.62%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:09   4595s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:09   4595s] |  -1.204|   -1.204|-166.550| -198.954|   41.63%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:09   4595s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:09   4596s] |  -1.185|   -1.185|-161.613| -194.017|   41.64%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:52:09   4596s] |        |         |        |         |         |            |        |             |         | _r_REG165_S1/D                                     |
[03/23 18:52:09   4596s] |  -1.101|   -1.101|-140.042| -172.445|   41.64%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:09   4596s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:09   4596s] |  -1.088|   -1.088|-132.897| -165.288|   41.65%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:09   4596s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:10   4596s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:10   4596s] |  -1.051|   -1.051|-123.568| -153.879|   41.66%|   0:00:01.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:10   4596s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:10   4597s] |  -1.012|   -1.012|-127.292| -157.603|   41.67%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:10   4597s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:10   4597s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:10   4597s] |  -0.992|   -0.992|-126.014| -156.325|   41.69%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:10   4597s] |        |         |        |         |         |            |        |             |         | _r_REG667_S2/D                                     |
[03/23 18:52:10   4597s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:10   4597s] |  -0.965|   -0.965|-125.224| -155.535|   41.69%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:10   4597s] |        |         |        |         |         |            |        |             |         | _r_REG667_S2/D                                     |
[03/23 18:52:10   4597s] |  -0.932|   -0.932|-125.093| -155.404|   41.70%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:10   4597s] |        |         |        |         |         |            |        |             |         | _r_REG667_S2/D                                     |
[03/23 18:52:10   4597s] |  -0.884|   -0.884|-123.755| -154.066|   41.70%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:10   4597s] |        |         |        |         |         |            |        |             |         | _r_REG667_S2/D                                     |
[03/23 18:52:10   4598s] |  -0.824|   -0.824|-123.649| -153.960|   41.71%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:10   4598s] |        |         |        |         |         |            |        |             |         | _r_REG686_S1/D                                     |
[03/23 18:52:10   4598s] |  -0.785|   -0.785|-105.143| -135.454|   41.72%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:10   4598s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:10   4598s] |  -0.760|   -0.760|-100.368| -130.679|   41.73%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 18:52:10   4598s] |        |         |        |         |         |            |        |             |         | _r_REG500_S1/D                                     |
[03/23 18:52:11   4599s] |  -0.738|   -0.738| -97.846| -128.157|   41.76%|   0:00:01.0| 4296.7M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 18:52:11   4599s] |  -0.725|   -0.725| -95.068| -127.110|   41.76%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:11   4599s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:11   4599s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:11   4599s] |  -0.689|   -0.713| -93.148| -125.191|   41.77%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:52:11   4599s] |        |         |        |         |         |            |        |             |         | _r_REG165_S1/D                                     |
[03/23 18:52:11   4599s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:11   4599s] |  -0.651|   -0.713| -92.965| -125.007|   41.78%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 18:52:11   4599s] |        |         |        |         |         |            |        |             |         | _r_REG501_S1/D                                     |
[03/23 18:52:11   4599s] |  -0.609|   -0.713| -91.978| -124.021|   41.79%|   0:00:00.0| 4296.7M|setupAnalysis|  default| accumulation0/clk_r_REG51_S2/D                     |
[03/23 18:52:11   4599s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:11   4599s] |  -0.589|   -0.713| -81.596| -114.811|   41.82%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:11   4599s] |        |         |        |         |         |            |        |             |         | _r_REG758_S1/D                                     |
[03/23 18:52:11   4600s] |  -0.562|   -0.713| -76.988| -110.203|   41.83%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:11   4600s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 18:52:11   4600s] |  -0.551|   -0.713| -76.511| -109.726|   41.84%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 18:52:11   4600s] |        |         |        |         |         |            |        |             |         | _r_REG501_S1/D                                     |
[03/23 18:52:11   4600s] |  -0.534|   -0.713| -76.720| -109.936|   41.86%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:11   4600s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 18:52:11   4600s] |  -0.517|   -0.713| -72.682| -105.898|   41.89%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 18:52:11   4600s] |        |         |        |         |         |            |        |             |         | _r_REG502_S1/D                                     |
[03/23 18:52:11   4601s] |  -0.502|   -0.713| -72.280| -105.496|   41.90%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:11   4601s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 18:52:12   4601s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:12   4601s] |  -0.505|   -0.713| -56.206|  -89.421|   41.93%|   0:00:01.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 18:52:12   4601s] |        |         |        |         |         |            |        |             |         | _r_REG565_S1/D                                     |
[03/23 18:52:12   4601s] |  -0.484|   -0.713| -54.121|  -87.337|   41.93%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 18:52:12   4601s] |        |         |        |         |         |            |        |             |         | _r_REG565_S1/D                                     |
[03/23 18:52:12   4602s] |  -0.471|   -0.713| -53.317|  -86.532|   41.94%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:12   4602s] |        |         |        |         |         |            |        |             |         | _r_REG662_S2/D                                     |
[03/23 18:52:12   4602s] |  -0.459|   -0.713| -51.516|  -84.731|   41.95%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:12   4602s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 18:52:12   4602s] |  -0.447|   -0.713| -49.679|  -83.507|   41.97%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:12   4602s] |        |         |        |         |         |            |        |             |         | _r_REG758_S1/D                                     |
[03/23 18:52:12   4602s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:12   4602s] |  -0.433|   -0.713| -47.881|  -81.709|   42.00%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:12   4602s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 18:52:12   4603s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:12   4603s] |  -0.426|   -0.713| -48.008|  -81.837|   42.01%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:52:12   4603s] |        |         |        |         |         |            |        |             |         | _r_REG165_S1/D                                     |
[03/23 18:52:12   4603s] |  -0.413|   -0.713| -47.664|  -81.493|   42.02%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:12   4603s] |        |         |        |         |         |            |        |             |         | _r_REG710_S1/D                                     |
[03/23 18:52:12   4603s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:12   4603s] |  -0.391|   -0.713| -46.326|  -80.154|   42.04%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:12   4603s] |        |         |        |         |         |            |        |             |         | _r_REG659_S1/D                                     |
[03/23 18:52:12   4603s] |  -0.384|   -0.713| -45.865|  -79.693|   42.05%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:12   4603s] |        |         |        |         |         |            |        |             |         | _r_REG659_S1/D                                     |
[03/23 18:52:12   4604s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:12   4604s] |  -0.366|   -0.713| -38.289|  -72.117|   42.08%|   0:00:00.0| 4296.7M|setupAnalysis|  default| accumulation0/clk_r_REG62_S2/D                     |
[03/23 18:52:12   4604s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:12   4604s] |  -0.354|   -0.713| -36.978|  -71.399|   42.10%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:12   4604s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 18:52:13   4604s] |  -0.343|   -0.713| -36.910|  -71.331|   42.09%|   0:00:01.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:13   4604s] |        |         |        |         |         |            |        |             |         | _r_REG723_S1/D                                     |
[03/23 18:52:13   4604s] |  -0.330|   -0.713| -36.205|  -70.626|   42.11%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:13   4604s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 18:52:13   4605s] |  -0.319|   -0.713| -35.746|  -70.167|   42.14%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 18:52:13   4605s] |        |         |        |         |         |            |        |             |         | _r_REG526_S1/D                                     |
[03/23 18:52:13   4605s] |  -0.303|   -0.713| -34.879|  -69.299|   42.16%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 18:52:13   4605s] |        |         |        |         |         |            |        |             |         | _r_REG500_S1/D                                     |
[03/23 18:52:13   4605s] |  -0.289|   -0.713| -33.370|  -67.791|   42.18%|   0:00:00.0| 4296.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:13   4605s] |        |         |        |         |         |            |        |             |         | _r_REG723_S1/D                                     |
[03/23 18:52:13   4606s] |  -0.285|   -0.713| -32.879|  -67.300|   42.22%|   0:00:00.0| 4315.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:13   4606s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 18:52:14   4607s] |  -0.277|   -0.713| -32.475|  -66.896|   42.24%|   0:00:01.0| 4315.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:14   4607s] |        |         |        |         |         |            |        |             |         | _r_REG723_S1/D                                     |
[03/23 18:52:14   4607s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:14   4607s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:15   4610s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:15   4610s] |  -0.264|   -0.713| -32.265|  -66.840|   42.28%|   0:00:01.0| 4353.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:15   4610s] |        |         |        |         |         |            |        |             |         | _r_REG694_S1/D                                     |
[03/23 18:52:15   4610s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:15   4610s] |  -0.264|   -0.713| -31.295|  -65.870|   42.28%|   0:00:00.0| 4373.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:15   4610s] |        |         |        |         |         |            |        |             |         | _r_REG694_S1/D                                     |
[03/23 18:52:15   4611s] |  -0.251|   -0.713| -30.732|  -65.306|   42.31%|   0:00:00.0| 4373.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:15   4611s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 18:52:16   4613s] |  -0.250|   -0.713| -28.830|  -63.405|   42.32%|   0:00:01.0| 4373.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 18:52:16   4613s] |        |         |        |         |         |            |        |             |         | _r_REG500_S1/D                                     |
[03/23 18:52:16   4614s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:16   4614s] |  -0.232|   -0.713| -28.834|  -63.409|   42.34%|   0:00:00.0| 4373.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:16   4614s] |        |         |        |         |         |            |        |             |         | _r_REG694_S1/D                                     |
[03/23 18:52:16   4614s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:16   4614s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:17   4618s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:17   4618s] |  -0.214|   -0.713| -16.228|  -50.802|   42.42%|   0:00:01.0| 4449.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:17   4618s] |        |         |        |         |         |            |        |             |         | _r_REG711_S1/D                                     |
[03/23 18:52:18   4621s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:18   4621s] |  -0.209|   -0.713| -15.266|  -49.942|   42.53%|   0:00:01.0| 4449.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:18   4621s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 18:52:18   4621s] |  -0.196|   -0.713| -15.110|  -49.786|   42.55%|   0:00:00.0| 4449.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:52:18   4621s] |        |         |        |         |         |            |        |             |         | _r_REG190_S1/D                                     |
[03/23 18:52:18   4621s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:18   4621s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:19   4624s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:19   4624s] |  -0.174|   -0.713| -11.949|  -46.647|   42.72%|   0:00:01.0| 4449.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:19   4624s] |        |         |        |         |         |            |        |             |         | _r_REG710_S1/D                                     |
[03/23 18:52:19   4625s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:19   4625s] |  -0.160|   -0.713| -10.492|  -45.190|   42.79%|   0:00:00.0| 4449.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:52:19   4625s] |        |         |        |         |         |            |        |             |         | _r_REG163_S1/D                                     |
[03/23 18:52:20   4627s] |  -0.153|   -0.713|  -7.815|  -42.653|   42.79%|   0:00:01.0| 4468.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:52:20   4627s] |        |         |        |         |         |            |        |             |         | _r_REG163_S1/D                                     |
[03/23 18:52:20   4628s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:20   4628s] |  -0.153|   -0.713|  -6.737|  -41.575|   42.83%|   0:00:00.0| 4468.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:52:20   4628s] |        |         |        |         |         |            |        |             |         | _r_REG163_S1/D                                     |
[03/23 18:52:20   4628s] |  -0.133|   -0.713|  -6.700|  -41.539|   42.83%|   0:00:00.0| 4468.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:20   4628s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:20   4628s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:20   4628s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:22   4632s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:22   4632s] |  -0.128|   -0.713|  -6.237|  -41.112|   42.87%|   0:00:02.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:22   4632s] |        |         |        |         |         |            |        |             |         | _r_REG665_S2/D                                     |
[03/23 18:52:23   4636s] |  -0.116|   -0.713|  -4.812|  -39.687|   42.89%|   0:00:01.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:52:23   4636s] |        |         |        |         |         |            |        |             |         | _r_REG163_S1/D                                     |
[03/23 18:52:23   4636s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:23   4636s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:23   4638s] |  -0.109|   -0.713|  -3.245|  -38.120|   42.92%|   0:00:00.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:52:23   4638s] |        |         |        |         |         |            |        |             |         | _r_REG163_S1/D                                     |
[03/23 18:52:23   4638s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:23   4638s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:24   4639s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:24   4639s] |  -0.103|   -0.713|  -3.140|  -38.015|   42.99%|   0:00:01.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:52:24   4639s] |        |         |        |         |         |            |        |             |         | _r_REG163_S1/D                                     |
[03/23 18:52:24   4641s] |  -0.102|   -0.713|  -2.976|  -37.851|   43.03%|   0:00:00.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:24   4641s] |        |         |        |         |         |            |        |             |         | _r_REG694_S1/D                                     |
[03/23 18:52:25   4641s] |  -0.088|   -0.713|  -3.030|  -37.905|   43.03%|   0:00:01.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 18:52:25   4641s] |        |         |        |         |         |            |        |             |         | _r_REG526_S1/D                                     |
[03/23 18:52:25   4642s] |  -0.076|   -0.713|  -2.552|  -37.427|   43.07%|   0:00:00.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:25   4642s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 18:52:25   4642s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:25   4642s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:26   4645s] |  -0.067|   -0.713|  -1.679|  -36.554|   43.09%|   0:00:01.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:26   4645s] |        |         |        |         |         |            |        |             |         | _r_REG665_S2/D                                     |
[03/23 18:52:26   4645s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:26   4645s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:26   4647s] |  -0.067|   -0.713|  -1.237|  -36.112|   43.11%|   0:00:00.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:26   4647s] |        |         |        |         |         |            |        |             |         | _r_REG665_S2/D                                     |
[03/23 18:52:26   4648s] |  -0.055|   -0.713|  -1.173|  -36.048|   43.12%|   0:00:00.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:52:26   4648s] |        |         |        |         |         |            |        |             |         | _r_REG163_S1/D                                     |
[03/23 18:52:26   4648s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:26   4648s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:27   4650s] |  -0.050|   -0.713|  -0.578|  -35.453|   43.19%|   0:00:01.0| 4525.6M|setupAnalysis|  default| accumulation0/clk_r_REG54_S2/D                     |
[03/23 18:52:28   4652s] |  -0.040|   -0.713|  -0.471|  -35.395|   43.27%|   0:00:01.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:28   4652s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 18:52:28   4652s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:28   4652s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:28   4654s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:28   4654s] |  -0.028|   -0.713|  -0.338|  -35.263|   43.32%|   0:00:00.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:28   4654s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 18:52:28   4654s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:28   4654s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:29   4655s] |  -0.016|   -0.713|  -0.121|  -35.045|   43.38%|   0:00:01.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:29   4655s] |        |         |        |         |         |            |        |             |         | _r_REG730_S1/D                                     |
[03/23 18:52:29   4655s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:29   4655s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:29   4656s] |  -0.004|   -0.713|  -0.007|  -34.931|   43.43%|   0:00:00.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:29   4656s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 18:52:29   4656s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:29   4656s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:29   4657s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:29   4657s] |   0.000|   -0.713|   0.000|  -34.924|   43.48%|   0:00:00.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 18:52:29   4657s] |        |         |        |         |         |            |        |             |         | _r_REG163_S1/D                                     |
[03/23 18:52:30   4658s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:30   4658s] |   0.013|   -0.713|   0.000|  -34.924|   43.49%|   0:00:01.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:30   4658s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 18:52:30   4658s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:30   4658s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:31   4663s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:31   4663s] |   0.021|   -0.713|   0.000|  -34.924|   43.52%|   0:00:01.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:31   4663s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 18:52:31   4663s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:31   4663s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:32   4668s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:32   4668s] |   0.026|   -0.713|   0.000|  -34.627|   43.51%|   0:00:01.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:32   4668s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 18:52:32   4668s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:32   4668s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:32   4672s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:32   4672s] |   0.026|   -0.713|   0.000|  -34.627|   43.52%|   0:00:00.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:32   4672s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 18:52:32   4673s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:32   4673s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:33   4673s] |   0.033|   -0.713|   0.000|  -34.627|   43.55%|   0:00:01.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:33   4673s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 18:52:33   4673s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:33   4673s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:33   4675s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:34   4678s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:34   4678s] |   0.038|   -0.713|   0.000|  -34.620|   43.59%|   0:00:01.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:34   4678s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 18:52:34   4678s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:34   4678s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:35   4681s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:35   4681s] |   0.045|   -0.713|   0.000|  -34.619|   43.62%|   0:00:01.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:35   4681s] |        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
[03/23 18:52:36   4684s] |   0.050|   -0.713|   0.000|  -34.619|   43.64%|   0:00:01.0| 4525.6M|           NA|       NA| NA                                                 |
[03/23 18:52:36   4684s] |   0.050|   -0.713|   0.000|  -34.619|   43.64%|   0:00:00.0| 4525.6M|setupAnalysis|       NA| NA                                                 |
[03/23 18:52:36   4684s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:36   4684s] 
[03/23 18:52:36   4684s] *** Finish Core Optimize Step (cpu=0:01:30 real=0:00:27.0 mem=4525.6M) ***
[03/23 18:52:36   4684s] 
[03/23 18:52:36   4684s] *** Finished Optimize Step Cumulative (cpu=0:01:46 real=0:00:33.0 mem=4525.6M) ***
[03/23 18:52:36   4684s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.050|  0.000|
|reg2reg   |-0.713|-34.619|
|HEPG      |-0.713|-34.619|
|All Paths |-0.713|-34.619|
+----------+------+-------+

[03/23 18:52:36   4684s] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -34.619 Density 43.64
[03/23 18:52:36   4684s] Update Timing Windows (Threshold 0.023) ...
[03/23 18:52:36   4684s] Re Calculate Delays on 217 Nets
[03/23 18:52:36   4684s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:36   4684s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4525.6M, EPOCH TIME: 1679611956.683465
[03/23 18:52:36   4684s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4525.6M, EPOCH TIME: 1679611956.683649
[03/23 18:52:36   4684s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 18:52:36   4684s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 18:52:36   4684s] Active Path Group: reg2reg  
[03/23 18:52:36   4684s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:36   4684s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 18:52:36   4684s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:36   4684s] |  -0.724|   -0.724| -35.465|  -35.465|   43.64%|   0:00:00.0| 4525.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 18:52:37   4686s] |  -0.701|   -0.701| -33.535|  -33.535|   43.65%|   0:00:01.0| 4525.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:37   4687s] |  -0.702|   -0.702| -33.439|  -33.439|   43.67%|   0:00:00.0| 4525.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:37   4687s] |  -0.702|   -0.702| -33.398|  -33.398|   43.66%|   0:00:00.0| 4525.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:38   4688s] |  -0.702|   -0.702| -33.398|  -33.398|   43.66%|   0:00:01.0| 4525.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:38   4688s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:38   4688s] 
[03/23 18:52:38   4688s] *** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:02.0 mem=4525.6M) ***
[03/23 18:52:38   4688s] Active Path Group: default 
[03/23 18:52:38   4688s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:38   4688s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 18:52:38   4688s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:38   4688s] |   0.035|   -0.702|   0.000|  -33.398|   43.66%|   0:00:00.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:38   4688s] |        |         |        |         |         |            |        |             |         | _r_REG670_S2/D                                     |
[03/23 18:52:38   4688s] |   0.047|   -0.702|   0.000|  -33.353|   43.68%|   0:00:00.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:38   4688s] |        |         |        |         |         |            |        |             |         | _r_REG694_S1/D                                     |
[03/23 18:52:38   4689s] |   0.048|   -0.702|   0.000|  -33.353|   43.69%|   0:00:00.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 18:52:38   4689s] |        |         |        |         |         |            |        |             |         | _r_REG500_S1/D                                     |
[03/23 18:52:38   4689s] |   0.049|   -0.702|   0.000|  -33.353|   43.70%|   0:00:00.0| 4525.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 18:52:38   4689s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 18:52:38   4690s] |   0.050|   -0.702|   0.000|  -33.353|   43.71%|   0:00:00.0| 4525.6M|           NA|       NA| NA                                                 |
[03/23 18:52:38   4690s] |   0.050|   -0.702|   0.000|  -33.353|   43.71%|   0:00:00.0| 4525.6M|setupAnalysis|       NA| NA                                                 |
[03/23 18:52:38   4690s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:38   4690s] 
[03/23 18:52:38   4690s] *** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:00.0 mem=4525.6M) ***
[03/23 18:52:38   4690s] 
[03/23 18:52:38   4690s] *** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:02.0 mem=4525.6M) ***
[03/23 18:52:38   4690s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.050|  0.000|
|reg2reg   |-0.702|-33.353|
|HEPG      |-0.702|-33.353|
|All Paths |-0.702|-33.353|
+----------+------+-------+

[03/23 18:52:38   4690s] 
[03/23 18:52:38   4690s] *** Finish Post Route Setup Fixing (cpu=0:01:52 real=0:00:35.0 mem=4525.6M) ***
[03/23 18:52:38   4690s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.137045.3
[03/23 18:52:38   4690s] Total-nets :: 2906, Stn-nets :: 404, ratio :: 13.9023 %, Total-len 211966, Stn-len 92629.1
[03/23 18:52:38   4690s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4364.3M, EPOCH TIME: 1679611958.872144
[03/23 18:52:38   4690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2839).
[03/23 18:52:38   4690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:38   4690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:38   4690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:38   4690s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.068, REAL:0.059, MEM:3844.1M, EPOCH TIME: 1679611958.930720
[03/23 18:52:38   4690s] TotalInstCnt at PhyDesignMc Destruction: 2839
[03/23 18:52:38   4690s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.25
[03/23 18:52:38   4690s] *** WnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:01:53.4/0:00:36.4 (3.1), totSession cpu/real = 1:18:10.6/0:48:56.3 (1.6), mem = 3844.1M
[03/23 18:52:38   4690s] 
[03/23 18:52:38   4690s] =============================================================================================
[03/23 18:52:38   4690s]  Step TAT Report : WnsOpt #1 / optDesign #3                                     21.14-s109_1
[03/23 18:52:38   4690s] =============================================================================================
[03/23 18:52:38   4690s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:52:38   4690s] ---------------------------------------------------------------------------------------------
[03/23 18:52:38   4690s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 18:52:38   4690s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 18:52:38   4690s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:52:38   4690s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 18:52:38   4690s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:52:38   4690s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 18:52:38   4690s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:52:38   4690s] [ TransformInit          ]      1   0:00:00.4  (   1.1 % )     0:00:01.0 /  0:00:01.0    1.0
[03/23 18:52:38   4690s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[03/23 18:52:38   4690s] [ OptimizationStep       ]      4   0:00:00.1  (   0.3 % )     0:00:34.8 /  0:01:51.4    3.2
[03/23 18:52:38   4690s] [ OptSingleIteration     ]    151   0:00:00.6  (   1.6 % )     0:00:34.7 /  0:01:51.3    3.2
[03/23 18:52:38   4690s] [ OptGetWeight           ]    151   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.6
[03/23 18:52:38   4690s] [ OptEval                ]    151   0:00:30.2  (  83.0 % )     0:00:30.2 /  0:01:42.3    3.4
[03/23 18:52:38   4690s] [ OptCommit              ]    151   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.1
[03/23 18:52:38   4690s] [ PostCommitDelayUpdate  ]    152   0:00:00.2  (   0.6 % )     0:00:01.7 /  0:00:04.8    2.8
[03/23 18:52:38   4690s] [ IncrDelayCalc          ]    765   0:00:01.5  (   4.1 % )     0:00:01.5 /  0:00:04.6    3.1
[03/23 18:52:38   4690s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.2    2.5
[03/23 18:52:38   4690s] [ SetupOptGetWorkingSet  ]    448   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.7    1.5
[03/23 18:52:38   4690s] [ SetupOptGetActiveNode  ]    448   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 18:52:38   4690s] [ SetupOptSlackGraph     ]    151   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.0
[03/23 18:52:38   4690s] [ IncrTimingUpdate       ]    156   0:00:01.2  (   3.3 % )     0:00:01.2 /  0:00:02.4    2.0
[03/23 18:52:38   4690s] [ MISC                   ]          0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.6    2.1
[03/23 18:52:38   4690s] ---------------------------------------------------------------------------------------------
[03/23 18:52:38   4690s]  WnsOpt #1 TOTAL                    0:00:36.4  ( 100.0 % )     0:00:36.4 /  0:01:53.4    3.1
[03/23 18:52:38   4690s] ---------------------------------------------------------------------------------------------
[03/23 18:52:38   4690s] 
[03/23 18:52:38   4690s] Running refinePlace -preserveRouting true -hardFence false
[03/23 18:52:38   4690s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3844.1M, EPOCH TIME: 1679611958.933553
[03/23 18:52:38   4690s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3844.1M, EPOCH TIME: 1679611958.933625
[03/23 18:52:38   4690s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3844.1M, EPOCH TIME: 1679611958.933760
[03/23 18:52:38   4690s] Processing tracks to init pin-track alignment.
[03/23 18:52:38   4690s] z: 2, totalTracks: 1
[03/23 18:52:38   4690s] z: 4, totalTracks: 1
[03/23 18:52:38   4690s] z: 6, totalTracks: 1
[03/23 18:52:38   4690s] z: 8, totalTracks: 1
[03/23 18:52:38   4690s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:52:38   4690s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3844.1M, EPOCH TIME: 1679611958.936939
[03/23 18:52:38   4690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:38   4690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:38   4690s] 
[03/23 18:52:38   4690s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:52:38   4690s] 
[03/23 18:52:38   4690s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:52:38   4690s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.026, REAL:0.026, MEM:3844.8M, EPOCH TIME: 1679611958.963052
[03/23 18:52:38   4690s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3844.8M, EPOCH TIME: 1679611958.963181
[03/23 18:52:38   4690s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:3844.8M, EPOCH TIME: 1679611958.966095
[03/23 18:52:38   4690s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3844.8MB).
[03/23 18:52:38   4690s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.033, REAL:0.033, MEM:3844.8M, EPOCH TIME: 1679611958.967038
[03/23 18:52:38   4690s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.033, REAL:0.034, MEM:3844.8M, EPOCH TIME: 1679611958.967127
[03/23 18:52:38   4690s] TDRefine: refinePlace mode is spiral
[03/23 18:52:38   4690s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.16
[03/23 18:52:38   4690s] OPERPROF:   Starting RefinePlace at level 2, MEM:3844.8M, EPOCH TIME: 1679611958.967268
[03/23 18:52:38   4690s] *** Starting refinePlace (1:18:11 mem=3844.8M) ***
[03/23 18:52:38   4690s] Total net bbox length = 8.072e+04 (2.663e+04 5.409e+04) (ext = 4.925e+03)
[03/23 18:52:38   4690s] 
[03/23 18:52:38   4690s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:52:38   4690s] (I)      Default pattern map key = PE_top_default.
[03/23 18:52:38   4690s] (I)      Default pattern map key = PE_top_default.
[03/23 18:52:38   4690s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3844.8M, EPOCH TIME: 1679611958.976446
[03/23 18:52:38   4690s] Starting refinePlace ...
[03/23 18:52:38   4690s] (I)      Default pattern map key = PE_top_default.
[03/23 18:52:38   4690s] One DDP V2 for no tweak run.
[03/23 18:52:38   4690s] (I)      Default pattern map key = PE_top_default.
[03/23 18:52:38   4690s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3908.8M, EPOCH TIME: 1679611958.988154
[03/23 18:52:38   4690s] DDP initSite1 nrRow 135 nrJob 135
[03/23 18:52:38   4690s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3908.8M, EPOCH TIME: 1679611958.988354
[03/23 18:52:38   4690s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3908.8M, EPOCH TIME: 1679611958.988502
[03/23 18:52:38   4690s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3908.8M, EPOCH TIME: 1679611958.988591
[03/23 18:52:38   4690s] DDP markSite nrRow 135 nrJob 135
[03/23 18:52:38   4690s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3908.8M, EPOCH TIME: 1679611958.988740
[03/23 18:52:38   4690s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3908.8M, EPOCH TIME: 1679611958.988814
[03/23 18:52:38   4690s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 18:52:38   4690s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3844.8MB) @(1:18:11 - 1:18:11).
[03/23 18:52:38   4690s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:52:38   4690s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 18:52:39   4690s] 
[03/23 18:52:39   4690s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:52:39   4690s] Move report: legalization moves 53 insts, mean move: 3.73 um, max move: 10.80 um spiral
[03/23 18:52:39   4690s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U39): (132.60, 208.60) --> (125.40, 205.00)
[03/23 18:52:39   4690s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 18:52:39   4690s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:52:39   4690s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=3863.2MB) @(1:18:11 - 1:18:11).
[03/23 18:52:39   4690s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:52:39   4690s] Move report: Detail placement moves 53 insts, mean move: 3.73 um, max move: 10.80 um 
[03/23 18:52:39   4690s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U39): (132.60, 208.60) --> (125.40, 205.00)
[03/23 18:52:39   4690s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3863.2MB
[03/23 18:52:39   4690s] Statistics of distance of Instance movement in refine placement:
[03/23 18:52:39   4690s]   maximum (X+Y) =        10.80 um
[03/23 18:52:39   4690s]   inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U39) with max move: (132.6, 208.6) -> (125.4, 205)
[03/23 18:52:39   4690s]   mean    (X+Y) =         3.73 um
[03/23 18:52:39   4690s] Summary Report:
[03/23 18:52:39   4690s] Instances move: 53 (out of 2819 movable)
[03/23 18:52:39   4690s] Instances flipped: 0
[03/23 18:52:39   4690s] Mean displacement: 3.73 um
[03/23 18:52:39   4690s] Max displacement: 10.80 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U39) (132.6, 208.6) -> (125.4, 205)
[03/23 18:52:39   4690s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: AOI22X1TR
[03/23 18:52:39   4690s] Total instances moved : 53
[03/23 18:52:39   4690s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.205, REAL:0.142, MEM:3863.2M, EPOCH TIME: 1679611959.118551
[03/23 18:52:39   4690s] Total net bbox length = 8.089e+04 (2.674e+04 5.415e+04) (ext = 4.922e+03)
[03/23 18:52:39   4690s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3863.2MB
[03/23 18:52:39   4690s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=3863.2MB) @(1:18:11 - 1:18:11).
[03/23 18:52:39   4690s] *** Finished refinePlace (1:18:11 mem=3863.2M) ***
[03/23 18:52:39   4690s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.16
[03/23 18:52:39   4690s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.215, REAL:0.152, MEM:3863.2M, EPOCH TIME: 1679611959.119666
[03/23 18:52:39   4690s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3863.2M, EPOCH TIME: 1679611959.119788
[03/23 18:52:39   4690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2839).
[03/23 18:52:39   4690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:39   4690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:39   4690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:39   4690s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.028, REAL:0.020, MEM:3845.2M, EPOCH TIME: 1679611959.139393
[03/23 18:52:39   4690s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.276, REAL:0.206, MEM:3845.2M, EPOCH TIME: 1679611959.139574
[03/23 18:52:39   4690s] End: GigaOpt Optimization in WNS mode
[03/23 18:52:39   4690s] Skipping post route harden opt
[03/23 18:52:39   4690s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 18:52:39   4690s] Deleting Lib Analyzer.
[03/23 18:52:39   4690s] Begin: GigaOpt Optimization in TNS mode
[03/23 18:52:39   4690s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 6 -nativePathGroupFlow
[03/23 18:52:39   4690s] Info: 22 clock nets excluded from IPO operation.
[03/23 18:52:39   4690s] End AAE Lib Interpolated Model. (MEM=3845.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 18:52:39   4690s] *** TnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 1:18:10.9/0:48:56.6 (1.6), mem = 3845.2M
[03/23 18:52:39   4690s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.26
[03/23 18:52:39   4690s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 18:52:39   4690s] ### Creating PhyDesignMc. totSessionCpu=1:18:11 mem=3845.2M
[03/23 18:52:39   4690s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:52:39   4690s] OPERPROF: Starting DPlace-Init at level 1, MEM:3845.2M, EPOCH TIME: 1679611959.176928
[03/23 18:52:39   4690s] Processing tracks to init pin-track alignment.
[03/23 18:52:39   4690s] z: 2, totalTracks: 1
[03/23 18:52:39   4690s] z: 4, totalTracks: 1
[03/23 18:52:39   4690s] z: 6, totalTracks: 1
[03/23 18:52:39   4690s] z: 8, totalTracks: 1
[03/23 18:52:39   4690s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:52:39   4690s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3845.2M, EPOCH TIME: 1679611959.181148
[03/23 18:52:39   4690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:39   4690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:39   4690s] 
[03/23 18:52:39   4690s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:52:39   4690s] 
[03/23 18:52:39   4690s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:52:39   4690s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:3845.2M, EPOCH TIME: 1679611959.199359
[03/23 18:52:39   4690s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3845.2M, EPOCH TIME: 1679611959.199487
[03/23 18:52:39   4690s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3845.2M, EPOCH TIME: 1679611959.201615
[03/23 18:52:39   4690s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3845.2MB).
[03/23 18:52:39   4690s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.025, MEM:3845.2M, EPOCH TIME: 1679611959.202191
[03/23 18:52:39   4690s] TotalInstCnt at PhyDesignMc Initialization: 2839
[03/23 18:52:39   4690s] ### Creating PhyDesignMc, finished. totSessionCpu=1:18:11 mem=3845.2M
[03/23 18:52:39   4690s] ### Creating RouteCongInterface, started
[03/23 18:52:39   4690s] ### Creating RouteCongInterface, finished
[03/23 18:52:39   4690s] 
[03/23 18:52:39   4690s] Creating Lib Analyzer ...
[03/23 18:52:39   4691s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 18:52:39   4691s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 18:52:39   4691s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 18:52:39   4691s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 18:52:39   4691s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 18:52:39   4691s] 
[03/23 18:52:39   4691s] {RT rc-typ 0 4 4 0}
[03/23 18:52:39   4691s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:18:12 mem=3847.2M
[03/23 18:52:39   4691s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:18:12 mem=3847.2M
[03/23 18:52:39   4691s] Creating Lib Analyzer, finished. 
[03/23 18:52:40   4691s] *info: 22 clock nets excluded
[03/23 18:52:40   4691s] *info: 1 no-driver net excluded.
[03/23 18:52:40   4691s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.137045.4
[03/23 18:52:40   4691s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 18:52:40   4691s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 18:52:40   4691s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:40   4691s] ** GigaOpt Optimizer WNS Slack -0.702 TNS Slack -33.353 Density 43.71
[03/23 18:52:40   4691s] Optimizer TNS Opt
[03/23 18:52:40   4691s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.050|  0.000|
|reg2reg   |-0.702|-33.353|
|HEPG      |-0.702|-33.353|
|All Paths |-0.702|-33.353|
+----------+------+-------+

[03/23 18:52:40   4691s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4140.6M, EPOCH TIME: 1679611960.224878
[03/23 18:52:40   4691s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4140.6M, EPOCH TIME: 1679611960.225015
[03/23 18:52:40   4691s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 18:52:40   4692s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 18:52:40   4692s] Active Path Group: reg2reg  
[03/23 18:52:40   4692s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:40   4692s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 18:52:40   4692s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:40   4692s] |  -0.702|   -0.702| -33.353|  -33.353|   43.71%|   0:00:00.0| 4140.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:40   4692s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:40   4692s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:40   4692s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:40   4692s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:40   4692s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 18:52:40   4692s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:40   4693s] |  -0.706|   -0.706| -31.476|  -31.476|   43.79%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:40   4693s] |  -0.706|   -0.706| -31.466|  -31.466|   43.80%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:40   4693s] |  -0.706|   -0.706| -31.439|  -31.439|   43.83%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 18:52:40   4693s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 18:52:40   4693s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:40   4693s] |  -0.706|   -0.706| -29.986|  -29.986|   43.89%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG73_S1/D                            |
[03/23 18:52:40   4693s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 18:52:40   4693s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:41   4694s] |  -0.706|   -0.706| -28.547|  -28.547|   43.91%|   0:00:01.0| 4326.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG57_S3/D                     |
[03/23 18:52:41   4694s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:41   4694s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:41   4694s] |  -0.706|   -0.706| -28.520|  -28.520|   43.93%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG57_S3/D                     |
[03/23 18:52:41   4694s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:41   4694s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:41   4694s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:41   4694s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:41   4695s] |  -0.706|   -0.706| -28.074|  -28.074|   43.96%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG96_S4/D        |
[03/23 18:52:41   4695s] |  -0.706|   -0.706| -27.941|  -27.941|   43.98%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG96_S4/D        |
[03/23 18:52:41   4695s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:41   4695s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:41   4695s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:41   4695s] |  -0.706|   -0.706| -25.443|  -25.443|   44.01%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 18:52:41   4695s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 18:52:41   4695s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:41   4695s] |  -0.706|   -0.706| -24.686|  -24.686|   44.04%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 18:52:41   4695s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:41   4695s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:41   4695s] |  -0.706|   -0.706| -24.643|  -24.643|   44.05%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 18:52:41   4695s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:41   4695s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:41   4696s] |  -0.706|   -0.706| -23.514|  -23.514|   44.07%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG90_S4/D        |
[03/23 18:52:41   4696s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:41   4696s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:41   4696s] |  -0.706|   -0.706| -22.254|  -22.254|   44.09%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG64_S2/D                     |
[03/23 18:52:41   4696s] |  -0.706|   -0.706| -20.295|  -20.295|   44.13%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 18:52:41   4696s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG613_S2/D                                |
[03/23 18:52:41   4696s] |  -0.706|   -0.706| -20.236|  -20.236|   44.14%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 18:52:41   4696s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG626_S2/D                                |
[03/23 18:52:41   4697s] |  -0.706|   -0.706| -19.554|  -19.554|   44.19%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 18:52:41   4697s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG613_S2/D                                |
[03/23 18:52:42   4697s] |  -0.706|   -0.706| -19.492|  -19.492|   44.18%|   0:00:01.0| 4326.1M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 18:52:42   4697s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG613_S2/D                                |
[03/23 18:52:42   4697s] |  -0.706|   -0.706| -18.132|  -18.132|   44.19%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG61_S3/D                     |
[03/23 18:52:42   4697s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:42   4697s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:42   4697s] |  -0.704|   -0.704| -17.498|  -17.498|   44.20%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG61_S3/D                     |
[03/23 18:52:42   4697s] |  -0.704|   -0.704| -17.372|  -17.372|   44.21%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG61_S3/D                     |
[03/23 18:52:42   4698s] |  -0.704|   -0.704| -16.631|  -16.631|   44.20%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4/D        |
[03/23 18:52:42   4698s] |  -0.703|   -0.703| -16.330|  -16.330|   44.21%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG72_S1/D                            |
[03/23 18:52:42   4698s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:42   4698s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:42   4698s] |  -0.703|   -0.703| -14.410|  -14.410|   44.35%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4/D        |
[03/23 18:52:42   4698s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:42   4698s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:42   4699s] |  -0.703|   -0.703| -13.378|  -13.378|   44.38%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4/D        |
[03/23 18:52:42   4699s] |  -0.703|   -0.703| -12.518|  -12.518|   44.40%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG87_S4/D        |
[03/23 18:52:42   4699s] |  -0.703|   -0.703| -12.134|  -12.134|   44.43%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG54_S2/D                     |
[03/23 18:52:42   4699s] |  -0.703|   -0.703| -11.773|  -11.773|   44.45%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 18:52:42   4699s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG603_S3/D                                |
[03/23 18:52:42   4699s] |  -0.703|   -0.703| -11.666|  -11.666|   44.46%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG54_S2/D                     |
[03/23 18:52:42   4699s] |  -0.703|   -0.703| -11.644|  -11.644|   44.47%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG54_S2/D                     |
[03/23 18:52:42   4699s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:42   4699s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:42   4700s] |  -0.703|   -0.703| -11.366|  -11.366|   44.49%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single |
[03/23 18:52:42   4700s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG468_S2/D                                |
[03/23 18:52:42   4700s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 18:52:42   4700s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:43   4700s] |  -0.703|   -0.703| -11.009|  -11.009|   44.54%|   0:00:01.0| 4326.1M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single |
[03/23 18:52:43   4700s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG468_S2/D                                |
[03/23 18:52:43   4700s] |  -0.703|   -0.703| -10.892|  -10.892|   44.55%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single |
[03/23 18:52:43   4700s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG468_S2/D                                |
[03/23 18:52:43   4701s] |  -0.703|   -0.703| -10.809|  -10.809|   44.57%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single |
[03/23 18:52:43   4701s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG468_S2/D                                |
[03/23 18:52:43   4701s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:43   4701s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:43   4701s] |  -0.703|   -0.703| -10.765|  -10.765|   44.61%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 18:52:43   4701s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG604_S2/D                                |
[03/23 18:52:43   4701s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:43   4701s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:43   4701s] |  -0.703|   -0.703| -10.755|  -10.755|   44.65%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single |
[03/23 18:52:43   4701s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG459_S2/D                                |
[03/23 18:52:43   4701s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:43   4701s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:43   4701s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:43   4701s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:43   4701s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 18:52:43   4701s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 18:52:43   4702s] |  -0.703|   -0.703| -10.755|  -10.755|   44.68%|   0:00:00.0| 4326.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 18:52:43   4702s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 18:52:43   4702s] 
[03/23 18:52:43   4702s] *** Finish Core Optimize Step (cpu=0:00:09.9 real=0:00:03.0 mem=4326.1M) ***
[03/23 18:52:43   4702s] 
[03/23 18:52:43   4702s] *** Finished Optimize Step Cumulative (cpu=0:00:09.9 real=0:00:03.0 mem=4326.1M) ***
[03/23 18:52:43   4702s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.050|  0.000|
|reg2reg   |-0.703|-10.755|
|HEPG      |-0.703|-10.755|
|All Paths |-0.703|-10.755|
+----------+------+-------+

[03/23 18:52:43   4702s] Update Timing Windows (Threshold 0.023) ...
[03/23 18:52:43   4702s] Re Calculate Delays on 124 Nets
[03/23 18:52:43   4702s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 18:52:43   4702s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2reg   |-0.703|-10.755|
|HEPG      |-0.703|-10.755|
|All Paths |-0.703|-10.755|
+----------+------+-------+

[03/23 18:52:43   4702s] 
[03/23 18:52:43   4702s] *** Finish Post Route Setup Fixing (cpu=0:00:10.3 real=0:00:03.0 mem=4326.1M) ***
[03/23 18:52:43   4702s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.137045.4
[03/23 18:52:43   4702s] Total-nets :: 2916, Stn-nets :: 427, ratio :: 14.6433 %, Total-len 211966, Stn-len 97954.8
[03/23 18:52:43   4702s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4164.8M, EPOCH TIME: 1679611963.665203
[03/23 18:52:43   4702s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2849).
[03/23 18:52:43   4702s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:43   4702s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:43   4702s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:43   4702s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.038, REAL:0.031, MEM:3852.5M, EPOCH TIME: 1679611963.696156
[03/23 18:52:43   4702s] TotalInstCnt at PhyDesignMc Destruction: 2849
[03/23 18:52:43   4702s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.26
[03/23 18:52:43   4702s] *** TnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:11.4/0:00:04.5 (2.5), totSession cpu/real = 1:18:22.3/0:49:01.1 (1.6), mem = 3852.5M
[03/23 18:52:43   4702s] 
[03/23 18:52:43   4702s] =============================================================================================
[03/23 18:52:43   4702s]  Step TAT Report : TnsOpt #1 / optDesign #3                                     21.14-s109_1
[03/23 18:52:43   4702s] =============================================================================================
[03/23 18:52:43   4702s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 18:52:43   4702s] ---------------------------------------------------------------------------------------------
[03/23 18:52:43   4702s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.5
[03/23 18:52:43   4702s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  14.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 18:52:43   4702s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:52:43   4702s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 18:52:43   4702s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:52:43   4702s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 18:52:43   4702s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:52:43   4702s] [ TransformInit          ]      1   0:00:00.3  (   6.5 % )     0:00:01.0 /  0:00:00.9    1.0
[03/23 18:52:43   4702s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:03.3 /  0:00:09.9    3.0
[03/23 18:52:43   4702s] [ OptSingleIteration     ]     78   0:00:00.1  (   3.1 % )     0:00:03.2 /  0:00:09.8    3.1
[03/23 18:52:43   4702s] [ OptGetWeight           ]     78   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 18:52:43   4702s] [ OptEval                ]     78   0:00:01.9  (  41.1 % )     0:00:01.9 /  0:00:07.2    3.9
[03/23 18:52:43   4702s] [ OptCommit              ]     78   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 18:52:43   4702s] [ PostCommitDelayUpdate  ]     79   0:00:00.1  (   1.4 % )     0:00:00.5 /  0:00:01.6    2.9
[03/23 18:52:43   4702s] [ IncrDelayCalc          ]    217   0:00:00.5  (  10.4 % )     0:00:00.5 /  0:00:01.5    3.1
[03/23 18:52:43   4702s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    2.5
[03/23 18:52:43   4702s] [ SetupOptGetWorkingSet  ]    152   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.3    1.6
[03/23 18:52:43   4702s] [ SetupOptGetActiveNode  ]    152   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 18:52:43   4702s] [ SetupOptSlackGraph     ]     78   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.1
[03/23 18:52:43   4702s] [ IncrTimingUpdate       ]     67   0:00:00.4  (   8.5 % )     0:00:00.4 /  0:00:00.6    1.6
[03/23 18:52:43   4702s] [ MISC                   ]          0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.3    2.0
[03/23 18:52:43   4702s] ---------------------------------------------------------------------------------------------
[03/23 18:52:43   4702s]  TnsOpt #1 TOTAL                    0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:11.4    2.5
[03/23 18:52:43   4702s] ---------------------------------------------------------------------------------------------
[03/23 18:52:43   4702s] 
[03/23 18:52:43   4702s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 18:52:43   4702s] End: GigaOpt Optimization in TNS mode
[03/23 18:52:43   4702s]   Timing Snapshot: (REF)
[03/23 18:52:43   4702s]      Weighted WNS: -0.753
[03/23 18:52:43   4702s]       All  PG WNS: -0.753
[03/23 18:52:43   4702s]       High PG WNS: -0.753
[03/23 18:52:43   4702s]       All  PG TNS: -10.755
[03/23 18:52:43   4702s]       High PG TNS: -10.755
[03/23 18:52:43   4702s]       Low  PG TNS: 0.000
[03/23 18:52:43   4702s]    Category Slack: { [L, -0.753] [H, -0.753] }
[03/23 18:52:43   4702s] 
[03/23 18:52:43   4702s] **INFO: flowCheckPoint #3 OptimizationPreEco
[03/23 18:52:43   4702s] Running postRoute recovery in preEcoRoute mode
[03/23 18:52:43   4702s] **optDesign ... cpu = 0:02:30, real = 0:00:53, mem = 2844.7M, totSessionCpu=1:18:22 **
[03/23 18:52:43   4702s]   DRV Snapshot: (TGT)
[03/23 18:52:43   4702s]          Tran DRV: 0 (0)
[03/23 18:52:43   4702s]           Cap DRV: 0 (0)
[03/23 18:52:43   4702s]        Fanout DRV: 0 (16)
[03/23 18:52:43   4702s]            Glitch: 0 (0)
[03/23 18:52:43   4702s] Checking DRV degradation...
[03/23 18:52:43   4702s] 
[03/23 18:52:43   4702s] Recovery Manager:
[03/23 18:52:43   4702s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 18:52:43   4702s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 18:52:43   4702s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 18:52:43   4702s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 18:52:43   4702s] 
[03/23 18:52:43   4702s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 18:52:43   4702s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3851.33M, totSessionCpu=1:18:22).
[03/23 18:52:43   4702s] **optDesign ... cpu = 0:02:30, real = 0:00:53, mem = 2839.1M, totSessionCpu=1:18:22 **
[03/23 18:52:43   4702s] 
[03/23 18:52:43   4702s]   DRV Snapshot: (REF)
[03/23 18:52:43   4702s]          Tran DRV: 0 (0)
[03/23 18:52:43   4702s]           Cap DRV: 0 (0)
[03/23 18:52:43   4702s]        Fanout DRV: 0 (16)
[03/23 18:52:43   4702s]            Glitch: 0 (0)
[03/23 18:52:43   4702s] Skipping post route harden opt
[03/23 18:52:43   4702s] Running refinePlace -preserveRouting true -hardFence false
[03/23 18:52:43   4702s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3984.9M, EPOCH TIME: 1679611963.802023
[03/23 18:52:43   4702s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3984.9M, EPOCH TIME: 1679611963.802138
[03/23 18:52:43   4702s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3984.9M, EPOCH TIME: 1679611963.802271
[03/23 18:52:43   4702s] Processing tracks to init pin-track alignment.
[03/23 18:52:43   4702s] z: 2, totalTracks: 1
[03/23 18:52:43   4702s] z: 4, totalTracks: 1
[03/23 18:52:43   4702s] z: 6, totalTracks: 1
[03/23 18:52:43   4702s] z: 8, totalTracks: 1
[03/23 18:52:43   4702s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 18:52:43   4702s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3984.9M, EPOCH TIME: 1679611963.806968
[03/23 18:52:43   4702s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:43   4702s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:43   4702s] 
[03/23 18:52:43   4702s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:52:43   4702s] 
[03/23 18:52:43   4702s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 18:52:43   4702s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.019, MEM:3986.4M, EPOCH TIME: 1679611963.826296
[03/23 18:52:43   4702s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3986.4M, EPOCH TIME: 1679611963.826434
[03/23 18:52:43   4702s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:3986.4M, EPOCH TIME: 1679611963.828641
[03/23 18:52:43   4702s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3986.4MB).
[03/23 18:52:43   4702s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.029, REAL:0.027, MEM:3986.4M, EPOCH TIME: 1679611963.829236
[03/23 18:52:43   4702s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.029, REAL:0.027, MEM:3986.4M, EPOCH TIME: 1679611963.829326
[03/23 18:52:43   4702s] TDRefine: refinePlace mode is spiral
[03/23 18:52:43   4702s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.17
[03/23 18:52:43   4702s] OPERPROF:   Starting RefinePlace at level 2, MEM:3986.4M, EPOCH TIME: 1679611963.829457
[03/23 18:52:43   4702s] *** Starting refinePlace (1:18:22 mem=3986.4M) ***
[03/23 18:52:43   4702s] Total net bbox length = 8.189e+04 (2.675e+04 5.514e+04) (ext = 4.922e+03)
[03/23 18:52:43   4702s] 
[03/23 18:52:43   4702s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:52:43   4702s] (I)      Default pattern map key = PE_top_default.
[03/23 18:52:43   4702s] (I)      Default pattern map key = PE_top_default.
[03/23 18:52:43   4702s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3986.4M, EPOCH TIME: 1679611963.834931
[03/23 18:52:43   4702s] Starting refinePlace ...
[03/23 18:52:43   4702s] (I)      Default pattern map key = PE_top_default.
[03/23 18:52:43   4702s] One DDP V2 for no tweak run.
[03/23 18:52:43   4702s] (I)      Default pattern map key = PE_top_default.
[03/23 18:52:43   4702s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4050.4M, EPOCH TIME: 1679611963.846885
[03/23 18:52:43   4702s] DDP initSite1 nrRow 135 nrJob 135
[03/23 18:52:43   4702s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4050.4M, EPOCH TIME: 1679611963.847044
[03/23 18:52:43   4702s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4050.4M, EPOCH TIME: 1679611963.847413
[03/23 18:52:43   4702s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4050.4M, EPOCH TIME: 1679611963.847512
[03/23 18:52:43   4702s] DDP markSite nrRow 135 nrJob 135
[03/23 18:52:43   4702s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:4050.4M, EPOCH TIME: 1679611963.847765
[03/23 18:52:43   4702s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4050.4M, EPOCH TIME: 1679611963.847889
[03/23 18:52:43   4702s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 18:52:43   4702s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3986.4MB) @(1:18:23 - 1:18:23).
[03/23 18:52:43   4702s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:52:43   4702s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 18:52:43   4702s] 
[03/23 18:52:43   4702s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 18:52:43   4702s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 18:52:43   4702s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 18:52:43   4702s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 18:52:43   4702s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3986.4MB) @(1:18:23 - 1:18:23).
[03/23 18:52:43   4702s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 18:52:43   4702s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 18:52:43   4702s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3986.4MB
[03/23 18:52:43   4702s] Statistics of distance of Instance movement in refine placement:
[03/23 18:52:43   4702s]   maximum (X+Y) =         0.00 um
[03/23 18:52:43   4702s]   mean    (X+Y) =         0.00 um
[03/23 18:52:43   4702s] Summary Report:
[03/23 18:52:43   4702s] Instances move: 0 (out of 2829 movable)
[03/23 18:52:43   4702s] Instances flipped: 0
[03/23 18:52:43   4702s] Mean displacement: 0.00 um
[03/23 18:52:43   4702s] Max displacement: 0.00 um 
[03/23 18:52:43   4702s] Total instances moved : 0
[03/23 18:52:43   4702s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.188, REAL:0.122, MEM:3986.4M, EPOCH TIME: 1679611963.956551
[03/23 18:52:43   4702s] Total net bbox length = 8.189e+04 (2.675e+04 5.514e+04) (ext = 4.922e+03)
[03/23 18:52:43   4702s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3986.4MB
[03/23 18:52:43   4702s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3986.4MB) @(1:18:22 - 1:18:23).
[03/23 18:52:43   4702s] *** Finished refinePlace (1:18:23 mem=3986.4M) ***
[03/23 18:52:43   4702s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.17
[03/23 18:52:43   4702s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.195, REAL:0.128, MEM:3986.4M, EPOCH TIME: 1679611963.957858
[03/23 18:52:43   4702s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3986.4M, EPOCH TIME: 1679611963.957949
[03/23 18:52:43   4702s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2849).
[03/23 18:52:43   4702s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:43   4702s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:43   4702s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:43   4702s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.021, REAL:0.013, MEM:3853.4M, EPOCH TIME: 1679611963.970800
[03/23 18:52:43   4702s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.246, REAL:0.169, MEM:3853.4M, EPOCH TIME: 1679611963.970920
[03/23 18:52:43   4702s] {MMLU 0 22 2916}
[03/23 18:52:43   4702s] ### Creating LA Mngr. totSessionCpu=1:18:23 mem=3853.4M
[03/23 18:52:43   4702s] ### Creating LA Mngr, finished. totSessionCpu=1:18:23 mem=3853.4M
[03/23 18:52:44   4702s] Default Rule : ""
[03/23 18:52:44   4702s] Non Default Rules :
[03/23 18:52:44   4702s] Worst Slack : -0.753 ns
[03/23 18:52:44   4702s] 
[03/23 18:52:44   4702s] Start Layer Assignment ...
[03/23 18:52:44   4702s] WNS(-0.753ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 18:52:44   4702s] 
[03/23 18:52:44   4702s] Select 207 cadidates out of 2919.
[03/23 18:52:44   4702s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/23 18:52:44   4702s] GigaOpt: setting up router preferences
[03/23 18:52:44   4702s] GigaOpt: 99 nets assigned router directives
[03/23 18:52:44   4702s] 
[03/23 18:52:44   4702s] Start Assign Priority Nets ...
[03/23 18:52:44   4702s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 18:52:44   4702s] Existing Priority Nets 0 (0.0%)
[03/23 18:52:44   4702s] Total Assign Priority Nets 86 (3.0%)
[03/23 18:52:44   4702s] 
[03/23 18:52:44   4702s] Set Prefer Layer Routing Effort ...
[03/23 18:52:44   4702s] Total Net(2917) IPOed(32) PreferLayer(0) -> MediumEffort(0)
[03/23 18:52:44   4702s] 
[03/23 18:52:44   4702s] {MMLU 0 22 2916}
[03/23 18:52:44   4702s] ### Creating LA Mngr. totSessionCpu=1:18:23 mem=3872.4M
[03/23 18:52:44   4702s] ### Creating LA Mngr, finished. totSessionCpu=1:18:23 mem=3872.4M
[03/23 18:52:44   4702s] #optDebug: Start CG creation (mem=3872.4M)
[03/23 18:52:44   4702s]  ...initializing CG  maxDriveDist 1613.203000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 161.320000 
[03/23 18:52:44   4702s] (cpu=0:00:00.1, mem=3903.7M)
[03/23 18:52:44   4702s]  ...processing cgPrt (cpu=0:00:00.1, mem=3903.7M)
[03/23 18:52:44   4702s]  ...processing cgEgp (cpu=0:00:00.1, mem=3903.7M)
[03/23 18:52:44   4702s]  ...processing cgPbk (cpu=0:00:00.1, mem=3903.7M)
[03/23 18:52:44   4702s]  ...processing cgNrb(cpu=0:00:00.1, mem=3903.7M)
[03/23 18:52:44   4702s]  ...processing cgObs (cpu=0:00:00.1, mem=3903.7M)
[03/23 18:52:44   4702s]  ...processing cgCon (cpu=0:00:00.1, mem=3903.7M)
[03/23 18:52:44   4702s]  ...processing cgPdm (cpu=0:00:00.1, mem=3903.7M)
[03/23 18:52:44   4702s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3903.7M)
[03/23 18:52:44   4702s] Default Rule : ""
[03/23 18:52:44   4702s] Non Default Rules :
[03/23 18:52:44   4702s] Worst Slack : -0.753 ns
[03/23 18:52:44   4702s] 
[03/23 18:52:44   4702s] Start Layer Assignment ...
[03/23 18:52:44   4702s] WNS(-0.753ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 18:52:44   4702s] 
[03/23 18:52:44   4702s] Select 355 cadidates out of 2919.
[03/23 18:52:44   4703s] Total Assign Layers on 0 Nets (cpu 0:00:00.2).
[03/23 18:52:44   4703s] GigaOpt: setting up router preferences
[03/23 18:52:44   4703s] GigaOpt: 45 nets assigned router directives
[03/23 18:52:44   4703s] 
[03/23 18:52:44   4703s] Start Assign Priority Nets ...
[03/23 18:52:44   4703s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 18:52:44   4703s] Existing Priority Nets 0 (0.0%)
[03/23 18:52:44   4703s] Total Assign Priority Nets 86 (3.0%)
[03/23 18:52:44   4703s] {MMLU 0 22 2916}
[03/23 18:52:44   4703s] ### Creating LA Mngr. totSessionCpu=1:18:23 mem=3903.7M
[03/23 18:52:44   4703s] ### Creating LA Mngr, finished. totSessionCpu=1:18:23 mem=3903.7M
[03/23 18:52:44   4703s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3903.7M, EPOCH TIME: 1679611964.317537
[03/23 18:52:44   4703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:44   4703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:44   4703s] 
[03/23 18:52:44   4703s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:52:44   4703s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.024, MEM:3903.7M, EPOCH TIME: 1679611964.341670
[03/23 18:52:44   4703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 18:52:44   4703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:44   4703s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.703  | -0.703  |  0.017  |
|           TNS (ns):| -10.755 | -10.755 |  0.000  |
|    Violating Paths:|   27    |   27    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 18:52:44   4703s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4009.0M, EPOCH TIME: 1679611964.445221
[03/23 18:52:44   4703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:44   4703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:44   4703s] 
[03/23 18:52:44   4703s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 18:52:44   4703s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.020, MEM:4010.5M, EPOCH TIME: 1679611964.464910
[03/23 18:52:44   4703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 18:52:44   4703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 18:52:44   4703s] Density: 44.680%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:31, real = 0:00:54, mem = 2792.1M, totSessionCpu=1:18:23 **
[03/23 18:52:44   4703s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[03/23 18:52:44   4703s] -routeWithEco false                       # bool, default=false
[03/23 18:52:44   4703s] -routeSelectedNetOnly false               # bool, default=false
[03/23 18:52:44   4703s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 18:52:44   4703s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 18:52:44   4703s] Existing Dirty Nets : 427
[03/23 18:52:44   4703s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 18:52:44   4703s] Reset Dirty Nets : 427
[03/23 18:52:44   4703s] *** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 1:18:23.3/0:49:01.9 (1.6), mem = 3819.0M
[03/23 18:52:44   4703s] 
[03/23 18:52:44   4703s] globalDetailRoute
[03/23 18:52:44   4703s] 
[03/23 18:52:44   4703s] #Start globalDetailRoute on Thu Mar 23 18:52:44 2023
[03/23 18:52:44   4703s] #
[03/23 18:52:44   4703s] ### Time Record (globalDetailRoute) is installed.
[03/23 18:52:44   4703s] ### Time Record (Pre Callback) is installed.
[03/23 18:52:44   4703s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_Pp9cDu.rcdb.d/PE_top.rcdb.d': 10326 access done (mem: 3830.977M)
[03/23 18:52:44   4703s] ### Time Record (Pre Callback) is uninstalled.
[03/23 18:52:44   4703s] ### Time Record (DB Import) is installed.
[03/23 18:52:44   4703s] ### Time Record (Timing Data Generation) is installed.
[03/23 18:52:44   4703s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 18:52:44   4703s] ### Net info: total nets: 2919
[03/23 18:52:44   4703s] ### Net info: dirty nets: 0
[03/23 18:52:44   4703s] ### Net info: marked as disconnected nets: 0
[03/23 18:52:44   4703s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 18:52:44   4703s] #num needed restored net=0
[03/23 18:52:44   4703s] #need_extraction net=0 (total=2919)
[03/23 18:52:44   4703s] ### Net info: fully routed nets: 2860
[03/23 18:52:44   4703s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 18:52:44   4703s] ### Net info: unrouted nets: 56
[03/23 18:52:44   4703s] ### Net info: re-extraction nets: 0
[03/23 18:52:44   4703s] ### Net info: ignored nets: 0
[03/23 18:52:44   4703s] ### Net info: skip routing nets: 0
[03/23 18:52:44   4703s] ### import design signature (349): route=2135832080 fixed_route=1474559164 flt_obj=0 vio=2060458466 swire=282492057 shield_wire=1 net_attr=1493806365 dirty_area=0 del_dirty_area=0 cell=1923670239 placement=99886002 pin_access=1443616500 inst_pattern=1
[03/23 18:52:44   4703s] ### Time Record (DB Import) is uninstalled.
[03/23 18:52:44   4703s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 18:52:44   4703s] #RTESIG:78da9594cb6ac3301045bbee570c4a162e34ae666cebb14c21dbb484b45be3c47230f801
[03/23 18:52:44   4703s] #       b60c6dbfbe4a0b8594444abc948eef8c8ec69ecddf571b608431a68b11b9ce11d61b222e
[03/23 18:52:44   4703s] #       482d50907e22ccddd6db33bb9fcd5f5eb798225445331a88767ddf3cc2349a0146636ddd
[03/23 18:52:44   4703s] #       1d1e7e19d2e294293fbba2adf7509aaa981afb0f1789043b4cbe44a152605ddf1906d168
[03/23 18:52:44   4703s] #       07b77116931c81fd540e704912aa285d53ac35653db5fe2c2535c8cc2572cd21aa3b6b0e
[03/23 18:52:44   4703s] #       66384b6a99011bf679db97a6897775e70fd65a074d23d2a93bbf693cdede4df84de9ce02
[03/23 18:52:44   4703s] #       10c5921f1f88aaa62fecf9b685db0f9e4da0b802925758928a802dd7dbd57abddc6efcda
[03/23 18:52:44   4703s] #       516a04f2dfa463c475d3810a83c38d4ab9b4d1165d590ca5cb33ddd45e22e5df77e0a1dc
[03/23 18:52:44   4703s] #       24866a6aa1420c71c430a3b22083c49dade2c3af8a50a490fac513ca2bca399d41c62962
[03/23 18:52:44   4703s] #       4728d01391fba3c4b66edd5a5ed58dc931913ccddc52151fbe2ebe7df70da3d0a64b
[03/23 18:52:44   4703s] #
[03/23 18:52:44   4703s] #Skip comparing routing design signature in db-snapshot flow
[03/23 18:52:44   4703s] ### Time Record (Data Preparation) is installed.
[03/23 18:52:44   4703s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac99a5a6fe3876d06b364ab76b481ba704f201
[03/23 18:52:44   4703s] #       8903db7efddc0d061dad9dfa683d7e25bf923d9bbf6fb6c008634c1603729d21a45b222e
[03/23 18:52:44   4703s] #       482d50907e22cc5ce8ed99ddcfe62faf3b4c10cabc1e0c44fbaeab1f611c4c0f83b1b66a
[03/23 18:52:44   4703s] #       8f0fbf0c6971ce149f6dde5407284c998fb5fd878ba504db8f3e45a112606dd71a06d160
[03/23 18:52:44   4703s] #       7b17b888498ec07e3207b8e5329451baa258638a6a6cfc5a4a6a902ba7c83587a86aad39
[03/23 18:52:44   4703s] #       9afe22a9e50a587fc89aae3075bcaf5abfb0d63ae834229d7be7771a4fddbb09bf49ddb9
[03/23 18:52:44   4703s] #       0044b1e4a705515977b9bd5cb670f1e0dd048a09909ce09254046c9dee3669bade6dfdb6
[03/23 18:52:44   4703s] #       a3d408e4efa463c4b4e94085c1e146a59cda60f3b6c8fbc2e999766cae91f2ef1d782837
[03/23 18:52:44   4703s] #       89a19c9ad4a4a7825aa8901871c430a3564106893b5bf30f7f49842281c4df214239219d
[03/23 18:52:44   4703s] #       f33dc8382fd9090ad444e4be9ed8568ddbcbcaaa36192e254f566eab8c8f5f574fdf7d03
[03/23 18:52:44   4703s] #       4cabb303
[03/23 18:52:44   4703s] #
[03/23 18:52:44   4703s] ### Time Record (Data Preparation) is uninstalled.
[03/23 18:52:44   4703s] ### Time Record (Global Routing) is installed.
[03/23 18:52:44   4703s] ### Time Record (Global Routing) is uninstalled.
[03/23 18:52:44   4703s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[03/23 18:52:44   4703s] #Total number of routable nets = 2916.
[03/23 18:52:44   4703s] #Total number of nets in the design = 2919.
[03/23 18:52:44   4703s] #1006 routable nets do not have any wires.
[03/23 18:52:44   4703s] #1910 routable nets have routed wires.
[03/23 18:52:44   4703s] #1006 nets will be global routed.
[03/23 18:52:44   4703s] #166 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 18:52:44   4703s] #27 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 18:52:44   4703s] #Using multithreading with 6 threads.
[03/23 18:52:44   4703s] ### Time Record (Data Preparation) is installed.
[03/23 18:52:44   4703s] #Start routing data preparation on Thu Mar 23 18:52:44 2023
[03/23 18:52:44   4703s] #
[03/23 18:52:44   4703s] #Minimum voltage of a net in the design = 0.000.
[03/23 18:52:44   4703s] #Maximum voltage of a net in the design = 1.200.
[03/23 18:52:44   4703s] #Voltage range [0.000 - 1.200] has 2917 nets.
[03/23 18:52:44   4703s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 18:52:44   4703s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 18:52:44   4703s] #Build and mark too close pins for the same net.
[03/23 18:52:44   4703s] ### Time Record (Cell Pin Access) is installed.
[03/23 18:52:44   4703s] #Initial pin access analysis.
[03/23 18:52:44   4704s] #Detail pin access analysis.
[03/23 18:52:44   4704s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 18:52:44   4704s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 18:52:44   4704s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:52:44   4704s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:52:44   4704s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:52:44   4704s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:52:44   4704s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 18:52:44   4704s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 18:52:44   4704s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 18:52:44   4704s] #Processed 862/0 dirty instances, 1218/730 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(647 insts marked dirty, reset pre-exisiting dirty flag on 654 insts, 0 nets marked need extraction)
[03/23 18:52:44   4704s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2801.95 (MB), peak = 3340.31 (MB)
[03/23 18:52:44   4704s] #Regenerating Ggrids automatically.
[03/23 18:52:44   4704s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 18:52:44   4704s] #Using automatically generated G-grids.
[03/23 18:52:44   4704s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 18:52:44   4704s] #Done routing data preparation.
[03/23 18:52:44   4704s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2803.75 (MB), peak = 3340.31 (MB)
[03/23 18:52:44   4704s] #Found 0 nets for post-route si or timing fixing.
[03/23 18:52:44   4704s] #
[03/23 18:52:44   4704s] #Finished routing data preparation on Thu Mar 23 18:52:44 2023
[03/23 18:52:44   4704s] #
[03/23 18:52:44   4704s] #Cpu time = 00:00:01
[03/23 18:52:44   4704s] #Elapsed time = 00:00:00
[03/23 18:52:44   4704s] #Increased memory = 8.79 (MB)
[03/23 18:52:44   4704s] #Total memory = 2803.75 (MB)
[03/23 18:52:44   4704s] #Peak memory = 3340.31 (MB)
[03/23 18:52:44   4704s] #
[03/23 18:52:44   4704s] ### Time Record (Data Preparation) is uninstalled.
[03/23 18:52:44   4704s] ### Time Record (Global Routing) is installed.
[03/23 18:52:44   4704s] #
[03/23 18:52:44   4704s] #Start global routing on Thu Mar 23 18:52:44 2023
[03/23 18:52:44   4704s] #
[03/23 18:52:44   4704s] #
[03/23 18:52:44   4704s] #Start global routing initialization on Thu Mar 23 18:52:44 2023
[03/23 18:52:44   4704s] #
[03/23 18:52:44   4704s] #Number of eco nets is 950
[03/23 18:52:44   4704s] #
[03/23 18:52:44   4704s] #Start global routing data preparation on Thu Mar 23 18:52:44 2023
[03/23 18:52:44   4704s] #
[03/23 18:52:45   4704s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 18:52:45 2023 with memory = 2803.75 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.01 [6]--
[03/23 18:52:45   4704s] #Start routing resource analysis on Thu Mar 23 18:52:45 2023
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] ### init_is_bin_blocked starts on Thu Mar 23 18:52:45 2023 with memory = 2803.75 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.00 [6]--
[03/23 18:52:45   4704s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 18:52:45 2023 with memory = 2803.75 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --3.17 [6]--
[03/23 18:52:45   4704s] ### adjust_flow_cap starts on Thu Mar 23 18:52:45 2023 with memory = 2803.32 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.08 [6]--
[03/23 18:52:45   4704s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 18:52:45 2023 with memory = 2803.93 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.00 [6]--
[03/23 18:52:45   4704s] ### set_via_blocked starts on Thu Mar 23 18:52:45 2023 with memory = 2803.93 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.14 [6]--
[03/23 18:52:45   4704s] ### copy_flow starts on Thu Mar 23 18:52:45 2023 with memory = 2803.93 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.24 [6]--
[03/23 18:52:45   4704s] #Routing resource analysis is done on Thu Mar 23 18:52:45 2023
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] ### report_flow_cap starts on Thu Mar 23 18:52:45 2023 with memory = 2803.92 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] #  Resource Analysis:
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 18:52:45   4704s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 18:52:45   4704s] #  --------------------------------------------------------------
[03/23 18:52:45   4704s] #  M2             V         268         231        1550     2.97%
[03/23 18:52:45   4704s] #  M3             H         373         876        1550    54.19%
[03/23 18:52:45   4704s] #  M4             V         150         349        1550    54.90%
[03/23 18:52:45   4704s] #  --------------------------------------------------------------
[03/23 18:52:45   4704s] #  Total                    791      62.11%        4650    37.35%
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] #  169 nets (5.79%) with 1 preferred extra spacing.
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --0.99 [6]--
[03/23 18:52:45   4704s] ### analyze_m2_tracks starts on Thu Mar 23 18:52:45 2023 with memory = 2803.92 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.00 [6]--
[03/23 18:52:45   4704s] ### report_initial_resource starts on Thu Mar 23 18:52:45 2023 with memory = 2803.92 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.00 [6]--
[03/23 18:52:45   4704s] ### mark_pg_pins_accessibility starts on Thu Mar 23 18:52:45 2023 with memory = 2803.92 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.00 [6]--
[03/23 18:52:45   4704s] ### set_net_region starts on Thu Mar 23 18:52:45 2023 with memory = 2803.92 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.02 [6]--
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] #Global routing data preparation is done on Thu Mar 23 18:52:45 2023
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2803.92 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] ### prepare_level starts on Thu Mar 23 18:52:45 2023 with memory = 2803.92 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### init level 1 starts on Thu Mar 23 18:52:45 2023 with memory = 2803.92 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --0.89 [6]--
[03/23 18:52:45   4704s] ### Level 1 hgrid = 25 X 62
[03/23 18:52:45   4704s] ### prepare_level_flow starts on Thu Mar 23 18:52:45 2023 with memory = 2803.92 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.00 [6]--
[03/23 18:52:45   4704s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --0.97 [6]--
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] #Global routing initialization is done on Thu Mar 23 18:52:45 2023
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2803.92 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] #start global routing iteration 1...
[03/23 18:52:45   4704s] ### init_flow_edge starts on Thu Mar 23 18:52:45 2023 with memory = 2803.92 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.17 [6]--
[03/23 18:52:45   4704s] ### routing at level 1 (topmost level) iter 0
[03/23 18:52:45   4704s] ### measure_qor starts on Thu Mar 23 18:52:45 2023 with memory = 2804.43 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### measure_congestion starts on Thu Mar 23 18:52:45 2023 with memory = 2804.43 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.00 [6]--
[03/23 18:52:45   4704s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --4.24 [6]--
[03/23 18:52:45   4704s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2803.52 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] #start global routing iteration 2...
[03/23 18:52:45   4704s] ### routing at level 1 (topmost level) iter 1
[03/23 18:52:45   4704s] ### measure_qor starts on Thu Mar 23 18:52:45 2023 with memory = 2803.78 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### measure_congestion starts on Thu Mar 23 18:52:45 2023 with memory = 2803.78 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.00 [6]--
[03/23 18:52:45   4704s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --2.90 [6]--
[03/23 18:52:45   4704s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] #start global routing iteration 3...
[03/23 18:52:45   4704s] ### routing at level 1 (topmost level) iter 2
[03/23 18:52:45   4704s] ### measure_qor starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### measure_congestion starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.00 [6]--
[03/23 18:52:45   4704s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --4.02 [6]--
[03/23 18:52:45   4704s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4704s] #
[03/23 18:52:45   4704s] #start global routing iteration 4...
[03/23 18:52:45   4705s] ### routing at level 1 (topmost level) iter 3
[03/23 18:52:45   4705s] ### measure_qor starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### measure_congestion starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.00 [6]--
[03/23 18:52:45   4705s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --4.63 [6]--
[03/23 18:52:45   4705s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] ### route_end starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[03/23 18:52:45   4705s] #Total number of routable nets = 2916.
[03/23 18:52:45   4705s] #Total number of nets in the design = 2919.
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] #2916 routable nets have routed wires.
[03/23 18:52:45   4705s] #166 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 18:52:45   4705s] #27 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] #Routed nets constraints summary:
[03/23 18:52:45   4705s] #---------------------------------------------------------------------------------
[03/23 18:52:45   4705s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 18:52:45   4705s] #---------------------------------------------------------------------------------
[03/23 18:52:45   4705s] #      Default                145                 4             19             840  
[03/23 18:52:45   4705s] #---------------------------------------------------------------------------------
[03/23 18:52:45   4705s] #        Total                145                 4             19             840  
[03/23 18:52:45   4705s] #---------------------------------------------------------------------------------
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] #Routing constraints summary of the whole design:
[03/23 18:52:45   4705s] #---------------------------------------------------------------------------------
[03/23 18:52:45   4705s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 18:52:45   4705s] #---------------------------------------------------------------------------------
[03/23 18:52:45   4705s] #      Default                169                 4             22            2723  
[03/23 18:52:45   4705s] #---------------------------------------------------------------------------------
[03/23 18:52:45   4705s] #        Total                169                 4             22            2723  
[03/23 18:52:45   4705s] #---------------------------------------------------------------------------------
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.03 [6]--
[03/23 18:52:45   4705s] ### cal_base_flow starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### init_flow_edge starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.07 [6]--
[03/23 18:52:45   4705s] ### cal_flow starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --0.99 [6]--
[03/23 18:52:45   4705s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.01 [6]--
[03/23 18:52:45   4705s] ### report_overcon starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] #                 OverCon       OverCon       OverCon       OverCon          
[03/23 18:52:45   4705s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/23 18:52:45   4705s] #     Layer         (1-5)        (6-10)       (11-15)       (16-20)   OverCon  Flow/Cap
[03/23 18:52:45   4705s] #  ----------------------------------------------------------------------------------------
[03/23 18:52:45   4705s] #  M2          223(14.6%)    120(7.86%)     64(4.19%)      3(0.20%)   (26.9%)     0.69  
[03/23 18:52:45   4705s] #  M3          172(14.5%)      2(0.17%)      1(0.08%)      4(0.34%)   (15.0%)     0.65  
[03/23 18:52:45   4705s] #  M4          111(8.71%)      6(0.47%)      0(0.00%)      0(0.00%)   (9.18%)     0.65  
[03/23 18:52:45   4705s] #  ----------------------------------------------------------------------------------------
[03/23 18:52:45   4705s] #     Total    506(12.7%)    128(3.21%)     65(1.63%)      7(0.18%)   (17.7%)
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 20
[03/23 18:52:45   4705s] #  Overflow after GR: 4.49% H + 13.20% V
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.00 [6]--
[03/23 18:52:45   4705s] ### cal_base_flow starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### init_flow_edge starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.10 [6]--
[03/23 18:52:45   4705s] ### cal_flow starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --0.99 [6]--
[03/23 18:52:45   4705s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.01 [6]--
[03/23 18:52:45   4705s] ### generate_cong_map_content starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.12 [6]--
[03/23 18:52:45   4705s] ### update starts on Thu Mar 23 18:52:45 2023 with memory = 2798.00 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] #Complete Global Routing.
[03/23 18:52:45   4705s] #Total number of nets with non-default rule or having extra spacing = 169
[03/23 18:52:45   4705s] #Total wire length = 258252 um.
[03/23 18:52:45   4705s] #Total half perimeter of net bounding box = 88526 um.
[03/23 18:52:45   4705s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:52:45   4705s] #Total wire length on LAYER M2 = 148066 um.
[03/23 18:52:45   4705s] #Total wire length on LAYER M3 = 59209 um.
[03/23 18:52:45   4705s] #Total wire length on LAYER M4 = 50977 um.
[03/23 18:52:45   4705s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:52:45   4705s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:52:45   4705s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:52:45   4705s] #Total wire length on LAYER LM = 0 um.
[03/23 18:52:45   4705s] #Total number of vias = 50847
[03/23 18:52:45   4705s] #Total number of multi-cut vias = 1953 (  3.8%)
[03/23 18:52:45   4705s] #Total number of single cut vias = 48894 ( 96.2%)
[03/23 18:52:45   4705s] #Up-Via Summary (total 50847):
[03/23 18:52:45   4705s] #                   single-cut          multi-cut      Total
[03/23 18:52:45   4705s] #-----------------------------------------------------------
[03/23 18:52:45   4705s] # M1              9587 ( 98.7%)       125 (  1.3%)       9712
[03/23 18:52:45   4705s] # M2             21148 ( 96.2%)       829 (  3.8%)      21977
[03/23 18:52:45   4705s] # M3             18159 ( 94.8%)       999 (  5.2%)      19158
[03/23 18:52:45   4705s] #-----------------------------------------------------------
[03/23 18:52:45   4705s] #                48894 ( 96.2%)      1953 (  3.8%)      50847 
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] #Total number of involved priority nets 11
[03/23 18:52:45   4705s] #Maximum src to sink distance for priority net 913.9
[03/23 18:52:45   4705s] #Average of max src_to_sink distance for priority net 294.2
[03/23 18:52:45   4705s] #Average of ave src_to_sink distance for priority net 114.5
[03/23 18:52:45   4705s] ### update cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.62 [6]--
[03/23 18:52:45   4705s] ### report_overcon starts on Thu Mar 23 18:52:45 2023 with memory = 2800.83 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.00 [6]--
[03/23 18:52:45   4705s] ### report_overcon starts on Thu Mar 23 18:52:45 2023 with memory = 2800.83 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] #Max overcon = 22 tracks.
[03/23 18:52:45   4705s] #Total overcon = 18.39%.
[03/23 18:52:45   4705s] #Worst layer Gcell overcon rate = 15.13%.
[03/23 18:52:45   4705s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --0.99 [6]--
[03/23 18:52:45   4705s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.17 [6]--
[03/23 18:52:45   4705s] ### global_route design signature (352): route=1247816933 net_attr=995999277
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] #Global routing statistics:
[03/23 18:52:45   4705s] #Cpu time = 00:00:01
[03/23 18:52:45   4705s] #Elapsed time = 00:00:01
[03/23 18:52:45   4705s] #Increased memory = -5.75 (MB)
[03/23 18:52:45   4705s] #Total memory = 2798.00 (MB)
[03/23 18:52:45   4705s] #Peak memory = 3340.31 (MB)
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] #Finished global routing on Thu Mar 23 18:52:45 2023
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] #
[03/23 18:52:45   4705s] ### Time Record (Global Routing) is uninstalled.
[03/23 18:52:45   4705s] ### Time Record (Data Preparation) is installed.
[03/23 18:52:45   4705s] ### Time Record (Data Preparation) is uninstalled.
[03/23 18:52:45   4705s] ### track-assign external-init starts on Thu Mar 23 18:52:45 2023 with memory = 2797.97 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### Time Record (Track Assignment) is installed.
[03/23 18:52:45   4705s] ### Time Record (Track Assignment) is uninstalled.
[03/23 18:52:45   4705s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --0.74 [6]--
[03/23 18:52:45   4705s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2797.97 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### track-assign engine-init starts on Thu Mar 23 18:52:45 2023 with memory = 2797.97 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] ### Time Record (Track Assignment) is installed.
[03/23 18:52:45   4705s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.3 GB --1.05 [6]--
[03/23 18:52:45   4705s] ### track-assign core-engine starts on Thu Mar 23 18:52:45 2023 with memory = 2797.97 (MB), peak = 3340.31 (MB)
[03/23 18:52:45   4705s] #Start Track Assignment.
[03/23 18:52:46   4705s] #Done with 311 horizontal wires in 2 hboxes and 766 vertical wires in 1 hboxes.
[03/23 18:52:46   4706s] #Done with 85 horizontal wires in 2 hboxes and 94 vertical wires in 1 hboxes.
[03/23 18:52:46   4706s] #Complete Track Assignment.
[03/23 18:52:46   4706s] #Total number of nets with non-default rule or having extra spacing = 169
[03/23 18:52:46   4706s] #Total wire length = 258192 um.
[03/23 18:52:46   4706s] #Total half perimeter of net bounding box = 88526 um.
[03/23 18:52:46   4706s] #Total wire length on LAYER M1 = 0 um.
[03/23 18:52:46   4706s] #Total wire length on LAYER M2 = 148248 um.
[03/23 18:52:46   4706s] #Total wire length on LAYER M3 = 58943 um.
[03/23 18:52:46   4706s] #Total wire length on LAYER M4 = 51001 um.
[03/23 18:52:46   4706s] #Total wire length on LAYER M5 = 0 um.
[03/23 18:52:46   4706s] #Total wire length on LAYER M6 = 0 um.
[03/23 18:52:46   4706s] #Total wire length on LAYER MQ = 0 um.
[03/23 18:52:46   4706s] #Total wire length on LAYER LM = 0 um.
[03/23 18:52:46   4706s] #Total number of vias = 50847
[03/23 18:52:46   4706s] #Total number of multi-cut vias = 1953 (  3.8%)
[03/23 18:52:46   4706s] #Total number of single cut vias = 48894 ( 96.2%)
[03/23 18:52:46   4706s] #Up-Via Summary (total 50847):
[03/23 18:52:46   4706s] #                   single-cut          multi-cut      Total
[03/23 18:52:46   4706s] #-----------------------------------------------------------
[03/23 18:52:46   4706s] # M1              9587 ( 98.7%)       125 (  1.3%)       9712
[03/23 18:52:46   4706s] # M2             21148 ( 96.2%)       829 (  3.8%)      21977
[03/23 18:52:46   4706s] # M3             18159 ( 94.8%)       999 (  5.2%)      19158
[03/23 18:52:46   4706s] #-----------------------------------------------------------
[03/23 18:52:46   4706s] #                48894 ( 96.2%)      1953 (  3.8%)      50847 
[03/23 18:52:46   4706s] #
[03/23 18:52:46   4706s] ### track_assign design signature (355): route=162260312
[03/23 18:52:46   4706s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.7 GB, peak:3.3 GB --1.04 [6]--
[03/23 18:52:46   4706s] ### Time Record (Track Assignment) is uninstalled.
[03/23 18:52:46   4706s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2797.37 (MB), peak = 3340.31 (MB)
[03/23 18:52:46   4706s] #
[03/23 18:52:46   4706s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 18:52:46   4706s] #Cpu time = 00:00:03
[03/23 18:52:46   4706s] #Elapsed time = 00:00:02
[03/23 18:52:46   4706s] #Increased memory = 2.41 (MB)
[03/23 18:52:46   4706s] #Total memory = 2797.37 (MB)
[03/23 18:52:46   4706s] #Peak memory = 3340.31 (MB)
[03/23 18:52:46   4706s] #Using multithreading with 6 threads.
[03/23 18:52:46   4706s] ### Time Record (Detail Routing) is installed.
[03/23 18:52:46   4706s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 18:52:46   4706s] #
[03/23 18:52:46   4706s] #Start Detail Routing..
[03/23 18:52:46   4706s] #start initial detail routing ...
[03/23 18:52:46   4706s] ### Design has 0 dirty nets, 12087 dirty-areas)
[03/23 18:53:01   4760s] # ECO: 2.5% of the total area was rechecked for DRC, and 90.0% required routing.
[03/23 18:53:01   4760s] #   number of violations = 17771
[03/23 18:53:01   4760s] #
[03/23 18:53:01   4760s] #    By Layer and Type :
[03/23 18:53:01   4760s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Totals
[03/23 18:53:01   4760s] #	M1            0        0        0        9        0        0        9
[03/23 18:53:01   4760s] #	M2            7     2513        0      278        0       60     2858
[03/23 18:53:01   4760s] #	M3            0     8183        4     1038        2       29     9256
[03/23 18:53:01   4760s] #	M4            0     5647        1        0        0        0     5648
[03/23 18:53:01   4760s] #	Totals        7    16343        5     1325        2       89    17771
[03/23 18:53:01   4760s] #647 out of 2849 instances (22.7%) need to be verified(marked ipoed), dirty area = 11.9%.
[03/23 18:53:01   4760s] #0.0% of the total area is being checked for drcs
[03/23 18:53:01   4760s] #0.0% of the total area was checked
[03/23 18:53:01   4760s] ### Routing stats: routing = 91.10% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 18:53:01   4760s] #   number of violations = 1346
[03/23 18:53:01   4760s] #
[03/23 18:53:01   4760s] #    By Layer and Type :
[03/23 18:53:01   4760s] #	          Short   CutSpc      Mar   Totals
[03/23 18:53:01   4760s] #	M1            0        0        0        0
[03/23 18:53:01   4760s] #	M2           82       14        2       98
[03/23 18:53:01   4760s] #	M3          619       98        0      717
[03/23 18:53:01   4760s] #	M4          531        0        0      531
[03/23 18:53:01   4760s] #	Totals     1232      112        2     1346
[03/23 18:53:01   4760s] #cpu time = 00:00:54, elapsed time = 00:00:14, memory = 2828.62 (MB), peak = 3340.31 (MB)
[03/23 18:53:01   4761s] #start 1st optimization iteration ...
[03/23 18:53:33   4911s] ### Routing stats: routing = 91.29% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 18:53:33   4911s] #   number of violations = 792
[03/23 18:53:33   4911s] #
[03/23 18:53:33   4911s] #    By Layer and Type :
[03/23 18:53:33   4911s] #	          Short     Loop   CutSpc   CShort      Mar   Totals
[03/23 18:53:33   4911s] #	M1            0        0        0        0        0        0
[03/23 18:53:33   4911s] #	M2           33        0        1        0        0       34
[03/23 18:53:33   4911s] #	M3          280        1       51        1        1      334
[03/23 18:53:33   4911s] #	M4          424        0        0        0        0      424
[03/23 18:53:33   4911s] #	Totals      737        1       52        1        1      792
[03/23 18:53:33   4911s] #    number of process antenna violations = 196
[03/23 18:53:33   4911s] #cpu time = 00:02:30, elapsed time = 00:00:32, memory = 2921.58 (MB), peak = 3340.31 (MB)
[03/23 18:53:33   4912s] #start 2nd optimization iteration ...
[03/23 18:54:22   5048s] ### Routing stats: routing = 91.29% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 18:54:22   5048s] #   number of violations = 618
[03/23 18:54:22   5048s] #
[03/23 18:54:22   5048s] #    By Layer and Type :
[03/23 18:54:22   5048s] #	         MetSpc    Short   CutSpc      Mar   Totals
[03/23 18:54:22   5048s] #	M1            0        0        0        0        0
[03/23 18:54:22   5048s] #	M2            0       31        0        1       32
[03/23 18:54:22   5048s] #	M3            3      194       34        1      232
[03/23 18:54:22   5048s] #	M4            0      354        0        0      354
[03/23 18:54:22   5048s] #	Totals        3      579       34        2      618
[03/23 18:54:22   5048s] #    number of process antenna violations = 196
[03/23 18:54:22   5048s] #cpu time = 00:02:17, elapsed time = 00:00:49, memory = 2960.06 (MB), peak = 3340.31 (MB)
[03/23 18:54:22   5049s] #start 3rd optimization iteration ...
[03/23 18:54:52   5136s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 18:54:52   5136s] #   number of violations = 501
[03/23 18:54:52   5136s] #
[03/23 18:54:52   5136s] #    By Layer and Type :
[03/23 18:54:52   5136s] #	         MetSpc    Short   CutSpc      Mar   Totals
[03/23 18:54:52   5136s] #	M1            0        0        0        0        0
[03/23 18:54:52   5136s] #	M2            1       21        1        1       24
[03/23 18:54:52   5136s] #	M3            0      149       27        3      179
[03/23 18:54:52   5136s] #	M4            0      298        0        0      298
[03/23 18:54:52   5136s] #	Totals        1      468       28        4      501
[03/23 18:54:52   5136s] #    number of process antenna violations = 187
[03/23 18:54:52   5136s] #cpu time = 00:01:28, elapsed time = 00:00:30, memory = 2950.49 (MB), peak = 3340.31 (MB)
[03/23 18:54:52   5137s] #start 4th optimization iteration ...
[03/23 18:56:53   5504s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 18:56:53   5504s] #   number of violations = 358
[03/23 18:56:53   5504s] #
[03/23 18:56:53   5504s] #    By Layer and Type :
[03/23 18:56:53   5504s] #	          Short   CutSpc      Mar   Totals
[03/23 18:56:53   5504s] #	M1            0        0        0        0
[03/23 18:56:53   5504s] #	M2            9        2        0       11
[03/23 18:56:53   5504s] #	M3          128       20        1      149
[03/23 18:56:53   5504s] #	M4          198        0        0      198
[03/23 18:56:53   5504s] #	Totals      335       22        1      358
[03/23 18:56:53   5504s] #    number of process antenna violations = 182
[03/23 18:56:53   5504s] #cpu time = 00:06:07, elapsed time = 00:02:01, memory = 2940.49 (MB), peak = 3340.31 (MB)
[03/23 18:56:53   5504s] #start 5th optimization iteration ...
[03/23 18:57:56   5698s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 18:57:56   5698s] #   number of violations = 305
[03/23 18:57:56   5698s] #
[03/23 18:57:56   5698s] #    By Layer and Type :
[03/23 18:57:56   5698s] #	          Short   CutSpc   Totals
[03/23 18:57:56   5698s] #	M1            0        0        0
[03/23 18:57:56   5698s] #	M2            8        0        8
[03/23 18:57:56   5698s] #	M3          109       29      138
[03/23 18:57:56   5698s] #	M4          159        0      159
[03/23 18:57:56   5698s] #	Totals      276       29      305
[03/23 18:57:56   5698s] #    number of process antenna violations = 156
[03/23 18:57:56   5698s] #cpu time = 00:03:14, elapsed time = 00:01:03, memory = 2928.04 (MB), peak = 3340.31 (MB)
[03/23 18:57:56   5699s] #start 6th optimization iteration ...
[03/23 18:59:17   5920s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 18:59:17   5920s] #   number of violations = 280
[03/23 18:59:17   5920s] #
[03/23 18:59:17   5920s] #    By Layer and Type :
[03/23 18:59:17   5920s] #	          Short   CutSpc   Totals
[03/23 18:59:17   5920s] #	M1            0        0        0
[03/23 18:59:17   5920s] #	M2            4        0        4
[03/23 18:59:17   5920s] #	M3          102       16      118
[03/23 18:59:17   5920s] #	M4          158        0      158
[03/23 18:59:17   5920s] #	Totals      264       16      280
[03/23 18:59:17   5920s] #    number of process antenna violations = 155
[03/23 18:59:17   5920s] #cpu time = 00:03:41, elapsed time = 00:01:21, memory = 3002.92 (MB), peak = 3340.31 (MB)
[03/23 18:59:17   5920s] #start 7th optimization iteration ...
[03/23 19:00:19   6081s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:00:19   6081s] #   number of violations = 252
[03/23 19:00:19   6081s] #
[03/23 19:00:19   6081s] #    By Layer and Type :
[03/23 19:00:19   6081s] #	          Short   CutSpc   Totals
[03/23 19:00:19   6081s] #	M1            0        0        0
[03/23 19:00:19   6081s] #	M2            4        1        5
[03/23 19:00:19   6081s] #	M3          100       12      112
[03/23 19:00:19   6081s] #	M4          135        0      135
[03/23 19:00:19   6081s] #	Totals      239       13      252
[03/23 19:00:19   6081s] #    number of process antenna violations = 148
[03/23 19:00:19   6081s] #cpu time = 00:02:40, elapsed time = 00:01:02, memory = 2987.21 (MB), peak = 3340.31 (MB)
[03/23 19:00:19   6081s] #start 8th optimization iteration ...
[03/23 19:01:22   6247s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:01:22   6247s] #   number of violations = 228
[03/23 19:01:22   6247s] #
[03/23 19:01:22   6247s] #    By Layer and Type :
[03/23 19:01:22   6247s] #	          Short   CutSpc      Mar   Totals
[03/23 19:01:22   6247s] #	M1            0        0        0        0
[03/23 19:01:22   6247s] #	M2            6        0        0        6
[03/23 19:01:22   6247s] #	M3           80        9        1       90
[03/23 19:01:22   6247s] #	M4          132        0        0      132
[03/23 19:01:22   6247s] #	Totals      218        9        1      228
[03/23 19:01:22   6247s] #    number of process antenna violations = 148
[03/23 19:01:22   6247s] #cpu time = 00:02:45, elapsed time = 00:01:02, memory = 2978.37 (MB), peak = 3340.31 (MB)
[03/23 19:01:22   6247s] #start 9th optimization iteration ...
[03/23 19:01:48   6318s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:01:48   6318s] #   number of violations = 226
[03/23 19:01:48   6318s] #
[03/23 19:01:48   6318s] #    By Layer and Type :
[03/23 19:01:48   6318s] #	          Short   CutSpc      Mar   Totals
[03/23 19:01:48   6318s] #	M1            0        0        0        0
[03/23 19:01:48   6318s] #	M2            6        1        0        7
[03/23 19:01:48   6318s] #	M3           84        9        1       94
[03/23 19:01:48   6318s] #	M4          125        0        0      125
[03/23 19:01:48   6318s] #	Totals      215       10        1      226
[03/23 19:01:48   6318s] #    number of process antenna violations = 148
[03/23 19:01:48   6318s] #cpu time = 00:01:11, elapsed time = 00:00:26, memory = 2959.70 (MB), peak = 3340.31 (MB)
[03/23 19:01:48   6318s] #start 10th optimization iteration ...
[03/23 19:02:15   6387s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:02:15   6387s] #   number of violations = 206
[03/23 19:02:15   6387s] #
[03/23 19:02:15   6387s] #    By Layer and Type :
[03/23 19:02:15   6387s] #	          Short   CutSpc   Totals
[03/23 19:02:15   6387s] #	M1            0        0        0
[03/23 19:02:15   6387s] #	M2            8        1        9
[03/23 19:02:15   6387s] #	M3           70       11       81
[03/23 19:02:15   6387s] #	M4          116        0      116
[03/23 19:02:15   6387s] #	Totals      194       12      206
[03/23 19:02:15   6387s] #    number of process antenna violations = 148
[03/23 19:02:15   6387s] #cpu time = 00:01:09, elapsed time = 00:00:27, memory = 2938.76 (MB), peak = 3340.31 (MB)
[03/23 19:02:15   6387s] #start 11th optimization iteration ...
[03/23 19:03:35   6562s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:03:35   6562s] #   number of violations = 173
[03/23 19:03:35   6562s] #
[03/23 19:03:35   6562s] #    By Layer and Type :
[03/23 19:03:35   6562s] #	         MetSpc    Short   CutSpc   Totals
[03/23 19:03:35   6562s] #	M1            0        0        0        0
[03/23 19:03:35   6562s] #	M2            0        3        0        3
[03/23 19:03:35   6562s] #	M3            1       71        7       79
[03/23 19:03:35   6562s] #	M4            0       91        0       91
[03/23 19:03:35   6562s] #	Totals        1      165        7      173
[03/23 19:03:35   6562s] #    number of process antenna violations = 149
[03/23 19:03:35   6563s] #cpu time = 00:02:55, elapsed time = 00:01:19, memory = 3015.24 (MB), peak = 3340.31 (MB)
[03/23 19:03:35   6563s] #start 12th optimization iteration ...
[03/23 19:05:04   6719s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:05:04   6719s] #   number of violations = 165
[03/23 19:05:04   6719s] #
[03/23 19:05:04   6719s] #    By Layer and Type :
[03/23 19:05:04   6719s] #	         MetSpc    Short   CutSpc   Totals
[03/23 19:05:04   6719s] #	M1            0        0        0        0
[03/23 19:05:04   6719s] #	M2            0        5        3        8
[03/23 19:05:04   6719s] #	M3            1       60        4       65
[03/23 19:05:04   6719s] #	M4            0       92        0       92
[03/23 19:05:04   6719s] #	Totals        1      157        7      165
[03/23 19:05:04   6719s] #    number of process antenna violations = 153
[03/23 19:05:04   6719s] #cpu time = 00:02:36, elapsed time = 00:01:29, memory = 2990.32 (MB), peak = 3369.35 (MB)
[03/23 19:05:04   6719s] #start 13th optimization iteration ...
[03/23 19:06:16   6872s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:06:16   6872s] #   number of violations = 121
[03/23 19:06:16   6872s] #
[03/23 19:06:16   6872s] #    By Layer and Type :
[03/23 19:06:16   6872s] #	          Short   CutSpc   Totals
[03/23 19:06:16   6872s] #	M1            0        0        0
[03/23 19:06:16   6872s] #	M2            4        0        4
[03/23 19:06:16   6872s] #	M3           40        5       45
[03/23 19:06:16   6872s] #	M4           72        0       72
[03/23 19:06:16   6872s] #	Totals      116        5      121
[03/23 19:06:16   6872s] #    number of process antenna violations = 145
[03/23 19:06:16   6872s] #cpu time = 00:02:33, elapsed time = 00:01:12, memory = 2983.88 (MB), peak = 3369.35 (MB)
[03/23 19:06:16   6872s] #start 14th optimization iteration ...
[03/23 19:06:48   6940s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:06:48   6940s] #   number of violations = 123
[03/23 19:06:48   6940s] #
[03/23 19:06:48   6940s] #    By Layer and Type :
[03/23 19:06:48   6940s] #	          Short   CutSpc   Totals
[03/23 19:06:48   6940s] #	M1            0        0        0
[03/23 19:06:48   6940s] #	M2            6        0        6
[03/23 19:06:48   6940s] #	M3           42        1       43
[03/23 19:06:48   6940s] #	M4           74        0       74
[03/23 19:06:48   6940s] #	Totals      122        1      123
[03/23 19:06:48   6940s] #    number of process antenna violations = 156
[03/23 19:06:48   6940s] #cpu time = 00:01:08, elapsed time = 00:00:32, memory = 2970.10 (MB), peak = 3369.35 (MB)
[03/23 19:06:48   6941s] #start 15th optimization iteration ...
[03/23 19:07:22   7004s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:07:22   7004s] #   number of violations = 117
[03/23 19:07:22   7004s] #
[03/23 19:07:22   7004s] #    By Layer and Type :
[03/23 19:07:22   7004s] #	          Short   CutSpc      Mar   Totals
[03/23 19:07:22   7004s] #	M1            0        0        0        0
[03/23 19:07:22   7004s] #	M2            1        0        0        1
[03/23 19:07:22   7004s] #	M3           38        4        1       43
[03/23 19:07:22   7004s] #	M4           73        0        0       73
[03/23 19:07:22   7004s] #	Totals      112        4        1      117
[03/23 19:07:22   7004s] #    number of process antenna violations = 143
[03/23 19:07:22   7004s] #cpu time = 00:01:03, elapsed time = 00:00:34, memory = 2951.02 (MB), peak = 3369.35 (MB)
[03/23 19:07:22   7004s] #start 16th optimization iteration ...
[03/23 19:08:50   7138s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:08:50   7138s] #   number of violations = 123
[03/23 19:08:50   7138s] #
[03/23 19:08:50   7138s] #    By Layer and Type :
[03/23 19:08:50   7138s] #	         MetSpc    Short   CutSpc   CShort   Totals
[03/23 19:08:50   7138s] #	M1            0        0        0        0        0
[03/23 19:08:50   7138s] #	M2            1        2        0        0        3
[03/23 19:08:50   7138s] #	M3            2       40        9        1       52
[03/23 19:08:50   7138s] #	M4            0       68        0        0       68
[03/23 19:08:50   7138s] #	Totals        3      110        9        1      123
[03/23 19:08:50   7138s] #    number of process antenna violations = 145
[03/23 19:08:50   7138s] #cpu time = 00:02:14, elapsed time = 00:01:28, memory = 3005.94 (MB), peak = 3460.85 (MB)
[03/23 19:08:50   7139s] #start 17th optimization iteration ...
[03/23 19:09:55   7247s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:09:55   7247s] #   number of violations = 105
[03/23 19:09:55   7247s] #
[03/23 19:09:55   7247s] #    By Layer and Type :
[03/23 19:09:55   7247s] #	         MetSpc    Short   CutSpc   Totals
[03/23 19:09:55   7247s] #	M1            0        0        0        0
[03/23 19:09:55   7247s] #	M2            1        2        0        3
[03/23 19:09:55   7247s] #	M3            0       28        6       34
[03/23 19:09:55   7247s] #	M4            0       68        0       68
[03/23 19:09:55   7247s] #	Totals        1       98        6      105
[03/23 19:09:55   7247s] #    number of process antenna violations = 131
[03/23 19:09:55   7247s] #cpu time = 00:01:48, elapsed time = 00:01:05, memory = 2990.45 (MB), peak = 3460.85 (MB)
[03/23 19:09:55   7247s] #start 18th optimization iteration ...
[03/23 19:10:53   7336s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:10:53   7336s] #   number of violations = 98
[03/23 19:10:53   7336s] #
[03/23 19:10:53   7336s] #    By Layer and Type :
[03/23 19:10:53   7336s] #	          Short   CutSpc   Totals
[03/23 19:10:53   7336s] #	M1            0        0        0
[03/23 19:10:53   7336s] #	M2            2        0        2
[03/23 19:10:53   7336s] #	M3           39        4       43
[03/23 19:10:53   7336s] #	M4           53        0       53
[03/23 19:10:53   7336s] #	Totals       94        4       98
[03/23 19:10:53   7336s] #    number of process antenna violations = 130
[03/23 19:10:53   7336s] #cpu time = 00:01:29, elapsed time = 00:00:58, memory = 2986.54 (MB), peak = 3460.85 (MB)
[03/23 19:10:53   7337s] #start 19th optimization iteration ...
[03/23 19:11:27   7393s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:11:27   7393s] #   number of violations = 93
[03/23 19:11:27   7393s] #
[03/23 19:11:27   7393s] #    By Layer and Type :
[03/23 19:11:27   7393s] #	          Short   CutSpc   Totals
[03/23 19:11:27   7393s] #	M1            0        0        0
[03/23 19:11:27   7393s] #	M2            5        0        5
[03/23 19:11:27   7393s] #	M3           34        2       36
[03/23 19:11:27   7393s] #	M4           52        0       52
[03/23 19:11:27   7393s] #	Totals       91        2       93
[03/23 19:11:27   7393s] #    number of process antenna violations = 133
[03/23 19:11:27   7393s] #cpu time = 00:00:56, elapsed time = 00:00:35, memory = 2968.21 (MB), peak = 3460.85 (MB)
[03/23 19:11:27   7393s] #start 20th optimization iteration ...
[03/23 19:11:42   7418s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:11:42   7418s] #   number of violations = 92
[03/23 19:11:42   7418s] #
[03/23 19:11:42   7418s] #    By Layer and Type :
[03/23 19:11:42   7418s] #	          Short   Totals
[03/23 19:11:42   7418s] #	M1            0        0
[03/23 19:11:42   7418s] #	M2            4        4
[03/23 19:11:42   7418s] #	M3           33       33
[03/23 19:11:42   7418s] #	M4           55       55
[03/23 19:11:42   7418s] #	Totals       92       92
[03/23 19:11:42   7418s] #    number of process antenna violations = 139
[03/23 19:11:42   7418s] #cpu time = 00:00:24, elapsed time = 00:00:15, memory = 2946.52 (MB), peak = 3460.85 (MB)
[03/23 19:11:42   7418s] #start 21th optimization iteration ...
[03/23 19:12:28   7494s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:12:28   7494s] #   number of violations = 80
[03/23 19:12:28   7494s] #
[03/23 19:12:28   7494s] #    By Layer and Type :
[03/23 19:12:28   7494s] #	          Short   CutSpc   Totals
[03/23 19:12:28   7494s] #	M1            0        0        0
[03/23 19:12:28   7494s] #	M2            1        0        1
[03/23 19:12:28   7494s] #	M3           26        4       30
[03/23 19:12:28   7494s] #	M4           49        0       49
[03/23 19:12:28   7494s] #	Totals       76        4       80
[03/23 19:12:28   7494s] #    number of process antenna violations = 140
[03/23 19:12:28   7494s] #cpu time = 00:01:16, elapsed time = 00:00:46, memory = 3009.46 (MB), peak = 3460.85 (MB)
[03/23 19:12:28   7495s] #start 22th optimization iteration ...
[03/23 19:13:03   7544s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:13:03   7544s] #   number of violations = 90
[03/23 19:13:03   7544s] #
[03/23 19:13:03   7544s] #    By Layer and Type :
[03/23 19:13:03   7544s] #	          Short   CutSpc   Totals
[03/23 19:13:03   7544s] #	M1            0        0        0
[03/23 19:13:03   7544s] #	M2            2        0        2
[03/23 19:13:03   7544s] #	M3           27        5       32
[03/23 19:13:03   7544s] #	M4           56        0       56
[03/23 19:13:03   7544s] #	Totals       85        5       90
[03/23 19:13:03   7544s] #    number of process antenna violations = 134
[03/23 19:13:03   7544s] #cpu time = 00:00:49, elapsed time = 00:00:34, memory = 2974.86 (MB), peak = 3460.85 (MB)
[03/23 19:13:03   7544s] #start 23th optimization iteration ...
[03/23 19:13:34   7597s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:13:34   7597s] #   number of violations = 70
[03/23 19:13:34   7597s] #
[03/23 19:13:34   7597s] #    By Layer and Type :
[03/23 19:13:34   7597s] #	          Short   CutSpc   Totals
[03/23 19:13:34   7597s] #	M1            0        0        0
[03/23 19:13:34   7597s] #	M2            1        0        1
[03/23 19:13:34   7597s] #	M3           23        2       25
[03/23 19:13:34   7597s] #	M4           44        0       44
[03/23 19:13:34   7597s] #	Totals       68        2       70
[03/23 19:13:34   7597s] #    number of process antenna violations = 136
[03/23 19:13:34   7597s] #cpu time = 00:00:53, elapsed time = 00:00:31, memory = 2959.18 (MB), peak = 3460.85 (MB)
[03/23 19:13:34   7598s] #start 24th optimization iteration ...
[03/23 19:14:03   7638s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:14:03   7638s] #   number of violations = 79
[03/23 19:14:03   7638s] #
[03/23 19:14:03   7638s] #    By Layer and Type :
[03/23 19:14:03   7638s] #	          Short   CutSpc   Totals
[03/23 19:14:03   7638s] #	M1            0        0        0
[03/23 19:14:03   7638s] #	M2            2        0        2
[03/23 19:14:03   7638s] #	M3           30        2       32
[03/23 19:14:03   7638s] #	M4           45        0       45
[03/23 19:14:03   7638s] #	Totals       77        2       79
[03/23 19:14:03   7638s] #    number of process antenna violations = 135
[03/23 19:14:03   7639s] #cpu time = 00:00:41, elapsed time = 00:00:28, memory = 2953.29 (MB), peak = 3460.85 (MB)
[03/23 19:14:03   7639s] #start 25th optimization iteration ...
[03/23 19:14:13   7658s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:14:13   7658s] #   number of violations = 72
[03/23 19:14:13   7658s] #
[03/23 19:14:13   7658s] #    By Layer and Type :
[03/23 19:14:13   7658s] #	          Short   CutSpc   Totals
[03/23 19:14:13   7658s] #	M1            0        0        0
[03/23 19:14:13   7658s] #	M2            2        0        2
[03/23 19:14:13   7658s] #	M3           26        3       29
[03/23 19:14:13   7658s] #	M4           41        0       41
[03/23 19:14:13   7658s] #	Totals       69        3       72
[03/23 19:14:13   7658s] #    number of process antenna violations = 147
[03/23 19:14:13   7658s] #cpu time = 00:00:20, elapsed time = 00:00:11, memory = 2945.28 (MB), peak = 3460.85 (MB)
[03/23 19:14:13   7659s] #start 26th optimization iteration ...
[03/23 19:14:47   7712s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:14:47   7712s] #   number of violations = 76
[03/23 19:14:47   7712s] #
[03/23 19:14:47   7712s] #    By Layer and Type :
[03/23 19:14:47   7712s] #	          Short   CutSpc   Totals
[03/23 19:14:47   7712s] #	M1            0        0        0
[03/23 19:14:47   7712s] #	M2            2        0        2
[03/23 19:14:47   7712s] #	M3           28        2       30
[03/23 19:14:47   7712s] #	M4           44        0       44
[03/23 19:14:47   7712s] #	Totals       74        2       76
[03/23 19:14:47   7712s] #    number of process antenna violations = 137
[03/23 19:14:47   7712s] #cpu time = 00:00:54, elapsed time = 00:00:34, memory = 2936.90 (MB), peak = 3460.85 (MB)
[03/23 19:14:47   7713s] #start 27th optimization iteration ...
[03/23 19:15:12   7750s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:15:12   7750s] #   number of violations = 73
[03/23 19:15:12   7750s] #
[03/23 19:15:12   7750s] #    By Layer and Type :
[03/23 19:15:12   7750s] #	          Short   CutSpc   Totals
[03/23 19:15:12   7750s] #	M1            0        0        0
[03/23 19:15:12   7750s] #	M2            2        0        2
[03/23 19:15:12   7750s] #	M3           31        5       36
[03/23 19:15:12   7750s] #	M4           35        0       35
[03/23 19:15:12   7750s] #	Totals       68        5       73
[03/23 19:15:12   7750s] #    number of process antenna violations = 134
[03/23 19:15:12   7750s] #cpu time = 00:00:37, elapsed time = 00:00:25, memory = 2930.92 (MB), peak = 3460.85 (MB)
[03/23 19:15:12   7750s] #start 28th optimization iteration ...
[03/23 19:15:46   7797s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:15:46   7797s] #   number of violations = 56
[03/23 19:15:46   7797s] #
[03/23 19:15:46   7797s] #    By Layer and Type :
[03/23 19:15:46   7797s] #	          Short   CutSpc   Totals
[03/23 19:15:46   7797s] #	M1            0        0        0
[03/23 19:15:46   7797s] #	M2            1        0        1
[03/23 19:15:46   7797s] #	M3           17        2       19
[03/23 19:15:46   7797s] #	M4           36        0       36
[03/23 19:15:46   7797s] #	Totals       54        2       56
[03/23 19:15:46   7797s] #    number of process antenna violations = 143
[03/23 19:15:46   7797s] #cpu time = 00:00:47, elapsed time = 00:00:34, memory = 2930.68 (MB), peak = 3460.85 (MB)
[03/23 19:15:46   7797s] #start 29th optimization iteration ...
[03/23 19:16:02   7821s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:16:02   7821s] #   number of violations = 54
[03/23 19:16:02   7821s] #
[03/23 19:16:02   7821s] #    By Layer and Type :
[03/23 19:16:02   7821s] #	          Short   CutSpc   Totals
[03/23 19:16:02   7821s] #	M1            0        0        0
[03/23 19:16:02   7821s] #	M2            2        0        2
[03/23 19:16:02   7821s] #	M3           15        1       16
[03/23 19:16:02   7821s] #	M4           36        0       36
[03/23 19:16:02   7821s] #	Totals       53        1       54
[03/23 19:16:02   7821s] #    number of process antenna violations = 143
[03/23 19:16:02   7821s] #cpu time = 00:00:23, elapsed time = 00:00:16, memory = 2930.90 (MB), peak = 3460.85 (MB)
[03/23 19:16:02   7821s] #start 30th optimization iteration ...
[03/23 19:16:16   7843s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:16:16   7843s] #   number of violations = 63
[03/23 19:16:16   7843s] #
[03/23 19:16:16   7843s] #    By Layer and Type :
[03/23 19:16:16   7843s] #	          Short   CutSpc   Totals
[03/23 19:16:16   7843s] #	M1            0        0        0
[03/23 19:16:16   7843s] #	M2            2        0        2
[03/23 19:16:16   7843s] #	M3           21        2       23
[03/23 19:16:16   7843s] #	M4           38        0       38
[03/23 19:16:16   7843s] #	Totals       61        2       63
[03/23 19:16:16   7843s] #    number of process antenna violations = 141
[03/23 19:16:16   7843s] #cpu time = 00:00:22, elapsed time = 00:00:14, memory = 2923.60 (MB), peak = 3460.85 (MB)
[03/23 19:16:16   7844s] #start 31th optimization iteration ...
[03/23 19:16:40   7879s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:16:40   7879s] #   number of violations = 66
[03/23 19:16:40   7879s] #
[03/23 19:16:40   7879s] #    By Layer and Type :
[03/23 19:16:40   7879s] #	          Short   CutSpc   Totals
[03/23 19:16:40   7879s] #	M1            0        0        0
[03/23 19:16:40   7879s] #	M2            1        0        1
[03/23 19:16:40   7879s] #	M3           20        5       25
[03/23 19:16:40   7879s] #	M4           40        0       40
[03/23 19:16:40   7879s] #	Totals       61        5       66
[03/23 19:16:40   7879s] #    number of process antenna violations = 130
[03/23 19:16:40   7879s] #cpu time = 00:00:36, elapsed time = 00:00:24, memory = 2922.34 (MB), peak = 3460.85 (MB)
[03/23 19:16:41   7880s] #start 32th optimization iteration ...
[03/23 19:16:57   7903s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:16:57   7903s] #   number of violations = 58
[03/23 19:16:57   7903s] #
[03/23 19:16:57   7903s] #    By Layer and Type :
[03/23 19:16:57   7903s] #	          Short   CutSpc   Totals
[03/23 19:16:57   7903s] #	M1            0        0        0
[03/23 19:16:57   7903s] #	M2            2        0        2
[03/23 19:16:57   7903s] #	M3           17        2       19
[03/23 19:16:57   7903s] #	M4           37        0       37
[03/23 19:16:57   7903s] #	Totals       56        2       58
[03/23 19:16:57   7903s] #    number of process antenna violations = 130
[03/23 19:16:57   7903s] #cpu time = 00:00:23, elapsed time = 00:00:17, memory = 2920.83 (MB), peak = 3460.85 (MB)
[03/23 19:16:57   7903s] #start 33th optimization iteration ...
[03/23 19:17:15   7930s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:17:15   7930s] #   number of violations = 56
[03/23 19:17:15   7930s] #
[03/23 19:17:15   7930s] #    By Layer and Type :
[03/23 19:17:15   7930s] #	          Short   CutSpc   Totals
[03/23 19:17:15   7930s] #	M1            0        0        0
[03/23 19:17:15   7930s] #	M2            3        0        3
[03/23 19:17:15   7930s] #	M3           16        2       18
[03/23 19:17:15   7930s] #	M4           35        0       35
[03/23 19:17:15   7930s] #	Totals       54        2       56
[03/23 19:17:15   7930s] #    number of process antenna violations = 140
[03/23 19:17:15   7930s] #cpu time = 00:00:27, elapsed time = 00:00:18, memory = 2916.91 (MB), peak = 3460.85 (MB)
[03/23 19:17:15   7930s] #start 34th optimization iteration ...
[03/23 19:17:24   7945s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:17:24   7945s] #   number of violations = 54
[03/23 19:17:24   7945s] #
[03/23 19:17:24   7945s] #    By Layer and Type :
[03/23 19:17:24   7945s] #	          Short   CutSpc   Totals
[03/23 19:17:24   7945s] #	M1            0        0        0
[03/23 19:17:24   7945s] #	M2            3        0        3
[03/23 19:17:24   7945s] #	M3           13        1       14
[03/23 19:17:24   7945s] #	M4           37        0       37
[03/23 19:17:24   7945s] #	Totals       53        1       54
[03/23 19:17:24   7945s] #    number of process antenna violations = 145
[03/23 19:17:24   7945s] #cpu time = 00:00:15, elapsed time = 00:00:09, memory = 2913.29 (MB), peak = 3460.85 (MB)
[03/23 19:17:24   7945s] #start 35th optimization iteration ...
[03/23 19:17:32   7958s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:17:32   7958s] #   number of violations = 56
[03/23 19:17:32   7958s] #
[03/23 19:17:32   7958s] #    By Layer and Type :
[03/23 19:17:32   7958s] #	          Short   Totals
[03/23 19:17:32   7958s] #	M1            0        0
[03/23 19:17:32   7958s] #	M2            2        2
[03/23 19:17:32   7958s] #	M3           20       20
[03/23 19:17:32   7958s] #	M4           34       34
[03/23 19:17:32   7958s] #	Totals       56       56
[03/23 19:17:32   7958s] #    number of process antenna violations = 141
[03/23 19:17:33   7958s] #cpu time = 00:00:13, elapsed time = 00:00:09, memory = 2909.93 (MB), peak = 3460.85 (MB)
[03/23 19:17:33   7958s] #start 36th optimization iteration ...
[03/23 19:17:43   7973s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:17:43   7973s] #   number of violations = 57
[03/23 19:17:43   7973s] #
[03/23 19:17:43   7973s] #    By Layer and Type :
[03/23 19:17:43   7973s] #	          Short   CutSpc   Totals
[03/23 19:17:43   7973s] #	M1            0        0        0
[03/23 19:17:43   7973s] #	M2            1        0        1
[03/23 19:17:43   7973s] #	M3           21        1       22
[03/23 19:17:43   7973s] #	M4           34        0       34
[03/23 19:17:43   7973s] #	Totals       56        1       57
[03/23 19:17:43   7973s] #    number of process antenna violations = 143
[03/23 19:17:43   7973s] #cpu time = 00:00:15, elapsed time = 00:00:10, memory = 2908.75 (MB), peak = 3460.85 (MB)
[03/23 19:17:43   7973s] #start 37th optimization iteration ...
[03/23 19:17:58   7995s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:17:58   7995s] #   number of violations = 59
[03/23 19:17:58   7995s] #
[03/23 19:17:58   7995s] #    By Layer and Type :
[03/23 19:17:58   7995s] #	          Short   CutSpc   Totals
[03/23 19:17:58   7995s] #	M1            0        0        0
[03/23 19:17:58   7995s] #	M2            0        0        0
[03/23 19:17:58   7995s] #	M3           20        2       22
[03/23 19:17:58   7995s] #	M4           37        0       37
[03/23 19:17:58   7995s] #	Totals       57        2       59
[03/23 19:17:58   7995s] #    number of process antenna violations = 144
[03/23 19:17:58   7995s] #cpu time = 00:00:22, elapsed time = 00:00:15, memory = 2904.71 (MB), peak = 3460.85 (MB)
[03/23 19:17:58   7996s] #start 38th optimization iteration ...
[03/23 19:18:05   8007s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:18:05   8007s] #   number of violations = 57
[03/23 19:18:05   8007s] #
[03/23 19:18:05   8007s] #    By Layer and Type :
[03/23 19:18:05   8007s] #	          Short   CutSpc   Totals
[03/23 19:18:05   8007s] #	M1            0        0        0
[03/23 19:18:05   8007s] #	M2            0        0        0
[03/23 19:18:05   8007s] #	M3           21        1       22
[03/23 19:18:05   8007s] #	M4           35        0       35
[03/23 19:18:05   8007s] #	Totals       56        1       57
[03/23 19:18:05   8007s] #    number of process antenna violations = 141
[03/23 19:18:05   8007s] #cpu time = 00:00:11, elapsed time = 00:00:07, memory = 2905.27 (MB), peak = 3460.85 (MB)
[03/23 19:18:05   8007s] #start 39th optimization iteration ...
[03/23 19:18:11   8018s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:18:11   8018s] #   number of violations = 58
[03/23 19:18:11   8018s] #
[03/23 19:18:11   8018s] #    By Layer and Type :
[03/23 19:18:11   8018s] #	          Short   CutSpc   Totals
[03/23 19:18:11   8018s] #	M1            0        0        0
[03/23 19:18:11   8018s] #	M2            0        0        0
[03/23 19:18:11   8018s] #	M3           24        2       26
[03/23 19:18:11   8018s] #	M4           32        0       32
[03/23 19:18:11   8018s] #	Totals       56        2       58
[03/23 19:18:11   8018s] #    number of process antenna violations = 142
[03/23 19:18:11   8018s] #cpu time = 00:00:11, elapsed time = 00:00:06, memory = 2902.51 (MB), peak = 3460.85 (MB)
[03/23 19:18:11   8018s] #start 40th optimization iteration ...
[03/23 19:18:18   8028s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:18:18   8028s] #   number of violations = 53
[03/23 19:18:18   8028s] #
[03/23 19:18:18   8028s] #    By Layer and Type :
[03/23 19:18:18   8028s] #	          Short   Totals
[03/23 19:18:18   8028s] #	M1            0        0
[03/23 19:18:18   8028s] #	M2            1        1
[03/23 19:18:18   8028s] #	M3           18       18
[03/23 19:18:18   8028s] #	M4           34       34
[03/23 19:18:18   8028s] #	Totals       53       53
[03/23 19:18:18   8028s] #    number of process antenna violations = 143
[03/23 19:18:18   8028s] #cpu time = 00:00:09, elapsed time = 00:00:06, memory = 2901.40 (MB), peak = 3460.85 (MB)
[03/23 19:18:18   8028s] #start 41th optimization iteration ...
[03/23 19:18:25   8039s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:18:25   8039s] #   number of violations = 53
[03/23 19:18:25   8039s] #
[03/23 19:18:25   8039s] #    By Layer and Type :
[03/23 19:18:25   8039s] #	          Short   Totals
[03/23 19:18:25   8039s] #	M1            0        0
[03/23 19:18:25   8039s] #	M2            1        1
[03/23 19:18:25   8039s] #	M3           18       18
[03/23 19:18:25   8039s] #	M4           34       34
[03/23 19:18:25   8039s] #	Totals       53       53
[03/23 19:18:25   8039s] #    number of process antenna violations = 142
[03/23 19:18:25   8039s] #cpu time = 00:00:11, elapsed time = 00:00:07, memory = 2900.71 (MB), peak = 3460.85 (MB)
[03/23 19:18:25   8039s] #start 42th optimization iteration ...
[03/23 19:18:33   8051s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:18:33   8051s] #   number of violations = 53
[03/23 19:18:33   8051s] #
[03/23 19:18:33   8051s] #    By Layer and Type :
[03/23 19:18:33   8051s] #	          Short   Totals
[03/23 19:18:33   8051s] #	M1            0        0
[03/23 19:18:33   8051s] #	M2            1        1
[03/23 19:18:33   8051s] #	M3           18       18
[03/23 19:18:33   8051s] #	M4           34       34
[03/23 19:18:33   8051s] #	Totals       53       53
[03/23 19:18:33   8051s] #    number of process antenna violations = 142
[03/23 19:18:33   8051s] #cpu time = 00:00:13, elapsed time = 00:00:08, memory = 2900.35 (MB), peak = 3460.85 (MB)
[03/23 19:18:33   8051s] #start 43th optimization iteration ...
[03/23 19:18:40   8062s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:18:40   8062s] #   number of violations = 53
[03/23 19:18:40   8062s] #
[03/23 19:18:40   8062s] #    By Layer and Type :
[03/23 19:18:40   8062s] #	          Short   Totals
[03/23 19:18:40   8062s] #	M1            0        0
[03/23 19:18:40   8062s] #	M2            1        1
[03/23 19:18:40   8062s] #	M3           18       18
[03/23 19:18:40   8062s] #	M4           34       34
[03/23 19:18:40   8062s] #	Totals       53       53
[03/23 19:18:40   8062s] #    number of process antenna violations = 142
[03/23 19:18:40   8062s] #cpu time = 00:00:11, elapsed time = 00:00:07, memory = 2899.91 (MB), peak = 3460.85 (MB)
[03/23 19:18:40   8062s] #start 44th optimization iteration ...
[03/23 19:18:52   8079s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:18:52   8079s] #   number of violations = 53
[03/23 19:18:52   8079s] #
[03/23 19:18:52   8079s] #    By Layer and Type :
[03/23 19:18:52   8079s] #	          Short   Totals
[03/23 19:18:52   8079s] #	M1            0        0
[03/23 19:18:52   8079s] #	M2            1        1
[03/23 19:18:52   8079s] #	M3           18       18
[03/23 19:18:52   8079s] #	M4           34       34
[03/23 19:18:52   8079s] #	Totals       53       53
[03/23 19:18:52   8079s] #    number of process antenna violations = 142
[03/23 19:18:52   8079s] #cpu time = 00:00:17, elapsed time = 00:00:12, memory = 2897.64 (MB), peak = 3460.85 (MB)
[03/23 19:18:52   8079s] #start 45th optimization iteration ...
[03/23 19:19:02   8094s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:19:02   8094s] #   number of violations = 53
[03/23 19:19:02   8094s] #
[03/23 19:19:02   8094s] #    By Layer and Type :
[03/23 19:19:02   8094s] #	          Short   Totals
[03/23 19:19:02   8094s] #	M1            0        0
[03/23 19:19:02   8094s] #	M2            1        1
[03/23 19:19:02   8094s] #	M3           18       18
[03/23 19:19:02   8094s] #	M4           34       34
[03/23 19:19:02   8094s] #	Totals       53       53
[03/23 19:19:02   8094s] #    number of process antenna violations = 142
[03/23 19:19:02   8094s] #cpu time = 00:00:15, elapsed time = 00:00:10, memory = 2897.89 (MB), peak = 3460.85 (MB)
[03/23 19:19:02   8094s] #start 46th optimization iteration ...
[03/23 19:19:16   8113s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:19:16   8113s] #   number of violations = 53
[03/23 19:19:16   8113s] #
[03/23 19:19:16   8113s] #    By Layer and Type :
[03/23 19:19:16   8113s] #	          Short   Totals
[03/23 19:19:16   8113s] #	M1            0        0
[03/23 19:19:16   8113s] #	M2            1        1
[03/23 19:19:16   8113s] #	M3           18       18
[03/23 19:19:16   8113s] #	M4           34       34
[03/23 19:19:16   8113s] #	Totals       53       53
[03/23 19:19:16   8113s] #    number of process antenna violations = 142
[03/23 19:19:16   8113s] #cpu time = 00:00:19, elapsed time = 00:00:14, memory = 2900.12 (MB), peak = 3460.85 (MB)
[03/23 19:19:16   8113s] #start 47th optimization iteration ...
[03/23 19:19:28   8129s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:19:28   8129s] #   number of violations = 53
[03/23 19:19:28   8129s] #
[03/23 19:19:28   8129s] #    By Layer and Type :
[03/23 19:19:28   8129s] #	          Short   Totals
[03/23 19:19:28   8129s] #	M1            0        0
[03/23 19:19:28   8129s] #	M2            1        1
[03/23 19:19:28   8129s] #	M3           18       18
[03/23 19:19:28   8129s] #	M4           34       34
[03/23 19:19:28   8129s] #	Totals       53       53
[03/23 19:19:28   8129s] #    number of process antenna violations = 142
[03/23 19:19:28   8129s] #cpu time = 00:00:16, elapsed time = 00:00:12, memory = 2899.91 (MB), peak = 3460.85 (MB)
[03/23 19:19:28   8129s] #start 48th optimization iteration ...
[03/23 19:19:42   8147s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:19:42   8147s] #   number of violations = 53
[03/23 19:19:42   8147s] #
[03/23 19:19:42   8147s] #    By Layer and Type :
[03/23 19:19:42   8147s] #	          Short   Totals
[03/23 19:19:42   8147s] #	M1            0        0
[03/23 19:19:42   8147s] #	M2            1        1
[03/23 19:19:42   8147s] #	M3           18       18
[03/23 19:19:42   8147s] #	M4           34       34
[03/23 19:19:42   8147s] #	Totals       53       53
[03/23 19:19:42   8147s] #    number of process antenna violations = 142
[03/23 19:19:42   8147s] #cpu time = 00:00:18, elapsed time = 00:00:14, memory = 2899.26 (MB), peak = 3460.85 (MB)
[03/23 19:19:42   8147s] #start 49th optimization iteration ...
[03/23 19:19:49   8158s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:19:49   8158s] #   number of violations = 53
[03/23 19:19:49   8158s] #
[03/23 19:19:49   8158s] #    By Layer and Type :
[03/23 19:19:49   8158s] #	          Short   Totals
[03/23 19:19:49   8158s] #	M1            0        0
[03/23 19:19:49   8158s] #	M2            1        1
[03/23 19:19:49   8158s] #	M3           18       18
[03/23 19:19:49   8158s] #	M4           34       34
[03/23 19:19:49   8158s] #	Totals       53       53
[03/23 19:19:49   8158s] #    number of process antenna violations = 142
[03/23 19:19:49   8158s] #cpu time = 00:00:11, elapsed time = 00:00:07, memory = 2899.31 (MB), peak = 3460.85 (MB)
[03/23 19:19:49   8158s] #start 50th optimization iteration ...
[03/23 19:19:56   8169s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:19:56   8169s] #   number of violations = 53
[03/23 19:19:56   8169s] #
[03/23 19:19:56   8169s] #    By Layer and Type :
[03/23 19:19:56   8169s] #	          Short   Totals
[03/23 19:19:56   8169s] #	M1            0        0
[03/23 19:19:56   8169s] #	M2            1        1
[03/23 19:19:56   8169s] #	M3           18       18
[03/23 19:19:56   8169s] #	M4           34       34
[03/23 19:19:56   8169s] #	Totals       53       53
[03/23 19:19:56   8169s] #    number of process antenna violations = 142
[03/23 19:19:56   8169s] #cpu time = 00:00:11, elapsed time = 00:00:07, memory = 2897.75 (MB), peak = 3460.85 (MB)
[03/23 19:19:56   8169s] #start 51th optimization iteration ...
[03/23 19:20:19   8196s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:20:19   8196s] #   number of violations = 53
[03/23 19:20:19   8196s] #
[03/23 19:20:19   8196s] #    By Layer and Type :
[03/23 19:20:19   8196s] #	          Short   Totals
[03/23 19:20:19   8196s] #	M1            0        0
[03/23 19:20:19   8196s] #	M2            1        1
[03/23 19:20:19   8196s] #	M3           18       18
[03/23 19:20:19   8196s] #	M4           34       34
[03/23 19:20:19   8196s] #	Totals       53       53
[03/23 19:20:19   8196s] #    number of process antenna violations = 142
[03/23 19:20:19   8196s] #cpu time = 00:00:27, elapsed time = 00:00:23, memory = 2897.05 (MB), peak = 3460.85 (MB)
[03/23 19:20:19   8196s] #start 52th optimization iteration ...
[03/23 19:20:38   8219s] ### Routing stats: routing = 91.42% drc-check-only = 2.71% dirty-area = 78.13%
[03/23 19:20:38   8219s] #   number of violations = 53
[03/23 19:20:38   8219s] #
[03/23 19:20:38   8219s] #    By Layer and Type :
[03/23 19:20:38   8219s] #	          Short   Totals
[03/23 19:20:38   8219s] #	M1            0        0
[03/23 19:20:38   8219s] #	M2            1        1
[03/23 19:20:38   8219s] #	M3           18       18
[03/23 19:20:38   8219s] #	M4           34       34
[03/23 19:20:38   8219s] #	Totals       53       53
[03/23 19:20:38   8219s] #    number of process antenna violations = 142
[03/23 19:20:38   8219s] #cpu time = 00:00:23, elapsed time = 00:00:20, memory = 2896.58 (MB), peak = 3460.85 (MB)
[03/23 19:20:38   8219s] #Complete Detail Routing.
[03/23 19:20:38   8219s] #Total number of nets with non-default rule or having extra spacing = 169
[03/23 19:20:38   8219s] #Total wire length = 240306 um.
[03/23 19:20:38   8219s] #Total half perimeter of net bounding box = 88526 um.
[03/23 19:20:38   8219s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:20:38   8219s] #Total wire length on LAYER M2 = 110449 um.
[03/23 19:20:38   8219s] #Total wire length on LAYER M3 = 67462 um.
[03/23 19:20:38   8219s] #Total wire length on LAYER M4 = 62394 um.
[03/23 19:20:38   8219s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:20:38   8219s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:20:38   8219s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:20:38   8219s] #Total wire length on LAYER LM = 0 um.
[03/23 19:20:38   8219s] #Total number of vias = 58397
[03/23 19:20:38   8219s] #Total number of multi-cut vias = 1190 (  2.0%)
[03/23 19:20:38   8219s] #Total number of single cut vias = 57207 ( 98.0%)
[03/23 19:20:38   8219s] #Up-Via Summary (total 58397):
[03/23 19:20:38   8219s] #                   single-cut          multi-cut      Total
[03/23 19:20:38   8219s] #-----------------------------------------------------------
[03/23 19:20:38   8219s] # M1              9801 ( 98.2%)       182 (  1.8%)       9983
[03/23 19:20:38   8219s] # M2             24716 ( 97.8%)       562 (  2.2%)      25278
[03/23 19:20:38   8219s] # M3             22690 ( 98.1%)       446 (  1.9%)      23136
[03/23 19:20:38   8219s] #-----------------------------------------------------------
[03/23 19:20:38   8219s] #                57207 ( 98.0%)      1190 (  2.0%)      58397 
[03/23 19:20:38   8219s] #
[03/23 19:20:38   8219s] #Total number of DRC violations = 53
[03/23 19:20:38   8219s] #Total number of violations on LAYER M1 = 0
[03/23 19:20:38   8219s] #Total number of violations on LAYER M2 = 1
[03/23 19:20:38   8219s] #Total number of violations on LAYER M3 = 18
[03/23 19:20:38   8219s] #Total number of violations on LAYER M4 = 34
[03/23 19:20:38   8219s] #Total number of violations on LAYER M5 = 0
[03/23 19:20:38   8219s] #Total number of violations on LAYER M6 = 0
[03/23 19:20:38   8219s] #Total number of violations on LAYER MQ = 0
[03/23 19:20:38   8219s] #Total number of violations on LAYER LM = 0
[03/23 19:20:38   8219s] ### Time Record (Detail Routing) is uninstalled.
[03/23 19:20:38   8219s] #Cpu time = 00:58:33
[03/23 19:20:38   8219s] #Elapsed time = 00:27:52
[03/23 19:20:38   8219s] #Increased memory = 99.20 (MB)
[03/23 19:20:38   8219s] #Total memory = 2896.56 (MB)
[03/23 19:20:38   8219s] #Peak memory = 3460.85 (MB)
[03/23 19:20:38   8219s] ### Time Record (Antenna Fixing) is installed.
[03/23 19:20:38   8219s] #
[03/23 19:20:38   8219s] #start routing for process antenna violation fix ...
[03/23 19:20:38   8219s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 19:20:38   8219s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:20:38   8220s] #
[03/23 19:20:38   8220s] #    By Layer and Type :
[03/23 19:20:38   8220s] #	          Short   Totals
[03/23 19:20:38   8220s] #	M1            0        0
[03/23 19:20:38   8220s] #	M2            5        5
[03/23 19:20:38   8220s] #	M3           18       18
[03/23 19:20:38   8220s] #	M4           34       34
[03/23 19:20:38   8220s] #	Totals       57       57
[03/23 19:20:38   8220s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2897.02 (MB), peak = 3460.85 (MB)
[03/23 19:20:38   8220s] #
[03/23 19:20:38   8220s] #Total number of nets with non-default rule or having extra spacing = 169
[03/23 19:20:38   8220s] #Total wire length = 240306 um.
[03/23 19:20:38   8220s] #Total half perimeter of net bounding box = 88526 um.
[03/23 19:20:38   8220s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:20:38   8220s] #Total wire length on LAYER M2 = 110448 um.
[03/23 19:20:38   8220s] #Total wire length on LAYER M3 = 67463 um.
[03/23 19:20:38   8220s] #Total wire length on LAYER M4 = 62395 um.
[03/23 19:20:38   8220s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:20:38   8220s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:20:38   8220s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:20:38   8220s] #Total wire length on LAYER LM = 0 um.
[03/23 19:20:38   8220s] #Total number of vias = 58405
[03/23 19:20:38   8220s] #Total number of multi-cut vias = 1190 (  2.0%)
[03/23 19:20:38   8220s] #Total number of single cut vias = 57215 ( 98.0%)
[03/23 19:20:38   8220s] #Up-Via Summary (total 58405):
[03/23 19:20:38   8220s] #                   single-cut          multi-cut      Total
[03/23 19:20:38   8220s] #-----------------------------------------------------------
[03/23 19:20:38   8220s] # M1              9801 ( 98.2%)       182 (  1.8%)       9983
[03/23 19:20:38   8220s] # M2             24720 ( 97.8%)       562 (  2.2%)      25282
[03/23 19:20:38   8220s] # M3             22694 ( 98.1%)       446 (  1.9%)      23140
[03/23 19:20:38   8220s] #-----------------------------------------------------------
[03/23 19:20:38   8220s] #                57215 ( 98.0%)      1190 (  2.0%)      58405 
[03/23 19:20:38   8220s] #
[03/23 19:20:38   8220s] #Total number of DRC violations = 57
[03/23 19:20:38   8220s] #Total number of process antenna violations = 47
[03/23 19:20:38   8220s] #Total number of net violated process antenna rule = 38
[03/23 19:20:38   8220s] #Total number of violations on LAYER M1 = 0
[03/23 19:20:38   8220s] #Total number of violations on LAYER M2 = 5
[03/23 19:20:38   8220s] #Total number of violations on LAYER M3 = 18
[03/23 19:20:38   8220s] #Total number of violations on LAYER M4 = 34
[03/23 19:20:38   8220s] #Total number of violations on LAYER M5 = 0
[03/23 19:20:38   8220s] #Total number of violations on LAYER M6 = 0
[03/23 19:20:38   8220s] #Total number of violations on LAYER MQ = 0
[03/23 19:20:38   8220s] #Total number of violations on LAYER LM = 0
[03/23 19:20:38   8220s] #
[03/23 19:20:38   8220s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:20:39   8220s] #
[03/23 19:20:39   8220s] # start diode insertion for process antenna violation fix ...
[03/23 19:20:39   8220s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:20:39   8220s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2897.79 (MB), peak = 3460.85 (MB)
[03/23 19:20:39   8220s] #
[03/23 19:20:39   8220s] #Total number of nets with non-default rule or having extra spacing = 169
[03/23 19:20:39   8220s] #Total wire length = 240306 um.
[03/23 19:20:39   8220s] #Total half perimeter of net bounding box = 88526 um.
[03/23 19:20:39   8220s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:20:39   8220s] #Total wire length on LAYER M2 = 110448 um.
[03/23 19:20:39   8220s] #Total wire length on LAYER M3 = 67463 um.
[03/23 19:20:39   8220s] #Total wire length on LAYER M4 = 62395 um.
[03/23 19:20:39   8220s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:20:39   8220s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:20:39   8220s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:20:39   8220s] #Total wire length on LAYER LM = 0 um.
[03/23 19:20:39   8220s] #Total number of vias = 58405
[03/23 19:20:39   8220s] #Total number of multi-cut vias = 1190 (  2.0%)
[03/23 19:20:39   8220s] #Total number of single cut vias = 57215 ( 98.0%)
[03/23 19:20:39   8220s] #Up-Via Summary (total 58405):
[03/23 19:20:39   8220s] #                   single-cut          multi-cut      Total
[03/23 19:20:39   8220s] #-----------------------------------------------------------
[03/23 19:20:39   8220s] # M1              9801 ( 98.2%)       182 (  1.8%)       9983
[03/23 19:20:39   8220s] # M2             24720 ( 97.8%)       562 (  2.2%)      25282
[03/23 19:20:39   8220s] # M3             22694 ( 98.1%)       446 (  1.9%)      23140
[03/23 19:20:39   8220s] #-----------------------------------------------------------
[03/23 19:20:39   8220s] #                57215 ( 98.0%)      1190 (  2.0%)      58405 
[03/23 19:20:39   8220s] #
[03/23 19:20:39   8220s] #Total number of DRC violations = 57
[03/23 19:20:39   8220s] #Total number of process antenna violations = 47
[03/23 19:20:39   8220s] #Total number of net violated process antenna rule = 38
[03/23 19:20:39   8220s] #Total number of violations on LAYER M1 = 0
[03/23 19:20:39   8220s] #Total number of violations on LAYER M2 = 5
[03/23 19:20:39   8220s] #Total number of violations on LAYER M3 = 18
[03/23 19:20:39   8220s] #Total number of violations on LAYER M4 = 34
[03/23 19:20:39   8220s] #Total number of violations on LAYER M5 = 0
[03/23 19:20:39   8220s] #Total number of violations on LAYER M6 = 0
[03/23 19:20:39   8220s] #Total number of violations on LAYER MQ = 0
[03/23 19:20:39   8220s] #Total number of violations on LAYER LM = 0
[03/23 19:20:39   8220s] #
[03/23 19:20:39   8220s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:20:39   8221s] #
[03/23 19:20:39   8221s] #Total number of nets with non-default rule or having extra spacing = 169
[03/23 19:20:39   8221s] #Total wire length = 240306 um.
[03/23 19:20:39   8221s] #Total half perimeter of net bounding box = 88526 um.
[03/23 19:20:39   8221s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:20:39   8221s] #Total wire length on LAYER M2 = 110448 um.
[03/23 19:20:39   8221s] #Total wire length on LAYER M3 = 67463 um.
[03/23 19:20:39   8221s] #Total wire length on LAYER M4 = 62395 um.
[03/23 19:20:39   8221s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:20:39   8221s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:20:39   8221s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:20:39   8221s] #Total wire length on LAYER LM = 0 um.
[03/23 19:20:39   8221s] #Total number of vias = 58405
[03/23 19:20:39   8221s] #Total number of multi-cut vias = 1190 (  2.0%)
[03/23 19:20:39   8221s] #Total number of single cut vias = 57215 ( 98.0%)
[03/23 19:20:39   8221s] #Up-Via Summary (total 58405):
[03/23 19:20:39   8221s] #                   single-cut          multi-cut      Total
[03/23 19:20:39   8221s] #-----------------------------------------------------------
[03/23 19:20:39   8221s] # M1              9801 ( 98.2%)       182 (  1.8%)       9983
[03/23 19:20:39   8221s] # M2             24720 ( 97.8%)       562 (  2.2%)      25282
[03/23 19:20:39   8221s] # M3             22694 ( 98.1%)       446 (  1.9%)      23140
[03/23 19:20:39   8221s] #-----------------------------------------------------------
[03/23 19:20:39   8221s] #                57215 ( 98.0%)      1190 (  2.0%)      58405 
[03/23 19:20:39   8221s] #
[03/23 19:20:39   8221s] #Total number of DRC violations = 57
[03/23 19:20:39   8221s] #Total number of process antenna violations = 47
[03/23 19:20:39   8221s] #Total number of net violated process antenna rule = 38
[03/23 19:20:39   8221s] #Total number of violations on LAYER M1 = 0
[03/23 19:20:39   8221s] #Total number of violations on LAYER M2 = 5
[03/23 19:20:39   8221s] #Total number of violations on LAYER M3 = 18
[03/23 19:20:39   8221s] #Total number of violations on LAYER M4 = 34
[03/23 19:20:39   8221s] #Total number of violations on LAYER M5 = 0
[03/23 19:20:39   8221s] #Total number of violations on LAYER M6 = 0
[03/23 19:20:39   8221s] #Total number of violations on LAYER MQ = 0
[03/23 19:20:39   8221s] #Total number of violations on LAYER LM = 0
[03/23 19:20:39   8221s] #
[03/23 19:20:39   8221s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 19:20:39   8221s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 19:20:39   8221s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 19:20:39   8221s] #
[03/23 19:20:39   8221s] #Start Post Route via swapping..
[03/23 19:20:39   8221s] #91.36% of area are rerouted by ECO routing.
[03/23 19:20:40   8224s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:20:40   8225s] #   number of violations = 53
[03/23 19:20:40   8225s] #
[03/23 19:20:40   8225s] #    By Layer and Type :
[03/23 19:20:40   8225s] #	          Short   Totals
[03/23 19:20:40   8225s] #	M1            0        0
[03/23 19:20:40   8225s] #	M2            1        1
[03/23 19:20:40   8225s] #	M3           18       18
[03/23 19:20:40   8225s] #	M4           34       34
[03/23 19:20:40   8225s] #	Totals       53       53
[03/23 19:20:40   8225s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2898.40 (MB), peak = 3460.85 (MB)
[03/23 19:20:40   8225s] #CELL_VIEW PE_top,init has 53 DRC violations
[03/23 19:20:40   8225s] #Total number of DRC violations = 53
[03/23 19:20:40   8225s] #Total number of process antenna violations = 47
[03/23 19:20:40   8225s] #Total number of net violated process antenna rule = 38
[03/23 19:20:40   8225s] #Total number of violations on LAYER M1 = 0
[03/23 19:20:40   8225s] #Total number of violations on LAYER M2 = 1
[03/23 19:20:40   8225s] #Total number of violations on LAYER M3 = 18
[03/23 19:20:40   8225s] #Total number of violations on LAYER M4 = 34
[03/23 19:20:40   8225s] #Total number of violations on LAYER M5 = 0
[03/23 19:20:40   8225s] #Total number of violations on LAYER M6 = 0
[03/23 19:20:40   8225s] #Total number of violations on LAYER MQ = 0
[03/23 19:20:40   8225s] #Total number of violations on LAYER LM = 0
[03/23 19:20:40   8225s] #Post Route via swapping is done.
[03/23 19:20:40   8225s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 19:20:40   8225s] #Total number of nets with non-default rule or having extra spacing = 169
[03/23 19:20:40   8225s] #Total wire length = 240306 um.
[03/23 19:20:40   8225s] #Total half perimeter of net bounding box = 88526 um.
[03/23 19:20:40   8225s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:20:40   8225s] #Total wire length on LAYER M2 = 110448 um.
[03/23 19:20:40   8225s] #Total wire length on LAYER M3 = 67463 um.
[03/23 19:20:40   8225s] #Total wire length on LAYER M4 = 62395 um.
[03/23 19:20:40   8225s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:20:40   8225s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:20:40   8225s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:20:40   8225s] #Total wire length on LAYER LM = 0 um.
[03/23 19:20:40   8225s] #Total number of vias = 58405
[03/23 19:20:40   8225s] #Total number of multi-cut vias = 2290 (  3.9%)
[03/23 19:20:40   8225s] #Total number of single cut vias = 56115 ( 96.1%)
[03/23 19:20:40   8225s] #Up-Via Summary (total 58405):
[03/23 19:20:40   8225s] #                   single-cut          multi-cut      Total
[03/23 19:20:40   8225s] #-----------------------------------------------------------
[03/23 19:20:40   8225s] # M1              9791 ( 98.1%)       192 (  1.9%)       9983
[03/23 19:20:40   8225s] # M2             24367 ( 96.4%)       915 (  3.6%)      25282
[03/23 19:20:40   8225s] # M3             21957 ( 94.9%)      1183 (  5.1%)      23140
[03/23 19:20:40   8225s] #-----------------------------------------------------------
[03/23 19:20:40   8225s] #                56115 ( 96.1%)      2290 (  3.9%)      58405 
[03/23 19:20:40   8225s] #
[03/23 19:20:40   8225s] #detailRoute Statistics:
[03/23 19:20:40   8225s] #Cpu time = 00:58:39
[03/23 19:20:40   8225s] #Elapsed time = 00:27:53
[03/23 19:20:40   8225s] #Increased memory = 101.04 (MB)
[03/23 19:20:40   8225s] #Total memory = 2898.40 (MB)
[03/23 19:20:40   8225s] #Peak memory = 3460.85 (MB)
[03/23 19:20:40   8225s] #Skip updating routing design signature in db-snapshot flow
[03/23 19:20:40   8225s] ### global_detail_route design signature (474): route=1873966164 flt_obj=0 vio=999714258 shield_wire=1
[03/23 19:20:40   8225s] ### Time Record (DB Export) is installed.
[03/23 19:20:40   8225s] ### export design design signature (475): route=1873966164 fixed_route=1474559164 flt_obj=0 vio=999714258 swire=282492057 shield_wire=1 net_attr=1996695100 dirty_area=0 del_dirty_area=0 cell=1923670239 placement=99886002 pin_access=1685525537 inst_pattern=1
[03/23 19:20:40   8225s] #	no debugging net set
[03/23 19:20:40   8225s] ### Time Record (DB Export) is uninstalled.
[03/23 19:20:40   8225s] ### Time Record (Post Callback) is installed.
[03/23 19:20:40   8225s] ### Time Record (Post Callback) is uninstalled.
[03/23 19:20:40   8225s] #
[03/23 19:20:40   8225s] #globalDetailRoute statistics:
[03/23 19:20:40   8225s] #Cpu time = 00:58:42
[03/23 19:20:40   8225s] #Elapsed time = 00:27:56
[03/23 19:20:40   8225s] #Increased memory = -128.19 (MB)
[03/23 19:20:40   8225s] #Total memory = 2663.89 (MB)
[03/23 19:20:40   8225s] #Peak memory = 3460.85 (MB)
[03/23 19:20:40   8225s] #Number of warnings = 5
[03/23 19:20:40   8225s] #Total number of warnings = 32
[03/23 19:20:40   8225s] #Number of fails = 0
[03/23 19:20:40   8225s] #Total number of fails = 0
[03/23 19:20:40   8225s] #Complete globalDetailRoute on Thu Mar 23 19:20:40 2023
[03/23 19:20:40   8225s] #
[03/23 19:20:40   8225s] ### import design signature (476): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1685525537 inst_pattern=1
[03/23 19:20:40   8225s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 19:20:40   8225s] ### 
[03/23 19:20:40   8225s] ###   Scalability Statistics
[03/23 19:20:40   8225s] ### 
[03/23 19:20:40   8225s] ### --------------------------------+----------------+----------------+----------------+
[03/23 19:20:40   8225s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 19:20:40   8225s] ### --------------------------------+----------------+----------------+----------------+
[03/23 19:20:40   8225s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 19:20:40   8225s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 19:20:40   8225s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 19:20:40   8225s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 19:20:40   8225s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 19:20:40   8225s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[03/23 19:20:40   8225s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 19:20:40   8225s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[03/23 19:20:40   8225s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/23 19:20:40   8225s] ###   Detail Routing                |        00:58:33|        00:27:52|             2.1|
[03/23 19:20:40   8225s] ###   Antenna Fixing                |        00:00:02|        00:00:00|             1.0|
[03/23 19:20:40   8225s] ###   Post Route Via Swapping       |        00:00:04|        00:00:01|             1.0|
[03/23 19:20:40   8225s] ###   Entire Command                |        00:58:42|        00:27:56|             2.1|
[03/23 19:20:40   8225s] ### --------------------------------+----------------+----------------+----------------+
[03/23 19:20:40   8225s] ### 
[03/23 19:20:40   8225s] *** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:58:42.3/0:27:56.0 (2.1), totSession cpu/real = 2:17:05.6/1:16:57.9 (1.8), mem = 3813.6M
[03/23 19:20:40   8225s] 
[03/23 19:20:40   8225s] =============================================================================================
[03/23 19:20:40   8225s]  Step TAT Report : EcoRoute #1 / optDesign #3                                   21.14-s109_1
[03/23 19:20:40   8225s] =============================================================================================
[03/23 19:20:40   8225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 19:20:40   8225s] ---------------------------------------------------------------------------------------------
[03/23 19:20:40   8225s] [ GlobalRoute            ]      1   0:00:00.5  (   0.0 % )     0:00:00.5 /  0:00:00.8    1.4
[03/23 19:20:40   8225s] [ DetailRoute            ]      1   0:27:52.0  (  99.8 % )     0:27:52.0 /  0:58:33.0    2.1
[03/23 19:20:40   8225s] [ MISC                   ]          0:00:03.5  (   0.2 % )     0:00:03.5 /  0:00:08.6    2.4
[03/23 19:20:40   8225s] ---------------------------------------------------------------------------------------------
[03/23 19:20:40   8225s]  EcoRoute #1 TOTAL                  0:27:56.0  ( 100.0 % )     0:27:56.0 /  0:58:42.3    2.1
[03/23 19:20:40   8225s] ---------------------------------------------------------------------------------------------
[03/23 19:20:40   8225s] 
[03/23 19:20:40   8225s] **optDesign ... cpu = 1:01:13, real = 0:28:50, mem = 2649.9M, totSessionCpu=2:17:06 **
[03/23 19:20:40   8225s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 19:20:40   8225s] **INFO: flowCheckPoint #5 PostEcoSummary
[03/23 19:20:40   8225s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 19:20:40   8225s] 
[03/23 19:20:40   8225s] Trim Metal Layers:
[03/23 19:20:40   8225s] LayerId::1 widthSet size::1
[03/23 19:20:40   8225s] LayerId::2 widthSet size::1
[03/23 19:20:40   8225s] LayerId::3 widthSet size::1
[03/23 19:20:40   8225s] LayerId::4 widthSet size::1
[03/23 19:20:40   8225s] LayerId::5 widthSet size::1
[03/23 19:20:40   8225s] LayerId::6 widthSet size::1
[03/23 19:20:40   8225s] LayerId::7 widthSet size::1
[03/23 19:20:40   8225s] LayerId::8 widthSet size::1
[03/23 19:20:40   8225s] eee: pegSigSF::1.070000
[03/23 19:20:40   8225s] Initializing multi-corner resistance tables ...
[03/23 19:20:40   8225s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 19:20:40   8225s] eee: l::2 avDens::0.434533 usedTrk::3245.960119 availTrk::7470.000000 sigTrk::3245.960119
[03/23 19:20:40   8225s] eee: l::3 avDens::0.258768 usedTrk::1956.287226 availTrk::7560.000000 sigTrk::1956.287226
[03/23 19:20:40   8225s] eee: l::4 avDens::0.238095 usedTrk::1799.998331 availTrk::7560.000000 sigTrk::1799.998331
[03/23 19:20:40   8225s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:20:40   8225s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:20:40   8225s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:20:40   8225s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:20:40   8225s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.426082 uaWl=1.000000 uaWlH=0.251283 aWlH=0.000000 lMod=0 pMax=0.868100 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 19:20:40   8225s] ### Net info: total nets: 2919
[03/23 19:20:40   8225s] ### Net info: dirty nets: 0
[03/23 19:20:40   8225s] ### Net info: marked as disconnected nets: 0
[03/23 19:20:40   8225s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 19:20:40   8226s] #num needed restored net=0
[03/23 19:20:40   8226s] #need_extraction net=0 (total=2919)
[03/23 19:20:40   8226s] ### Net info: fully routed nets: 2916
[03/23 19:20:40   8226s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 19:20:40   8226s] ### Net info: unrouted nets: 0
[03/23 19:20:40   8226s] ### Net info: re-extraction nets: 0
[03/23 19:20:40   8226s] ### Net info: ignored nets: 0
[03/23 19:20:40   8226s] ### Net info: skip routing nets: 0
[03/23 19:20:40   8226s] ### import design signature (477): route=1397253943 fixed_route=1397253943 flt_obj=0 vio=1500115971 swire=282492057 shield_wire=1 net_attr=631164125 dirty_area=0 del_dirty_area=0 cell=1923670239 placement=99886002 pin_access=1685525537 inst_pattern=1
[03/23 19:20:40   8226s] #Extract in post route mode
[03/23 19:20:40   8226s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 19:20:40   8226s] #Fast data preparation for tQuantus.
[03/23 19:20:40   8226s] #Start routing data preparation on Thu Mar 23 19:20:40 2023
[03/23 19:20:40   8226s] #
[03/23 19:20:40   8226s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 19:20:40   8226s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:20:40   8226s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:20:40   8226s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:20:40   8226s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:20:40   8226s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:20:40   8226s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:20:40   8226s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:20:40   8226s] #Regenerating Ggrids automatically.
[03/23 19:20:40   8226s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 19:20:40   8226s] #Using automatically generated G-grids.
[03/23 19:20:40   8226s] #Done routing data preparation.
[03/23 19:20:40   8226s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2656.92 (MB), peak = 3460.85 (MB)
[03/23 19:20:40   8226s] #Start routing data preparation on Thu Mar 23 19:20:40 2023
[03/23 19:20:40   8226s] #
[03/23 19:20:40   8226s] #Minimum voltage of a net in the design = 0.000.
[03/23 19:20:40   8226s] #Maximum voltage of a net in the design = 1.200.
[03/23 19:20:40   8226s] #Voltage range [0.000 - 1.200] has 2917 nets.
[03/23 19:20:40   8226s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 19:20:40   8226s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 19:20:40   8226s] #Build and mark too close pins for the same net.
[03/23 19:20:41   8226s] #Regenerating Ggrids automatically.
[03/23 19:20:41   8226s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 19:20:41   8226s] #Using automatically generated G-grids.
[03/23 19:20:41   8226s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 19:20:41   8226s] #Done routing data preparation.
[03/23 19:20:41   8226s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2662.48 (MB), peak = 3460.85 (MB)
[03/23 19:20:41   8226s] #
[03/23 19:20:41   8226s] #Start tQuantus RC extraction...
[03/23 19:20:41   8226s] #Start building rc corner(s)...
[03/23 19:20:41   8226s] #Number of RC Corner = 1
[03/23 19:20:41   8226s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 19:20:41   8226s] #M1 -> M1 (1)
[03/23 19:20:41   8226s] #M2 -> M2 (2)
[03/23 19:20:41   8226s] #M3 -> M3 (3)
[03/23 19:20:41   8226s] #M4 -> M4 (4)
[03/23 19:20:41   8226s] #M5 -> M5 (5)
[03/23 19:20:41   8226s] #M6 -> M6 (6)
[03/23 19:20:41   8226s] #MQ -> MQ (7)
[03/23 19:20:41   8226s] #LM -> LM (8)
[03/23 19:20:41   8226s] #SADV-On
[03/23 19:20:41   8226s] # Corner(s) : 
[03/23 19:20:41   8226s] #rc-typ [25.00]
[03/23 19:20:42   8226s] # Corner id: 0
[03/23 19:20:42   8226s] # Layout Scale: 1.000000
[03/23 19:20:42   8226s] # Has Metal Fill model: yes
[03/23 19:20:42   8226s] # Temperature was set
[03/23 19:20:42   8226s] # Temperature : 25.000000
[03/23 19:20:42   8226s] # Ref. Temp   : 25.000000
[03/23 19:20:42   8226s] #SADV-Off
[03/23 19:20:42   8226s] #total pattern=120 [8, 324]
[03/23 19:20:42   8226s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 19:20:42   8226s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 19:20:42   8226s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 19:20:42   8226s] #number model r/c [1,1] [8,324] read
[03/23 19:20:42   8226s] #0 rcmodel(s) requires rebuild
[03/23 19:20:42   8226s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2661.51 (MB), peak = 3460.85 (MB)
[03/23 19:20:42   8226s] #Start building rc corner(s)...
[03/23 19:20:42   8226s] #Number of RC Corner = 1
[03/23 19:20:42   8226s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 19:20:42   8226s] #M1 -> M1 (1)
[03/23 19:20:42   8226s] #M2 -> M2 (2)
[03/23 19:20:42   8226s] #M3 -> M3 (3)
[03/23 19:20:42   8226s] #M4 -> M4 (4)
[03/23 19:20:42   8226s] #M5 -> M5 (5)
[03/23 19:20:42   8226s] #M6 -> M6 (6)
[03/23 19:20:42   8226s] #MQ -> MQ (7)
[03/23 19:20:42   8226s] #LM -> LM (8)
[03/23 19:20:42   8226s] #SADV-On
[03/23 19:20:42   8226s] # Corner(s) : 
[03/23 19:20:42   8226s] #rc-typ [25.00]
[03/23 19:20:42   8227s] # Corner id: 0
[03/23 19:20:42   8227s] # Layout Scale: 1.000000
[03/23 19:20:42   8227s] # Has Metal Fill model: yes
[03/23 19:20:42   8227s] # Temperature was set
[03/23 19:20:42   8227s] # Temperature : 25.000000
[03/23 19:20:42   8227s] # Ref. Temp   : 25.000000
[03/23 19:20:42   8227s] #SADV-Off
[03/23 19:20:42   8227s] #total pattern=120 [8, 324]
[03/23 19:20:42   8227s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 19:20:42   8227s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 19:20:42   8227s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 19:20:42   8227s] #number model r/c [1,1] [8,324] read
[03/23 19:20:42   8227s] #0 rcmodel(s) requires rebuild
[03/23 19:20:42   8227s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2661.25 (MB), peak = 3460.85 (MB)
[03/23 19:20:42   8227s] #Finish check_net_pin_list step Enter extract
[03/23 19:20:42   8227s] #Start init net ripin tree building
[03/23 19:20:42   8227s] #Finish init net ripin tree building
[03/23 19:20:42   8227s] #Cpu time = 00:00:00
[03/23 19:20:42   8227s] #Elapsed time = 00:00:00
[03/23 19:20:42   8227s] #Increased memory = 0.00 (MB)
[03/23 19:20:42   8227s] #Total memory = 2661.25 (MB)
[03/23 19:20:42   8227s] #Peak memory = 3460.85 (MB)
[03/23 19:20:42   8227s] #Using multithreading with 6 threads.
[03/23 19:20:42   8227s] #begin processing metal fill model file
[03/23 19:20:42   8227s] #end processing metal fill model file
[03/23 19:20:42   8227s] #Length limit = 200 pitches
[03/23 19:20:42   8227s] #opt mode = 2
[03/23 19:20:42   8227s] #Finish check_net_pin_list step Fix net pin list
[03/23 19:20:42   8227s] #Start generate extraction boxes.
[03/23 19:20:42   8227s] #
[03/23 19:20:42   8227s] #Extract using 30 x 30 Hboxes
[03/23 19:20:42   8227s] #3x4 initial hboxes
[03/23 19:20:42   8227s] #Use area based hbox pruning.
[03/23 19:20:42   8227s] #0/0 hboxes pruned.
[03/23 19:20:42   8227s] #Complete generating extraction boxes.
[03/23 19:20:42   8227s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.21GHz 12288KB Cache 12CPU...
[03/23 19:20:42   8227s] #Process 0 special clock nets for rc extraction
[03/23 19:20:42   8227s] #Total 2916 nets were built. 2073 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 19:20:44   8230s] #Run Statistics for Extraction:
[03/23 19:20:44   8230s] #   Cpu time = 00:00:03, elapsed time = 00:00:01 .
[03/23 19:20:44   8230s] #   Increased memory =    25.26 (MB), total memory =  2686.50 (MB), peak memory =  3460.85 (MB)
[03/23 19:20:44   8230s] #Register nets and terms for rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_n2cDiv.rcdb.d
[03/23 19:20:46   8230s] #Finish registering nets and terms for rcdb.
[03/23 19:20:46   8230s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2667.66 (MB), peak = 3460.85 (MB)
[03/23 19:20:46   8230s] #RC Statistics: 17697 Res, 10641 Ground Cap, 37506 XCap (Edge to Edge)
[03/23 19:20:46   8230s] #RC V/H edge ratio: 0.04, Avg V/H Edge Length: 1091.79 (6675), Avg L-Edge Length: 19548.27 (8288)
[03/23 19:20:46   8230s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_n2cDiv.rcdb.d.
[03/23 19:20:46   8230s] #Start writing RC data.
[03/23 19:20:46   8231s] #Finish writing RC data
[03/23 19:20:46   8231s] #Finish writing rcdb with 20613 nodes, 17697 edges, and 110436 xcaps
[03/23 19:20:46   8231s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2662.69 (MB), peak = 3460.85 (MB)
[03/23 19:20:46   8231s] Restoring parasitic data from file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_n2cDiv.rcdb.d' ...
[03/23 19:20:46   8231s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_n2cDiv.rcdb.d' for reading (mem: 3873.387M)
[03/23 19:20:46   8231s] Reading RCDB with compressed RC data.
[03/23 19:20:46   8231s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_n2cDiv.rcdb.d' for content verification (mem: 3873.387M)
[03/23 19:20:46   8231s] Reading RCDB with compressed RC data.
[03/23 19:20:46   8231s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_n2cDiv.rcdb.d': 0 access done (mem: 3873.387M)
[03/23 19:20:46   8231s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_n2cDiv.rcdb.d': 0 access done (mem: 3873.387M)
[03/23 19:20:46   8231s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3873.387M)
[03/23 19:20:46   8231s] Following multi-corner parasitics specified:
[03/23 19:20:46   8231s] 	/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_n2cDiv.rcdb.d (rcdb)
[03/23 19:20:46   8231s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_n2cDiv.rcdb.d' for reading (mem: 3873.387M)
[03/23 19:20:46   8231s] Reading RCDB with compressed RC data.
[03/23 19:20:46   8231s] 		Cell PE_top has rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_n2cDiv.rcdb.d specified
[03/23 19:20:46   8231s] Cell PE_top, hinst 
[03/23 19:20:46   8231s] processing rcdb (/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_n2cDiv.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 19:20:46   8231s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_n2cDiv.rcdb.d': 0 access done (mem: 3889.387M)
[03/23 19:20:46   8231s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3873.387M)
[03/23 19:20:46   8231s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_oJfpOK.rcdb.d/PE_top.rcdb.d' for reading (mem: 3873.387M)
[03/23 19:20:46   8231s] Reading RCDB with compressed RC data.
[03/23 19:20:46   8231s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_oJfpOK.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3873.387M)
[03/23 19:20:46   8231s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=3873.387M)
[03/23 19:20:46   8231s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 3873.387M)
[03/23 19:20:46   8231s] #
[03/23 19:20:46   8231s] #Restore RCDB.
[03/23 19:20:46   8231s] #
[03/23 19:20:46   8231s] #Complete tQuantus RC extraction.
[03/23 19:20:46   8231s] #Cpu time = 00:00:05
[03/23 19:20:46   8231s] #Elapsed time = 00:00:06
[03/23 19:20:46   8231s] #Increased memory = 0.30 (MB)
[03/23 19:20:46   8231s] #Total memory = 2662.79 (MB)
[03/23 19:20:46   8231s] #Peak memory = 3460.85 (MB)
[03/23 19:20:46   8231s] #
[03/23 19:20:46   8231s] #2073 inserted nodes are removed
[03/23 19:20:46   8231s] ### export design design signature (479): route=621582717 fixed_route=621582717 flt_obj=0 vio=1500115971 swire=282492057 shield_wire=1 net_attr=196214450 dirty_area=0 del_dirty_area=0 cell=1923670239 placement=99886002 pin_access=1685525537 inst_pattern=1
[03/23 19:20:46   8231s] #	no debugging net set
[03/23 19:20:46   8231s] ### import design signature (480): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1685525537 inst_pattern=1
[03/23 19:20:46   8231s] #Start Inst Signature in MT(0)
[03/23 19:20:46   8231s] #Start Net Signature in MT(44551206)
[03/23 19:20:46   8232s] #Calculate SNet Signature in MT (85884344)
[03/23 19:20:46   8232s] #Run time and memory report for RC extraction:
[03/23 19:20:46   8232s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 19:20:46   8232s] #Run Statistics for snet signature:
[03/23 19:20:46   8232s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.19/6, scale score = 0.20.
[03/23 19:20:46   8232s] #    Increased memory =    -0.02 (MB), total memory =  2651.52 (MB), peak memory =  3460.85 (MB)
[03/23 19:20:46   8232s] #Run Statistics for Net Final Signature:
[03/23 19:20:46   8232s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 19:20:46   8232s] #   Increased memory =     0.00 (MB), total memory =  2651.53 (MB), peak memory =  3460.85 (MB)
[03/23 19:20:46   8232s] #Run Statistics for Net launch:
[03/23 19:20:46   8232s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.56/6, scale score = 0.93.
[03/23 19:20:46   8232s] #    Increased memory =     0.02 (MB), total memory =  2651.53 (MB), peak memory =  3460.85 (MB)
[03/23 19:20:46   8232s] #Run Statistics for Net init_dbsNet_slist:
[03/23 19:20:46   8232s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 19:20:46   8232s] #   Increased memory =     0.00 (MB), total memory =  2651.52 (MB), peak memory =  3460.85 (MB)
[03/23 19:20:46   8232s] #Run Statistics for net signature:
[03/23 19:20:46   8232s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.01/6, scale score = 0.67.
[03/23 19:20:46   8232s] #    Increased memory =     0.02 (MB), total memory =  2651.53 (MB), peak memory =  3460.85 (MB)
[03/23 19:20:46   8232s] #Run Statistics for inst signature:
[03/23 19:20:46   8232s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.58/6, scale score = 0.26.
[03/23 19:20:46   8232s] #    Increased memory =    -0.43 (MB), total memory =  2651.52 (MB), peak memory =  3460.85 (MB)
[03/23 19:20:46   8232s] **optDesign ... cpu = 1:01:20, real = 0:28:56, mem = 2651.5M, totSessionCpu=2:17:12 **
[03/23 19:20:46   8232s] Starting delay calculation for Setup views
[03/23 19:20:47   8232s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 19:20:47   8232s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 19:20:47   8232s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 19:20:47   8232s] #################################################################################
[03/23 19:20:47   8232s] # Design Stage: PostRoute
[03/23 19:20:47   8232s] # Design Name: PE_top
[03/23 19:20:47   8232s] # Design Mode: 130nm
[03/23 19:20:47   8232s] # Analysis Mode: MMMC OCV 
[03/23 19:20:47   8232s] # Parasitics Mode: SPEF/RCDB 
[03/23 19:20:47   8232s] # Signoff Settings: SI On 
[03/23 19:20:47   8232s] #################################################################################
[03/23 19:20:47   8232s] Topological Sorting (REAL = 0:00:00.0, MEM = 3786.5M, InitMEM = 3786.5M)
[03/23 19:20:47   8232s] Setting infinite Tws ...
[03/23 19:20:47   8232s] First Iteration Infinite Tw... 
[03/23 19:20:47   8232s] Calculate early delays in OCV mode...
[03/23 19:20:47   8232s] Calculate late delays in OCV mode...
[03/23 19:20:47   8232s] Start delay calculation (fullDC) (6 T). (MEM=3786.49)
[03/23 19:20:47   8232s] End AAE Lib Interpolated Model. (MEM=3798.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:20:47   8232s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_oJfpOK.rcdb.d/PE_top.rcdb.d' for reading (mem: 3798.098M)
[03/23 19:20:47   8232s] Reading RCDB with compressed RC data.
[03/23 19:20:47   8232s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3798.1M)
[03/23 19:20:47   8232s] AAE_INFO: 6 threads acquired from CTE.
[03/23 19:20:47   8233s] Total number of fetched objects 2916
[03/23 19:20:47   8233s] AAE_INFO-618: Total number of nets in the design is 2919,  100.0 percent of the nets selected for SI analysis
[03/23 19:20:47   8233s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:20:47   8233s] End delay calculation. (MEM=4046.19 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 19:20:47   8233s] End delay calculation (fullDC). (MEM=4046.19 CPU=0:00:01.1 REAL=0:00:00.0)
[03/23 19:20:47   8233s] *** CDM Built up (cpu=0:00:01.3  real=0:00:00.0  mem= 4046.2M) ***
[03/23 19:20:47   8233s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4038.2M)
[03/23 19:20:47   8233s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 19:20:47   8233s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4038.2M)
[03/23 19:20:47   8233s] Starting SI iteration 2
[03/23 19:20:47   8234s] Calculate early delays in OCV mode...
[03/23 19:20:47   8234s] Calculate late delays in OCV mode...
[03/23 19:20:47   8234s] Start delay calculation (fullDC) (6 T). (MEM=3883.35)
[03/23 19:20:47   8234s] End AAE Lib Interpolated Model. (MEM=3883.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:20:47   8234s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 4. 
[03/23 19:20:47   8234s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2916. 
[03/23 19:20:47   8234s] Total number of fetched objects 2916
[03/23 19:20:47   8234s] AAE_INFO-618: Total number of nets in the design is 2919,  32.2 percent of the nets selected for SI analysis
[03/23 19:20:47   8234s] End delay calculation. (MEM=4139.43 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 19:20:47   8234s] End delay calculation (fullDC). (MEM=4139.43 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 19:20:47   8234s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 4139.4M) ***
[03/23 19:20:48   8235s] *** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:02.0 totSessionCpu=2:17:15 mem=4145.4M)
[03/23 19:20:48   8235s] End AAE Lib Interpolated Model. (MEM=4145.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:20:48   8235s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4145.4M, EPOCH TIME: 1679613648.175539
[03/23 19:20:48   8235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:48   8235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:48   8235s] 
[03/23 19:20:48   8235s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:20:48   8235s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.025, MEM:4177.4M, EPOCH TIME: 1679613648.200174
[03/23 19:20:48   8235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:20:48   8235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:48   8235s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.921  | -3.921  | -2.993  |
|           TNS (ns):|-186.614 |-119.234 | -94.302 |
|    Violating Paths:|   188   |   81    |   136   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     36 (36)      |   -0.230   |     36 (36)      |
|   max_tran     |     40 (93)      |   -2.961   |     40 (93)      |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      7 (7)       |    -198    |      7 (7)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4175.9M, EPOCH TIME: 1679613648.300481
[03/23 19:20:48   8235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:48   8235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:48   8235s] 
[03/23 19:20:48   8235s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:20:48   8235s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:4177.4M, EPOCH TIME: 1679613648.320212
[03/23 19:20:48   8235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:20:48   8235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:48   8235s] Density: 44.680%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 1:01:23, real = 0:28:58, mem = 2857.8M, totSessionCpu=2:17:15 **
[03/23 19:20:48   8235s] Executing marking Critical Nets1
[03/23 19:20:48   8235s] **INFO: flowCheckPoint #6 OptimizationRecovery
[03/23 19:20:48   8235s] *** Timing NOT met, worst failing slack is -3.921
[03/23 19:20:48   8235s] *** Check timing (0:00:00.0)
[03/23 19:20:48   8235s] VT info 8.01024641873 5
[03/23 19:20:48   8235s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/23 19:20:48   8235s] Running postRoute recovery in postEcoRoute mode
[03/23 19:20:48   8235s] **optDesign ... cpu = 1:01:23, real = 0:28:58, mem = 2857.8M, totSessionCpu=2:17:15 **
[03/23 19:20:48   8235s]   Timing/DRV Snapshot: (TGT)
[03/23 19:20:48   8235s]      Weighted WNS: -3.970
[03/23 19:20:48   8235s]       All  PG WNS: -3.971
[03/23 19:20:48   8235s]       High PG WNS: -3.971
[03/23 19:20:48   8235s]       All  PG TNS: -186.614
[03/23 19:20:48   8235s]       High PG TNS: -119.234
[03/23 19:20:48   8235s]       Low  PG TNS: -94.302
[03/23 19:20:48   8235s]          Tran DRV: 40 (40)
[03/23 19:20:48   8235s]           Cap DRV: 36 (36)
[03/23 19:20:48   8235s]        Fanout DRV: 0 (16)
[03/23 19:20:48   8235s]            Glitch: 0 (0)
[03/23 19:20:48   8235s]    Category Slack: { [L, -3.971] [H, -3.971] }
[03/23 19:20:48   8235s] 
[03/23 19:20:48   8235s] Checking setup slack degradation ...
[03/23 19:20:48   8235s] 
[03/23 19:20:48   8235s] Recovery Manager:
[03/23 19:20:48   8235s]   Low  Effort WNS Jump: 3.218 (REF: -0.753, TGT: -3.971, Threshold: 0.150) - Trigger
[03/23 19:20:48   8235s]   High Effort WNS Jump: 3.218 (REF: -0.753, TGT: -3.971, Threshold: 0.075) - Trigger
[03/23 19:20:48   8235s]   Low  Effort TNS Jump: 175.859 (REF: -10.755, TGT: -186.614, Threshold: 10.000) - Trigger
[03/23 19:20:48   8235s]   High Effort TNS Jump: 108.479 (REF: -10.755, TGT: -119.234, Threshold: 5.000) - Trigger
[03/23 19:20:48   8235s] 
[03/23 19:20:48   8235s] Checking DRV degradation...
[03/23 19:20:48   8235s] 
[03/23 19:20:48   8235s] Recovery Manager:
[03/23 19:20:48   8235s]     Tran DRV degradation : 40 (0 -> 40, Margin 10) - Trigger
[03/23 19:20:48   8235s]      Cap DRV degradation : 36 (0 -> 36, Margin 10) - Trigger
[03/23 19:20:48   8235s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 19:20:48   8235s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 19:20:48   8235s] 
[03/23 19:20:48   8235s] **INFO: Triggering Lef-safe DRV recovery as drv degraded beyond margin
[03/23 19:20:48   8235s] Begin: GigaOpt DRV Optimization
[03/23 19:20:48   8235s] Glitch fixing enabled
[03/23 19:20:48   8235s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -legalOnly -postEcoLefSafe -isRecovery -maxLocalDensity 1.0 -numThreads 6  -glitch -max_len -useAllActiveSetupViews -noTimingDegradeAllowed
[03/23 19:20:48   8235s] *** DrvOpt #2 [begin] (optDesign #3) : totSession cpu/real = 2:17:15.5/1:17:05.8 (1.8), mem = 4083.1M
[03/23 19:20:48   8235s] Info: 22 clock nets excluded from IPO operation.
[03/23 19:20:48   8235s] End AAE Lib Interpolated Model. (MEM=4083.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:20:48   8235s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.27
[03/23 19:20:48   8235s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 19:20:48   8235s] ### Creating PhyDesignMc. totSessionCpu=2:17:15 mem=4083.1M
[03/23 19:20:48   8235s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 19:20:48   8235s] OPERPROF: Starting DPlace-Init at level 1, MEM:4083.1M, EPOCH TIME: 1679613648.417433
[03/23 19:20:48   8235s] Processing tracks to init pin-track alignment.
[03/23 19:20:48   8235s] z: 2, totalTracks: 1
[03/23 19:20:48   8235s] z: 4, totalTracks: 1
[03/23 19:20:48   8235s] z: 6, totalTracks: 1
[03/23 19:20:48   8235s] z: 8, totalTracks: 1
[03/23 19:20:48   8235s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 19:20:48   8235s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4083.1M, EPOCH TIME: 1679613648.422001
[03/23 19:20:48   8235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:48   8235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:48   8235s] 
[03/23 19:20:48   8235s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:20:48   8235s] 
[03/23 19:20:48   8235s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 19:20:48   8235s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.017, MEM:4084.6M, EPOCH TIME: 1679613648.439276
[03/23 19:20:48   8235s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4084.6M, EPOCH TIME: 1679613648.439388
[03/23 19:20:48   8235s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:4084.6M, EPOCH TIME: 1679613648.441694
[03/23 19:20:48   8235s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4084.6MB).
[03/23 19:20:48   8235s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.025, MEM:4084.6M, EPOCH TIME: 1679613648.442566
[03/23 19:20:48   8235s] TotalInstCnt at PhyDesignMc Initialization: 2849
[03/23 19:20:48   8235s] ### Creating PhyDesignMc, finished. totSessionCpu=2:17:16 mem=4084.6M
[03/23 19:20:48   8235s] #optDebug: Start CG creation (mem=4084.6M)
[03/23 19:20:48   8235s]  ...initializing CG  maxDriveDist 1613.203000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 161.320000 
[03/23 19:20:48   8235s] (cpu=0:00:00.1, mem=4084.6M)
[03/23 19:20:48   8235s]  ...processing cgPrt (cpu=0:00:00.1, mem=4084.6M)
[03/23 19:20:48   8235s]  ...processing cgEgp (cpu=0:00:00.1, mem=4084.6M)
[03/23 19:20:48   8235s]  ...processing cgPbk (cpu=0:00:00.1, mem=4084.6M)
[03/23 19:20:48   8235s]  ...processing cgNrb(cpu=0:00:00.1, mem=4084.6M)
[03/23 19:20:48   8235s]  ...processing cgObs (cpu=0:00:00.1, mem=4084.6M)
[03/23 19:20:48   8235s]  ...processing cgCon (cpu=0:00:00.1, mem=4084.6M)
[03/23 19:20:48   8235s]  ...processing cgPdm (cpu=0:00:00.1, mem=4084.6M)
[03/23 19:20:48   8235s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4084.6M)
[03/23 19:20:48   8235s] ### Creating RouteCongInterface, started
[03/23 19:20:48   8235s] ### Creating RouteCongInterface, finished
[03/23 19:20:48   8235s] DRV pessimism of 0.00% is used for tran, 0.00% for cap, 0.00% for fanout, on top of margin 10.00%
[03/23 19:20:48   8235s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 19:20:48   8235s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 19:20:48   8235s] [GPS-DRV] maxDensity (design): 0.95
[03/23 19:20:48   8235s] [GPS-DRV] maxLocalDensity: 1
[03/23 19:20:48   8235s] [GPS-DRV] isLegalOnly: 1
[03/23 19:20:48   8235s] [GPS-DRV] isLegalOnly: 1
[03/23 19:20:48   8235s] [GPS-DRV] useAllActiveSetupViews: 1
[03/23 19:20:48   8235s] [GPS-DRV] MaintainWNS: 1
[03/23 19:20:48   8235s] [GPS-DRV] All active and enabled setup views
[03/23 19:20:48   8235s] [GPS-DRV]     setupAnalysis
[03/23 19:20:48   8235s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 19:20:48   8235s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 19:20:48   8235s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 19:20:48   8235s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 19:20:48   8235s] [GPS-DRV] timing-driven DRV settings
[03/23 19:20:48   8235s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 19:20:48   8235s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4281.1M, EPOCH TIME: 1679613648.800297
[03/23 19:20:48   8235s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4281.1M, EPOCH TIME: 1679613648.800509
[03/23 19:20:48   8235s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 19:20:48   8235s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 19:20:48   8235s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 19:20:48   8235s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 19:20:48   8235s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 19:20:48   8235s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 19:20:48   8235s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 19:20:48   8235s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 19:20:48   8236s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 19:20:48   8236s] Info: violation cost 211.745422 (cap = 51.143620, tran = 160.018936, len = 0.582840, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 19:20:48   8236s] |    45|   124|    -3.06|    37|    37|    -0.24|     0|     0|     7|     7|     0|     0|    -3.92|  -186.61|       0|       0|       0| 44.68%|          |         |
[03/23 19:20:48   8236s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 19:20:48   8236s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 19:20:48   8236s] Info: violation cost 211.745422 (cap = 51.143620, tran = 160.018936, len = 0.582840, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 19:20:48   8236s] |    45|   124|    -3.06|    37|    37|    -0.24|     0|     0|     7|     7|     0|     0|    -3.92|  -186.61|       0|       0|       0| 44.68%| 0:00:00.0|  4281.1M|
[03/23 19:20:49   8236s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s] ###############################################################################
[03/23 19:20:49   8236s] #
[03/23 19:20:49   8236s] #  Large fanout net report:  
[03/23 19:20:49   8236s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[03/23 19:20:49   8236s] #     - current density: 44.68
[03/23 19:20:49   8236s] #
[03/23 19:20:49   8236s] #  List of high fanout nets:
[03/23 19:20:49   8236s] #
[03/23 19:20:49   8236s] ###############################################################################
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s] =======================================================================
[03/23 19:20:49   8236s]                 Reasons for remaining drv violations
[03/23 19:20:49   8236s] =======================================================================
[03/23 19:20:49   8236s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=4281.1M) ***
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s] Begin: glitch net info
[03/23 19:20:49   8236s] glitch slack range: number of glitch nets
[03/23 19:20:49   8236s] glitch slack < -0.32 : 0
[03/23 19:20:49   8236s] -0.32 < glitch slack < -0.28 : 0
[03/23 19:20:49   8236s] -0.28 < glitch slack < -0.24 : 0
[03/23 19:20:49   8236s] -0.24 < glitch slack < -0.2 : 0
[03/23 19:20:49   8236s] -0.2 < glitch slack < -0.16 : 0
[03/23 19:20:49   8236s] -0.16 < glitch slack < -0.12 : 0
[03/23 19:20:49   8236s] -0.12 < glitch slack < -0.08 : 0
[03/23 19:20:49   8236s] -0.08 < glitch slack < -0.04 : 0
[03/23 19:20:49   8236s] -0.04 < glitch slack : 0
[03/23 19:20:49   8236s] End: glitch net info
[03/23 19:20:49   8236s] Total-nets :: 2916, Stn-nets :: 0, ratio :: 0 %, Total-len 240306, Stn-len 0
[03/23 19:20:49   8236s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4121.3M, EPOCH TIME: 1679613649.027285
[03/23 19:20:49   8236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2849).
[03/23 19:20:49   8236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:49   8236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:49   8236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:49   8236s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.035, REAL:0.022, MEM:3976.0M, EPOCH TIME: 1679613649.049628
[03/23 19:20:49   8236s] TotalInstCnt at PhyDesignMc Destruction: 2849
[03/23 19:20:49   8236s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.27
[03/23 19:20:49   8236s] *** DrvOpt #2 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.7 (1.2), totSession cpu/real = 2:17:16.2/1:17:06.4 (1.8), mem = 3976.0M
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s] =============================================================================================
[03/23 19:20:49   8236s]  Step TAT Report : DrvOpt #2 / optDesign #3                                     21.14-s109_1
[03/23 19:20:49   8236s] =============================================================================================
[03/23 19:20:49   8236s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 19:20:49   8236s] ---------------------------------------------------------------------------------------------
[03/23 19:20:49   8236s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 19:20:49   8236s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:20:49   8236s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 19:20:49   8236s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:20:49   8236s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 19:20:49   8236s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  13.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 19:20:49   8236s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.5
[03/23 19:20:49   8236s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:20:49   8236s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:20:49   8236s] [ OptEval                ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:20:49   8236s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:20:49   8236s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:20:49   8236s] [ DrvFindVioNets         ]      2   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.1    4.6
[03/23 19:20:49   8236s] [ DrvComputeSummary      ]      2   0:00:00.1  (  21.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 19:20:49   8236s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:20:49   8236s] [ MISC                   ]          0:00:00.3  (  43.6 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 19:20:49   8236s] ---------------------------------------------------------------------------------------------
[03/23 19:20:49   8236s]  DrvOpt #2 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.2
[03/23 19:20:49   8236s] ---------------------------------------------------------------------------------------------
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s] drv optimizer changes nothing and skips refinePlace
[03/23 19:20:49   8236s] End: GigaOpt DRV Optimization
[03/23 19:20:49   8236s] **optDesign ... cpu = 1:01:24, real = 0:28:59, mem = 2894.9M, totSessionCpu=2:17:16 **
[03/23 19:20:49   8236s]   Timing/DRV Snapshot: (TGT)
[03/23 19:20:49   8236s]      Weighted WNS: -3.970
[03/23 19:20:49   8236s]       All  PG WNS: -3.971
[03/23 19:20:49   8236s]       High PG WNS: -3.971
[03/23 19:20:49   8236s]       All  PG TNS: -186.614
[03/23 19:20:49   8236s]       High PG TNS: -119.234
[03/23 19:20:49   8236s]       Low  PG TNS: -94.302
[03/23 19:20:49   8236s]          Tran DRV: 40 (40)
[03/23 19:20:49   8236s]           Cap DRV: 36 (36)
[03/23 19:20:49   8236s]        Fanout DRV: 0 (16)
[03/23 19:20:49   8236s]            Glitch: 0 (0)
[03/23 19:20:49   8236s]    Category Slack: { [L, -3.971] [H, -3.971] }
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s] Checking setup slack degradation ...
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s] Recovery Manager:
[03/23 19:20:49   8236s]   Low  Effort WNS Jump: 3.218 (REF: -0.753, TGT: -3.971, Threshold: 0.150) - Trigger
[03/23 19:20:49   8236s]   High Effort WNS Jump: 3.218 (REF: -0.753, TGT: -3.971, Threshold: 0.075) - Trigger
[03/23 19:20:49   8236s]   Low  Effort TNS Jump: 175.859 (REF: -10.755, TGT: -186.614, Threshold: 10.000) - Trigger
[03/23 19:20:49   8236s]   High Effort TNS Jump: 108.479 (REF: -10.755, TGT: -119.234, Threshold: 5.000) - Trigger
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s] Checking DRV degradation...
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s] Recovery Manager:
[03/23 19:20:49   8236s]     Tran DRV degradation : 40 (0 -> 40, Margin 10) - Trigger
[03/23 19:20:49   8236s]      Cap DRV degradation : 36 (0 -> 36, Margin 10) - Trigger
[03/23 19:20:49   8236s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 19:20:49   8236s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s] **INFO: Triggering DRV recovery as drv degraded beyond margin
[03/23 19:20:49   8236s] Begin: GigaOpt DRV Optimization
[03/23 19:20:49   8236s] Glitch fixing enabled
[03/23 19:20:49   8236s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -legalOnly -isRecovery -maxLocalDensity 1.0 -numThreads 6  -glitch -max_len -useAllActiveSetupViews -noTimingDegradeAllowed
[03/23 19:20:49   8236s] *** DrvOpt #3 [begin] (optDesign #3) : totSession cpu/real = 2:17:16.3/1:17:06.5 (1.8), mem = 4108.8M
[03/23 19:20:49   8236s] Info: 22 clock nets excluded from IPO operation.
[03/23 19:20:49   8236s] End AAE Lib Interpolated Model. (MEM=4108.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:20:49   8236s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.28
[03/23 19:20:49   8236s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 19:20:49   8236s] ### Creating PhyDesignMc. totSessionCpu=2:17:16 mem=4108.8M
[03/23 19:20:49   8236s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 19:20:49   8236s] OPERPROF: Starting DPlace-Init at level 1, MEM:4108.8M, EPOCH TIME: 1679613649.120439
[03/23 19:20:49   8236s] Processing tracks to init pin-track alignment.
[03/23 19:20:49   8236s] z: 2, totalTracks: 1
[03/23 19:20:49   8236s] z: 4, totalTracks: 1
[03/23 19:20:49   8236s] z: 6, totalTracks: 1
[03/23 19:20:49   8236s] z: 8, totalTracks: 1
[03/23 19:20:49   8236s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 19:20:49   8236s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4108.8M, EPOCH TIME: 1679613649.125274
[03/23 19:20:49   8236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:49   8236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:20:49   8236s] 
[03/23 19:20:49   8236s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 19:20:49   8236s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.019, MEM:4110.3M, EPOCH TIME: 1679613649.144579
[03/23 19:20:49   8236s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4110.3M, EPOCH TIME: 1679613649.144674
[03/23 19:20:49   8236s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:4110.3M, EPOCH TIME: 1679613649.147186
[03/23 19:20:49   8236s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4110.3MB).
[03/23 19:20:49   8236s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:4110.3M, EPOCH TIME: 1679613649.147797
[03/23 19:20:49   8236s] TotalInstCnt at PhyDesignMc Initialization: 2849
[03/23 19:20:49   8236s] ### Creating PhyDesignMc, finished. totSessionCpu=2:17:16 mem=4110.3M
[03/23 19:20:49   8236s] ### Creating RouteCongInterface, started
[03/23 19:20:49   8236s] ### Creating RouteCongInterface, finished
[03/23 19:20:49   8236s] DRV pessimism of 0.00% is used for tran, 0.00% for cap, 0.00% for fanout, on top of margin 10.00%
[03/23 19:20:49   8236s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 19:20:49   8236s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 19:20:49   8236s] [GPS-DRV] maxDensity (design): 0.95
[03/23 19:20:49   8236s] [GPS-DRV] maxLocalDensity: 1
[03/23 19:20:49   8236s] [GPS-DRV] isLegalOnly: 1
[03/23 19:20:49   8236s] [GPS-DRV] useAllActiveSetupViews: 1
[03/23 19:20:49   8236s] [GPS-DRV] MaintainWNS: 1
[03/23 19:20:49   8236s] [GPS-DRV] All active and enabled setup views
[03/23 19:20:49   8236s] [GPS-DRV]     setupAnalysis
[03/23 19:20:49   8236s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 19:20:49   8236s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 19:20:49   8236s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 19:20:49   8236s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 19:20:49   8236s] [GPS-DRV] timing-driven DRV settings
[03/23 19:20:49   8236s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 19:20:49   8236s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4268.6M, EPOCH TIME: 1679613649.463877
[03/23 19:20:49   8236s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4268.6M, EPOCH TIME: 1679613649.464001
[03/23 19:20:49   8236s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 19:20:49   8236s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 19:20:49   8236s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 19:20:49   8236s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 19:20:49   8236s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 19:20:49   8236s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 19:20:49   8236s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 19:20:49   8236s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 19:20:49   8236s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 19:20:49   8236s] Info: violation cost 211.745422 (cap = 51.143620, tran = 160.018936, len = 0.582840, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 19:20:49   8236s] |    45|   124|    -3.06|    37|    37|    -0.24|     0|     0|     7|     7|     0|     0|    -3.92|  -186.61|       0|       0|       0| 44.68%|          |         |
[03/23 19:20:50   8239s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 19:20:50   8239s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 19:20:50   8239s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 19:20:50   8239s] Info: violation cost 10.954564 (cap = 1.758377, tran = 9.196187, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 19:20:50   8239s] |     2|     6|    -1.43|     2|     2|    -0.07|     0|     0|     0|     0|     0|     0|    -2.14|   -54.81|      26|      10|      19| 45.25%| 0:00:01.0|  4475.2M|
[03/23 19:20:50   8239s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 19:20:50   8239s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 19:20:50   8239s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 19:20:50   8239s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -2.14|   -45.81|       0|       0|       2| 45.26%| 0:00:00.0|  4475.2M|
[03/23 19:20:50   8239s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 19:20:50   8239s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 19:20:50   8239s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 19:20:50   8240s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -2.14|   -45.81|       0|       0|       0| 45.26%| 0:00:00.0|  4475.2M|
[03/23 19:20:50   8240s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 19:20:50   8240s] 
[03/23 19:20:50   8240s] *** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:01.0 mem=4475.2M) ***
[03/23 19:20:50   8240s] 
[03/23 19:20:50   8240s] Begin: glitch net info
[03/23 19:20:50   8240s] glitch slack range: number of glitch nets
[03/23 19:20:50   8240s] glitch slack < -0.32 : 0
[03/23 19:20:50   8240s] -0.32 < glitch slack < -0.28 : 0
[03/23 19:20:50   8240s] -0.28 < glitch slack < -0.24 : 0
[03/23 19:20:50   8240s] -0.24 < glitch slack < -0.2 : 0
[03/23 19:20:50   8240s] -0.2 < glitch slack < -0.16 : 0
[03/23 19:20:50   8240s] -0.16 < glitch slack < -0.12 : 0
[03/23 19:20:50   8240s] -0.12 < glitch slack < -0.08 : 0
[03/23 19:20:50   8240s] -0.08 < glitch slack < -0.04 : 0
[03/23 19:20:50   8240s] -0.04 < glitch slack : 0
[03/23 19:20:50   8240s] End: glitch net info
[03/23 19:20:50   8240s] Total-nets :: 2952, Stn-nets :: 63, ratio :: 2.13415 %, Total-len 240306, Stn-len 19655.6
[03/23 19:20:50   8240s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4315.3M, EPOCH TIME: 1679613650.438079
[03/23 19:20:50   8240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2885).
[03/23 19:20:50   8240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:50   8240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:50   8240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:50   8240s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.048, REAL:0.036, MEM:4020.1M, EPOCH TIME: 1679613650.473642
[03/23 19:20:50   8240s] TotalInstCnt at PhyDesignMc Destruction: 2885
[03/23 19:20:50   8240s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.28
[03/23 19:20:50   8240s] *** DrvOpt #3 [finish] (optDesign #3) : cpu/real = 0:00:03.8/0:00:01.4 (2.8), totSession cpu/real = 2:17:20.1/1:17:07.9 (1.8), mem = 4020.1M
[03/23 19:20:50   8240s] 
[03/23 19:20:50   8240s] =============================================================================================
[03/23 19:20:50   8240s]  Step TAT Report : DrvOpt #3 / optDesign #3                                     21.14-s109_1
[03/23 19:20:50   8240s] =============================================================================================
[03/23 19:20:50   8240s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 19:20:50   8240s] ---------------------------------------------------------------------------------------------
[03/23 19:20:50   8240s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 19:20:50   8240s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:20:50   8240s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 19:20:50   8240s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:20:50   8240s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 19:20:50   8240s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:20:50   8240s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:03.3    3.5
[03/23 19:20:50   8240s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.4 % )     0:00:00.6 /  0:00:02.8    4.6
[03/23 19:20:50   8240s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:20:50   8240s] [ OptEval                ]      3   0:00:00.5  (  35.7 % )     0:00:00.5 /  0:00:02.5    5.1
[03/23 19:20:50   8240s] [ OptCommit              ]      3   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 19:20:50   8240s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.3    3.8
[03/23 19:20:50   8240s] [ IncrDelayCalc          ]     30   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.3    4.3
[03/23 19:20:50   8240s] [ AAESlewUpdate          ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    2.8
[03/23 19:20:50   8240s] [ DrvFindVioNets         ]      4   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    3.4
[03/23 19:20:50   8240s] [ DrvComputeSummary      ]      4   0:00:00.2  (  17.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 19:20:50   8240s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:20:50   8240s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    2.8
[03/23 19:20:50   8240s] [ MISC                   ]          0:00:00.3  (  24.3 % )     0:00:00.3 /  0:00:00.4    1.1
[03/23 19:20:50   8240s] ---------------------------------------------------------------------------------------------
[03/23 19:20:50   8240s]  DrvOpt #3 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:03.8    2.8
[03/23 19:20:50   8240s] ---------------------------------------------------------------------------------------------
[03/23 19:20:50   8240s] 
[03/23 19:20:50   8240s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 19:20:50   8240s] End: GigaOpt DRV Optimization
[03/23 19:20:50   8240s] **optDesign ... cpu = 1:01:28, real = 0:29:00, mem = 2917.6M, totSessionCpu=2:17:20 **
[03/23 19:20:50   8240s]   Timing/DRV Snapshot: (TGT)
[03/23 19:20:50   8240s]      Weighted WNS: -2.193
[03/23 19:20:50   8240s]       All  PG WNS: -2.193
[03/23 19:20:50   8240s]       High PG WNS: -2.193
[03/23 19:20:50   8240s]       All  PG TNS: -45.809
[03/23 19:20:50   8240s]       High PG TNS: -30.894
[03/23 19:20:50   8240s]       Low  PG TNS: -17.901
[03/23 19:20:50   8240s]          Tran DRV: 0 (0)
[03/23 19:20:50   8240s]           Cap DRV: 0 (0)
[03/23 19:20:50   8240s]        Fanout DRV: 0 (16)
[03/23 19:20:50   8240s]            Glitch: 0 (0)
[03/23 19:20:50   8240s]    Category Slack: { [L, -2.193] [H, -2.193] }
[03/23 19:20:50   8240s] 
[03/23 19:20:50   8240s] Checking setup slack degradation ...
[03/23 19:20:50   8240s] 
[03/23 19:20:50   8240s] Recovery Manager:
[03/23 19:20:50   8240s]   Low  Effort WNS Jump: 1.441 (REF: -0.753, TGT: -2.193, Threshold: 0.150) - Trigger
[03/23 19:20:50   8240s]   High Effort WNS Jump: 1.441 (REF: -0.753, TGT: -2.193, Threshold: 0.075) - Trigger
[03/23 19:20:50   8240s]   Low  Effort TNS Jump: 35.053 (REF: -10.755, TGT: -45.809, Threshold: 10.000) - Trigger
[03/23 19:20:50   8240s]   High Effort TNS Jump: 20.138 (REF: -10.755, TGT: -30.894, Threshold: 5.000) - Skip
[03/23 19:20:50   8240s] 
[03/23 19:20:50   8240s] Begin: GigaOpt WNS recovery
[03/23 19:20:50   8240s] Begin: GigaOpt Optimization in WNS mode (Recovery)
[03/23 19:20:50   8240s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -postEco -nativePathGroupFlow -categoryTargetSlacks {  0 -7526 1 -7526 }
[03/23 19:20:50   8240s] Info: 22 clock nets excluded from IPO operation.
[03/23 19:20:50   8240s] End AAE Lib Interpolated Model. (MEM=4152.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:20:50   8240s] *** WnsOpt #2 [begin] (optDesign #3) : totSession cpu/real = 2:17:20.2/1:17:07.9 (1.8), mem = 4152.9M
[03/23 19:20:50   8240s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.29
[03/23 19:20:50   8240s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 19:20:50   8240s] ### Creating PhyDesignMc. totSessionCpu=2:17:20 mem=4152.9M
[03/23 19:20:50   8240s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 19:20:50   8240s] OPERPROF: Starting DPlace-Init at level 1, MEM:4152.9M, EPOCH TIME: 1679613650.553099
[03/23 19:20:50   8240s] Processing tracks to init pin-track alignment.
[03/23 19:20:50   8240s] z: 2, totalTracks: 1
[03/23 19:20:50   8240s] z: 4, totalTracks: 1
[03/23 19:20:50   8240s] z: 6, totalTracks: 1
[03/23 19:20:50   8240s] z: 8, totalTracks: 1
[03/23 19:20:50   8240s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 19:20:50   8240s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4152.9M, EPOCH TIME: 1679613650.558209
[03/23 19:20:50   8240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:50   8240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:20:50   8240s] 
[03/23 19:20:50   8240s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:20:50   8240s] 
[03/23 19:20:50   8240s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 19:20:50   8240s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:4154.4M, EPOCH TIME: 1679613650.583982
[03/23 19:20:50   8240s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4154.4M, EPOCH TIME: 1679613650.584093
[03/23 19:20:50   8240s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:4154.4M, EPOCH TIME: 1679613650.586872
[03/23 19:20:50   8240s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4154.4MB).
[03/23 19:20:50   8240s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.035, MEM:4154.4M, EPOCH TIME: 1679613650.588075
[03/23 19:20:50   8240s] TotalInstCnt at PhyDesignMc Initialization: 2885
[03/23 19:20:50   8240s] ### Creating PhyDesignMc, finished. totSessionCpu=2:17:20 mem=4154.4M
[03/23 19:20:50   8240s] ### Creating RouteCongInterface, started
[03/23 19:20:50   8240s] ### Creating RouteCongInterface, finished
[03/23 19:20:51   8240s] *info: 22 clock nets excluded
[03/23 19:20:51   8240s] *info: 1 no-driver net excluded.
[03/23 19:20:51   8240s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.137045.5
[03/23 19:20:51   8240s] PathGroup :  reg2reg  TargetSlack : -0.7026 
[03/23 19:20:51   8240s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 19:20:51   8240s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 19:20:51   8240s] ** GigaOpt Optimizer WNS Slack -2.143 TNS Slack -45.809 Density 45.26
[03/23 19:20:51   8240s] Optimizer WNS Pass 0
[03/23 19:20:51   8240s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.832|-17.901|
|reg2reg   |-2.143|-30.894|
|HEPG      |-2.143|-30.894|
|All Paths |-2.143|-45.809|
+----------+------+-------+

[03/23 19:20:51   8240s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4331.8M, EPOCH TIME: 1679613651.155093
[03/23 19:20:51   8240s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4331.8M, EPOCH TIME: 1679613651.155253
[03/23 19:20:51   8240s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 19:20:51   8241s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 19:20:51   8241s] Active Path Group: reg2reg  
[03/23 19:20:51   8241s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 19:20:51   8241s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 19:20:51   8241s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 19:20:51   8241s] |  -2.143|   -2.143| -30.894|  -45.809|   45.26%|   0:00:00.0| 4331.8M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:51   8241s] |  -1.969|   -1.969| -30.678|  -45.592|   45.28%|   0:00:00.0| 4459.8M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:51   8241s] |  -1.869|   -1.869| -30.093|  -45.008|   45.30%|   0:00:00.0| 4470.9M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:51   8242s] |  -1.832|   -1.832| -29.799|  -44.714|   45.31%|   0:00:00.0| 4477.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:51   8242s] |  -1.705|   -1.705| -29.587|  -44.501|   45.35%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:52   8243s] |  -1.692|   -1.692| -29.543|  -44.458|   45.35%|   0:00:01.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:52   8243s] |  -1.656|   -1.656| -29.292|  -44.207|   45.36%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:52   8244s] |  -1.562|   -1.562| -28.655|  -43.570|   45.40%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:52   8245s] |  -1.536|   -1.536| -28.427|  -43.342|   45.42%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:52   8245s] |  -1.505|   -1.505| -28.235|  -43.150|   45.49%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:53   8246s] |  -1.467|   -1.467| -28.194|  -43.109|   45.52%|   0:00:01.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:53   8246s] |  -1.416|   -1.416| -28.143|  -43.058|   45.62%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:53   8246s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 19:20:53   8246s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 19:20:53   8246s] |  -1.388|   -1.388| -27.892|  -42.807|   45.67%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:53   8247s] |  -1.357|   -1.357| -27.814|  -42.729|   45.68%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:53   8247s] |  -1.342|   -1.342| -27.727|  -42.642|   45.68%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:53   8247s] |  -1.334|   -1.334| -27.719|  -42.633|   45.69%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:53   8247s] |  -1.321|   -1.321| -27.680|  -42.595|   45.70%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:53   8248s] |  -1.276|   -1.276| -27.646|  -42.561|   45.73%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:53   8248s] |  -1.268|   -1.268| -27.639|  -42.554|   45.74%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:54   8250s] |  -1.255|   -1.255| -27.587|  -42.502|   45.75%|   0:00:01.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:54   8251s] |  -1.226|   -1.226| -27.559|  -42.473|   45.75%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:54   8252s] |  -1.218|   -1.218| -27.550|  -42.465|   45.75%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:55   8253s] |  -1.199|   -1.199| -27.531|  -42.446|   45.75%|   0:00:01.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:55   8254s] |  -1.182|   -1.182| -27.513|  -42.427|   45.72%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 19:20:55   8254s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 19:20:55   8254s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 19:20:55   8257s] |  -1.172|   -1.172| -27.439|  -42.354|   45.69%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:56   8258s] |  -1.156|   -1.156| -27.423|  -42.338|   45.69%|   0:00:01.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:56   8258s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 19:20:56   8258s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 19:20:56   8261s] |  -1.135|   -1.135| -26.886|  -41.800|   45.68%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:57   8263s] |  -1.125|   -1.125| -26.869|  -41.783|   45.67%|   0:00:01.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:57   8265s] |  -1.122|   -1.122| -26.865|  -41.780|   45.67%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:58   8267s] |  -1.120|   -1.120| -26.856|  -41.771|   45.67%|   0:00:01.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:58   8270s] |  -1.112|   -1.112| -26.766|  -41.681|   45.65%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:59   8271s] |  -1.109|   -1.109| -26.763|  -41.678|   45.65%|   0:00:01.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:59   8273s] |  -1.107|   -1.107| -26.760|  -41.675|   45.65%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:20:59   8275s] |  -1.107|   -1.107| -26.759|  -41.674|   45.66%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:21:01   8280s] |  -1.105|   -1.105| -26.752|  -41.667|   45.66%|   0:00:02.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:21:01   8284s] |  -1.105|   -1.105| -26.752|  -41.666|   45.66%|   0:00:00.0| 4483.1M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:21:01   8284s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 19:21:01   8284s] 
[03/23 19:21:01   8284s] *** Finish Core Optimize Step (cpu=0:00:43.6 real=0:00:10.0 mem=4483.1M) ***
[03/23 19:21:01   8284s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 19:21:01   8284s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 19:21:01   8284s]   Timing Snapshot: (TGT)
[03/23 19:21:01   8284s]      Weighted WNS: -1.155
[03/23 19:21:01   8284s]       All  PG WNS: -1.155
[03/23 19:21:01   8284s]       High PG WNS: -1.155
[03/23 19:21:01   8284s]       All  PG TNS: -41.666
[03/23 19:21:01   8284s]       High PG TNS: -26.752
[03/23 19:21:01   8284s]       Low  PG TNS: -17.778
[03/23 19:21:01   8284s]    Category Slack: { [L, -1.155] [H, -1.155] }
[03/23 19:21:01   8284s] 
[03/23 19:21:01   8284s] Checking setup slack degradation ...
[03/23 19:21:01   8284s] 
[03/23 19:21:01   8284s] Recovery Manager:
[03/23 19:21:01   8284s]   Low  Effort WNS Jump: 0.402 (REF: -0.753, TGT: -1.155, Threshold: 0.150) - Trigger
[03/23 19:21:01   8284s]   High Effort WNS Jump: 0.402 (REF: -0.753, TGT: -1.155, Threshold: 0.075) - Trigger
[03/23 19:21:01   8284s]   Low  Effort TNS Jump: 30.911 (REF: -10.755, TGT: -41.666, Threshold: 10.000) - Trigger
[03/23 19:21:01   8284s]   High Effort TNS Jump: 15.996 (REF: -10.755, TGT: -26.752, Threshold: 5.000) - Skip
[03/23 19:21:01   8284s] 
[03/23 19:21:01   8284s] Active Path Group: default 
[03/23 19:21:01   8284s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 19:21:02   8284s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 19:21:02   8284s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 19:21:02   8284s] |  -0.832|   -1.105| -17.778|  -41.666|   45.66%|   0:00:01.0| 4483.1M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 19:21:02   8284s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 19:21:02   8285s] |  -0.715|   -1.105| -16.589|  -41.034|   45.70%|   0:00:00.0| 4521.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 19:21:02   8285s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 19:21:02   8286s] |  -0.691|   -1.105| -16.420|  -40.850|   45.73%|   0:00:00.0| 4521.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 19:21:02   8286s] |        |         |        |         |         |            |        |             |         | _r_REG534_S1/D                                     |
[03/23 19:21:02   8286s] |  -0.691|   -1.105| -16.420|  -40.850|   45.73%|   0:00:00.0| 4521.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 19:21:02   8286s] |        |         |        |         |         |            |        |             |         | _r_REG534_S1/D                                     |
[03/23 19:21:02   8286s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 19:21:02   8286s] 
[03/23 19:21:02   8286s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=4521.2M) ***
[03/23 19:21:02   8286s] 
[03/23 19:21:02   8286s] *** Finished Optimize Step Cumulative (cpu=0:00:45.4 real=0:00:11.0 mem=4521.2M) ***
[03/23 19:21:02   8286s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.691|-16.420|
|reg2reg   |-1.105|-26.448|
|HEPG      |-1.105|-26.448|
|All Paths |-1.105|-40.850|
+----------+------+-------+

[03/23 19:21:02   8286s] ** GigaOpt Optimizer WNS Slack -1.105 TNS Slack -40.850 Density 45.73
[03/23 19:21:02   8286s] Update Timing Windows (Threshold 0.023) ...
[03/23 19:21:02   8286s] Re Calculate Delays on 69 Nets
[03/23 19:21:02   8286s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 19:21:02   8286s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.691|-16.427|
|reg2reg   |-1.105|-26.703|
|HEPG      |-1.105|-26.703|
|All Paths |-1.105|-41.112|
+----------+------+-------+

[03/23 19:21:02   8286s] 
[03/23 19:21:02   8286s] *** Finish Post Route Setup Fixing (cpu=0:00:45.8 real=0:00:11.0 mem=4521.2M) ***
[03/23 19:21:02   8286s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.137045.5
[03/23 19:21:02   8286s] Total-nets :: 2965, Stn-nets :: 94, ratio :: 3.17032 %, Total-len 240332, Stn-len 26985.8
[03/23 19:21:02   8286s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4361.4M, EPOCH TIME: 1679613662.524749
[03/23 19:21:02   8286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2898).
[03/23 19:21:02   8286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:02   8286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:02   8286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:02   8286s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.042, REAL:0.031, MEM:4030.2M, EPOCH TIME: 1679613662.555902
[03/23 19:21:02   8286s] TotalInstCnt at PhyDesignMc Destruction: 2898
[03/23 19:21:02   8286s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.29
[03/23 19:21:02   8286s] *** WnsOpt #2 [finish] (optDesign #3) : cpu/real = 0:00:46.4/0:00:12.0 (3.9), totSession cpu/real = 2:18:06.6/1:17:19.9 (1.8), mem = 4030.2M
[03/23 19:21:02   8286s] 
[03/23 19:21:02   8286s] =============================================================================================
[03/23 19:21:02   8286s]  Step TAT Report : WnsOpt #2 / optDesign #3                                     21.14-s109_1
[03/23 19:21:02   8286s] =============================================================================================
[03/23 19:21:02   8286s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 19:21:02   8286s] ---------------------------------------------------------------------------------------------
[03/23 19:21:02   8286s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 19:21:02   8286s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:21:02   8286s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 19:21:02   8286s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:21:02   8286s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 19:21:02   8286s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:21:02   8286s] [ TransformInit          ]      1   0:00:00.5  (   4.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/23 19:21:02   8286s] [ OptimizationStep       ]      2   0:00:00.1  (   0.6 % )     0:00:11.2 /  0:00:45.4    4.1
[03/23 19:21:02   8286s] [ OptSingleIteration     ]     54   0:00:00.1  (   0.8 % )     0:00:11.1 /  0:00:45.3    4.1
[03/23 19:21:02   8286s] [ OptGetWeight           ]     54   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 19:21:02   8286s] [ OptEval                ]     54   0:00:10.1  (  84.5 % )     0:00:10.1 /  0:00:43.8    4.3
[03/23 19:21:02   8286s] [ OptCommit              ]     54   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 19:21:02   8286s] [ PostCommitDelayUpdate  ]     55   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.4    1.7
[03/23 19:21:02   8286s] [ IncrDelayCalc          ]    262   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.4    1.9
[03/23 19:21:02   8286s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.3
[03/23 19:21:02   8286s] [ SetupOptGetWorkingSet  ]    116   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.3    2.3
[03/23 19:21:02   8286s] [ SetupOptGetActiveNode  ]    116   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:21:02   8286s] [ SetupOptSlackGraph     ]     54   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[03/23 19:21:02   8286s] [ IncrTimingUpdate       ]     58   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.5    1.9
[03/23 19:21:02   8286s] [ MISC                   ]          0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.3    1.8
[03/23 19:21:02   8286s] ---------------------------------------------------------------------------------------------
[03/23 19:21:02   8286s]  WnsOpt #2 TOTAL                    0:00:12.0  ( 100.0 % )     0:00:12.0 /  0:00:46.4    3.9
[03/23 19:21:02   8286s] ---------------------------------------------------------------------------------------------
[03/23 19:21:02   8286s] 
[03/23 19:21:02   8286s] Running refinePlace -preserveRouting true -hardFence false
[03/23 19:21:02   8286s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4030.2M, EPOCH TIME: 1679613662.558373
[03/23 19:21:02   8286s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4030.2M, EPOCH TIME: 1679613662.558467
[03/23 19:21:02   8286s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4030.2M, EPOCH TIME: 1679613662.558590
[03/23 19:21:02   8286s] Processing tracks to init pin-track alignment.
[03/23 19:21:02   8286s] z: 2, totalTracks: 1
[03/23 19:21:02   8286s] z: 4, totalTracks: 1
[03/23 19:21:02   8286s] z: 6, totalTracks: 1
[03/23 19:21:02   8286s] z: 8, totalTracks: 1
[03/23 19:21:02   8286s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 19:21:02   8286s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4030.2M, EPOCH TIME: 1679613662.563124
[03/23 19:21:02   8286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:02   8286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:02   8286s] 
[03/23 19:21:02   8286s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:21:02   8286s] 
[03/23 19:21:02   8286s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 19:21:02   8286s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.027, REAL:0.027, MEM:4030.9M, EPOCH TIME: 1679613662.589869
[03/23 19:21:02   8286s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4030.9M, EPOCH TIME: 1679613662.590009
[03/23 19:21:02   8286s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:4030.9M, EPOCH TIME: 1679613662.593219
[03/23 19:21:02   8286s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4030.9MB).
[03/23 19:21:02   8286s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.036, REAL:0.036, MEM:4030.9M, EPOCH TIME: 1679613662.594191
[03/23 19:21:02   8286s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.036, REAL:0.036, MEM:4030.9M, EPOCH TIME: 1679613662.594286
[03/23 19:21:02   8286s] TDRefine: refinePlace mode is spiral
[03/23 19:21:02   8286s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.18
[03/23 19:21:02   8286s] OPERPROF:   Starting RefinePlace at level 2, MEM:4030.9M, EPOCH TIME: 1679613662.594441
[03/23 19:21:02   8286s] *** Starting refinePlace (2:18:07 mem=4030.9M) ***
[03/23 19:21:02   8286s] Total net bbox length = 9.119e+04 (2.739e+04 6.380e+04) (ext = 4.922e+03)
[03/23 19:21:02   8286s] 
[03/23 19:21:02   8286s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:21:02   8286s] (I)      Default pattern map key = PE_top_default.
[03/23 19:21:02   8286s] (I)      Default pattern map key = PE_top_default.
[03/23 19:21:02   8286s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4030.9M, EPOCH TIME: 1679613662.603378
[03/23 19:21:02   8286s] Starting refinePlace ...
[03/23 19:21:02   8286s] (I)      Default pattern map key = PE_top_default.
[03/23 19:21:02   8286s] One DDP V2 for no tweak run.
[03/23 19:21:02   8286s] (I)      Default pattern map key = PE_top_default.
[03/23 19:21:02   8286s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4094.9M, EPOCH TIME: 1679613662.619458
[03/23 19:21:02   8286s] DDP initSite1 nrRow 135 nrJob 135
[03/23 19:21:02   8286s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4094.9M, EPOCH TIME: 1679613662.619665
[03/23 19:21:02   8286s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4094.9M, EPOCH TIME: 1679613662.619873
[03/23 19:21:02   8286s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4094.9M, EPOCH TIME: 1679613662.619961
[03/23 19:21:02   8286s] DDP markSite nrRow 135 nrJob 135
[03/23 19:21:02   8286s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:4094.9M, EPOCH TIME: 1679613662.620216
[03/23 19:21:02   8286s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4094.9M, EPOCH TIME: 1679613662.620300
[03/23 19:21:02   8286s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 19:21:02   8286s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4030.9MB) @(2:18:07 - 2:18:07).
[03/23 19:21:02   8286s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 19:21:02   8286s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 19:21:02   8286s] 
[03/23 19:21:02   8286s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 19:21:02   8286s] Move report: legalization moves 38 insts, mean move: 3.01 um, max move: 8.80 um spiral
[03/23 19:21:02   8286s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U141): (45.40, 187.00) --> (50.60, 183.40)
[03/23 19:21:02   8286s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 19:21:02   8286s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 19:21:02   8286s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4046.2MB) @(2:18:07 - 2:18:07).
[03/23 19:21:02   8286s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 19:21:02   8286s] Move report: Detail placement moves 38 insts, mean move: 3.01 um, max move: 8.80 um 
[03/23 19:21:02   8286s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U141): (45.40, 187.00) --> (50.60, 183.40)
[03/23 19:21:02   8286s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4046.2MB
[03/23 19:21:02   8286s] Statistics of distance of Instance movement in refine placement:
[03/23 19:21:02   8286s]   maximum (X+Y) =         8.80 um
[03/23 19:21:02   8286s]   inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U141) with max move: (45.4, 187) -> (50.6, 183.4)
[03/23 19:21:02   8286s]   mean    (X+Y) =         3.01 um
[03/23 19:21:02   8286s] Summary Report:
[03/23 19:21:02   8286s] Instances move: 38 (out of 2878 movable)
[03/23 19:21:02   8286s] Instances flipped: 0
[03/23 19:21:02   8286s] Mean displacement: 3.01 um
[03/23 19:21:02   8286s] Max displacement: 8.80 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U141) (45.4, 187) -> (50.6, 183.4)
[03/23 19:21:02   8286s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: OAI21X1TR
[03/23 19:21:02   8286s] Total instances moved : 38
[03/23 19:21:02   8286s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.205, REAL:0.129, MEM:4046.2M, EPOCH TIME: 1679613662.732396
[03/23 19:21:02   8286s] Total net bbox length = 9.128e+04 (2.743e+04 6.385e+04) (ext = 4.922e+03)
[03/23 19:21:02   8286s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4046.2MB
[03/23 19:21:02   8286s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4046.2MB) @(2:18:07 - 2:18:07).
[03/23 19:21:02   8286s] *** Finished refinePlace (2:18:07 mem=4046.2M) ***
[03/23 19:21:02   8286s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.18
[03/23 19:21:02   8286s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.215, REAL:0.139, MEM:4046.2M, EPOCH TIME: 1679613662.733464
[03/23 19:21:02   8286s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4046.2M, EPOCH TIME: 1679613662.733544
[03/23 19:21:02   8286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2898).
[03/23 19:21:02   8286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:02   8286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:02   8286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:02   8286s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.031, REAL:0.022, MEM:4031.2M, EPOCH TIME: 1679613662.755461
[03/23 19:21:02   8286s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.283, REAL:0.197, MEM:4031.2M, EPOCH TIME: 1679613662.755642
[03/23 19:21:02   8286s] End: GigaOpt Optimization in WNS mode
[03/23 19:21:02   8286s] End: GigaOpt WNS recovery
[03/23 19:21:02   8286s] Running post route harden opt
[03/23 19:21:02   8286s] Begin: GigaOpt harden opt (Recovery)
[03/23 19:21:02   8286s] GigaOpt Checkpoint: Internal hardenOpt -maxLocalDensity 1.0 -numThreads 6 -postRoute -nativePathGroupFlow -skipLowEffortCategoryOptimization
[03/23 19:21:02   8286s] Info: 22 clock nets excluded from IPO operation.
[03/23 19:21:02   8286s] End AAE Lib Interpolated Model. (MEM=4031.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:21:02   8286s] *** HardenOpt #1 [begin] (optDesign #3) : totSession cpu/real = 2:18:06.9/1:17:20.2 (1.8), mem = 4031.3M
[03/23 19:21:02   8286s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.30
[03/23 19:21:02   8286s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 19:21:02   8286s] ### Creating PhyDesignMc. totSessionCpu=2:18:07 mem=4031.3M
[03/23 19:21:02   8286s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 19:21:02   8286s] OPERPROF: Starting DPlace-Init at level 1, MEM:4031.3M, EPOCH TIME: 1679613662.781188
[03/23 19:21:02   8286s] Processing tracks to init pin-track alignment.
[03/23 19:21:02   8286s] z: 2, totalTracks: 1
[03/23 19:21:02   8286s] z: 4, totalTracks: 1
[03/23 19:21:02   8286s] z: 6, totalTracks: 1
[03/23 19:21:02   8286s] z: 8, totalTracks: 1
[03/23 19:21:02   8286s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 19:21:02   8286s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4031.3M, EPOCH TIME: 1679613662.785995
[03/23 19:21:02   8286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:02   8286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:02   8286s] 
[03/23 19:21:02   8286s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:21:02   8286s] 
[03/23 19:21:02   8286s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 19:21:02   8286s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.023, MEM:4031.3M, EPOCH TIME: 1679613662.808642
[03/23 19:21:02   8286s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4031.3M, EPOCH TIME: 1679613662.808740
[03/23 19:21:02   8286s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:4031.3M, EPOCH TIME: 1679613662.811363
[03/23 19:21:02   8286s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4031.3MB).
[03/23 19:21:02   8286s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.031, MEM:4031.3M, EPOCH TIME: 1679613662.811989
[03/23 19:21:02   8286s] TotalInstCnt at PhyDesignMc Initialization: 2898
[03/23 19:21:02   8286s] ### Creating PhyDesignMc, finished. totSessionCpu=2:18:07 mem=4031.3M
[03/23 19:21:02   8286s] ### Creating RouteCongInterface, started
[03/23 19:21:02   8287s] ### Creating RouteCongInterface, finished
[03/23 19:21:03   8287s] *info: 22 clock nets excluded
[03/23 19:21:03   8287s] *info: 1 no-driver net excluded.
[03/23 19:21:03   8287s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4325.2M, EPOCH TIME: 1679613663.212583
[03/23 19:21:03   8287s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4325.2M, EPOCH TIME: 1679613663.212795
[03/23 19:21:03   8287s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 19:21:03   8287s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 19:21:03   8287s] Active Path Group: reg2reg  
[03/23 19:21:03   8287s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 19:21:03   8287s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 19:21:03   8287s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 19:21:03   8287s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 19:21:03   8287s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 19:21:03   8287s] |  -1.105|   -1.105| -26.703|  -41.112|   45.73%|   0:00:00.0| 4325.2M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 19:21:03   8287s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 19:21:03   8287s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 19:21:03   8287s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 19:21:03   8287s] 
[03/23 19:21:03   8287s] *** Finish post-Route Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4485.1M) ***
[03/23 19:21:03   8287s] 
[03/23 19:21:03   8287s] *** Finish post-Route Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=4485.1M) ***
[03/23 19:21:03   8287s] Total-nets :: 2967, Stn-nets :: 98, ratio :: 3.303 %, Total-len 240332, Stn-len 28662.5
[03/23 19:21:03   8287s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4325.3M, EPOCH TIME: 1679613663.414721
[03/23 19:21:03   8287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2900).
[03/23 19:21:03   8287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8287s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.030, MEM:4033.0M, EPOCH TIME: 1679613663.444280
[03/23 19:21:03   8287s] TotalInstCnt at PhyDesignMc Destruction: 2900
[03/23 19:21:03   8287s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.30
[03/23 19:21:03   8287s] *** HardenOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.7 (1.2), totSession cpu/real = 2:18:07.7/1:17:20.8 (1.8), mem = 4033.0M
[03/23 19:21:03   8287s] 
[03/23 19:21:03   8287s] =============================================================================================
[03/23 19:21:03   8287s]  Step TAT Report : HardenOpt #1 / optDesign #3                                  21.14-s109_1
[03/23 19:21:03   8287s] =============================================================================================
[03/23 19:21:03   8287s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 19:21:03   8287s] ---------------------------------------------------------------------------------------------
[03/23 19:21:03   8287s] [ SlackTraversorInit     ]      2   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 19:21:03   8287s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:21:03   8287s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 19:21:03   8287s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:21:03   8287s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 19:21:03   8287s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:21:03   8287s] [ TransformInit          ]      1   0:00:00.3  (  51.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 19:21:03   8287s] [ OptimizationStep       ]      1   0:00:00.0  (   3.8 % )     0:00:00.2 /  0:00:00.3    2.0
[03/23 19:21:03   8287s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.3    2.5
[03/23 19:21:03   8287s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:21:03   8287s] [ OptEval                ]      5   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.2    3.7
[03/23 19:21:03   8287s] [ OptCommit              ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:21:03   8287s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.3
[03/23 19:21:03   8287s] [ IncrDelayCalc          ]      9   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    2.6
[03/23 19:21:03   8287s] [ SetupOptGetWorkingSet  ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:21:03   8287s] [ SetupOptGetActiveNode  ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:21:03   8287s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:21:03   8287s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 19:21:03   8287s] [ MISC                   ]          0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 19:21:03   8287s] ---------------------------------------------------------------------------------------------
[03/23 19:21:03   8287s]  HardenOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.2
[03/23 19:21:03   8287s] ---------------------------------------------------------------------------------------------
[03/23 19:21:03   8287s] 
[03/23 19:21:03   8287s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 19:21:03   8287s] End: GigaOpt harden opt
[03/23 19:21:03   8287s]   Timing Snapshot: (TGT)
[03/23 19:21:03   8287s]      Weighted WNS: -1.155
[03/23 19:21:03   8287s]       All  PG WNS: -1.155
[03/23 19:21:03   8287s]       High PG WNS: -1.155
[03/23 19:21:03   8287s]       All  PG TNS: -40.977
[03/23 19:21:03   8287s]       High PG TNS: -26.569
[03/23 19:21:03   8287s]       Low  PG TNS: -16.427
[03/23 19:21:03   8287s]    Category Slack: { [L, -1.155] [H, -1.155] }
[03/23 19:21:03   8287s] 
[03/23 19:21:03   8287s] Checking setup slack degradation ...
[03/23 19:21:03   8287s] 
[03/23 19:21:03   8287s] Recovery Manager:
[03/23 19:21:03   8287s]   Low  Effort TNS Jump: 30.222 (REF: -10.755, TGT: -40.977, Threshold: 50.000) - Skip
[03/23 19:21:03   8287s]   High Effort TNS Jump: 15.813 (REF: -10.755, TGT: -26.569, Threshold: 25.000) - Skip
[03/23 19:21:03   8287s] 
[03/23 19:21:03   8287s] GigaOpt: Skipping TNS recovery
[03/23 19:21:03   8287s] Running refinePlace -preserveRouting true -hardFence false
[03/23 19:21:03   8287s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4033.0M, EPOCH TIME: 1679613663.460405
[03/23 19:21:03   8287s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4033.0M, EPOCH TIME: 1679613663.460518
[03/23 19:21:03   8287s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4033.0M, EPOCH TIME: 1679613663.460644
[03/23 19:21:03   8287s] Processing tracks to init pin-track alignment.
[03/23 19:21:03   8287s] z: 2, totalTracks: 1
[03/23 19:21:03   8287s] z: 4, totalTracks: 1
[03/23 19:21:03   8287s] z: 6, totalTracks: 1
[03/23 19:21:03   8287s] z: 8, totalTracks: 1
[03/23 19:21:03   8287s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 19:21:03   8287s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4033.0M, EPOCH TIME: 1679613663.463874
[03/23 19:21:03   8287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8287s] 
[03/23 19:21:03   8287s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:21:03   8287s] 
[03/23 19:21:03   8287s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 19:21:03   8287s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.024, REAL:0.024, MEM:4033.8M, EPOCH TIME: 1679613663.487385
[03/23 19:21:03   8287s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4033.8M, EPOCH TIME: 1679613663.487532
[03/23 19:21:03   8287s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.002, REAL:0.003, MEM:4033.8M, EPOCH TIME: 1679613663.490919
[03/23 19:21:03   8287s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4033.8MB).
[03/23 19:21:03   8287s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.031, REAL:0.031, MEM:4033.8M, EPOCH TIME: 1679613663.491795
[03/23 19:21:03   8287s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.031, REAL:0.031, MEM:4033.8M, EPOCH TIME: 1679613663.491886
[03/23 19:21:03   8287s] TDRefine: refinePlace mode is spiral
[03/23 19:21:03   8287s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.19
[03/23 19:21:03   8287s] OPERPROF:   Starting RefinePlace at level 2, MEM:4033.8M, EPOCH TIME: 1679613663.492033
[03/23 19:21:03   8287s] *** Starting refinePlace (2:18:08 mem=4033.8M) ***
[03/23 19:21:03   8287s] Total net bbox length = 9.205e+04 (2.743e+04 6.462e+04) (ext = 4.922e+03)
[03/23 19:21:03   8287s] 
[03/23 19:21:03   8287s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:21:03   8287s] (I)      Default pattern map key = PE_top_default.
[03/23 19:21:03   8287s] (I)      Default pattern map key = PE_top_default.
[03/23 19:21:03   8287s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4033.8M, EPOCH TIME: 1679613663.499476
[03/23 19:21:03   8287s] Starting refinePlace ...
[03/23 19:21:03   8287s] (I)      Default pattern map key = PE_top_default.
[03/23 19:21:03   8287s] One DDP V2 for no tweak run.
[03/23 19:21:03   8287s] (I)      Default pattern map key = PE_top_default.
[03/23 19:21:03   8287s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4097.8M, EPOCH TIME: 1679613663.509724
[03/23 19:21:03   8287s] DDP initSite1 nrRow 135 nrJob 135
[03/23 19:21:03   8287s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4097.8M, EPOCH TIME: 1679613663.509858
[03/23 19:21:03   8287s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4097.8M, EPOCH TIME: 1679613663.509966
[03/23 19:21:03   8287s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4097.8M, EPOCH TIME: 1679613663.510063
[03/23 19:21:03   8287s] DDP markSite nrRow 135 nrJob 135
[03/23 19:21:03   8287s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4097.8M, EPOCH TIME: 1679613663.510251
[03/23 19:21:03   8287s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4097.8M, EPOCH TIME: 1679613663.510317
[03/23 19:21:03   8287s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 19:21:03   8287s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4033.8MB) @(2:18:08 - 2:18:08).
[03/23 19:21:03   8287s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 19:21:03   8287s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 19:21:03   8287s] 
[03/23 19:21:03   8287s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 19:21:03   8287s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 19:21:03   8287s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 19:21:03   8287s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 19:21:03   8287s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=4033.8MB) @(2:18:08 - 2:18:08).
[03/23 19:21:03   8287s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 19:21:03   8287s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 19:21:03   8287s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4033.8MB
[03/23 19:21:03   8287s] Statistics of distance of Instance movement in refine placement:
[03/23 19:21:03   8287s]   maximum (X+Y) =         0.00 um
[03/23 19:21:03   8287s]   mean    (X+Y) =         0.00 um
[03/23 19:21:03   8287s] Summary Report:
[03/23 19:21:03   8287s] Instances move: 0 (out of 2880 movable)
[03/23 19:21:03   8287s] Instances flipped: 0
[03/23 19:21:03   8287s] Mean displacement: 0.00 um
[03/23 19:21:03   8287s] Max displacement: 0.00 um 
[03/23 19:21:03   8287s] Total instances moved : 0
[03/23 19:21:03   8287s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.179, REAL:0.128, MEM:4033.8M, EPOCH TIME: 1679613663.627081
[03/23 19:21:03   8288s] Total net bbox length = 9.205e+04 (2.743e+04 6.462e+04) (ext = 4.922e+03)
[03/23 19:21:03   8288s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4033.8MB
[03/23 19:21:03   8288s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4033.8MB) @(2:18:08 - 2:18:08).
[03/23 19:21:03   8288s] *** Finished refinePlace (2:18:08 mem=4033.8M) ***
[03/23 19:21:03   8288s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.19
[03/23 19:21:03   8288s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.187, REAL:0.136, MEM:4033.8M, EPOCH TIME: 1679613663.628203
[03/23 19:21:03   8288s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4033.8M, EPOCH TIME: 1679613663.628300
[03/23 19:21:03   8288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2900).
[03/23 19:21:03   8288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8288s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.028, REAL:0.018, MEM:4033.8M, EPOCH TIME: 1679613663.646035
[03/23 19:21:03   8288s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.246, REAL:0.186, MEM:4033.8M, EPOCH TIME: 1679613663.646171
[03/23 19:21:03   8288s] {MMLU 0 22 2967}
[03/23 19:21:03   8288s] ### Creating LA Mngr. totSessionCpu=2:18:08 mem=4033.8M
[03/23 19:21:03   8288s] ### Creating LA Mngr, finished. totSessionCpu=2:18:08 mem=4033.8M
[03/23 19:21:03   8288s] Default Rule : ""
[03/23 19:21:03   8288s] Non Default Rules :
[03/23 19:21:03   8288s] Worst Slack : -1.155 ns
[03/23 19:21:03   8288s] 
[03/23 19:21:03   8288s] Start Assign Priority Nets ...
[03/23 19:21:03   8288s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 19:21:03   8288s] Existing Priority Nets 0 (0.0%)
[03/23 19:21:03   8288s] Total Assign Priority Nets 88 (3.0%)
[03/23 19:21:03   8288s] 
[03/23 19:21:03   8288s] Set Prefer Layer Routing Effort ...
[03/23 19:21:03   8288s] Total Net(2968) IPOed(4) PreferLayer(0) -> MediumEffort(0)
[03/23 19:21:03   8288s] 
[03/23 19:21:03   8288s] {MMLU 0 22 2967}
[03/23 19:21:03   8288s] ### Creating LA Mngr. totSessionCpu=2:18:08 mem=4052.8M
[03/23 19:21:03   8288s] ### Creating LA Mngr, finished. totSessionCpu=2:18:08 mem=4052.8M
[03/23 19:21:03   8288s] #optDebug: Start CG creation (mem=4052.8M)
[03/23 19:21:03   8288s]  ...initializing CG  maxDriveDist 1613.203000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 161.320000 
[03/23 19:21:03   8288s] (cpu=0:00:00.1, mem=4084.1M)
[03/23 19:21:03   8288s]  ...processing cgPrt (cpu=0:00:00.1, mem=4084.1M)
[03/23 19:21:03   8288s]  ...processing cgEgp (cpu=0:00:00.1, mem=4084.1M)
[03/23 19:21:03   8288s]  ...processing cgPbk (cpu=0:00:00.1, mem=4084.1M)
[03/23 19:21:03   8288s]  ...processing cgNrb(cpu=0:00:00.1, mem=4084.1M)
[03/23 19:21:03   8288s]  ...processing cgObs (cpu=0:00:00.1, mem=4084.1M)
[03/23 19:21:03   8288s]  ...processing cgCon (cpu=0:00:00.1, mem=4084.1M)
[03/23 19:21:03   8288s]  ...processing cgPdm (cpu=0:00:00.1, mem=4084.1M)
[03/23 19:21:03   8288s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4084.1M)
[03/23 19:21:03   8288s] Default Rule : ""
[03/23 19:21:03   8288s] Non Default Rules :
[03/23 19:21:03   8288s] Worst Slack : -1.155 ns
[03/23 19:21:03   8288s] 
[03/23 19:21:03   8288s] Start Assign Priority Nets ...
[03/23 19:21:03   8288s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 19:21:03   8288s] Existing Priority Nets 0 (0.0%)
[03/23 19:21:03   8288s] Total Assign Priority Nets 88 (3.0%)
[03/23 19:21:03   8288s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4084.1M, EPOCH TIME: 1679613663.827291
[03/23 19:21:03   8288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8288s] 
[03/23 19:21:03   8288s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:21:03   8288s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.026, MEM:4084.1M, EPOCH TIME: 1679613663.853187
[03/23 19:21:03   8288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:21:03   8288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8288s] 
------------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.105  | -1.105  | -0.691  |
|           TNS (ns):| -40.977 | -26.569 | -16.426 |
|    Violating Paths:|   192   |   79    |   125   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 19:21:03   8288s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4180.0M, EPOCH TIME: 1679613663.964356
[03/23 19:21:03   8288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8288s] 
[03/23 19:21:03   8288s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:21:03   8288s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:4181.5M, EPOCH TIME: 1679613663.983794
[03/23 19:21:03   8288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:21:03   8288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:21:03   8288s] Density: 45.787%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 1:02:16, real = 0:29:13, mem = 2879.6M, totSessionCpu=2:18:08 **
[03/23 19:21:03   8288s] **INFO: flowCheckPoint #7 GlobalDetailRoute
[03/23 19:21:03   8288s] {MMLU 0 22 2967}
[03/23 19:21:03   8288s] ### Creating LA Mngr. totSessionCpu=2:18:08 mem=3997.9M
[03/23 19:21:03   8288s] ### Creating LA Mngr, finished. totSessionCpu=2:18:08 mem=3997.9M
[03/23 19:21:04   8288s] -routeWithEco false                       # bool, default=false
[03/23 19:21:04   8288s] -routeSelectedNetOnly false               # bool, default=false
[03/23 19:21:04   8288s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 19:21:04   8288s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 19:21:04   8288s] Existing Dirty Nets : 98
[03/23 19:21:04   8288s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 19:21:04   8288s] Reset Dirty Nets : 98
[03/23 19:21:04   8288s] *** EcoRoute #2 [begin] (optDesign #3) : totSession cpu/real = 2:18:08.5/1:17:21.4 (1.8), mem = 3997.9M
[03/23 19:21:04   8288s] 
[03/23 19:21:04   8288s] globalDetailRoute
[03/23 19:21:04   8288s] 
[03/23 19:21:04   8288s] #Start globalDetailRoute on Thu Mar 23 19:21:04 2023
[03/23 19:21:04   8288s] #
[03/23 19:21:04   8288s] ### Time Record (globalDetailRoute) is installed.
[03/23 19:21:04   8288s] ### Time Record (Pre Callback) is installed.
[03/23 19:21:04   8288s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_oJfpOK.rcdb.d/PE_top.rcdb.d': 4279 access done (mem: 4010.930M)
[03/23 19:21:04   8288s] ### Time Record (Pre Callback) is uninstalled.
[03/23 19:21:04   8288s] ### Time Record (DB Import) is installed.
[03/23 19:21:04   8288s] ### Time Record (Timing Data Generation) is installed.
[03/23 19:21:04   8288s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 19:21:04   8288s] ### Net info: total nets: 2970
[03/23 19:21:04   8288s] ### Net info: dirty nets: 0
[03/23 19:21:04   8288s] ### Net info: marked as disconnected nets: 0
[03/23 19:21:04   8288s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 19:21:04   8288s] #num needed restored net=0
[03/23 19:21:04   8288s] #need_extraction net=0 (total=2970)
[03/23 19:21:04   8288s] ### Net info: fully routed nets: 2947
[03/23 19:21:04   8288s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 19:21:04   8288s] ### Net info: unrouted nets: 20
[03/23 19:21:04   8288s] ### Net info: re-extraction nets: 0
[03/23 19:21:04   8288s] ### Net info: ignored nets: 0
[03/23 19:21:04   8288s] ### Net info: skip routing nets: 0
[03/23 19:21:04   8288s] ### import design signature (481): route=750070479 fixed_route=216705017 flt_obj=0 vio=1687290149 swire=282492057 shield_wire=1 net_attr=2014905754 dirty_area=0 del_dirty_area=0 cell=1079099773 placement=467719648 pin_access=1685525537 inst_pattern=1
[03/23 19:21:04   8288s] ### Time Record (DB Import) is uninstalled.
[03/23 19:21:04   8288s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 19:21:04   8288s] #RTESIG:78da9594cb6ac3301045bbee570c4a162934ae666cebb14c21dbb484b45be3c47230f801
[03/23 19:21:04   8288s] #       b60c6dbfbe4a2885945472bcd41cdf918ec69ecddfd75b60841126cb01b9ce10365b222e
[03/23 19:21:04   8288s] #       482d51907e22cc5ce9ed99ddcfe62faf3b8c53c0889f1f58947597db471807d3c360acad
[03/23 19:21:04   8288s] #       dae3c30f972094793d1858ecbbaebeca9016974cf1d9e64d7580c294f958db3fb88825d8
[03/23 19:21:04   8288s] #       7ef4250a95006bbbd630580cb67785ab98e408ecdc39c0c571a8a3749b628d29aab1f167
[03/23 19:21:04   8288s] #       29a901319532163c8545d55a7334fd5554cb14587fc89aae3075b4af5a7fb2d63aa81a91
[03/23 19:21:04   8288s] #       2ee5f955e3e9fa6ec26f4a4f650c44910c4f9170f5e0d9048a09909c60492a02b6daecd6
[03/23 19:21:04   8288s] #       9bcd6ab7f56b47a911c87f938e11d3c6031506a71b95726983cddb22ef0b9767dab1f98f
[03/23 19:21:04   8288s] #       94bf1f8287d23cd8530b15628823861995061924ee6ce51f7e55842281c42f9e504e68e7
[03/23 19:21:04   8288s] #       740619a7889da0c09e88dc2f25b255e3d6b2b2aa4d86b1e449ea96cae8f8f5efdb77dff4
[03/23 19:21:04   8288s] #       05b1a8
[03/23 19:21:04   8288s] #
[03/23 19:21:04   8288s] #Skip comparing routing design signature in db-snapshot flow
[03/23 19:21:04   8288s] ### Time Record (Data Preparation) is installed.
[03/23 19:21:04   8288s] #RTESIG:78da95944d6bc3300c8677deaf106e0f1dac99a524fe3876d06b374ab76b481ba704f201
[03/23 19:21:04   8288s] #       8903db7efddc32061d9d9dfa683d7e25bf923d9bbfafb7c008234c9603729d216cb6445c
[03/23 19:21:04   8288s] #       905aa220fd4498b9d0db33bb9fcd5f5e7718a780113f2f58947597db471807d3c360acad
[03/23 19:21:04   8288s] #       dae3c30f972094793d1858ecbbaebeca9016974cf1d9e64d7580c294f958db3fb88825d8
[03/23 19:21:04   8288s] #       7ef4290a95006bbbd630580cb67781ab98e408ec9c39c0c57128a37445b1c614d5d8f8b5
[03/23 19:21:04   8288s] #       94d480984a190b9ec2a26aad399afe2aaa650aac3f644d57983ada57ad5f596b1db41a91
[03/23 19:21:04   8288s] #       2ecdf35b8da7f6dd84dfa49eca188822199e22e1e2c1bb0914132039c125a908d86ab35b
[03/23 19:21:04   8288s] #       6f36abddd66f3b4a8d40fe4e3a464c1b0f54189c6e54caa90d366f8bbc2f9c9e69c7e63f
[03/23 19:21:04   8288s] #       52fe3e040fa57930a72635e9ada0162a24461c31cca834c82071676bfee12f89502490f8
[03/23 19:21:04   8288s] #       3b442827a473be0719e7253b41819a88dcdf13d9aa717b5959d526c358f224755b6574fc
[03/23 19:21:04   8288s] #       faf7f4dd376ee3be60
[03/23 19:21:04   8288s] #
[03/23 19:21:04   8288s] ### Time Record (Data Preparation) is uninstalled.
[03/23 19:21:04   8288s] ### Time Record (Global Routing) is installed.
[03/23 19:21:04   8288s] ### Time Record (Global Routing) is uninstalled.
[03/23 19:21:04   8288s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[03/23 19:21:04   8288s] #Total number of routable nets = 2967.
[03/23 19:21:04   8288s] #Total number of nets in the design = 2970.
[03/23 19:21:04   8288s] #247 routable nets do not have any wires.
[03/23 19:21:04   8288s] #2720 routable nets have routed wires.
[03/23 19:21:04   8288s] #247 nets will be global routed.
[03/23 19:21:04   8288s] #33 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 19:21:04   8288s] #165 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 19:21:04   8288s] #Using multithreading with 6 threads.
[03/23 19:21:04   8288s] ### Time Record (Data Preparation) is installed.
[03/23 19:21:04   8288s] #Start routing data preparation on Thu Mar 23 19:21:04 2023
[03/23 19:21:04   8288s] #
[03/23 19:21:04   8288s] #Minimum voltage of a net in the design = 0.000.
[03/23 19:21:04   8288s] #Maximum voltage of a net in the design = 1.200.
[03/23 19:21:04   8288s] #Voltage range [0.000 - 1.200] has 2968 nets.
[03/23 19:21:04   8288s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 19:21:04   8288s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 19:21:04   8288s] #Build and mark too close pins for the same net.
[03/23 19:21:04   8288s] ### Time Record (Cell Pin Access) is installed.
[03/23 19:21:04   8288s] #Initial pin access analysis.
[03/23 19:21:04   8289s] #Detail pin access analysis.
[03/23 19:21:04   8289s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 19:21:04   8289s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 19:21:04   8289s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:21:04   8289s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:21:04   8289s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:21:04   8289s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:21:04   8289s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:21:04   8289s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:21:04   8289s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:21:04   8289s] #Processed 185/0 dirty instances, 110/10 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(124 insts marked dirty, reset pre-exisiting dirty flag on 124 insts, 0 nets marked need extraction)
[03/23 19:21:04   8289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2889.58 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] #Regenerating Ggrids automatically.
[03/23 19:21:04   8289s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 19:21:04   8289s] #Using automatically generated G-grids.
[03/23 19:21:04   8289s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 19:21:04   8289s] #Done routing data preparation.
[03/23 19:21:04   8289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2891.38 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] #Found 0 nets for post-route si or timing fixing.
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #Finished routing data preparation on Thu Mar 23 19:21:04 2023
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #Cpu time = 00:00:01
[03/23 19:21:04   8289s] #Elapsed time = 00:00:00
[03/23 19:21:04   8289s] #Increased memory = 6.64 (MB)
[03/23 19:21:04   8289s] #Total memory = 2891.38 (MB)
[03/23 19:21:04   8289s] #Peak memory = 3460.85 (MB)
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] ### Time Record (Data Preparation) is uninstalled.
[03/23 19:21:04   8289s] ### Time Record (Global Routing) is installed.
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #Start global routing on Thu Mar 23 19:21:04 2023
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #Start global routing initialization on Thu Mar 23 19:21:04 2023
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #Number of eco nets is 227
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #Start global routing data preparation on Thu Mar 23 19:21:04 2023
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 19:21:04 2023 with memory = 2891.38 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.02 [6]--
[03/23 19:21:04   8289s] #Start routing resource analysis on Thu Mar 23 19:21:04 2023
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] ### init_is_bin_blocked starts on Thu Mar 23 19:21:04 2023 with memory = 2891.38 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:21:04   8289s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 19:21:04 2023 with memory = 2891.38 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --3.43 [6]--
[03/23 19:21:04   8289s] ### adjust_flow_cap starts on Thu Mar 23 19:21:04 2023 with memory = 2890.88 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.09 [6]--
[03/23 19:21:04   8289s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 19:21:04 2023 with memory = 2891.51 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:21:04   8289s] ### set_via_blocked starts on Thu Mar 23 19:21:04 2023 with memory = 2891.51 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.07 [6]--
[03/23 19:21:04   8289s] ### copy_flow starts on Thu Mar 23 19:21:04 2023 with memory = 2891.51 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.09 [6]--
[03/23 19:21:04   8289s] #Routing resource analysis is done on Thu Mar 23 19:21:04 2023
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] ### report_flow_cap starts on Thu Mar 23 19:21:04 2023 with memory = 2891.50 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] #  Resource Analysis:
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 19:21:04   8289s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 19:21:04   8289s] #  --------------------------------------------------------------
[03/23 19:21:04   8289s] #  M2             V         143         356        1550     2.97%
[03/23 19:21:04   8289s] #  M3             H         233        1016        1550    54.19%
[03/23 19:21:04   8289s] #  M4             V          95         404        1550    54.90%
[03/23 19:21:04   8289s] #  --------------------------------------------------------------
[03/23 19:21:04   8289s] #  Total                    471      77.87%        4650    37.35%
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #  168 nets (5.66%) with 1 preferred extra spacing.
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.02 [6]--
[03/23 19:21:04   8289s] ### analyze_m2_tracks starts on Thu Mar 23 19:21:04 2023 with memory = 2891.50 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --0.99 [6]--
[03/23 19:21:04   8289s] ### report_initial_resource starts on Thu Mar 23 19:21:04 2023 with memory = 2891.50 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:21:04   8289s] ### mark_pg_pins_accessibility starts on Thu Mar 23 19:21:04 2023 with memory = 2891.50 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --0.99 [6]--
[03/23 19:21:04   8289s] ### set_net_region starts on Thu Mar 23 19:21:04 2023 with memory = 2891.50 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.03 [6]--
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #Global routing data preparation is done on Thu Mar 23 19:21:04 2023
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2891.50 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] ### prepare_level starts on Thu Mar 23 19:21:04 2023 with memory = 2891.50 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### init level 1 starts on Thu Mar 23 19:21:04 2023 with memory = 2891.50 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:21:04   8289s] ### Level 1 hgrid = 25 X 62
[03/23 19:21:04   8289s] ### prepare_level_flow starts on Thu Mar 23 19:21:04 2023 with memory = 2891.50 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:21:04   8289s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #Global routing initialization is done on Thu Mar 23 19:21:04 2023
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2891.50 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #start global routing iteration 1...
[03/23 19:21:04   8289s] ### init_flow_edge starts on Thu Mar 23 19:21:04 2023 with memory = 2891.50 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.04 [6]--
[03/23 19:21:04   8289s] ### routing at level 1 (topmost level) iter 0
[03/23 19:21:04   8289s] ### measure_qor starts on Thu Mar 23 19:21:04 2023 with memory = 2891.50 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### measure_congestion starts on Thu Mar 23 19:21:04 2023 with memory = 2891.50 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --0.99 [6]--
[03/23 19:21:04   8289s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --2.78 [6]--
[03/23 19:21:04   8289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2891.23 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #start global routing iteration 2...
[03/23 19:21:04   8289s] ### routing at level 1 (topmost level) iter 1
[03/23 19:21:04   8289s] ### measure_qor starts on Thu Mar 23 19:21:04 2023 with memory = 2891.49 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### measure_congestion starts on Thu Mar 23 19:21:04 2023 with memory = 2891.49 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:21:04   8289s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --2.05 [6]--
[03/23 19:21:04   8289s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2891.49 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8289s] #
[03/23 19:21:04   8289s] #start global routing iteration 3...
[03/23 19:21:04   8290s] ### routing at level 1 (topmost level) iter 2
[03/23 19:21:04   8290s] ### measure_qor starts on Thu Mar 23 19:21:04 2023 with memory = 2891.49 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] ### measure_congestion starts on Thu Mar 23 19:21:04 2023 with memory = 2891.49 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:21:04   8290s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --4.32 [6]--
[03/23 19:21:04   8290s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2891.49 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] #
[03/23 19:21:04   8290s] #start global routing iteration 4...
[03/23 19:21:04   8290s] ### routing at level 1 (topmost level) iter 3
[03/23 19:21:04   8290s] ### measure_qor starts on Thu Mar 23 19:21:04 2023 with memory = 2891.49 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] ### measure_congestion starts on Thu Mar 23 19:21:04 2023 with memory = 2891.49 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:21:04   8290s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --4.96 [6]--
[03/23 19:21:04   8290s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2891.49 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] #
[03/23 19:21:04   8290s] ### route_end starts on Thu Mar 23 19:21:04 2023 with memory = 2891.49 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] #
[03/23 19:21:04   8290s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[03/23 19:21:04   8290s] #Total number of routable nets = 2967.
[03/23 19:21:04   8290s] #Total number of nets in the design = 2970.
[03/23 19:21:04   8290s] #
[03/23 19:21:04   8290s] #2967 routable nets have routed wires.
[03/23 19:21:04   8290s] #33 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 19:21:04   8290s] #165 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 19:21:04   8290s] #
[03/23 19:21:04   8290s] #Routed nets constraints summary:
[03/23 19:21:04   8290s] #---------------------------------------------------------------------------------
[03/23 19:21:04   8290s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 19:21:04   8290s] #---------------------------------------------------------------------------------
[03/23 19:21:04   8290s] #      Default                 17                 9              8             214  
[03/23 19:21:04   8290s] #---------------------------------------------------------------------------------
[03/23 19:21:04   8290s] #        Total                 17                 9              8             214  
[03/23 19:21:04   8290s] #---------------------------------------------------------------------------------
[03/23 19:21:04   8290s] #
[03/23 19:21:04   8290s] #Routing constraints summary of the whole design:
[03/23 19:21:04   8290s] #---------------------------------------------------------------------------------
[03/23 19:21:04   8290s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 19:21:04   8290s] #---------------------------------------------------------------------------------
[03/23 19:21:04   8290s] #      Default                168                10             21            2769  
[03/23 19:21:04   8290s] #---------------------------------------------------------------------------------
[03/23 19:21:04   8290s] #        Total                168                10             21            2769  
[03/23 19:21:04   8290s] #---------------------------------------------------------------------------------
[03/23 19:21:04   8290s] #
[03/23 19:21:04   8290s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 19:21:04 2023 with memory = 2891.49 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.03 [6]--
[03/23 19:21:04   8290s] ### cal_base_flow starts on Thu Mar 23 19:21:04 2023 with memory = 2891.49 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] ### init_flow_edge starts on Thu Mar 23 19:21:04 2023 with memory = 2891.49 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.09 [6]--
[03/23 19:21:04   8290s] ### cal_flow starts on Thu Mar 23 19:21:04 2023 with memory = 2891.55 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --0.98 [6]--
[03/23 19:21:04   8290s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --0.99 [6]--
[03/23 19:21:04   8290s] ### report_overcon starts on Thu Mar 23 19:21:04 2023 with memory = 2891.55 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] #
[03/23 19:21:04   8290s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 19:21:04   8290s] #
[03/23 19:21:04   8290s] #                 OverCon       OverCon       OverCon       OverCon          
[03/23 19:21:04   8290s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/23 19:21:04   8290s] #     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon  Flow/Cap
[03/23 19:21:04   8290s] #  ----------------------------------------------------------------------------------------
[03/23 19:21:04   8290s] #  M2          323(21.2%)    102(6.68%)      4(0.26%)     29(1.90%)   (30.0%)     0.77  
[03/23 19:21:04   8290s] #  M3           75(6.30%)      4(0.34%)      0(0.00%)      1(0.08%)   (6.72%)     0.77  
[03/23 19:21:04   8290s] #  M4           13(1.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.02%)     0.77  
[03/23 19:21:04   8290s] #  ----------------------------------------------------------------------------------------
[03/23 19:21:04   8290s] #     Total    411(10.3%)    106(2.66%)      4(0.10%)     30(0.75%)   (13.8%)
[03/23 19:21:04   8290s] #
[03/23 19:21:04   8290s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
[03/23 19:21:04   8290s] #  Overflow after GR: 2.00% H + 11.80% V
[03/23 19:21:04   8290s] #
[03/23 19:21:04   8290s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:21:04   8290s] ### cal_base_flow starts on Thu Mar 23 19:21:04 2023 with memory = 2891.55 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] ### init_flow_edge starts on Thu Mar 23 19:21:04 2023 with memory = 2891.55 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.06 [6]--
[03/23 19:21:04   8290s] ### cal_flow starts on Thu Mar 23 19:21:04 2023 with memory = 2891.55 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --0.99 [6]--
[03/23 19:21:04   8290s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:21:04   8290s] ### generate_cong_map_content starts on Thu Mar 23 19:21:04 2023 with memory = 2891.55 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.12 [6]--
[03/23 19:21:04   8290s] ### update starts on Thu Mar 23 19:21:04 2023 with memory = 2891.55 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] #Complete Global Routing.
[03/23 19:21:04   8290s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:21:04   8290s] #Total wire length = 249441 um.
[03/23 19:21:04   8290s] #Total half perimeter of net bounding box = 98860 um.
[03/23 19:21:04   8290s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:21:04   8290s] #Total wire length on LAYER M2 = 121715 um.
[03/23 19:21:04   8290s] #Total wire length on LAYER M3 = 66810 um.
[03/23 19:21:04   8290s] #Total wire length on LAYER M4 = 60916 um.
[03/23 19:21:04   8290s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:21:04   8290s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:21:04   8290s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:21:04   8290s] #Total wire length on LAYER LM = 0 um.
[03/23 19:21:04   8290s] #Total number of vias = 57370
[03/23 19:21:04   8290s] #Total number of multi-cut vias = 2252 (  3.9%)
[03/23 19:21:04   8290s] #Total number of single cut vias = 55118 ( 96.1%)
[03/23 19:21:04   8290s] #Up-Via Summary (total 57370):
[03/23 19:21:04   8290s] #                   single-cut          multi-cut      Total
[03/23 19:21:04   8290s] #-----------------------------------------------------------
[03/23 19:21:04   8290s] # M1              9858 ( 98.1%)       187 (  1.9%)      10045
[03/23 19:21:04   8290s] # M2             23909 ( 96.4%)       898 (  3.6%)      24807
[03/23 19:21:04   8290s] # M3             21351 ( 94.8%)      1167 (  5.2%)      22518
[03/23 19:21:04   8290s] #-----------------------------------------------------------
[03/23 19:21:04   8290s] #                55118 ( 96.1%)      2252 (  3.9%)      57370 
[03/23 19:21:04   8290s] #
[03/23 19:21:04   8290s] #Total number of involved priority nets 2
[03/23 19:21:04   8290s] #Maximum src to sink distance for priority net 1013.9
[03/23 19:21:04   8290s] #Average of max src_to_sink distance for priority net 561.2
[03/23 19:21:04   8290s] #Average of ave src_to_sink distance for priority net 106.4
[03/23 19:21:04   8290s] ### update cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --2.28 [6]--
[03/23 19:21:04   8290s] ### report_overcon starts on Thu Mar 23 19:21:04 2023 with memory = 2894.38 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:21:04   8290s] ### report_overcon starts on Thu Mar 23 19:21:04 2023 with memory = 2894.38 (MB), peak = 3460.85 (MB)
[03/23 19:21:04   8290s] #Max overcon = 13 tracks.
[03/23 19:21:04   8290s] #Total overcon = 14.46%.
[03/23 19:21:04   8290s] #Worst layer Gcell overcon rate = 6.72%.
[03/23 19:21:04   8290s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:21:05   8290s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.19 [6]--
[03/23 19:21:05   8290s] ### global_route design signature (484): route=1984998288 net_attr=1849410297
[03/23 19:21:05   8290s] #
[03/23 19:21:05   8290s] #Global routing statistics:
[03/23 19:21:05   8290s] #Cpu time = 00:00:01
[03/23 19:21:05   8290s] #Elapsed time = 00:00:00
[03/23 19:21:05   8290s] #Increased memory = 0.17 (MB)
[03/23 19:21:05   8290s] #Total memory = 2891.55 (MB)
[03/23 19:21:05   8290s] #Peak memory = 3460.85 (MB)
[03/23 19:21:05   8290s] #
[03/23 19:21:05   8290s] #Finished global routing on Thu Mar 23 19:21:05 2023
[03/23 19:21:05   8290s] #
[03/23 19:21:05   8290s] #
[03/23 19:21:05   8290s] ### Time Record (Global Routing) is uninstalled.
[03/23 19:21:05   8290s] ### Time Record (Data Preparation) is installed.
[03/23 19:21:05   8290s] ### Time Record (Data Preparation) is uninstalled.
[03/23 19:21:05   8290s] ### track-assign external-init starts on Thu Mar 23 19:21:05 2023 with memory = 2891.52 (MB), peak = 3460.85 (MB)
[03/23 19:21:05   8290s] ### Time Record (Track Assignment) is installed.
[03/23 19:21:05   8290s] ### Time Record (Track Assignment) is uninstalled.
[03/23 19:21:05   8290s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.71 [6]--
[03/23 19:21:05   8290s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2891.52 (MB), peak = 3460.85 (MB)
[03/23 19:21:05   8290s] ### track-assign engine-init starts on Thu Mar 23 19:21:05 2023 with memory = 2891.52 (MB), peak = 3460.85 (MB)
[03/23 19:21:05   8290s] ### Time Record (Track Assignment) is installed.
[03/23 19:21:05   8290s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.4 GB --1.05 [6]--
[03/23 19:21:05   8290s] ### track-assign core-engine starts on Thu Mar 23 19:21:05 2023 with memory = 2891.52 (MB), peak = 3460.85 (MB)
[03/23 19:21:05   8290s] #Start Track Assignment.
[03/23 19:21:05   8290s] #Done with 88 horizontal wires in 2 hboxes and 153 vertical wires in 1 hboxes.
[03/23 19:21:05   8291s] #Done with 23 horizontal wires in 2 hboxes and 12 vertical wires in 1 hboxes.
[03/23 19:21:05   8291s] #Complete Track Assignment.
[03/23 19:21:05   8291s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:21:05   8291s] #Total wire length = 249573 um.
[03/23 19:21:05   8291s] #Total half perimeter of net bounding box = 98860 um.
[03/23 19:21:05   8291s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:21:05   8291s] #Total wire length on LAYER M2 = 121819 um.
[03/23 19:21:05   8291s] #Total wire length on LAYER M3 = 66812 um.
[03/23 19:21:05   8291s] #Total wire length on LAYER M4 = 60942 um.
[03/23 19:21:05   8291s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:21:05   8291s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:21:05   8291s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:21:05   8291s] #Total wire length on LAYER LM = 0 um.
[03/23 19:21:05   8291s] #Total number of vias = 57370
[03/23 19:21:05   8291s] #Total number of multi-cut vias = 2252 (  3.9%)
[03/23 19:21:05   8291s] #Total number of single cut vias = 55118 ( 96.1%)
[03/23 19:21:05   8291s] #Up-Via Summary (total 57370):
[03/23 19:21:05   8291s] #                   single-cut          multi-cut      Total
[03/23 19:21:05   8291s] #-----------------------------------------------------------
[03/23 19:21:05   8291s] # M1              9858 ( 98.1%)       187 (  1.9%)      10045
[03/23 19:21:05   8291s] # M2             23909 ( 96.4%)       898 (  3.6%)      24807
[03/23 19:21:05   8291s] # M3             21351 ( 94.8%)      1167 (  5.2%)      22518
[03/23 19:21:05   8291s] #-----------------------------------------------------------
[03/23 19:21:05   8291s] #                55118 ( 96.1%)      2252 (  3.9%)      57370 
[03/23 19:21:05   8291s] #
[03/23 19:21:05   8291s] ### track_assign design signature (487): route=261769743
[03/23 19:21:05   8291s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.8 GB, peak:3.4 GB --1.10 [6]--
[03/23 19:21:05   8291s] ### Time Record (Track Assignment) is uninstalled.
[03/23 19:21:05   8291s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2890.96 (MB), peak = 3460.85 (MB)
[03/23 19:21:05   8291s] #
[03/23 19:21:05   8291s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 19:21:05   8291s] #Cpu time = 00:00:02
[03/23 19:21:05   8291s] #Elapsed time = 00:00:02
[03/23 19:21:05   8291s] #Increased memory = 6.22 (MB)
[03/23 19:21:05   8291s] #Total memory = 2890.96 (MB)
[03/23 19:21:05   8291s] #Peak memory = 3460.85 (MB)
[03/23 19:21:05   8291s] #Using multithreading with 6 threads.
[03/23 19:21:05   8291s] ### Time Record (Detail Routing) is installed.
[03/23 19:21:05   8291s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 19:21:05   8291s] #
[03/23 19:21:05   8291s] #Start Detail Routing..
[03/23 19:21:05   8291s] #start initial detail routing ...
[03/23 19:21:05   8291s] ### Design has 0 dirty nets, 5776 dirty-areas)
[03/23 19:21:10   8308s] # ECO: 2.5% of the total area was rechecked for DRC, and 85.0% required routing.
[03/23 19:21:10   8308s] #   number of violations = 4905
[03/23 19:21:10   8308s] #
[03/23 19:21:10   8308s] #    By Layer and Type :
[03/23 19:21:10   8308s] #	         MetSpc    NSMet    Short     Loop   CutSpc   CShort      Mar   Totals
[03/23 19:21:10   8308s] #	M1            0        0        0        0        6        0        0        6
[03/23 19:21:10   8308s] #	M2            3        1      673        4       61        0       21      763
[03/23 19:21:10   8308s] #	M3            0        0     2002        0      280        1        6     2289
[03/23 19:21:10   8308s] #	M4            0        0     1846        1        0        0        0     1847
[03/23 19:21:10   8308s] #	Totals        3        1     4521        5      347        1       27     4905
[03/23 19:21:10   8308s] #124 out of 2900 instances (4.3%) need to be verified(marked ipoed), dirty area = 2.1%.
[03/23 19:21:10   8308s] #0.0% of the total area is being checked for drcs
[03/23 19:21:10   8308s] #0.0% of the total area was checked
[03/23 19:21:10   8308s] ### Routing stats: routing = 86.45% drc-check-only = 1.94% dirty-area = 59.74%
[03/23 19:21:10   8308s] #   number of violations = 252
[03/23 19:21:10   8308s] #
[03/23 19:21:10   8308s] #    By Layer and Type :
[03/23 19:21:10   8308s] #	          Short     Loop   CutSpc   Totals
[03/23 19:21:10   8308s] #	M1            0        0        0        0
[03/23 19:21:10   8308s] #	M2           12        0        6       18
[03/23 19:21:10   8308s] #	M3           91        0       12      103
[03/23 19:21:10   8308s] #	M4          130        1        0      131
[03/23 19:21:10   8308s] #	Totals      233        1       18      252
[03/23 19:21:10   8308s] #cpu time = 00:00:17, elapsed time = 00:00:04, memory = 2892.74 (MB), peak = 3460.85 (MB)
[03/23 19:21:10   8309s] #start 1st optimization iteration ...
[03/23 19:21:41   8423s] ### Routing stats: routing = 87.42% drc-check-only = 0.97% dirty-area = 59.74%
[03/23 19:21:41   8423s] #   number of violations = 183
[03/23 19:21:41   8423s] #
[03/23 19:21:41   8423s] #    By Layer and Type :
[03/23 19:21:41   8423s] #	          Short   CutSpc   Totals
[03/23 19:21:41   8423s] #	M1            0        0        0
[03/23 19:21:41   8423s] #	M2            2        0        2
[03/23 19:21:41   8423s] #	M3           73       11       84
[03/23 19:21:41   8423s] #	M4           97        0       97
[03/23 19:21:41   8423s] #	Totals      172       11      183
[03/23 19:21:41   8423s] #    number of process antenna violations = 165
[03/23 19:21:41   8423s] #cpu time = 00:01:55, elapsed time = 00:00:31, memory = 2891.66 (MB), peak = 3460.85 (MB)
[03/23 19:21:41   8424s] #start 2nd optimization iteration ...
[03/23 19:22:06   8520s] ### Routing stats: routing = 87.42% drc-check-only = 0.97% dirty-area = 59.74%
[03/23 19:22:06   8520s] #   number of violations = 165
[03/23 19:22:06   8520s] #
[03/23 19:22:06   8520s] #    By Layer and Type :
[03/23 19:22:06   8520s] #	          Short   CutSpc   Totals
[03/23 19:22:06   8520s] #	M1            0        0        0
[03/23 19:22:06   8520s] #	M2            4        1        5
[03/23 19:22:06   8520s] #	M3           51        7       58
[03/23 19:22:06   8520s] #	M4          102        0      102
[03/23 19:22:06   8520s] #	Totals      157        8      165
[03/23 19:22:06   8520s] #    number of process antenna violations = 157
[03/23 19:22:06   8520s] #cpu time = 00:01:36, elapsed time = 00:00:26, memory = 2909.28 (MB), peak = 3460.85 (MB)
[03/23 19:22:06   8521s] #start 3rd optimization iteration ...
[03/23 19:22:26   8593s] ### Routing stats: routing = 87.74% drc-check-only = 0.65% dirty-area = 59.74%
[03/23 19:22:26   8593s] #   number of violations = 147
[03/23 19:22:26   8593s] #
[03/23 19:22:26   8593s] #    By Layer and Type :
[03/23 19:22:26   8593s] #	          Short   CutSpc   Totals
[03/23 19:22:26   8593s] #	M1            0        0        0
[03/23 19:22:26   8593s] #	M2            2        1        3
[03/23 19:22:26   8593s] #	M3           44       11       55
[03/23 19:22:26   8593s] #	M4           89        0       89
[03/23 19:22:26   8593s] #	Totals      135       12      147
[03/23 19:22:26   8593s] #    number of process antenna violations = 150
[03/23 19:22:26   8593s] #cpu time = 00:01:12, elapsed time = 00:00:20, memory = 2908.49 (MB), peak = 3460.85 (MB)
[03/23 19:22:26   8593s] #start 4th optimization iteration ...
[03/23 19:22:50   8687s] ### Routing stats: routing = 87.74% drc-check-only = 0.65% dirty-area = 59.74%
[03/23 19:22:50   8687s] #   number of violations = 140
[03/23 19:22:50   8687s] #
[03/23 19:22:50   8687s] #    By Layer and Type :
[03/23 19:22:50   8687s] #	          Short   CutSpc   Totals
[03/23 19:22:50   8687s] #	M1            0        0        0
[03/23 19:22:50   8687s] #	M2            6        1        7
[03/23 19:22:50   8687s] #	M3           49        6       55
[03/23 19:22:50   8687s] #	M4           78        0       78
[03/23 19:22:50   8687s] #	Totals      133        7      140
[03/23 19:22:50   8687s] #    number of process antenna violations = 148
[03/23 19:22:50   8687s] #cpu time = 00:01:34, elapsed time = 00:00:24, memory = 2903.70 (MB), peak = 3460.85 (MB)
[03/23 19:22:50   8687s] #start 5th optimization iteration ...
[03/23 19:23:10   8754s] ### Routing stats: routing = 87.74% drc-check-only = 0.65% dirty-area = 59.74%
[03/23 19:23:10   8754s] #   number of violations = 129
[03/23 19:23:10   8754s] #
[03/23 19:23:10   8754s] #    By Layer and Type :
[03/23 19:23:10   8754s] #	          Short   CutSpc   Totals
[03/23 19:23:10   8754s] #	M1            0        0        0
[03/23 19:23:10   8754s] #	M2            1        0        1
[03/23 19:23:10   8754s] #	M3           50        5       55
[03/23 19:23:10   8754s] #	M4           73        0       73
[03/23 19:23:10   8754s] #	Totals      124        5      129
[03/23 19:23:10   8754s] #    number of process antenna violations = 149
[03/23 19:23:10   8754s] #cpu time = 00:01:06, elapsed time = 00:00:20, memory = 2901.37 (MB), peak = 3460.85 (MB)
[03/23 19:23:10   8754s] #start 6th optimization iteration ...
[03/23 19:23:44   8856s] ### Routing stats: routing = 87.74% drc-check-only = 0.65% dirty-area = 59.74%
[03/23 19:23:44   8856s] #   number of violations = 126
[03/23 19:23:44   8856s] #
[03/23 19:23:44   8856s] #    By Layer and Type :
[03/23 19:23:44   8856s] #	          Short   CutSpc   Totals
[03/23 19:23:44   8856s] #	M1            0        0        0
[03/23 19:23:44   8856s] #	M2            3        0        3
[03/23 19:23:44   8856s] #	M3           38        4       42
[03/23 19:23:44   8856s] #	M4           81        0       81
[03/23 19:23:44   8856s] #	Totals      122        4      126
[03/23 19:23:44   8856s] #    number of process antenna violations = 141
[03/23 19:23:44   8856s] #cpu time = 00:01:42, elapsed time = 00:00:34, memory = 2957.41 (MB), peak = 3460.85 (MB)
[03/23 19:23:44   8856s] #start 7th optimization iteration ...
[03/23 19:24:17   8940s] ### Routing stats: routing = 87.74% drc-check-only = 0.65% dirty-area = 59.74%
[03/23 19:24:17   8940s] #   number of violations = 111
[03/23 19:24:17   8940s] #
[03/23 19:24:17   8940s] #    By Layer and Type :
[03/23 19:24:17   8940s] #	          Short   CutSpc   Totals
[03/23 19:24:17   8940s] #	M1            0        0        0
[03/23 19:24:17   8940s] #	M2            1        0        1
[03/23 19:24:17   8940s] #	M3           43        8       51
[03/23 19:24:17   8940s] #	M4           59        0       59
[03/23 19:24:17   8940s] #	Totals      103        8      111
[03/23 19:24:17   8940s] #    number of process antenna violations = 141
[03/23 19:24:17   8940s] #cpu time = 00:01:24, elapsed time = 00:00:33, memory = 2955.63 (MB), peak = 3460.85 (MB)
[03/23 19:24:18   8941s] #start 8th optimization iteration ...
[03/23 19:24:50   9024s] ### Routing stats: routing = 87.74% drc-check-only = 0.65% dirty-area = 59.74%
[03/23 19:24:50   9024s] #   number of violations = 103
[03/23 19:24:50   9024s] #
[03/23 19:24:50   9024s] #    By Layer and Type :
[03/23 19:24:50   9024s] #	          Short   CutSpc   Totals
[03/23 19:24:50   9024s] #	M1            0        0        0
[03/23 19:24:50   9024s] #	M2            1        2        3
[03/23 19:24:50   9024s] #	M3           33        4       37
[03/23 19:24:50   9024s] #	M4           63        0       63
[03/23 19:24:50   9024s] #	Totals       97        6      103
[03/23 19:24:50   9024s] #    number of process antenna violations = 134
[03/23 19:24:50   9024s] #cpu time = 00:01:23, elapsed time = 00:00:32, memory = 2952.43 (MB), peak = 3460.85 (MB)
[03/23 19:24:50   9025s] #start 9th optimization iteration ...
[03/23 19:25:05   9060s] ### Routing stats: routing = 87.74% drc-check-only = 0.65% dirty-area = 59.74%
[03/23 19:25:05   9060s] #   number of violations = 86
[03/23 19:25:05   9060s] #
[03/23 19:25:05   9060s] #    By Layer and Type :
[03/23 19:25:05   9060s] #	          Short   CutSpc   Totals
[03/23 19:25:05   9060s] #	M1            0        0        0
[03/23 19:25:05   9060s] #	M2            4        0        4
[03/23 19:25:05   9060s] #	M3           26        1       27
[03/23 19:25:05   9060s] #	M4           55        0       55
[03/23 19:25:05   9060s] #	Totals       85        1       86
[03/23 19:25:05   9060s] #    number of process antenna violations = 142
[03/23 19:25:05   9060s] #cpu time = 00:00:36, elapsed time = 00:00:15, memory = 2942.70 (MB), peak = 3460.85 (MB)
[03/23 19:25:05   9060s] #start 10th optimization iteration ...
[03/23 19:25:17   9093s] ### Routing stats: routing = 87.74% drc-check-only = 0.65% dirty-area = 59.74%
[03/23 19:25:17   9093s] #   number of violations = 95
[03/23 19:25:17   9093s] #
[03/23 19:25:17   9093s] #    By Layer and Type :
[03/23 19:25:17   9093s] #	          Short   CutSpc   Totals
[03/23 19:25:17   9093s] #	M1            0        0        0
[03/23 19:25:17   9093s] #	M2            2        0        2
[03/23 19:25:17   9093s] #	M3           29        1       30
[03/23 19:25:17   9093s] #	M4           63        0       63
[03/23 19:25:17   9093s] #	Totals       94        1       95
[03/23 19:25:17   9093s] #    number of process antenna violations = 144
[03/23 19:25:17   9093s] #cpu time = 00:00:33, elapsed time = 00:00:12, memory = 2930.95 (MB), peak = 3460.85 (MB)
[03/23 19:25:18   9094s] #start 11th optimization iteration ...
[03/23 19:26:01   9186s] ### Routing stats: routing = 87.74% drc-check-only = 0.65% dirty-area = 59.74%
[03/23 19:26:01   9186s] #   number of violations = 87
[03/23 19:26:01   9186s] #
[03/23 19:26:01   9186s] #    By Layer and Type :
[03/23 19:26:01   9186s] #	         MetSpc    Short   CutSpc   Totals
[03/23 19:26:01   9186s] #	M1            0        0        0        0
[03/23 19:26:01   9186s] #	M2            1        1        0        2
[03/23 19:26:01   9186s] #	M3            0       29        3       32
[03/23 19:26:01   9186s] #	M4            0       53        0       53
[03/23 19:26:01   9186s] #	Totals        1       83        3       87
[03/23 19:26:01   9186s] #    number of process antenna violations = 143
[03/23 19:26:01   9186s] #cpu time = 00:01:32, elapsed time = 00:00:44, memory = 2955.56 (MB), peak = 3460.85 (MB)
[03/23 19:26:01   9186s] #start 12th optimization iteration ...
[03/23 19:26:39   9262s] ### Routing stats: routing = 87.74% drc-check-only = 0.65% dirty-area = 59.74%
[03/23 19:26:39   9262s] #   number of violations = 124
[03/23 19:26:39   9262s] #
[03/23 19:26:39   9262s] #    By Layer and Type :
[03/23 19:26:39   9262s] #	          Short   CutSpc   Totals
[03/23 19:26:39   9262s] #	M1            0        0        0
[03/23 19:26:39   9262s] #	M2            3        0        3
[03/23 19:26:39   9262s] #	M3           46        3       49
[03/23 19:26:39   9262s] #	M4           72        0       72
[03/23 19:26:39   9262s] #	Totals      121        3      124
[03/23 19:26:39   9262s] #    number of process antenna violations = 144
[03/23 19:26:39   9262s] #cpu time = 00:01:16, elapsed time = 00:00:38, memory = 2972.14 (MB), peak = 3460.85 (MB)
[03/23 19:26:40   9262s] #start 13th optimization iteration ...
[03/23 19:27:31   9361s] ### Routing stats: routing = 87.74% drc-check-only = 0.65% dirty-area = 59.74%
[03/23 19:27:31   9361s] #   number of violations = 82
[03/23 19:27:31   9361s] #
[03/23 19:27:31   9361s] #    By Layer and Type :
[03/23 19:27:31   9361s] #	          Short   CutSpc   Totals
[03/23 19:27:31   9361s] #	M1            0        0        0
[03/23 19:27:31   9361s] #	M2            1        1        2
[03/23 19:27:31   9361s] #	M3           31        1       32
[03/23 19:27:31   9361s] #	M4           48        0       48
[03/23 19:27:31   9361s] #	Totals       80        2       82
[03/23 19:27:31   9361s] #    number of process antenna violations = 143
[03/23 19:27:31   9361s] #cpu time = 00:01:39, elapsed time = 00:00:51, memory = 2981.01 (MB), peak = 3460.85 (MB)
[03/23 19:27:31   9362s] #start 14th optimization iteration ...
[03/23 19:27:54   9409s] ### Routing stats: routing = 87.74% drc-check-only = 0.65% dirty-area = 59.74%
[03/23 19:27:54   9409s] #   number of violations = 86
[03/23 19:27:54   9409s] #
[03/23 19:27:54   9409s] #    By Layer and Type :
[03/23 19:27:54   9409s] #	          Short   CutSpc   Totals
[03/23 19:27:54   9409s] #	M1            0        0        0
[03/23 19:27:54   9409s] #	M2            0        1        1
[03/23 19:27:54   9409s] #	M3           39        2       41
[03/23 19:27:54   9409s] #	M4           44        0       44
[03/23 19:27:54   9409s] #	Totals       83        3       86
[03/23 19:27:54   9409s] #    number of process antenna violations = 137
[03/23 19:27:54   9409s] #cpu time = 00:00:47, elapsed time = 00:00:23, memory = 2970.60 (MB), peak = 3460.85 (MB)
[03/23 19:27:54   9409s] #start 15th optimization iteration ...
[03/23 19:28:15   9453s] ### Routing stats: routing = 87.74% drc-check-only = 0.65% dirty-area = 59.74%
[03/23 19:28:15   9453s] #   number of violations = 73
[03/23 19:28:15   9453s] #
[03/23 19:28:15   9453s] #    By Layer and Type :
[03/23 19:28:15   9453s] #	          Short   CutSpc   Totals
[03/23 19:28:15   9453s] #	M1            0        0        0
[03/23 19:28:15   9453s] #	M2            1        0        1
[03/23 19:28:15   9453s] #	M3           26        5       31
[03/23 19:28:15   9453s] #	M4           41        0       41
[03/23 19:28:15   9453s] #	Totals       68        5       73
[03/23 19:28:15   9453s] #    number of process antenna violations = 141
[03/23 19:28:15   9453s] #cpu time = 00:00:44, elapsed time = 00:00:21, memory = 2958.26 (MB), peak = 3460.85 (MB)
[03/23 19:28:15   9454s] #start 16th optimization iteration ...
[03/23 19:29:20   9554s] ### Routing stats: routing = 88.06% drc-check-only = 0.32% dirty-area = 59.74%
[03/23 19:29:20   9554s] #   number of violations = 99
[03/23 19:29:20   9554s] #
[03/23 19:29:20   9554s] #    By Layer and Type :
[03/23 19:29:20   9554s] #	          Short   CutSpc   Totals
[03/23 19:29:20   9554s] #	M1            0        0        0
[03/23 19:29:20   9554s] #	M2            0        0        0
[03/23 19:29:20   9554s] #	M3           50        5       55
[03/23 19:29:20   9554s] #	M4           44        0       44
[03/23 19:29:20   9554s] #	Totals       94        5       99
[03/23 19:29:20   9554s] #    number of process antenna violations = 136
[03/23 19:29:20   9554s] #cpu time = 00:01:41, elapsed time = 00:01:05, memory = 3023.36 (MB), peak = 3460.85 (MB)
[03/23 19:29:20   9555s] #start 17th optimization iteration ...
[03/23 19:30:21   9646s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:30:21   9646s] #   number of violations = 92
[03/23 19:30:21   9646s] #
[03/23 19:30:21   9646s] #    By Layer and Type :
[03/23 19:30:21   9646s] #	         MetSpc    Short   CutSpc   Totals
[03/23 19:30:21   9646s] #	M1            0        0        0        0
[03/23 19:30:21   9646s] #	M2            0        4        2        6
[03/23 19:30:21   9646s] #	M3            1       32        5       38
[03/23 19:30:21   9646s] #	M4            0       48        0       48
[03/23 19:30:21   9646s] #	Totals        1       84        7       92
[03/23 19:30:21   9646s] #    number of process antenna violations = 143
[03/23 19:30:21   9646s] #cpu time = 00:01:32, elapsed time = 00:01:00, memory = 3008.35 (MB), peak = 3497.35 (MB)
[03/23 19:30:21   9647s] #start 18th optimization iteration ...
[03/23 19:31:07   9731s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:31:07   9731s] #   number of violations = 94
[03/23 19:31:07   9731s] #
[03/23 19:31:07   9731s] #    By Layer and Type :
[03/23 19:31:07   9731s] #	         MetSpc    Short   CutSpc   Totals
[03/23 19:31:07   9731s] #	M1            0        0        0        0
[03/23 19:31:07   9731s] #	M2            0        4        0        4
[03/23 19:31:07   9731s] #	M3            1       39        2       42
[03/23 19:31:07   9731s] #	M4            0       48        0       48
[03/23 19:31:07   9731s] #	Totals        1       91        2       94
[03/23 19:31:07   9731s] #    number of process antenna violations = 137
[03/23 19:31:07   9731s] #cpu time = 00:01:25, elapsed time = 00:00:46, memory = 2979.95 (MB), peak = 3497.35 (MB)
[03/23 19:31:07   9732s] #start 19th optimization iteration ...
[03/23 19:31:42   9800s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:31:42   9800s] #   number of violations = 92
[03/23 19:31:42   9800s] #
[03/23 19:31:42   9800s] #    By Layer and Type :
[03/23 19:31:42   9800s] #	         MetSpc    Short   CutSpc   Totals
[03/23 19:31:42   9800s] #	M1            0        0        0        0
[03/23 19:31:42   9800s] #	M2            0        2        0        2
[03/23 19:31:42   9800s] #	M3            1       39        5       45
[03/23 19:31:42   9800s] #	M4            0       45        0       45
[03/23 19:31:42   9800s] #	Totals        1       86        5       92
[03/23 19:31:42   9800s] #    number of process antenna violations = 135
[03/23 19:31:42   9800s] #cpu time = 00:01:09, elapsed time = 00:00:35, memory = 2971.68 (MB), peak = 3497.35 (MB)
[03/23 19:31:43   9801s] #start 20th optimization iteration ...
[03/23 19:31:55   9828s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:31:55   9828s] #   number of violations = 74
[03/23 19:31:55   9828s] #
[03/23 19:31:55   9828s] #    By Layer and Type :
[03/23 19:31:55   9828s] #	          Short   CutSpc   Totals
[03/23 19:31:55   9828s] #	M1            0        0        0
[03/23 19:31:55   9828s] #	M2            1        0        1
[03/23 19:31:55   9828s] #	M3           32        2       34
[03/23 19:31:55   9828s] #	M4           39        0       39
[03/23 19:31:55   9828s] #	Totals       72        2       74
[03/23 19:31:55   9828s] #    number of process antenna violations = 136
[03/23 19:31:56   9828s] #cpu time = 00:00:27, elapsed time = 00:00:13, memory = 2960.10 (MB), peak = 3497.35 (MB)
[03/23 19:31:56   9828s] #start 21th optimization iteration ...
[03/23 19:32:48   9909s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:32:48   9909s] #   number of violations = 67
[03/23 19:32:48   9909s] #
[03/23 19:32:48   9909s] #    By Layer and Type :
[03/23 19:32:48   9909s] #	          Short   CutSpc   Totals
[03/23 19:32:48   9909s] #	M1            0        0        0
[03/23 19:32:48   9909s] #	M2            1        0        1
[03/23 19:32:48   9909s] #	M3           29        1       30
[03/23 19:32:48   9909s] #	M4           36        0       36
[03/23 19:32:48   9909s] #	Totals       66        1       67
[03/23 19:32:48   9909s] #    number of process antenna violations = 137
[03/23 19:32:48   9909s] #cpu time = 00:01:21, elapsed time = 00:00:53, memory = 3004.56 (MB), peak = 3497.35 (MB)
[03/23 19:32:49   9909s] #start 22th optimization iteration ...
[03/23 19:33:28   9971s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:33:28   9971s] #   number of violations = 67
[03/23 19:33:28   9971s] #
[03/23 19:33:28   9971s] #    By Layer and Type :
[03/23 19:33:28   9971s] #	          Short   CutSpc   Totals
[03/23 19:33:28   9971s] #	M1            0        0        0
[03/23 19:33:28   9971s] #	M2            1        1        2
[03/23 19:33:28   9971s] #	M3           30        0       30
[03/23 19:33:28   9971s] #	M4           35        0       35
[03/23 19:33:28   9971s] #	Totals       66        1       67
[03/23 19:33:28   9971s] #    number of process antenna violations = 142
[03/23 19:33:28   9972s] #cpu time = 00:01:02, elapsed time = 00:00:40, memory = 3005.39 (MB), peak = 3497.35 (MB)
[03/23 19:33:28   9972s] #start 23th optimization iteration ...
[03/23 19:34:11  10033s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:34:11  10033s] #   number of violations = 53
[03/23 19:34:11  10033s] #
[03/23 19:34:11  10033s] #    By Layer and Type :
[03/23 19:34:11  10033s] #	          Short   CutSpc   Totals
[03/23 19:34:11  10033s] #	M1            0        0        0
[03/23 19:34:11  10033s] #	M2            2        0        2
[03/23 19:34:11  10033s] #	M3           22        1       23
[03/23 19:34:11  10033s] #	M4           28        0       28
[03/23 19:34:11  10033s] #	Totals       52        1       53
[03/23 19:34:11  10033s] #    number of process antenna violations = 138
[03/23 19:34:11  10033s] #cpu time = 00:01:01, elapsed time = 00:00:43, memory = 2970.83 (MB), peak = 3497.35 (MB)
[03/23 19:34:12  10033s] #start 24th optimization iteration ...
[03/23 19:34:43  10081s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:34:43  10081s] #   number of violations = 47
[03/23 19:34:43  10081s] #
[03/23 19:34:43  10081s] #    By Layer and Type :
[03/23 19:34:43  10081s] #	          Short   CutSpc   Totals
[03/23 19:34:43  10081s] #	M1            0        0        0
[03/23 19:34:43  10081s] #	M2            6        0        6
[03/23 19:34:43  10081s] #	M3           15        1       16
[03/23 19:34:43  10081s] #	M4           25        0       25
[03/23 19:34:43  10081s] #	Totals       46        1       47
[03/23 19:34:43  10081s] #    number of process antenna violations = 137
[03/23 19:34:43  10081s] #cpu time = 00:00:48, elapsed time = 00:00:32, memory = 2954.36 (MB), peak = 3497.35 (MB)
[03/23 19:34:43  10081s] #start 25th optimization iteration ...
[03/23 19:34:53  10096s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:34:53  10096s] #   number of violations = 47
[03/23 19:34:53  10096s] #
[03/23 19:34:53  10096s] #    By Layer and Type :
[03/23 19:34:53  10096s] #	          Short   Totals
[03/23 19:34:53  10096s] #	M1            0        0
[03/23 19:34:53  10096s] #	M2            8        8
[03/23 19:34:53  10096s] #	M3           19       19
[03/23 19:34:53  10096s] #	M4           20       20
[03/23 19:34:53  10096s] #	Totals       47       47
[03/23 19:34:53  10096s] #    number of process antenna violations = 140
[03/23 19:34:53  10096s] #cpu time = 00:00:15, elapsed time = 00:00:09, memory = 2950.12 (MB), peak = 3497.35 (MB)
[03/23 19:34:53  10097s] #start 26th optimization iteration ...
[03/23 19:35:28  10146s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:35:28  10146s] #   number of violations = 49
[03/23 19:35:28  10146s] #
[03/23 19:35:28  10146s] #    By Layer and Type :
[03/23 19:35:28  10146s] #	          Short   CutSpc   Totals
[03/23 19:35:28  10146s] #	M1            0        0        0
[03/23 19:35:28  10146s] #	M2            3        0        3
[03/23 19:35:28  10146s] #	M3           18        1       19
[03/23 19:35:28  10146s] #	M4           27        0       27
[03/23 19:35:28  10146s] #	Totals       48        1       49
[03/23 19:35:28  10146s] #    number of process antenna violations = 142
[03/23 19:35:28  10146s] #cpu time = 00:00:49, elapsed time = 00:00:35, memory = 2944.68 (MB), peak = 3497.35 (MB)
[03/23 19:35:28  10146s] #start 27th optimization iteration ...
[03/23 19:35:58  10189s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:35:58  10189s] #   number of violations = 50
[03/23 19:35:58  10189s] #
[03/23 19:35:58  10189s] #    By Layer and Type :
[03/23 19:35:58  10189s] #	          Short   CutSpc   Totals
[03/23 19:35:58  10189s] #	M1            0        0        0
[03/23 19:35:58  10189s] #	M2            1        0        1
[03/23 19:35:58  10189s] #	M3           19        1       20
[03/23 19:35:58  10189s] #	M4           29        0       29
[03/23 19:35:58  10189s] #	Totals       49        1       50
[03/23 19:35:58  10189s] #    number of process antenna violations = 141
[03/23 19:35:58  10189s] #cpu time = 00:00:43, elapsed time = 00:00:30, memory = 2944.48 (MB), peak = 3497.35 (MB)
[03/23 19:35:59  10189s] #start 28th optimization iteration ...
[03/23 19:36:28  10234s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:36:28  10234s] #   number of violations = 52
[03/23 19:36:28  10234s] #
[03/23 19:36:28  10234s] #    By Layer and Type :
[03/23 19:36:28  10234s] #	          Short   CutSpc   Totals
[03/23 19:36:28  10234s] #	M1            0        0        0
[03/23 19:36:28  10234s] #	M2            2        0        2
[03/23 19:36:28  10234s] #	M3           19        1       20
[03/23 19:36:28  10234s] #	M4           30        0       30
[03/23 19:36:28  10234s] #	Totals       51        1       52
[03/23 19:36:28  10234s] #    number of process antenna violations = 140
[03/23 19:36:28  10234s] #cpu time = 00:00:45, elapsed time = 00:00:30, memory = 2941.74 (MB), peak = 3497.35 (MB)
[03/23 19:36:28  10234s] #start 29th optimization iteration ...
[03/23 19:36:46  10262s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:36:46  10262s] #   number of violations = 43
[03/23 19:36:46  10262s] #
[03/23 19:36:46  10262s] #    By Layer and Type :
[03/23 19:36:46  10262s] #	          Short   CutSpc   Totals
[03/23 19:36:46  10262s] #	M1            0        0        0
[03/23 19:36:46  10262s] #	M2            1        0        1
[03/23 19:36:46  10262s] #	M3           17        2       19
[03/23 19:36:46  10262s] #	M4           23        0       23
[03/23 19:36:46  10262s] #	Totals       41        2       43
[03/23 19:36:46  10262s] #    number of process antenna violations = 138
[03/23 19:36:47  10262s] #cpu time = 00:00:27, elapsed time = 00:00:18, memory = 2943.73 (MB), peak = 3497.35 (MB)
[03/23 19:36:47  10262s] #start 30th optimization iteration ...
[03/23 19:37:02  10286s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:37:02  10286s] #   number of violations = 51
[03/23 19:37:02  10286s] #
[03/23 19:37:02  10286s] #    By Layer and Type :
[03/23 19:37:02  10286s] #	          Short   CutSpc   Totals
[03/23 19:37:02  10286s] #	M1            0        0        0
[03/23 19:37:02  10286s] #	M2            2        0        2
[03/23 19:37:02  10286s] #	M3           15        1       16
[03/23 19:37:02  10286s] #	M4           33        0       33
[03/23 19:37:02  10286s] #	Totals       50        1       51
[03/23 19:37:02  10286s] #    number of process antenna violations = 138
[03/23 19:37:02  10286s] #cpu time = 00:00:24, elapsed time = 00:00:15, memory = 2942.15 (MB), peak = 3497.35 (MB)
[03/23 19:37:02  10287s] #start 31th optimization iteration ...
[03/23 19:37:27  10327s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:37:27  10327s] #   number of violations = 44
[03/23 19:37:27  10327s] #
[03/23 19:37:27  10327s] #    By Layer and Type :
[03/23 19:37:27  10327s] #	          Short   CutSpc   Totals
[03/23 19:37:27  10327s] #	M1            0        0        0
[03/23 19:37:27  10327s] #	M2            4        0        4
[03/23 19:37:27  10327s] #	M3           15        1       16
[03/23 19:37:27  10327s] #	M4           24        0       24
[03/23 19:37:27  10327s] #	Totals       43        1       44
[03/23 19:37:27  10327s] #    number of process antenna violations = 137
[03/23 19:37:28  10327s] #cpu time = 00:00:40, elapsed time = 00:00:26, memory = 2941.37 (MB), peak = 3497.35 (MB)
[03/23 19:37:28  10327s] #start 32th optimization iteration ...
[03/23 19:37:47  10357s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:37:47  10357s] #   number of violations = 39
[03/23 19:37:47  10357s] #
[03/23 19:37:47  10357s] #    By Layer and Type :
[03/23 19:37:47  10357s] #	          Short   CutSpc   Totals
[03/23 19:37:47  10357s] #	M1            0        0        0
[03/23 19:37:47  10357s] #	M2            4        0        4
[03/23 19:37:47  10357s] #	M3           14        1       15
[03/23 19:37:47  10357s] #	M4           20        0       20
[03/23 19:37:47  10357s] #	Totals       38        1       39
[03/23 19:37:47  10357s] #    number of process antenna violations = 138
[03/23 19:37:47  10357s] #cpu time = 00:00:30, elapsed time = 00:00:20, memory = 2941.36 (MB), peak = 3497.35 (MB)
[03/23 19:37:47  10357s] #start 33th optimization iteration ...
[03/23 19:38:08  10387s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:38:08  10387s] #   number of violations = 58
[03/23 19:38:08  10387s] #
[03/23 19:38:08  10387s] #    By Layer and Type :
[03/23 19:38:08  10387s] #	          Short     Loop   CutSpc   Totals
[03/23 19:38:08  10387s] #	M1            0        0        0        0
[03/23 19:38:08  10387s] #	M2            3        1        0        4
[03/23 19:38:08  10387s] #	M3           19        0        1       20
[03/23 19:38:08  10387s] #	M4           34        0        0       34
[03/23 19:38:08  10387s] #	Totals       56        1        1       58
[03/23 19:38:08  10387s] #    number of process antenna violations = 139
[03/23 19:38:08  10387s] #cpu time = 00:00:30, elapsed time = 00:00:21, memory = 2941.46 (MB), peak = 3497.35 (MB)
[03/23 19:38:08  10387s] #start 34th optimization iteration ...
[03/23 19:38:16  10401s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:38:16  10401s] #   number of violations = 44
[03/23 19:38:16  10401s] #
[03/23 19:38:16  10401s] #    By Layer and Type :
[03/23 19:38:16  10401s] #	          Short   Totals
[03/23 19:38:16  10401s] #	M1            0        0
[03/23 19:38:16  10401s] #	M2            4        4
[03/23 19:38:16  10401s] #	M3           17       17
[03/23 19:38:16  10401s] #	M4           23       23
[03/23 19:38:16  10401s] #	Totals       44       44
[03/23 19:38:16  10401s] #    number of process antenna violations = 139
[03/23 19:38:16  10401s] #cpu time = 00:00:13, elapsed time = 00:00:08, memory = 2939.67 (MB), peak = 3497.35 (MB)
[03/23 19:38:16  10401s] #start 35th optimization iteration ...
[03/23 19:38:23  10414s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:38:23  10414s] #   number of violations = 41
[03/23 19:38:23  10414s] #
[03/23 19:38:23  10414s] #    By Layer and Type :
[03/23 19:38:23  10414s] #	          Short   Totals
[03/23 19:38:23  10414s] #	M1            0        0
[03/23 19:38:23  10414s] #	M2            1        1
[03/23 19:38:23  10414s] #	M3           17       17
[03/23 19:38:23  10414s] #	M4           23       23
[03/23 19:38:23  10414s] #	Totals       41       41
[03/23 19:38:23  10414s] #    number of process antenna violations = 136
[03/23 19:38:23  10414s] #cpu time = 00:00:13, elapsed time = 00:00:08, memory = 2936.38 (MB), peak = 3497.35 (MB)
[03/23 19:38:23  10414s] #start 36th optimization iteration ...
[03/23 19:38:35  10432s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:38:35  10432s] #   number of violations = 50
[03/23 19:38:35  10432s] #
[03/23 19:38:35  10432s] #    By Layer and Type :
[03/23 19:38:35  10432s] #	         MetSpc    Short   CutSpc   Totals
[03/23 19:38:35  10432s] #	M1            0        0        0        0
[03/23 19:38:35  10432s] #	M2            1        3        0        4
[03/23 19:38:35  10432s] #	M3            0       20        3       23
[03/23 19:38:35  10432s] #	M4            0       23        0       23
[03/23 19:38:35  10432s] #	Totals        1       46        3       50
[03/23 19:38:35  10432s] #    number of process antenna violations = 137
[03/23 19:38:35  10432s] #cpu time = 00:00:18, elapsed time = 00:00:12, memory = 2935.68 (MB), peak = 3497.35 (MB)
[03/23 19:38:35  10432s] #start 37th optimization iteration ...
[03/23 19:38:46  10451s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:38:46  10451s] #   number of violations = 50
[03/23 19:38:46  10451s] #
[03/23 19:38:46  10451s] #    By Layer and Type :
[03/23 19:38:46  10451s] #	          Short   Totals
[03/23 19:38:46  10451s] #	M1            0        0
[03/23 19:38:46  10451s] #	M2            0        0
[03/23 19:38:46  10451s] #	M3           22       22
[03/23 19:38:46  10451s] #	M4           28       28
[03/23 19:38:46  10451s] #	Totals       50       50
[03/23 19:38:46  10451s] #    number of process antenna violations = 137
[03/23 19:38:46  10451s] #cpu time = 00:00:19, elapsed time = 00:00:11, memory = 2931.46 (MB), peak = 3497.35 (MB)
[03/23 19:38:46  10451s] #start 38th optimization iteration ...
[03/23 19:38:51  10462s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:38:51  10462s] #   number of violations = 61
[03/23 19:38:51  10462s] #
[03/23 19:38:51  10462s] #    By Layer and Type :
[03/23 19:38:51  10462s] #	          Short   CutSpc   Totals
[03/23 19:38:51  10462s] #	M1            0        0        0
[03/23 19:38:51  10462s] #	M2            1        0        1
[03/23 19:38:51  10462s] #	M3           22        2       24
[03/23 19:38:51  10462s] #	M4           36        0       36
[03/23 19:38:51  10462s] #	Totals       59        2       61
[03/23 19:38:51  10462s] #    number of process antenna violations = 138
[03/23 19:38:51  10462s] #cpu time = 00:00:11, elapsed time = 00:00:05, memory = 2931.59 (MB), peak = 3497.35 (MB)
[03/23 19:38:51  10463s] #start 39th optimization iteration ...
[03/23 19:38:56  10472s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:38:56  10472s] #   number of violations = 59
[03/23 19:38:56  10472s] #
[03/23 19:38:56  10472s] #    By Layer and Type :
[03/23 19:38:56  10472s] #	          Short   CutSpc   Totals
[03/23 19:38:56  10472s] #	M1            0        0        0
[03/23 19:38:56  10472s] #	M2            1        0        1
[03/23 19:38:56  10472s] #	M3           21        3       24
[03/23 19:38:56  10472s] #	M4           34        0       34
[03/23 19:38:56  10472s] #	Totals       56        3       59
[03/23 19:38:56  10472s] #    number of process antenna violations = 138
[03/23 19:38:56  10472s] #cpu time = 00:00:09, elapsed time = 00:00:04, memory = 2932.13 (MB), peak = 3497.35 (MB)
[03/23 19:38:56  10472s] #start 40th optimization iteration ...
[03/23 19:39:00  10482s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:39:00  10482s] #   number of violations = 50
[03/23 19:39:00  10482s] #
[03/23 19:39:00  10482s] #    By Layer and Type :
[03/23 19:39:00  10482s] #	          Short   CutSpc   Totals
[03/23 19:39:00  10482s] #	M1            0        0        0
[03/23 19:39:00  10482s] #	M2            1        0        1
[03/23 19:39:00  10482s] #	M3           21        1       22
[03/23 19:39:00  10482s] #	M4           27        0       27
[03/23 19:39:00  10482s] #	Totals       49        1       50
[03/23 19:39:00  10482s] #    number of process antenna violations = 138
[03/23 19:39:00  10482s] #cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2929.91 (MB), peak = 3497.35 (MB)
[03/23 19:39:01  10482s] #start 41th optimization iteration ...
[03/23 19:39:09  10494s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:39:09  10494s] #   number of violations = 50
[03/23 19:39:09  10494s] #
[03/23 19:39:09  10494s] #    By Layer and Type :
[03/23 19:39:09  10494s] #	          Short   CutSpc   Totals
[03/23 19:39:09  10494s] #	M1            0        0        0
[03/23 19:39:09  10494s] #	M2            1        0        1
[03/23 19:39:09  10494s] #	M3           21        1       22
[03/23 19:39:09  10494s] #	M4           27        0       27
[03/23 19:39:09  10494s] #	Totals       49        1       50
[03/23 19:39:09  10494s] #    number of process antenna violations = 138
[03/23 19:39:09  10494s] #cpu time = 00:00:12, elapsed time = 00:00:08, memory = 2929.70 (MB), peak = 3497.35 (MB)
[03/23 19:39:09  10494s] #start 42th optimization iteration ...
[03/23 19:39:19  10509s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:39:19  10509s] #   number of violations = 50
[03/23 19:39:19  10509s] #
[03/23 19:39:19  10509s] #    By Layer and Type :
[03/23 19:39:19  10509s] #	          Short   CutSpc   Totals
[03/23 19:39:19  10509s] #	M1            0        0        0
[03/23 19:39:19  10509s] #	M2            1        0        1
[03/23 19:39:19  10509s] #	M3           21        1       22
[03/23 19:39:19  10509s] #	M4           27        0       27
[03/23 19:39:19  10509s] #	Totals       49        1       50
[03/23 19:39:19  10509s] #    number of process antenna violations = 138
[03/23 19:39:19  10509s] #cpu time = 00:00:14, elapsed time = 00:00:10, memory = 2928.54 (MB), peak = 3497.35 (MB)
[03/23 19:39:19  10509s] #start 43th optimization iteration ...
[03/23 19:39:28  10521s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:39:28  10521s] #   number of violations = 50
[03/23 19:39:28  10521s] #
[03/23 19:39:28  10521s] #    By Layer and Type :
[03/23 19:39:28  10521s] #	          Short   CutSpc   Totals
[03/23 19:39:28  10521s] #	M1            0        0        0
[03/23 19:39:28  10521s] #	M2            1        0        1
[03/23 19:39:28  10521s] #	M3           21        1       22
[03/23 19:39:28  10521s] #	M4           27        0       27
[03/23 19:39:28  10521s] #	Totals       49        1       50
[03/23 19:39:28  10521s] #    number of process antenna violations = 138
[03/23 19:39:28  10521s] #cpu time = 00:00:12, elapsed time = 00:00:09, memory = 2929.11 (MB), peak = 3497.35 (MB)
[03/23 19:39:28  10521s] #start 44th optimization iteration ...
[03/23 19:39:38  10537s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:39:38  10537s] #   number of violations = 50
[03/23 19:39:38  10537s] #
[03/23 19:39:38  10537s] #    By Layer and Type :
[03/23 19:39:38  10537s] #	          Short   CutSpc   Totals
[03/23 19:39:38  10537s] #	M1            0        0        0
[03/23 19:39:38  10537s] #	M2            1        0        1
[03/23 19:39:38  10537s] #	M3           21        1       22
[03/23 19:39:38  10537s] #	M4           27        0       27
[03/23 19:39:38  10537s] #	Totals       49        1       50
[03/23 19:39:38  10537s] #    number of process antenna violations = 138
[03/23 19:39:38  10537s] #cpu time = 00:00:16, elapsed time = 00:00:11, memory = 2924.48 (MB), peak = 3497.35 (MB)
[03/23 19:39:38  10537s] #start 45th optimization iteration ...
[03/23 19:39:47  10551s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:39:47  10551s] #   number of violations = 50
[03/23 19:39:47  10551s] #
[03/23 19:39:47  10551s] #    By Layer and Type :
[03/23 19:39:47  10551s] #	          Short   CutSpc   Totals
[03/23 19:39:47  10551s] #	M1            0        0        0
[03/23 19:39:47  10551s] #	M2            1        0        1
[03/23 19:39:47  10551s] #	M3           21        1       22
[03/23 19:39:47  10551s] #	M4           27        0       27
[03/23 19:39:47  10551s] #	Totals       49        1       50
[03/23 19:39:47  10551s] #    number of process antenna violations = 138
[03/23 19:39:47  10551s] #cpu time = 00:00:14, elapsed time = 00:00:09, memory = 2924.67 (MB), peak = 3497.35 (MB)
[03/23 19:39:47  10551s] #start 46th optimization iteration ...
[03/23 19:40:03  10574s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:40:03  10574s] #   number of violations = 50
[03/23 19:40:03  10574s] #
[03/23 19:40:03  10574s] #    By Layer and Type :
[03/23 19:40:03  10574s] #	          Short   CutSpc   Totals
[03/23 19:40:03  10574s] #	M1            0        0        0
[03/23 19:40:03  10574s] #	M2            1        0        1
[03/23 19:40:03  10574s] #	M3           21        1       22
[03/23 19:40:03  10574s] #	M4           27        0       27
[03/23 19:40:03  10574s] #	Totals       49        1       50
[03/23 19:40:03  10574s] #    number of process antenna violations = 138
[03/23 19:40:03  10574s] #cpu time = 00:00:23, elapsed time = 00:00:16, memory = 2927.05 (MB), peak = 3497.35 (MB)
[03/23 19:40:03  10574s] #start 47th optimization iteration ...
[03/23 19:40:17  10593s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:40:17  10593s] #   number of violations = 50
[03/23 19:40:17  10593s] #
[03/23 19:40:17  10593s] #    By Layer and Type :
[03/23 19:40:17  10593s] #	          Short   CutSpc   Totals
[03/23 19:40:17  10593s] #	M1            0        0        0
[03/23 19:40:17  10593s] #	M2            1        0        1
[03/23 19:40:17  10593s] #	M3           21        1       22
[03/23 19:40:17  10593s] #	M4           27        0       27
[03/23 19:40:17  10593s] #	Totals       49        1       50
[03/23 19:40:17  10593s] #    number of process antenna violations = 138
[03/23 19:40:17  10593s] #cpu time = 00:00:19, elapsed time = 00:00:13, memory = 2925.77 (MB), peak = 3497.35 (MB)
[03/23 19:40:17  10593s] #start 48th optimization iteration ...
[03/23 19:40:33  10616s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:40:33  10616s] #   number of violations = 50
[03/23 19:40:33  10616s] #
[03/23 19:40:33  10616s] #    By Layer and Type :
[03/23 19:40:33  10616s] #	          Short   CutSpc   Totals
[03/23 19:40:33  10616s] #	M1            0        0        0
[03/23 19:40:33  10616s] #	M2            1        0        1
[03/23 19:40:33  10616s] #	M3           21        1       22
[03/23 19:40:33  10616s] #	M4           27        0       27
[03/23 19:40:33  10616s] #	Totals       49        1       50
[03/23 19:40:33  10616s] #    number of process antenna violations = 138
[03/23 19:40:33  10616s] #cpu time = 00:00:23, elapsed time = 00:00:16, memory = 2926.16 (MB), peak = 3497.35 (MB)
[03/23 19:40:33  10616s] #start 49th optimization iteration ...
[03/23 19:40:41  10628s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:40:41  10628s] #   number of violations = 50
[03/23 19:40:41  10628s] #
[03/23 19:40:41  10628s] #    By Layer and Type :
[03/23 19:40:41  10628s] #	          Short   CutSpc   Totals
[03/23 19:40:41  10628s] #	M1            0        0        0
[03/23 19:40:41  10628s] #	M2            1        0        1
[03/23 19:40:41  10628s] #	M3           21        1       22
[03/23 19:40:41  10628s] #	M4           27        0       27
[03/23 19:40:41  10628s] #	Totals       49        1       50
[03/23 19:40:41  10628s] #    number of process antenna violations = 138
[03/23 19:40:41  10628s] #cpu time = 00:00:12, elapsed time = 00:00:09, memory = 2925.20 (MB), peak = 3497.35 (MB)
[03/23 19:40:41  10628s] #start 50th optimization iteration ...
[03/23 19:40:50  10640s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:40:50  10640s] #   number of violations = 50
[03/23 19:40:50  10640s] #
[03/23 19:40:50  10640s] #    By Layer and Type :
[03/23 19:40:50  10640s] #	          Short   CutSpc   Totals
[03/23 19:40:50  10640s] #	M1            0        0        0
[03/23 19:40:50  10640s] #	M2            1        0        1
[03/23 19:40:50  10640s] #	M3           21        1       22
[03/23 19:40:50  10640s] #	M4           27        0       27
[03/23 19:40:50  10640s] #	Totals       49        1       50
[03/23 19:40:50  10640s] #    number of process antenna violations = 138
[03/23 19:40:50  10641s] #cpu time = 00:00:12, elapsed time = 00:00:09, memory = 2925.71 (MB), peak = 3497.35 (MB)
[03/23 19:40:50  10641s] #start 51th optimization iteration ...
[03/23 19:41:15  10673s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:41:15  10673s] #   number of violations = 50
[03/23 19:41:15  10673s] #
[03/23 19:41:15  10673s] #    By Layer and Type :
[03/23 19:41:15  10673s] #	          Short   CutSpc   Totals
[03/23 19:41:15  10673s] #	M1            0        0        0
[03/23 19:41:15  10673s] #	M2            1        0        1
[03/23 19:41:15  10673s] #	M3           21        1       22
[03/23 19:41:15  10673s] #	M4           27        0       27
[03/23 19:41:15  10673s] #	Totals       49        1       50
[03/23 19:41:15  10673s] #    number of process antenna violations = 138
[03/23 19:41:15  10673s] #cpu time = 00:00:33, elapsed time = 00:00:25, memory = 2926.77 (MB), peak = 3497.35 (MB)
[03/23 19:41:15  10673s] #start 52th optimization iteration ...
[03/23 19:41:37  10701s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:41:37  10701s] #   number of violations = 50
[03/23 19:41:37  10701s] #
[03/23 19:41:37  10701s] #    By Layer and Type :
[03/23 19:41:37  10701s] #	          Short   CutSpc   Totals
[03/23 19:41:37  10701s] #	M1            0        0        0
[03/23 19:41:37  10701s] #	M2            1        0        1
[03/23 19:41:37  10701s] #	M3           21        1       22
[03/23 19:41:37  10701s] #	M4           27        0       27
[03/23 19:41:37  10701s] #	Totals       49        1       50
[03/23 19:41:37  10701s] #    number of process antenna violations = 138
[03/23 19:41:37  10701s] #cpu time = 00:00:27, elapsed time = 00:00:21, memory = 2927.07 (MB), peak = 3497.35 (MB)
[03/23 19:41:37  10701s] #start 53th optimization iteration ...
[03/23 19:42:01  10733s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:42:01  10733s] #   number of violations = 50
[03/23 19:42:01  10733s] #
[03/23 19:42:01  10733s] #    By Layer and Type :
[03/23 19:42:01  10733s] #	          Short   CutSpc   Totals
[03/23 19:42:01  10733s] #	M1            0        0        0
[03/23 19:42:01  10733s] #	M2            1        0        1
[03/23 19:42:01  10733s] #	M3           21        1       22
[03/23 19:42:01  10733s] #	M4           27        0       27
[03/23 19:42:01  10733s] #	Totals       49        1       50
[03/23 19:42:01  10733s] #    number of process antenna violations = 138
[03/23 19:42:01  10733s] #cpu time = 00:00:32, elapsed time = 00:00:24, memory = 2927.18 (MB), peak = 3497.35 (MB)
[03/23 19:42:01  10733s] #start 54th optimization iteration ...
[03/23 19:42:15  10752s] ### Routing stats: routing = 88.19% drc-check-only = 0.19% dirty-area = 59.74%
[03/23 19:42:15  10752s] #   number of violations = 50
[03/23 19:42:15  10752s] #
[03/23 19:42:15  10752s] #    By Layer and Type :
[03/23 19:42:15  10752s] #	          Short   CutSpc   Totals
[03/23 19:42:15  10752s] #	M1            0        0        0
[03/23 19:42:15  10752s] #	M2            1        0        1
[03/23 19:42:15  10752s] #	M3           21        1       22
[03/23 19:42:15  10752s] #	M4           27        0       27
[03/23 19:42:15  10752s] #	Totals       49        1       50
[03/23 19:42:15  10752s] #    number of process antenna violations = 138
[03/23 19:42:15  10752s] #cpu time = 00:00:19, elapsed time = 00:00:14, memory = 2925.92 (MB), peak = 3497.35 (MB)
[03/23 19:42:15  10752s] #Complete Detail Routing.
[03/23 19:42:15  10752s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:42:15  10752s] #Total wire length = 245061 um.
[03/23 19:42:15  10752s] #Total half perimeter of net bounding box = 98860 um.
[03/23 19:42:15  10752s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:42:15  10752s] #Total wire length on LAYER M2 = 112171 um.
[03/23 19:42:15  10752s] #Total wire length on LAYER M3 = 68861 um.
[03/23 19:42:15  10752s] #Total wire length on LAYER M4 = 64029 um.
[03/23 19:42:15  10752s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:42:15  10752s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:42:15  10752s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:42:15  10752s] #Total wire length on LAYER LM = 0 um.
[03/23 19:42:15  10752s] #Total number of vias = 59893
[03/23 19:42:15  10752s] #Total number of multi-cut vias = 1752 (  2.9%)
[03/23 19:42:15  10752s] #Total number of single cut vias = 58141 ( 97.1%)
[03/23 19:42:15  10752s] #Up-Via Summary (total 59893):
[03/23 19:42:15  10752s] #                   single-cut          multi-cut      Total
[03/23 19:42:15  10752s] #-----------------------------------------------------------
[03/23 19:42:15  10752s] # M1              9898 ( 98.0%)       197 (  2.0%)      10095
[03/23 19:42:15  10752s] # M2             25193 ( 97.1%)       765 (  2.9%)      25958
[03/23 19:42:15  10752s] # M3             23050 ( 96.7%)       790 (  3.3%)      23840
[03/23 19:42:15  10752s] #-----------------------------------------------------------
[03/23 19:42:15  10752s] #                58141 ( 97.1%)      1752 (  2.9%)      59893 
[03/23 19:42:15  10752s] #
[03/23 19:42:15  10752s] #Total number of DRC violations = 50
[03/23 19:42:15  10752s] #Total number of violations on LAYER M1 = 0
[03/23 19:42:15  10752s] #Total number of violations on LAYER M2 = 1
[03/23 19:42:15  10752s] #Total number of violations on LAYER M3 = 22
[03/23 19:42:15  10752s] #Total number of violations on LAYER M4 = 27
[03/23 19:42:15  10752s] #Total number of violations on LAYER M5 = 0
[03/23 19:42:15  10752s] #Total number of violations on LAYER M6 = 0
[03/23 19:42:15  10752s] #Total number of violations on LAYER MQ = 0
[03/23 19:42:15  10752s] #Total number of violations on LAYER LM = 0
[03/23 19:42:15  10752s] ### Time Record (Detail Routing) is uninstalled.
[03/23 19:42:15  10752s] #Cpu time = 00:41:02
[03/23 19:42:15  10752s] #Elapsed time = 00:21:09
[03/23 19:42:15  10752s] #Increased memory = 34.94 (MB)
[03/23 19:42:15  10752s] #Total memory = 2925.91 (MB)
[03/23 19:42:15  10752s] #Peak memory = 3497.35 (MB)
[03/23 19:42:15  10752s] ### Time Record (Antenna Fixing) is installed.
[03/23 19:42:15  10752s] #
[03/23 19:42:15  10752s] #start routing for process antenna violation fix ...
[03/23 19:42:15  10753s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 19:42:15  10753s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:42:15  10753s] #
[03/23 19:42:15  10753s] #    By Layer and Type :
[03/23 19:42:15  10753s] #	          Short   CutSpc   Totals
[03/23 19:42:15  10753s] #	M1            0        0        0
[03/23 19:42:15  10753s] #	M2            1        0        1
[03/23 19:42:15  10753s] #	M3           21        1       22
[03/23 19:42:15  10753s] #	M4           27        0       27
[03/23 19:42:15  10753s] #	Totals       49        1       50
[03/23 19:42:15  10753s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2926.00 (MB), peak = 3497.35 (MB)
[03/23 19:42:15  10753s] #
[03/23 19:42:15  10753s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:42:15  10753s] #Total wire length = 245061 um.
[03/23 19:42:15  10753s] #Total half perimeter of net bounding box = 98860 um.
[03/23 19:42:15  10753s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:42:15  10753s] #Total wire length on LAYER M2 = 112171 um.
[03/23 19:42:15  10753s] #Total wire length on LAYER M3 = 68861 um.
[03/23 19:42:15  10753s] #Total wire length on LAYER M4 = 64029 um.
[03/23 19:42:15  10753s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:42:15  10753s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:42:15  10753s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:42:15  10753s] #Total wire length on LAYER LM = 0 um.
[03/23 19:42:15  10753s] #Total number of vias = 59893
[03/23 19:42:15  10753s] #Total number of multi-cut vias = 1752 (  2.9%)
[03/23 19:42:15  10753s] #Total number of single cut vias = 58141 ( 97.1%)
[03/23 19:42:15  10753s] #Up-Via Summary (total 59893):
[03/23 19:42:15  10753s] #                   single-cut          multi-cut      Total
[03/23 19:42:15  10753s] #-----------------------------------------------------------
[03/23 19:42:15  10753s] # M1              9898 ( 98.0%)       197 (  2.0%)      10095
[03/23 19:42:15  10753s] # M2             25193 ( 97.1%)       765 (  2.9%)      25958
[03/23 19:42:15  10753s] # M3             23050 ( 96.7%)       790 (  3.3%)      23840
[03/23 19:42:15  10753s] #-----------------------------------------------------------
[03/23 19:42:15  10753s] #                58141 ( 97.1%)      1752 (  2.9%)      59893 
[03/23 19:42:15  10753s] #
[03/23 19:42:15  10753s] #Total number of DRC violations = 50
[03/23 19:42:15  10753s] #Total number of process antenna violations = 49
[03/23 19:42:15  10753s] #Total number of net violated process antenna rule = 42
[03/23 19:42:15  10753s] #Total number of violations on LAYER M1 = 0
[03/23 19:42:15  10753s] #Total number of violations on LAYER M2 = 1
[03/23 19:42:15  10753s] #Total number of violations on LAYER M3 = 22
[03/23 19:42:15  10753s] #Total number of violations on LAYER M4 = 27
[03/23 19:42:15  10753s] #Total number of violations on LAYER M5 = 0
[03/23 19:42:15  10753s] #Total number of violations on LAYER M6 = 0
[03/23 19:42:15  10753s] #Total number of violations on LAYER MQ = 0
[03/23 19:42:15  10753s] #Total number of violations on LAYER LM = 0
[03/23 19:42:15  10753s] #
[03/23 19:42:15  10753s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:42:15  10754s] #
[03/23 19:42:15  10754s] # start diode insertion for process antenna violation fix ...
[03/23 19:42:15  10754s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:42:15  10754s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2926.31 (MB), peak = 3497.35 (MB)
[03/23 19:42:15  10754s] #
[03/23 19:42:15  10754s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:42:15  10754s] #Total wire length = 245061 um.
[03/23 19:42:15  10754s] #Total half perimeter of net bounding box = 98860 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER M2 = 112171 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER M3 = 68861 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER M4 = 64029 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER LM = 0 um.
[03/23 19:42:15  10754s] #Total number of vias = 59893
[03/23 19:42:15  10754s] #Total number of multi-cut vias = 1752 (  2.9%)
[03/23 19:42:15  10754s] #Total number of single cut vias = 58141 ( 97.1%)
[03/23 19:42:15  10754s] #Up-Via Summary (total 59893):
[03/23 19:42:15  10754s] #                   single-cut          multi-cut      Total
[03/23 19:42:15  10754s] #-----------------------------------------------------------
[03/23 19:42:15  10754s] # M1              9898 ( 98.0%)       197 (  2.0%)      10095
[03/23 19:42:15  10754s] # M2             25193 ( 97.1%)       765 (  2.9%)      25958
[03/23 19:42:15  10754s] # M3             23050 ( 96.7%)       790 (  3.3%)      23840
[03/23 19:42:15  10754s] #-----------------------------------------------------------
[03/23 19:42:15  10754s] #                58141 ( 97.1%)      1752 (  2.9%)      59893 
[03/23 19:42:15  10754s] #
[03/23 19:42:15  10754s] #Total number of DRC violations = 50
[03/23 19:42:15  10754s] #Total number of process antenna violations = 49
[03/23 19:42:15  10754s] #Total number of net violated process antenna rule = 42
[03/23 19:42:15  10754s] #Total number of violations on LAYER M1 = 0
[03/23 19:42:15  10754s] #Total number of violations on LAYER M2 = 1
[03/23 19:42:15  10754s] #Total number of violations on LAYER M3 = 22
[03/23 19:42:15  10754s] #Total number of violations on LAYER M4 = 27
[03/23 19:42:15  10754s] #Total number of violations on LAYER M5 = 0
[03/23 19:42:15  10754s] #Total number of violations on LAYER M6 = 0
[03/23 19:42:15  10754s] #Total number of violations on LAYER MQ = 0
[03/23 19:42:15  10754s] #Total number of violations on LAYER LM = 0
[03/23 19:42:15  10754s] #
[03/23 19:42:15  10754s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:42:15  10754s] #
[03/23 19:42:15  10754s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:42:15  10754s] #Total wire length = 245061 um.
[03/23 19:42:15  10754s] #Total half perimeter of net bounding box = 98860 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER M2 = 112171 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER M3 = 68861 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER M4 = 64029 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:42:15  10754s] #Total wire length on LAYER LM = 0 um.
[03/23 19:42:15  10754s] #Total number of vias = 59893
[03/23 19:42:15  10754s] #Total number of multi-cut vias = 1752 (  2.9%)
[03/23 19:42:15  10754s] #Total number of single cut vias = 58141 ( 97.1%)
[03/23 19:42:15  10754s] #Up-Via Summary (total 59893):
[03/23 19:42:15  10754s] #                   single-cut          multi-cut      Total
[03/23 19:42:15  10754s] #-----------------------------------------------------------
[03/23 19:42:15  10754s] # M1              9898 ( 98.0%)       197 (  2.0%)      10095
[03/23 19:42:15  10754s] # M2             25193 ( 97.1%)       765 (  2.9%)      25958
[03/23 19:42:15  10754s] # M3             23050 ( 96.7%)       790 (  3.3%)      23840
[03/23 19:42:15  10754s] #-----------------------------------------------------------
[03/23 19:42:15  10754s] #                58141 ( 97.1%)      1752 (  2.9%)      59893 
[03/23 19:42:15  10754s] #
[03/23 19:42:15  10754s] #Total number of DRC violations = 50
[03/23 19:42:15  10754s] #Total number of process antenna violations = 49
[03/23 19:42:15  10754s] #Total number of net violated process antenna rule = 42
[03/23 19:42:15  10754s] #Total number of violations on LAYER M1 = 0
[03/23 19:42:15  10754s] #Total number of violations on LAYER M2 = 1
[03/23 19:42:15  10754s] #Total number of violations on LAYER M3 = 22
[03/23 19:42:15  10754s] #Total number of violations on LAYER M4 = 27
[03/23 19:42:15  10754s] #Total number of violations on LAYER M5 = 0
[03/23 19:42:15  10754s] #Total number of violations on LAYER M6 = 0
[03/23 19:42:15  10754s] #Total number of violations on LAYER MQ = 0
[03/23 19:42:15  10754s] #Total number of violations on LAYER LM = 0
[03/23 19:42:15  10754s] #
[03/23 19:42:15  10754s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 19:42:15  10754s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 19:42:15  10754s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 19:42:15  10754s] #
[03/23 19:42:15  10754s] #Start Post Route via swapping..
[03/23 19:42:15  10754s] #88.14% of area are rerouted by ECO routing.
[03/23 19:42:16  10758s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:42:16  10758s] #   number of violations = 50
[03/23 19:42:16  10758s] #
[03/23 19:42:16  10758s] #    By Layer and Type :
[03/23 19:42:16  10758s] #	          Short   CutSpc   Totals
[03/23 19:42:16  10758s] #	M1            0        0        0
[03/23 19:42:16  10758s] #	M2            1        0        1
[03/23 19:42:16  10758s] #	M3           21        1       22
[03/23 19:42:16  10758s] #	M4           27        0       27
[03/23 19:42:16  10758s] #	Totals       49        1       50
[03/23 19:42:16  10758s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2928.33 (MB), peak = 3497.35 (MB)
[03/23 19:42:16  10758s] #CELL_VIEW PE_top,init has 50 DRC violations
[03/23 19:42:16  10758s] #Total number of DRC violations = 50
[03/23 19:42:16  10758s] #Total number of process antenna violations = 49
[03/23 19:42:16  10758s] #Total number of net violated process antenna rule = 42
[03/23 19:42:16  10758s] #Total number of violations on LAYER M1 = 0
[03/23 19:42:16  10758s] #Total number of violations on LAYER M2 = 1
[03/23 19:42:16  10758s] #Total number of violations on LAYER M3 = 22
[03/23 19:42:16  10758s] #Total number of violations on LAYER M4 = 27
[03/23 19:42:16  10758s] #Total number of violations on LAYER M5 = 0
[03/23 19:42:16  10758s] #Total number of violations on LAYER M6 = 0
[03/23 19:42:16  10758s] #Total number of violations on LAYER MQ = 0
[03/23 19:42:16  10758s] #Total number of violations on LAYER LM = 0
[03/23 19:42:16  10758s] #Post Route via swapping is done.
[03/23 19:42:16  10758s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 19:42:16  10758s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:42:16  10758s] #Total wire length = 245061 um.
[03/23 19:42:16  10758s] #Total half perimeter of net bounding box = 98860 um.
[03/23 19:42:16  10758s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:42:16  10758s] #Total wire length on LAYER M2 = 112171 um.
[03/23 19:42:16  10758s] #Total wire length on LAYER M3 = 68861 um.
[03/23 19:42:16  10758s] #Total wire length on LAYER M4 = 64029 um.
[03/23 19:42:16  10758s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:42:16  10758s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:42:16  10758s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:42:16  10758s] #Total wire length on LAYER LM = 0 um.
[03/23 19:42:16  10758s] #Total number of vias = 59893
[03/23 19:42:16  10758s] #Total number of multi-cut vias = 2339 (  3.9%)
[03/23 19:42:16  10758s] #Total number of single cut vias = 57554 ( 96.1%)
[03/23 19:42:16  10758s] #Up-Via Summary (total 59893):
[03/23 19:42:16  10758s] #                   single-cut          multi-cut      Total
[03/23 19:42:16  10758s] #-----------------------------------------------------------
[03/23 19:42:16  10758s] # M1              9894 ( 98.0%)       201 (  2.0%)      10095
[03/23 19:42:16  10758s] # M2             25032 ( 96.4%)       926 (  3.6%)      25958
[03/23 19:42:16  10758s] # M3             22628 ( 94.9%)      1212 (  5.1%)      23840
[03/23 19:42:16  10758s] #-----------------------------------------------------------
[03/23 19:42:16  10758s] #                57554 ( 96.1%)      2339 (  3.9%)      59893 
[03/23 19:42:16  10758s] #
[03/23 19:42:16  10758s] #detailRoute Statistics:
[03/23 19:42:16  10758s] #Cpu time = 00:41:07
[03/23 19:42:16  10758s] #Elapsed time = 00:21:11
[03/23 19:42:16  10758s] #Increased memory = 37.30 (MB)
[03/23 19:42:16  10758s] #Total memory = 2928.27 (MB)
[03/23 19:42:16  10758s] #Peak memory = 3497.35 (MB)
[03/23 19:42:16  10758s] #Skip updating routing design signature in db-snapshot flow
[03/23 19:42:16  10758s] ### global_detail_route design signature (610): route=22476217 flt_obj=0 vio=1459019282 shield_wire=1
[03/23 19:42:16  10758s] ### Time Record (DB Export) is installed.
[03/23 19:42:16  10758s] ### export design design signature (611): route=22476217 fixed_route=216705017 flt_obj=0 vio=1459019282 swire=282492057 shield_wire=1 net_attr=1190058028 dirty_area=0 del_dirty_area=0 cell=1079099773 placement=467719648 pin_access=1928048662 inst_pattern=1
[03/23 19:42:16  10758s] #	no debugging net set
[03/23 19:42:16  10758s] ### Time Record (DB Export) is uninstalled.
[03/23 19:42:16  10758s] ### Time Record (Post Callback) is installed.
[03/23 19:42:17  10759s] ### Time Record (Post Callback) is uninstalled.
[03/23 19:42:17  10759s] #
[03/23 19:42:17  10759s] #globalDetailRoute statistics:
[03/23 19:42:17  10759s] #Cpu time = 00:41:11
[03/23 19:42:17  10759s] #Elapsed time = 00:21:13
[03/23 19:42:17  10759s] #Increased memory = -183.05 (MB)
[03/23 19:42:17  10759s] #Total memory = 2696.59 (MB)
[03/23 19:42:17  10759s] #Peak memory = 3497.35 (MB)
[03/23 19:42:17  10759s] #Number of warnings = 5
[03/23 19:42:17  10759s] #Total number of warnings = 37
[03/23 19:42:17  10759s] #Number of fails = 0
[03/23 19:42:17  10759s] #Total number of fails = 0
[03/23 19:42:17  10759s] #Complete globalDetailRoute on Thu Mar 23 19:42:17 2023
[03/23 19:42:17  10759s] #
[03/23 19:42:17  10759s] ### import design signature (612): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1928048662 inst_pattern=1
[03/23 19:42:17  10759s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 19:42:17  10759s] ### 
[03/23 19:42:17  10759s] ###   Scalability Statistics
[03/23 19:42:17  10759s] ### 
[03/23 19:42:17  10759s] ### --------------------------------+----------------+----------------+----------------+
[03/23 19:42:17  10759s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 19:42:17  10759s] ### --------------------------------+----------------+----------------+----------------+
[03/23 19:42:17  10759s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 19:42:17  10759s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 19:42:17  10759s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 19:42:17  10759s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 19:42:17  10759s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 19:42:17  10759s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 19:42:17  10759s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 19:42:17  10759s] ###   Global Routing                |        00:00:01|        00:00:00|             1.0|
[03/23 19:42:17  10759s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/23 19:42:17  10759s] ###   Detail Routing                |        00:41:02|        00:21:09|             1.9|
[03/23 19:42:17  10759s] ###   Antenna Fixing                |        00:00:02|        00:00:00|             1.0|
[03/23 19:42:17  10759s] ###   Post Route Via Swapping       |        00:00:04|        00:00:01|             3.6|
[03/23 19:42:17  10759s] ###   Entire Command                |        00:41:11|        00:21:13|             1.9|
[03/23 19:42:17  10759s] ### --------------------------------+----------------+----------------+----------------+
[03/23 19:42:17  10759s] ### 
[03/23 19:42:17  10759s] *** EcoRoute #2 [finish] (optDesign #3) : cpu/real = 0:41:10.7/0:21:13.1 (1.9), totSession cpu/real = 2:59:19.1/1:38:34.5 (1.8), mem = 3886.1M
[03/23 19:42:17  10759s] 
[03/23 19:42:17  10759s] =============================================================================================
[03/23 19:42:17  10759s]  Step TAT Report : EcoRoute #2 / optDesign #3                                   21.14-s109_1
[03/23 19:42:17  10759s] =============================================================================================
[03/23 19:42:17  10759s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 19:42:17  10759s] ---------------------------------------------------------------------------------------------
[03/23 19:42:17  10759s] [ GlobalRoute            ]      1   0:00:00.5  (   0.0 % )     0:00:00.5 /  0:00:00.8    1.7
[03/23 19:42:17  10759s] [ DetailRoute            ]      1   0:21:09.3  (  99.7 % )     0:21:09.3 /  0:41:01.6    1.9
[03/23 19:42:17  10759s] [ MISC                   ]          0:00:03.3  (   0.3 % )     0:00:03.3 /  0:00:08.2    2.5
[03/23 19:42:17  10759s] ---------------------------------------------------------------------------------------------
[03/23 19:42:17  10759s]  EcoRoute #2 TOTAL                  0:21:13.1  ( 100.0 % )     0:21:13.1 /  0:41:10.7    1.9
[03/23 19:42:17  10759s] ---------------------------------------------------------------------------------------------
[03/23 19:42:17  10759s] 
[03/23 19:42:17  10759s] **optDesign ... cpu = 1:43:27, real = 0:50:27, mem = 2684.6M, totSessionCpu=2:59:19 **
[03/23 19:42:17  10759s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 19:42:17  10759s] **INFO: flowCheckPoint #8 PostEcoSummary
[03/23 19:42:17  10759s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 19:42:17  10759s] 
[03/23 19:42:17  10759s] Trim Metal Layers:
[03/23 19:42:17  10759s] LayerId::1 widthSet size::1
[03/23 19:42:17  10759s] LayerId::2 widthSet size::1
[03/23 19:42:17  10759s] LayerId::3 widthSet size::1
[03/23 19:42:17  10759s] LayerId::4 widthSet size::1
[03/23 19:42:17  10759s] LayerId::5 widthSet size::1
[03/23 19:42:17  10759s] LayerId::6 widthSet size::1
[03/23 19:42:17  10759s] LayerId::7 widthSet size::1
[03/23 19:42:17  10759s] LayerId::8 widthSet size::1
[03/23 19:42:17  10759s] eee: pegSigSF::1.070000
[03/23 19:42:17  10759s] Initializing multi-corner resistance tables ...
[03/23 19:42:17  10759s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 19:42:17  10759s] eee: l::2 avDens::0.440746 usedTrk::3292.370941 availTrk::7470.000000 sigTrk::3292.370941
[03/23 19:42:17  10759s] eee: l::3 avDens::0.263937 usedTrk::1995.361124 availTrk::7560.000000 sigTrk::1995.361124
[03/23 19:42:17  10759s] eee: l::4 avDens::0.243993 usedTrk::1844.584712 availTrk::7560.000000 sigTrk::1844.584712
[03/23 19:42:17  10759s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:42:17  10759s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:42:17  10759s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:42:17  10759s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:42:17  10759s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.435973 uaWl=1.000000 uaWlH=0.253251 aWlH=0.000000 lMod=0 pMax=0.868600 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 19:42:17  10759s] ### Net info: total nets: 2970
[03/23 19:42:17  10759s] ### Net info: dirty nets: 0
[03/23 19:42:17  10759s] ### Net info: marked as disconnected nets: 0
[03/23 19:42:17  10759s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 19:42:17  10759s] #num needed restored net=0
[03/23 19:42:17  10759s] #need_extraction net=0 (total=2970)
[03/23 19:42:17  10759s] ### Net info: fully routed nets: 2967
[03/23 19:42:17  10759s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 19:42:17  10759s] ### Net info: unrouted nets: 0
[03/23 19:42:17  10759s] ### Net info: re-extraction nets: 0
[03/23 19:42:17  10759s] ### Net info: ignored nets: 0
[03/23 19:42:17  10759s] ### Net info: skip routing nets: 0
[03/23 19:42:17  10759s] ### import design signature (613): route=1211039688 fixed_route=1211039688 flt_obj=0 vio=1970587796 swire=282492057 shield_wire=1 net_attr=1719763592 dirty_area=0 del_dirty_area=0 cell=1079099773 placement=467719648 pin_access=1928048662 inst_pattern=1
[03/23 19:42:17  10759s] #Extract in post route mode
[03/23 19:42:17  10759s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 19:42:17  10759s] #Fast data preparation for tQuantus.
[03/23 19:42:17  10759s] #Start routing data preparation on Thu Mar 23 19:42:17 2023
[03/23 19:42:17  10759s] #
[03/23 19:42:17  10759s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 19:42:17  10759s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:42:17  10759s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:42:17  10759s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:42:17  10759s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:42:17  10759s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:42:17  10759s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:42:17  10759s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:42:17  10759s] #Regenerating Ggrids automatically.
[03/23 19:42:17  10759s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 19:42:17  10759s] #Using automatically generated G-grids.
[03/23 19:42:17  10759s] #Done routing data preparation.
[03/23 19:42:17  10759s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2691.62 (MB), peak = 3497.35 (MB)
[03/23 19:42:17  10759s] #Start routing data preparation on Thu Mar 23 19:42:17 2023
[03/23 19:42:17  10759s] #
[03/23 19:42:17  10759s] #Minimum voltage of a net in the design = 0.000.
[03/23 19:42:17  10759s] #Maximum voltage of a net in the design = 1.200.
[03/23 19:42:17  10759s] #Voltage range [0.000 - 1.200] has 2968 nets.
[03/23 19:42:17  10759s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 19:42:17  10759s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 19:42:17  10759s] #Build and mark too close pins for the same net.
[03/23 19:42:17  10759s] #Regenerating Ggrids automatically.
[03/23 19:42:17  10759s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 19:42:17  10759s] #Using automatically generated G-grids.
[03/23 19:42:17  10759s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 19:42:17  10759s] #Done routing data preparation.
[03/23 19:42:17  10760s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2697.19 (MB), peak = 3497.35 (MB)
[03/23 19:42:17  10760s] #
[03/23 19:42:17  10760s] #Start tQuantus RC extraction...
[03/23 19:42:17  10760s] #Start building rc corner(s)...
[03/23 19:42:17  10760s] #Number of RC Corner = 1
[03/23 19:42:17  10760s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 19:42:17  10760s] #M1 -> M1 (1)
[03/23 19:42:17  10760s] #M2 -> M2 (2)
[03/23 19:42:17  10760s] #M3 -> M3 (3)
[03/23 19:42:17  10760s] #M4 -> M4 (4)
[03/23 19:42:17  10760s] #M5 -> M5 (5)
[03/23 19:42:17  10760s] #M6 -> M6 (6)
[03/23 19:42:17  10760s] #MQ -> MQ (7)
[03/23 19:42:17  10760s] #LM -> LM (8)
[03/23 19:42:17  10760s] #SADV-On
[03/23 19:42:17  10760s] # Corner(s) : 
[03/23 19:42:17  10760s] #rc-typ [25.00]
[03/23 19:42:18  10760s] # Corner id: 0
[03/23 19:42:18  10760s] # Layout Scale: 1.000000
[03/23 19:42:18  10760s] # Has Metal Fill model: yes
[03/23 19:42:18  10760s] # Temperature was set
[03/23 19:42:18  10760s] # Temperature : 25.000000
[03/23 19:42:18  10760s] # Ref. Temp   : 25.000000
[03/23 19:42:18  10760s] #SADV-Off
[03/23 19:42:18  10760s] #total pattern=120 [8, 324]
[03/23 19:42:18  10760s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 19:42:18  10760s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 19:42:18  10760s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 19:42:18  10760s] #number model r/c [1,1] [8,324] read
[03/23 19:42:18  10760s] #0 rcmodel(s) requires rebuild
[03/23 19:42:18  10760s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2698.14 (MB), peak = 3497.35 (MB)
[03/23 19:42:18  10760s] #Start building rc corner(s)...
[03/23 19:42:18  10760s] #Number of RC Corner = 1
[03/23 19:42:18  10760s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 19:42:18  10760s] #M1 -> M1 (1)
[03/23 19:42:18  10760s] #M2 -> M2 (2)
[03/23 19:42:18  10760s] #M3 -> M3 (3)
[03/23 19:42:18  10760s] #M4 -> M4 (4)
[03/23 19:42:18  10760s] #M5 -> M5 (5)
[03/23 19:42:18  10760s] #M6 -> M6 (6)
[03/23 19:42:18  10760s] #MQ -> MQ (7)
[03/23 19:42:18  10760s] #LM -> LM (8)
[03/23 19:42:18  10760s] #SADV-On
[03/23 19:42:18  10760s] # Corner(s) : 
[03/23 19:42:18  10760s] #rc-typ [25.00]
[03/23 19:42:18  10760s] # Corner id: 0
[03/23 19:42:18  10760s] # Layout Scale: 1.000000
[03/23 19:42:18  10760s] # Has Metal Fill model: yes
[03/23 19:42:18  10760s] # Temperature was set
[03/23 19:42:18  10760s] # Temperature : 25.000000
[03/23 19:42:18  10760s] # Ref. Temp   : 25.000000
[03/23 19:42:18  10760s] #SADV-Off
[03/23 19:42:18  10760s] #total pattern=120 [8, 324]
[03/23 19:42:18  10760s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 19:42:18  10760s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 19:42:18  10760s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 19:42:18  10760s] #number model r/c [1,1] [8,324] read
[03/23 19:42:18  10760s] #0 rcmodel(s) requires rebuild
[03/23 19:42:18  10760s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2697.07 (MB), peak = 3497.35 (MB)
[03/23 19:42:18  10760s] #Finish check_net_pin_list step Enter extract
[03/23 19:42:18  10760s] #Start init net ripin tree building
[03/23 19:42:18  10760s] #Finish init net ripin tree building
[03/23 19:42:18  10760s] #Cpu time = 00:00:00
[03/23 19:42:18  10760s] #Elapsed time = 00:00:00
[03/23 19:42:18  10760s] #Increased memory = 0.00 (MB)
[03/23 19:42:18  10760s] #Total memory = 2697.07 (MB)
[03/23 19:42:18  10760s] #Peak memory = 3497.35 (MB)
[03/23 19:42:18  10760s] #Using multithreading with 6 threads.
[03/23 19:42:18  10760s] #begin processing metal fill model file
[03/23 19:42:18  10760s] #end processing metal fill model file
[03/23 19:42:18  10760s] #Length limit = 200 pitches
[03/23 19:42:18  10760s] #opt mode = 2
[03/23 19:42:18  10760s] #Finish check_net_pin_list step Fix net pin list
[03/23 19:42:18  10760s] #Start generate extraction boxes.
[03/23 19:42:18  10760s] #
[03/23 19:42:18  10760s] #Extract using 30 x 30 Hboxes
[03/23 19:42:18  10760s] #3x4 initial hboxes
[03/23 19:42:18  10760s] #Use area based hbox pruning.
[03/23 19:42:18  10760s] #0/0 hboxes pruned.
[03/23 19:42:18  10760s] #Complete generating extraction boxes.
[03/23 19:42:18  10760s] #Extract 6 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 19:42:18  10760s] #Process 0 special clock nets for rc extraction
[03/23 19:42:19  10761s] #Total 2967 nets were built. 2159 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 19:42:20  10764s] #Run Statistics for Extraction:
[03/23 19:42:20  10764s] #   Cpu time = 00:00:03, elapsed time = 00:00:01 .
[03/23 19:42:20  10764s] #   Increased memory =    24.96 (MB), total memory =  2722.02 (MB), peak memory =  3497.35 (MB)
[03/23 19:42:20  10764s] #Register nets and terms for rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_NpvJsX.rcdb.d
[03/23 19:42:20  10764s] #Finish registering nets and terms for rcdb.
[03/23 19:42:20  10764s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2702.96 (MB), peak = 3497.35 (MB)
[03/23 19:42:20  10764s] #RC Statistics: 17870 Res, 10763 Ground Cap, 38233 XCap (Edge to Edge)
[03/23 19:42:20  10764s] #RC V/H edge ratio: 0.04, Avg V/H Edge Length: 1106.89 (6753), Avg L-Edge Length: 19710.61 (8442)
[03/23 19:42:20  10764s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_NpvJsX.rcdb.d.
[03/23 19:42:20  10764s] #Start writing RC data.
[03/23 19:42:20  10764s] #Finish writing RC data
[03/23 19:42:20  10764s] #Finish writing rcdb with 20837 nodes, 17870 edges, and 112984 xcaps
[03/23 19:42:20  10764s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2697.96 (MB), peak = 3497.35 (MB)
[03/23 19:42:20  10764s] Restoring parasitic data from file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_NpvJsX.rcdb.d' ...
[03/23 19:42:20  10764s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_NpvJsX.rcdb.d' for reading (mem: 3945.840M)
[03/23 19:42:20  10764s] Reading RCDB with compressed RC data.
[03/23 19:42:20  10764s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_NpvJsX.rcdb.d' for content verification (mem: 3945.840M)
[03/23 19:42:20  10764s] Reading RCDB with compressed RC data.
[03/23 19:42:20  10764s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_NpvJsX.rcdb.d': 0 access done (mem: 3945.840M)
[03/23 19:42:20  10764s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_NpvJsX.rcdb.d': 0 access done (mem: 3945.840M)
[03/23 19:42:20  10764s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3945.840M)
[03/23 19:42:20  10764s] Following multi-corner parasitics specified:
[03/23 19:42:20  10764s] 	/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_NpvJsX.rcdb.d (rcdb)
[03/23 19:42:20  10764s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_NpvJsX.rcdb.d' for reading (mem: 3945.840M)
[03/23 19:42:20  10764s] Reading RCDB with compressed RC data.
[03/23 19:42:20  10764s] 		Cell PE_top has rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_NpvJsX.rcdb.d specified
[03/23 19:42:20  10764s] Cell PE_top, hinst 
[03/23 19:42:20  10764s] processing rcdb (/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_NpvJsX.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 19:42:20  10764s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_NpvJsX.rcdb.d': 0 access done (mem: 3961.840M)
[03/23 19:42:20  10764s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3945.840M)
[03/23 19:42:20  10764s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_TJb3Zr.rcdb.d/PE_top.rcdb.d' for reading (mem: 3945.840M)
[03/23 19:42:20  10764s] Reading RCDB with compressed RC data.
[03/23 19:42:21  10765s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_TJb3Zr.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3945.840M)
[03/23 19:42:21  10765s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3945.840M)
[03/23 19:42:21  10765s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 3945.840M)
[03/23 19:42:21  10765s] #
[03/23 19:42:21  10765s] #Restore RCDB.
[03/23 19:42:21  10765s] #
[03/23 19:42:21  10765s] #Complete tQuantus RC extraction.
[03/23 19:42:21  10765s] #Cpu time = 00:00:05
[03/23 19:42:21  10765s] #Elapsed time = 00:00:04
[03/23 19:42:21  10765s] #Increased memory = 0.89 (MB)
[03/23 19:42:21  10765s] #Total memory = 2698.09 (MB)
[03/23 19:42:21  10765s] #Peak memory = 3497.35 (MB)
[03/23 19:42:21  10765s] #
[03/23 19:42:21  10765s] #2159 inserted nodes are removed
[03/23 19:42:21  10765s] ### export design design signature (615): route=89316072 fixed_route=89316072 flt_obj=0 vio=1970587796 swire=282492057 shield_wire=1 net_attr=1004888802 dirty_area=0 del_dirty_area=0 cell=1079099773 placement=467719648 pin_access=1928048662 inst_pattern=1
[03/23 19:42:21  10765s] #	no debugging net set
[03/23 19:42:21  10765s] ### import design signature (616): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1928048662 inst_pattern=1
[03/23 19:42:21  10765s] #Start Inst Signature in MT(0)
[03/23 19:42:21  10765s] #Start Net Signature in MT(18710745)
[03/23 19:42:21  10765s] #Calculate SNet Signature in MT (56584492)
[03/23 19:42:21  10765s] #Run time and memory report for RC extraction:
[03/23 19:42:21  10765s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 19:42:21  10765s] #Run Statistics for snet signature:
[03/23 19:42:21  10765s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.12/6, scale score = 0.19.
[03/23 19:42:21  10765s] #    Increased memory =     0.02 (MB), total memory =  2688.86 (MB), peak memory =  3497.35 (MB)
[03/23 19:42:21  10765s] #Run Statistics for Net Final Signature:
[03/23 19:42:21  10765s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 19:42:21  10765s] #   Increased memory =     0.00 (MB), total memory =  2688.84 (MB), peak memory =  3497.35 (MB)
[03/23 19:42:21  10765s] #Run Statistics for Net launch:
[03/23 19:42:21  10765s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.50/6, scale score = 0.92.
[03/23 19:42:21  10765s] #    Increased memory =    -0.02 (MB), total memory =  2688.84 (MB), peak memory =  3497.35 (MB)
[03/23 19:42:21  10765s] #Run Statistics for Net init_dbsNet_slist:
[03/23 19:42:21  10765s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 19:42:21  10765s] #   Increased memory =     0.00 (MB), total memory =  2688.86 (MB), peak memory =  3497.35 (MB)
[03/23 19:42:21  10765s] #Run Statistics for net signature:
[03/23 19:42:21  10765s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.57/6, scale score = 0.59.
[03/23 19:42:21  10765s] #    Increased memory =    -0.02 (MB), total memory =  2688.84 (MB), peak memory =  3497.35 (MB)
[03/23 19:42:21  10765s] #Run Statistics for inst signature:
[03/23 19:42:21  10765s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.35/6, scale score = 0.22.
[03/23 19:42:21  10765s] #    Increased memory =     0.21 (MB), total memory =  2688.86 (MB), peak memory =  3497.35 (MB)
[03/23 19:42:21  10765s] Starting delay calculation for Setup views
[03/23 19:42:21  10765s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 19:42:21  10765s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 19:42:21  10765s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 19:42:22  10765s] #################################################################################
[03/23 19:42:22  10765s] # Design Stage: PostRoute
[03/23 19:42:22  10765s] # Design Name: PE_top
[03/23 19:42:22  10765s] # Design Mode: 130nm
[03/23 19:42:22  10765s] # Analysis Mode: MMMC OCV 
[03/23 19:42:22  10765s] # Parasitics Mode: SPEF/RCDB 
[03/23 19:42:22  10765s] # Signoff Settings: SI On 
[03/23 19:42:22  10765s] #################################################################################
[03/23 19:42:22  10765s] Topological Sorting (REAL = 0:00:00.0, MEM = 3874.4M, InitMEM = 3874.4M)
[03/23 19:42:22  10765s] Setting infinite Tws ...
[03/23 19:42:22  10765s] First Iteration Infinite Tw... 
[03/23 19:42:22  10765s] Calculate early delays in OCV mode...
[03/23 19:42:22  10765s] Calculate late delays in OCV mode...
[03/23 19:42:22  10765s] Start delay calculation (fullDC) (6 T). (MEM=3874.44)
[03/23 19:42:22  10766s] End AAE Lib Interpolated Model. (MEM=3886.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:42:22  10766s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_TJb3Zr.rcdb.d/PE_top.rcdb.d' for reading (mem: 3886.051M)
[03/23 19:42:22  10766s] Reading RCDB with compressed RC data.
[03/23 19:42:22  10766s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3886.1M)
[03/23 19:42:22  10766s] AAE_INFO: 6 threads acquired from CTE.
[03/23 19:42:22  10767s] Total number of fetched objects 2967
[03/23 19:42:22  10767s] AAE_INFO-618: Total number of nets in the design is 2970,  100.0 percent of the nets selected for SI analysis
[03/23 19:42:22  10767s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:42:22  10767s] End delay calculation. (MEM=4137.14 CPU=0:00:01.2 REAL=0:00:00.0)
[03/23 19:42:22  10767s] End delay calculation (fullDC). (MEM=4137.14 CPU=0:00:01.3 REAL=0:00:00.0)
[03/23 19:42:22  10767s] *** CDM Built up (cpu=0:00:01.5  real=0:00:00.0  mem= 4137.1M) ***
[03/23 19:42:22  10767s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4129.1M)
[03/23 19:42:22  10767s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 19:42:22  10767s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4129.1M)
[03/23 19:42:22  10767s] Starting SI iteration 2
[03/23 19:42:22  10767s] Calculate early delays in OCV mode...
[03/23 19:42:22  10767s] Calculate late delays in OCV mode...
[03/23 19:42:22  10767s] Start delay calculation (fullDC) (6 T). (MEM=3973.3)
[03/23 19:42:22  10767s] End AAE Lib Interpolated Model. (MEM=3973.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:42:22  10768s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 19:42:22  10768s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2967. 
[03/23 19:42:22  10768s] Total number of fetched objects 2967
[03/23 19:42:22  10768s] AAE_INFO-618: Total number of nets in the design is 2970,  31.2 percent of the nets selected for SI analysis
[03/23 19:42:22  10768s] End delay calculation. (MEM=4229.38 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 19:42:22  10768s] End delay calculation (fullDC). (MEM=4229.38 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 19:42:22  10768s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 4229.4M) ***
[03/23 19:42:22  10768s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:01.0 totSessionCpu=2:59:29 mem=4235.4M)
[03/23 19:42:22  10768s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4244.9M, EPOCH TIME: 1679614942.983244
[03/23 19:42:22  10768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:22  10768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:23  10768s] 
[03/23 19:42:23  10768s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:23  10768s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.019, MEM:4276.9M, EPOCH TIME: 1679614943.002632
[03/23 19:42:23  10768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:23  10768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:23  10769s] 
------------------------------------------------------------------
     Post-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.593  | -3.593  | -2.175  |
|           TNS (ns):|-106.442 | -89.231 | -37.566 |
|    Violating Paths:|   193   |   82    |   132   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     14 (14)      |   -0.217   |     14 (14)      |
|   max_tran     |     15 (34)      |   -3.409   |     15 (34)      |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      1 (1)       |     -1     |      1 (1)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4275.4M, EPOCH TIME: 1679614943.110566
[03/23 19:42:23  10769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:23  10769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:23  10769s] 
[03/23 19:42:23  10769s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:23  10769s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:4276.9M, EPOCH TIME: 1679614943.129988
[03/23 19:42:23  10769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:23  10769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:23  10769s] Density: 45.787%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 1:43:37, real = 0:50:33, mem = 2903.5M, totSessionCpu=2:59:29 **
[03/23 19:42:23  10769s] **INFO: flowCheckPoint #9 OptimizationRecovery
[03/23 19:42:23  10769s] Running LEF-safe VT swap in recovery
[03/23 19:42:23  10769s] VT info 8.01024641873 5
[03/23 19:42:23  10769s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/23 19:42:23  10769s] Finish postRoute recovery in postEcoRoute mode (cpu=0:42:14, real=0:21:35, mem=4010.38M, totSessionCpu=2:59:29).
[03/23 19:42:23  10769s] **optDesign ... cpu = 1:43:37, real = 0:50:33, mem = 2901.5M, totSessionCpu=2:59:29 **
[03/23 19:42:23  10769s] 
[03/23 19:42:23  10769s] Latch borrow mode reset to max_borrow
[03/23 19:42:23  10769s] **INFO: flowCheckPoint #10 FinalSummary
[03/23 19:42:23  10769s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0
[03/23 19:42:23  10769s] **optDesign ... cpu = 1:43:37, real = 0:50:33, mem = 2900.3M, totSessionCpu=2:59:29 **
[03/23 19:42:23  10769s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3970.4M, EPOCH TIME: 1679614943.365951
[03/23 19:42:23  10769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:23  10769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:23  10769s] 
[03/23 19:42:23  10769s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:23  10769s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:4002.4M, EPOCH TIME: 1679614943.390390
[03/23 19:42:23  10769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:23  10769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.593  | -3.593  | -2.175  |
|           TNS (ns):|-106.442 | -89.231 | -37.566 |
|    Violating Paths:|   193   |   82    |   132   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     14 (14)      |   -0.217   |     14 (14)      |
|   max_tran     |     15 (34)      |   -3.409   |     15 (34)      |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      1 (1)       |     -1     |      1 (1)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4010.1M, EPOCH TIME: 1679614946.124473
[03/23 19:42:26  10770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:26  10770s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:4011.5M, EPOCH TIME: 1679614946.142752
[03/23 19:42:26  10770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:26  10770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] Density: 45.787%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4011.5M, EPOCH TIME: 1679614946.151593
[03/23 19:42:26  10770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:26  10770s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.031, MEM:4011.5M, EPOCH TIME: 1679614946.183046
[03/23 19:42:26  10770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:26  10770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] **optDesign ... cpu = 1:43:38, real = 0:50:36, mem = 2902.2M, totSessionCpu=2:59:30 **
[03/23 19:42:26  10770s]  ReSet Options after AAE Based Opt flow 
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s] TimeStamp Deleting Cell Server Begin ...
[03/23 19:42:26  10770s] Deleting Lib Analyzer.
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s] TimeStamp Deleting Cell Server End ...
[03/23 19:42:26  10770s] *** Finished optDesign ***
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  1:43:38 real=  0:50:36)
[03/23 19:42:26  10770s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 19:42:26  10770s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:11.0 real=0:00:10.4)
[03/23 19:42:26  10770s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:03.8 real=0:00:01.7)
[03/23 19:42:26  10770s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 19:42:26  10770s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.7 real=0:00:01.8)
[03/23 19:42:26  10770s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:12.9 real=0:00:03.9)
[03/23 19:42:26  10770s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=  0:02:06 real=0:00:41.5)
[03/23 19:42:26  10770s] 	OPT_RUNTIME:   RouterDirectives (count =  2): (cpu=0:00:01.0 real=0:00:00.9)
[03/23 19:42:26  10770s] 	OPT_RUNTIME:           ecoRoute (count =  2): (cpu=  1:40:03 real=  0:49:15)
[03/23 19:42:26  10770s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:03.3 real=0:00:01.4)
[03/23 19:42:26  10770s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 19:42:26  10770s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:52.6 real=0:00:15.3)
[03/23 19:42:26  10770s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 19:42:26  10770s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 19:42:26  10770s] Info: Destroy the CCOpt slew target map.
[03/23 19:42:26  10770s] clean pInstBBox. size 0
[03/23 19:42:26  10770s] All LLGs are deleted
[03/23 19:42:26  10770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4003.5M, EPOCH TIME: 1679614946.256731
[03/23 19:42:26  10770s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4003.5M, EPOCH TIME: 1679614946.256828
[03/23 19:42:26  10770s] Info: pop threads available for lower-level modules during optimization.
[03/23 19:42:26  10770s] *** optDesign #3 [finish] : cpu/real = 1:43:37.7/0:50:35.5 (2.0), totSession cpu/real = 2:59:30.2/1:38:43.6 (1.8), mem = 4003.5M
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s] =============================================================================================
[03/23 19:42:26  10770s]  Final TAT Report : optDesign #3                                                21.14-s109_1
[03/23 19:42:26  10770s] =============================================================================================
[03/23 19:42:26  10770s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 19:42:26  10770s] ---------------------------------------------------------------------------------------------
[03/23 19:42:26  10770s] [ InitOpt                ]      1   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.6    1.4
[03/23 19:42:26  10770s] [ WnsOpt                 ]      2   0:00:48.4  (   1.6 % )     0:00:48.4 /  0:02:39.8    3.3
[03/23 19:42:26  10770s] [ TnsOpt                 ]      1   0:00:04.5  (   0.1 % )     0:00:04.5 /  0:00:11.4    2.5
[03/23 19:42:26  10770s] [ HardenOpt              ]      1   0:00:00.7  (   0.0 % )     0:00:00.7 /  0:00:00.8    1.2
[03/23 19:42:26  10770s] [ DrvOpt                 ]      3   0:00:05.7  (   0.2 % )     0:00:05.7 /  0:00:17.2    3.0
[03/23 19:42:26  10770s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:26  10770s] [ LayerAssignment        ]      4   0:00:00.5  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/23 19:42:26  10770s] [ OptSummaryReport       ]      7   0:00:00.5  (   0.0 % )     0:00:03.8 /  0:00:02.1    0.5
[03/23 19:42:26  10770s] [ DrvReport              ]     13   0:00:03.0  (   0.1 % )     0:00:03.0 /  0:00:01.2    0.4
[03/23 19:42:26  10770s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 19:42:26  10770s] [ CheckPlace             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 19:42:26  10770s] [ RefinePlace            ]      4   0:00:00.8  (   0.0 % )     0:00:00.8 /  0:00:01.1    1.4
[03/23 19:42:26  10770s] [ ClockDrv               ]      1   0:00:01.7  (   0.1 % )     0:00:01.7 /  0:00:02.6    1.5
[03/23 19:42:26  10770s] [ EcoRoute               ]      2   0:49:09.1  (  97.2 % )     0:49:09.1 /  1:39:53.0    2.0
[03/23 19:42:26  10770s] [ ExtractRC              ]      3   0:00:15.0  (   0.5 % )     0:00:15.0 /  0:00:17.4    1.2
[03/23 19:42:26  10770s] [ TimingUpdate           ]     24   0:00:02.3  (   0.1 % )     0:00:04.1 /  0:00:10.5    2.5
[03/23 19:42:26  10770s] [ FullDelayCalc          ]      6   0:00:01.9  (   0.1 % )     0:00:01.9 /  0:00:06.7    3.6
[03/23 19:42:26  10770s] [ TimingReport           ]      7   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.4    2.1
[03/23 19:42:26  10770s] [ GenerateReports        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    0.7
[03/23 19:42:26  10770s] [ MISC                   ]          0:00:00.6  (   0.0 % )     0:00:00.6 /  0:00:00.5    0.9
[03/23 19:42:26  10770s] ---------------------------------------------------------------------------------------------
[03/23 19:42:26  10770s]  optDesign #3 TOTAL                 0:50:35.5  ( 100.0 % )     0:50:35.5 /  1:43:37.7    2.0
[03/23 19:42:26  10770s] ---------------------------------------------------------------------------------------------
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s] <CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0_hold
[03/23 19:42:26  10770s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2893.6M, totSessionCpu=2:59:30 **
[03/23 19:42:26  10770s] *** optDesign #4 [begin] : totSession cpu/real = 2:59:30.2/1:38:43.7 (1.8), mem = 3999.5M
[03/23 19:42:26  10770s] Info: 6 threads available for lower-level modules during optimization.
[03/23 19:42:26  10770s] GigaOpt running with 6 threads.
[03/23 19:42:26  10770s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 2:59:30.2/1:38:43.7 (1.8), mem = 3999.5M
[03/23 19:42:26  10770s] **INFO: User settings:
[03/23 19:42:26  10770s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 19:42:26  10770s] setNanoRouteMode -drouteAutoStop                                false
[03/23 19:42:26  10770s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 19:42:26  10770s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 19:42:26  10770s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 19:42:26  10770s] setNanoRouteMode -drouteStartIteration                          0
[03/23 19:42:26  10770s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 19:42:26  10770s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 19:42:26  10770s] setNanoRouteMode -extractDesignSignature                        86473753
[03/23 19:42:26  10770s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 19:42:26  10770s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 19:42:26  10770s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 19:42:26  10770s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 19:42:26  10770s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 19:42:26  10770s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 19:42:26  10770s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 19:42:26  10770s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 19:42:26  10770s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 19:42:26  10770s] setNanoRouteMode -routeSiEffort                                 max
[03/23 19:42:26  10770s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 19:42:26  10770s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 19:42:26  10770s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 19:42:26  10770s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 19:42:26  10770s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 19:42:26  10770s] setNanoRouteMode -timingEngine                                  .timing_file_137045.tif.gz
[03/23 19:42:26  10770s] setDesignMode -process                                          130
[03/23 19:42:26  10770s] setExtractRCMode -coupled                                       true
[03/23 19:42:26  10770s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 19:42:26  10770s] setExtractRCMode -effortLevel                                   medium
[03/23 19:42:26  10770s] setExtractRCMode -engine                                        postRoute
[03/23 19:42:26  10770s] setExtractRCMode -noCleanRCDB                                   true
[03/23 19:42:26  10770s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 19:42:26  10770s] setExtractRCMode -relative_c_th                                 1
[03/23 19:42:26  10770s] setExtractRCMode -total_c_th                                    0
[03/23 19:42:26  10770s] setDelayCalMode -enable_high_fanout                             true
[03/23 19:42:26  10770s] setDelayCalMode -engine                                         aae
[03/23 19:42:26  10770s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 19:42:26  10770s] setDelayCalMode -reportOutBound                                 true
[03/23 19:42:26  10770s] setDelayCalMode -SIAware                                        true
[03/23 19:42:26  10770s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 19:42:26  10770s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 19:42:26  10770s] setOptMode -addInst                                             true
[03/23 19:42:26  10770s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 19:42:26  10770s] setOptMode -allEndPoints                                        true
[03/23 19:42:26  10770s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 19:42:26  10770s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 19:42:26  10770s] setOptMode -deleteInst                                          true
[03/23 19:42:26  10770s] setOptMode -drcMargin                                           0.1
[03/23 19:42:26  10770s] setOptMode -effort                                              high
[03/23 19:42:26  10770s] setOptMode -fixDrc                                              true
[03/23 19:42:26  10770s] setOptMode -fixFanoutLoad                                       true
[03/23 19:42:26  10770s] setOptMode -holdTargetSlack                                     0.05
[03/23 19:42:26  10770s] setOptMode -maxLength                                           1000
[03/23 19:42:26  10770s] setOptMode -optimizeFF                                          true
[03/23 19:42:26  10770s] setOptMode -preserveAllSequential                               false
[03/23 19:42:26  10770s] setOptMode -restruct                                            false
[03/23 19:42:26  10770s] setOptMode -setupTargetSlack                                    0.05
[03/23 19:42:26  10770s] setOptMode -usefulSkew                                          false
[03/23 19:42:26  10770s] setOptMode -usefulSkewCTS                                       true
[03/23 19:42:26  10770s] setSIMode -separate_delta_delay_on_data                         true
[03/23 19:42:26  10770s] setPlaceMode -place_global_max_density                          0.8
[03/23 19:42:26  10770s] setPlaceMode -timingDriven                                      true
[03/23 19:42:26  10770s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 19:42:26  10770s] setAnalysisMode -checkType                                      setup
[03/23 19:42:26  10770s] setAnalysisMode -clkSrcPath                                     true
[03/23 19:42:26  10770s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 19:42:26  10770s] setAnalysisMode -cppr                                           both
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 19:42:26  10770s] Summary for sequential cells identification: 
[03/23 19:42:26  10770s]   Identified SBFF number: 112
[03/23 19:42:26  10770s]   Identified MBFF number: 0
[03/23 19:42:26  10770s]   Identified SB Latch number: 0
[03/23 19:42:26  10770s]   Identified MB Latch number: 0
[03/23 19:42:26  10770s]   Not identified SBFF number: 8
[03/23 19:42:26  10770s]   Not identified MBFF number: 0
[03/23 19:42:26  10770s]   Not identified SB Latch number: 0
[03/23 19:42:26  10770s]   Not identified MB Latch number: 0
[03/23 19:42:26  10770s]   Number of sequential cells which are not FFs: 34
[03/23 19:42:26  10770s]  Visiting view : setupAnalysis
[03/23 19:42:26  10770s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:42:26  10770s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:42:26  10770s]  Visiting view : holdAnalysis
[03/23 19:42:26  10770s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:42:26  10770s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:42:26  10770s] TLC MultiMap info (StdDelay):
[03/23 19:42:26  10770s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 19:42:26  10770s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 19:42:26  10770s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 19:42:26  10770s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 19:42:26  10770s]  Setting StdDelay to: 22.7ps
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 19:42:26  10770s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 19:42:26  10770s] OPERPROF: Starting DPlace-Init at level 1, MEM:4003.5M, EPOCH TIME: 1679614946.335808
[03/23 19:42:26  10770s] Processing tracks to init pin-track alignment.
[03/23 19:42:26  10770s] z: 2, totalTracks: 1
[03/23 19:42:26  10770s] z: 4, totalTracks: 1
[03/23 19:42:26  10770s] z: 6, totalTracks: 1
[03/23 19:42:26  10770s] z: 8, totalTracks: 1
[03/23 19:42:26  10770s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 19:42:26  10770s] All LLGs are deleted
[03/23 19:42:26  10770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4003.5M, EPOCH TIME: 1679614946.338973
[03/23 19:42:26  10770s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4003.5M, EPOCH TIME: 1679614946.339265
[03/23 19:42:26  10770s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4003.5M, EPOCH TIME: 1679614946.340093
[03/23 19:42:26  10770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4067.5M, EPOCH TIME: 1679614946.342279
[03/23 19:42:26  10770s] Max number of tech site patterns supported in site array is 256.
[03/23 19:42:26  10770s] Core basic site is IBM13SITE
[03/23 19:42:26  10770s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4067.5M, EPOCH TIME: 1679614946.357359
[03/23 19:42:26  10770s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 19:42:26  10770s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 19:42:26  10770s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:4099.5M, EPOCH TIME: 1679614946.363399
[03/23 19:42:26  10770s] Fast DP-INIT is on for default
[03/23 19:42:26  10770s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 19:42:26  10770s] Atter site array init, number of instance map data is 0.
[03/23 19:42:26  10770s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.025, REAL:0.023, MEM:4099.5M, EPOCH TIME: 1679614946.365295
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:26  10770s] OPERPROF:     Starting CMU at level 3, MEM:4099.5M, EPOCH TIME: 1679614946.366347
[03/23 19:42:26  10770s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.005, MEM:4099.5M, EPOCH TIME: 1679614946.371155
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 19:42:26  10770s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.032, MEM:4003.5M, EPOCH TIME: 1679614946.372335
[03/23 19:42:26  10770s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4003.5M, EPOCH TIME: 1679614946.372454
[03/23 19:42:26  10770s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:4003.5M, EPOCH TIME: 1679614946.374754
[03/23 19:42:26  10770s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4003.5MB).
[03/23 19:42:26  10770s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.046, REAL:0.041, MEM:4003.5M, EPOCH TIME: 1679614946.376613
[03/23 19:42:26  10770s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4003.5M, EPOCH TIME: 1679614946.376806
[03/23 19:42:26  10770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:26  10770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:26  10770s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.019, MEM:3999.5M, EPOCH TIME: 1679614946.396003
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s] Creating Lib Analyzer ...
[03/23 19:42:26  10770s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 19:42:26  10770s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 19:42:26  10770s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 19:42:26  10770s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 19:42:26  10770s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 19:42:26  10770s] 
[03/23 19:42:26  10770s] {RT rc-typ 0 4 4 0}
[03/23 19:42:27  10771s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:59:31 mem=4005.6M
[03/23 19:42:27  10771s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:59:31 mem=4005.6M
[03/23 19:42:27  10771s] Creating Lib Analyzer, finished. 
[03/23 19:42:27  10771s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2903.8M, totSessionCpu=2:59:31 **
[03/23 19:42:27  10771s] Existing Dirty Nets : 0
[03/23 19:42:27  10771s] New Signature Flow (optDesignCheckOptions) ....
[03/23 19:42:27  10771s] #Taking db snapshot
[03/23 19:42:27  10771s] #Taking db snapshot ... done
[03/23 19:42:27  10771s] OPERPROF: Starting checkPlace at level 1, MEM:4005.6M, EPOCH TIME: 1679614947.102245
[03/23 19:42:27  10771s] Processing tracks to init pin-track alignment.
[03/23 19:42:27  10771s] z: 2, totalTracks: 1
[03/23 19:42:27  10771s] z: 4, totalTracks: 1
[03/23 19:42:27  10771s] z: 6, totalTracks: 1
[03/23 19:42:27  10771s] z: 8, totalTracks: 1
[03/23 19:42:27  10771s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 19:42:27  10771s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4005.6M, EPOCH TIME: 1679614947.105063
[03/23 19:42:27  10771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:27  10771s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:4005.6M, EPOCH TIME: 1679614947.125717
[03/23 19:42:27  10771s] Begin checking placement ... (start mem=4005.6M, init mem=4005.6M)
[03/23 19:42:27  10771s] Begin checking exclusive groups violation ...
[03/23 19:42:27  10771s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 19:42:27  10771s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] Running CheckPlace using 6 threads!...
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] ...checkPlace MT is done!
[03/23 19:42:27  10771s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4005.6M, EPOCH TIME: 1679614947.143324
[03/23 19:42:27  10771s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:4005.6M, EPOCH TIME: 1679614947.144323
[03/23 19:42:27  10771s] *info: Placed = 2900           (Fixed = 20)
[03/23 19:42:27  10771s] *info: Unplaced = 0           
[03/23 19:42:27  10771s] Placement Density:45.79%(41390/90396)
[03/23 19:42:27  10771s] Placement Density (including fixed std cells):45.79%(41390/90396)
[03/23 19:42:27  10771s] All LLGs are deleted
[03/23 19:42:27  10771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2900).
[03/23 19:42:27  10771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4005.6M, EPOCH TIME: 1679614947.146109
[03/23 19:42:27  10771s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4005.6M, EPOCH TIME: 1679614947.146310
[03/23 19:42:27  10771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4005.6M)
[03/23 19:42:27  10771s] OPERPROF: Finished checkPlace at level 1, CPU:0.075, REAL:0.045, MEM:4005.6M, EPOCH TIME: 1679614947.147167
[03/23 19:42:27  10771s]  Initial DC engine is -> aae
[03/23 19:42:27  10771s]  
[03/23 19:42:27  10771s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 19:42:27  10771s]  
[03/23 19:42:27  10771s]  
[03/23 19:42:27  10771s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 19:42:27  10771s]  
[03/23 19:42:27  10771s] Reset EOS DB
[03/23 19:42:27  10771s] Ignoring AAE DB Resetting ...
[03/23 19:42:27  10771s]  Set Options for AAE Based Opt flow 
[03/23 19:42:27  10771s] *** optDesign -postRoute ***
[03/23 19:42:27  10771s] DRC Margin: user margin 0.1; extra margin 0
[03/23 19:42:27  10771s] Setup Target Slack: user slack 0.05
[03/23 19:42:27  10771s] Hold Target Slack: user slack 0.05
[03/23 19:42:27  10771s] All LLGs are deleted
[03/23 19:42:27  10771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4005.6M, EPOCH TIME: 1679614947.154558
[03/23 19:42:27  10771s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4005.6M, EPOCH TIME: 1679614947.154777
[03/23 19:42:27  10771s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4005.6M, EPOCH TIME: 1679614947.155361
[03/23 19:42:27  10771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4069.6M, EPOCH TIME: 1679614947.157172
[03/23 19:42:27  10771s] Max number of tech site patterns supported in site array is 256.
[03/23 19:42:27  10771s] Core basic site is IBM13SITE
[03/23 19:42:27  10771s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4069.6M, EPOCH TIME: 1679614947.171150
[03/23 19:42:27  10771s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 19:42:27  10771s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 19:42:27  10771s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.009, MEM:4101.6M, EPOCH TIME: 1679614947.180234
[03/23 19:42:27  10771s] Fast DP-INIT is on for default
[03/23 19:42:27  10771s] Atter site array init, number of instance map data is 0.
[03/23 19:42:27  10771s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.026, REAL:0.025, MEM:4101.6M, EPOCH TIME: 1679614947.182472
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:27  10771s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.030, MEM:4005.6M, EPOCH TIME: 1679614947.184880
[03/23 19:42:27  10771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:27  10771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] TimeStamp Deleting Cell Server Begin ...
[03/23 19:42:27  10771s] Deleting Lib Analyzer.
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] TimeStamp Deleting Cell Server End ...
[03/23 19:42:27  10771s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 19:42:27  10771s] Summary for sequential cells identification: 
[03/23 19:42:27  10771s]   Identified SBFF number: 112
[03/23 19:42:27  10771s]   Identified MBFF number: 0
[03/23 19:42:27  10771s]   Identified SB Latch number: 0
[03/23 19:42:27  10771s]   Identified MB Latch number: 0
[03/23 19:42:27  10771s]   Not identified SBFF number: 8
[03/23 19:42:27  10771s]   Not identified MBFF number: 0
[03/23 19:42:27  10771s]   Not identified SB Latch number: 0
[03/23 19:42:27  10771s]   Not identified MB Latch number: 0
[03/23 19:42:27  10771s]   Number of sequential cells which are not FFs: 34
[03/23 19:42:27  10771s]  Visiting view : setupAnalysis
[03/23 19:42:27  10771s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:42:27  10771s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:42:27  10771s]  Visiting view : holdAnalysis
[03/23 19:42:27  10771s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:42:27  10771s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:42:27  10771s] TLC MultiMap info (StdDelay):
[03/23 19:42:27  10771s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 19:42:27  10771s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 19:42:27  10771s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 19:42:27  10771s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 19:42:27  10771s]  Setting StdDelay to: 22.7ps
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] TimeStamp Deleting Cell Server Begin ...
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] TimeStamp Deleting Cell Server End ...
[03/23 19:42:27  10771s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.0/0:00:00.9 (1.1), totSession cpu/real = 2:59:31.2/1:38:44.6 (1.8), mem = 4005.6M
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] =============================================================================================
[03/23 19:42:27  10771s]  Step TAT Report : InitOpt #1 / optDesign #4                                    21.14-s109_1
[03/23 19:42:27  10771s] =============================================================================================
[03/23 19:42:27  10771s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 19:42:27  10771s] ---------------------------------------------------------------------------------------------
[03/23 19:42:27  10771s] [ CellServerInit         ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 19:42:27  10771s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  72.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 19:42:27  10771s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:27  10771s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:27  10771s] [ CheckPlace             ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.1    1.8
[03/23 19:42:27  10771s] [ MISC                   ]          0:00:00.2  (  20.3 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 19:42:27  10771s] ---------------------------------------------------------------------------------------------
[03/23 19:42:27  10771s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.0    1.1
[03/23 19:42:27  10771s] ---------------------------------------------------------------------------------------------
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] ** INFO : this run is activating 'postRoute' automaton
[03/23 19:42:27  10771s] **INFO: flowCheckPoint #11 InitialSummary
[03/23 19:42:27  10771s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_TJb3Zr.rcdb.d/PE_top.rcdb.d': 2967 access done (mem: 4005.551M)
[03/23 19:42:27  10771s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 19:42:27  10771s] #Start Inst Signature in MT(0)
[03/23 19:42:27  10771s] #Start Net Signature in MT(18710745)
[03/23 19:42:27  10771s] #Calculate SNet Signature in MT (56584492)
[03/23 19:42:27  10771s] #Run time and memory report for RC extraction:
[03/23 19:42:27  10771s] #RC extraction running on  Xeon 4.29GHz 12288KB Cache 12CPU.
[03/23 19:42:27  10771s] #Run Statistics for snet signature:
[03/23 19:42:27  10771s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.16/6, scale score = 0.19.
[03/23 19:42:27  10771s] #    Increased memory =     0.02 (MB), total memory =  2895.76 (MB), peak memory =  3497.35 (MB)
[03/23 19:42:27  10771s] #Run Statistics for Net Final Signature:
[03/23 19:42:27  10771s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 19:42:27  10771s] #   Increased memory =     0.00 (MB), total memory =  2895.74 (MB), peak memory =  3497.35 (MB)
[03/23 19:42:27  10771s] #Run Statistics for Net launch:
[03/23 19:42:27  10771s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.54/6, scale score = 0.92.
[03/23 19:42:27  10771s] #    Increased memory =    -0.02 (MB), total memory =  2895.74 (MB), peak memory =  3497.35 (MB)
[03/23 19:42:27  10771s] #Run Statistics for Net init_dbsNet_slist:
[03/23 19:42:27  10771s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 19:42:27  10771s] #   Increased memory =     0.00 (MB), total memory =  2895.76 (MB), peak memory =  3497.35 (MB)
[03/23 19:42:27  10771s] #Run Statistics for net signature:
[03/23 19:42:27  10771s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.45/6, scale score = 0.58.
[03/23 19:42:27  10771s] #    Increased memory =    -0.02 (MB), total memory =  2895.74 (MB), peak memory =  3497.35 (MB)
[03/23 19:42:27  10771s] #Run Statistics for inst signature:
[03/23 19:42:27  10771s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.32/6, scale score = 0.22.
[03/23 19:42:27  10771s] #    Increased memory =    -6.95 (MB), total memory =  2895.76 (MB), peak memory =  3497.35 (MB)
[03/23 19:42:27  10771s] tQuantus: Original signature = 86473753, new signature = 86473753
[03/23 19:42:27  10771s] tQuantus: Design is clean by design signature
[03/23 19:42:27  10771s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_TJb3Zr.rcdb.d/PE_top.rcdb.d' for reading (mem: 3997.551M)
[03/23 19:42:27  10771s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_TJb3Zr.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3997.551M)
[03/23 19:42:27  10771s] The design is extracted. Skipping TQuantus.
[03/23 19:42:27  10771s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3997.6M, EPOCH TIME: 1679614947.274750
[03/23 19:42:27  10771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:27  10771s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:3997.6M, EPOCH TIME: 1679614947.294493
[03/23 19:42:27  10771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:27  10771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] **INFO: flowCheckPoint #12 OptimizationHold
[03/23 19:42:27  10771s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4026.2M, EPOCH TIME: 1679614947.304374
[03/23 19:42:27  10771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:27  10771s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.017, MEM:4026.2M, EPOCH TIME: 1679614947.321161
[03/23 19:42:27  10771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:27  10771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:27  10771s] GigaOpt Hold Optimizer is used
[03/23 19:42:27  10771s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_TJb3Zr.rcdb.d/PE_top.rcdb.d' for reading (mem: 4026.168M)
[03/23 19:42:27  10771s] Reading RCDB with compressed RC data.
[03/23 19:42:27  10771s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4028.2M)
[03/23 19:42:27  10771s] End AAE Lib Interpolated Model. (MEM=4028.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] Creating Lib Analyzer ...
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 19:42:27  10771s] Summary for sequential cells identification: 
[03/23 19:42:27  10771s]   Identified SBFF number: 112
[03/23 19:42:27  10771s]   Identified MBFF number: 0
[03/23 19:42:27  10771s]   Identified SB Latch number: 0
[03/23 19:42:27  10771s]   Identified MB Latch number: 0
[03/23 19:42:27  10771s]   Not identified SBFF number: 8
[03/23 19:42:27  10771s]   Not identified MBFF number: 0
[03/23 19:42:27  10771s]   Not identified SB Latch number: 0
[03/23 19:42:27  10771s]   Not identified MB Latch number: 0
[03/23 19:42:27  10771s]   Number of sequential cells which are not FFs: 34
[03/23 19:42:27  10771s]  Visiting view : setupAnalysis
[03/23 19:42:27  10771s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:42:27  10771s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:42:27  10771s]  Visiting view : holdAnalysis
[03/23 19:42:27  10771s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:42:27  10771s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:42:27  10771s] TLC MultiMap info (StdDelay):
[03/23 19:42:27  10771s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 19:42:27  10771s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 19:42:27  10771s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 19:42:27  10771s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 19:42:27  10771s]  Setting StdDelay to: 22.7ps
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 19:42:27  10771s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 19:42:27  10771s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 19:42:27  10771s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 19:42:27  10771s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 19:42:27  10771s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 19:42:27  10771s] 
[03/23 19:42:27  10771s] {RT rc-typ 0 4 4 0}
[03/23 19:42:28  10772s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:59:32 mem=4036.2M
[03/23 19:42:28  10772s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:59:32 mem=4036.2M
[03/23 19:42:28  10772s] Creating Lib Analyzer, finished. 
[03/23 19:42:28  10772s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:59:32 mem=4036.2M ***
[03/23 19:42:28  10772s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 2:59:32.1/1:38:45.4 (1.8), mem = 4036.2M
[03/23 19:42:28  10772s] Effort level <high> specified for reg2reg path_group
[03/23 19:42:28  10772s] Saving timing graph ...
[03/23 19:42:28  10772s] Done save timing graph
[03/23 19:42:28  10772s] 
[03/23 19:42:28  10772s] TimeStamp Deleting Cell Server Begin ...
[03/23 19:42:28  10772s] Deleting Lib Analyzer.
[03/23 19:42:28  10772s] 
[03/23 19:42:28  10772s] TimeStamp Deleting Cell Server End ...
[03/23 19:42:28  10772s] Starting delay calculation for Hold views
[03/23 19:42:28  10773s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 19:42:28  10773s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 19:42:28  10773s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 19:42:28  10773s] #################################################################################
[03/23 19:42:28  10773s] # Design Stage: PostRoute
[03/23 19:42:28  10773s] # Design Name: PE_top
[03/23 19:42:28  10773s] # Design Mode: 130nm
[03/23 19:42:28  10773s] # Analysis Mode: MMMC OCV 
[03/23 19:42:28  10773s] # Parasitics Mode: SPEF/RCDB 
[03/23 19:42:28  10773s] # Signoff Settings: SI On 
[03/23 19:42:28  10773s] #################################################################################
[03/23 19:42:28  10773s] Topological Sorting (REAL = 0:00:00.0, MEM = 4116.1M, InitMEM = 4116.1M)
[03/23 19:42:28  10773s] Setting infinite Tws ...
[03/23 19:42:28  10773s] First Iteration Infinite Tw... 
[03/23 19:42:28  10773s] Calculate late delays in OCV mode...
[03/23 19:42:28  10773s] Calculate early delays in OCV mode...
[03/23 19:42:28  10773s] Start delay calculation (fullDC) (6 T). (MEM=4116.08)
[03/23 19:42:28  10773s] End AAE Lib Interpolated Model. (MEM=4127.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:42:29  10774s] Total number of fetched objects 2967
[03/23 19:42:29  10774s] AAE_INFO-618: Total number of nets in the design is 2970,  100.0 percent of the nets selected for SI analysis
[03/23 19:42:29  10774s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:42:29  10774s] End delay calculation. (MEM=4212 CPU=0:00:01.0 REAL=0:00:01.0)
[03/23 19:42:29  10774s] End delay calculation (fullDC). (MEM=4212 CPU=0:00:01.1 REAL=0:00:01.0)
[03/23 19:42:29  10774s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 4212.0M) ***
[03/23 19:42:29  10774s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4204.0M)
[03/23 19:42:29  10774s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 19:42:29  10774s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4204.0M)
[03/23 19:42:29  10774s] 
[03/23 19:42:29  10774s] Executing IPO callback for view pruning ..
[03/23 19:42:29  10774s] Starting SI iteration 2
[03/23 19:42:29  10774s] Calculate late delays in OCV mode...
[03/23 19:42:29  10774s] Calculate early delays in OCV mode...
[03/23 19:42:29  10774s] Start delay calculation (fullDC) (6 T). (MEM=4009.16)
[03/23 19:42:29  10774s] End AAE Lib Interpolated Model. (MEM=4009.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:42:29  10774s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 19:42:29  10774s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2967. 
[03/23 19:42:29  10774s] Total number of fetched objects 2967
[03/23 19:42:29  10774s] AAE_INFO-618: Total number of nets in the design is 2970,  1.4 percent of the nets selected for SI analysis
[03/23 19:42:29  10774s] End delay calculation. (MEM=4265.32 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 19:42:29  10774s] End delay calculation (fullDC). (MEM=4265.32 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 19:42:29  10774s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4265.3M) ***
[03/23 19:42:29  10775s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:01.0 totSessionCpu=2:59:35 mem=4271.3M)
[03/23 19:42:29  10775s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 19:42:29  10775s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 19:42:29  10775s] 
[03/23 19:42:29  10775s] Active hold views:
[03/23 19:42:29  10775s]  holdAnalysis
[03/23 19:42:29  10775s]   Dominating endpoints: 0
[03/23 19:42:29  10775s]   Dominating TNS: -0.000
[03/23 19:42:29  10775s] 
[03/23 19:42:29  10775s] Done building cte hold timing graph (fixHold) cpu=0:00:03.2 real=0:00:01.0 totSessionCpu=2:59:35 mem=4301.8M ***
[03/23 19:42:29  10775s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 6 threads.
[03/23 19:42:29  10775s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 19:42:29  10775s] Done building hold timer [1085 node(s), 1173 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.3 real=0:00:01.0 totSessionCpu=2:59:35 mem=4301.8M ***
[03/23 19:42:29  10775s] Restoring timing graph ...
[03/23 19:42:30  10775s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 19:42:30  10775s] Done restore timing graph
[03/23 19:42:30  10775s] Done building cte setup timing graph (fixHold) cpu=0:00:03.8 real=0:00:02.0 totSessionCpu=2:59:36 mem=4436.5M ***
[03/23 19:42:30  10776s] *info: category slack lower bound [L -3643.4] default
[03/23 19:42:30  10776s] *info: category slack lower bound [H -3643.4] reg2reg 
[03/23 19:42:30  10776s] --------------------------------------------------- 
[03/23 19:42:30  10776s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/23 19:42:30  10776s] --------------------------------------------------- 
[03/23 19:42:30  10776s]          WNS    reg2regWNS
[03/23 19:42:30  10776s]    -3.643 ns     -3.643 ns
[03/23 19:42:30  10776s] --------------------------------------------------- 
[03/23 19:42:30  10776s]   Timing/DRV Snapshot: (REF)
[03/23 19:42:30  10776s]      Weighted WNS: -3.643
[03/23 19:42:30  10776s]       All  PG WNS: -3.643
[03/23 19:42:30  10776s]       High PG WNS: -3.643
[03/23 19:42:30  10776s]       All  PG TNS: -106.441
[03/23 19:42:30  10776s]       High PG TNS: -89.231
[03/23 19:42:30  10776s]       Low  PG TNS: -37.566
[03/23 19:42:30  10776s]          Tran DRV: 15 (15)
[03/23 19:42:30  10776s]           Cap DRV: 14 (14)
[03/23 19:42:30  10776s]        Fanout DRV: 0 (16)
[03/23 19:42:30  10776s]            Glitch: 0 (0)
[03/23 19:42:30  10776s]    Category Slack: { [L, -3.643] [H, -3.643] }
[03/23 19:42:30  10776s] 
[03/23 19:42:30  10776s] 
[03/23 19:42:30  10776s] Creating Lib Analyzer ...
[03/23 19:42:30  10776s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 19:42:30  10776s] 
[03/23 19:42:30  10776s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 19:42:30  10776s] Summary for sequential cells identification: 
[03/23 19:42:30  10776s]   Identified SBFF number: 112
[03/23 19:42:30  10776s]   Identified MBFF number: 0
[03/23 19:42:30  10776s]   Identified SB Latch number: 0
[03/23 19:42:30  10776s]   Identified MB Latch number: 0
[03/23 19:42:30  10776s]   Not identified SBFF number: 8
[03/23 19:42:30  10776s]   Not identified MBFF number: 0
[03/23 19:42:30  10776s]   Not identified SB Latch number: 0
[03/23 19:42:30  10776s]   Not identified MB Latch number: 0
[03/23 19:42:30  10776s]   Number of sequential cells which are not FFs: 34
[03/23 19:42:30  10776s]  Visiting view : setupAnalysis
[03/23 19:42:30  10776s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:42:30  10776s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:42:30  10776s]  Visiting view : holdAnalysis
[03/23 19:42:30  10776s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:42:30  10776s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:42:30  10776s] TLC MultiMap info (StdDelay):
[03/23 19:42:30  10776s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 19:42:30  10776s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 19:42:30  10776s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 19:42:30  10776s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 19:42:30  10776s]  Setting StdDelay to: 22.7ps
[03/23 19:42:30  10776s] 
[03/23 19:42:30  10776s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 19:42:30  10776s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 19:42:30  10776s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 19:42:30  10776s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 19:42:30  10776s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 19:42:30  10776s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 19:42:30  10776s] 
[03/23 19:42:30  10776s] {RT rc-typ 0 4 4 0}
[03/23 19:42:30  10776s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:59:37 mem=4445.9M
[03/23 19:42:30  10776s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:59:37 mem=4445.9M
[03/23 19:42:30  10776s] Creating Lib Analyzer, finished. 
[03/23 19:42:30  10776s] OPTC: m1 20.0 20.0
[03/23 19:42:30  10776s] Setting latch borrow mode to budget during optimization.
[03/23 19:42:31  10777s] 
[03/23 19:42:31  10777s] TimeStamp Deleting Cell Server Begin ...
[03/23 19:42:31  10777s] Deleting Lib Analyzer.
[03/23 19:42:31  10777s] 
[03/23 19:42:31  10777s] TimeStamp Deleting Cell Server End ...
[03/23 19:42:31  10777s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 19:42:31  10777s] 
[03/23 19:42:31  10777s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 19:42:31  10777s] Summary for sequential cells identification: 
[03/23 19:42:31  10777s]   Identified SBFF number: 112
[03/23 19:42:31  10777s]   Identified MBFF number: 0
[03/23 19:42:31  10777s]   Identified SB Latch number: 0
[03/23 19:42:31  10777s]   Identified MB Latch number: 0
[03/23 19:42:31  10777s]   Not identified SBFF number: 8
[03/23 19:42:31  10777s]   Not identified MBFF number: 0
[03/23 19:42:31  10777s]   Not identified SB Latch number: 0
[03/23 19:42:31  10777s]   Not identified MB Latch number: 0
[03/23 19:42:31  10777s]   Number of sequential cells which are not FFs: 34
[03/23 19:42:31  10777s]  Visiting view : setupAnalysis
[03/23 19:42:31  10777s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:42:31  10777s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:42:31  10777s]  Visiting view : holdAnalysis
[03/23 19:42:31  10777s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:42:31  10777s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:42:31  10777s] TLC MultiMap info (StdDelay):
[03/23 19:42:31  10777s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 19:42:31  10777s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 19:42:31  10777s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 19:42:31  10777s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 19:42:31  10777s]  Setting StdDelay to: 22.7ps
[03/23 19:42:31  10777s] 
[03/23 19:42:31  10777s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 19:42:31  10777s] 
[03/23 19:42:31  10777s] TimeStamp Deleting Cell Server Begin ...
[03/23 19:42:31  10777s] 
[03/23 19:42:31  10777s] TimeStamp Deleting Cell Server End ...
[03/23 19:42:31  10777s] 
[03/23 19:42:31  10777s] Creating Lib Analyzer ...
[03/23 19:42:31  10777s] 
[03/23 19:42:31  10777s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 19:42:31  10777s] Summary for sequential cells identification: 
[03/23 19:42:31  10777s]   Identified SBFF number: 112
[03/23 19:42:31  10777s]   Identified MBFF number: 0
[03/23 19:42:31  10777s]   Identified SB Latch number: 0
[03/23 19:42:31  10777s]   Identified MB Latch number: 0
[03/23 19:42:31  10777s]   Not identified SBFF number: 8
[03/23 19:42:31  10777s]   Not identified MBFF number: 0
[03/23 19:42:31  10777s]   Not identified SB Latch number: 0
[03/23 19:42:31  10777s]   Not identified MB Latch number: 0
[03/23 19:42:31  10777s]   Number of sequential cells which are not FFs: 34
[03/23 19:42:31  10777s]  Visiting view : setupAnalysis
[03/23 19:42:31  10777s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:42:31  10777s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:42:31  10777s]  Visiting view : holdAnalysis
[03/23 19:42:31  10777s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:42:31  10777s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:42:31  10777s] TLC MultiMap info (StdDelay):
[03/23 19:42:31  10777s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 19:42:31  10777s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 19:42:31  10777s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 19:42:31  10777s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 19:42:31  10777s]  Setting StdDelay to: 22.7ps
[03/23 19:42:31  10777s] 
[03/23 19:42:31  10777s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 19:42:31  10777s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 19:42:31  10777s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 19:42:31  10777s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 19:42:31  10777s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 19:42:31  10777s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 19:42:31  10777s] 
[03/23 19:42:31  10777s] {RT rc-typ 0 4 4 0}
[03/23 19:42:31  10777s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:59:38 mem=4445.9M
[03/23 19:42:31  10777s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:59:38 mem=4445.9M
[03/23 19:42:31  10777s] Creating Lib Analyzer, finished. 
[03/23 19:42:31  10777s] 
[03/23 19:42:31  10777s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/23 19:42:31  10777s] *Info: worst delay setup view: setupAnalysis
[03/23 19:42:31  10777s] Footprint list for hold buffering (delay unit: ps)
[03/23 19:42:31  10777s] =================================================================
[03/23 19:42:31  10777s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/23 19:42:31  10777s] ------------------------------------------------------------------
[03/23 19:42:31  10777s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/23 19:42:31  10777s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/23 19:42:31  10777s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/23 19:42:31  10777s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/23 19:42:31  10777s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/23 19:42:31  10777s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/23 19:42:31  10777s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/23 19:42:31  10777s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/23 19:42:31  10777s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/23 19:42:31  10777s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/23 19:42:31  10777s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/23 19:42:31  10777s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/23 19:42:31  10777s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/23 19:42:31  10777s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/23 19:42:31  10777s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/23 19:42:31  10777s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/23 19:42:31  10777s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/23 19:42:31  10777s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/23 19:42:31  10777s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/23 19:42:31  10777s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/23 19:42:31  10777s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/23 19:42:31  10777s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/23 19:42:31  10777s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/23 19:42:31  10777s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/23 19:42:31  10777s] =================================================================
[03/23 19:42:31  10777s] Hold Timer stdDelay = 22.7ps
[03/23 19:42:31  10777s]  Visiting view : holdAnalysis
[03/23 19:42:31  10777s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:42:31  10777s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:42:31  10777s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/23 19:42:31  10777s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4445.9M, EPOCH TIME: 1679614951.774662
[03/23 19:42:31  10777s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:31  10777s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:31  10777s] 
[03/23 19:42:31  10777s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:31  10777s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:4445.9M, EPOCH TIME: 1679614951.793711
[03/23 19:42:31  10777s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:31  10777s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:31  10777s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.593  | -3.593  | -2.175  |
|           TNS (ns):|-106.442 | -89.231 | -37.566 |
|    Violating Paths:|   193   |   82    |   132   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.027  |  0.080  | -0.027  |
|           TNS (ns):| -0.043  |  0.000  | -0.043  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     14 (14)      |   -0.217   |     14 (14)      |
|   max_tran     |     15 (34)      |   -3.409   |     15 (34)      |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      1 (1)       |     -1     |      1 (1)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4444.5M, EPOCH TIME: 1679614951.904124
[03/23 19:42:31  10778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:31  10778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:31  10778s] 
[03/23 19:42:31  10778s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:31  10778s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:4445.9M, EPOCH TIME: 1679614951.927147
[03/23 19:42:31  10778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:31  10778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:31  10778s] Density: 45.787%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:05, mem = 2958.7M, totSessionCpu=2:59:38 **
[03/23 19:42:31  10778s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:05.9/0:00:03.9 (1.5), totSession cpu/real = 2:59:38.0/1:38:49.3 (1.8), mem = 4079.9M
[03/23 19:42:31  10778s] 
[03/23 19:42:31  10778s] =============================================================================================
[03/23 19:42:31  10778s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              21.14-s109_1
[03/23 19:42:31  10778s] =============================================================================================
[03/23 19:42:31  10778s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 19:42:31  10778s] ---------------------------------------------------------------------------------------------
[03/23 19:42:31  10778s] [ ViewPruning            ]      6   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.7
[03/23 19:42:31  10778s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 19:42:31  10778s] [ DrvReport              ]      2   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 19:42:31  10778s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 19:42:31  10778s] [ CellServerInit         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 19:42:31  10778s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  32.6 % )     0:00:01.3 /  0:00:01.3    1.0
[03/23 19:42:31  10778s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:31  10778s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 19:42:31  10778s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:31  10778s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 19:42:31  10778s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:31  10778s] [ TimingUpdate           ]      8   0:00:00.8  (  20.2 % )     0:00:01.2 /  0:00:02.7    2.3
[03/23 19:42:31  10778s] [ FullDelayCalc          ]      3   0:00:00.4  (   9.5 % )     0:00:00.4 /  0:00:01.3    3.4
[03/23 19:42:31  10778s] [ TimingReport           ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    2.1
[03/23 19:42:31  10778s] [ SaveTimingGraph        ]      1   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 19:42:31  10778s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 19:42:31  10778s] [ MISC                   ]          0:00:00.5  (  13.8 % )     0:00:00.5 /  0:00:00.7    1.2
[03/23 19:42:31  10778s] ---------------------------------------------------------------------------------------------
[03/23 19:42:31  10778s]  BuildHoldData #1 TOTAL             0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:05.9    1.5
[03/23 19:42:31  10778s] ---------------------------------------------------------------------------------------------
[03/23 19:42:31  10778s] 
[03/23 19:42:31  10778s] *** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 2:59:38.1/1:38:49.3 (1.8), mem = 4079.9M
[03/23 19:42:31  10778s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.137045.31
[03/23 19:42:31  10778s] #optDebug: Start CG creation (mem=4079.9M)
[03/23 19:42:31  10778s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/23 19:42:32  10778s] (cpu=0:00:00.1, mem=4144.0M)
[03/23 19:42:32  10778s]  ...processing cgPrt (cpu=0:00:00.1, mem=4144.0M)
[03/23 19:42:32  10778s]  ...processing cgEgp (cpu=0:00:00.1, mem=4144.0M)
[03/23 19:42:32  10778s]  ...processing cgPbk (cpu=0:00:00.1, mem=4144.0M)
[03/23 19:42:32  10778s]  ...processing cgNrb(cpu=0:00:00.1, mem=4144.0M)
[03/23 19:42:32  10778s]  ...processing cgObs (cpu=0:00:00.1, mem=4144.0M)
[03/23 19:42:32  10778s]  ...processing cgCon (cpu=0:00:00.1, mem=4144.0M)
[03/23 19:42:32  10778s]  ...processing cgPdm (cpu=0:00:00.1, mem=4144.0M)
[03/23 19:42:32  10778s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4144.0M)
[03/23 19:42:32  10778s] HoldSingleBuffer minRootGain=0.000
[03/23 19:42:32  10778s] HoldSingleBuffer minRootGain=0.000
[03/23 19:42:32  10778s] HoldSingleBuffer minRootGain=0.000
[03/23 19:42:32  10778s] HoldSingleBuffer minRootGain=0.000
[03/23 19:42:32  10778s] *info: Run optDesign holdfix with 6 threads.
[03/23 19:42:32  10778s] Info: 22 clock nets excluded from IPO operation.
[03/23 19:42:32  10778s] --------------------------------------------------- 
[03/23 19:42:32  10778s]    Hold Timing Summary  - Initial 
[03/23 19:42:32  10778s] --------------------------------------------------- 
[03/23 19:42:32  10778s]  Target slack:       0.0500 ns
[03/23 19:42:32  10778s]  View: holdAnalysis 
[03/23 19:42:32  10778s]    WNS:      -0.0270  >>>  WNS:      -0.0770 with TargetSlack
[03/23 19:42:32  10778s]    TNS:      -0.0431  >>>  TNS:      -0.8408 with TargetSlack
[03/23 19:42:32  10778s]    VP :            2  >>>  VP:           29  with TargetSlack
[03/23 19:42:32  10778s]    Worst hold path end point: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG624_S1/D
[03/23 19:42:32  10778s] --------------------------------------------------- 
[03/23 19:42:32  10778s] Info: Done creating the CCOpt slew target map.
[03/23 19:42:32  10778s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 19:42:32  10778s] ### Creating PhyDesignMc. totSessionCpu=2:59:38 mem=4386.3M
[03/23 19:42:32  10778s] OPERPROF: Starting DPlace-Init at level 1, MEM:4386.3M, EPOCH TIME: 1679614952.098554
[03/23 19:42:32  10778s] Processing tracks to init pin-track alignment.
[03/23 19:42:32  10778s] z: 2, totalTracks: 1
[03/23 19:42:32  10778s] z: 4, totalTracks: 1
[03/23 19:42:32  10778s] z: 6, totalTracks: 1
[03/23 19:42:32  10778s] z: 8, totalTracks: 1
[03/23 19:42:32  10778s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 19:42:32  10778s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4386.3M, EPOCH TIME: 1679614952.102234
[03/23 19:42:32  10778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10778s] 
[03/23 19:42:32  10778s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:32  10778s] 
[03/23 19:42:32  10778s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 19:42:32  10778s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.015, MEM:4418.3M, EPOCH TIME: 1679614952.116826
[03/23 19:42:32  10778s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4418.3M, EPOCH TIME: 1679614952.116973
[03/23 19:42:32  10778s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:4418.3M, EPOCH TIME: 1679614952.119526
[03/23 19:42:32  10778s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4418.3MB).
[03/23 19:42:32  10778s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.022, MEM:4418.3M, EPOCH TIME: 1679614952.120055
[03/23 19:42:32  10778s] TotalInstCnt at PhyDesignMc Initialization: 2900
[03/23 19:42:32  10778s] ### Creating PhyDesignMc, finished. totSessionCpu=2:59:38 mem=4418.3M
[03/23 19:42:32  10778s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4418.3M, EPOCH TIME: 1679614952.129403
[03/23 19:42:32  10778s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4418.3M, EPOCH TIME: 1679614952.129548
[03/23 19:42:32  10778s] 
[03/23 19:42:32  10778s] *** Starting Core Fixing (fixHold) cpu=0:00:06.1 real=0:00:04.0 totSessionCpu=2:59:38 mem=4418.3M density=45.787% ***
[03/23 19:42:32  10778s] Optimizer Target Slack 0.050 StdDelay is 0.02270  
[03/23 19:42:32  10778s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 19:42:32  10778s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 19:42:32  10778s] ### Creating RouteCongInterface, started
[03/23 19:42:32  10778s] {MMLU 0 22 2967}
[03/23 19:42:32  10778s] ### Creating LA Mngr. totSessionCpu=2:59:38 mem=4418.3M
[03/23 19:42:32  10778s] ### Creating LA Mngr, finished. totSessionCpu=2:59:38 mem=4418.3M
[03/23 19:42:32  10778s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.593  | -3.593  | -2.175  |
|           TNS (ns):|-106.442 | -89.231 | -37.566 |
|    Violating Paths:|   193   |   82    |   132   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Density: 45.787%
------------------------------------------------------------------
[03/23 19:42:32  10778s] *info: Hold Batch Commit is enabled
[03/23 19:42:32  10778s] *info: Levelized Batch Commit is enabled
[03/23 19:42:32  10778s] 
[03/23 19:42:32  10778s] Phase I ......
[03/23 19:42:32  10778s] Executing transform: ECO Safe Resize
[03/23 19:42:32  10778s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 19:42:32  10778s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[03/23 19:42:32  10778s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 19:42:32  10778s] Worst hold path end point:
[03/23 19:42:32  10778s]   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG624_S1/D
[03/23 19:42:32  10778s]     net: buff_mult_arr0/genblk1_0__buffer_mult0/mult_A[6] (nrTerm=2)
[03/23 19:42:32  10778s] |   0|  -0.027|    -0.04|       2|          0|       0(     0)|   45.79%|   0:00:00.0|  4475.7M|
[03/23 19:42:32  10778s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 19:42:32  10778s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 19:42:32  10778s] Worst hold path end point:
[03/23 19:42:32  10778s]   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG624_S1/D
[03/23 19:42:32  10778s]     net: buff_mult_arr0/genblk1_0__buffer_mult0/mult_A[6] (nrTerm=2)
[03/23 19:42:32  10778s] |   1|  -0.027|    -0.04|       2|          0|       0(     0)|   45.79%|   0:00:00.0|  4475.7M|
[03/23 19:42:32  10778s] 
[03/23 19:42:32  10778s] Capturing REF for hold ...
[03/23 19:42:32  10778s]    Hold Timing Snapshot: (REF)
[03/23 19:42:32  10778s]              All PG WNS: -0.027
[03/23 19:42:32  10778s]              All PG TNS: -0.043
[03/23 19:42:32  10778s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 19:42:32  10778s] Executing transform: AddBuffer + LegalResize
[03/23 19:42:32  10778s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 19:42:32  10778s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[03/23 19:42:32  10778s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 19:42:32  10778s] Worst hold path end point:
[03/23 19:42:32  10778s]   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG624_S1/D
[03/23 19:42:32  10778s]     net: buff_mult_arr0/genblk1_0__buffer_mult0/mult_A[6] (nrTerm=2)
[03/23 19:42:32  10778s] |   0|  -0.027|    -0.04|       2|          0|       0(     0)|   45.79%|   0:00:00.0|  4475.7M|
[03/23 19:42:32  10778s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 19:42:32  10778s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U7, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U9, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0277 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0274 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U9, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0272 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0266 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U4, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0274 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U4, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0271 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U4, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0269 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U10, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U10, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0267 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U4, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0267 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U7, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U7, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0266 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U5, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U9, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U4, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0274 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:42:32  10778s] Dumping Information for Job 16 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U7, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 19:42:32  10778s] Dumping Information for Job 27 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U9, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0277 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U9, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0272 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 19:42:32  10778s] Dumping Information for Job 30 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0274 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 19:42:32  10778s] Dumping Information for Job 50 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0266 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 19:42:32  10778s] Dumping Information for Job 62 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U4, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0274 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U4, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0269 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 19:42:32  10778s] Dumping Information for Job 70 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U4, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0271 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_2__buffer_mult0/U4, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0267 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 19:42:32  10778s] Dumping Information for Job 74 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U10, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U10, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0267 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 19:42:32  10778s] Dumping Information for Job 82 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U7, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U7, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0266 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 19:42:32  10778s] Dumping Information for Job 92 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U5, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 19:42:32  10778s] Dumping Information for Job 100 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U9, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 19:42:32  10778s] Dumping Information for Job 108 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_1__buffer_mult0/U4, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0275 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 19:42:32  10778s] Dumping Information for Job 115 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0274 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U11, Cell type : NOR2BX1TR, Arc : AN^->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/23 19:42:32  10778s] Worst hold path end point:
[03/23 19:42:32  10778s]   buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG624_S1/D
[03/23 19:42:32  10778s]     net: buff_mult_arr0/genblk1_0__buffer_mult0/FE_PHN210_mult_A_6 (nrTerm=2)
[03/23 19:42:32  10778s] |   1|   0.042|     0.00|       0|         29|       0(     0)|   45.97%|   0:00:00.0|  4590.2M|
[03/23 19:42:32  10778s] Worst hold path end point:
[03/23 19:42:32  10778s]   buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG288_S1/D
[03/23 19:42:32  10778s]     net: buff_mult_arr0/genblk1_3__buffer_mult0/mult_A[1] (nrTerm=2)
[03/23 19:42:32  10778s] |   2|   0.055|     0.00|       0|          1|       0(     0)|   45.98%|   0:00:00.0|  4590.2M|
[03/23 19:42:32  10778s] 
[03/23 19:42:32  10778s] Capturing REF for hold ...
[03/23 19:42:32  10778s]    Hold Timing Snapshot: (REF)
[03/23 19:42:32  10778s]              All PG WNS: 0.055
[03/23 19:42:32  10778s]              All PG TNS: 0.000
[03/23 19:42:32  10778s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[03/23 19:42:32  10778s] 
[03/23 19:42:32  10778s] *info:    Total 30 cells added for Phase I
[03/23 19:42:32  10778s] *info:        in which 0 is ripple commits (0.000%)
[03/23 19:42:32  10778s] --------------------------------------------------- 
[03/23 19:42:32  10778s]    Hold Timing Summary  - Phase I 
[03/23 19:42:32  10778s] --------------------------------------------------- 
[03/23 19:42:32  10778s]  Target slack:       0.0500 ns
[03/23 19:42:32  10778s]  View: holdAnalysis 
[03/23 19:42:32  10778s]    WNS:       0.0547  >>>  WNS:       0.0047 with TargetSlack
[03/23 19:42:32  10778s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/23 19:42:32  10778s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/23 19:42:32  10778s]    Worst hold path end point: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG288_S1/D
[03/23 19:42:32  10778s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.593  | -3.593  | -2.175  |
|           TNS (ns):|-106.442 | -89.231 | -37.566 |
|    Violating Paths:|   193   |   82    |   132   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Density: 45.978%
------------------------------------------------------------------
[03/23 19:42:32  10778s] 
[03/23 19:42:32  10778s] *** Finished Core Fixing (fixHold) cpu=0:00:06.9 real=0:00:04.0 totSessionCpu=2:59:39 mem=4635.9M density=45.978% ***
[03/23 19:42:32  10778s] 
[03/23 19:42:32  10778s] *info:
[03/23 19:42:32  10778s] *info: Added a total of 30 cells to fix/reduce hold violation
[03/23 19:42:32  10778s] *info:          in which 30 termBuffering
[03/23 19:42:32  10778s] *info:          in which 0 dummyBuffering
[03/23 19:42:32  10778s] *info:
[03/23 19:42:32  10778s] *info: Summary: 
[03/23 19:42:32  10778s] *info:           30 cells of type 'CLKBUFX2TR' (4.0, 	25.603) used
[03/23 19:42:32  10778s] 
[03/23 19:42:32  10778s] *** Finish Post Route Hold Fixing (cpu=0:00:06.9 real=0:00:04.0 totSessionCpu=2:59:39 mem=4635.9M density=45.978%) ***
[03/23 19:42:32  10778s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.137045.31
[03/23 19:42:32  10778s] **INFO: total 30 insts, 0 nets marked don't touch
[03/23 19:42:32  10778s] **INFO: total 30 insts, 0 nets marked don't touch DB property
[03/23 19:42:32  10778s] **INFO: total 30 insts, 0 nets unmarked don't touch

[03/23 19:42:32  10778s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4474.6M, EPOCH TIME: 1679614952.464184
[03/23 19:42:32  10778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2930).
[03/23 19:42:32  10778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.049, REAL:0.036, MEM:4077.4M, EPOCH TIME: 1679614952.500241
[03/23 19:42:32  10779s] TotalInstCnt at PhyDesignMc Destruction: 2930
[03/23 19:42:32  10779s] *** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.5 (1.7), totSession cpu/real = 2:59:39.0/1:38:49.9 (1.8), mem = 4077.4M
[03/23 19:42:32  10779s] 
[03/23 19:42:32  10779s] =============================================================================================
[03/23 19:42:32  10779s]  Step TAT Report : HoldOpt #1 / optDesign #4                                    21.14-s109_1
[03/23 19:42:32  10779s] =============================================================================================
[03/23 19:42:32  10779s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 19:42:32  10779s] ---------------------------------------------------------------------------------------------
[03/23 19:42:32  10779s] [ OptSummaryReport       ]      2   0:00:00.0  (   1.6 % )     0:00:00.1 /  0:00:00.2    1.8
[03/23 19:42:32  10779s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 19:42:32  10779s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:32  10779s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 19:42:32  10779s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:32  10779s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 19:42:32  10779s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  16.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 19:42:32  10779s] [ OptimizationStep       ]      2   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.4    3.3
[03/23 19:42:32  10779s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.4    3.4
[03/23 19:42:32  10779s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:32  10779s] [ OptEval                ]      3   0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.3    4.6
[03/23 19:42:32  10779s] [ OptCommit              ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    2.4
[03/23 19:42:32  10779s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    3.2
[03/23 19:42:32  10779s] [ IncrDelayCalc          ]      6   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:32  10779s] [ HoldReEval             ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    3.4
[03/23 19:42:32  10779s] [ HoldCollectNode        ]      6   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:32  10779s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:32  10779s] [ HoldBottleneckCount    ]      4   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 19:42:32  10779s] [ HoldCacheNodeWeight    ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:32  10779s] [ HoldBuildSlackGraph    ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:32  10779s] [ HoldDBCommit           ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:32  10779s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:32  10779s] [ TimingUpdate           ]      4   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 19:42:32  10779s] [ TimingReport           ]      2   0:00:00.1  (  11.3 % )     0:00:00.1 /  0:00:00.1    2.1
[03/23 19:42:32  10779s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 19:42:32  10779s] [ MISC                   ]          0:00:00.1  (  21.7 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 19:42:32  10779s] ---------------------------------------------------------------------------------------------
[03/23 19:42:32  10779s]  HoldOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.9    1.7
[03/23 19:42:32  10779s] ---------------------------------------------------------------------------------------------
[03/23 19:42:32  10779s] 
[03/23 19:42:32  10779s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 19:42:32  10779s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4077.4M, EPOCH TIME: 1679614952.507570
[03/23 19:42:32  10779s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] 
[03/23 19:42:32  10779s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:32  10779s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.026, MEM:4078.1M, EPOCH TIME: 1679614952.533457
[03/23 19:42:32  10779s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:32  10779s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] Running postRoute recovery in preEcoRoute mode
[03/23 19:42:32  10779s] **optDesign ... cpu = 0:00:09, real = 0:00:06, mem = 2962.1M, totSessionCpu=2:59:39 **
[03/23 19:42:32  10779s]   DRV Snapshot: (TGT)
[03/23 19:42:32  10779s]          Tran DRV: 15 (15)
[03/23 19:42:32  10779s]           Cap DRV: 14 (14)
[03/23 19:42:32  10779s]        Fanout DRV: 0 (16)
[03/23 19:42:32  10779s]            Glitch: 0 (0)
[03/23 19:42:32  10779s] Checking DRV degradation...
[03/23 19:42:32  10779s] 
[03/23 19:42:32  10779s] Recovery Manager:
[03/23 19:42:32  10779s]     Tran DRV degradation : 0 (15 -> 15, Margin 10) - Skip
[03/23 19:42:32  10779s]      Cap DRV degradation : 0 (14 -> 14, Margin 10) - Skip
[03/23 19:42:32  10779s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 19:42:32  10779s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 19:42:32  10779s] 
[03/23 19:42:32  10779s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 19:42:32  10779s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4077.20M, totSessionCpu=2:59:39).
[03/23 19:42:32  10779s] **optDesign ... cpu = 0:00:09, real = 0:00:06, mem = 2962.0M, totSessionCpu=2:59:39 **
[03/23 19:42:32  10779s] 
[03/23 19:42:32  10779s]   DRV Snapshot: (REF)
[03/23 19:42:32  10779s]          Tran DRV: 15 (15)
[03/23 19:42:32  10779s]           Cap DRV: 14 (14)
[03/23 19:42:32  10779s]        Fanout DRV: 0 (16)
[03/23 19:42:32  10779s]            Glitch: 0 (0)
[03/23 19:42:32  10779s] Running refinePlace -preserveRouting true -hardFence false
[03/23 19:42:32  10779s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4210.7M, EPOCH TIME: 1679614952.637356
[03/23 19:42:32  10779s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4210.7M, EPOCH TIME: 1679614952.637467
[03/23 19:42:32  10779s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4210.7M, EPOCH TIME: 1679614952.637591
[03/23 19:42:32  10779s] Processing tracks to init pin-track alignment.
[03/23 19:42:32  10779s] z: 2, totalTracks: 1
[03/23 19:42:32  10779s] z: 4, totalTracks: 1
[03/23 19:42:32  10779s] z: 6, totalTracks: 1
[03/23 19:42:32  10779s] z: 8, totalTracks: 1
[03/23 19:42:32  10779s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 19:42:32  10779s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4210.7M, EPOCH TIME: 1679614952.642131
[03/23 19:42:32  10779s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] 
[03/23 19:42:32  10779s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:32  10779s] 
[03/23 19:42:32  10779s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 19:42:32  10779s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.025, REAL:0.026, MEM:4212.2M, EPOCH TIME: 1679614952.667774
[03/23 19:42:32  10779s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4212.2M, EPOCH TIME: 1679614952.667899
[03/23 19:42:32  10779s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:4212.2M, EPOCH TIME: 1679614952.670508
[03/23 19:42:32  10779s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4212.2MB).
[03/23 19:42:32  10779s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.033, REAL:0.034, MEM:4212.2M, EPOCH TIME: 1679614952.671341
[03/23 19:42:32  10779s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.034, REAL:0.034, MEM:4212.2M, EPOCH TIME: 1679614952.671433
[03/23 19:42:32  10779s] TDRefine: refinePlace mode is spiral
[03/23 19:42:32  10779s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.137045.20
[03/23 19:42:32  10779s] OPERPROF:   Starting RefinePlace at level 2, MEM:4212.2M, EPOCH TIME: 1679614952.671565
[03/23 19:42:32  10779s] *** Starting refinePlace (2:59:39 mem=4212.2M) ***
[03/23 19:42:32  10779s] Total net bbox length = 9.220e+04 (2.751e+04 6.469e+04) (ext = 4.946e+03)
[03/23 19:42:32  10779s] 
[03/23 19:42:32  10779s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:32  10779s] (I)      Default pattern map key = PE_top_default.
[03/23 19:42:32  10779s] (I)      Default pattern map key = PE_top_default.
[03/23 19:42:32  10779s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4212.2M, EPOCH TIME: 1679614952.678193
[03/23 19:42:32  10779s] Starting refinePlace ...
[03/23 19:42:32  10779s] (I)      Default pattern map key = PE_top_default.
[03/23 19:42:32  10779s] One DDP V2 for no tweak run.
[03/23 19:42:32  10779s] (I)      Default pattern map key = PE_top_default.
[03/23 19:42:32  10779s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4276.2M, EPOCH TIME: 1679614952.686279
[03/23 19:42:32  10779s] DDP initSite1 nrRow 135 nrJob 135
[03/23 19:42:32  10779s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4276.2M, EPOCH TIME: 1679614952.686406
[03/23 19:42:32  10779s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4276.2M, EPOCH TIME: 1679614952.686561
[03/23 19:42:32  10779s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4276.2M, EPOCH TIME: 1679614952.686657
[03/23 19:42:32  10779s] DDP markSite nrRow 135 nrJob 135
[03/23 19:42:32  10779s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4276.2M, EPOCH TIME: 1679614952.686821
[03/23 19:42:32  10779s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4276.2M, EPOCH TIME: 1679614952.686898
[03/23 19:42:32  10779s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 19:42:32  10779s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4212.2MB) @(2:59:39 - 2:59:39).
[03/23 19:42:32  10779s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 19:42:32  10779s] wireLenOptFixPriorityInst 717 inst fixed
[03/23 19:42:32  10779s] 
[03/23 19:42:32  10779s] Running Spiral MT with 6 threads  fetchWidth=12 
[03/23 19:42:32  10779s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 19:42:32  10779s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 19:42:32  10779s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 19:42:32  10779s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=4212.2MB) @(2:59:39 - 2:59:39).
[03/23 19:42:32  10779s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 19:42:32  10779s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 19:42:32  10779s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4212.2MB
[03/23 19:42:32  10779s] Statistics of distance of Instance movement in refine placement:
[03/23 19:42:32  10779s]   maximum (X+Y) =         0.00 um
[03/23 19:42:32  10779s]   mean    (X+Y) =         0.00 um
[03/23 19:42:32  10779s] Summary Report:
[03/23 19:42:32  10779s] Instances move: 0 (out of 2910 movable)
[03/23 19:42:32  10779s] Instances flipped: 0
[03/23 19:42:32  10779s] Mean displacement: 0.00 um
[03/23 19:42:32  10779s] Max displacement: 0.00 um 
[03/23 19:42:32  10779s] Total instances moved : 0
[03/23 19:42:32  10779s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.177, REAL:0.114, MEM:4212.2M, EPOCH TIME: 1679614952.792260
[03/23 19:42:32  10779s] Total net bbox length = 9.220e+04 (2.751e+04 6.469e+04) (ext = 4.946e+03)
[03/23 19:42:32  10779s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4212.2MB
[03/23 19:42:32  10779s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4212.2MB) @(2:59:39 - 2:59:39).
[03/23 19:42:32  10779s] *** Finished refinePlace (2:59:39 mem=4212.2M) ***
[03/23 19:42:32  10779s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.137045.20
[03/23 19:42:32  10779s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.185, REAL:0.122, MEM:4212.2M, EPOCH TIME: 1679614952.793757
[03/23 19:42:32  10779s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4212.2M, EPOCH TIME: 1679614952.793849
[03/23 19:42:32  10779s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2930).
[03/23 19:42:32  10779s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.033, REAL:0.020, MEM:4078.2M, EPOCH TIME: 1679614952.814308
[03/23 19:42:32  10779s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.252, REAL:0.177, MEM:4078.2M, EPOCH TIME: 1679614952.814427
[03/23 19:42:32  10779s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4078.2M, EPOCH TIME: 1679614952.822083
[03/23 19:42:32  10779s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] 
[03/23 19:42:32  10779s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:32  10779s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.014, MEM:4078.2M, EPOCH TIME: 1679614952.836139
[03/23 19:42:32  10779s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:32  10779s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.593  | -3.593  | -2.175  |
|           TNS (ns):|-106.442 | -89.231 | -37.566 |
|    Violating Paths:|   193   |   82    |   132   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     14 (14)      |   -0.217   |     14 (14)      |
|   max_tran     |     15 (34)      |   -3.409   |     15 (34)      |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      1 (1)       |     -1     |      1 (1)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4266.6M, EPOCH TIME: 1679614952.970350
[03/23 19:42:32  10779s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] 
[03/23 19:42:32  10779s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:42:32  10779s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.019, MEM:4268.1M, EPOCH TIME: 1679614952.989461
[03/23 19:42:32  10779s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:42:32  10779s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:42:32  10779s] Density: 45.978%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:06, mem = 2962.4M, totSessionCpu=2:59:40 **
[03/23 19:42:32  10779s] **INFO: flowCheckPoint #13 GlobalDetailRoute
[03/23 19:42:32  10779s] -routeWithEco false                       # bool, default=false
[03/23 19:42:32  10779s] -routeSelectedNetOnly false               # bool, default=false
[03/23 19:42:32  10779s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 19:42:33  10779s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 19:42:33  10779s] Existing Dirty Nets : 60
[03/23 19:42:33  10779s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 19:42:33  10779s] Reset Dirty Nets : 60
[03/23 19:42:33  10779s] *** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 2:59:39.7/1:38:50.4 (1.8), mem = 4070.6M
[03/23 19:42:33  10779s] 
[03/23 19:42:33  10779s] globalDetailRoute
[03/23 19:42:33  10779s] 
[03/23 19:42:33  10779s] #Start globalDetailRoute on Thu Mar 23 19:42:33 2023
[03/23 19:42:33  10779s] #
[03/23 19:42:33  10779s] ### Time Record (globalDetailRoute) is installed.
[03/23 19:42:33  10779s] ### Time Record (Pre Callback) is installed.
[03/23 19:42:33  10779s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_TJb3Zr.rcdb.d/PE_top.rcdb.d': 3052 access done (mem: 4083.578M)
[03/23 19:42:33  10779s] ### Time Record (Pre Callback) is uninstalled.
[03/23 19:42:33  10779s] ### Time Record (DB Import) is installed.
[03/23 19:42:33  10779s] ### Time Record (Timing Data Generation) is installed.
[03/23 19:42:33  10779s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 19:42:33  10779s] ### Net info: total nets: 3000
[03/23 19:42:33  10779s] ### Net info: dirty nets: 0
[03/23 19:42:33  10779s] ### Net info: marked as disconnected nets: 0
[03/23 19:42:33  10779s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 19:42:33  10780s] #num needed restored net=0
[03/23 19:42:33  10780s] #need_extraction net=0 (total=3000)
[03/23 19:42:33  10780s] ### Net info: fully routed nets: 2967
[03/23 19:42:33  10780s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 19:42:33  10780s] ### Net info: unrouted nets: 30
[03/23 19:42:33  10780s] ### Net info: re-extraction nets: 0
[03/23 19:42:33  10780s] ### Net info: ignored nets: 0
[03/23 19:42:33  10780s] ### Net info: skip routing nets: 0
[03/23 19:42:33  10780s] ### import design signature (617): route=1548971685 fixed_route=1645312696 flt_obj=0 vio=1572198944 swire=282492057 shield_wire=1 net_attr=1898527491 dirty_area=0 del_dirty_area=0 cell=1079099773 placement=834647191 pin_access=1928048662 inst_pattern=1
[03/23 19:42:33  10780s] ### Time Record (DB Import) is uninstalled.
[03/23 19:42:33  10780s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 19:42:33  10780s] #RTESIG:78da95944d6b834010867beeaf1836395868ac33ea7e1c53c8d59690f62a26ae41f00374
[03/23 19:42:33  10780s] #       85b6bfbe9b500a29e9aef1b8f3f8ceeeb3a38be5fb660b8c30c4643562a472846c4b1471
[03/23 19:42:33  10780s] #       922be4a49e08735b7a7b66f78be5cbeb0ee314308cce0f0455d317e611a6510f306a63ea
[03/23 19:42:33  10780s] #       eef8f0c3250855d18c1a827ddf37571952fc92293fbba2ad0f50eaaa981af307e7b10033
[03/23 19:42:33  10780s] #       4cae442e13605ddf6906c168065bb88a8908819d3b7bb838f675147653acd5653db5ee2c
[03/23 19:42:33  10780s] #       2914489e583e8d21a83ba38f7ab84a2a91021b0e79db97ba09f775e70e564a794d23d2a5
[03/23 19:42:33  10780s] #       3bb7693cddde4df84de9a988812814fe21e2b6ee3d1b473e0312332c0949c0d6d96e9365
[03/23 19:42:33  10780s] #       ebddd6ad1d854220f74d5a86cf9b0e94e81d6e94d2a68da6e8ca62286d9eeea6f63f52fc
[03/23 19:42:33  10780s] #       7e070e4a45be9e1421fa19997a19a4c89a283edc1a087902895b2aa198d1ceaaf232f6f8
[03/23 19:42:33  10780s] #       ec0479f64464ff16a1a95bbb965775a3738c4594a476a90a8f5fffbe7df70d9217a63e
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #Skip comparing routing design signature in db-snapshot flow
[03/23 19:42:33  10780s] ### Time Record (Data Preparation) is installed.
[03/23 19:42:33  10780s] #RTESIG:78da9594cb6ac3301045bbee570c4a162e34ae666cebb14c215bb784b45be3c47230f801
[03/23 19:42:33  10780s] #       b60c6dbfbe4a288594d472b4d41cdd2b5d8db458be6fb6c008438c5703729d21a45b222e
[03/23 19:42:33  10780s] #       48ad50907e22cc5ce9ed99dd2f962faf3b8c12c0909f070465dde5f611c6c1f430186bab
[03/23 19:42:33  10780s] #       f6f8f0c3c508655e0f06827dd7d55719d2e292293edbbca90e5098321f6bfb07179104db
[03/23 19:42:33  10780s] #       8f538a42c5c0daae350c82c1f6ae7015931c819d9d3d5c14f91ca5db146b4c518dcdb496
[03/23 19:42:33  10780s] #       921a94881d9f441054ad3547d35f25b54c80f587ace90a5387fbaa9d16d65a7b9346a4cb
[03/23 19:42:33  10780s] #       eca693c6d3eddd84dfa49ec8088842e96f22e1eadeb309143320392325a908d83add6dd2
[03/23 19:42:33  10780s] #       74bddb4ec78e5223d0f44d3a46cceb0e54e86d6e54caa90d366f8bbc2f9c9e69c7e63f52
[03/23 19:42:33  10780s] #       febe83094a73afa72635eba91047f4891157899741e22eb2fcc363872286783a7d4239c3
[03/23 19:42:33  10780s] #       ce65ea655c4eec0479f644e4be95d0568d9bcbcaaa36194692c7899b2ac3e3d7bfabefbe
[03/23 19:42:33  10780s] #       013c8fb2f6
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] ### Time Record (Data Preparation) is uninstalled.
[03/23 19:42:33  10780s] ### Time Record (Global Routing) is installed.
[03/23 19:42:33  10780s] ### Time Record (Global Routing) is uninstalled.
[03/23 19:42:33  10780s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[03/23 19:42:33  10780s] #Total number of routable nets = 2997.
[03/23 19:42:33  10780s] #Total number of nets in the design = 3000.
[03/23 19:42:33  10780s] #60 routable nets do not have any wires.
[03/23 19:42:33  10780s] #2937 routable nets have routed wires.
[03/23 19:42:33  10780s] #60 nets will be global routed.
[03/23 19:42:33  10780s] #198 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 19:42:33  10780s] #Using multithreading with 6 threads.
[03/23 19:42:33  10780s] ### Time Record (Data Preparation) is installed.
[03/23 19:42:33  10780s] #Start routing data preparation on Thu Mar 23 19:42:33 2023
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #Minimum voltage of a net in the design = 0.000.
[03/23 19:42:33  10780s] #Maximum voltage of a net in the design = 1.200.
[03/23 19:42:33  10780s] #Voltage range [0.000 - 1.200] has 2998 nets.
[03/23 19:42:33  10780s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 19:42:33  10780s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 19:42:33  10780s] #Build and mark too close pins for the same net.
[03/23 19:42:33  10780s] ### Time Record (Cell Pin Access) is installed.
[03/23 19:42:33  10780s] #Initial pin access analysis.
[03/23 19:42:33  10780s] #Detail pin access analysis.
[03/23 19:42:33  10780s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 19:42:33  10780s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 19:42:33  10780s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:42:33  10780s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:42:33  10780s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:42:33  10780s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:42:33  10780s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:42:33  10780s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:42:33  10780s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:42:33  10780s] #Processed 30/0 dirty instances, 32/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(30 insts marked dirty, reset pre-exisiting dirty flag on 30 insts, 0 nets marked need extraction)
[03/23 19:42:33  10780s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2969.68 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] #Regenerating Ggrids automatically.
[03/23 19:42:33  10780s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 19:42:33  10780s] #Using automatically generated G-grids.
[03/23 19:42:33  10780s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 19:42:33  10780s] #Done routing data preparation.
[03/23 19:42:33  10780s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2971.48 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] #Found 0 nets for post-route si or timing fixing.
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #Finished routing data preparation on Thu Mar 23 19:42:33 2023
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #Cpu time = 00:00:00
[03/23 19:42:33  10780s] #Elapsed time = 00:00:00
[03/23 19:42:33  10780s] #Increased memory = 5.71 (MB)
[03/23 19:42:33  10780s] #Total memory = 2971.48 (MB)
[03/23 19:42:33  10780s] #Peak memory = 3497.35 (MB)
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] ### Time Record (Data Preparation) is uninstalled.
[03/23 19:42:33  10780s] ### Time Record (Global Routing) is installed.
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #Start global routing on Thu Mar 23 19:42:33 2023
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #Start global routing initialization on Thu Mar 23 19:42:33 2023
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #Number of eco nets is 30
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #Start global routing data preparation on Thu Mar 23 19:42:33 2023
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 19:42:33 2023 with memory = 2971.48 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.03 [6]--
[03/23 19:42:33  10780s] #Start routing resource analysis on Thu Mar 23 19:42:33 2023
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] ### init_is_bin_blocked starts on Thu Mar 23 19:42:33 2023 with memory = 2971.48 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:42:33  10780s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 19:42:33 2023 with memory = 2971.48 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --3.09 [6]--
[03/23 19:42:33  10780s] ### adjust_flow_cap starts on Thu Mar 23 19:42:33 2023 with memory = 2970.98 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.08 [6]--
[03/23 19:42:33  10780s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 19:42:33 2023 with memory = 2971.61 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:42:33  10780s] ### set_via_blocked starts on Thu Mar 23 19:42:33 2023 with memory = 2971.61 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.14 [6]--
[03/23 19:42:33  10780s] ### copy_flow starts on Thu Mar 23 19:42:33 2023 with memory = 2971.61 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.29 [6]--
[03/23 19:42:33  10780s] #Routing resource analysis is done on Thu Mar 23 19:42:33 2023
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] ### report_flow_cap starts on Thu Mar 23 19:42:33 2023 with memory = 2971.59 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] #  Resource Analysis:
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 19:42:33  10780s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 19:42:33  10780s] #  --------------------------------------------------------------
[03/23 19:42:33  10780s] #  M2             V         119         380        1550     2.97%
[03/23 19:42:33  10780s] #  M3             H         209        1040        1550    54.19%
[03/23 19:42:33  10780s] #  M4             V          83         416        1550    54.90%
[03/23 19:42:33  10780s] #  --------------------------------------------------------------
[03/23 19:42:33  10780s] #  Total                    411      80.93%        4650    37.35%
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #  168 nets (5.60%) with 1 preferred extra spacing.
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.08 [6]--
[03/23 19:42:33  10780s] ### analyze_m2_tracks starts on Thu Mar 23 19:42:33 2023 with memory = 2971.59 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:42:33  10780s] ### report_initial_resource starts on Thu Mar 23 19:42:33 2023 with memory = 2971.59 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:42:33  10780s] ### mark_pg_pins_accessibility starts on Thu Mar 23 19:42:33 2023 with memory = 2971.59 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.98 [6]--
[03/23 19:42:33  10780s] ### set_net_region starts on Thu Mar 23 19:42:33 2023 with memory = 2971.59 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #Global routing data preparation is done on Thu Mar 23 19:42:33 2023
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2971.59 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] #
[03/23 19:42:33  10780s] ### prepare_level starts on Thu Mar 23 19:42:33 2023 with memory = 2971.59 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### init level 1 starts on Thu Mar 23 19:42:33 2023 with memory = 2971.59 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.98 [6]--
[03/23 19:42:33  10780s] ### Level 1 hgrid = 25 X 62
[03/23 19:42:33  10780s] ### prepare_level_flow starts on Thu Mar 23 19:42:33 2023 with memory = 2971.59 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10780s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:42:33  10780s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] #Global routing initialization is done on Thu Mar 23 19:42:33 2023
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2971.59 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] #start global routing iteration 1...
[03/23 19:42:33  10781s] ### init_flow_edge starts on Thu Mar 23 19:42:33 2023 with memory = 2971.59 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.05 [6]--
[03/23 19:42:33  10781s] ### routing at level 1 (topmost level) iter 0
[03/23 19:42:33  10781s] ### measure_qor starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### measure_congestion starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:42:33  10781s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --3.92 [6]--
[03/23 19:42:33  10781s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] #start global routing iteration 2...
[03/23 19:42:33  10781s] ### routing at level 1 (topmost level) iter 1
[03/23 19:42:33  10781s] ### measure_qor starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### measure_congestion starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.99 [6]--
[03/23 19:42:33  10781s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --3.30 [6]--
[03/23 19:42:33  10781s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] #start global routing iteration 3...
[03/23 19:42:33  10781s] ### routing at level 1 (topmost level) iter 2
[03/23 19:42:33  10781s] ### measure_qor starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### measure_congestion starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:42:33  10781s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --2.07 [6]--
[03/23 19:42:33  10781s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] #start global routing iteration 4...
[03/23 19:42:33  10781s] ### routing at level 1 (topmost level) iter 3
[03/23 19:42:33  10781s] ### measure_qor starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### measure_congestion starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:42:33  10781s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --4.65 [6]--
[03/23 19:42:33  10781s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] ### route_end starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[03/23 19:42:33  10781s] #Total number of routable nets = 2997.
[03/23 19:42:33  10781s] #Total number of nets in the design = 3000.
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] #2997 routable nets have routed wires.
[03/23 19:42:33  10781s] #198 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] #Routed nets constraints summary:
[03/23 19:42:33  10781s] #-----------------------------
[03/23 19:42:33  10781s] #        Rules   Unconstrained  
[03/23 19:42:33  10781s] #-----------------------------
[03/23 19:42:33  10781s] #      Default              60  
[03/23 19:42:33  10781s] #-----------------------------
[03/23 19:42:33  10781s] #        Total              60  
[03/23 19:42:33  10781s] #-----------------------------
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] #Routing constraints summary of the whole design:
[03/23 19:42:33  10781s] #---------------------------------------------------------------------------------
[03/23 19:42:33  10781s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 19:42:33  10781s] #---------------------------------------------------------------------------------
[03/23 19:42:33  10781s] #      Default                168                10             21            2799  
[03/23 19:42:33  10781s] #---------------------------------------------------------------------------------
[03/23 19:42:33  10781s] #        Total                168                10             21            2799  
[03/23 19:42:33  10781s] #---------------------------------------------------------------------------------
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.02 [6]--
[03/23 19:42:33  10781s] ### cal_base_flow starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### init_flow_edge starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.14 [6]--
[03/23 19:42:33  10781s] ### cal_flow starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.98 [6]--
[03/23 19:42:33  10781s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.01 [6]--
[03/23 19:42:33  10781s] ### report_overcon starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] #                 OverCon       OverCon       OverCon          
[03/23 19:42:33  10781s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/23 19:42:33  10781s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[03/23 19:42:33  10781s] #  --------------------------------------------------------------------------
[03/23 19:42:33  10781s] #  M2           48(3.14%)     11(0.72%)      1(0.07%)   (3.93%)     0.77  
[03/23 19:42:33  10781s] #  M3           21(1.76%)      0(0.00%)      1(0.08%)   (1.85%)     0.78  
[03/23 19:42:33  10781s] #  M4            5(0.39%)      0(0.00%)      0(0.00%)   (0.39%)     0.80  
[03/23 19:42:33  10781s] #  --------------------------------------------------------------------------
[03/23 19:42:33  10781s] #     Total     74(1.85%)     11(0.28%)      2(0.05%)   (2.18%)
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[03/23 19:42:33  10781s] #  Overflow after GR: 0.55% H + 1.63% V
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:42:33  10781s] ### cal_base_flow starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### init_flow_edge starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.13 [6]--
[03/23 19:42:33  10781s] ### cal_flow starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:42:33  10781s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.01 [6]--
[03/23 19:42:33  10781s] ### generate_cong_map_content starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.18 [6]--
[03/23 19:42:33  10781s] ### update starts on Thu Mar 23 19:42:33 2023 with memory = 2971.85 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] #Complete Global Routing.
[03/23 19:42:33  10781s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:42:33  10781s] #Total wire length = 247102 um.
[03/23 19:42:33  10781s] #Total half perimeter of net bounding box = 99051 um.
[03/23 19:42:33  10781s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:42:33  10781s] #Total wire length on LAYER M2 = 113977 um.
[03/23 19:42:33  10781s] #Total wire length on LAYER M3 = 69014 um.
[03/23 19:42:33  10781s] #Total wire length on LAYER M4 = 64110 um.
[03/23 19:42:33  10781s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:42:33  10781s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:42:33  10781s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:42:33  10781s] #Total wire length on LAYER LM = 0 um.
[03/23 19:42:33  10781s] #Total number of vias = 59969
[03/23 19:42:33  10781s] #Total number of multi-cut vias = 2338 (  3.9%)
[03/23 19:42:33  10781s] #Total number of single cut vias = 57631 ( 96.1%)
[03/23 19:42:33  10781s] #Up-Via Summary (total 59969):
[03/23 19:42:33  10781s] #                   single-cut          multi-cut      Total
[03/23 19:42:33  10781s] #-----------------------------------------------------------
[03/23 19:42:33  10781s] # M1              9934 ( 98.0%)       201 (  2.0%)      10135
[03/23 19:42:33  10781s] # M2             25055 ( 96.4%)       925 (  3.6%)      25980
[03/23 19:42:33  10781s] # M3             22642 ( 94.9%)      1212 (  5.1%)      23854
[03/23 19:42:33  10781s] #-----------------------------------------------------------
[03/23 19:42:33  10781s] #                57631 ( 96.1%)      2338 (  3.9%)      59969 
[03/23 19:42:33  10781s] #
[03/23 19:42:33  10781s] ### update cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.59 [6]--
[03/23 19:42:33  10781s] ### report_overcon starts on Thu Mar 23 19:42:33 2023 with memory = 2974.68 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.00 [6]--
[03/23 19:42:33  10781s] ### report_overcon starts on Thu Mar 23 19:42:33 2023 with memory = 2974.68 (MB), peak = 3497.35 (MB)
[03/23 19:42:33  10781s] #Max overcon = 6 tracks.
[03/23 19:42:33  10781s] #Total overcon = 2.18%.
[03/23 19:42:33  10781s] #Worst layer Gcell overcon rate = 1.85%.
[03/23 19:42:33  10781s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.99 [6]--
[03/23 19:42:34  10781s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.14 [6]--
[03/23 19:42:34  10781s] ### global_route design signature (620): route=1533896859 net_attr=1968326645
[03/23 19:42:34  10781s] #
[03/23 19:42:34  10781s] #Global routing statistics:
[03/23 19:42:34  10781s] #Cpu time = 00:00:01
[03/23 19:42:34  10781s] #Elapsed time = 00:00:00
[03/23 19:42:34  10781s] #Increased memory = 0.37 (MB)
[03/23 19:42:34  10781s] #Total memory = 2971.85 (MB)
[03/23 19:42:34  10781s] #Peak memory = 3497.35 (MB)
[03/23 19:42:34  10781s] #
[03/23 19:42:34  10781s] #Finished global routing on Thu Mar 23 19:42:34 2023
[03/23 19:42:34  10781s] #
[03/23 19:42:34  10781s] #
[03/23 19:42:34  10781s] ### Time Record (Global Routing) is uninstalled.
[03/23 19:42:34  10781s] ### Time Record (Data Preparation) is installed.
[03/23 19:42:34  10781s] ### Time Record (Data Preparation) is uninstalled.
[03/23 19:42:34  10781s] ### track-assign external-init starts on Thu Mar 23 19:42:34 2023 with memory = 2971.81 (MB), peak = 3497.35 (MB)
[03/23 19:42:34  10781s] ### Time Record (Track Assignment) is installed.
[03/23 19:42:34  10781s] ### Time Record (Track Assignment) is uninstalled.
[03/23 19:42:34  10781s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.71 [6]--
[03/23 19:42:34  10781s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2971.81 (MB), peak = 3497.35 (MB)
[03/23 19:42:34  10781s] ### track-assign engine-init starts on Thu Mar 23 19:42:34 2023 with memory = 2971.81 (MB), peak = 3497.35 (MB)
[03/23 19:42:34  10781s] ### Time Record (Track Assignment) is installed.
[03/23 19:42:34  10781s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB --0.92 [6]--
[03/23 19:42:34  10781s] ### track-assign core-engine starts on Thu Mar 23 19:42:34 2023 with memory = 2971.81 (MB), peak = 3497.35 (MB)
[03/23 19:42:34  10781s] #Start Track Assignment.
[03/23 19:42:34  10781s] #Done with 16 horizontal wires in 2 hboxes and 31 vertical wires in 1 hboxes.
[03/23 19:42:34  10781s] #Done with 10 horizontal wires in 2 hboxes and 8 vertical wires in 1 hboxes.
[03/23 19:42:34  10782s] #Complete Track Assignment.
[03/23 19:42:34  10782s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:42:34  10782s] #Total wire length = 247067 um.
[03/23 19:42:34  10782s] #Total half perimeter of net bounding box = 99051 um.
[03/23 19:42:34  10782s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:42:34  10782s] #Total wire length on LAYER M2 = 113971 um.
[03/23 19:42:34  10782s] #Total wire length on LAYER M3 = 68988 um.
[03/23 19:42:34  10782s] #Total wire length on LAYER M4 = 64108 um.
[03/23 19:42:34  10782s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:42:34  10782s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:42:34  10782s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:42:34  10782s] #Total wire length on LAYER LM = 0 um.
[03/23 19:42:34  10782s] #Total number of vias = 59969
[03/23 19:42:34  10782s] #Total number of multi-cut vias = 2338 (  3.9%)
[03/23 19:42:34  10782s] #Total number of single cut vias = 57631 ( 96.1%)
[03/23 19:42:34  10782s] #Up-Via Summary (total 59969):
[03/23 19:42:34  10782s] #                   single-cut          multi-cut      Total
[03/23 19:42:34  10782s] #-----------------------------------------------------------
[03/23 19:42:34  10782s] # M1              9934 ( 98.0%)       201 (  2.0%)      10135
[03/23 19:42:34  10782s] # M2             25055 ( 96.4%)       925 (  3.6%)      25980
[03/23 19:42:34  10782s] # M3             22642 ( 94.9%)      1212 (  5.1%)      23854
[03/23 19:42:34  10782s] #-----------------------------------------------------------
[03/23 19:42:34  10782s] #                57631 ( 96.1%)      2338 (  3.9%)      59969 
[03/23 19:42:34  10782s] #
[03/23 19:42:34  10782s] ### track_assign design signature (623): route=427094793
[03/23 19:42:34  10782s] ### track-assign core-engine cpu:00:00:01, real:00:00:00, mem:2.9 GB, peak:3.4 GB --1.16 [6]--
[03/23 19:42:34  10782s] ### Time Record (Track Assignment) is uninstalled.
[03/23 19:42:34  10782s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2971.27 (MB), peak = 3497.35 (MB)
[03/23 19:42:34  10782s] #
[03/23 19:42:34  10782s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 19:42:34  10782s] #Cpu time = 00:00:02
[03/23 19:42:34  10782s] #Elapsed time = 00:00:01
[03/23 19:42:34  10782s] #Increased memory = 5.50 (MB)
[03/23 19:42:34  10782s] #Total memory = 2971.27 (MB)
[03/23 19:42:34  10782s] #Peak memory = 3497.35 (MB)
[03/23 19:42:34  10782s] #Using multithreading with 6 threads.
[03/23 19:42:34  10782s] ### Time Record (Detail Routing) is installed.
[03/23 19:42:34  10782s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 19:42:34  10782s] #
[03/23 19:42:34  10782s] #Start Detail Routing..
[03/23 19:42:34  10782s] #start initial detail routing ...
[03/23 19:42:34  10782s] ### Design has 0 dirty nets, 123 dirty-areas)
[03/23 19:42:35  10784s] # ECO: 0.0% of the total area was rechecked for DRC, and 20.0% required routing.
[03/23 19:42:35  10784s] #   number of violations = 517
[03/23 19:42:35  10784s] #
[03/23 19:42:35  10784s] #    By Layer and Type :
[03/23 19:42:35  10784s] #	          Short   CutSpc      Mar   Totals
[03/23 19:42:35  10784s] #	M1            0        0        0        0
[03/23 19:42:35  10784s] #	M2          100        6        6      112
[03/23 19:42:35  10784s] #	M3          189       20        0      209
[03/23 19:42:35  10784s] #	M4          196        0        0      196
[03/23 19:42:35  10784s] #	Totals      485       26        6      517
[03/23 19:42:35  10784s] #30 out of 2930 instances (1.0%) need to be verified(marked ipoed), dirty area = 0.2%.
[03/23 19:42:35  10784s] #0.0% of the total area is being checked for drcs
[03/23 19:42:35  10784s] #0.0% of the total area was checked
[03/23 19:42:35  10784s] ### Routing stats: routing = 22.58% dirty-area = 7.87%
[03/23 19:42:35  10784s] #   number of violations = 61
[03/23 19:42:35  10784s] #
[03/23 19:42:35  10784s] #    By Layer and Type :
[03/23 19:42:35  10784s] #	          Short   CutSpc   Totals
[03/23 19:42:35  10784s] #	M1            0        0        0
[03/23 19:42:35  10784s] #	M2            1        0        1
[03/23 19:42:35  10784s] #	M3           25        1       26
[03/23 19:42:35  10784s] #	M4           34        0       34
[03/23 19:42:35  10784s] #	Totals       60        1       61
[03/23 19:42:35  10784s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2972.32 (MB), peak = 3497.35 (MB)
[03/23 19:42:35  10785s] #start 1st optimization iteration ...
[03/23 19:42:45  10803s] ### Routing stats: routing = 31.81% dirty-area = 7.87%
[03/23 19:42:45  10803s] #   number of violations = 46
[03/23 19:42:45  10803s] #
[03/23 19:42:45  10803s] #    By Layer and Type :
[03/23 19:42:45  10803s] #	          Short   CutSpc      Mar   Totals
[03/23 19:42:45  10803s] #	M1            0        0        0        0
[03/23 19:42:45  10803s] #	M2            0        0        0        0
[03/23 19:42:45  10803s] #	M3           22        1        1       24
[03/23 19:42:45  10803s] #	M4           22        0        0       22
[03/23 19:42:45  10803s] #	Totals       44        1        1       46
[03/23 19:42:45  10803s] #    number of process antenna violations = 146
[03/23 19:42:45  10803s] #cpu time = 00:00:18, elapsed time = 00:00:10, memory = 2972.86 (MB), peak = 3497.35 (MB)
[03/23 19:42:45  10803s] #start 2nd optimization iteration ...
[03/23 19:42:53  10818s] ### Routing stats: routing = 31.87% dirty-area = 7.87%
[03/23 19:42:53  10818s] #   number of violations = 42
[03/23 19:42:53  10818s] #
[03/23 19:42:53  10818s] #    By Layer and Type :
[03/23 19:42:53  10818s] #	          Short   CutSpc   Totals
[03/23 19:42:53  10818s] #	M1            0        0        0
[03/23 19:42:53  10818s] #	M2            0        0        0
[03/23 19:42:53  10818s] #	M3           19        5       24
[03/23 19:42:53  10818s] #	M4           18        0       18
[03/23 19:42:53  10818s] #	Totals       37        5       42
[03/23 19:42:53  10818s] #    number of process antenna violations = 149
[03/23 19:42:53  10818s] #cpu time = 00:00:15, elapsed time = 00:00:07, memory = 2973.53 (MB), peak = 3497.35 (MB)
[03/23 19:42:53  10819s] #start 3rd optimization iteration ...
[03/23 19:42:59  10830s] ### Routing stats: routing = 31.87% dirty-area = 7.87%
[03/23 19:42:59  10830s] #   number of violations = 38
[03/23 19:42:59  10830s] #
[03/23 19:42:59  10830s] #    By Layer and Type :
[03/23 19:42:59  10830s] #	          Short   CutSpc   Totals
[03/23 19:42:59  10830s] #	M1            0        0        0
[03/23 19:42:59  10830s] #	M2            0        0        0
[03/23 19:42:59  10830s] #	M3           19        1       20
[03/23 19:42:59  10830s] #	M4           18        0       18
[03/23 19:42:59  10830s] #	Totals       37        1       38
[03/23 19:42:59  10830s] #    number of process antenna violations = 151
[03/23 19:42:59  10830s] #cpu time = 00:00:12, elapsed time = 00:00:06, memory = 2972.76 (MB), peak = 3497.35 (MB)
[03/23 19:42:59  10830s] #start 4th optimization iteration ...
[03/23 19:43:09  10847s] ### Routing stats: routing = 32.13% dirty-area = 7.87%
[03/23 19:43:09  10847s] #   number of violations = 38
[03/23 19:43:09  10847s] #
[03/23 19:43:09  10847s] #    By Layer and Type :
[03/23 19:43:09  10847s] #	          Short   CutSpc   Totals
[03/23 19:43:09  10847s] #	M1            0        0        0
[03/23 19:43:09  10847s] #	M2            0        0        0
[03/23 19:43:09  10847s] #	M3           10        2       12
[03/23 19:43:09  10847s] #	M4           26        0       26
[03/23 19:43:09  10847s] #	Totals       36        2       38
[03/23 19:43:09  10847s] #    number of process antenna violations = 151
[03/23 19:43:09  10847s] #cpu time = 00:00:17, elapsed time = 00:00:10, memory = 2971.77 (MB), peak = 3497.35 (MB)
[03/23 19:43:09  10848s] #start 5th optimization iteration ...
[03/23 19:43:17  10860s] ### Routing stats: routing = 32.13% dirty-area = 7.87%
[03/23 19:43:17  10860s] #   number of violations = 30
[03/23 19:43:17  10860s] #
[03/23 19:43:17  10860s] #    By Layer and Type :
[03/23 19:43:17  10860s] #	          Short   Totals
[03/23 19:43:17  10860s] #	M1            0        0
[03/23 19:43:17  10860s] #	M2            0        0
[03/23 19:43:17  10860s] #	M3           13       13
[03/23 19:43:17  10860s] #	M4           17       17
[03/23 19:43:17  10860s] #	Totals       30       30
[03/23 19:43:17  10860s] #    number of process antenna violations = 150
[03/23 19:43:17  10860s] #cpu time = 00:00:12, elapsed time = 00:00:07, memory = 2969.55 (MB), peak = 3497.35 (MB)
[03/23 19:43:17  10860s] #start 6th optimization iteration ...
[03/23 19:43:27  10880s] ### Routing stats: routing = 33.42% dirty-area = 7.87%
[03/23 19:43:27  10880s] #   number of violations = 29
[03/23 19:43:27  10880s] #
[03/23 19:43:27  10880s] #    By Layer and Type :
[03/23 19:43:27  10880s] #	          Short   Totals
[03/23 19:43:27  10880s] #	M1            0        0
[03/23 19:43:27  10880s] #	M2            0        0
[03/23 19:43:27  10880s] #	M3           13       13
[03/23 19:43:27  10880s] #	M4           16       16
[03/23 19:43:27  10880s] #	Totals       29       29
[03/23 19:43:27  10880s] #    number of process antenna violations = 151
[03/23 19:43:27  10880s] #cpu time = 00:00:20, elapsed time = 00:00:10, memory = 2971.16 (MB), peak = 3497.35 (MB)
[03/23 19:43:27  10880s] #start 7th optimization iteration ...
[03/23 19:43:39  10897s] ### Routing stats: routing = 33.61% dirty-area = 7.87%
[03/23 19:43:39  10897s] #   number of violations = 28
[03/23 19:43:39  10897s] #
[03/23 19:43:39  10897s] #    By Layer and Type :
[03/23 19:43:39  10897s] #	          Short   CutSpc   Totals
[03/23 19:43:39  10897s] #	M1            0        0        0
[03/23 19:43:39  10897s] #	M2            0        0        0
[03/23 19:43:39  10897s] #	M3           11        1       12
[03/23 19:43:39  10897s] #	M4           16        0       16
[03/23 19:43:39  10897s] #	Totals       27        1       28
[03/23 19:43:39  10897s] #    number of process antenna violations = 153
[03/23 19:43:39  10897s] #cpu time = 00:00:17, elapsed time = 00:00:11, memory = 2970.07 (MB), peak = 3497.35 (MB)
[03/23 19:43:39  10898s] #start 8th optimization iteration ...
[03/23 19:43:50  10917s] ### Routing stats: routing = 33.61% dirty-area = 7.87%
[03/23 19:43:50  10917s] #   number of violations = 28
[03/23 19:43:50  10917s] #
[03/23 19:43:50  10917s] #    By Layer and Type :
[03/23 19:43:50  10917s] #	          Short   Totals
[03/23 19:43:50  10917s] #	M1            0        0
[03/23 19:43:50  10917s] #	M2            0        0
[03/23 19:43:50  10917s] #	M3            9        9
[03/23 19:43:50  10917s] #	M4           19       19
[03/23 19:43:50  10917s] #	Totals       28       28
[03/23 19:43:50  10917s] #    number of process antenna violations = 151
[03/23 19:43:50  10918s] #cpu time = 00:00:20, elapsed time = 00:00:11, memory = 2969.27 (MB), peak = 3497.35 (MB)
[03/23 19:43:50  10918s] #start 9th optimization iteration ...
[03/23 19:43:55  10927s] ### Routing stats: routing = 33.61% dirty-area = 7.87%
[03/23 19:43:55  10927s] #   number of violations = 34
[03/23 19:43:55  10927s] #
[03/23 19:43:55  10927s] #    By Layer and Type :
[03/23 19:43:55  10927s] #	          Short   CutSpc   Totals
[03/23 19:43:55  10927s] #	M1            0        0        0
[03/23 19:43:55  10927s] #	M2            0        0        0
[03/23 19:43:55  10927s] #	M3           11        1       12
[03/23 19:43:55  10927s] #	M4           22        0       22
[03/23 19:43:55  10927s] #	Totals       33        1       34
[03/23 19:43:55  10927s] #    number of process antenna violations = 149
[03/23 19:43:55  10927s] #cpu time = 00:00:09, elapsed time = 00:00:05, memory = 2969.42 (MB), peak = 3497.35 (MB)
[03/23 19:43:55  10927s] #start 10th optimization iteration ...
[03/23 19:44:01  10938s] ### Routing stats: routing = 33.61% dirty-area = 7.87%
[03/23 19:44:01  10938s] #   number of violations = 34
[03/23 19:44:01  10938s] #
[03/23 19:44:01  10938s] #    By Layer and Type :
[03/23 19:44:01  10938s] #	          Short   Totals
[03/23 19:44:01  10938s] #	M1            0        0
[03/23 19:44:01  10938s] #	M2            0        0
[03/23 19:44:01  10938s] #	M3            9        9
[03/23 19:44:01  10938s] #	M4           25       25
[03/23 19:44:01  10938s] #	Totals       34       34
[03/23 19:44:01  10938s] #    number of process antenna violations = 149
[03/23 19:44:01  10938s] #cpu time = 00:00:11, elapsed time = 00:00:06, memory = 2970.08 (MB), peak = 3497.35 (MB)
[03/23 19:44:01  10938s] #start 11th optimization iteration ...
[03/23 19:44:20  10968s] ### Routing stats: routing = 34.26% dirty-area = 7.87%
[03/23 19:44:20  10968s] #   number of violations = 33
[03/23 19:44:20  10968s] #
[03/23 19:44:20  10968s] #    By Layer and Type :
[03/23 19:44:20  10968s] #	          Short   CutSpc   Totals
[03/23 19:44:20  10968s] #	M1            0        0        0
[03/23 19:44:20  10968s] #	M2            0        0        0
[03/23 19:44:20  10968s] #	M3            7        2        9
[03/23 19:44:20  10968s] #	M4           24        0       24
[03/23 19:44:20  10968s] #	Totals       31        2       33
[03/23 19:44:20  10968s] #    number of process antenna violations = 149
[03/23 19:44:20  10968s] #cpu time = 00:00:30, elapsed time = 00:00:19, memory = 2972.96 (MB), peak = 3497.35 (MB)
[03/23 19:44:20  10968s] #start 12th optimization iteration ...
[03/23 19:44:39  10997s] ### Routing stats: routing = 35.16% dirty-area = 7.87%
[03/23 19:44:39  10997s] #   number of violations = 32
[03/23 19:44:39  10997s] #
[03/23 19:44:39  10997s] #    By Layer and Type :
[03/23 19:44:39  10997s] #	          Short   CutSpc   Totals
[03/23 19:44:39  10997s] #	M1            0        0        0
[03/23 19:44:39  10997s] #	M2            0        0        0
[03/23 19:44:39  10997s] #	M3            5        1        6
[03/23 19:44:39  10997s] #	M4           26        0       26
[03/23 19:44:39  10997s] #	Totals       31        1       32
[03/23 19:44:39  10997s] #    number of process antenna violations = 147
[03/23 19:44:39  10997s] #cpu time = 00:00:29, elapsed time = 00:00:19, memory = 2972.16 (MB), peak = 3497.35 (MB)
[03/23 19:44:39  10998s] #start 13th optimization iteration ...
[03/23 19:44:58  11026s] ### Routing stats: routing = 37.10% dirty-area = 7.87%
[03/23 19:44:58  11026s] #   number of violations = 43
[03/23 19:44:58  11026s] #
[03/23 19:44:58  11026s] #    By Layer and Type :
[03/23 19:44:58  11026s] #	          Short   CutSpc   Totals
[03/23 19:44:58  11026s] #	M1            0        0        0
[03/23 19:44:58  11026s] #	M2            0        1        1
[03/23 19:44:58  11026s] #	M3            9        3       12
[03/23 19:44:58  11026s] #	M4           30        0       30
[03/23 19:44:58  11026s] #	Totals       39        4       43
[03/23 19:44:58  11026s] #    number of process antenna violations = 146
[03/23 19:44:58  11026s] #cpu time = 00:00:28, elapsed time = 00:00:19, memory = 2973.00 (MB), peak = 3497.35 (MB)
[03/23 19:44:58  11026s] #start 14th optimization iteration ...
[03/23 19:45:12  11046s] ### Routing stats: routing = 37.55% dirty-area = 7.87%
[03/23 19:45:12  11046s] #   number of violations = 36
[03/23 19:45:12  11046s] #
[03/23 19:45:12  11046s] #    By Layer and Type :
[03/23 19:45:12  11046s] #	          Short   Totals
[03/23 19:45:12  11046s] #	M1            0        0
[03/23 19:45:12  11046s] #	M2            0        0
[03/23 19:45:12  11046s] #	M3            9        9
[03/23 19:45:12  11046s] #	M4           27       27
[03/23 19:45:12  11046s] #	Totals       36       36
[03/23 19:45:12  11046s] #    number of process antenna violations = 143
[03/23 19:45:12  11046s] #cpu time = 00:00:19, elapsed time = 00:00:14, memory = 2973.27 (MB), peak = 3497.35 (MB)
[03/23 19:45:12  11046s] #start 15th optimization iteration ...
[03/23 19:45:23  11064s] ### Routing stats: routing = 37.55% dirty-area = 7.87%
[03/23 19:45:23  11064s] #   number of violations = 36
[03/23 19:45:23  11064s] #
[03/23 19:45:23  11064s] #    By Layer and Type :
[03/23 19:45:23  11064s] #	          Short   CutSpc   Totals
[03/23 19:45:23  11064s] #	M1            0        0        0
[03/23 19:45:23  11064s] #	M2            0        0        0
[03/23 19:45:23  11064s] #	M3           12        1       13
[03/23 19:45:23  11064s] #	M4           23        0       23
[03/23 19:45:23  11064s] #	Totals       35        1       36
[03/23 19:45:23  11064s] #    number of process antenna violations = 145
[03/23 19:45:23  11064s] #cpu time = 00:00:18, elapsed time = 00:00:12, memory = 2973.55 (MB), peak = 3497.35 (MB)
[03/23 19:45:23  11064s] #start 16th optimization iteration ...
[03/23 19:46:06  11118s] ### Routing stats: routing = 41.61% dirty-area = 7.87%
[03/23 19:46:06  11118s] #   number of violations = 34
[03/23 19:46:06  11118s] #
[03/23 19:46:06  11118s] #    By Layer and Type :
[03/23 19:46:06  11118s] #	          Short   Totals
[03/23 19:46:06  11118s] #	M1            0        0
[03/23 19:46:06  11118s] #	M2            0        0
[03/23 19:46:06  11118s] #	M3           13       13
[03/23 19:46:06  11118s] #	M4           21       21
[03/23 19:46:06  11118s] #	Totals       34       34
[03/23 19:46:06  11118s] #    number of process antenna violations = 146
[03/23 19:46:06  11118s] #cpu time = 00:00:54, elapsed time = 00:00:43, memory = 2973.17 (MB), peak = 3497.35 (MB)
[03/23 19:46:07  11118s] #start 17th optimization iteration ...
[03/23 19:46:38  11157s] ### Routing stats: routing = 41.81% dirty-area = 7.87%
[03/23 19:46:38  11157s] #   number of violations = 44
[03/23 19:46:38  11157s] #
[03/23 19:46:38  11157s] #    By Layer and Type :
[03/23 19:46:38  11157s] #	          Short      Mar   Totals
[03/23 19:46:38  11157s] #	M1            0        0        0
[03/23 19:46:38  11157s] #	M2            0        0        0
[03/23 19:46:38  11157s] #	M3           19        1       20
[03/23 19:46:38  11157s] #	M4           24        0       24
[03/23 19:46:38  11157s] #	Totals       43        1       44
[03/23 19:46:38  11157s] #    number of process antenna violations = 148
[03/23 19:46:38  11157s] #cpu time = 00:00:39, elapsed time = 00:00:31, memory = 2973.14 (MB), peak = 3497.35 (MB)
[03/23 19:46:38  11158s] #start 18th optimization iteration ...
[03/23 19:47:03  11192s] ### Routing stats: routing = 42.06% dirty-area = 7.87%
[03/23 19:47:03  11192s] #   number of violations = 42
[03/23 19:47:03  11192s] #
[03/23 19:47:03  11192s] #    By Layer and Type :
[03/23 19:47:03  11192s] #	          Short   Totals
[03/23 19:47:03  11192s] #	M1            0        0
[03/23 19:47:03  11192s] #	M2            0        0
[03/23 19:47:03  11192s] #	M3           13       13
[03/23 19:47:03  11192s] #	M4           29       29
[03/23 19:47:03  11192s] #	Totals       42       42
[03/23 19:47:03  11192s] #    number of process antenna violations = 147
[03/23 19:47:03  11192s] #cpu time = 00:00:34, elapsed time = 00:00:25, memory = 2973.41 (MB), peak = 3497.35 (MB)
[03/23 19:47:03  11192s] #start 19th optimization iteration ...
[03/23 19:47:17  11214s] ### Routing stats: routing = 42.06% dirty-area = 7.87%
[03/23 19:47:17  11214s] #   number of violations = 39
[03/23 19:47:17  11214s] #
[03/23 19:47:17  11214s] #    By Layer and Type :
[03/23 19:47:17  11214s] #	          Short   Totals
[03/23 19:47:17  11214s] #	M1            0        0
[03/23 19:47:17  11214s] #	M2            0        0
[03/23 19:47:17  11214s] #	M3           17       17
[03/23 19:47:17  11214s] #	M4           22       22
[03/23 19:47:17  11214s] #	Totals       39       39
[03/23 19:47:17  11214s] #    number of process antenna violations = 146
[03/23 19:47:17  11214s] #cpu time = 00:00:22, elapsed time = 00:00:14, memory = 2973.78 (MB), peak = 3497.35 (MB)
[03/23 19:47:17  11214s] #start 20th optimization iteration ...
[03/23 19:47:24  11223s] ### Routing stats: routing = 42.06% dirty-area = 7.87%
[03/23 19:47:24  11223s] #   number of violations = 41
[03/23 19:47:24  11223s] #
[03/23 19:47:24  11223s] #    By Layer and Type :
[03/23 19:47:24  11223s] #	          Short   Totals
[03/23 19:47:24  11223s] #	M1            0        0
[03/23 19:47:24  11223s] #	M2            0        0
[03/23 19:47:24  11223s] #	M3           22       22
[03/23 19:47:24  11223s] #	M4           19       19
[03/23 19:47:24  11223s] #	Totals       41       41
[03/23 19:47:24  11223s] #    number of process antenna violations = 146
[03/23 19:47:24  11223s] #cpu time = 00:00:09, elapsed time = 00:00:07, memory = 2974.00 (MB), peak = 3497.35 (MB)
[03/23 19:47:24  11223s] #start 21th optimization iteration ...
[03/23 19:47:47  11256s] ### Routing stats: routing = 42.06% dirty-area = 7.87%
[03/23 19:47:47  11256s] #   number of violations = 39
[03/23 19:47:47  11256s] #
[03/23 19:47:47  11256s] #    By Layer and Type :
[03/23 19:47:47  11256s] #	         MetSpc    Short   CutSpc   Totals
[03/23 19:47:47  11256s] #	M1            0        0        0        0
[03/23 19:47:47  11256s] #	M2            0        0        0        0
[03/23 19:47:47  11256s] #	M3            1       19        1       21
[03/23 19:47:47  11256s] #	M4            0       18        0       18
[03/23 19:47:47  11256s] #	Totals        1       37        1       39
[03/23 19:47:47  11256s] #    number of process antenna violations = 143
[03/23 19:47:47  11256s] #cpu time = 00:00:33, elapsed time = 00:00:23, memory = 2971.84 (MB), peak = 3497.35 (MB)
[03/23 19:47:47  11256s] #start 22th optimization iteration ...
[03/23 19:48:02  11276s] ### Routing stats: routing = 42.71% dirty-area = 7.87%
[03/23 19:48:02  11276s] #   number of violations = 30
[03/23 19:48:02  11276s] #
[03/23 19:48:02  11276s] #    By Layer and Type :
[03/23 19:48:02  11276s] #	          Short   Totals
[03/23 19:48:02  11276s] #	M1            0        0
[03/23 19:48:02  11276s] #	M2            0        0
[03/23 19:48:02  11276s] #	M3           19       19
[03/23 19:48:02  11276s] #	M4           11       11
[03/23 19:48:02  11276s] #	Totals       30       30
[03/23 19:48:02  11276s] #    number of process antenna violations = 146
[03/23 19:48:02  11276s] #cpu time = 00:00:20, elapsed time = 00:00:16, memory = 2973.71 (MB), peak = 3497.35 (MB)
[03/23 19:48:02  11276s] #start 23th optimization iteration ...
[03/23 19:48:17  11298s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:48:17  11298s] #   number of violations = 38
[03/23 19:48:17  11298s] #
[03/23 19:48:17  11298s] #    By Layer and Type :
[03/23 19:48:17  11298s] #	          Short   CutSpc   Totals
[03/23 19:48:17  11298s] #	M1            0        0        0
[03/23 19:48:17  11298s] #	M2            0        0        0
[03/23 19:48:17  11298s] #	M3           19        1       20
[03/23 19:48:17  11298s] #	M4           18        0       18
[03/23 19:48:17  11298s] #	Totals       37        1       38
[03/23 19:48:17  11298s] #    number of process antenna violations = 146
[03/23 19:48:17  11298s] #cpu time = 00:00:22, elapsed time = 00:00:15, memory = 2974.54 (MB), peak = 3497.35 (MB)
[03/23 19:48:17  11298s] #start 24th optimization iteration ...
[03/23 19:48:31  11317s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:48:31  11317s] #   number of violations = 36
[03/23 19:48:31  11317s] #
[03/23 19:48:31  11317s] #    By Layer and Type :
[03/23 19:48:31  11317s] #	          Short   Totals
[03/23 19:48:31  11317s] #	M1            0        0
[03/23 19:48:31  11317s] #	M2            0        0
[03/23 19:48:31  11317s] #	M3           21       21
[03/23 19:48:31  11317s] #	M4           15       15
[03/23 19:48:31  11317s] #	Totals       36       36
[03/23 19:48:31  11317s] #    number of process antenna violations = 145
[03/23 19:48:31  11317s] #cpu time = 00:00:18, elapsed time = 00:00:14, memory = 2972.90 (MB), peak = 3497.35 (MB)
[03/23 19:48:31  11317s] #start 25th optimization iteration ...
[03/23 19:48:37  11326s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:48:37  11326s] #   number of violations = 40
[03/23 19:48:37  11326s] #
[03/23 19:48:37  11326s] #    By Layer and Type :
[03/23 19:48:37  11326s] #	          Short   Totals
[03/23 19:48:37  11326s] #	M1            0        0
[03/23 19:48:37  11326s] #	M2            0        0
[03/23 19:48:37  11326s] #	M3           21       21
[03/23 19:48:37  11326s] #	M4           19       19
[03/23 19:48:37  11326s] #	Totals       40       40
[03/23 19:48:37  11326s] #    number of process antenna violations = 143
[03/23 19:48:37  11327s] #cpu time = 00:00:09, elapsed time = 00:00:06, memory = 2973.39 (MB), peak = 3497.35 (MB)
[03/23 19:48:37  11327s] #start 26th optimization iteration ...
[03/23 19:48:51  11346s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:48:51  11346s] #   number of violations = 31
[03/23 19:48:51  11346s] #
[03/23 19:48:51  11346s] #    By Layer and Type :
[03/23 19:48:51  11346s] #	          Short   CutSpc   Totals
[03/23 19:48:51  11346s] #	M1            0        0        0
[03/23 19:48:51  11346s] #	M2            0        1        1
[03/23 19:48:51  11346s] #	M3           13        1       14
[03/23 19:48:51  11346s] #	M4           16        0       16
[03/23 19:48:51  11346s] #	Totals       29        2       31
[03/23 19:48:51  11346s] #    number of process antenna violations = 143
[03/23 19:48:51  11346s] #cpu time = 00:00:19, elapsed time = 00:00:15, memory = 2972.39 (MB), peak = 3497.35 (MB)
[03/23 19:48:52  11346s] #start 27th optimization iteration ...
[03/23 19:49:05  11363s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:49:05  11363s] #   number of violations = 43
[03/23 19:49:05  11363s] #
[03/23 19:49:05  11363s] #    By Layer and Type :
[03/23 19:49:05  11363s] #	          Short   Totals
[03/23 19:49:05  11363s] #	M1            0        0
[03/23 19:49:05  11363s] #	M2            1        1
[03/23 19:49:05  11363s] #	M3           16       16
[03/23 19:49:05  11363s] #	M4           26       26
[03/23 19:49:05  11363s] #	Totals       43       43
[03/23 19:49:05  11363s] #    number of process antenna violations = 145
[03/23 19:49:05  11363s] #cpu time = 00:00:17, elapsed time = 00:00:13, memory = 2971.83 (MB), peak = 3497.35 (MB)
[03/23 19:49:05  11364s] #start 28th optimization iteration ...
[03/23 19:49:19  11382s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:49:19  11382s] #   number of violations = 36
[03/23 19:49:19  11382s] #
[03/23 19:49:19  11382s] #    By Layer and Type :
[03/23 19:49:19  11382s] #	          Short   CutSpc   Totals
[03/23 19:49:19  11382s] #	M1            0        0        0
[03/23 19:49:19  11382s] #	M2            0        0        0
[03/23 19:49:19  11382s] #	M3           11        1       12
[03/23 19:49:19  11382s] #	M4           24        0       24
[03/23 19:49:19  11382s] #	Totals       35        1       36
[03/23 19:49:19  11382s] #    number of process antenna violations = 143
[03/23 19:49:19  11383s] #cpu time = 00:00:19, elapsed time = 00:00:15, memory = 2972.61 (MB), peak = 3497.35 (MB)
[03/23 19:49:19  11383s] #start 29th optimization iteration ...
[03/23 19:49:29  11395s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:49:29  11395s] #   number of violations = 35
[03/23 19:49:29  11395s] #
[03/23 19:49:29  11395s] #    By Layer and Type :
[03/23 19:49:29  11395s] #	          Short   Totals
[03/23 19:49:29  11395s] #	M1            0        0
[03/23 19:49:29  11395s] #	M2            2        2
[03/23 19:49:29  11395s] #	M3            8        8
[03/23 19:49:29  11395s] #	M4           25       25
[03/23 19:49:29  11395s] #	Totals       35       35
[03/23 19:49:29  11395s] #    number of process antenna violations = 145
[03/23 19:49:29  11395s] #cpu time = 00:00:13, elapsed time = 00:00:10, memory = 2971.64 (MB), peak = 3497.35 (MB)
[03/23 19:49:29  11396s] #start 30th optimization iteration ...
[03/23 19:49:36  11406s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:49:36  11406s] #   number of violations = 37
[03/23 19:49:36  11406s] #
[03/23 19:49:36  11406s] #    By Layer and Type :
[03/23 19:49:36  11406s] #	          Short   Totals
[03/23 19:49:36  11406s] #	M1            0        0
[03/23 19:49:36  11406s] #	M2            0        0
[03/23 19:49:36  11406s] #	M3           10       10
[03/23 19:49:36  11406s] #	M4           27       27
[03/23 19:49:36  11406s] #	Totals       37       37
[03/23 19:49:36  11406s] #    number of process antenna violations = 144
[03/23 19:49:36  11406s] #cpu time = 00:00:10, elapsed time = 00:00:07, memory = 2972.38 (MB), peak = 3497.35 (MB)
[03/23 19:49:36  11406s] #start 31th optimization iteration ...
[03/23 19:49:46  11420s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:49:46  11420s] #   number of violations = 49
[03/23 19:49:46  11420s] #
[03/23 19:49:46  11420s] #    By Layer and Type :
[03/23 19:49:46  11420s] #	         MetSpc    Short   Totals
[03/23 19:49:46  11420s] #	M1            0        0        0
[03/23 19:49:46  11420s] #	M2            0        0        0
[03/23 19:49:46  11420s] #	M3            1       20       21
[03/23 19:49:46  11420s] #	M4            0       28       28
[03/23 19:49:46  11420s] #	Totals        1       48       49
[03/23 19:49:46  11420s] #    number of process antenna violations = 147
[03/23 19:49:46  11420s] #cpu time = 00:00:14, elapsed time = 00:00:10, memory = 2972.95 (MB), peak = 3497.35 (MB)
[03/23 19:49:46  11420s] #start 32th optimization iteration ...
[03/23 19:49:53  11430s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:49:53  11430s] #   number of violations = 31
[03/23 19:49:53  11430s] #
[03/23 19:49:53  11430s] #    By Layer and Type :
[03/23 19:49:53  11430s] #	          Short   CutSpc   Totals
[03/23 19:49:53  11430s] #	M1            0        0        0
[03/23 19:49:53  11430s] #	M2            1        0        1
[03/23 19:49:53  11430s] #	M3            9        1       10
[03/23 19:49:53  11430s] #	M4           20        0       20
[03/23 19:49:53  11430s] #	Totals       30        1       31
[03/23 19:49:53  11430s] #    number of process antenna violations = 145
[03/23 19:49:53  11430s] #cpu time = 00:00:10, elapsed time = 00:00:07, memory = 2972.29 (MB), peak = 3497.35 (MB)
[03/23 19:49:53  11430s] #start 33th optimization iteration ...
[03/23 19:50:01  11442s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:50:01  11442s] #   number of violations = 39
[03/23 19:50:01  11442s] #
[03/23 19:50:01  11442s] #    By Layer and Type :
[03/23 19:50:01  11442s] #	          Short   CutSpc   Totals
[03/23 19:50:01  11442s] #	M1            0        0        0
[03/23 19:50:01  11442s] #	M2            1        0        1
[03/23 19:50:01  11442s] #	M3            9        1       10
[03/23 19:50:01  11442s] #	M4           28        0       28
[03/23 19:50:01  11442s] #	Totals       38        1       39
[03/23 19:50:01  11442s] #    number of process antenna violations = 147
[03/23 19:50:01  11442s] #cpu time = 00:00:11, elapsed time = 00:00:08, memory = 2972.84 (MB), peak = 3497.35 (MB)
[03/23 19:50:01  11442s] #start 34th optimization iteration ...
[03/23 19:50:07  11449s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:50:07  11449s] #   number of violations = 44
[03/23 19:50:07  11449s] #
[03/23 19:50:07  11449s] #    By Layer and Type :
[03/23 19:50:07  11449s] #	          Short   CutSpc   Totals
[03/23 19:50:07  11449s] #	M1            0        0        0
[03/23 19:50:07  11449s] #	M2            0        0        0
[03/23 19:50:07  11449s] #	M3           15        1       16
[03/23 19:50:07  11449s] #	M4           28        0       28
[03/23 19:50:07  11449s] #	Totals       43        1       44
[03/23 19:50:07  11449s] #    number of process antenna violations = 145
[03/23 19:50:07  11449s] #cpu time = 00:00:08, elapsed time = 00:00:06, memory = 2972.30 (MB), peak = 3497.35 (MB)
[03/23 19:50:07  11450s] #start 35th optimization iteration ...
[03/23 19:50:12  11456s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:50:12  11456s] #   number of violations = 34
[03/23 19:50:12  11456s] #
[03/23 19:50:12  11456s] #    By Layer and Type :
[03/23 19:50:12  11456s] #	          Short   Totals
[03/23 19:50:12  11456s] #	M1            0        0
[03/23 19:50:12  11456s] #	M2            0        0
[03/23 19:50:12  11456s] #	M3           10       10
[03/23 19:50:12  11456s] #	M4           24       24
[03/23 19:50:12  11456s] #	Totals       34       34
[03/23 19:50:12  11456s] #    number of process antenna violations = 148
[03/23 19:50:12  11457s] #cpu time = 00:00:07, elapsed time = 00:00:05, memory = 2973.59 (MB), peak = 3497.35 (MB)
[03/23 19:50:12  11457s] #start 36th optimization iteration ...
[03/23 19:50:18  11465s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:50:18  11465s] #   number of violations = 33
[03/23 19:50:18  11465s] #
[03/23 19:50:18  11465s] #    By Layer and Type :
[03/23 19:50:18  11465s] #	          Short   Totals
[03/23 19:50:18  11465s] #	M1            0        0
[03/23 19:50:18  11465s] #	M2            0        0
[03/23 19:50:18  11465s] #	M3           12       12
[03/23 19:50:18  11465s] #	M4           21       21
[03/23 19:50:18  11465s] #	Totals       33       33
[03/23 19:50:18  11465s] #    number of process antenna violations = 145
[03/23 19:50:18  11465s] #cpu time = 00:00:09, elapsed time = 00:00:06, memory = 2972.73 (MB), peak = 3497.35 (MB)
[03/23 19:50:18  11465s] #start 37th optimization iteration ...
[03/23 19:50:27  11476s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:50:27  11476s] #   number of violations = 27
[03/23 19:50:27  11476s] #
[03/23 19:50:27  11476s] #    By Layer and Type :
[03/23 19:50:27  11476s] #	          Short   CutSpc   Totals
[03/23 19:50:27  11476s] #	M1            0        0        0
[03/23 19:50:27  11476s] #	M2            0        0        0
[03/23 19:50:27  11476s] #	M3           10        1       11
[03/23 19:50:27  11476s] #	M4           16        0       16
[03/23 19:50:27  11476s] #	Totals       26        1       27
[03/23 19:50:27  11476s] #    number of process antenna violations = 147
[03/23 19:50:27  11476s] #cpu time = 00:00:11, elapsed time = 00:00:09, memory = 2969.00 (MB), peak = 3497.35 (MB)
[03/23 19:50:27  11476s] #start 38th optimization iteration ...
[03/23 19:50:31  11482s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:50:31  11482s] #   number of violations = 40
[03/23 19:50:31  11482s] #
[03/23 19:50:31  11482s] #    By Layer and Type :
[03/23 19:50:31  11482s] #	          Short   CutSpc   Totals
[03/23 19:50:31  11482s] #	M1            0        0        0
[03/23 19:50:31  11482s] #	M2            2        0        2
[03/23 19:50:31  11482s] #	M3           11        1       12
[03/23 19:50:31  11482s] #	M4           26        0       26
[03/23 19:50:31  11482s] #	Totals       39        1       40
[03/23 19:50:31  11482s] #    number of process antenna violations = 147
[03/23 19:50:31  11482s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2972.47 (MB), peak = 3497.35 (MB)
[03/23 19:50:31  11483s] #start 39th optimization iteration ...
[03/23 19:50:36  11489s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:50:36  11489s] #   number of violations = 35
[03/23 19:50:36  11489s] #
[03/23 19:50:36  11489s] #    By Layer and Type :
[03/23 19:50:36  11489s] #	          Short   Totals
[03/23 19:50:36  11489s] #	M1            0        0
[03/23 19:50:36  11489s] #	M2            0        0
[03/23 19:50:36  11489s] #	M3           14       14
[03/23 19:50:36  11489s] #	M4           21       21
[03/23 19:50:36  11489s] #	Totals       35       35
[03/23 19:50:36  11489s] #    number of process antenna violations = 146
[03/23 19:50:36  11489s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2971.39 (MB), peak = 3497.35 (MB)
[03/23 19:50:36  11489s] #start 40th optimization iteration ...
[03/23 19:50:39  11493s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:50:39  11493s] #   number of violations = 44
[03/23 19:50:39  11493s] #
[03/23 19:50:39  11493s] #    By Layer and Type :
[03/23 19:50:39  11493s] #	          Short   Totals
[03/23 19:50:39  11493s] #	M1            0        0
[03/23 19:50:39  11493s] #	M2            0        0
[03/23 19:50:39  11493s] #	M3           15       15
[03/23 19:50:39  11493s] #	M4           29       29
[03/23 19:50:39  11493s] #	Totals       44       44
[03/23 19:50:39  11493s] #    number of process antenna violations = 148
[03/23 19:50:39  11493s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2970.79 (MB), peak = 3497.35 (MB)
[03/23 19:50:39  11493s] #start 41th optimization iteration ...
[03/23 19:50:45  11501s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:50:45  11501s] #   number of violations = 42
[03/23 19:50:45  11501s] #
[03/23 19:50:45  11501s] #    By Layer and Type :
[03/23 19:50:45  11501s] #	          Short   Totals
[03/23 19:50:45  11501s] #	M1            0        0
[03/23 19:50:45  11501s] #	M2            0        0
[03/23 19:50:45  11501s] #	M3           14       14
[03/23 19:50:45  11501s] #	M4           28       28
[03/23 19:50:45  11501s] #	Totals       42       42
[03/23 19:50:45  11501s] #    number of process antenna violations = 146
[03/23 19:50:45  11501s] #cpu time = 00:00:08, elapsed time = 00:00:06, memory = 2971.25 (MB), peak = 3497.35 (MB)
[03/23 19:50:45  11502s] #start 42th optimization iteration ...
[03/23 19:50:52  11511s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:50:52  11511s] #   number of violations = 42
[03/23 19:50:52  11511s] #
[03/23 19:50:52  11511s] #    By Layer and Type :
[03/23 19:50:52  11511s] #	          Short   Totals
[03/23 19:50:52  11511s] #	M1            0        0
[03/23 19:50:52  11511s] #	M2            0        0
[03/23 19:50:52  11511s] #	M3           14       14
[03/23 19:50:52  11511s] #	M4           28       28
[03/23 19:50:52  11511s] #	Totals       42       42
[03/23 19:50:52  11511s] #    number of process antenna violations = 146
[03/23 19:50:52  11511s] #cpu time = 00:00:09, elapsed time = 00:00:07, memory = 2971.88 (MB), peak = 3497.35 (MB)
[03/23 19:50:52  11511s] #start 43th optimization iteration ...
[03/23 19:50:58  11519s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:50:58  11519s] #   number of violations = 42
[03/23 19:50:58  11519s] #
[03/23 19:50:58  11519s] #    By Layer and Type :
[03/23 19:50:58  11519s] #	          Short   Totals
[03/23 19:50:58  11519s] #	M1            0        0
[03/23 19:50:58  11519s] #	M2            0        0
[03/23 19:50:58  11519s] #	M3           14       14
[03/23 19:50:58  11519s] #	M4           28       28
[03/23 19:50:58  11519s] #	Totals       42       42
[03/23 19:50:58  11519s] #    number of process antenna violations = 146
[03/23 19:50:58  11519s] #cpu time = 00:00:08, elapsed time = 00:00:06, memory = 2971.37 (MB), peak = 3497.35 (MB)
[03/23 19:50:58  11519s] #start 44th optimization iteration ...
[03/23 19:51:06  11530s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:51:06  11530s] #   number of violations = 42
[03/23 19:51:06  11530s] #
[03/23 19:51:06  11530s] #    By Layer and Type :
[03/23 19:51:06  11530s] #	          Short   Totals
[03/23 19:51:06  11530s] #	M1            0        0
[03/23 19:51:06  11530s] #	M2            0        0
[03/23 19:51:06  11530s] #	M3           14       14
[03/23 19:51:06  11530s] #	M4           28       28
[03/23 19:51:06  11530s] #	Totals       42       42
[03/23 19:51:06  11530s] #    number of process antenna violations = 146
[03/23 19:51:06  11530s] #cpu time = 00:00:12, elapsed time = 00:00:08, memory = 2968.38 (MB), peak = 3497.35 (MB)
[03/23 19:51:06  11531s] #start 45th optimization iteration ...
[03/23 19:51:13  11540s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:51:13  11540s] #   number of violations = 42
[03/23 19:51:13  11540s] #
[03/23 19:51:13  11540s] #    By Layer and Type :
[03/23 19:51:13  11540s] #	          Short   Totals
[03/23 19:51:13  11540s] #	M1            0        0
[03/23 19:51:13  11540s] #	M2            0        0
[03/23 19:51:13  11540s] #	M3           14       14
[03/23 19:51:13  11540s] #	M4           28       28
[03/23 19:51:13  11540s] #	Totals       42       42
[03/23 19:51:13  11540s] #    number of process antenna violations = 146
[03/23 19:51:13  11540s] #cpu time = 00:00:10, elapsed time = 00:00:07, memory = 2967.53 (MB), peak = 3497.35 (MB)
[03/23 19:51:13  11541s] #start 46th optimization iteration ...
[03/23 19:51:24  11554s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:51:24  11554s] #   number of violations = 42
[03/23 19:51:24  11554s] #
[03/23 19:51:24  11554s] #    By Layer and Type :
[03/23 19:51:24  11554s] #	          Short   Totals
[03/23 19:51:24  11554s] #	M1            0        0
[03/23 19:51:24  11554s] #	M2            0        0
[03/23 19:51:24  11554s] #	M3           14       14
[03/23 19:51:24  11554s] #	M4           28       28
[03/23 19:51:24  11554s] #	Totals       42       42
[03/23 19:51:24  11554s] #    number of process antenna violations = 146
[03/23 19:51:24  11554s] #cpu time = 00:00:14, elapsed time = 00:00:11, memory = 2969.38 (MB), peak = 3497.35 (MB)
[03/23 19:51:24  11555s] #start 47th optimization iteration ...
[03/23 19:51:33  11567s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:51:33  11567s] #   number of violations = 42
[03/23 19:51:33  11567s] #
[03/23 19:51:33  11567s] #    By Layer and Type :
[03/23 19:51:33  11567s] #	          Short   Totals
[03/23 19:51:33  11567s] #	M1            0        0
[03/23 19:51:33  11567s] #	M2            0        0
[03/23 19:51:33  11567s] #	M3           14       14
[03/23 19:51:33  11567s] #	M4           28       28
[03/23 19:51:33  11567s] #	Totals       42       42
[03/23 19:51:33  11567s] #    number of process antenna violations = 146
[03/23 19:51:33  11567s] #cpu time = 00:00:12, elapsed time = 00:00:09, memory = 2968.65 (MB), peak = 3497.35 (MB)
[03/23 19:51:33  11567s] #start 48th optimization iteration ...
[03/23 19:51:44  11581s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:51:44  11581s] #   number of violations = 42
[03/23 19:51:44  11581s] #
[03/23 19:51:44  11581s] #    By Layer and Type :
[03/23 19:51:44  11581s] #	          Short   Totals
[03/23 19:51:44  11581s] #	M1            0        0
[03/23 19:51:44  11581s] #	M2            0        0
[03/23 19:51:44  11581s] #	M3           14       14
[03/23 19:51:44  11581s] #	M4           28       28
[03/23 19:51:44  11581s] #	Totals       42       42
[03/23 19:51:44  11581s] #    number of process antenna violations = 146
[03/23 19:51:44  11581s] #cpu time = 00:00:14, elapsed time = 00:00:11, memory = 2969.36 (MB), peak = 3497.35 (MB)
[03/23 19:51:44  11581s] #start 49th optimization iteration ...
[03/23 19:51:50  11589s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:51:50  11589s] #   number of violations = 42
[03/23 19:51:50  11589s] #
[03/23 19:51:50  11589s] #    By Layer and Type :
[03/23 19:51:50  11589s] #	          Short   Totals
[03/23 19:51:50  11589s] #	M1            0        0
[03/23 19:51:50  11589s] #	M2            0        0
[03/23 19:51:50  11589s] #	M3           14       14
[03/23 19:51:50  11589s] #	M4           28       28
[03/23 19:51:50  11589s] #	Totals       42       42
[03/23 19:51:50  11589s] #    number of process antenna violations = 146
[03/23 19:51:50  11589s] #cpu time = 00:00:08, elapsed time = 00:00:06, memory = 2969.54 (MB), peak = 3497.35 (MB)
[03/23 19:51:50  11589s] #start 50th optimization iteration ...
[03/23 19:51:56  11598s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:51:56  11598s] #   number of violations = 42
[03/23 19:51:56  11598s] #
[03/23 19:51:56  11598s] #    By Layer and Type :
[03/23 19:51:56  11598s] #	          Short   Totals
[03/23 19:51:56  11598s] #	M1            0        0
[03/23 19:51:56  11598s] #	M2            0        0
[03/23 19:51:56  11598s] #	M3           14       14
[03/23 19:51:56  11598s] #	M4           28       28
[03/23 19:51:56  11598s] #	Totals       42       42
[03/23 19:51:56  11598s] #    number of process antenna violations = 146
[03/23 19:51:56  11598s] #cpu time = 00:00:08, elapsed time = 00:00:06, memory = 2968.87 (MB), peak = 3497.35 (MB)
[03/23 19:51:56  11598s] #start 51th optimization iteration ...
[03/23 19:52:12  11618s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:52:12  11618s] #   number of violations = 42
[03/23 19:52:12  11618s] #
[03/23 19:52:12  11618s] #    By Layer and Type :
[03/23 19:52:12  11618s] #	          Short   Totals
[03/23 19:52:12  11618s] #	M1            0        0
[03/23 19:52:12  11618s] #	M2            0        0
[03/23 19:52:12  11618s] #	M3           14       14
[03/23 19:52:12  11618s] #	M4           28       28
[03/23 19:52:12  11618s] #	Totals       42       42
[03/23 19:52:12  11618s] #    number of process antenna violations = 146
[03/23 19:52:12  11618s] #cpu time = 00:00:20, elapsed time = 00:00:16, memory = 2970.95 (MB), peak = 3497.35 (MB)
[03/23 19:52:13  11618s] #start 52th optimization iteration ...
[03/23 19:52:26  11636s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:52:26  11636s] #   number of violations = 42
[03/23 19:52:26  11636s] #
[03/23 19:52:26  11636s] #    By Layer and Type :
[03/23 19:52:26  11636s] #	          Short   Totals
[03/23 19:52:26  11636s] #	M1            0        0
[03/23 19:52:26  11636s] #	M2            0        0
[03/23 19:52:26  11636s] #	M3           14       14
[03/23 19:52:26  11636s] #	M4           28       28
[03/23 19:52:26  11636s] #	Totals       42       42
[03/23 19:52:26  11636s] #    number of process antenna violations = 146
[03/23 19:52:26  11636s] #cpu time = 00:00:18, elapsed time = 00:00:14, memory = 2970.69 (MB), peak = 3497.35 (MB)
[03/23 19:52:26  11636s] #start 53th optimization iteration ...
[03/23 19:52:42  11657s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:52:42  11657s] #   number of violations = 42
[03/23 19:52:42  11657s] #
[03/23 19:52:42  11657s] #    By Layer and Type :
[03/23 19:52:42  11657s] #	          Short   Totals
[03/23 19:52:42  11657s] #	M1            0        0
[03/23 19:52:42  11657s] #	M2            0        0
[03/23 19:52:42  11657s] #	M3           14       14
[03/23 19:52:42  11657s] #	M4           28       28
[03/23 19:52:42  11657s] #	Totals       42       42
[03/23 19:52:42  11657s] #    number of process antenna violations = 146
[03/23 19:52:42  11657s] #cpu time = 00:00:21, elapsed time = 00:00:16, memory = 2970.78 (MB), peak = 3497.35 (MB)
[03/23 19:52:42  11657s] #start 54th optimization iteration ...
[03/23 19:52:52  11669s] ### Routing stats: routing = 42.77% dirty-area = 7.87%
[03/23 19:52:52  11669s] #   number of violations = 42
[03/23 19:52:52  11669s] #
[03/23 19:52:52  11669s] #    By Layer and Type :
[03/23 19:52:52  11669s] #	          Short   Totals
[03/23 19:52:52  11669s] #	M1            0        0
[03/23 19:52:52  11669s] #	M2            0        0
[03/23 19:52:52  11669s] #	M3           14       14
[03/23 19:52:52  11669s] #	M4           28       28
[03/23 19:52:52  11669s] #	Totals       42       42
[03/23 19:52:52  11669s] #    number of process antenna violations = 146
[03/23 19:52:52  11669s] #cpu time = 00:00:12, elapsed time = 00:00:09, memory = 2970.83 (MB), peak = 3497.35 (MB)
[03/23 19:52:52  11669s] #Complete Detail Routing.
[03/23 19:52:52  11669s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:52:52  11669s] #Total wire length = 246246 um.
[03/23 19:52:52  11669s] #Total half perimeter of net bounding box = 99051 um.
[03/23 19:52:52  11669s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:52:52  11669s] #Total wire length on LAYER M2 = 112911 um.
[03/23 19:52:52  11669s] #Total wire length on LAYER M3 = 69156 um.
[03/23 19:52:52  11669s] #Total wire length on LAYER M4 = 64179 um.
[03/23 19:52:52  11669s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:52:52  11669s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:52:52  11669s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:52:52  11669s] #Total wire length on LAYER LM = 0 um.
[03/23 19:52:52  11669s] #Total number of vias = 60164
[03/23 19:52:52  11669s] #Total number of multi-cut vias = 2143 (  3.6%)
[03/23 19:52:52  11669s] #Total number of single cut vias = 58021 ( 96.4%)
[03/23 19:52:52  11669s] #Up-Via Summary (total 60164):
[03/23 19:52:52  11669s] #                   single-cut          multi-cut      Total
[03/23 19:52:52  11669s] #-----------------------------------------------------------
[03/23 19:52:52  11669s] # M1              9960 ( 98.1%)       197 (  1.9%)      10157
[03/23 19:52:52  11669s] # M2             25254 ( 96.6%)       886 (  3.4%)      26140
[03/23 19:52:52  11669s] # M3             22807 ( 95.6%)      1060 (  4.4%)      23867
[03/23 19:52:52  11669s] #-----------------------------------------------------------
[03/23 19:52:52  11669s] #                58021 ( 96.4%)      2143 (  3.6%)      60164 
[03/23 19:52:52  11669s] #
[03/23 19:52:52  11669s] #Total number of DRC violations = 42
[03/23 19:52:52  11669s] #Total number of violations on LAYER M1 = 0
[03/23 19:52:52  11669s] #Total number of violations on LAYER M2 = 0
[03/23 19:52:52  11669s] #Total number of violations on LAYER M3 = 14
[03/23 19:52:52  11669s] #Total number of violations on LAYER M4 = 28
[03/23 19:52:52  11669s] #Total number of violations on LAYER M5 = 0
[03/23 19:52:52  11669s] #Total number of violations on LAYER M6 = 0
[03/23 19:52:52  11669s] #Total number of violations on LAYER MQ = 0
[03/23 19:52:52  11669s] #Total number of violations on LAYER LM = 0
[03/23 19:52:52  11670s] ### Time Record (Detail Routing) is uninstalled.
[03/23 19:52:52  11670s] #Cpu time = 00:14:48
[03/23 19:52:52  11670s] #Elapsed time = 00:10:17
[03/23 19:52:52  11670s] #Increased memory = -0.46 (MB)
[03/23 19:52:52  11670s] #Total memory = 2970.81 (MB)
[03/23 19:52:52  11670s] #Peak memory = 3497.35 (MB)
[03/23 19:52:52  11670s] ### Time Record (Antenna Fixing) is installed.
[03/23 19:52:52  11670s] #
[03/23 19:52:52  11670s] #start routing for process antenna violation fix ...
[03/23 19:52:52  11670s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 19:52:52  11670s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:52:52  11670s] #
[03/23 19:52:52  11670s] #    By Layer and Type :
[03/23 19:52:52  11670s] #	          Short   Totals
[03/23 19:52:52  11670s] #	M1            0        0
[03/23 19:52:52  11670s] #	M2            0        0
[03/23 19:52:52  11670s] #	M3           14       14
[03/23 19:52:52  11670s] #	M4           28       28
[03/23 19:52:52  11670s] #	Totals       42       42
[03/23 19:52:52  11670s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2970.68 (MB), peak = 3497.35 (MB)
[03/23 19:52:52  11670s] #
[03/23 19:52:52  11670s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:52:52  11670s] #Total wire length = 246246 um.
[03/23 19:52:52  11670s] #Total half perimeter of net bounding box = 99051 um.
[03/23 19:52:52  11670s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:52:52  11670s] #Total wire length on LAYER M2 = 112910 um.
[03/23 19:52:52  11670s] #Total wire length on LAYER M3 = 69157 um.
[03/23 19:52:52  11670s] #Total wire length on LAYER M4 = 64179 um.
[03/23 19:52:52  11670s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:52:52  11670s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:52:52  11670s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:52:52  11670s] #Total wire length on LAYER LM = 0 um.
[03/23 19:52:52  11670s] #Total number of vias = 60168
[03/23 19:52:52  11670s] #Total number of multi-cut vias = 2143 (  3.6%)
[03/23 19:52:52  11670s] #Total number of single cut vias = 58025 ( 96.4%)
[03/23 19:52:52  11670s] #Up-Via Summary (total 60168):
[03/23 19:52:52  11670s] #                   single-cut          multi-cut      Total
[03/23 19:52:52  11670s] #-----------------------------------------------------------
[03/23 19:52:52  11670s] # M1              9960 ( 98.1%)       197 (  1.9%)      10157
[03/23 19:52:52  11670s] # M2             25258 ( 96.6%)       886 (  3.4%)      26144
[03/23 19:52:52  11670s] # M3             22807 ( 95.6%)      1060 (  4.4%)      23867
[03/23 19:52:52  11670s] #-----------------------------------------------------------
[03/23 19:52:52  11670s] #                58025 ( 96.4%)      2143 (  3.6%)      60168 
[03/23 19:52:52  11670s] #
[03/23 19:52:52  11670s] #Total number of DRC violations = 42
[03/23 19:52:52  11670s] #Total number of process antenna violations = 51
[03/23 19:52:52  11670s] #Total number of net violated process antenna rule = 44
[03/23 19:52:52  11670s] #Total number of violations on LAYER M1 = 0
[03/23 19:52:52  11670s] #Total number of violations on LAYER M2 = 0
[03/23 19:52:52  11670s] #Total number of violations on LAYER M3 = 14
[03/23 19:52:52  11670s] #Total number of violations on LAYER M4 = 28
[03/23 19:52:52  11670s] #Total number of violations on LAYER M5 = 0
[03/23 19:52:52  11670s] #Total number of violations on LAYER M6 = 0
[03/23 19:52:52  11670s] #Total number of violations on LAYER MQ = 0
[03/23 19:52:52  11670s] #Total number of violations on LAYER LM = 0
[03/23 19:52:52  11670s] #
[03/23 19:52:52  11670s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:52:52  11671s] #
[03/23 19:52:52  11671s] # start diode insertion for process antenna violation fix ...
[03/23 19:52:52  11671s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:52:52  11671s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2971.05 (MB), peak = 3497.35 (MB)
[03/23 19:52:52  11671s] #
[03/23 19:52:52  11671s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:52:52  11671s] #Total wire length = 246246 um.
[03/23 19:52:52  11671s] #Total half perimeter of net bounding box = 99051 um.
[03/23 19:52:52  11671s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:52:52  11671s] #Total wire length on LAYER M2 = 112910 um.
[03/23 19:52:52  11671s] #Total wire length on LAYER M3 = 69157 um.
[03/23 19:52:52  11671s] #Total wire length on LAYER M4 = 64179 um.
[03/23 19:52:52  11671s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:52:52  11671s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:52:52  11671s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:52:52  11671s] #Total wire length on LAYER LM = 0 um.
[03/23 19:52:52  11671s] #Total number of vias = 60168
[03/23 19:52:52  11671s] #Total number of multi-cut vias = 2143 (  3.6%)
[03/23 19:52:52  11671s] #Total number of single cut vias = 58025 ( 96.4%)
[03/23 19:52:52  11671s] #Up-Via Summary (total 60168):
[03/23 19:52:52  11671s] #                   single-cut          multi-cut      Total
[03/23 19:52:52  11671s] #-----------------------------------------------------------
[03/23 19:52:52  11671s] # M1              9960 ( 98.1%)       197 (  1.9%)      10157
[03/23 19:52:52  11671s] # M2             25258 ( 96.6%)       886 (  3.4%)      26144
[03/23 19:52:52  11671s] # M3             22807 ( 95.6%)      1060 (  4.4%)      23867
[03/23 19:52:52  11671s] #-----------------------------------------------------------
[03/23 19:52:52  11671s] #                58025 ( 96.4%)      2143 (  3.6%)      60168 
[03/23 19:52:52  11671s] #
[03/23 19:52:52  11671s] #Total number of DRC violations = 42
[03/23 19:52:52  11671s] #Total number of process antenna violations = 51
[03/23 19:52:52  11671s] #Total number of net violated process antenna rule = 44
[03/23 19:52:52  11671s] #Total number of violations on LAYER M1 = 0
[03/23 19:52:52  11671s] #Total number of violations on LAYER M2 = 0
[03/23 19:52:52  11671s] #Total number of violations on LAYER M3 = 14
[03/23 19:52:52  11671s] #Total number of violations on LAYER M4 = 28
[03/23 19:52:52  11671s] #Total number of violations on LAYER M5 = 0
[03/23 19:52:52  11671s] #Total number of violations on LAYER M6 = 0
[03/23 19:52:52  11671s] #Total number of violations on LAYER MQ = 0
[03/23 19:52:52  11671s] #Total number of violations on LAYER LM = 0
[03/23 19:52:52  11671s] #
[03/23 19:52:52  11671s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:52:52  11672s] #
[03/23 19:52:52  11672s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:52:52  11672s] #Total wire length = 246246 um.
[03/23 19:52:52  11672s] #Total half perimeter of net bounding box = 99051 um.
[03/23 19:52:52  11672s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:52:52  11672s] #Total wire length on LAYER M2 = 112910 um.
[03/23 19:52:52  11672s] #Total wire length on LAYER M3 = 69157 um.
[03/23 19:52:52  11672s] #Total wire length on LAYER M4 = 64179 um.
[03/23 19:52:52  11672s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:52:52  11672s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:52:52  11672s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:52:52  11672s] #Total wire length on LAYER LM = 0 um.
[03/23 19:52:52  11672s] #Total number of vias = 60168
[03/23 19:52:52  11672s] #Total number of multi-cut vias = 2143 (  3.6%)
[03/23 19:52:52  11672s] #Total number of single cut vias = 58025 ( 96.4%)
[03/23 19:52:52  11672s] #Up-Via Summary (total 60168):
[03/23 19:52:52  11672s] #                   single-cut          multi-cut      Total
[03/23 19:52:52  11672s] #-----------------------------------------------------------
[03/23 19:52:52  11672s] # M1              9960 ( 98.1%)       197 (  1.9%)      10157
[03/23 19:52:52  11672s] # M2             25258 ( 96.6%)       886 (  3.4%)      26144
[03/23 19:52:52  11672s] # M3             22807 ( 95.6%)      1060 (  4.4%)      23867
[03/23 19:52:52  11672s] #-----------------------------------------------------------
[03/23 19:52:52  11672s] #                58025 ( 96.4%)      2143 (  3.6%)      60168 
[03/23 19:52:52  11672s] #
[03/23 19:52:52  11672s] #Total number of DRC violations = 42
[03/23 19:52:52  11672s] #Total number of process antenna violations = 51
[03/23 19:52:52  11672s] #Total number of net violated process antenna rule = 44
[03/23 19:52:52  11672s] #Total number of violations on LAYER M1 = 0
[03/23 19:52:52  11672s] #Total number of violations on LAYER M2 = 0
[03/23 19:52:52  11672s] #Total number of violations on LAYER M3 = 14
[03/23 19:52:52  11672s] #Total number of violations on LAYER M4 = 28
[03/23 19:52:52  11672s] #Total number of violations on LAYER M5 = 0
[03/23 19:52:52  11672s] #Total number of violations on LAYER M6 = 0
[03/23 19:52:52  11672s] #Total number of violations on LAYER MQ = 0
[03/23 19:52:52  11672s] #Total number of violations on LAYER LM = 0
[03/23 19:52:52  11672s] #
[03/23 19:52:52  11672s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 19:52:52  11672s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 19:52:52  11672s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 19:52:52  11672s] #
[03/23 19:52:52  11672s] #Start Post Route via swapping..
[03/23 19:52:52  11672s] #42.75% of area are rerouted by ECO routing.
[03/23 19:52:53  11674s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 19:52:53  11675s] #   number of violations = 42
[03/23 19:52:53  11675s] #
[03/23 19:52:53  11675s] #    By Layer and Type :
[03/23 19:52:53  11675s] #	          Short   Totals
[03/23 19:52:53  11675s] #	M1            0        0
[03/23 19:52:53  11675s] #	M2            0        0
[03/23 19:52:53  11675s] #	M3           14       14
[03/23 19:52:53  11675s] #	M4           28       28
[03/23 19:52:53  11675s] #	Totals       42       42
[03/23 19:52:53  11675s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2973.36 (MB), peak = 3497.35 (MB)
[03/23 19:52:53  11675s] #CELL_VIEW PE_top,init has 42 DRC violations
[03/23 19:52:53  11675s] #Total number of DRC violations = 42
[03/23 19:52:53  11675s] #Total number of process antenna violations = 51
[03/23 19:52:53  11675s] #Total number of net violated process antenna rule = 44
[03/23 19:52:53  11675s] #Total number of violations on LAYER M1 = 0
[03/23 19:52:53  11675s] #Total number of violations on LAYER M2 = 0
[03/23 19:52:53  11675s] #Total number of violations on LAYER M3 = 14
[03/23 19:52:53  11675s] #Total number of violations on LAYER M4 = 28
[03/23 19:52:53  11675s] #Total number of violations on LAYER M5 = 0
[03/23 19:52:53  11675s] #Total number of violations on LAYER M6 = 0
[03/23 19:52:53  11675s] #Total number of violations on LAYER MQ = 0
[03/23 19:52:53  11675s] #Total number of violations on LAYER LM = 0
[03/23 19:52:53  11675s] #Post Route via swapping is done.
[03/23 19:52:53  11675s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 19:52:53  11675s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:52:53  11675s] #Total wire length = 246246 um.
[03/23 19:52:53  11675s] #Total half perimeter of net bounding box = 99051 um.
[03/23 19:52:53  11675s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:52:53  11675s] #Total wire length on LAYER M2 = 112910 um.
[03/23 19:52:53  11675s] #Total wire length on LAYER M3 = 69157 um.
[03/23 19:52:53  11675s] #Total wire length on LAYER M4 = 64179 um.
[03/23 19:52:53  11675s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:52:53  11675s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:52:53  11675s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:52:53  11675s] #Total wire length on LAYER LM = 0 um.
[03/23 19:52:53  11675s] #Total number of vias = 60168
[03/23 19:52:53  11675s] #Total number of multi-cut vias = 2328 (  3.9%)
[03/23 19:52:53  11675s] #Total number of single cut vias = 57840 ( 96.1%)
[03/23 19:52:53  11675s] #Up-Via Summary (total 60168):
[03/23 19:52:53  11675s] #                   single-cut          multi-cut      Total
[03/23 19:52:53  11675s] #-----------------------------------------------------------
[03/23 19:52:53  11675s] # M1              9958 ( 98.0%)       199 (  2.0%)      10157
[03/23 19:52:53  11675s] # M2             25210 ( 96.4%)       934 (  3.6%)      26144
[03/23 19:52:53  11675s] # M3             22672 ( 95.0%)      1195 (  5.0%)      23867
[03/23 19:52:53  11675s] #-----------------------------------------------------------
[03/23 19:52:53  11675s] #                57840 ( 96.1%)      2328 (  3.9%)      60168 
[03/23 19:52:53  11675s] #
[03/23 19:52:53  11675s] #detailRoute Statistics:
[03/23 19:52:53  11675s] #Cpu time = 00:14:53
[03/23 19:52:53  11675s] #Elapsed time = 00:10:19
[03/23 19:52:53  11675s] #Increased memory = 2.09 (MB)
[03/23 19:52:53  11675s] #Total memory = 2973.36 (MB)
[03/23 19:52:53  11675s] #Peak memory = 3497.35 (MB)
[03/23 19:52:53  11675s] #Skip updating routing design signature in db-snapshot flow
[03/23 19:52:53  11675s] ### global_detail_route design signature (746): route=1668760814 flt_obj=0 vio=394010478 shield_wire=1
[03/23 19:52:53  11675s] ### Time Record (DB Export) is installed.
[03/23 19:52:53  11675s] ### export design design signature (747): route=1668760814 fixed_route=1645312696 flt_obj=0 vio=394010478 swire=282492057 shield_wire=1 net_attr=1764407712 dirty_area=0 del_dirty_area=0 cell=1079099773 placement=834647191 pin_access=1928048662 inst_pattern=1
[03/23 19:52:53  11675s] #	no debugging net set
[03/23 19:52:53  11675s] ### Time Record (DB Export) is uninstalled.
[03/23 19:52:53  11675s] ### Time Record (Post Callback) is installed.
[03/23 19:52:53  11675s] ### Time Record (Post Callback) is uninstalled.
[03/23 19:52:53  11675s] #
[03/23 19:52:53  11675s] #globalDetailRoute statistics:
[03/23 19:52:53  11675s] #Cpu time = 00:14:56
[03/23 19:52:53  11675s] #Elapsed time = 00:10:21
[03/23 19:52:53  11675s] #Increased memory = -206.69 (MB)
[03/23 19:52:53  11675s] #Total memory = 2755.72 (MB)
[03/23 19:52:53  11675s] #Peak memory = 3497.35 (MB)
[03/23 19:52:53  11675s] #Number of warnings = 5
[03/23 19:52:53  11675s] #Total number of warnings = 42
[03/23 19:52:53  11675s] #Number of fails = 0
[03/23 19:52:53  11675s] #Total number of fails = 0
[03/23 19:52:53  11675s] #Complete globalDetailRoute on Thu Mar 23 19:52:53 2023
[03/23 19:52:53  11675s] #
[03/23 19:52:53  11675s] ### import design signature (748): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1928048662 inst_pattern=1
[03/23 19:52:53  11675s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 19:52:53  11675s] ### 
[03/23 19:52:53  11675s] ###   Scalability Statistics
[03/23 19:52:53  11675s] ### 
[03/23 19:52:53  11675s] ### --------------------------------+----------------+----------------+----------------+
[03/23 19:52:53  11675s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 19:52:53  11675s] ### --------------------------------+----------------+----------------+----------------+
[03/23 19:52:53  11675s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 19:52:53  11675s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 19:52:53  11675s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 19:52:53  11675s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 19:52:53  11675s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 19:52:53  11675s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 19:52:53  11675s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 19:52:53  11675s] ###   Global Routing                |        00:00:01|        00:00:00|             1.0|
[03/23 19:52:53  11675s] ###   Track Assignment              |        00:00:01|        00:00:00|             1.0|
[03/23 19:52:53  11675s] ###   Detail Routing                |        00:14:48|        00:10:17|             1.4|
[03/23 19:52:53  11675s] ###   Antenna Fixing                |        00:00:02|        00:00:00|             1.0|
[03/23 19:52:53  11675s] ###   Post Route Via Swapping       |        00:00:03|        00:00:01|             1.0|
[03/23 19:52:53  11675s] ###   Entire Command                |        00:14:56|        00:10:21|             1.4|
[03/23 19:52:53  11675s] ### --------------------------------+----------------+----------------+----------------+
[03/23 19:52:53  11675s] ### 
[03/23 19:52:53  11675s] *** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:14:56.0/0:10:20.9 (1.4), totSession cpu/real = 3:14:35.7/1:49:11.3 (1.8), mem = 3921.5M
[03/23 19:52:53  11675s] 
[03/23 19:52:53  11675s] =============================================================================================
[03/23 19:52:53  11675s]  Step TAT Report : EcoRoute #1 / optDesign #4                                   21.14-s109_1
[03/23 19:52:53  11675s] =============================================================================================
[03/23 19:52:53  11675s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 19:52:53  11675s] ---------------------------------------------------------------------------------------------
[03/23 19:52:53  11675s] [ GlobalRoute            ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.9    1.8
[03/23 19:52:53  11675s] [ DetailRoute            ]      1   0:10:17.4  (  99.4 % )     0:10:17.4 /  0:14:47.8    1.4
[03/23 19:52:53  11675s] [ MISC                   ]          0:00:03.0  (   0.5 % )     0:00:03.0 /  0:00:07.3    2.4
[03/23 19:52:53  11675s] ---------------------------------------------------------------------------------------------
[03/23 19:52:53  11675s]  EcoRoute #1 TOTAL                  0:10:20.9  ( 100.0 % )     0:10:20.9 /  0:14:56.0    1.4
[03/23 19:52:53  11675s] ---------------------------------------------------------------------------------------------
[03/23 19:52:53  11675s] 
[03/23 19:52:53  11675s] **optDesign ... cpu = 0:15:06, real = 0:10:27, mem = 2748.6M, totSessionCpu=3:14:36 **
[03/23 19:52:53  11675s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 19:52:53  11675s] **INFO: flowCheckPoint #14 PostEcoSummary
[03/23 19:52:53  11675s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 19:52:53  11675s] 
[03/23 19:52:53  11675s] Trim Metal Layers:
[03/23 19:52:54  11675s] LayerId::1 widthSet size::1
[03/23 19:52:54  11675s] LayerId::2 widthSet size::1
[03/23 19:52:54  11675s] LayerId::3 widthSet size::1
[03/23 19:52:54  11675s] LayerId::4 widthSet size::1
[03/23 19:52:54  11675s] LayerId::5 widthSet size::1
[03/23 19:52:54  11675s] LayerId::6 widthSet size::1
[03/23 19:52:54  11675s] LayerId::7 widthSet size::1
[03/23 19:52:54  11675s] LayerId::8 widthSet size::1
[03/23 19:52:54  11675s] eee: pegSigSF::1.070000
[03/23 19:52:54  11675s] Initializing multi-corner resistance tables ...
[03/23 19:52:54  11675s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 19:52:54  11675s] eee: l::2 avDens::0.443495 usedTrk::3312.909830 availTrk::7470.000000 sigTrk::3312.909830
[03/23 19:52:54  11675s] eee: l::3 avDens::0.265024 usedTrk::2003.581383 availTrk::7560.000000 sigTrk::2003.581383
[03/23 19:52:54  11675s] eee: l::4 avDens::0.244545 usedTrk::1848.762501 availTrk::7560.000000 sigTrk::1848.762501
[03/23 19:52:54  11675s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:52:54  11675s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:52:54  11675s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:52:54  11675s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:52:54  11675s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.436626 uaWl=1.000000 uaWlH=0.252578 aWlH=0.000000 lMod=0 pMax=0.868400 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 19:52:54  11675s] ### Net info: total nets: 3000
[03/23 19:52:54  11675s] ### Net info: dirty nets: 0
[03/23 19:52:54  11675s] ### Net info: marked as disconnected nets: 0
[03/23 19:52:54  11675s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 19:52:54  11676s] #num needed restored net=0
[03/23 19:52:54  11676s] #need_extraction net=0 (total=3000)
[03/23 19:52:54  11676s] ### Net info: fully routed nets: 2997
[03/23 19:52:54  11676s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 19:52:54  11676s] ### Net info: unrouted nets: 0
[03/23 19:52:54  11676s] ### Net info: re-extraction nets: 0
[03/23 19:52:54  11676s] ### Net info: ignored nets: 0
[03/23 19:52:54  11676s] ### Net info: skip routing nets: 0
[03/23 19:52:54  11676s] ### import design signature (749): route=34673197 fixed_route=34673197 flt_obj=0 vio=1200945507 swire=282492057 shield_wire=1 net_attr=2020802831 dirty_area=0 del_dirty_area=0 cell=1079099773 placement=834647191 pin_access=1928048662 inst_pattern=1
[03/23 19:52:54  11676s] #Extract in post route mode
[03/23 19:52:54  11676s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 19:52:54  11676s] #Fast data preparation for tQuantus.
[03/23 19:52:54  11676s] #Start routing data preparation on Thu Mar 23 19:52:54 2023
[03/23 19:52:54  11676s] #
[03/23 19:52:54  11676s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 19:52:54  11676s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:52:54  11676s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:52:54  11676s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:52:54  11676s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:52:54  11676s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:52:54  11676s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:52:54  11676s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:52:54  11676s] #Regenerating Ggrids automatically.
[03/23 19:52:54  11676s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 19:52:54  11676s] #Using automatically generated G-grids.
[03/23 19:52:54  11676s] #Done routing data preparation.
[03/23 19:52:54  11676s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2755.33 (MB), peak = 3497.35 (MB)
[03/23 19:52:54  11676s] #Start routing data preparation on Thu Mar 23 19:52:54 2023
[03/23 19:52:54  11676s] #
[03/23 19:52:54  11676s] #Minimum voltage of a net in the design = 0.000.
[03/23 19:52:54  11676s] #Maximum voltage of a net in the design = 1.200.
[03/23 19:52:54  11676s] #Voltage range [0.000 - 1.200] has 2998 nets.
[03/23 19:52:54  11676s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 19:52:54  11676s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 19:52:54  11676s] #Build and mark too close pins for the same net.
[03/23 19:52:54  11676s] #Regenerating Ggrids automatically.
[03/23 19:52:54  11676s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 19:52:54  11676s] #Using automatically generated G-grids.
[03/23 19:52:54  11676s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 19:52:54  11676s] #Done routing data preparation.
[03/23 19:52:54  11676s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2760.90 (MB), peak = 3497.35 (MB)
[03/23 19:52:54  11676s] #
[03/23 19:52:54  11676s] #Start tQuantus RC extraction...
[03/23 19:52:54  11676s] #Start building rc corner(s)...
[03/23 19:52:54  11676s] #Number of RC Corner = 1
[03/23 19:52:54  11676s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 19:52:54  11676s] #M1 -> M1 (1)
[03/23 19:52:54  11676s] #M2 -> M2 (2)
[03/23 19:52:54  11676s] #M3 -> M3 (3)
[03/23 19:52:54  11676s] #M4 -> M4 (4)
[03/23 19:52:54  11676s] #M5 -> M5 (5)
[03/23 19:52:54  11676s] #M6 -> M6 (6)
[03/23 19:52:54  11676s] #MQ -> MQ (7)
[03/23 19:52:54  11676s] #LM -> LM (8)
[03/23 19:52:54  11676s] #SADV-On
[03/23 19:52:54  11676s] # Corner(s) : 
[03/23 19:52:54  11676s] #rc-typ [25.00]
[03/23 19:52:55  11676s] # Corner id: 0
[03/23 19:52:55  11676s] # Layout Scale: 1.000000
[03/23 19:52:55  11676s] # Has Metal Fill model: yes
[03/23 19:52:55  11676s] # Temperature was set
[03/23 19:52:55  11676s] # Temperature : 25.000000
[03/23 19:52:55  11676s] # Ref. Temp   : 25.000000
[03/23 19:52:55  11676s] #SADV-Off
[03/23 19:52:55  11676s] #total pattern=120 [8, 324]
[03/23 19:52:55  11676s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 19:52:55  11676s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 19:52:55  11676s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 19:52:55  11676s] #number model r/c [1,1] [8,324] read
[03/23 19:52:55  11676s] #0 rcmodel(s) requires rebuild
[03/23 19:52:55  11677s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2761.29 (MB), peak = 3497.35 (MB)
[03/23 19:52:55  11677s] #Start building rc corner(s)...
[03/23 19:52:55  11677s] #Number of RC Corner = 1
[03/23 19:52:55  11677s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 19:52:55  11677s] #M1 -> M1 (1)
[03/23 19:52:55  11677s] #M2 -> M2 (2)
[03/23 19:52:55  11677s] #M3 -> M3 (3)
[03/23 19:52:55  11677s] #M4 -> M4 (4)
[03/23 19:52:55  11677s] #M5 -> M5 (5)
[03/23 19:52:55  11677s] #M6 -> M6 (6)
[03/23 19:52:55  11677s] #MQ -> MQ (7)
[03/23 19:52:55  11677s] #LM -> LM (8)
[03/23 19:52:55  11677s] #SADV-On
[03/23 19:52:55  11677s] # Corner(s) : 
[03/23 19:52:55  11677s] #rc-typ [25.00]
[03/23 19:52:55  11677s] # Corner id: 0
[03/23 19:52:55  11677s] # Layout Scale: 1.000000
[03/23 19:52:55  11677s] # Has Metal Fill model: yes
[03/23 19:52:55  11677s] # Temperature was set
[03/23 19:52:55  11677s] # Temperature : 25.000000
[03/23 19:52:55  11677s] # Ref. Temp   : 25.000000
[03/23 19:52:55  11677s] #SADV-Off
[03/23 19:52:55  11677s] #total pattern=120 [8, 324]
[03/23 19:52:55  11677s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 19:52:55  11677s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 19:52:55  11677s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 19:52:55  11677s] #number model r/c [1,1] [8,324] read
[03/23 19:52:55  11677s] #0 rcmodel(s) requires rebuild
[03/23 19:52:55  11677s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2760.80 (MB), peak = 3497.35 (MB)
[03/23 19:52:55  11677s] #Finish check_net_pin_list step Enter extract
[03/23 19:52:55  11677s] #Start init net ripin tree building
[03/23 19:52:55  11677s] #Finish init net ripin tree building
[03/23 19:52:55  11677s] #Cpu time = 00:00:00
[03/23 19:52:55  11677s] #Elapsed time = 00:00:00
[03/23 19:52:55  11677s] #Increased memory = 0.00 (MB)
[03/23 19:52:55  11677s] #Total memory = 2760.80 (MB)
[03/23 19:52:55  11677s] #Peak memory = 3497.35 (MB)
[03/23 19:52:55  11677s] #Using multithreading with 6 threads.
[03/23 19:52:55  11677s] #begin processing metal fill model file
[03/23 19:52:55  11677s] #end processing metal fill model file
[03/23 19:52:55  11677s] #Length limit = 200 pitches
[03/23 19:52:55  11677s] #opt mode = 2
[03/23 19:52:55  11677s] #Finish check_net_pin_list step Fix net pin list
[03/23 19:52:55  11677s] #Start generate extraction boxes.
[03/23 19:52:55  11677s] #
[03/23 19:52:55  11677s] #Extract using 30 x 30 Hboxes
[03/23 19:52:55  11677s] #3x4 initial hboxes
[03/23 19:52:55  11677s] #Use area based hbox pruning.
[03/23 19:52:55  11677s] #0/0 hboxes pruned.
[03/23 19:52:55  11677s] #Complete generating extraction boxes.
[03/23 19:52:55  11677s] #Extract 6 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 19:52:55  11677s] #Process 0 special clock nets for rc extraction
[03/23 19:52:55  11677s] #Total 2997 nets were built. 2157 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 19:52:57  11679s] #Run Statistics for Extraction:
[03/23 19:52:57  11679s] #   Cpu time = 00:00:02, elapsed time = 00:00:01 .
[03/23 19:52:57  11679s] #   Increased memory =    24.05 (MB), total memory =  2784.82 (MB), peak memory =  3497.35 (MB)
[03/23 19:52:57  11679s] #Register nets and terms for rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_sU2QB6.rcdb.d
[03/23 19:52:57  11680s] #Finish registering nets and terms for rcdb.
[03/23 19:52:57  11680s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2765.74 (MB), peak = 3497.35 (MB)
[03/23 19:52:57  11680s] #RC Statistics: 17955 Res, 10818 Ground Cap, 38351 XCap (Edge to Edge)
[03/23 19:52:57  11680s] #RC V/H edge ratio: 0.04, Avg V/H Edge Length: 1116.96 (6773), Avg L-Edge Length: 19740.73 (8466)
[03/23 19:52:57  11680s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_sU2QB6.rcdb.d.
[03/23 19:52:57  11680s] #Start writing RC data.
[03/23 19:52:57  11680s] #Finish writing RC data
[03/23 19:52:57  11680s] #Finish writing rcdb with 20952 nodes, 17955 edges, and 113302 xcaps
[03/23 19:52:57  11680s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2762.47 (MB), peak = 3497.35 (MB)
[03/23 19:52:57  11680s] Restoring parasitic data from file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_sU2QB6.rcdb.d' ...
[03/23 19:52:57  11680s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_sU2QB6.rcdb.d' for reading (mem: 3981.277M)
[03/23 19:52:57  11680s] Reading RCDB with compressed RC data.
[03/23 19:52:57  11680s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_sU2QB6.rcdb.d' for content verification (mem: 3981.277M)
[03/23 19:52:57  11680s] Reading RCDB with compressed RC data.
[03/23 19:52:57  11680s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_sU2QB6.rcdb.d': 0 access done (mem: 3981.277M)
[03/23 19:52:57  11680s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_sU2QB6.rcdb.d': 0 access done (mem: 3981.277M)
[03/23 19:52:57  11680s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3981.277M)
[03/23 19:52:57  11680s] Following multi-corner parasitics specified:
[03/23 19:52:57  11680s] 	/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_sU2QB6.rcdb.d (rcdb)
[03/23 19:52:57  11680s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_sU2QB6.rcdb.d' for reading (mem: 3981.277M)
[03/23 19:52:57  11680s] Reading RCDB with compressed RC data.
[03/23 19:52:57  11680s] 		Cell PE_top has rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_sU2QB6.rcdb.d specified
[03/23 19:52:57  11680s] Cell PE_top, hinst 
[03/23 19:52:57  11680s] processing rcdb (/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_sU2QB6.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 19:52:57  11680s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_sU2QB6.rcdb.d': 0 access done (mem: 3997.277M)
[03/23 19:52:57  11680s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3981.277M)
[03/23 19:52:57  11680s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_wdAK5Y.rcdb.d/PE_top.rcdb.d' for reading (mem: 3981.277M)
[03/23 19:52:57  11680s] Reading RCDB with compressed RC data.
[03/23 19:52:58  11680s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_wdAK5Y.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3981.277M)
[03/23 19:52:58  11680s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3981.277M)
[03/23 19:52:58  11680s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 3981.277M)
[03/23 19:52:58  11680s] #
[03/23 19:52:58  11680s] #Restore RCDB.
[03/23 19:52:58  11680s] #
[03/23 19:52:58  11680s] #Complete tQuantus RC extraction.
[03/23 19:52:58  11680s] #Cpu time = 00:00:04
[03/23 19:52:58  11680s] #Elapsed time = 00:00:04
[03/23 19:52:58  11680s] #Increased memory = 1.59 (MB)
[03/23 19:52:58  11680s] #Total memory = 2762.49 (MB)
[03/23 19:52:58  11680s] #Peak memory = 3497.35 (MB)
[03/23 19:52:58  11680s] #
[03/23 19:52:58  11680s] #2157 inserted nodes are removed
[03/23 19:52:58  11680s] ### export design design signature (751): route=252155797 fixed_route=252155797 flt_obj=0 vio=1200945507 swire=282492057 shield_wire=1 net_attr=318183789 dirty_area=0 del_dirty_area=0 cell=1079099773 placement=834647191 pin_access=1928048662 inst_pattern=1
[03/23 19:52:58  11681s] #	no debugging net set
[03/23 19:52:58  11681s] ### import design signature (752): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1928048662 inst_pattern=1
[03/23 19:52:58  11681s] #Start Inst Signature in MT(0)
[03/23 19:52:58  11681s] #Start Net Signature in MT(1409869)
[03/23 19:52:58  11681s] #Calculate SNet Signature in MT (60215396)
[03/23 19:52:58  11681s] #Run time and memory report for RC extraction:
[03/23 19:52:58  11681s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 19:52:58  11681s] #Run Statistics for snet signature:
[03/23 19:52:58  11681s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.13/6, scale score = 0.19.
[03/23 19:52:58  11681s] #    Increased memory =     0.00 (MB), total memory =  2753.40 (MB), peak memory =  3497.35 (MB)
[03/23 19:52:58  11681s] #Run Statistics for Net Final Signature:
[03/23 19:52:58  11681s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 19:52:58  11681s] #   Increased memory =     0.00 (MB), total memory =  2753.40 (MB), peak memory =  3497.35 (MB)
[03/23 19:52:58  11681s] #Run Statistics for Net launch:
[03/23 19:52:58  11681s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.57/6, scale score = 0.93.
[03/23 19:52:58  11681s] #    Increased memory =     0.00 (MB), total memory =  2753.40 (MB), peak memory =  3497.35 (MB)
[03/23 19:52:58  11681s] #Run Statistics for Net init_dbsNet_slist:
[03/23 19:52:58  11681s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 19:52:58  11681s] #   Increased memory =     0.00 (MB), total memory =  2753.40 (MB), peak memory =  3497.35 (MB)
[03/23 19:52:58  11681s] #Run Statistics for net signature:
[03/23 19:52:58  11681s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.45/6, scale score = 0.57.
[03/23 19:52:58  11681s] #    Increased memory =     0.00 (MB), total memory =  2753.40 (MB), peak memory =  3497.35 (MB)
[03/23 19:52:58  11681s] #Run Statistics for inst signature:
[03/23 19:52:58  11681s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.44/6, scale score = 0.24.
[03/23 19:52:58  11681s] #    Increased memory =    -0.40 (MB), total memory =  2753.40 (MB), peak memory =  3497.35 (MB)
[03/23 19:52:58  11681s] **optDesign ... cpu = 0:15:11, real = 0:10:32, mem = 2753.4M, totSessionCpu=3:14:41 **
[03/23 19:52:58  11681s] Starting delay calculation for Setup views
[03/23 19:52:58  11681s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 19:52:58  11681s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 19:52:58  11681s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 19:52:58  11681s] #################################################################################
[03/23 19:52:58  11681s] # Design Stage: PostRoute
[03/23 19:52:58  11681s] # Design Name: PE_top
[03/23 19:52:58  11681s] # Design Mode: 130nm
[03/23 19:52:58  11681s] # Analysis Mode: MMMC OCV 
[03/23 19:52:58  11681s] # Parasitics Mode: SPEF/RCDB 
[03/23 19:52:58  11681s] # Signoff Settings: SI On 
[03/23 19:52:58  11681s] #################################################################################
[03/23 19:52:59  11681s] Topological Sorting (REAL = 0:00:00.0, MEM = 3953.4M, InitMEM = 3953.4M)
[03/23 19:52:59  11681s] Setting infinite Tws ...
[03/23 19:52:59  11681s] First Iteration Infinite Tw... 
[03/23 19:52:59  11681s] Calculate early delays in OCV mode...
[03/23 19:52:59  11681s] Calculate late delays in OCV mode...
[03/23 19:52:59  11681s] Start delay calculation (fullDC) (6 T). (MEM=3953.4)
[03/23 19:52:59  11681s] End AAE Lib Interpolated Model. (MEM=3965.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:52:59  11681s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_wdAK5Y.rcdb.d/PE_top.rcdb.d' for reading (mem: 3965.012M)
[03/23 19:52:59  11681s] Reading RCDB with compressed RC data.
[03/23 19:52:59  11681s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3965.0M)
[03/23 19:52:59  11681s] AAE_INFO: 6 threads acquired from CTE.
[03/23 19:52:59  11682s] Total number of fetched objects 2997
[03/23 19:52:59  11682s] AAE_INFO-618: Total number of nets in the design is 3000,  100.0 percent of the nets selected for SI analysis
[03/23 19:52:59  11682s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:52:59  11682s] End delay calculation. (MEM=4219.64 CPU=0:00:01.1 REAL=0:00:00.0)
[03/23 19:52:59  11682s] End delay calculation (fullDC). (MEM=4219.64 CPU=0:00:01.2 REAL=0:00:00.0)
[03/23 19:52:59  11682s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 4219.6M) ***
[03/23 19:52:59  11683s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4211.6M)
[03/23 19:52:59  11683s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 19:52:59  11683s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4211.6M)
[03/23 19:52:59  11683s] Starting SI iteration 2
[03/23 19:52:59  11683s] Calculate early delays in OCV mode...
[03/23 19:52:59  11683s] Calculate late delays in OCV mode...
[03/23 19:52:59  11683s] Start delay calculation (fullDC) (6 T). (MEM=4055.8)
[03/23 19:52:59  11683s] End AAE Lib Interpolated Model. (MEM=4055.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:52:59  11684s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 19:52:59  11684s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2997. 
[03/23 19:52:59  11684s] Total number of fetched objects 2997
[03/23 19:52:59  11684s] AAE_INFO-618: Total number of nets in the design is 3000,  31.0 percent of the nets selected for SI analysis
[03/23 19:52:59  11684s] End delay calculation. (MEM=4314.96 CPU=0:00:00.7 REAL=0:00:00.0)
[03/23 19:52:59  11684s] End delay calculation (fullDC). (MEM=4314.96 CPU=0:00:00.7 REAL=0:00:00.0)
[03/23 19:52:59  11684s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 4315.0M) ***
[03/23 19:52:59  11684s] *** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:01.0 totSessionCpu=3:14:44 mem=4321.0M)
[03/23 19:52:59  11684s] End AAE Lib Interpolated Model. (MEM=4320.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:52:59  11684s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4321.0M, EPOCH TIME: 1679615579.898243
[03/23 19:52:59  11684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:52:59  11684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:52:59  11684s] 
[03/23 19:52:59  11684s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:52:59  11684s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:4353.0M, EPOCH TIME: 1679615579.915969
[03/23 19:52:59  11684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:52:59  11684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:00  11684s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.543  | -3.543  | -2.182  |
|           TNS (ns):|-108.025 | -89.344 | -39.147 |
|    Violating Paths:|   197   |   80    |   138   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     14 (14)      |   -0.216   |     14 (14)      |
|   max_tran     |     15 (34)      |   -3.429   |     15 (34)      |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4351.5M, EPOCH TIME: 1679615580.043790
[03/23 19:53:00  11684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:00  11684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:00  11684s] 
[03/23 19:53:00  11684s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:53:00  11684s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.017, MEM:4353.0M, EPOCH TIME: 1679615580.060915
[03/23 19:53:00  11684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:53:00  11684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:00  11684s] Density: 45.978%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:15:14, real = 0:10:34, mem = 2972.9M, totSessionCpu=3:14:45 **
[03/23 19:53:00  11684s] Executing marking Critical Nets1
[03/23 19:53:00  11684s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[03/23 19:53:00  11684s] **INFO: flowCheckPoint #15 OptimizationRecovery
[03/23 19:53:00  11684s] Running postRoute recovery in postEcoRoute mode
[03/23 19:53:00  11684s] **optDesign ... cpu = 0:15:14, real = 0:10:34, mem = 2972.9M, totSessionCpu=3:14:45 **
[03/23 19:53:00  11684s]   Timing/DRV Snapshot: (TGT)
[03/23 19:53:00  11684s]      Weighted WNS: -3.592
[03/23 19:53:00  11684s]       All  PG WNS: -3.593
[03/23 19:53:00  11684s]       High PG WNS: -3.593
[03/23 19:53:00  11684s]       All  PG TNS: -108.024
[03/23 19:53:00  11684s]       High PG TNS: -89.344
[03/23 19:53:00  11684s]       Low  PG TNS: -39.146
[03/23 19:53:00  11684s]          Tran DRV: 15 (15)
[03/23 19:53:00  11684s]           Cap DRV: 14 (14)
[03/23 19:53:00  11684s]        Fanout DRV: 0 (16)
[03/23 19:53:00  11684s]            Glitch: 0 (0)
[03/23 19:53:00  11684s]    Category Slack: { [L, -3.593] [H, -3.593] }
[03/23 19:53:00  11684s] 
[03/23 19:53:00  11684s] Checking setup slack degradation ...
[03/23 19:53:00  11684s] 
[03/23 19:53:00  11684s] Recovery Manager:
[03/23 19:53:00  11684s]   Low  Effort WNS Jump: 0.000 (REF: -3.643, TGT: -3.593, Threshold: 0.364) - Skip
[03/23 19:53:00  11684s]   High Effort WNS Jump: 0.000 (REF: -3.643, TGT: -3.593, Threshold: 0.364) - Skip
[03/23 19:53:00  11684s]   Low  Effort TNS Jump: 1.583 (REF: -106.441, TGT: -108.024, Threshold: 50.000) - Skip
[03/23 19:53:00  11684s]   High Effort TNS Jump: 0.113 (REF: -89.231, TGT: -89.344, Threshold: 25.000) - Skip
[03/23 19:53:00  11684s] 
[03/23 19:53:00  11684s] Checking DRV degradation...
[03/23 19:53:00  11684s] 
[03/23 19:53:00  11684s] Recovery Manager:
[03/23 19:53:00  11684s]     Tran DRV degradation : 0 (15 -> 15, Margin 20) - Skip
[03/23 19:53:00  11684s]      Cap DRV degradation : 0 (14 -> 14, Margin 20) - Skip
[03/23 19:53:00  11684s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 19:53:00  11684s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/23 19:53:00  11684s] 
[03/23 19:53:00  11684s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 19:53:00  11684s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4097.11M, totSessionCpu=3:14:45).
[03/23 19:53:00  11684s] **optDesign ... cpu = 0:15:15, real = 0:10:34, mem = 2973.0M, totSessionCpu=3:14:45 **
[03/23 19:53:00  11684s] 
[03/23 19:53:00  11684s] Latch borrow mode reset to max_borrow
[03/23 19:53:00  11685s] **INFO: flowCheckPoint #16 FinalSummary
[03/23 19:53:00  11685s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0_hold
[03/23 19:53:00  11685s] **optDesign ... cpu = 0:15:15, real = 0:10:34, mem = 2972.0M, totSessionCpu=3:14:45 **
[03/23 19:53:00  11685s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4059.6M, EPOCH TIME: 1679615580.334553
[03/23 19:53:00  11685s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:00  11685s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:00  11685s] 
[03/23 19:53:00  11685s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:53:00  11685s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:4091.6M, EPOCH TIME: 1679615580.353706
[03/23 19:53:00  11685s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:53:00  11685s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:00  11685s] Saving timing graph ...
[03/23 19:53:00  11685s] Done save timing graph
[03/23 19:53:00  11685s] 
[03/23 19:53:00  11685s] TimeStamp Deleting Cell Server Begin ...
[03/23 19:53:00  11685s] 
[03/23 19:53:00  11685s] TimeStamp Deleting Cell Server End ...
[03/23 19:53:00  11685s] Starting delay calculation for Hold views
[03/23 19:53:00  11686s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 19:53:00  11686s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 19:53:00  11686s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 19:53:01  11686s] #################################################################################
[03/23 19:53:01  11686s] # Design Stage: PostRoute
[03/23 19:53:01  11686s] # Design Name: PE_top
[03/23 19:53:01  11686s] # Design Mode: 130nm
[03/23 19:53:01  11686s] # Analysis Mode: MMMC OCV 
[03/23 19:53:01  11686s] # Parasitics Mode: SPEF/RCDB 
[03/23 19:53:01  11686s] # Signoff Settings: SI On 
[03/23 19:53:01  11686s] #################################################################################
[03/23 19:53:01  11686s] Topological Sorting (REAL = 0:00:00.0, MEM = 4174.5M, InitMEM = 4174.5M)
[03/23 19:53:01  11686s] Setting infinite Tws ...
[03/23 19:53:01  11686s] First Iteration Infinite Tw... 
[03/23 19:53:01  11686s] Calculate late delays in OCV mode...
[03/23 19:53:01  11686s] Calculate early delays in OCV mode...
[03/23 19:53:01  11686s] Start delay calculation (fullDC) (6 T). (MEM=4174.51)
[03/23 19:53:01  11686s] End AAE Lib Interpolated Model. (MEM=4186.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:53:01  11687s] Total number of fetched objects 2997
[03/23 19:53:01  11687s] AAE_INFO-618: Total number of nets in the design is 3000,  100.0 percent of the nets selected for SI analysis
[03/23 19:53:01  11687s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:53:01  11687s] End delay calculation. (MEM=4270.43 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 19:53:01  11687s] End delay calculation (fullDC). (MEM=4270.43 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 19:53:01  11687s] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 4270.4M) ***
[03/23 19:53:01  11687s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4262.4M)
[03/23 19:53:01  11687s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 19:53:01  11687s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4262.4M)
[03/23 19:53:01  11687s] Starting SI iteration 2
[03/23 19:53:01  11687s] Calculate late delays in OCV mode...
[03/23 19:53:01  11687s] Calculate early delays in OCV mode...
[03/23 19:53:01  11687s] Start delay calculation (fullDC) (6 T). (MEM=4067.59)
[03/23 19:53:01  11687s] End AAE Lib Interpolated Model. (MEM=4067.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:53:01  11687s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 19:53:01  11687s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2997. 
[03/23 19:53:01  11687s] Total number of fetched objects 2997
[03/23 19:53:01  11687s] AAE_INFO-618: Total number of nets in the design is 3000,  0.2 percent of the nets selected for SI analysis
[03/23 19:53:01  11687s] End delay calculation. (MEM=4311.61 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 19:53:01  11687s] End delay calculation (fullDC). (MEM=4311.61 CPU=0:00:00.1 REAL=0:00:00.0)
[03/23 19:53:01  11687s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4311.6M) ***
[03/23 19:53:01  11688s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=3:14:48 mem=4317.6M)
[03/23 19:53:02  11688s] Restoring timing graph ...
[03/23 19:53:02  11688s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 19:53:02  11688s] Done restore timing graph
[03/23 19:53:05  11689s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.543  | -3.543  | -2.182  |
|           TNS (ns):|-108.025 | -89.344 | -39.147 |
|    Violating Paths:|   197   |   80    |   138   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.055  |  0.080  |  0.055  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     14 (14)      |   -0.216   |     14 (14)      |
|   max_tran     |     15 (34)      |   -3.429   |     15 (34)      |
|   max_fanout   |      0 (0)       |     0      |     16 (16)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 19:53:05  11689s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4094.3M, EPOCH TIME: 1679615585.207539
[03/23 19:53:05  11689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:05  11689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:05  11689s] 
[03/23 19:53:05  11689s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:53:05  11689s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.025, MEM:4095.8M, EPOCH TIME: 1679615585.232888
[03/23 19:53:05  11689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:53:05  11689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:05  11689s] Density: 45.978%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4095.8M, EPOCH TIME: 1679615585.241643
[03/23 19:53:05  11689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:05  11689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:05  11689s] 
[03/23 19:53:05  11689s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:53:05  11689s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.023, MEM:4095.8M, EPOCH TIME: 1679615585.264691
[03/23 19:53:05  11689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:53:05  11689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:05  11689s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4095.8M, EPOCH TIME: 1679615585.272247
[03/23 19:53:05  11689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:05  11689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:05  11689s] 
[03/23 19:53:05  11689s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:53:05  11689s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.023, MEM:4095.8M, EPOCH TIME: 1679615585.295740
[03/23 19:53:05  11689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:53:05  11689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:05  11689s] *** Final Summary (holdfix) CPU=0:00:04.5, REAL=0:00:05.0, MEM=4095.8M
[03/23 19:53:05  11689s] **optDesign ... cpu = 0:15:19, real = 0:10:39, mem = 2963.4M, totSessionCpu=3:14:50 **
[03/23 19:53:05  11689s]  ReSet Options after AAE Based Opt flow 
[03/23 19:53:05  11689s] *** Finished optDesign ***
[03/23 19:53:05  11689s] 
[03/23 19:53:05  11689s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:15:19 real=  0:10:39)
[03/23 19:53:05  11689s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 19:53:05  11689s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:05.7 real=0:00:04.8)
[03/23 19:53:05  11689s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 19:53:05  11689s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:08.3 real=0:00:05.7)
[03/23 19:53:05  11689s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:14:56 real=  0:10:21)
[03/23 19:53:05  11689s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:03.4 real=0:00:01.4)
[03/23 19:53:05  11689s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.4 real=0:00:00.2)
[03/23 19:53:05  11689s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 19:53:05  11689s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4095.8M)
[03/23 19:53:05  11689s] Info: Destroy the CCOpt slew target map.
[03/23 19:53:05  11689s] clean pInstBBox. size 0
[03/23 19:53:05  11689s] All LLGs are deleted
[03/23 19:53:05  11689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:05  11689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:05  11689s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4087.8M, EPOCH TIME: 1679615585.397290
[03/23 19:53:05  11689s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4087.8M, EPOCH TIME: 1679615585.397393
[03/23 19:53:05  11689s] Info: pop threads available for lower-level modules during optimization.
[03/23 19:53:05  11689s] *** optDesign #4 [finish] : cpu/real = 0:15:19.4/0:10:39.1 (1.4), totSession cpu/real = 3:14:49.6/1:49:22.8 (1.8), mem = 4087.8M
[03/23 19:53:05  11689s] 
[03/23 19:53:05  11689s] =============================================================================================
[03/23 19:53:05  11689s]  Final TAT Report : optDesign #4                                                21.14-s109_1
[03/23 19:53:05  11689s] =============================================================================================
[03/23 19:53:05  11689s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 19:53:05  11689s] ---------------------------------------------------------------------------------------------
[03/23 19:53:05  11689s] [ InitOpt                ]      1   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:01.0    1.1
[03/23 19:53:05  11689s] [ HoldOpt                ]      1   0:00:00.4  (   0.1 % )     0:00:00.5 /  0:00:01.0    1.7
[03/23 19:53:05  11689s] [ ViewPruning            ]     11   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 19:53:05  11689s] [ BuildHoldData          ]      1   0:00:02.4  (   0.4 % )     0:00:03.9 /  0:00:06.0    1.5
[03/23 19:53:05  11689s] [ OptSummaryReport       ]      6   0:00:01.3  (   0.2 % )     0:00:05.6 /  0:00:05.3    1.0
[03/23 19:53:05  11689s] [ DrvReport              ]      8   0:00:02.8  (   0.4 % )     0:00:02.8 /  0:00:00.8    0.3
[03/23 19:53:05  11689s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 19:53:05  11689s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 19:53:05  11689s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 19:53:05  11689s] [ CheckPlace             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.8
[03/23 19:53:05  11689s] [ RefinePlace            ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 19:53:05  11689s] [ EcoRoute               ]      1   0:10:20.9  (  97.2 % )     0:10:20.9 /  0:14:56.0    1.4
[03/23 19:53:05  11689s] [ ExtractRC              ]      2   0:00:04.8  (   0.8 % )     0:00:04.8 /  0:00:05.6    1.2
[03/23 19:53:05  11689s] [ TimingUpdate           ]     20   0:00:02.3  (   0.4 % )     0:00:03.5 /  0:00:08.5    2.4
[03/23 19:53:05  11689s] [ FullDelayCalc          ]      8   0:00:01.2  (   0.2 % )     0:00:01.2 /  0:00:04.5    3.8
[03/23 19:53:05  11689s] [ TimingReport           ]      8   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.5    2.1
[03/23 19:53:05  11689s] [ GenerateReports        ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.3    0.8
[03/23 19:53:05  11689s] [ MISC                   ]          0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.3    0.8
[03/23 19:53:05  11689s] ---------------------------------------------------------------------------------------------
[03/23 19:53:05  11689s]  optDesign #4 TOTAL                 0:10:39.1  ( 100.0 % )     0:10:39.1 /  0:15:19.4    1.4
[03/23 19:53:05  11689s] ---------------------------------------------------------------------------------------------
[03/23 19:53:05  11689s] 
[03/23 19:53:05  11689s] <CMD> saveDesign db/PE_top_postroute_0.enc
[03/23 19:53:05  11689s] The in-memory database contained RC information but was not saved. To save 
[03/23 19:53:05  11689s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 19:53:05  11689s] so it should only be saved when it is really desired.
[03/23 19:53:05  11689s] #% Begin save design ... (date=03/23 19:53:05, mem=2923.9M)
[03/23 19:53:05  11689s] % Begin Save ccopt configuration ... (date=03/23 19:53:05, mem=2923.9M)
[03/23 19:53:05  11689s] % End Save ccopt configuration ... (date=03/23 19:53:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2923.9M, current mem=2923.9M)
[03/23 19:53:05  11689s] % Begin Save netlist data ... (date=03/23 19:53:05, mem=2923.9M)
[03/23 19:53:05  11689s] Writing Binary DB to db/PE_top_postroute_0.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 19:53:05  11689s] % End Save netlist data ... (date=03/23 19:53:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2925.5M, current mem=2925.5M)
[03/23 19:53:05  11689s] Saving symbol-table file in separate thread ...
[03/23 19:53:05  11689s] Saving congestion map file in separate thread ...
[03/23 19:53:05  11689s] Saving congestion map file db/PE_top_postroute_0.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 19:53:05  11689s] % Begin Save AAE data ... (date=03/23 19:53:05, mem=2925.7M)
[03/23 19:53:05  11689s] Saving AAE Data ...
[03/23 19:53:05  11689s] % End Save AAE data ... (date=03/23 19:53:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2925.7M, current mem=2925.7M)
[03/23 19:53:06  11689s] Saving preference file db/PE_top_postroute_0.enc.dat.tmp/gui.pref.tcl ...
[03/23 19:53:06  11689s] Saving mode setting ...
[03/23 19:53:06  11689s] Saving global file ...
[03/23 19:53:06  11690s] Saving Drc markers ...
[03/23 19:53:06  11690s] ... 93 markers are saved ...
[03/23 19:53:06  11690s] ... 42 geometry drc markers are saved ...
[03/23 19:53:06  11690s] ... 51 antenna drc markers are saved ...
[03/23 19:53:06  11690s] % Begin Save routing data ... (date=03/23 19:53:06, mem=2926.0M)
[03/23 19:53:06  11690s] Saving route file ...
[03/23 19:53:07  11690s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=4056.3M) ***
[03/23 19:53:07  11690s] % End Save routing data ... (date=03/23 19:53:07, total cpu=0:00:00.1, real=0:00:01.0, peak res=2926.1M, current mem=2926.1M)
[03/23 19:53:07  11690s] Saving special route data file in separate thread ...
[03/23 19:53:07  11690s] Saving PG file in separate thread ...
[03/23 19:53:07  11690s] Saving placement file in separate thread ...
[03/23 19:53:07  11690s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 19:53:07  11690s] Save Adaptive View Pruning View Names to Binary file
[03/23 19:53:07  11690s] Saving PG file db/PE_top_postroute_0.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 19:53:07 2023)
[03/23 19:53:07  11690s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4086.3M) ***
[03/23 19:53:07  11690s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:53:07  11690s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4086.3M) ***
[03/23 19:53:07  11690s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:53:07  11690s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:53:07  11690s] Saving property file db/PE_top_postroute_0.enc.dat.tmp/PE_top.prop
[03/23 19:53:07  11690s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4078.3M) ***
[03/23 19:53:08  11690s] #Saving pin access data to file db/PE_top_postroute_0.enc.dat.tmp/PE_top.apa ...
[03/23 19:53:08  11690s] #
[03/23 19:53:08  11690s] Saving preRoute extracted patterns in file 'db/PE_top_postroute_0.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 19:53:08  11690s] Saving preRoute extraction data in directory 'db/PE_top_postroute_0.enc.dat.tmp/extraction/' ...
[03/23 19:53:08  11690s] Checksum of RCGrid density data::96
[03/23 19:53:08  11690s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 19:53:08  11690s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 19:53:08  11690s] % Begin Save power constraints data ... (date=03/23 19:53:08, mem=2926.4M)
[03/23 19:53:08  11690s] % End Save power constraints data ... (date=03/23 19:53:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2926.4M, current mem=2926.4M)
[03/23 19:53:08  11690s] Generated self-contained design PE_top_postroute_0.enc.dat.tmp
[03/23 19:53:08  11690s] #% End save design ... (date=03/23 19:53:08, total cpu=0:00:00.9, real=0:00:03.0, peak res=2927.0M, current mem=2927.0M)
[03/23 19:53:08  11690s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 19:53:08  11690s] 
[03/23 19:53:08  11690s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 19:53:08  11690s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 19:53:08  11690s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 19:53:08  11690s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 19:53:08  11690s] <CMD> saveDesign db/PE_top_place_cts_route.enc
[03/23 19:53:08  11690s] The in-memory database contained RC information but was not saved. To save 
[03/23 19:53:08  11690s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 19:53:08  11690s] so it should only be saved when it is really desired.
[03/23 19:53:08  11690s] #% Begin save design ... (date=03/23 19:53:08, mem=2927.0M)
[03/23 19:53:08  11690s] % Begin Save ccopt configuration ... (date=03/23 19:53:08, mem=2927.0M)
[03/23 19:53:08  11690s] % End Save ccopt configuration ... (date=03/23 19:53:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=2927.0M, current mem=2927.0M)
[03/23 19:53:08  11690s] % Begin Save netlist data ... (date=03/23 19:53:08, mem=2927.0M)
[03/23 19:53:08  11690s] Writing Binary DB to db/PE_top_place_cts_route.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 19:53:09  11690s] % End Save netlist data ... (date=03/23 19:53:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=2927.1M, current mem=2927.1M)
[03/23 19:53:09  11690s] Saving symbol-table file in separate thread ...
[03/23 19:53:09  11690s] Saving congestion map file in separate thread ...
[03/23 19:53:09  11690s] Saving congestion map file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 19:53:09  11690s] % Begin Save AAE data ... (date=03/23 19:53:09, mem=2927.1M)
[03/23 19:53:09  11690s] Saving AAE Data ...
[03/23 19:53:09  11690s] % End Save AAE data ... (date=03/23 19:53:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2927.1M, current mem=2927.1M)
[03/23 19:53:09  11690s] Saving preference file db/PE_top_place_cts_route.enc.dat.tmp/gui.pref.tcl ...
[03/23 19:53:09  11690s] Saving mode setting ...
[03/23 19:53:09  11690s] Saving global file ...
[03/23 19:53:09  11690s] Saving Drc markers ...
[03/23 19:53:10  11690s] ... 93 markers are saved ...
[03/23 19:53:10  11690s] ... 42 geometry drc markers are saved ...
[03/23 19:53:10  11690s] ... 51 antenna drc markers are saved ...
[03/23 19:53:10  11691s] % Begin Save routing data ... (date=03/23 19:53:10, mem=2927.1M)
[03/23 19:53:10  11691s] Saving route file ...
[03/23 19:53:10  11691s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=4069.0M) ***
[03/23 19:53:10  11691s] % End Save routing data ... (date=03/23 19:53:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2927.1M, current mem=2927.1M)
[03/23 19:53:10  11691s] Saving special route data file in separate thread ...
[03/23 19:53:10  11691s] Saving PG file in separate thread ...
[03/23 19:53:10  11691s] Saving placement file in separate thread ...
[03/23 19:53:10  11691s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 19:53:10  11691s] Save Adaptive View Pruning View Names to Binary file
[03/23 19:53:10  11691s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4099.0M) ***
[03/23 19:53:10  11691s] Saving PG file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 19:53:10 2023)
[03/23 19:53:10  11691s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:53:10  11691s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4099.0M) ***
[03/23 19:53:10  11691s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:53:10  11691s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:53:11  11691s] Saving property file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.prop
[03/23 19:53:11  11691s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4091.0M) ***
[03/23 19:53:11  11691s] #Saving pin access data to file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.apa ...
[03/23 19:53:11  11691s] #
[03/23 19:53:11  11691s] Saving preRoute extracted patterns in file 'db/PE_top_place_cts_route.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 19:53:11  11691s] Saving preRoute extraction data in directory 'db/PE_top_place_cts_route.enc.dat.tmp/extraction/' ...
[03/23 19:53:11  11691s] Checksum of RCGrid density data::96
[03/23 19:53:11  11691s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:53:11  11691s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:53:11  11691s] % Begin Save power constraints data ... (date=03/23 19:53:11, mem=2927.3M)
[03/23 19:53:11  11691s] % End Save power constraints data ... (date=03/23 19:53:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2927.3M, current mem=2927.3M)
[03/23 19:53:12  11691s] Generated self-contained design PE_top_place_cts_route.enc.dat.tmp
[03/23 19:53:12  11691s] #% End save design ... (date=03/23 19:53:12, total cpu=0:00:00.9, real=0:00:04.0, peak res=2927.4M, current mem=2927.4M)
[03/23 19:53:12  11691s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 19:53:12  11691s] 
[03/23 19:53:12  11691s] <CMD> addFiller -cell {FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR} -prefix FILLCELL
[03/23 19:53:12  11691s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[03/23 19:53:12  11691s] Type 'man IMPSP-5217' for more detail.
[03/23 19:53:12  11691s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:4066.0M, EPOCH TIME: 1679615592.330464
[03/23 19:53:12  11691s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:4066.0M, EPOCH TIME: 1679615592.330687
[03/23 19:53:12  11691s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4066.0M, EPOCH TIME: 1679615592.330820
[03/23 19:53:12  11691s] Processing tracks to init pin-track alignment.
[03/23 19:53:12  11691s] z: 2, totalTracks: 1
[03/23 19:53:12  11691s] z: 4, totalTracks: 1
[03/23 19:53:12  11691s] z: 6, totalTracks: 1
[03/23 19:53:12  11691s] z: 8, totalTracks: 1
[03/23 19:53:12  11691s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 19:53:12  11691s] All LLGs are deleted
[03/23 19:53:12  11691s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:12  11691s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:12  11691s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:4066.0M, EPOCH TIME: 1679615592.334523
[03/23 19:53:12  11691s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:4066.0M, EPOCH TIME: 1679615592.334796
[03/23 19:53:12  11691s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4066.0M, EPOCH TIME: 1679615592.335852
[03/23 19:53:12  11691s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:12  11691s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:12  11691s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:4162.0M, EPOCH TIME: 1679615592.339601
[03/23 19:53:12  11691s] Max number of tech site patterns supported in site array is 256.
[03/23 19:53:12  11691s] Core basic site is IBM13SITE
[03/23 19:53:12  11691s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:4162.0M, EPOCH TIME: 1679615592.355095
[03/23 19:53:12  11691s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 19:53:12  11691s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 19:53:12  11691s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.090, REAL:0.038, MEM:4162.0M, EPOCH TIME: 1679615592.392688
[03/23 19:53:12  11691s] SiteArray: non-trimmed site array dimensions = 135 x 465
[03/23 19:53:12  11691s] SiteArray: use 348,160 bytes
[03/23 19:53:12  11691s] SiteArray: current memory after site array memory allocation 4162.0M
[03/23 19:53:12  11691s] SiteArray: FP blocked sites are writable
[03/23 19:53:12  11691s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 19:53:12  11691s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:4130.0M, EPOCH TIME: 1679615592.396583
[03/23 19:53:12  11691s] Process 167031 wires and vias for routing blockage analysis
[03/23 19:53:12  11691s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.087, REAL:0.027, MEM:4162.0M, EPOCH TIME: 1679615592.423850
[03/23 19:53:12  11691s] SiteArray: number of non floorplan blocked sites for llg default is 62775
[03/23 19:53:12  11691s] Atter site array init, number of instance map data is 0.
[03/23 19:53:12  11691s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.199, REAL:0.085, MEM:4162.0M, EPOCH TIME: 1679615592.424831
[03/23 19:53:12  11691s] 
[03/23 19:53:12  11691s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:53:12  11691s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.205, REAL:0.091, MEM:4066.0M, EPOCH TIME: 1679615592.426624
[03/23 19:53:12  11691s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4066.0M, EPOCH TIME: 1679615592.426738
[03/23 19:53:12  11691s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.004, REAL:0.003, MEM:4066.0M, EPOCH TIME: 1679615592.429464
[03/23 19:53:12  11691s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4066.0MB).
[03/23 19:53:12  11691s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.214, REAL:0.099, MEM:4066.0M, EPOCH TIME: 1679615592.429956
[03/23 19:53:12  11691s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.215, REAL:0.099, MEM:4066.0M, EPOCH TIME: 1679615592.430019
[03/23 19:53:12  11691s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:4066.0M, EPOCH TIME: 1679615592.430092
[03/23 19:53:12  11691s]   Signal wire search tree: 166904 elements. (cpu=0:00:00.1, mem=0.0M)
[03/23 19:53:12  11691s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.069, REAL:0.070, MEM:4066.0M, EPOCH TIME: 1679615592.499794
[03/23 19:53:12  11691s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:4066.0M, EPOCH TIME: 1679615592.503433
[03/23 19:53:12  11691s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:4066.0M, EPOCH TIME: 1679615592.503506
[03/23 19:53:12  11691s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:4066.0M, EPOCH TIME: 1679615592.503612
[03/23 19:53:12  11691s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:4066.0M, EPOCH TIME: 1679615592.503697
[03/23 19:53:12  11691s] AddFiller init all instances time CPU:0.000, REAL:0.000
[03/23 19:53:12  11691s] AddFiller main function time CPU:0.155, REAL:0.124
[03/23 19:53:12  11691s] Filler instance commit time CPU:0.031, REAL:0.031
[03/23 19:53:12  11691s] *INFO: Adding fillers to top-module.
[03/23 19:53:12  11691s] *INFO:   Added 277 filler insts (cell FILL64TR / prefix FILLCELL).
[03/23 19:53:12  11691s] *INFO:   Added 94 filler insts (cell FILL32TR / prefix FILLCELL).
[03/23 19:53:12  11691s] *INFO:   Added 189 filler insts (cell FILL16TR / prefix FILLCELL).
[03/23 19:53:12  11691s] *INFO:   Added 430 filler insts (cell FILL8TR / prefix FILLCELL).
[03/23 19:53:12  11691s] *INFO:   Added 888 filler insts (cell FILL4TR / prefix FILLCELL).
[03/23 19:53:12  11691s] *INFO:   Added 1043 filler insts (cell FILL2TR / prefix FILLCELL).
[03/23 19:53:12  11691s] *INFO:   Added 1074 filler insts (cell FILL1TR / prefix FILLCELL).
[03/23 19:53:12  11691s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.162, REAL:0.125, MEM:4066.0M, EPOCH TIME: 1679615592.628888
[03/23 19:53:12  11691s] *INFO: Total 3995 filler insts added - prefix FILLCELL (CPU: 0:00:00.5).
[03/23 19:53:12  11691s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.163, REAL:0.125, MEM:4066.0M, EPOCH TIME: 1679615592.629040
[03/23 19:53:12  11691s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:4066.0M, EPOCH TIME: 1679615592.629138
[03/23 19:53:12  11691s] For 3995 new insts, 3995 new gnd-pin connections were made to global net 'VSS'.
[03/23 19:53:12  11691s] 3995 new pwr-pin connections were made to global net 'VDD'.
[03/23 19:53:12  11691s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/23 19:53:12  11691s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.002, REAL:0.002, MEM:4066.0M, EPOCH TIME: 1679615592.631476
[03/23 19:53:12  11691s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.165, REAL:0.128, MEM:4066.0M, EPOCH TIME: 1679615592.631550
[03/23 19:53:12  11691s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.165, REAL:0.128, MEM:4066.0M, EPOCH TIME: 1679615592.631607
[03/23 19:53:12  11691s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:4066.0M, EPOCH TIME: 1679615592.631789
[03/23 19:53:12  11691s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6925).
[03/23 19:53:12  11691s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:12  11692s] All LLGs are deleted
[03/23 19:53:12  11692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:12  11692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:53:12  11692s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4066.0M, EPOCH TIME: 1679615592.647529
[03/23 19:53:12  11692s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:4065.6M, EPOCH TIME: 1679615592.648202
[03/23 19:53:12  11692s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.028, REAL:0.018, MEM:4065.6M, EPOCH TIME: 1679615592.649623
[03/23 19:53:12  11692s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.481, REAL:0.319, MEM:4065.6M, EPOCH TIME: 1679615592.649712
[03/23 19:53:12  11692s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 19:53:12  11692s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 19:53:12  11692s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 19:53:12  11692s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 19:53:12  11692s] <CMD> fixVia -minCut
[03/23 19:53:12  11692s] 
Start fixing mincut vias at Thu Mar 23 19:53:12 2023
No minimum cut violation markers found on special net vias.
[03/23 19:53:12  11692s] End fixing mincut vias at Thu Mar 23 19:53:12 2023
<CMD> fixVia -minStep
[03/23 19:53:12  11692s] 
Start fixing minstep vias at Thu Mar 23 19:53:12 2023
**WARN: (IMPPP-592):	No MINSTEP rule defined.
[03/23 19:53:12  11692s] End fixing minstep vias at Thu Mar 23 19:53:12 2023
<CMD> fixVia -short
[03/23 19:53:12  11692s] 
Start fixing short vias at Thu Mar 23 19:53:12 2023
End fixing short vias at Thu Mar 23 19:53:12 2023
<CMD> clearDrc
[03/23 19:53:12  11692s]  *** Starting Verify Geometry (MEM: 4089.6) ***
[03/23 19:53:12  11692s] 
[03/23 19:53:12  11692s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/23 19:53:12  11692s]   VERIFY GEOMETRY ...... Starting Verification
[03/23 19:53:12  11692s]   VERIFY GEOMETRY ...... Initializing
[03/23 19:53:12  11692s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/23 19:53:12  11692s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/23 19:53:12  11692s]                   ...... bin size: 2560
[03/23 19:53:12  11692s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/23 19:53:12  11692s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/23 19:53:14  11693s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 19:53:14  11693s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 19:53:14  11693s]   VERIFY GEOMETRY ...... Wiring         :  717 Viols.
[03/23 19:53:14  11693s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 19:53:14  11693s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 717 Viols. 0 Wrngs.
[03/23 19:53:14  11693s] VG: elapsed time: 2.00
[03/23 19:53:14  11693s] Begin Summary ...
[03/23 19:53:14  11693s]   Cells       : 0
[03/23 19:53:14  11693s]   SameNet     : 0
[03/23 19:53:14  11693s]   Wiring      : 20
[03/23 19:53:14  11693s]   Antenna     : 0
[03/23 19:53:14  11693s]   Short       : 697
[03/23 19:53:14  11693s]   Overlap     : 0
[03/23 19:53:14  11693s] End Summary
[03/23 19:53:14  11693s] 
[03/23 19:53:14  11693s]   Verification Complete : 717 Viols.  0 Wrngs.
[03/23 19:53:14  11693s] 
[03/23 19:53:14  11693s] **********End: VERIFY GEOMETRY**********
[03/23 19:53:14  11693s]  *** verify geometry (CPU: 0:00:01.5  MEM: 342.6M)
[03/23 19:53:14  11693s] 
[03/23 19:53:14  11693s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[03/23 19:53:14  11693s] VERIFY_CONNECTIVITY use new engine.
[03/23 19:53:14  11693s] 
[03/23 19:53:14  11693s] ******** Start: VERIFY CONNECTIVITY ********
[03/23 19:53:14  11693s] Start Time: Thu Mar 23 19:53:14 2023
[03/23 19:53:14  11693s] 
[03/23 19:53:14  11693s] Design Name: PE_top
[03/23 19:53:14  11693s] Database Units: 1000
[03/23 19:53:14  11693s] Design Boundary: (0.0000, 0.0000) (200.0000, 500.0000)
[03/23 19:53:14  11693s] Error Limit = 1000000; Warning Limit = 500000
[03/23 19:53:14  11693s] Check specified nets
[03/23 19:53:14  11693s] Use 6 pthreads
[03/23 19:53:14  11693s] 
[03/23 19:53:14  11693s] Begin Summary 
[03/23 19:53:14  11693s]   Found no problems or warnings.
[03/23 19:53:14  11693s] End Summary
[03/23 19:53:14  11693s] 
[03/23 19:53:14  11693s] End Time: Thu Mar 23 19:53:14 2023
[03/23 19:53:14  11693s] Time Elapsed: 0:00:00.0
[03/23 19:53:14  11693s] 
[03/23 19:53:14  11693s] ******** End: VERIFY CONNECTIVITY ********
[03/23 19:53:14  11693s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/23 19:53:14  11693s]   (CPU Time: 0:00:00.3  MEM: 32.000M)
[03/23 19:53:14  11693s] 
[03/23 19:53:14  11693s] <CMD> verifyProcessAntenna -error 1000000
[03/23 19:53:14  11693s] 
[03/23 19:53:14  11693s] ******* START VERIFY ANTENNA ********
[03/23 19:53:14  11693s] Report File: PE_top.antenna.rpt
[03/23 19:53:14  11693s] LEF Macro File: PE_top.antenna.lef
[03/23 19:53:14  11694s] Verification Complete: 51 Violations
[03/23 19:53:14  11694s] ******* DONE VERIFY ANTENNA ********
[03/23 19:53:14  11694s] (CPU Time: 0:00:00.4  MEM: 0.000M)
[03/23 19:53:14  11694s] 
[03/23 19:53:14  11694s] <CMD> detailRoute -fix_drc
[03/23 19:53:14  11694s] #% Begin detailRoute (date=03/23 19:53:14, mem=2938.8M)
[03/23 19:53:14  11694s] 
[03/23 19:53:14  11694s] detailRoute -fix_drc
[03/23 19:53:14  11694s] 
[03/23 19:53:14  11694s] #Start detailRoute on Thu Mar 23 19:53:14 2023
[03/23 19:53:14  11694s] #
[03/23 19:53:14  11694s] ### Time Record (detailRoute) is installed.
[03/23 19:53:14  11694s] ### Time Record (Pre Callback) is installed.
[03/23 19:53:14  11694s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_wdAK5Y.rcdb.d/PE_top.rcdb.d': 2997 access done (mem: 4165.273M)
[03/23 19:53:14  11694s] ### Time Record (Pre Callback) is uninstalled.
[03/23 19:53:14  11694s] ### Time Record (DB Import) is installed.
[03/23 19:53:14  11694s] ### Time Record (Timing Data Generation) is installed.
[03/23 19:53:14  11694s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 19:53:14  11694s] 
[03/23 19:53:14  11694s] Trim Metal Layers:
[03/23 19:53:14  11694s] LayerId::1 widthSet size::1
[03/23 19:53:14  11694s] LayerId::2 widthSet size::1
[03/23 19:53:14  11694s] LayerId::3 widthSet size::1
[03/23 19:53:14  11694s] LayerId::4 widthSet size::1
[03/23 19:53:14  11694s] LayerId::5 widthSet size::1
[03/23 19:53:14  11694s] LayerId::6 widthSet size::1
[03/23 19:53:14  11694s] LayerId::7 widthSet size::1
[03/23 19:53:14  11694s] LayerId::8 widthSet size::1
[03/23 19:53:14  11694s] eee: pegSigSF::1.070000
[03/23 19:53:14  11694s] Initializing multi-corner resistance tables ...
[03/23 19:53:14  11694s] eee: l::1 avDens::0.107403 usedTrk::811.966663 availTrk::7560.000000 sigTrk::811.966663
[03/23 19:53:14  11694s] eee: l::2 avDens::0.443495 usedTrk::3312.909830 availTrk::7470.000000 sigTrk::3312.909830
[03/23 19:53:14  11694s] eee: l::3 avDens::0.265024 usedTrk::2003.581383 availTrk::7560.000000 sigTrk::2003.581383
[03/23 19:53:14  11694s] eee: l::4 avDens::0.244545 usedTrk::1848.762501 availTrk::7560.000000 sigTrk::1848.762501
[03/23 19:53:14  11694s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:53:14  11694s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:53:14  11694s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:53:14  11694s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 19:53:14  11694s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.436626 uaWl=1.000000 uaWlH=0.252578 aWlH=0.000000 lMod=0 pMax=0.868400 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 19:53:14  11694s] ### Net info: total nets: 3000
[03/23 19:53:14  11694s] ### Net info: dirty nets: 0
[03/23 19:53:14  11694s] ### Net info: marked as disconnected nets: 0
[03/23 19:53:14  11694s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 19:53:14  11694s] #num needed restored net=0
[03/23 19:53:14  11694s] #need_extraction net=0 (total=3000)
[03/23 19:53:14  11694s] ### Net info: fully routed nets: 2997
[03/23 19:53:14  11694s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 19:53:14  11694s] ### Net info: unrouted nets: 0
[03/23 19:53:14  11694s] ### Net info: re-extraction nets: 0
[03/23 19:53:14  11694s] ### Net info: ignored nets: 0
[03/23 19:53:14  11694s] ### Net info: skip routing nets: 0
[03/23 19:53:14  11694s] #Start reading timing information from file .timing_file_137045.tif.gz ...
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance PLACEDFE_OFC39_reset in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance PLACEDFE_OFC38_reset in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/PLACEDFE_OFC80_pe_in_pk_rdb_addr__0 in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/PLACEDFE_OFC73_pe_in_pk_wrb_addr__0 in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/PLACEDFE_OFC71_pe_in_pk_wrb_addr__1 in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/PLACEDFE_OFC70_pe_in_pk_wrb_addr__2 in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/PLACEDFE_OFC55_pe_in_pk_rdb_addr__1 in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/PLACEDFE_OFC47_reset in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/PLACEDFE_OFC42_reset in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/PLACEDFE_OFC41_reset in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/PLACEDFE_OFC40_reset in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC85_n23 in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC84_pe_in_pk_rdb_addr__0 in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC66_n16 in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC64_n31 in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC45_reset in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC29_n58 in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC25_FE_DBTN7_n1 in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_DBTC7_n1 in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (NRDB-193) 
[03/23 19:53:14  11694s] #Cannot find instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U4 in db referenced by timing file .timing_file_137045.tif.gz. 
[03/23 19:53:14  11694s] #WARNING (NRDB-192) 
[03/23 19:53:14  11694s] #Cannot find port Y in db referenced by timing file .timing_file_137045.tif.gz
[03/23 19:53:14  11694s] #WARNING (EMS-27) Message (NRDB-193) has exceeded the current message display limit of 20.
[03/23 19:53:14  11694s] #To increase the message display limit, refer to the product command reference manual.
[03/23 19:53:14  11694s] #WARNING (EMS-27) Message (NRDB-192) has exceeded the current message display limit of 20.
[03/23 19:53:14  11694s] #To increase the message display limit, refer to the product command reference manual.
[03/23 19:53:15  11694s] #
[03/23 19:53:15  11694s] # 41 instances referenced by timing file .timing_file_137045.tif.gz are missing in db.
[03/23 19:53:15  11694s] #Read in timing information for 68 ports, 2573 instances from timing file .timing_file_137045.tif.gz.
[03/23 19:53:15  11694s] ### import design signature (753): route=72988637 fixed_route=1645312696 flt_obj=0 vio=2099217554 swire=282492057 shield_wire=1 net_attr=1963030883 dirty_area=0 del_dirty_area=0 cell=739730758 placement=147069721 pin_access=1928048662 inst_pattern=1
[03/23 19:53:15  11694s] ### Time Record (DB Import) is uninstalled.
[03/23 19:53:15  11694s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 19:53:15  11694s] #RTESIG:78da95934d6bc3300c8677deaf106e0f1dac99a524fe3876d06b364ab76b481ba7041207
[03/23 19:53:15  11694s] #       1207b6fdfab9650c36dab8f5d17afc4a7a25cfe6efeb0d30c20893e5805ce708d986880b
[03/23 19:53:15  11694s] #       524b14a49f08731f7a7b66f7b3f9cbeb16e31430e2a7038baae90af708e3607a188c73b5
[03/23 19:53:15  11694s] #       3d3cfc70094255348381c5aeeb9ab30c69f197293f6dd1d67b284d558c8dfb878b5882eb
[03/23 19:53:15  11694s] #       c72945a11260b6b386c16270bd0f9cc5244760a7cc012e8e4319a52f8ab5a6acc7765a4b
[03/23 19:53:15  11694s] #       490d9a234f442a61515b670ea63f4b6a9902ebf779db95a68976b59d16d65a079d46a4bf
[03/23 19:53:15  11694s] #       de4d3b8dc7e9dd84dfa49eca188822195e22e1e3c1de84bcc200a908d82adbaeb36cb5dd
[03/23 19:53:15  11694s] #       4c3b8a5223d0f4903c23ae1b3c2a0cee2d2ae5d50657d8b2e84baf67ecd85e22e5ef8a5f
[03/23 19:53:15  11694s] #       a488ab34949390b8efa0f8982e9f5024904c9b41e8ff5d309d6f31ccc830a37dd9472850
[03/23 19:53:15  11694s] #       3791ffe491ab5b7f97577563728c254f527f554587af8bafefbe01e5548f82
[03/23 19:53:15  11694s] #
[03/23 19:53:15  11694s] #Using multithreading with 6 threads.
[03/23 19:53:15  11694s] ### Time Record (Data Preparation) is installed.
[03/23 19:53:15  11694s] #Start routing data preparation on Thu Mar 23 19:53:15 2023
[03/23 19:53:15  11694s] #
[03/23 19:53:15  11694s] #Minimum voltage of a net in the design = 0.000.
[03/23 19:53:15  11694s] #Maximum voltage of a net in the design = 1.200.
[03/23 19:53:15  11694s] #Voltage range [0.000 - 1.200] has 2998 nets.
[03/23 19:53:15  11694s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 19:53:15  11694s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 19:53:15  11694s] #Build and mark too close pins for the same net.
[03/23 19:53:15  11694s] ### Time Record (Cell Pin Access) is installed.
[03/23 19:53:15  11694s] #Initial pin access analysis.
[03/23 19:53:15  11694s] #Detail pin access analysis.
[03/23 19:53:15  11694s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 19:53:15  11694s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 19:53:15  11694s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:53:15  11694s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:53:15  11694s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:53:15  11694s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:53:15  11694s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:53:15  11694s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:53:15  11694s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:53:15  11694s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2939.96 (MB), peak = 3497.35 (MB)
[03/23 19:53:15  11695s] #Regenerating Ggrids automatically.
[03/23 19:53:15  11695s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 19:53:15  11695s] #Using automatically generated G-grids.
[03/23 19:53:15  11695s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 19:53:15  11695s] #Done routing data preparation.
[03/23 19:53:15  11695s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2941.76 (MB), peak = 3497.35 (MB)
[03/23 19:53:15  11695s] ### Time Record (Data Preparation) is uninstalled.
[03/23 19:53:15  11695s] ### Time Record (Detail Routing) is installed.
[03/23 19:53:15  11695s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 19:53:15  11695s] #
[03/23 19:53:15  11695s] #Start Detail Routing..
[03/23 19:53:15  11695s] #start initial detail routing ...
[03/23 19:53:15  11695s] ### Design has 2 dirty nets, 3995 dirty-areas), has valid drcs
[03/23 19:53:15  11695s] #   number of violations = 717
[03/23 19:53:15  11695s] #
[03/23 19:53:15  11695s] #    By Layer and Type :
[03/23 19:53:15  11695s] #	          SpacV   Totals
[03/23 19:53:15  11695s] #	M1            3        3
[03/23 19:53:15  11695s] #	M2          139      139
[03/23 19:53:15  11695s] #	M3          242      242
[03/23 19:53:15  11695s] #	M4          333      333
[03/23 19:53:15  11695s] #	Totals      717      717
[03/23 19:53:15  11695s] #3995 out of 6925 instances (57.7%) need to be verified(marked ipoed), dirty area = 56.4%.
[03/23 19:53:16  11697s] ### Routing stats: dirty-area = 99.55%
[03/23 19:53:16  11697s] #   number of violations = 42
[03/23 19:53:16  11697s] #
[03/23 19:53:16  11697s] #    By Layer and Type :
[03/23 19:53:16  11697s] #	          Short   Totals
[03/23 19:53:16  11697s] #	M1            0        0
[03/23 19:53:16  11697s] #	M2            0        0
[03/23 19:53:16  11697s] #	M3           14       14
[03/23 19:53:16  11697s] #	M4           28       28
[03/23 19:53:16  11697s] #	Totals       42       42
[03/23 19:53:16  11698s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2943.99 (MB), peak = 3497.35 (MB)
[03/23 19:53:16  11698s] #start 1st fixing drc iteration ...
[03/23 19:53:23  11708s] ### Routing stats: routing = 7.10% dirty-area = 99.55%
[03/23 19:53:23  11708s] #   number of violations = 38
[03/23 19:53:23  11708s] #
[03/23 19:53:23  11708s] #    By Layer and Type :
[03/23 19:53:23  11708s] #	          Short   CutSpc   Totals
[03/23 19:53:23  11708s] #	M1            0        0        0
[03/23 19:53:23  11708s] #	M2            0        0        0
[03/23 19:53:23  11708s] #	M3           14        1       15
[03/23 19:53:23  11708s] #	M4           23        0       23
[03/23 19:53:23  11708s] #	Totals       37        1       38
[03/23 19:53:23  11708s] #    number of process antenna violations = 144
[03/23 19:53:23  11708s] #cpu time = 00:00:10, elapsed time = 00:00:08, memory = 2944.26 (MB), peak = 3497.35 (MB)
[03/23 19:53:23  11708s] #start 2nd fixing drc iteration ...
[03/23 19:53:31  11717s] ### Routing stats: routing = 7.42% dirty-area = 99.55%
[03/23 19:53:31  11717s] #   number of violations = 37
[03/23 19:53:31  11717s] #
[03/23 19:53:31  11717s] #    By Layer and Type :
[03/23 19:53:31  11717s] #	          Short   CutSpc   Totals
[03/23 19:53:31  11717s] #	M1            0        0        0
[03/23 19:53:31  11717s] #	M2            0        0        0
[03/23 19:53:31  11717s] #	M3           15        1       16
[03/23 19:53:31  11717s] #	M4           21        0       21
[03/23 19:53:31  11717s] #	Totals       36        1       37
[03/23 19:53:31  11717s] #    number of process antenna violations = 144
[03/23 19:53:31  11717s] #cpu time = 00:00:10, elapsed time = 00:00:08, memory = 2944.45 (MB), peak = 3497.35 (MB)
[03/23 19:53:31  11718s] #start 3rd fixing drc iteration ...
[03/23 19:53:37  11726s] ### Routing stats: routing = 9.23% dirty-area = 99.55%
[03/23 19:53:37  11726s] #   number of violations = 32
[03/23 19:53:37  11726s] #
[03/23 19:53:37  11726s] #    By Layer and Type :
[03/23 19:53:37  11726s] #	          Short   CutSpc   Totals
[03/23 19:53:37  11726s] #	M1            0        0        0
[03/23 19:53:37  11726s] #	M2            0        0        0
[03/23 19:53:37  11726s] #	M3           12        1       13
[03/23 19:53:37  11726s] #	M4           19        0       19
[03/23 19:53:37  11726s] #	Totals       31        1       32
[03/23 19:53:37  11726s] #    number of process antenna violations = 143
[03/23 19:53:37  11726s] #cpu time = 00:00:08, elapsed time = 00:00:06, memory = 2944.92 (MB), peak = 3497.35 (MB)
[03/23 19:53:38  11726s] #start 4th fixing drc iteration ...
[03/23 19:53:46  11736s] ### Routing stats: routing = 9.87% dirty-area = 99.55%
[03/23 19:53:46  11736s] #   number of violations = 31
[03/23 19:53:46  11736s] #
[03/23 19:53:46  11736s] #    By Layer and Type :
[03/23 19:53:46  11736s] #	          Short   CutSpc   Totals
[03/23 19:53:46  11736s] #	M1            0        0        0
[03/23 19:53:46  11736s] #	M2            0        0        0
[03/23 19:53:46  11736s] #	M3           12        1       13
[03/23 19:53:46  11736s] #	M4           18        0       18
[03/23 19:53:46  11736s] #	Totals       30        1       31
[03/23 19:53:46  11736s] #    number of process antenna violations = 143
[03/23 19:53:46  11736s] #cpu time = 00:00:10, elapsed time = 00:00:09, memory = 2941.02 (MB), peak = 3497.35 (MB)
[03/23 19:53:46  11736s] #start 5th fixing drc iteration ...
[03/23 19:53:53  11745s] ### Routing stats: routing = 10.13% dirty-area = 99.55%
[03/23 19:53:53  11745s] #   number of violations = 30
[03/23 19:53:53  11745s] #
[03/23 19:53:53  11745s] #    By Layer and Type :
[03/23 19:53:53  11745s] #	          Short   Totals
[03/23 19:53:53  11745s] #	M1            0        0
[03/23 19:53:53  11745s] #	M2            0        0
[03/23 19:53:53  11745s] #	M3           12       12
[03/23 19:53:53  11745s] #	M4           18       18
[03/23 19:53:53  11745s] #	Totals       30       30
[03/23 19:53:53  11745s] #    number of process antenna violations = 143
[03/23 19:53:53  11745s] #cpu time = 00:00:08, elapsed time = 00:00:07, memory = 2939.50 (MB), peak = 3497.35 (MB)
[03/23 19:53:53  11745s] #start 6th fixing drc iteration ...
[03/23 19:54:03  11757s] ### Routing stats: routing = 11.48% dirty-area = 99.55%
[03/23 19:54:03  11757s] #   number of violations = 29
[03/23 19:54:03  11757s] #
[03/23 19:54:03  11757s] #    By Layer and Type :
[03/23 19:54:03  11757s] #	          Short   Totals
[03/23 19:54:03  11757s] #	M1            0        0
[03/23 19:54:03  11757s] #	M2            0        0
[03/23 19:54:03  11757s] #	M3           11       11
[03/23 19:54:03  11757s] #	M4           18       18
[03/23 19:54:03  11757s] #	Totals       29       29
[03/23 19:54:03  11757s] #    number of process antenna violations = 143
[03/23 19:54:03  11757s] #cpu time = 00:00:12, elapsed time = 00:00:10, memory = 2940.29 (MB), peak = 3497.35 (MB)
[03/23 19:54:03  11757s] #start 7th fixing drc iteration ...
[03/23 19:54:11  11767s] ### Routing stats: routing = 11.74% dirty-area = 99.55%
[03/23 19:54:11  11767s] #   number of violations = 27
[03/23 19:54:11  11767s] #
[03/23 19:54:11  11767s] #    By Layer and Type :
[03/23 19:54:11  11767s] #	          Short   Totals
[03/23 19:54:11  11767s] #	M1            0        0
[03/23 19:54:11  11767s] #	M2            0        0
[03/23 19:54:11  11767s] #	M3           12       12
[03/23 19:54:11  11767s] #	M4           15       15
[03/23 19:54:11  11767s] #	Totals       27       27
[03/23 19:54:11  11767s] #    number of process antenna violations = 143
[03/23 19:54:11  11767s] #cpu time = 00:00:10, elapsed time = 00:00:08, memory = 2940.82 (MB), peak = 3497.35 (MB)
[03/23 19:54:11  11767s] #start 8th fixing drc iteration ...
[03/23 19:54:20  11777s] ### Routing stats: routing = 11.94% dirty-area = 99.55%
[03/23 19:54:20  11777s] #   number of violations = 28
[03/23 19:54:20  11777s] #
[03/23 19:54:20  11777s] #    By Layer and Type :
[03/23 19:54:20  11777s] #	          Short   Totals
[03/23 19:54:20  11777s] #	M1            0        0
[03/23 19:54:20  11777s] #	M2            0        0
[03/23 19:54:20  11777s] #	M3            9        9
[03/23 19:54:20  11777s] #	M4           19       19
[03/23 19:54:20  11777s] #	Totals       28       28
[03/23 19:54:20  11777s] #    number of process antenna violations = 144
[03/23 19:54:20  11777s] #cpu time = 00:00:10, elapsed time = 00:00:08, memory = 2940.23 (MB), peak = 3497.35 (MB)
[03/23 19:54:20  11778s] #start 9th fixing drc iteration ...
[03/23 19:54:25  11784s] ### Routing stats: routing = 12.26% dirty-area = 99.55%
[03/23 19:54:25  11784s] #   number of violations = 24
[03/23 19:54:25  11784s] #
[03/23 19:54:25  11784s] #    By Layer and Type :
[03/23 19:54:25  11784s] #	          Short   Totals
[03/23 19:54:25  11784s] #	M1            0        0
[03/23 19:54:25  11784s] #	M2            0        0
[03/23 19:54:25  11784s] #	M3            9        9
[03/23 19:54:25  11784s] #	M4           15       15
[03/23 19:54:25  11784s] #	Totals       24       24
[03/23 19:54:25  11784s] #    number of process antenna violations = 143
[03/23 19:54:25  11784s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 2939.74 (MB), peak = 3497.35 (MB)
[03/23 19:54:25  11784s] #start 10th fixing drc iteration ...
[03/23 19:54:30  11790s] ### Routing stats: routing = 12.32% dirty-area = 99.55%
[03/23 19:54:30  11790s] #   number of violations = 24
[03/23 19:54:30  11790s] #
[03/23 19:54:30  11790s] #    By Layer and Type :
[03/23 19:54:30  11790s] #	          Short   Totals
[03/23 19:54:30  11790s] #	M1            0        0
[03/23 19:54:30  11790s] #	M2            0        0
[03/23 19:54:30  11790s] #	M3            8        8
[03/23 19:54:30  11790s] #	M4           16       16
[03/23 19:54:30  11790s] #	Totals       24       24
[03/23 19:54:30  11790s] #    number of process antenna violations = 143
[03/23 19:54:30  11790s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 2940.68 (MB), peak = 3497.35 (MB)
[03/23 19:54:30  11790s] #start 11th fixing drc iteration ...
[03/23 19:54:40  11802s] ### Routing stats: routing = 13.29% dirty-area = 99.55%
[03/23 19:54:40  11802s] #   number of violations = 23
[03/23 19:54:40  11802s] #
[03/23 19:54:40  11802s] #    By Layer and Type :
[03/23 19:54:40  11802s] #	          Short   Totals
[03/23 19:54:40  11802s] #	M1            0        0
[03/23 19:54:40  11802s] #	M2            0        0
[03/23 19:54:40  11802s] #	M3            7        7
[03/23 19:54:40  11802s] #	M4           16       16
[03/23 19:54:40  11802s] #	Totals       23       23
[03/23 19:54:40  11802s] #    number of process antenna violations = 143
[03/23 19:54:40  11802s] #cpu time = 00:00:12, elapsed time = 00:00:10, memory = 2941.71 (MB), peak = 3497.35 (MB)
[03/23 19:54:40  11802s] #start 12th fixing drc iteration ...
[03/23 19:54:51  11815s] ### Routing stats: routing = 13.61% dirty-area = 99.55%
[03/23 19:54:51  11815s] #   number of violations = 22
[03/23 19:54:51  11815s] #
[03/23 19:54:51  11815s] #    By Layer and Type :
[03/23 19:54:51  11815s] #	          Short   Totals
[03/23 19:54:51  11815s] #	M1            0        0
[03/23 19:54:51  11815s] #	M2            0        0
[03/23 19:54:51  11815s] #	M3            7        7
[03/23 19:54:51  11815s] #	M4           15       15
[03/23 19:54:51  11815s] #	Totals       22       22
[03/23 19:54:51  11815s] #    number of process antenna violations = 144
[03/23 19:54:51  11815s] #cpu time = 00:00:13, elapsed time = 00:00:11, memory = 2941.90 (MB), peak = 3497.35 (MB)
[03/23 19:54:51  11815s] #start 13th fixing drc iteration ...
[03/23 19:55:02  11829s] ### Routing stats: routing = 13.61% dirty-area = 99.55%
[03/23 19:55:02  11829s] #   number of violations = 22
[03/23 19:55:02  11829s] #
[03/23 19:55:02  11829s] #    By Layer and Type :
[03/23 19:55:02  11829s] #	          Short   Totals
[03/23 19:55:02  11829s] #	M1            0        0
[03/23 19:55:02  11829s] #	M2            0        0
[03/23 19:55:02  11829s] #	M3            7        7
[03/23 19:55:02  11829s] #	M4           15       15
[03/23 19:55:02  11829s] #	Totals       22       22
[03/23 19:55:02  11829s] #    number of process antenna violations = 141
[03/23 19:55:02  11829s] #cpu time = 00:00:13, elapsed time = 00:00:11, memory = 2942.28 (MB), peak = 3497.35 (MB)
[03/23 19:55:02  11829s] #start 14th fixing drc iteration ...
[03/23 19:55:09  11837s] ### Routing stats: routing = 13.61% dirty-area = 99.55%
[03/23 19:55:09  11837s] #   number of violations = 22
[03/23 19:55:09  11837s] #
[03/23 19:55:09  11837s] #    By Layer and Type :
[03/23 19:55:09  11837s] #	          Short   Totals
[03/23 19:55:09  11837s] #	M1            0        0
[03/23 19:55:09  11837s] #	M2            0        0
[03/23 19:55:09  11837s] #	M3            7        7
[03/23 19:55:09  11837s] #	M4           15       15
[03/23 19:55:09  11837s] #	Totals       22       22
[03/23 19:55:09  11837s] #cpu time = 00:00:09, elapsed time = 00:00:07, memory = 2942.43 (MB), peak = 3497.35 (MB)
[03/23 19:55:09  11837s] #start 15th fixing drc iteration ...
[03/23 19:55:16  11845s] ### Routing stats: routing = 13.61% dirty-area = 99.55%
[03/23 19:55:16  11845s] #   number of violations = 22
[03/23 19:55:16  11845s] #
[03/23 19:55:16  11845s] #    By Layer and Type :
[03/23 19:55:16  11845s] #	          Short   Totals
[03/23 19:55:16  11845s] #	M1            0        0
[03/23 19:55:16  11845s] #	M2            0        0
[03/23 19:55:16  11845s] #	M3            7        7
[03/23 19:55:16  11845s] #	M4           15       15
[03/23 19:55:16  11845s] #	Totals       22       22
[03/23 19:55:16  11845s] #cpu time = 00:00:07, elapsed time = 00:00:06, memory = 2941.85 (MB), peak = 3497.35 (MB)
[03/23 19:55:16  11845s] #start 16th fixing drc iteration ...
[03/23 19:55:31  11863s] ### Routing stats: routing = 16.58% dirty-area = 99.55%
[03/23 19:55:31  11863s] #   number of violations = 21
[03/23 19:55:31  11863s] #
[03/23 19:55:31  11863s] #    By Layer and Type :
[03/23 19:55:31  11863s] #	          Short   Totals
[03/23 19:55:31  11863s] #	M1            0        0
[03/23 19:55:31  11863s] #	M2            0        0
[03/23 19:55:31  11863s] #	M3            7        7
[03/23 19:55:31  11863s] #	M4           14       14
[03/23 19:55:31  11863s] #	Totals       21       21
[03/23 19:55:31  11863s] #cpu time = 00:00:19, elapsed time = 00:00:16, memory = 2942.70 (MB), peak = 3497.35 (MB)
[03/23 19:55:31  11863s] #start 17th fixing drc iteration ...
[03/23 19:55:43  11876s] ### Routing stats: routing = 16.58% dirty-area = 99.55%
[03/23 19:55:43  11876s] #   number of violations = 21
[03/23 19:55:43  11876s] #
[03/23 19:55:43  11876s] #    By Layer and Type :
[03/23 19:55:43  11876s] #	          Short   Totals
[03/23 19:55:43  11876s] #	M1            0        0
[03/23 19:55:43  11876s] #	M2            0        0
[03/23 19:55:43  11876s] #	M3            7        7
[03/23 19:55:43  11876s] #	M4           14       14
[03/23 19:55:43  11876s] #	Totals       21       21
[03/23 19:55:43  11876s] #cpu time = 00:00:13, elapsed time = 00:00:12, memory = 2942.98 (MB), peak = 3497.35 (MB)
[03/23 19:55:43  11876s] #start 18th fixing drc iteration ...
[03/23 19:55:55  11890s] ### Routing stats: routing = 16.58% dirty-area = 99.55%
[03/23 19:55:55  11890s] #   number of violations = 21
[03/23 19:55:55  11890s] #
[03/23 19:55:55  11890s] #    By Layer and Type :
[03/23 19:55:55  11890s] #	          Short   Totals
[03/23 19:55:55  11890s] #	M1            0        0
[03/23 19:55:55  11890s] #	M2            0        0
[03/23 19:55:55  11890s] #	M3            7        7
[03/23 19:55:55  11890s] #	M4           14       14
[03/23 19:55:55  11890s] #	Totals       21       21
[03/23 19:55:55  11890s] #cpu time = 00:00:14, elapsed time = 00:00:12, memory = 2942.96 (MB), peak = 3497.35 (MB)
[03/23 19:55:55  11890s] #start 19th fixing drc iteration ...
[03/23 19:56:05  11902s] ### Routing stats: routing = 16.58% dirty-area = 99.55%
[03/23 19:56:05  11902s] #   number of violations = 21
[03/23 19:56:05  11902s] #
[03/23 19:56:05  11902s] #    By Layer and Type :
[03/23 19:56:05  11902s] #	          Short   Totals
[03/23 19:56:05  11902s] #	M1            0        0
[03/23 19:56:05  11902s] #	M2            0        0
[03/23 19:56:05  11902s] #	M3            7        7
[03/23 19:56:05  11902s] #	M4           14       14
[03/23 19:56:05  11902s] #	Totals       21       21
[03/23 19:56:05  11903s] #cpu time = 00:00:12, elapsed time = 00:00:10, memory = 2943.23 (MB), peak = 3497.35 (MB)
[03/23 19:56:05  11903s] #Complete Detail Routing.
[03/23 19:56:05  11903s] #Total number of nets with non-default rule or having extra spacing = 168
[03/23 19:56:05  11903s] #Total wire length = 246160 um.
[03/23 19:56:05  11903s] #Total half perimeter of net bounding box = 99051 um.
[03/23 19:56:05  11903s] #Total wire length on LAYER M1 = 0 um.
[03/23 19:56:05  11903s] #Total wire length on LAYER M2 = 112897 um.
[03/23 19:56:05  11903s] #Total wire length on LAYER M3 = 69128 um.
[03/23 19:56:05  11903s] #Total wire length on LAYER M4 = 64135 um.
[03/23 19:56:05  11903s] #Total wire length on LAYER M5 = 0 um.
[03/23 19:56:05  11903s] #Total wire length on LAYER M6 = 0 um.
[03/23 19:56:05  11903s] #Total wire length on LAYER MQ = 0 um.
[03/23 19:56:05  11903s] #Total wire length on LAYER LM = 0 um.
[03/23 19:56:05  11903s] #Total number of vias = 60149
[03/23 19:56:05  11903s] #Total number of multi-cut vias = 2293 (  3.8%)
[03/23 19:56:05  11903s] #Total number of single cut vias = 57856 ( 96.2%)
[03/23 19:56:05  11903s] #Up-Via Summary (total 60149):
[03/23 19:56:05  11903s] #                   single-cut          multi-cut      Total
[03/23 19:56:05  11903s] #-----------------------------------------------------------
[03/23 19:56:05  11903s] # M1              9960 ( 98.1%)       197 (  1.9%)      10157
[03/23 19:56:05  11903s] # M2             25204 ( 96.5%)       923 (  3.5%)      26127
[03/23 19:56:05  11903s] # M3             22692 ( 95.1%)      1173 (  4.9%)      23865
[03/23 19:56:05  11903s] #-----------------------------------------------------------
[03/23 19:56:05  11903s] #                57856 ( 96.2%)      2293 (  3.8%)      60149 
[03/23 19:56:05  11903s] #
[03/23 19:56:05  11903s] #Total number of DRC violations = 21
[03/23 19:56:05  11903s] #Total number of violations on LAYER M1 = 0
[03/23 19:56:05  11903s] #Total number of violations on LAYER M2 = 0
[03/23 19:56:05  11903s] #Total number of violations on LAYER M3 = 7
[03/23 19:56:05  11903s] #Total number of violations on LAYER M4 = 14
[03/23 19:56:05  11903s] #Total number of violations on LAYER M5 = 0
[03/23 19:56:05  11903s] #Total number of violations on LAYER M6 = 0
[03/23 19:56:05  11903s] #Total number of violations on LAYER MQ = 0
[03/23 19:56:05  11903s] #Total number of violations on LAYER LM = 0
[03/23 19:56:05  11903s] ### Time Record (Detail Routing) is uninstalled.
[03/23 19:56:05  11903s] #Cpu time = 00:03:28
[03/23 19:56:05  11903s] #Elapsed time = 00:02:50
[03/23 19:56:05  11903s] #Increased memory = 7.08 (MB)
[03/23 19:56:05  11903s] #Total memory = 2943.23 (MB)
[03/23 19:56:05  11903s] #Peak memory = 3497.35 (MB)
[03/23 19:56:05  11903s] ### detail_route design signature (798): route=828013947 flt_obj=0 vio=500830538 shield_wire=1
[03/23 19:56:05  11903s] ### Time Record (DB Export) is installed.
[03/23 19:56:05  11903s] ### export design design signature (799): route=828013947 fixed_route=1645312696 flt_obj=0 vio=500830538 swire=282492057 shield_wire=1 net_attr=1969767296 dirty_area=0 del_dirty_area=0 cell=739730758 placement=147069721 pin_access=1202701919 inst_pattern=1
[03/23 19:56:05  11903s] #	no debugging net set
[03/23 19:56:05  11903s] ### Time Record (DB Export) is uninstalled.
[03/23 19:56:05  11903s] ### Time Record (Post Callback) is installed.
[03/23 19:56:05  11903s] ### Time Record (Post Callback) is uninstalled.
[03/23 19:56:05  11903s] #
[03/23 19:56:05  11903s] #detailRoute statistics:
[03/23 19:56:05  11903s] #Cpu time = 00:03:29
[03/23 19:56:05  11903s] #Elapsed time = 00:02:51
[03/23 19:56:05  11903s] #Increased memory = -200.12 (MB)
[03/23 19:56:05  11903s] #Total memory = 2738.64 (MB)
[03/23 19:56:05  11903s] #Peak memory = 3497.35 (MB)
[03/23 19:56:05  11903s] #Number of warnings = 42
[03/23 19:56:05  11903s] #Total number of warnings = 84
[03/23 19:56:05  11903s] #Number of fails = 0
[03/23 19:56:05  11903s] #Total number of fails = 0
[03/23 19:56:05  11903s] #Complete detailRoute on Thu Mar 23 19:56:05 2023
[03/23 19:56:05  11903s] #
[03/23 19:56:05  11903s] ### import design signature (800): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1202701919 inst_pattern=1
[03/23 19:56:05  11903s] ### Time Record (detailRoute) is uninstalled.
[03/23 19:56:05  11903s] ### 
[03/23 19:56:05  11903s] ###   Scalability Statistics
[03/23 19:56:05  11903s] ### 
[03/23 19:56:05  11903s] ### --------------------------------+----------------+----------------+----------------+
[03/23 19:56:05  11903s] ###   detailRoute                   |        cpu time|    elapsed time|     scalability|
[03/23 19:56:05  11903s] ### --------------------------------+----------------+----------------+----------------+
[03/23 19:56:05  11903s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 19:56:05  11903s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 19:56:05  11903s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 19:56:05  11903s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[03/23 19:56:05  11903s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 19:56:05  11903s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 19:56:05  11903s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 19:56:05  11903s] ###   Detail Routing                |        00:03:28|        00:02:50|             1.2|
[03/23 19:56:05  11903s] ###   Entire Command                |        00:03:29|        00:02:51|             1.2|
[03/23 19:56:05  11903s] ### --------------------------------+----------------+----------------+----------------+
[03/23 19:56:05  11903s] ### 
[03/23 19:56:05  11903s] #% End detailRoute (date=03/23 19:56:05, total cpu=0:03:29, real=0:02:51, peak res=3120.1M, current mem=2731.3M)
[03/23 19:56:05  11903s] <CMD> saveDesign db/PE_top_final_prefill.enc
[03/23 19:56:05  11903s] #% Begin save design ... (date=03/23 19:56:05, mem=2731.3M)
[03/23 19:56:05  11903s] % Begin Save ccopt configuration ... (date=03/23 19:56:05, mem=2731.3M)
[03/23 19:56:06  11903s] % End Save ccopt configuration ... (date=03/23 19:56:05, total cpu=0:00:00.0, real=0:00:01.0, peak res=2731.3M, current mem=2731.3M)
[03/23 19:56:06  11903s] % Begin Save netlist data ... (date=03/23 19:56:06, mem=2731.3M)
[03/23 19:56:06  11903s] Writing Binary DB to db/PE_top_final_prefill.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 19:56:06  11903s] % End Save netlist data ... (date=03/23 19:56:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2731.3M, current mem=2731.3M)
[03/23 19:56:06  11903s] Saving symbol-table file in separate thread ...
[03/23 19:56:06  11903s] Saving congestion map file in separate thread ...
[03/23 19:56:06  11903s] Saving congestion map file db/PE_top_final_prefill.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 19:56:06  11903s] % Begin Save AAE data ... (date=03/23 19:56:06, mem=2731.3M)
[03/23 19:56:06  11903s] Saving AAE Data ...
[03/23 19:56:06  11903s] % End Save AAE data ... (date=03/23 19:56:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2731.3M, current mem=2731.3M)
[03/23 19:56:06  11903s] Saving preference file db/PE_top_final_prefill.enc.dat.tmp/gui.pref.tcl ...
[03/23 19:56:06  11903s] Saving mode setting ...
[03/23 19:56:06  11903s] Saving global file ...
[03/23 19:56:06  11903s] Saving Drc markers ...
[03/23 19:56:07  11903s] ... 21 markers are saved ...
[03/23 19:56:07  11903s] ... 21 geometry drc markers are saved ...
[03/23 19:56:07  11903s] ... 0 antenna drc markers are saved ...
[03/23 19:56:07  11903s] % Begin Save routing data ... (date=03/23 19:56:07, mem=2731.3M)
[03/23 19:56:07  11903s] Saving route file ...
[03/23 19:56:07  11904s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3964.8M) ***
[03/23 19:56:07  11904s] % End Save routing data ... (date=03/23 19:56:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2731.3M, current mem=2731.3M)
[03/23 19:56:07  11904s] Saving special route data file in separate thread ...
[03/23 19:56:07  11904s] Saving PG file in separate thread ...
[03/23 19:56:07  11904s] Saving placement file in separate thread ...
[03/23 19:56:07  11904s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 19:56:07  11904s] Save Adaptive View Pruning View Names to Binary file
[03/23 19:56:07  11904s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4002.8M) ***
[03/23 19:56:07  11904s] Saving PG file db/PE_top_final_prefill.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 19:56:07 2023)
[03/23 19:56:07  11904s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:56:07  11904s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4002.8M) ***
[03/23 19:56:07  11904s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:56:07  11904s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:56:08  11904s] Saving property file db/PE_top_final_prefill.enc.dat.tmp/PE_top.prop
[03/23 19:56:08  11904s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3994.8M) ***
[03/23 19:56:08  11904s] #Saving pin access data to file db/PE_top_final_prefill.enc.dat.tmp/PE_top.apa ...
[03/23 19:56:08  11904s] #
[03/23 19:56:08  11904s] Saving preRoute extracted patterns in file 'db/PE_top_final_prefill.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 19:56:08  11904s] Saving preRoute extraction data in directory 'db/PE_top_final_prefill.enc.dat.tmp/extraction/' ...
[03/23 19:56:08  11904s] Checksum of RCGrid density data::96
[03/23 19:56:08  11904s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:56:08  11904s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:56:08  11904s] % Begin Save power constraints data ... (date=03/23 19:56:08, mem=2732.0M)
[03/23 19:56:08  11904s] % End Save power constraints data ... (date=03/23 19:56:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2732.0M, current mem=2732.0M)
[03/23 19:56:09  11904s] Generated self-contained design PE_top_final_prefill.enc.dat.tmp
[03/23 19:56:09  11904s] #% End save design ... (date=03/23 19:56:09, total cpu=0:00:00.9, real=0:00:04.0, peak res=2732.0M, current mem=2731.6M)
[03/23 19:56:09  11904s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 19:56:09  11904s] 
[03/23 19:56:09  11904s] <CMD> report_timing     
[03/23 19:56:09  11904s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 19:56:09  11904s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 19:56:09  11904s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 19:56:09  11904s] #################################################################################
[03/23 19:56:09  11904s] # Design Stage: PostRoute
[03/23 19:56:09  11904s] # Design Name: PE_top
[03/23 19:56:09  11904s] # Design Mode: 130nm
[03/23 19:56:09  11904s] # Analysis Mode: MMMC OCV 
[03/23 19:56:09  11904s] # Parasitics Mode: No SPEF/RCDB 
[03/23 19:56:09  11904s] # Signoff Settings: SI On 
[03/23 19:56:09  11904s] #################################################################################
[03/23 19:56:09  11904s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 19:56:09  11904s] ### Net info: total nets: 3000
[03/23 19:56:09  11904s] ### Net info: dirty nets: 0
[03/23 19:56:09  11904s] ### Net info: marked as disconnected nets: 0
[03/23 19:56:09  11904s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 19:56:09  11905s] #num needed restored net=0
[03/23 19:56:09  11905s] #need_extraction net=0 (total=3000)
[03/23 19:56:09  11905s] ### Net info: fully routed nets: 2997
[03/23 19:56:09  11905s] ### Net info: trivial (< 2 pins) nets: 3
[03/23 19:56:09  11905s] ### Net info: unrouted nets: 0
[03/23 19:56:09  11905s] ### Net info: re-extraction nets: 0
[03/23 19:56:09  11905s] ### Net info: ignored nets: 0
[03/23 19:56:09  11905s] ### Net info: skip routing nets: 0
[03/23 19:56:09  11905s] ### import design signature (801): route=2020950928 fixed_route=2020950928 flt_obj=0 vio=1573344666 swire=282492057 shield_wire=1 net_attr=2020802831 dirty_area=0 del_dirty_area=0 cell=739730758 placement=147069721 pin_access=1202701919 inst_pattern=1
[03/23 19:56:09  11905s] #Extract in post route mode
[03/23 19:56:09  11905s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 19:56:09  11905s] #Fast data preparation for tQuantus.
[03/23 19:56:09  11905s] #Start routing data preparation on Thu Mar 23 19:56:09 2023
[03/23 19:56:09  11905s] #
[03/23 19:56:09  11905s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 19:56:09  11905s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:56:09  11905s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:56:09  11905s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:56:09  11905s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:56:09  11905s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 19:56:09  11905s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:56:09  11905s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 19:56:09  11905s] #Regenerating Ggrids automatically.
[03/23 19:56:09  11905s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 19:56:09  11905s] #Using automatically generated G-grids.
[03/23 19:56:09  11905s] #Done routing data preparation.
[03/23 19:56:09  11905s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2721.96 (MB), peak = 3497.35 (MB)
[03/23 19:56:09  11905s] #Start routing data preparation on Thu Mar 23 19:56:09 2023
[03/23 19:56:09  11905s] #
[03/23 19:56:09  11905s] #Minimum voltage of a net in the design = 0.000.
[03/23 19:56:09  11905s] #Maximum voltage of a net in the design = 1.200.
[03/23 19:56:09  11905s] #Voltage range [0.000 - 1.200] has 2998 nets.
[03/23 19:56:09  11905s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 19:56:09  11905s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 19:56:09  11905s] #Build and mark too close pins for the same net.
[03/23 19:56:09  11905s] #Regenerating Ggrids automatically.
[03/23 19:56:09  11905s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 19:56:09  11905s] #Using automatically generated G-grids.
[03/23 19:56:09  11905s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 19:56:09  11905s] #Done routing data preparation.
[03/23 19:56:09  11905s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2727.65 (MB), peak = 3497.35 (MB)
[03/23 19:56:09  11905s] #
[03/23 19:56:09  11905s] #Start tQuantus RC extraction...
[03/23 19:56:09  11905s] #Start building rc corner(s)...
[03/23 19:56:09  11905s] #Number of RC Corner = 1
[03/23 19:56:09  11905s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 19:56:09  11905s] #M1 -> M1 (1)
[03/23 19:56:09  11905s] #M2 -> M2 (2)
[03/23 19:56:09  11905s] #M3 -> M3 (3)
[03/23 19:56:09  11905s] #M4 -> M4 (4)
[03/23 19:56:09  11905s] #M5 -> M5 (5)
[03/23 19:56:09  11905s] #M6 -> M6 (6)
[03/23 19:56:09  11905s] #MQ -> MQ (7)
[03/23 19:56:09  11905s] #LM -> LM (8)
[03/23 19:56:09  11905s] #SADV-On
[03/23 19:56:09  11905s] # Corner(s) : 
[03/23 19:56:09  11905s] #rc-typ [25.00]
[03/23 19:56:10  11905s] # Corner id: 0
[03/23 19:56:10  11905s] # Layout Scale: 1.000000
[03/23 19:56:10  11905s] # Has Metal Fill model: yes
[03/23 19:56:10  11905s] # Temperature was set
[03/23 19:56:10  11905s] # Temperature : 25.000000
[03/23 19:56:10  11905s] # Ref. Temp   : 25.000000
[03/23 19:56:10  11905s] #SADV-Off
[03/23 19:56:10  11905s] #total pattern=120 [8, 324]
[03/23 19:56:10  11905s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 19:56:10  11905s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 19:56:10  11905s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 19:56:10  11905s] #number model r/c [1,1] [8,324] read
[03/23 19:56:10  11905s] #0 rcmodel(s) requires rebuild
[03/23 19:56:10  11905s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2727.61 (MB), peak = 3497.35 (MB)
[03/23 19:56:10  11905s] #Start building rc corner(s)...
[03/23 19:56:10  11905s] #Number of RC Corner = 1
[03/23 19:56:10  11905s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 19:56:10  11905s] #M1 -> M1 (1)
[03/23 19:56:10  11905s] #M2 -> M2 (2)
[03/23 19:56:10  11905s] #M3 -> M3 (3)
[03/23 19:56:10  11905s] #M4 -> M4 (4)
[03/23 19:56:10  11905s] #M5 -> M5 (5)
[03/23 19:56:10  11905s] #M6 -> M6 (6)
[03/23 19:56:10  11905s] #MQ -> MQ (7)
[03/23 19:56:10  11905s] #LM -> LM (8)
[03/23 19:56:10  11905s] #SADV-On
[03/23 19:56:10  11905s] # Corner(s) : 
[03/23 19:56:10  11905s] #rc-typ [25.00]
[03/23 19:56:11  11906s] # Corner id: 0
[03/23 19:56:11  11906s] # Layout Scale: 1.000000
[03/23 19:56:11  11906s] # Has Metal Fill model: yes
[03/23 19:56:11  11906s] # Temperature was set
[03/23 19:56:11  11906s] # Temperature : 25.000000
[03/23 19:56:11  11906s] # Ref. Temp   : 25.000000
[03/23 19:56:11  11906s] #SADV-Off
[03/23 19:56:11  11906s] #total pattern=120 [8, 324]
[03/23 19:56:11  11906s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 19:56:11  11906s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 19:56:11  11906s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 19:56:11  11906s] #number model r/c [1,1] [8,324] read
[03/23 19:56:11  11906s] #0 rcmodel(s) requires rebuild
[03/23 19:56:11  11906s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2727.01 (MB), peak = 3497.35 (MB)
[03/23 19:56:11  11906s] #Finish check_net_pin_list step Enter extract
[03/23 19:56:11  11906s] #Start init net ripin tree building
[03/23 19:56:11  11906s] #Finish init net ripin tree building
[03/23 19:56:11  11906s] #Cpu time = 00:00:00
[03/23 19:56:11  11906s] #Elapsed time = 00:00:00
[03/23 19:56:11  11906s] #Increased memory = 0.00 (MB)
[03/23 19:56:11  11906s] #Total memory = 2727.01 (MB)
[03/23 19:56:11  11906s] #Peak memory = 3497.35 (MB)
[03/23 19:56:11  11906s] #Using multithreading with 6 threads.
[03/23 19:56:11  11906s] #begin processing metal fill model file
[03/23 19:56:11  11906s] #end processing metal fill model file
[03/23 19:56:11  11906s] #Length limit = 200 pitches
[03/23 19:56:11  11906s] #opt mode = 2
[03/23 19:56:11  11906s] #Finish check_net_pin_list step Fix net pin list
[03/23 19:56:11  11906s] #Start generate extraction boxes.
[03/23 19:56:11  11906s] #
[03/23 19:56:11  11906s] #Extract using 30 x 30 Hboxes
[03/23 19:56:11  11906s] #3x4 initial hboxes
[03/23 19:56:11  11906s] #Use area based hbox pruning.
[03/23 19:56:11  11906s] #0/0 hboxes pruned.
[03/23 19:56:11  11906s] #Complete generating extraction boxes.
[03/23 19:56:11  11906s] #Extract 6 hboxes with 6 threads on machine with  Xeon 4.03GHz 12288KB Cache 12CPU...
[03/23 19:56:11  11906s] #Process 0 special clock nets for rc extraction
[03/23 19:56:11  11906s] #Total 2997 nets were built. 2160 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 19:56:12  11909s] #Run Statistics for Extraction:
[03/23 19:56:12  11909s] #   Cpu time = 00:00:03, elapsed time = 00:00:01 .
[03/23 19:56:12  11909s] #   Increased memory =    57.92 (MB), total memory =  2785.53 (MB), peak memory =  3497.35 (MB)
[03/23 19:56:12  11909s] #Register nets and terms for rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_mmdZ4A.rcdb.d
[03/23 19:56:13  11909s] #Finish registering nets and terms for rcdb.
[03/23 19:56:13  11910s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2739.33 (MB), peak = 3497.35 (MB)
[03/23 19:56:13  11910s] #RC Statistics: 17956 Res, 10819 Ground Cap, 38321 XCap (Edge to Edge)
[03/23 19:56:13  11910s] #RC V/H edge ratio: 0.04, Avg V/H Edge Length: 1118.13 (6772), Avg L-Edge Length: 19736.15 (8471)
[03/23 19:56:13  11910s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_mmdZ4A.rcdb.d.
[03/23 19:56:13  11910s] #Start writing RC data.
[03/23 19:56:13  11910s] #Finish writing RC data
[03/23 19:56:13  11910s] #Finish writing rcdb with 20953 nodes, 17956 edges, and 113300 xcaps
[03/23 19:56:13  11910s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2736.04 (MB), peak = 3497.35 (MB)
[03/23 19:56:13  11910s] Restoring parasitic data from file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_mmdZ4A.rcdb.d' ...
[03/23 19:56:13  11910s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_mmdZ4A.rcdb.d' for reading (mem: 4014.539M)
[03/23 19:56:13  11910s] Reading RCDB with compressed RC data.
[03/23 19:56:13  11910s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_mmdZ4A.rcdb.d' for content verification (mem: 4014.539M)
[03/23 19:56:13  11910s] Reading RCDB with compressed RC data.
[03/23 19:56:13  11910s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_mmdZ4A.rcdb.d': 0 access done (mem: 4014.539M)
[03/23 19:56:13  11910s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_mmdZ4A.rcdb.d': 0 access done (mem: 4014.539M)
[03/23 19:56:13  11910s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4014.539M)
[03/23 19:56:13  11910s] Following multi-corner parasitics specified:
[03/23 19:56:13  11910s] 	/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_mmdZ4A.rcdb.d (rcdb)
[03/23 19:56:13  11910s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_mmdZ4A.rcdb.d' for reading (mem: 4014.539M)
[03/23 19:56:13  11910s] Reading RCDB with compressed RC data.
[03/23 19:56:13  11910s] 		Cell PE_top has rcdb /tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_mmdZ4A.rcdb.d specified
[03/23 19:56:13  11910s] Cell PE_top, hinst 
[03/23 19:56:13  11910s] processing rcdb (/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_mmdZ4A.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 19:56:13  11910s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/nr137045_mmdZ4A.rcdb.d': 0 access done (mem: 4030.539M)
[03/23 19:56:13  11910s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4014.539M)
[03/23 19:56:13  11910s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_zrGXeH.rcdb.d/PE_top.rcdb.d' for reading (mem: 4014.539M)
[03/23 19:56:13  11910s] Reading RCDB with compressed RC data.
[03/23 19:56:13  11910s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_zrGXeH.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4014.539M)
[03/23 19:56:13  11910s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=4014.539M)
[03/23 19:56:13  11910s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 4014.539M)
[03/23 19:56:13  11910s] #
[03/23 19:56:13  11910s] #Restore RCDB.
[03/23 19:56:13  11910s] #
[03/23 19:56:13  11910s] #Complete tQuantus RC extraction.
[03/23 19:56:13  11910s] #Cpu time = 00:00:05
[03/23 19:56:13  11910s] #Elapsed time = 00:00:04
[03/23 19:56:13  11910s] #Increased memory = 8.45 (MB)
[03/23 19:56:13  11910s] #Total memory = 2736.10 (MB)
[03/23 19:56:13  11910s] #Peak memory = 3497.35 (MB)
[03/23 19:56:13  11910s] #
[03/23 19:56:13  11910s] #2160 inserted nodes are removed
[03/23 19:56:13  11910s] ### export design design signature (803): route=1674505934 fixed_route=1674505934 flt_obj=0 vio=1573344666 swire=282492057 shield_wire=1 net_attr=318183789 dirty_area=0 del_dirty_area=0 cell=739730758 placement=147069721 pin_access=1202701919 inst_pattern=1
[03/23 19:56:13  11911s] #	no debugging net set
[03/23 19:56:13  11911s] ### import design signature (804): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1202701919 inst_pattern=1
[03/23 19:56:13  11911s] #Start Inst Signature in MT(0)
[03/23 19:56:13  11911s] #Start Net Signature in MT(63300009)
[03/23 19:56:13  11911s] #Calculate SNet Signature in MT (71624391)
[03/23 19:56:14  11911s] #Run time and memory report for RC extraction:
[03/23 19:56:14  11911s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 19:56:14  11911s] #Run Statistics for snet signature:
[03/23 19:56:14  11911s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.11/6, scale score = 0.19.
[03/23 19:56:14  11911s] #    Increased memory =     0.02 (MB), total memory =  2722.04 (MB), peak memory =  3497.35 (MB)
[03/23 19:56:14  11911s] #Run Statistics for Net Final Signature:
[03/23 19:56:14  11911s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 19:56:14  11911s] #   Increased memory =     0.00 (MB), total memory =  2722.03 (MB), peak memory =  3497.35 (MB)
[03/23 19:56:14  11911s] #Run Statistics for Net launch:
[03/23 19:56:14  11911s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.48/6, scale score = 0.91.
[03/23 19:56:14  11911s] #    Increased memory =    -0.00 (MB), total memory =  2722.03 (MB), peak memory =  3497.35 (MB)
[03/23 19:56:14  11911s] #Run Statistics for Net init_dbsNet_slist:
[03/23 19:56:14  11911s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 19:56:14  11911s] #   Increased memory =     0.00 (MB), total memory =  2722.03 (MB), peak memory =  3497.35 (MB)
[03/23 19:56:14  11911s] #Run Statistics for net signature:
[03/23 19:56:14  11911s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.25/6, scale score = 0.54.
[03/23 19:56:14  11911s] #    Increased memory =    -0.00 (MB), total memory =  2722.03 (MB), peak memory =  3497.35 (MB)
[03/23 19:56:14  11911s] #Run Statistics for inst signature:
[03/23 19:56:14  11911s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.66/6, scale score = 0.28.
[03/23 19:56:14  11911s] #    Increased memory =    -0.34 (MB), total memory =  2722.03 (MB), peak memory =  3497.35 (MB)
[03/23 19:56:14  11911s] Topological Sorting (REAL = 0:00:00.0, MEM = 4004.7M, InitMEM = 4004.7M)
[03/23 19:56:14  11911s] Setting infinite Tws ...
[03/23 19:56:14  11911s] First Iteration Infinite Tw... 
[03/23 19:56:14  11911s] Calculate early delays in OCV mode...
[03/23 19:56:14  11911s] Calculate late delays in OCV mode...
[03/23 19:56:14  11911s] Start delay calculation (fullDC) (6 T). (MEM=4004.66)
[03/23 19:56:14  11911s] End AAE Lib Interpolated Model. (MEM=4016.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:14  11911s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_zrGXeH.rcdb.d/PE_top.rcdb.d' for reading (mem: 4016.273M)
[03/23 19:56:14  11911s] Reading RCDB with compressed RC data.
[03/23 19:56:14  11911s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4016.3M)
[03/23 19:56:14  11912s] Total number of fetched objects 2997
[03/23 19:56:14  11912s] AAE_INFO-618: Total number of nets in the design is 3000,  100.0 percent of the nets selected for SI analysis
[03/23 19:56:14  11912s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:14  11912s] End delay calculation. (MEM=4238.75 CPU=0:00:01.1 REAL=0:00:00.0)
[03/23 19:56:14  11912s] End delay calculation (fullDC). (MEM=4238.75 CPU=0:00:01.2 REAL=0:00:00.0)
[03/23 19:56:14  11912s] *** CDM Built up (cpu=0:00:07.9  real=0:00:05.0  mem= 4238.8M) ***
[03/23 19:56:14  11912s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4230.8M)
[03/23 19:56:14  11912s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 19:56:14  11912s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4230.8M)
[03/23 19:56:14  11912s] Starting SI iteration 2
[03/23 19:56:14  11913s] Calculate early delays in OCV mode...
[03/23 19:56:14  11913s] Calculate late delays in OCV mode...
[03/23 19:56:14  11913s] Start delay calculation (fullDC) (6 T). (MEM=4066.91)
[03/23 19:56:14  11913s] End AAE Lib Interpolated Model. (MEM=4066.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:14  11913s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 19:56:14  11913s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2997. 
[03/23 19:56:14  11913s] Total number of fetched objects 2997
[03/23 19:56:14  11913s] AAE_INFO-618: Total number of nets in the design is 3000,  31.0 percent of the nets selected for SI analysis
[03/23 19:56:14  11913s] End delay calculation. (MEM=4322.98 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 19:56:14  11913s] End delay calculation (fullDC). (MEM=4322.98 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 19:56:14  11913s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 4323.0M) ***
[03/23 19:56:14  11914s] <CMD> setMetalFill -layer {1 2 3 4} -minDensity 20 -preferredDensity 25 -maxDensity 80 -maxLength 4 -maxWidth 1 -windowSize 500 500 -windowStep 500 500
[03/23 19:56:14  11914s] <CMD> addMetalFill -layer {1 2 3 4} -onCells -timingAware sta -area 0 0 200.0 500.0
[03/23 19:56:14  11914s]    _____________________________________________________________
[03/23 19:56:14  11914s]   /  Design State
[03/23 19:56:14  11914s]  +--------------------------------------------------------------
[03/23 19:56:14  11914s]  | signal nets: 
[03/23 19:56:14  11914s]  |    routed nets:     2975 (100.0% routed)
[03/23 19:56:14  11914s]  |     total nets:     2975
[03/23 19:56:14  11914s]  | clock nets: 
[03/23 19:56:14  11914s]  |    routed nets:       22 (100.0% routed)
[03/23 19:56:14  11914s]  |     total nets:       22
[03/23 19:56:14  11914s]  +--------------------------------------------------------------
[03/23 19:56:14  11914s] #################################################################################
[03/23 19:56:14  11914s] # Design Stage: PostRoute
[03/23 19:56:14  11914s] # Design Name: PE_top
[03/23 19:56:14  11914s] # Design Mode: 130nm
[03/23 19:56:14  11914s] # Analysis Mode: MMMC OCV 
[03/23 19:56:14  11914s] # Parasitics Mode: SPEF/RCDB 
[03/23 19:56:14  11914s] # Signoff Settings: SI On 
[03/23 19:56:14  11914s] #################################################################################
[03/23 19:56:14  11914s]    _____________________________________________________________
[03/23 19:56:14  11914s]   /  Design State
[03/23 19:56:14  11914s]  +--------------------------------------------------------------
[03/23 19:56:14  11914s]  | signal nets: 
[03/23 19:56:14  11914s]  |    routed nets:     2975 (100.0% routed)
[03/23 19:56:14  11914s]  |     total nets:     2975
[03/23 19:56:14  11914s]  | clock nets: 
[03/23 19:56:14  11914s]  |    routed nets:       22 (100.0% routed)
[03/23 19:56:14  11914s]  |     total nets:       22
[03/23 19:56:14  11914s]  +--------------------------------------------------------------
[03/23 19:56:14  11914s] #################################################################################
[03/23 19:56:14  11914s] # Design Stage: PostRoute
[03/23 19:56:14  11914s] # Design Name: PE_top
[03/23 19:56:14  11914s] # Design Mode: 130nm
[03/23 19:56:14  11914s] # Analysis Mode: MMMC OCV 
[03/23 19:56:14  11914s] # Parasitics Mode: SPEF/RCDB 
[03/23 19:56:14  11914s] # Signoff Settings: SI On 
[03/23 19:56:14  11914s] #################################################################################
[03/23 19:56:14  11914s] Starting delay calculation for Setup views
[03/23 19:56:15  11914s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 19:56:15  11914s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 19:56:15  11914s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 19:56:15  11914s] #################################################################################
[03/23 19:56:15  11914s] # Design Stage: PostRoute
[03/23 19:56:15  11914s] # Design Name: PE_top
[03/23 19:56:15  11914s] # Design Mode: 130nm
[03/23 19:56:15  11914s] # Analysis Mode: MMMC OCV 
[03/23 19:56:15  11914s] # Parasitics Mode: SPEF/RCDB 
[03/23 19:56:15  11914s] # Signoff Settings: SI On 
[03/23 19:56:15  11914s] #################################################################################
[03/23 19:56:15  11914s] Topological Sorting (REAL = 0:00:00.0, MEM = 4219.2M, InitMEM = 4219.2M)
[03/23 19:56:15  11914s] Setting infinite Tws ...
[03/23 19:56:15  11914s] First Iteration Infinite Tw... 
[03/23 19:56:15  11914s] Calculate early delays in OCV mode...
[03/23 19:56:15  11914s] Calculate late delays in OCV mode...
[03/23 19:56:15  11914s] Start delay calculation (fullDC) (6 T). (MEM=4219.22)
[03/23 19:56:15  11914s] End AAE Lib Interpolated Model. (MEM=4230.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:15  11915s] Total number of fetched objects 2997
[03/23 19:56:15  11915s] AAE_INFO-618: Total number of nets in the design is 3000,  100.0 percent of the nets selected for SI analysis
[03/23 19:56:15  11915s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:15  11915s] End delay calculation. (MEM=4238.83 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 19:56:15  11915s] End delay calculation (fullDC). (MEM=4238.83 CPU=0:00:01.1 REAL=0:00:00.0)
[03/23 19:56:15  11915s] *** CDM Built up (cpu=0:00:01.3  real=0:00:00.0  mem= 4238.8M) ***
[03/23 19:56:15  11915s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4230.8M)
[03/23 19:56:15  11915s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 19:56:15  11915s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4230.8M)
[03/23 19:56:15  11915s] Starting SI iteration 2
[03/23 19:56:15  11916s] Calculate early delays in OCV mode...
[03/23 19:56:15  11916s] Calculate late delays in OCV mode...
[03/23 19:56:15  11916s] Start delay calculation (fullDC) (6 T). (MEM=4079.98)
[03/23 19:56:15  11916s] End AAE Lib Interpolated Model. (MEM=4079.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:15  11916s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 19:56:15  11916s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2997. 
[03/23 19:56:15  11916s] Total number of fetched objects 2997
[03/23 19:56:15  11916s] AAE_INFO-618: Total number of nets in the design is 3000,  31.0 percent of the nets selected for SI analysis
[03/23 19:56:15  11916s] End delay calculation. (MEM=4344.09 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 19:56:15  11916s] End delay calculation (fullDC). (MEM=4344.09 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 19:56:15  11916s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 4344.1M) ***
[03/23 19:56:16  11916s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=3:18:37 mem=4350.1M)
[03/23 19:56:16  11917s] Critical nets number = 1029.
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option '0'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option '2'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option '0'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option '2'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option '0'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option '2'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option '0'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[03/23 19:56:16  11917s] **WARN: (from .metalfill_137045.conf) Unknown option '2'!
[03/23 19:56:16  11917s] Layer [M0] : Size_X changed to (200.000) due to window size.
[03/23 19:56:16  11917s] Layer [M1] : Size_X changed to (200.000) due to window size.
[03/23 19:56:16  11917s] Layer [M2] : Size_X changed to (200.000) due to window size.
[03/23 19:56:16  11917s] Layer [M3] : Size_X changed to (200.000) due to window size.
[03/23 19:56:16  11917s] ************************
[03/23 19:56:16  11917s] Timing Aware sta
[03/23 19:56:16  11917s] P/G Nets: 2
[03/23 19:56:16  11917s] Non-Critical Signal Nets: 1947
[03/23 19:56:16  11917s] Critical Signal Nets: 1029
[03/23 19:56:16  11917s] Clock Nets:22
[03/23 19:56:16  11917s] ************************
[03/23 19:56:16  11917s] Multi-CPU acceleration using 6 CPU(s).
[03/23 19:56:16  11917s] Density calculation ...... Slot :   0 of   1 Thread : 0
[03/23 19:56:16  11917s] End of Density Calculation : cpu time : 0:00:00.4, real time : 0:00:00.0, peak mem : 4366.09 megs
[03/23 19:56:16  11917s] Multi-CPU acceleration using 6 CPU(s).
[03/23 19:56:16  11917s] Thread/Slave: 0  process data during iteration  1  in region 0 of 1
[03/23 19:56:16  11917s] Multi-CPU acceleration using 6 CPU(s).
[03/23 19:56:17  11917s] Multi-CPU acceleration using 6 CPU(s).
[03/23 19:56:17  11917s] Multi-CPU acceleration using 6 CPU(s).
[03/23 19:56:17  11918s] End metal filling: cpu:  0:00:00.9,  real:  0:00:01.0,  peak mem:  4358.09  megs.
[03/23 19:56:17  11918s] <CMD> clearDrc
[03/23 19:56:17  11918s]  *** Starting Verify Geometry (MEM: 4358.1) ***
[03/23 19:56:17  11918s] 
[03/23 19:56:17  11918s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/23 19:56:17  11918s]   VERIFY GEOMETRY ...... Starting Verification
[03/23 19:56:17  11918s]   VERIFY GEOMETRY ...... Initializing
[03/23 19:56:17  11918s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/23 19:56:17  11918s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/23 19:56:17  11918s]                   ...... bin size: 2560
[03/23 19:56:17  11918s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/23 19:56:17  11918s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/23 19:56:19  11919s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 19:56:19  11919s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 19:56:19  11919s]   VERIFY GEOMETRY ...... Wiring         :  639 Viols.
[03/23 19:56:19  11919s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 19:56:19  11919s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 639 Viols. 0 Wrngs.
[03/23 19:56:19  11919s] VG: elapsed time: 2.00
[03/23 19:56:19  11919s] Begin Summary ...
[03/23 19:56:19  11919s]   Cells       : 0
[03/23 19:56:19  11919s]   SameNet     : 0
[03/23 19:56:19  11919s]   Wiring      : 20
[03/23 19:56:19  11919s]   Antenna     : 0
[03/23 19:56:19  11919s]   Short       : 619
[03/23 19:56:19  11919s]   Overlap     : 0
[03/23 19:56:19  11919s] End Summary
[03/23 19:56:19  11919s] 
[03/23 19:56:19  11919s]   Verification Complete : 639 Viols.  0 Wrngs.
[03/23 19:56:19  11919s] 
[03/23 19:56:19  11919s] **********End: VERIFY GEOMETRY**********
[03/23 19:56:19  11919s]  *** verify geometry (CPU: 0:00:01.6  MEM: 256.1M)
[03/23 19:56:19  11919s] 
[03/23 19:56:19  11919s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[03/23 19:56:19  11919s] VERIFY_CONNECTIVITY use new engine.
[03/23 19:56:19  11919s] 
[03/23 19:56:19  11919s] ******** Start: VERIFY CONNECTIVITY ********
[03/23 19:56:19  11919s] Start Time: Thu Mar 23 19:56:19 2023
[03/23 19:56:19  11919s] 
[03/23 19:56:19  11919s] Design Name: PE_top
[03/23 19:56:19  11919s] Database Units: 1000
[03/23 19:56:19  11919s] Design Boundary: (0.0000, 0.0000) (200.0000, 500.0000)
[03/23 19:56:19  11919s] Error Limit = 1000000; Warning Limit = 500000
[03/23 19:56:19  11919s] Check specified nets
[03/23 19:56:19  11919s] Use 6 pthreads
[03/23 19:56:19  11919s] 
[03/23 19:56:19  11919s] Begin Summary 
[03/23 19:56:19  11919s]   Found no problems or warnings.
[03/23 19:56:19  11919s] End Summary
[03/23 19:56:19  11919s] 
[03/23 19:56:19  11919s] End Time: Thu Mar 23 19:56:19 2023
[03/23 19:56:19  11919s] Time Elapsed: 0:00:00.0
[03/23 19:56:19  11919s] 
[03/23 19:56:19  11919s] ******** End: VERIFY CONNECTIVITY ********
[03/23 19:56:19  11919s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/23 19:56:19  11919s]   (CPU Time: 0:00:00.3  MEM: 24.000M)
[03/23 19:56:19  11919s] 
[03/23 19:56:19  11919s] <CMD> verifyProcessAntenna -error 1000000
[03/23 19:56:19  11919s] 
[03/23 19:56:19  11919s] ******* START VERIFY ANTENNA ********
[03/23 19:56:19  11919s] Report File: PE_top.antenna.rpt
[03/23 19:56:19  11919s] LEF Macro File: PE_top.antenna.lef
[03/23 19:56:19  11920s] Verification Complete: 51 Violations
[03/23 19:56:19  11920s] ******* DONE VERIFY ANTENNA ********
[03/23 19:56:19  11920s] (CPU Time: 0:00:00.3  MEM: 0.000M)
[03/23 19:56:19  11920s] 
[03/23 19:56:19  11920s] <CMD> trimMetalFill -deleteViols
[03/23 19:56:19  11920s]  *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 4638.164M)
[03/23 19:56:19  11920s] trimMetalFill...............SubArea: 1 of 100
[03/23 19:56:19  11920s] trimMetalFill...............SubArea: 11 of 100
[03/23 19:56:19  11920s] trimMetalFill...............SubArea: 21 of 100
[03/23 19:56:19  11920s] trimMetalFill...............SubArea: 31 of 100
[03/23 19:56:19  11920s] trimMetalFill...............SubArea: 41 of 100
[03/23 19:56:19  11920s] trimMetalFill...............SubArea: 51 of 100
[03/23 19:56:19  11920s] trimMetalFill...............SubArea: 61 of 100
[03/23 19:56:19  11920s] trimMetalFill...............SubArea: 71 of 100
[03/23 19:56:19  11920s] trimMetalFill...............SubArea: 81 of 100
[03/23 19:56:19  11920s] trimMetalFill...............SubArea: 91 of 100
[03/23 19:56:19  11920s]  Number of metal fills with spacing or/and short violations:0
[03/23 19:56:19  11920s]  Total number of deleted metal fills: 0
[03/23 19:56:19  11920s]  Total number of added metal fills:   0
[03/23 19:56:19  11920s]  (CPU Time: 0:00:00.4  MEM: 4638.164M)
[03/23 19:56:19  11920s]  *** END OF TRIM METALFILL ***
[03/23 19:56:19  11920s] <CMD> saveDesign db/PE_top_final.enc
[03/23 19:56:19  11920s] The in-memory database contained RC information but was not saved. To save 
[03/23 19:56:19  11920s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 19:56:19  11920s] so it should only be saved when it is really desired.
[03/23 19:56:19  11920s] #% Begin save design ... (date=03/23 19:56:19, mem=2961.9M)
[03/23 19:56:20  11920s] % Begin Save ccopt configuration ... (date=03/23 19:56:19, mem=2961.9M)
[03/23 19:56:20  11920s] % End Save ccopt configuration ... (date=03/23 19:56:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=2962.5M, current mem=2962.5M)
[03/23 19:56:20  11920s] % Begin Save netlist data ... (date=03/23 19:56:20, mem=2962.6M)
[03/23 19:56:20  11920s] Writing Binary DB to db/PE_top_final.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 19:56:20  11920s] % End Save netlist data ... (date=03/23 19:56:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=2962.6M, current mem=2962.6M)
[03/23 19:56:20  11920s] Saving symbol-table file in separate thread ...
[03/23 19:56:20  11920s] Saving congestion map file in separate thread ...
[03/23 19:56:20  11920s] Saving congestion map file db/PE_top_final.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 19:56:20  11920s] % Begin Save AAE data ... (date=03/23 19:56:20, mem=2962.9M)
[03/23 19:56:20  11920s] Saving AAE Data ...
[03/23 19:56:20  11921s] % End Save AAE data ... (date=03/23 19:56:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=2962.9M, current mem=2962.9M)
[03/23 19:56:20  11921s] Saving preference file db/PE_top_final.enc.dat.tmp/gui.pref.tcl ...
[03/23 19:56:20  11921s] Saving mode setting ...
[03/23 19:56:20  11921s] Saving global file ...
[03/23 19:56:20  11921s] Saving Drc markers ...
[03/23 19:56:21  11921s] ... 690 markers are saved ...
[03/23 19:56:21  11921s] ... 639 geometry drc markers are saved ...
[03/23 19:56:21  11921s] ... 51 antenna drc markers are saved ...
[03/23 19:56:21  11921s] % Begin Save routing data ... (date=03/23 19:56:21, mem=2963.3M)
[03/23 19:56:21  11921s] Saving route file ...
[03/23 19:56:21  11921s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=4132.7M) ***
[03/23 19:56:21  11921s] % End Save routing data ... (date=03/23 19:56:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2963.5M, current mem=2963.5M)
[03/23 19:56:21  11921s] Saving special route data file in separate thread ...
[03/23 19:56:21  11921s] Saving PG file in separate thread ...
[03/23 19:56:21  11921s] Saving placement file in separate thread ...
[03/23 19:56:21  11921s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 19:56:21  11921s] Save Adaptive View Pruning View Names to Binary file
[03/23 19:56:21  11921s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4162.7M) ***
[03/23 19:56:21  11921s] Saving PG file db/PE_top_final.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 19:56:21 2023)
[03/23 19:56:21  11921s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:56:21  11921s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4162.7M) ***
[03/23 19:56:21  11921s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:56:21  11921s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:56:22  11921s] Saving property file db/PE_top_final.enc.dat.tmp/PE_top.prop
[03/23 19:56:22  11921s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4154.7M) ***
[03/23 19:56:22  11921s] #Saving pin access data to file db/PE_top_final.enc.dat.tmp/PE_top.apa ...
[03/23 19:56:22  11921s] #
[03/23 19:56:22  11921s] Saving preRoute extracted patterns in file 'db/PE_top_final.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 19:56:22  11921s] Saving preRoute extraction data in directory 'db/PE_top_final.enc.dat.tmp/extraction/' ...
[03/23 19:56:22  11921s] Checksum of RCGrid density data::96
[03/23 19:56:22  11921s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:56:22  11921s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 19:56:22  11921s] % Begin Save power constraints data ... (date=03/23 19:56:22, mem=2963.6M)
[03/23 19:56:22  11921s] % End Save power constraints data ... (date=03/23 19:56:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2963.6M, current mem=2963.6M)
[03/23 19:56:23  11921s] Generated self-contained design PE_top_final.enc.dat.tmp
[03/23 19:56:23  11921s] #% End save design ... (date=03/23 19:56:23, total cpu=0:00:00.9, real=0:00:04.0, peak res=2963.9M, current mem=2963.9M)
[03/23 19:56:23  11921s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 19:56:23  11921s] 
[03/23 19:56:23  11921s] <CMD> setAnalysisMode -skew true -warn false -checkType hold
[03/23 19:56:23  11921s] <CMD> report_timing > ${REPORT_PATH}/final_hold_timing.rpt
[03/23 19:56:23  11921s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 19:56:23  11921s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 19:56:23  11921s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 19:56:23  11921s] #################################################################################
[03/23 19:56:23  11921s] # Design Stage: PostRoute
[03/23 19:56:23  11921s] # Design Name: PE_top
[03/23 19:56:23  11921s] # Design Mode: 130nm
[03/23 19:56:23  11921s] # Analysis Mode: MMMC OCV 
[03/23 19:56:23  11921s] # Parasitics Mode: SPEF/RCDB 
[03/23 19:56:23  11921s] # Signoff Settings: SI On 
[03/23 19:56:23  11921s] #################################################################################
[03/23 19:56:23  11922s] Topological Sorting (REAL = 0:00:00.0, MEM = 4011.0M, InitMEM = 4011.0M)
[03/23 19:56:23  11922s] Setting infinite Tws ...
[03/23 19:56:23  11922s] First Iteration Infinite Tw... 
[03/23 19:56:23  11922s] Calculate late delays in OCV mode...
[03/23 19:56:23  11922s] Calculate early delays in OCV mode...
[03/23 19:56:23  11922s] Start delay calculation (fullDC) (6 T). (MEM=4010.98)
[03/23 19:56:23  11922s] End AAE Lib Interpolated Model. (MEM=4022.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:23  11923s] Total number of fetched objects 2997
[03/23 19:56:23  11923s] AAE_INFO-618: Total number of nets in the design is 3001,  100.0 percent of the nets selected for SI analysis
[03/23 19:56:23  11923s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:23  11923s] End delay calculation. (MEM=4292.76 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 19:56:23  11923s] End delay calculation (fullDC). (MEM=4292.76 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 19:56:23  11923s] *** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 4292.8M) ***
[03/23 19:56:24  11923s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4284.8M)
[03/23 19:56:24  11923s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 19:56:24  11923s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4284.8M)
[03/23 19:56:24  11923s] Starting SI iteration 2
[03/23 19:56:24  11923s] Calculate late delays in OCV mode...
[03/23 19:56:24  11923s] Calculate early delays in OCV mode...
[03/23 19:56:24  11923s] Start delay calculation (fullDC) (6 T). (MEM=4154.91)
[03/23 19:56:24  11923s] End AAE Lib Interpolated Model. (MEM=4154.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:24  11923s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 19:56:24  11923s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2997. 
[03/23 19:56:24  11923s] Total number of fetched objects 2997
[03/23 19:56:24  11923s] AAE_INFO-618: Total number of nets in the design is 3001,  0.2 percent of the nets selected for SI analysis
[03/23 19:56:24  11923s] End delay calculation. (MEM=4405.46 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 19:56:24  11923s] End delay calculation (fullDC). (MEM=4405.46 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 19:56:24  11923s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4405.5M) ***
[03/23 19:56:24  11923s] <CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
[03/23 19:56:24  11924s] <CMD> setAnalysisMode -skew true -warn false -checkType setup
[03/23 19:56:24  11924s] <CMD> report_timing > ${REPORT_PATH}/final_setup_timing.rpt
[03/23 19:56:24  11924s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 19:56:24  11924s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 19:56:24  11924s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 19:56:24  11924s] #################################################################################
[03/23 19:56:24  11924s] # Design Stage: PostRoute
[03/23 19:56:24  11924s] # Design Name: PE_top
[03/23 19:56:24  11924s] # Design Mode: 130nm
[03/23 19:56:24  11924s] # Analysis Mode: MMMC OCV 
[03/23 19:56:24  11924s] # Parasitics Mode: SPEF/RCDB 
[03/23 19:56:24  11924s] # Signoff Settings: SI On 
[03/23 19:56:24  11924s] #################################################################################
[03/23 19:56:24  11924s] Topological Sorting (REAL = 0:00:00.0, MEM = 4301.7M, InitMEM = 4301.7M)
[03/23 19:56:24  11924s] Setting infinite Tws ...
[03/23 19:56:24  11924s] First Iteration Infinite Tw... 
[03/23 19:56:24  11924s] Calculate early delays in OCV mode...
[03/23 19:56:24  11924s] Calculate late delays in OCV mode...
[03/23 19:56:24  11924s] Start delay calculation (fullDC) (6 T). (MEM=4301.7)
[03/23 19:56:24  11924s] End AAE Lib Interpolated Model. (MEM=4313.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:25  11925s] Total number of fetched objects 2997
[03/23 19:56:25  11925s] AAE_INFO-618: Total number of nets in the design is 3001,  100.0 percent of the nets selected for SI analysis
[03/23 19:56:25  11925s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:25  11925s] End delay calculation. (MEM=4340.38 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 19:56:25  11925s] End delay calculation (fullDC). (MEM=4340.38 CPU=0:00:01.1 REAL=0:00:01.0)
[03/23 19:56:25  11925s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 4340.4M) ***
[03/23 19:56:25  11925s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4332.4M)
[03/23 19:56:25  11925s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 19:56:25  11925s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4332.4M)
[03/23 19:56:25  11925s] Starting SI iteration 2
[03/23 19:56:25  11925s] Calculate early delays in OCV mode...
[03/23 19:56:25  11925s] Calculate late delays in OCV mode...
[03/23 19:56:25  11925s] Start delay calculation (fullDC) (6 T). (MEM=4179.54)
[03/23 19:56:25  11925s] End AAE Lib Interpolated Model. (MEM=4179.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:25  11926s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 19:56:25  11926s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2997. 
[03/23 19:56:25  11926s] Total number of fetched objects 2997
[03/23 19:56:25  11926s] AAE_INFO-618: Total number of nets in the design is 3001,  31.0 percent of the nets selected for SI analysis
[03/23 19:56:25  11926s] End delay calculation. (MEM=4447.66 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 19:56:25  11926s] End delay calculation (fullDC). (MEM=4447.66 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 19:56:25  11926s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 4447.7M) ***
[03/23 19:56:25  11926s] <CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
[03/23 19:56:26  11927s] <CMD> write_sdf -version 3.0 -target_application verilog -collapse_internal_pins ${OUTPUT_PATH}/${DESIGN_NAME}.apr.sdf
[03/23 19:56:26  11927s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 19:56:26  11927s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 19:56:26  11927s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 19:56:26  11927s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 19:56:26  11927s] #################################################################################
[03/23 19:56:26  11927s] # Design Stage: PostRoute
[03/23 19:56:26  11927s] # Design Name: PE_top
[03/23 19:56:26  11927s] # Design Mode: 130nm
[03/23 19:56:26  11927s] # Analysis Mode: MMMC OCV 
[03/23 19:56:26  11927s] # Parasitics Mode: SPEF/RCDB 
[03/23 19:56:26  11927s] # Signoff Settings: SI On 
[03/23 19:56:26  11927s] #################################################################################
[03/23 19:56:26  11927s] Topological Sorting (REAL = 0:00:00.0, MEM = 4343.9M, InitMEM = 4343.9M)
[03/23 19:56:26  11927s] Setting infinite Tws ...
[03/23 19:56:26  11927s] First Iteration Infinite Tw... 
[03/23 19:56:26  11927s] Calculate early delays in OCV mode...
[03/23 19:56:26  11927s] Calculate late delays in OCV mode...
[03/23 19:56:26  11927s] Calculate late delays in OCV mode...
[03/23 19:56:26  11927s] Calculate early delays in OCV mode...
[03/23 19:56:26  11927s] Start delay calculation (fullDC) (6 T). (MEM=4343.9)
[03/23 19:56:26  11927s] End AAE Lib Interpolated Model. (MEM=4355.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:26  11928s] Total number of fetched objects 2997
[03/23 19:56:26  11928s] AAE_INFO-618: Total number of nets in the design is 3001,  100.0 percent of the nets selected for SI analysis
[03/23 19:56:26  11929s] Total number of fetched objects 2997
[03/23 19:56:26  11929s] AAE_INFO-618: Total number of nets in the design is 3001,  100.0 percent of the nets selected for SI analysis
[03/23 19:56:26  11929s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:26  11929s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:26  11929s] End delay calculation. (MEM=4407.82 CPU=0:00:02.0 REAL=0:00:00.0)
[03/23 19:56:26  11929s] End delay calculation (fullDC). (MEM=4407.82 CPU=0:00:02.1 REAL=0:00:00.0)
[03/23 19:56:26  11929s] *** CDM Built up (cpu=0:00:02.3  real=0:00:00.0  mem= 4407.8M) ***
[03/23 19:56:26  11929s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4391.8M)
[03/23 19:56:26  11929s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 19:56:27  11929s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4391.8M)
[03/23 19:56:27  11929s] Starting SI iteration 2
[03/23 19:56:27  11930s] Calculate early delays in OCV mode...
[03/23 19:56:27  11930s] Calculate late delays in OCV mode...
[03/23 19:56:27  11930s] Calculate late delays in OCV mode...
[03/23 19:56:27  11930s] Calculate early delays in OCV mode...
[03/23 19:56:27  11930s] Start delay calculation (fullDC) (6 T). (MEM=4242.07)
[03/23 19:56:27  11930s] End AAE Lib Interpolated Model. (MEM=4242.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:27  11930s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 19:56:27  11930s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
[03/23 19:56:27  11930s] Total number of fetched objects 2997
[03/23 19:56:27  11930s] AAE_INFO-618: Total number of nets in the design is 3001,  31.0 percent of the nets selected for SI analysis
[03/23 19:56:27  11930s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 19:56:27  11930s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2997. 
[03/23 19:56:27  11930s] Total number of fetched objects 2997
[03/23 19:56:27  11930s] AAE_INFO-618: Total number of nets in the design is 3001,  0.7 percent of the nets selected for SI analysis
[03/23 19:56:27  11930s] End delay calculation. (MEM=4517.73 CPU=0:00:00.7 REAL=0:00:00.0)
[03/23 19:56:27  11930s] End delay calculation (fullDC). (MEM=4517.73 CPU=0:00:00.7 REAL=0:00:00.0)
[03/23 19:56:27  11930s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 4517.7M) ***
[03/23 19:56:27  11931s] <CMD> setStreamOutMode -snapToMGrid true -virtualConnection false
[03/23 19:56:27  11931s] <CMD> streamOut /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.gds -mapFile /afs/umich.edu/class/eecs627/w23/lab_resource/lab2_Innovus/apr/enc2gdsLM.map -libName PE_top -structureName PE_top -mode ALL
[03/23 19:56:27  11931s] Parse flat map file...
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[03/23 19:56:27  11931s] Type 'man IMPOGDS-392' for more detail.
[03/23 19:56:27  11931s] **WARN: (EMS-27):	Message (IMPOGDS-392) has exceeded the current message display limit of 20.
[03/23 19:56:27  11931s] To increase the message display limit, refer to the product command reference manual.
[03/23 19:56:27  11931s] Writing GDSII file ...
[03/23 19:56:27  11931s] 	****** db unit per micron = 1000 ******
[03/23 19:56:27  11931s] 	****** output gds2 file unit per micron = 1000 ******
[03/23 19:56:27  11931s] 	****** unit scaling factor = 1 ******
[03/23 19:56:27  11931s] Output for instance
[03/23 19:56:27  11931s] Output for bump
[03/23 19:56:27  11931s] Output for physical terminals
[03/23 19:56:27  11931s] Output for logical terminals
[03/23 19:56:27  11931s] Output for regular nets
[03/23 19:56:27  11931s] Output for special nets and metal fills
[03/23 19:56:27  11931s] Output for via structure generation total number 21
[03/23 19:56:27  11931s] Statistics for GDS generated (version 3)
[03/23 19:56:27  11931s] ----------------------------------------
[03/23 19:56:27  11931s] Stream Out Layer Mapping Information:
[03/23 19:56:27  11931s] GDS Layer Number          GDS Layer Name
[03/23 19:56:27  11931s] ----------------------------------------
[03/23 19:56:27  11931s]     6                            DIEAREA
[03/23 19:56:27  11931s]     24                                LM
[03/23 19:56:27  11931s]     33                                VQ
[03/23 19:56:27  11931s]     34                                MQ
[03/23 19:56:27  11931s]     35                                VL
[03/23 19:56:27  11931s]     44                                M6
[03/23 19:56:27  11931s]     32                                V5
[03/23 19:56:27  11931s]     31                                M5
[03/23 19:56:27  11931s]     18                                V2
[03/23 19:56:27  11931s]     17                                M2
[03/23 19:56:27  11931s]     15                                M1
[03/23 19:56:27  11931s]     21                                M4
[03/23 19:56:27  11931s]     19                                M3
[03/23 19:56:27  11931s]     16                                V1
[03/23 19:56:27  11931s]     20                                V3
[03/23 19:56:27  11931s]     22                                V4
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] Stream Out Information Processed for GDS version 3:
[03/23 19:56:27  11931s] Units: 1000 DBU
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] Object                             Count
[03/23 19:56:27  11931s] ----------------------------------------
[03/23 19:56:27  11931s] Instances                           6925
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] Ports/Pins                            68
[03/23 19:56:27  11931s]     metal layer M2                    34
[03/23 19:56:27  11931s]     metal layer M3                    34
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] Nets                              106564
[03/23 19:56:27  11931s]     metal layer M2                 38635
[03/23 19:56:27  11931s]     metal layer M3                 43419
[03/23 19:56:27  11931s]     metal layer M4                 24510
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s]     Via Instances                  60151
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] Special Nets                         210
[03/23 19:56:27  11931s]     metal layer M1                   136
[03/23 19:56:27  11931s]     metal layer M2                     4
[03/23 19:56:27  11931s]     metal layer M3                    20
[03/23 19:56:27  11931s]     metal layer M4                    50
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s]     Via Instances                   2716
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] Metal Fills                            0
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s]     Via Instances                      0
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] Metal FillOPCs                         0
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s]     Via Instances                      0
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] Metal FillDRCs                         0
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s]     Via Instances                      0
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] Text                                  70
[03/23 19:56:27  11931s]     metal layer M2                    34
[03/23 19:56:27  11931s]     metal layer M3                    36
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] Blockages                              0
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] Custom Text                            0
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] Custom Box                             0
[03/23 19:56:27  11931s] 
[03/23 19:56:27  11931s] Trim Metal                             0
[03/23 19:56:27  11931s] 
[03/23 19:56:28  11931s] ######Streamout is finished!
[03/23 19:56:28  11931s] <CMD> saveNetlist -excludeLeafCell /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.v
[03/23 19:56:28  11931s] Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.v" ...
[03/23 19:56:28  11931s] <CMD> saveNetlist /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.physical.v -excludeLeafCell -phys -includePowerGround -excludeCellInst {PCORNER PFILLH PFILLQ PFILL1  FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR}
[03/23 19:56:28  11931s] Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.physical.v" ...
[03/23 19:56:28  11931s] Pwr name (VDD).
[03/23 19:56:28  11931s] Gnd name (VSS).
[03/23 19:56:28  11931s] 1 Pwr names and 1 Gnd names.
[03/23 19:56:28  11931s] <CMD> set_analysis_view -setup {setupAnalysis} -hold {holdAnalysis setupAnalysis}
[03/23 19:56:28  11931s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typAnalysis' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/23 19:56:28  11931s] Type 'man IMPCTE-104' for more detail.
[03/23 19:56:28  11931s] Extraction setup Started 
[03/23 19:56:28  11931s] 
[03/23 19:56:28  11931s] Trim Metal Layers:
[03/23 19:56:28  11931s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/23 19:56:28  11931s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/23 19:56:28  11931s] __QRC_SADV_USE_LE__ is set 0
[03/23 19:56:28  11931s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction0
[03/23 19:56:28  11931s] eee: PatternAvail:0, PreRoutePatternReadFailed:0
[03/23 19:56:28  11931s] Restore PreRoute Pattern Extraction data successful.
[03/23 19:56:28  11931s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[03/23 19:56:28  11931s] Set Shrink Factor to 1.00000
[03/23 19:56:28  11931s] Summary of Active RC-Corners : 
[03/23 19:56:28  11931s]  
[03/23 19:56:28  11931s]  Analysis View: setupAnalysis
[03/23 19:56:28  11931s]     RC-Corner Name        : rc-typ
[03/23 19:56:28  11931s]     RC-Corner Index       : 0
[03/23 19:56:28  11931s]     RC-Corner Temperature : 25 Celsius
[03/23 19:56:28  11931s]     RC-Corner Cap Table   : ''
[03/23 19:56:28  11931s]     RC-Corner PreRoute Res Factor         : 1
[03/23 19:56:28  11931s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 19:56:28  11931s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 19:56:28  11931s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 19:56:28  11931s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 19:56:28  11931s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 19:56:28  11931s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 19:56:28  11931s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[03/23 19:56:28  11931s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[03/23 19:56:28  11931s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
[03/23 19:56:28  11931s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 19:56:28  11931s]  
[03/23 19:56:28  11931s]  Analysis View: holdAnalysis
[03/23 19:56:28  11931s]     RC-Corner Name        : rc-typ
[03/23 19:56:28  11931s]     RC-Corner Index       : 0
[03/23 19:56:28  11931s]     RC-Corner Temperature : 25 Celsius
[03/23 19:56:28  11931s]     RC-Corner Cap Table   : ''
[03/23 19:56:28  11931s]     RC-Corner PreRoute Res Factor         : 1
[03/23 19:56:28  11931s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 19:56:28  11931s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 19:56:28  11931s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 19:56:28  11931s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 19:56:28  11931s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 19:56:28  11931s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 19:56:28  11931s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[03/23 19:56:28  11931s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[03/23 19:56:28  11931s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
[03/23 19:56:28  11931s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 19:56:28  11931s] Closing parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_zrGXeH.rcdb.d/PE_top.rcdb.d': 2997 access done (mem: 4333.344M)
[03/23 19:56:28  11931s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[03/23 19:56:28  11932s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2963.9M, current mem=2491.0M)
[03/23 19:56:28  11932s] Reading timing constraints file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/.mmmcMTOwUJ/modes/typConstraintMode/typConstraintMode.sdc' ...
[03/23 19:56:28  11932s] Current (total cpu=3:18:52, real=1:52:50, peak res=3497.3M, current mem=2768.7M)
[03/23 19:56:28  11932s] INFO (CTE): Constraints read successfully.
[03/23 19:56:28  11932s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2779.8M, current mem=2779.8M)
[03/23 19:56:28  11932s] Current (total cpu=3:18:52, real=1:52:50, peak res=3497.3M, current mem=2779.8M)
[03/23 19:56:28  11932s] Reading latency file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/.mmmcMTOwUJ/views/setupAnalysis/latency.sdc' ...
[03/23 19:56:28  11932s] Reading latency file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/.mmmcMTOwUJ/views/holdAnalysis/latency.sdc' ...
[03/23 19:56:28  11932s] 
[03/23 19:56:28  11932s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/23 19:56:28  11932s] Summary for sequential cells identification: 
[03/23 19:56:28  11932s]   Identified SBFF number: 112
[03/23 19:56:28  11932s]   Identified MBFF number: 0
[03/23 19:56:28  11932s]   Identified SB Latch number: 0
[03/23 19:56:28  11932s]   Identified MB Latch number: 0
[03/23 19:56:28  11932s]   Not identified SBFF number: 8
[03/23 19:56:28  11932s]   Not identified MBFF number: 0
[03/23 19:56:28  11932s]   Not identified SB Latch number: 0
[03/23 19:56:28  11932s]   Not identified MB Latch number: 0
[03/23 19:56:28  11932s]   Number of sequential cells which are not FFs: 34
[03/23 19:56:28  11932s] Total number of combinational cells: 363
[03/23 19:56:28  11932s] Total number of sequential cells: 154
[03/23 19:56:28  11932s] Total number of tristate cells: 10
[03/23 19:56:28  11932s] Total number of level shifter cells: 0
[03/23 19:56:28  11932s] Total number of power gating cells: 0
[03/23 19:56:28  11932s] Total number of isolation cells: 0
[03/23 19:56:28  11932s] Total number of power switch cells: 0
[03/23 19:56:28  11932s] Total number of pulse generator cells: 0
[03/23 19:56:28  11932s] Total number of always on buffers: 0
[03/23 19:56:28  11932s] Total number of retention cells: 0
[03/23 19:56:28  11932s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[03/23 19:56:28  11932s] Total number of usable buffers: 16
[03/23 19:56:28  11932s] List of unusable buffers:
[03/23 19:56:28  11932s] Total number of unusable buffers: 0
[03/23 19:56:28  11932s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[03/23 19:56:28  11932s] Total number of usable inverters: 19
[03/23 19:56:28  11932s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[03/23 19:56:28  11932s] Total number of unusable inverters: 3
[03/23 19:56:28  11932s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[03/23 19:56:28  11932s] Total number of identified usable delay cells: 8
[03/23 19:56:28  11932s] List of identified unusable delay cells:
[03/23 19:56:28  11932s] Total number of identified unusable delay cells: 0
[03/23 19:56:28  11932s] 
[03/23 19:56:28  11932s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/23 19:56:28  11932s] 
[03/23 19:56:28  11932s] TimeStamp Deleting Cell Server Begin ...
[03/23 19:56:28  11932s] 
[03/23 19:56:28  11932s] TimeStamp Deleting Cell Server End ...
[03/23 19:56:29  11932s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:01.0, peak res=2780.1M, current mem=2780.1M)
[03/23 19:56:29  11932s] 
[03/23 19:56:29  11932s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 19:56:29  11932s] Summary for sequential cells identification: 
[03/23 19:56:29  11932s]   Identified SBFF number: 112
[03/23 19:56:29  11932s]   Identified MBFF number: 0
[03/23 19:56:29  11932s]   Identified SB Latch number: 0
[03/23 19:56:29  11932s]   Identified MB Latch number: 0
[03/23 19:56:29  11932s]   Not identified SBFF number: 8
[03/23 19:56:29  11932s]   Not identified MBFF number: 0
[03/23 19:56:29  11932s]   Not identified SB Latch number: 0
[03/23 19:56:29  11932s]   Not identified MB Latch number: 0
[03/23 19:56:29  11932s]   Number of sequential cells which are not FFs: 34
[03/23 19:56:29  11932s]  Visiting view : setupAnalysis
[03/23 19:56:29  11932s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:56:29  11932s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:56:29  11932s]  Visiting view : holdAnalysis
[03/23 19:56:29  11932s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:56:29  11932s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:56:29  11932s]  Visiting view : setupAnalysis
[03/23 19:56:29  11932s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 19:56:29  11932s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 19:56:29  11932s] TLC MultiMap info (StdDelay):
[03/23 19:56:29  11932s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 19:56:29  11932s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 19:56:29  11932s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 19:56:29  11932s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 19:56:29  11932s]  Setting StdDelay to: 22.7ps
[03/23 19:56:29  11932s] 
[03/23 19:56:29  11932s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 19:56:29  11932s] <CMD> do_extract_model -view setupAnalysis ${OUTPUT_PATH}/${DESIGN_NAME}.lib
[03/23 19:56:29  11932s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 19:56:29  11932s] AAE DB initialization (MEM=3965.24 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 19:56:29  11932s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 19:56:29  11932s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 19:56:29  11932s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 19:56:29  11932s] #################################################################################
[03/23 19:56:29  11932s] # Design Stage: PostRoute
[03/23 19:56:29  11932s] # Design Name: PE_top
[03/23 19:56:29  11932s] # Design Mode: 130nm
[03/23 19:56:29  11932s] # Analysis Mode: MMMC OCV 
[03/23 19:56:29  11932s] # Parasitics Mode: SPEF/RCDB 
[03/23 19:56:29  11932s] # Signoff Settings: SI On 
[03/23 19:56:29  11932s] #################################################################################
[03/23 19:56:29  11932s] Topological Sorting (REAL = 0:00:00.0, MEM = 4031.4M, InitMEM = 4031.4M)
[03/23 19:56:29  11932s] Setting infinite Tws ...
[03/23 19:56:29  11932s] First Iteration Infinite Tw... 
[03/23 19:56:29  11932s] Calculate late delays in OCV mode...
[03/23 19:56:29  11932s] Calculate early delays in OCV mode...
[03/23 19:56:29  11932s] Start delay calculation (fullDC) (6 T). (MEM=4031.45)
[03/23 19:56:29  11933s] Start AAE Lib Loading. (MEM=4041.62)
[03/23 19:56:29  11933s] End AAE Lib Loading. (MEM=4060.7 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 19:56:29  11933s] End AAE Lib Interpolated Model. (MEM=4060.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:29  11933s] Opening parasitic data file '/tmp/innovus_temp_137045_eecs2420p06.engin.umich.edu_guohch_9CNpdM/PE_top_137045_zrGXeH.rcdb.d/PE_top.rcdb.d' for reading (mem: 4060.695M)
[03/23 19:56:29  11933s] Reading RCDB with compressed RC data.
[03/23 19:56:29  11933s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4084.7M)
[03/23 19:56:29  11934s] Total number of fetched objects 2997
[03/23 19:56:29  11934s] AAE_INFO-618: Total number of nets in the design is 3001,  100.0 percent of the nets selected for SI analysis
[03/23 19:56:29  11935s] Total number of fetched objects 2997
[03/23 19:56:29  11935s] AAE_INFO-618: Total number of nets in the design is 3001,  100.0 percent of the nets selected for SI analysis
[03/23 19:56:29  11935s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:29  11935s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:29  11935s] End delay calculation. (MEM=4461.04 CPU=0:00:02.1 REAL=0:00:00.0)
[03/23 19:56:30  11935s] End delay calculation (fullDC). (MEM=4461.04 CPU=0:00:02.4 REAL=0:00:01.0)
[03/23 19:56:30  11935s] *** CDM Built up (cpu=0:00:02.7  real=0:00:01.0  mem= 4461.0M) ***
[03/23 19:56:30  11935s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4397.0M)
[03/23 19:56:30  11935s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 19:56:30  11935s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4397.0M)
[03/23 19:56:30  11935s] Starting SI iteration 2
[03/23 19:56:30  11935s] Calculate late delays in OCV mode...
[03/23 19:56:30  11935s] Calculate early delays in OCV mode...
[03/23 19:56:30  11935s] Start delay calculation (fullDC) (6 T). (MEM=4302.48)
[03/23 19:56:30  11935s] End AAE Lib Interpolated Model. (MEM=4302.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:30  11936s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 19:56:30  11936s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
[03/23 19:56:30  11936s] Total number of fetched objects 2997
[03/23 19:56:30  11936s] AAE_INFO-618: Total number of nets in the design is 3001,  31.1 percent of the nets selected for SI analysis
[03/23 19:56:30  11936s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 19:56:30  11936s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2997. 
[03/23 19:56:30  11936s] Total number of fetched objects 2997
[03/23 19:56:30  11936s] AAE_INFO-618: Total number of nets in the design is 3001,  0.7 percent of the nets selected for SI analysis
[03/23 19:56:30  11936s] End delay calculation. (MEM=4576.2 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 19:56:30  11936s] End delay calculation (fullDC). (MEM=4576.2 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 19:56:30  11936s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 4576.2M) ***
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:30  11936s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 19:56:36  11942s] <CMD> set lefDefOutVersion 5.8
[03/23 19:56:36  11942s] <CMD> write_lef_abstract /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.lef -specifyTopLayer 4 -stripePin -PGpinLayers 4
[03/23 19:56:36  11942s] **ERROR: (IMPLF-109):	Cannot create OBS on overlap layer for rectilinear
partition 'PE_top' because there is no overlap layer defined
in any LEF file. You need to define an overlap layer in the technology
LEF file after last routing or cut layer similar to the following sample:

LAYER OVERLAP
  TYPE OVERLAP ;
END OVERLAP

<CMD> reportFanoutViolation -all -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/report_fanout_viol.rpt
[03/23 19:56:36  11942s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 19:56:36  11942s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 19:56:36  11942s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 19:56:36  11942s] #################################################################################
[03/23 19:56:36  11942s] # Design Stage: PostRoute
[03/23 19:56:36  11942s] # Design Name: PE_top
[03/23 19:56:36  11942s] # Design Mode: 130nm
[03/23 19:56:36  11942s] # Analysis Mode: MMMC OCV 
[03/23 19:56:36  11942s] # Parasitics Mode: SPEF/RCDB 
[03/23 19:56:36  11942s] # Signoff Settings: SI On 
[03/23 19:56:36  11942s] #################################################################################
[03/23 19:56:36  11942s] Topological Sorting (REAL = 0:00:00.0, MEM = 4553.6M, InitMEM = 4553.6M)
[03/23 19:56:36  11942s] Setting infinite Tws ...
[03/23 19:56:36  11942s] First Iteration Infinite Tw... 
[03/23 19:56:36  11942s] Calculate early delays in OCV mode...
[03/23 19:56:36  11942s] Calculate late delays in OCV mode...
[03/23 19:56:36  11942s] Start delay calculation (fullDC) (6 T). (MEM=4553.59)
[03/23 19:56:36  11942s] End AAE Lib Interpolated Model. (MEM=4565.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:36  11943s] Total number of fetched objects 2997
[03/23 19:56:36  11943s] AAE_INFO-618: Total number of nets in the design is 3001,  100.0 percent of the nets selected for SI analysis
[03/23 19:56:36  11943s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:36  11943s] End delay calculation. (MEM=4592.28 CPU=0:00:01.1 REAL=0:00:00.0)
[03/23 19:56:36  11943s] End delay calculation (fullDC). (MEM=4592.28 CPU=0:00:01.2 REAL=0:00:00.0)
[03/23 19:56:36  11943s] *** CDM Built up (cpu=0:00:01.3  real=0:00:00.0  mem= 4592.3M) ***
[03/23 19:56:37  11944s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4582.3M)
[03/23 19:56:37  11944s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 19:56:37  11944s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 4582.3M)
[03/23 19:56:37  11944s] Starting SI iteration 2
[03/23 19:56:37  11944s] Calculate early delays in OCV mode...
[03/23 19:56:37  11944s] Calculate late delays in OCV mode...
[03/23 19:56:37  11944s] Start delay calculation (fullDC) (6 T). (MEM=4387.44)
[03/23 19:56:37  11944s] End AAE Lib Interpolated Model. (MEM=4387.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 19:56:37  11944s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 5. 
[03/23 19:56:37  11944s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2997. 
[03/23 19:56:37  11944s] Total number of fetched objects 2997
[03/23 19:56:37  11944s] AAE_INFO-618: Total number of nets in the design is 3001,  31.0 percent of the nets selected for SI analysis
[03/23 19:56:37  11944s] End delay calculation. (MEM=4653.55 CPU=0:00:00.7 REAL=0:00:00.0)
[03/23 19:56:37  11944s] End delay calculation (fullDC). (MEM=4653.55 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 19:56:37  11944s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 4653.6M) ***
[03/23 19:56:37  11945s] *info: 22 clock nets excluded
[03/23 19:56:37  11945s] *info: 1 special net excluded.
[03/23 19:56:37  11945s] *info: 2 no-driver nets excluded.
[03/23 19:56:37  11945s] *info: fanout load violations report
[03/23 19:56:37  11945s] 
[03/23 19:56:37  11945s] *info: there are 16 max fanout load violations in the design.
[03/23 19:56:37  11945s] *info: 0 violation is real (remark R).
[03/23 19:56:37  11945s] *info: 16 violations may not be fixable:
[03/23 19:56:37  11945s] *info:     16 violations on clock net.
[03/23 19:56:37  11945s] <CMD> reportGateCount -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_gateCount.rpt
[03/23 19:56:37  11945s] Gate area 4.3200 um^2
[03/23 19:56:37  11945s] [0] PE_top Gates=9621 Cells=2930 Area=41562.7 um^2
[03/23 19:56:37  11945s] <CMD> summaryReport -noHtml -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_summaryReport.rpt
[03/23 19:56:37  11945s] Start to collect the design information.
[03/23 19:56:37  11945s] Build netlist information for Cell PE_top.
[03/23 19:56:37  11945s] Finished collecting the design information.
[03/23 19:56:37  11945s] Generating standard cells used in the design report.
[03/23 19:56:37  11945s] Analyze library ... 
[03/23 19:56:37  11945s] Analyze netlist ... 
[03/23 19:56:37  11945s] Generate no-driven nets information report.
[03/23 19:56:37  11945s] Analyze timing ... 
[03/23 19:56:37  11945s] Analyze floorplan/placement ... 
[03/23 19:56:37  11945s] All LLGs are deleted
[03/23 19:56:37  11945s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:56:37  11945s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:56:37  11945s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4659.6M, EPOCH TIME: 1679615797.474487
[03/23 19:56:37  11945s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4659.6M, EPOCH TIME: 1679615797.474793
[03/23 19:56:37  11945s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4659.6M, EPOCH TIME: 1679615797.476773
[03/23 19:56:37  11945s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:56:37  11945s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:56:37  11945s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4755.6M, EPOCH TIME: 1679615797.479812
[03/23 19:56:37  11945s] Max number of tech site patterns supported in site array is 256.
[03/23 19:56:37  11945s] Core basic site is IBM13SITE
[03/23 19:56:37  11945s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4755.6M, EPOCH TIME: 1679615797.491907
[03/23 19:56:37  11945s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 19:56:37  11945s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 19:56:37  11945s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.005, MEM:4787.6M, EPOCH TIME: 1679615797.497268
[03/23 19:56:37  11945s] SiteArray: non-trimmed site array dimensions = 135 x 465
[03/23 19:56:37  11945s] SiteArray: use 348,160 bytes
[03/23 19:56:37  11945s] SiteArray: current memory after site array memory allocation 4787.9M
[03/23 19:56:37  11945s] SiteArray: FP blocked sites are writable
[03/23 19:56:37  11945s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:4755.9M, EPOCH TIME: 1679615797.502834
[03/23 19:56:37  11945s] Process 2742 wires and vias for routing blockage analysis
[03/23 19:56:37  11945s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.011, REAL:0.006, MEM:4787.9M, EPOCH TIME: 1679615797.508654
[03/23 19:56:37  11945s] SiteArray: number of non floorplan blocked sites for llg default is 62775
[03/23 19:56:37  11945s] Atter site array init, number of instance map data is 0.
[03/23 19:56:37  11945s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.037, REAL:0.030, MEM:4787.9M, EPOCH TIME: 1679615797.510101
[03/23 19:56:37  11945s] 
[03/23 19:56:37  11945s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 19:56:37  11945s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.043, REAL:0.036, MEM:4691.9M, EPOCH TIME: 1679615797.513121
[03/23 19:56:37  11945s] All LLGs are deleted
[03/23 19:56:37  11945s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:20).
[03/23 19:56:37  11945s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 19:56:37  11945s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4691.9M, EPOCH TIME: 1679615797.517117
[03/23 19:56:37  11945s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:4691.9M, EPOCH TIME: 1679615797.518046
[03/23 19:56:37  11945s] Analysis Routing ...
[03/23 19:56:37  11945s] Report saved in file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_summaryReport.rpt
[03/23 19:56:37  11945s] <CMD> verifyConnectivity -type all -report /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/connectivity.rpt
[03/23 19:56:37  11945s] VERIFY_CONNECTIVITY use new engine.
[03/23 19:56:37  11945s] 
[03/23 19:56:37  11945s] ******** Start: VERIFY CONNECTIVITY ********
[03/23 19:56:37  11945s] Start Time: Thu Mar 23 19:56:37 2023
[03/23 19:56:37  11945s] 
[03/23 19:56:37  11945s] Design Name: PE_top
[03/23 19:56:37  11945s] Database Units: 1000
[03/23 19:56:37  11945s] Design Boundary: (0.0000, 0.0000) (200.0000, 500.0000)
[03/23 19:56:37  11945s] Error Limit = 1000; Warning Limit = 50
[03/23 19:56:37  11945s] Check all nets
[03/23 19:56:37  11945s] Use 6 pthreads
[03/23 19:56:37  11945s] 
[03/23 19:56:37  11945s] Begin Summary 
[03/23 19:56:37  11945s]   Found no problems or warnings.
[03/23 19:56:37  11945s] End Summary
[03/23 19:56:37  11945s] 
[03/23 19:56:37  11945s] End Time: Thu Mar 23 19:56:37 2023
[03/23 19:56:37  11945s] Time Elapsed: 0:00:00.0
[03/23 19:56:37  11945s] 
[03/23 19:56:37  11945s] ******** End: VERIFY CONNECTIVITY ********
[03/23 19:56:37  11945s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/23 19:56:37  11945s]   (CPU Time: 0:00:00.4  MEM: 0.000M)
[03/23 19:56:37  11945s] 
[03/23 19:56:37  11945s]  *** Starting Verify Geometry (MEM: 4691.9) ***
[03/23 19:56:37  11945s] 
[03/23 19:56:37  11945s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/23 19:56:37  11945s]   VERIFY GEOMETRY ...... Starting Verification
[03/23 19:56:37  11945s]   VERIFY GEOMETRY ...... Initializing
[03/23 19:56:37  11945s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/23 19:56:37  11945s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/23 19:56:37  11945s]                   ...... bin size: 2560
[03/23 19:56:37  11945s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/23 19:56:37  11945s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/23 19:56:39  11947s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 19:56:39  11947s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 19:56:39  11947s]   VERIFY GEOMETRY ...... Wiring         :  639 Viols.
[03/23 19:56:39  11947s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 19:56:39  11947s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 639 Viols. 0 Wrngs.
[03/23 19:56:39  11947s] VG: elapsed time: 2.00
[03/23 19:56:39  11947s] Begin Summary ...
[03/23 19:56:39  11947s]   Cells       : 0
[03/23 19:56:39  11947s]   SameNet     : 0
[03/23 19:56:39  11947s]   Wiring      : 20
[03/23 19:56:39  11947s]   Antenna     : 0
[03/23 19:56:39  11947s]   Short       : 619
[03/23 19:56:39  11947s]   Overlap     : 0
[03/23 19:56:39  11947s] End Summary
[03/23 19:56:39  11947s] 
[03/23 19:56:39  11947s]   Verification Complete : 639 Viols.  0 Wrngs.
[03/23 19:56:39  11947s] 
[03/23 19:56:39  11947s] **********End: VERIFY GEOMETRY**********
[03/23 19:56:39  11947s]  *** verify geometry (CPU: 0:00:01.6  MEM: 256.1M)
[03/23 19:56:39  11947s] 
[03/23 19:56:39  11947s] <CMD> verifyProcessAntenna -reportfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/antenna.rpt -error 100000 -pgnet
[03/23 19:56:39  11947s] 
[03/23 19:56:39  11947s] ******* START VERIFY ANTENNA ********
[03/23 19:56:39  11947s] Report File: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/antenna.rpt
[03/23 19:56:39  11947s] LEF Macro File: PE_top.antenna.lef
[03/23 19:56:39  11947s] Verification Complete: 51 Violations
[03/23 19:56:39  11947s] ******* DONE VERIFY ANTENNA ********
[03/23 19:56:39  11947s] (CPU Time: 0:00:00.5  MEM: 0.000M)
[03/23 19:56:39  11947s] 
[03/23 19:56:40  11947s] <CMD> zoomBox -120.92600 19.08500 421.48400 504.65800
[03/23 21:28:45  12514s] <CMD> zoomBox -246.75400 -59.38000 636.47100 731.29500
[03/23 21:28:46  12514s] <CMD> zoomBox -56.28700 109.48400 486.12400 595.05800
[03/23 21:28:47  12515s] <CMD> zoomBox -112.38200 63.29600 525.74900 634.55900
[03/23 21:28:47  12515s] <CMD> zoomBox -182.13900 10.34400 701.08800 801.02100
[03/23 21:28:48  12515s] <CMD> zoomBox -104.54100 57.52000 437.87100 543.09500
[03/23 21:28:49  12515s] <CMD> zoomBox -177.85000 -50.82400 572.89500 621.25300
[03/23 21:28:49  12515s] <CMD> zoomBox -117.21000 0.92100 425.20400 486.49700
[03/23 21:28:50  12516s] <CMD> zoomBox -208.57400 -50.82500 542.17200 621.25300
[03/23 21:29:02  12517s] <CMD> zoomBox -283.98600 -115.78200 599.24500 674.89800
[03/23 21:29:03  12517s] <CMD> zoomBox -208.06000 -63.67900 542.68600 608.39900
[03/23 21:29:53  12522s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Mar 23 21:29:53 2023
  Total CPU time:     3:29:19
  Total real time:    3:26:16
  Peak memory (main): 3753.54MB

[03/23 21:29:53  12522s] 
[03/23 21:29:53  12522s] *** Memory Usage v#1 (Current mem = 4947.957M, initial mem = 405.922M) ***
[03/23 21:29:53  12522s] 
[03/23 21:29:53  12522s] *** Summary of all messages that are not suppressed in this session:
[03/23 21:29:53  12522s] Severity  ID               Count  Summary                                  
[03/23 21:29:53  12522s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/23 21:29:53  12522s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/23 21:29:53  12522s] ERROR     IMPLF-109            1  Cannot create OBS on overlap layer for r...
[03/23 21:29:53  12522s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/23 21:29:53  12522s] WARNING   IMPPTN-1027         22  Pin [%s] has area [%0.4f] which is less ...
[03/23 21:29:53  12522s] ERROR     IMPPTN-1668          1  Specifying negative spacing value to spr...
[03/23 21:29:53  12522s] WARNING   IMPPTN-3303        116  Pin %s has width %0.5f which is less tha...
[03/23 21:29:53  12522s] WARNING   IMPPTN-3304         22  Pin %s has depth %0.5f which is less tha...
[03/23 21:29:53  12522s] WARNING   IMPOGDS-392         42  Unknown layer %s                         
[03/23 21:29:53  12522s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/23 21:29:53  12522s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 21:29:53  12522s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/23 21:29:53  12522s] WARNING   IMPESI-3106          1  Delay calculation extrapolated slew on m...
[03/23 21:29:53  12522s] WARNING   IMPESI-3025      12777  Delay calculation was forced to extrapol...
[03/23 21:29:53  12522s] WARNING   IMPVFG-257           3  setVerifyGeometryMode/verifyGeometry com...
[03/23 21:29:53  12522s] WARNING   IMPVFG-198           3  Area to be verified is small to see any ...
[03/23 21:29:53  12522s] WARNING   IMPPP-532            4  ViaGen Warning: The top layer and bottom...
[03/23 21:29:53  12522s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/23 21:29:53  12522s] WARNING   IMPPP-592            1  No MINSTEP rule defined.                 
[03/23 21:29:53  12522s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[03/23 21:29:53  12522s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[03/23 21:29:53  12522s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[03/23 21:29:53  12522s] WARNING   IMPSR-4053           1  Option %s is obsolete and has been repla...
[03/23 21:29:53  12522s] WARNING   IMPSR-486            1  Ring/Stripe at (%.3f, %.3f) (%.3f, %.3f)...
[03/23 21:29:53  12522s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[03/23 21:29:53  12522s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[03/23 21:29:53  12522s] WARNING   IMPOPT-7293          2  Vt partitioning has found only one parti...
[03/23 21:29:53  12522s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[03/23 21:29:53  12522s] WARNING   IMPOPT-7155          1  Option %s in 'setOptMode' will be obsole...
[03/23 21:29:53  12522s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[03/23 21:29:53  12522s] WARNING   IMPCCOPT-2315        1  The command 'set_ccopt_effort' will be o...
[03/23 21:29:53  12522s] WARNING   IMPCCOPT-1059        3  Slackened off %s from %s to %s.          
[03/23 21:29:53  12522s] WARNING   IMPCCOPT-1007        3  Did not meet the max transition constrai...
[03/23 21:29:53  12522s] WARNING   IMPTR-9998           2  The setTrialRouteMode command is obsolet...
[03/23 21:29:53  12522s] WARNING   IMPCTE-104           2  The constraint mode of this inactive vie...
[03/23 21:29:53  12522s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/23 21:29:53  12522s] WARNING   IMPPSP-1003         72  Found use of '%s'. This will continue to...
[03/23 21:29:53  12522s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/23 21:29:53  12522s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[03/23 21:29:53  12522s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/23 21:29:53  12522s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[03/23 21:29:53  12522s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/23 21:29:53  12522s] *** Message Summary: 14177 warning(s), 2 error(s)
[03/23 21:29:53  12522s] 
[03/23 21:29:53  12522s] --- Ending "Innovus" (totcpu=3:28:43, real=3:26:15, mem=4948.0M) ---
