{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737985818684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737985818690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 14:50:18 2025 " "Processing started: Mon Jan 27 14:50:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737985818690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737985818690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chip1 -c chip1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off chip1 -c chip1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737985818690 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737985819168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/de1_blinker.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/de1_blinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker " "Found entity 1: de1_blinker" {  } { { "de1_blinker/synthesis/de1_blinker.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "de1_blinker/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "de1_blinker/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_irq_mapper " "Found entity 1: de1_blinker_irq_mapper" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_irq_mapper.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0 " "Found entity 1: de1_blinker_mm_interconnect_0" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_avalon_st_adapter " "Found entity 1: de1_blinker_mm_interconnect_0_avalon_st_adapter" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826894 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_rsp_mux_001 " "Found entity 1: de1_blinker_mm_interconnect_0_rsp_mux_001" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_rsp_mux " "Found entity 1: de1_blinker_mm_interconnect_0_rsp_mux" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_rsp_demux " "Found entity 1: de1_blinker_mm_interconnect_0_rsp_demux" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_cmd_mux_002 " "Found entity 1: de1_blinker_mm_interconnect_0_cmd_mux_002" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_cmd_mux " "Found entity 1: de1_blinker_mm_interconnect_0_cmd_mux" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_cmd_demux_001 " "Found entity 1: de1_blinker_mm_interconnect_0_cmd_demux_001" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_cmd_demux " "Found entity 1: de1_blinker_mm_interconnect_0_cmd_demux" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_blinker_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737985826907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_blinker_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737985826907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_router_004_default_decode " "Found entity 1: de1_blinker_mm_interconnect_0_router_004_default_decode" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826907 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_blinker_mm_interconnect_0_router_004 " "Found entity 2: de1_blinker_mm_interconnect_0_router_004" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_blinker_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737985826908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_blinker_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737985826909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_router_002_default_decode " "Found entity 1: de1_blinker_mm_interconnect_0_router_002_default_decode" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826909 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_blinker_mm_interconnect_0_router_002 " "Found entity 2: de1_blinker_mm_interconnect_0_router_002" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_blinker_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737985826910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_blinker_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737985826910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_router_001_default_decode " "Found entity 1: de1_blinker_mm_interconnect_0_router_001_default_decode" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826911 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_blinker_mm_interconnect_0_router_001 " "Found entity 2: de1_blinker_mm_interconnect_0_router_001" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de1_blinker_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737985826912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de1_blinker_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de1_blinker_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1737985826913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_mm_interconnect_0_router_default_decode " "Found entity 1: de1_blinker_mm_interconnect_0_router_default_decode" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826914 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_blinker_mm_interconnect_0_router " "Found entity 2: de1_blinker_mm_interconnect_0_router" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "de1_blinker/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_sysid_1337.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_sysid_1337.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_sysid_1337 " "Found entity 1: de1_blinker_sysid_1337" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_sysid_1337.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_sysid_1337.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_switcher.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_switcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_switcher " "Found entity 1: de1_blinker_switcher" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_switcher.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_switcher.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_onchip_memory " "Found entity 1: de1_blinker_onchip_memory" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v 21 21 " "Found 21 design units, including 21 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_nios2_proc_register_bank_a_module " "Found entity 1: de1_blinker_nios2_proc_register_bank_a_module" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_blinker_nios2_proc_register_bank_b_module " "Found entity 2: de1_blinker_nios2_proc_register_bank_b_module" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "3 de1_blinker_nios2_proc_nios2_oci_debug " "Found entity 3: de1_blinker_nios2_proc_nios2_oci_debug" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "4 de1_blinker_nios2_proc_ociram_sp_ram_module " "Found entity 4: de1_blinker_nios2_proc_ociram_sp_ram_module" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "5 de1_blinker_nios2_proc_nios2_ocimem " "Found entity 5: de1_blinker_nios2_proc_nios2_ocimem" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "6 de1_blinker_nios2_proc_nios2_avalon_reg " "Found entity 6: de1_blinker_nios2_proc_nios2_avalon_reg" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "7 de1_blinker_nios2_proc_nios2_oci_break " "Found entity 7: de1_blinker_nios2_proc_nios2_oci_break" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "8 de1_blinker_nios2_proc_nios2_oci_xbrk " "Found entity 8: de1_blinker_nios2_proc_nios2_oci_xbrk" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "9 de1_blinker_nios2_proc_nios2_oci_dbrk " "Found entity 9: de1_blinker_nios2_proc_nios2_oci_dbrk" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "10 de1_blinker_nios2_proc_nios2_oci_itrace " "Found entity 10: de1_blinker_nios2_proc_nios2_oci_itrace" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "11 de1_blinker_nios2_proc_nios2_oci_td_mode " "Found entity 11: de1_blinker_nios2_proc_nios2_oci_td_mode" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "12 de1_blinker_nios2_proc_nios2_oci_dtrace " "Found entity 12: de1_blinker_nios2_proc_nios2_oci_dtrace" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "13 de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt " "Found entity 13: de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "14 de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc " "Found entity 14: de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "15 de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc " "Found entity 15: de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "16 de1_blinker_nios2_proc_nios2_oci_fifo " "Found entity 16: de1_blinker_nios2_proc_nios2_oci_fifo" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "17 de1_blinker_nios2_proc_nios2_oci_pib " "Found entity 17: de1_blinker_nios2_proc_nios2_oci_pib" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "18 de1_blinker_nios2_proc_nios2_oci_im " "Found entity 18: de1_blinker_nios2_proc_nios2_oci_im" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "19 de1_blinker_nios2_proc_nios2_performance_monitors " "Found entity 19: de1_blinker_nios2_proc_nios2_performance_monitors" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "20 de1_blinker_nios2_proc_nios2_oci " "Found entity 20: de1_blinker_nios2_proc_nios2_oci" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""} { "Info" "ISGN_ENTITY_NAME" "21 de1_blinker_nios2_proc " "Found entity 21: de1_blinker_nios2_proc" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_nios2_proc_jtag_debug_module_sysclk " "Found entity 1: de1_blinker_nios2_proc_jtag_debug_module_sysclk" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_sysclk.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_nios2_proc_jtag_debug_module_tck " "Found entity 1: de1_blinker_nios2_proc_jtag_debug_module_tck" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_tck.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_nios2_proc_jtag_debug_module_wrapper " "Found entity 1: de1_blinker_nios2_proc_jtag_debug_module_wrapper" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_nios2_proc_oci_test_bench " "Found entity 1: de1_blinker_nios2_proc_oci_test_bench" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_oci_test_bench.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_nios2_proc_test_bench " "Found entity 1: de1_blinker_nios2_proc_test_bench" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_test_bench.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_jtag_uart_0_sim_scfifo_w " "Found entity 1: de1_blinker_jtag_uart_0_sim_scfifo_w" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826957 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_blinker_jtag_uart_0_scfifo_w " "Found entity 2: de1_blinker_jtag_uart_0_scfifo_w" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826957 ""} { "Info" "ISGN_ENTITY_NAME" "3 de1_blinker_jtag_uart_0_sim_scfifo_r " "Found entity 3: de1_blinker_jtag_uart_0_sim_scfifo_r" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826957 ""} { "Info" "ISGN_ENTITY_NAME" "4 de1_blinker_jtag_uart_0_scfifo_r " "Found entity 4: de1_blinker_jtag_uart_0_scfifo_r" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826957 ""} { "Info" "ISGN_ENTITY_NAME" "5 de1_blinker_jtag_uart_0 " "Found entity 5: de1_blinker_jtag_uart_0" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_blinker/synthesis/submodules/de1_blinker_seven_seg_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_blinker/synthesis/submodules/de1_blinker_seven_seg_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_blinker_Seven_Seg_1 " "Found entity 1: de1_blinker_Seven_Seg_1" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_Seven_Seg_1.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_Seven_Seg_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985826959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985826959 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_blinker_nios2_proc.v(1605) " "Verilog HDL or VHDL warning at de1_blinker_nios2_proc.v(1605): conditional expression evaluates to a constant" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1737985826966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_blinker_nios2_proc.v(1607) " "Verilog HDL or VHDL warning at de1_blinker_nios2_proc.v(1607): conditional expression evaluates to a constant" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1737985826966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_blinker_nios2_proc.v(1763) " "Verilog HDL or VHDL warning at de1_blinker_nios2_proc.v(1763): conditional expression evaluates to a constant" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1737985826966 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de1_blinker_nios2_proc.v(2587) " "Verilog HDL or VHDL warning at de1_blinker_nios2_proc.v(2587): conditional expression evaluates to a constant" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1737985826968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1_blinker " "Elaborating entity \"de1_blinker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1737985827039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_Seven_Seg_1 de1_blinker_Seven_Seg_1:seven_seg_1 " "Elaborating entity \"de1_blinker_Seven_Seg_1\" for hierarchy \"de1_blinker_Seven_Seg_1:seven_seg_1\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "seven_seg_1" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_jtag_uart_0 de1_blinker_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"de1_blinker_jtag_uart_0\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "jtag_uart_0" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_jtag_uart_0_scfifo_w de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w " "Elaborating entity \"de1_blinker_jtag_uart_0_scfifo_w\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "the_de1_blinker_jtag_uart_0_scfifo_w" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "wfifo" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737985827145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827147 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737985827147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985827179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985827179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985827197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985827197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985827212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985827212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985827250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985827250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985827291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985827291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985827327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985827327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985827367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985827367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_w:the_de1_blinker_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_jtag_uart_0_scfifo_r de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_r:the_de1_blinker_jtag_uart_0_scfifo_r " "Elaborating entity \"de1_blinker_jtag_uart_0_scfifo_r\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|de1_blinker_jtag_uart_0_scfifo_r:the_de1_blinker_jtag_uart_0_scfifo_r\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "the_de1_blinker_jtag_uart_0_scfifo_r" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "de1_blinker_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737985827460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827461 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737985827461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827728 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"de1_blinker_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:de1_blinker_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc de1_blinker_nios2_proc:nios2_proc " "Elaborating entity \"de1_blinker_nios2_proc\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "nios2_proc" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_test_bench de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_test_bench:the_de1_blinker_nios2_proc_test_bench " "Elaborating entity \"de1_blinker_nios2_proc_test_bench\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_test_bench:the_de1_blinker_nios2_proc_test_bench\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_test_bench" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_register_bank_a_module de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a " "Elaborating entity \"de1_blinker_nios2_proc_register_bank_a_module\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "de1_blinker_nios2_proc_register_bank_a" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_altsyncram" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737985827880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_blinker_nios2_proc_rf_ram_a.mif " "Parameter \"init_file\" = \"de1_blinker_nios2_proc_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827881 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737985827881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7cn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7cn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7cn1 " "Found entity 1: altsyncram_7cn1" {  } { { "db/altsyncram_7cn1.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_7cn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985827917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985827917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7cn1 de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7cn1:auto_generated " "Elaborating entity \"altsyncram_7cn1\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_a_module:de1_blinker_nios2_proc_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7cn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_register_bank_b_module de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b " "Elaborating entity \"de1_blinker_nios2_proc_register_bank_b_module\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "de1_blinker_nios2_proc_register_bank_b" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_altsyncram" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985827996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737985828009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_blinker_nios2_proc_rf_ram_b.mif " "Parameter \"init_file\" = \"de1_blinker_nios2_proc_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828010 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737985828010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8cn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8cn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8cn1 " "Found entity 1: altsyncram_8cn1" {  } { { "db/altsyncram_8cn1.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_8cn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985828049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985828049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8cn1 de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8cn1:auto_generated " "Elaborating entity \"altsyncram_8cn1\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_register_bank_b_module:de1_blinker_nios2_proc_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8cn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_debug de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_debug\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_debug" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_altera_std_synchronizer" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737985828166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_debug:the_de1_blinker_nios2_proc_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828167 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737985828167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_ocimem de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem " "Elaborating entity \"de1_blinker_nios2_proc_nios2_ocimem\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_ocimem" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_ociram_sp_ram_module de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram " "Elaborating entity \"de1_blinker_nios2_proc_ociram_sp_ram_module\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "de1_blinker_nios2_proc_ociram_sp_ram" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_altsyncram" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737985828203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_blinker_nios2_proc_ociram_default_contents.mif " "Parameter \"init_file\" = \"de1_blinker_nios2_proc_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828204 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737985828204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qif1 " "Found entity 1: altsyncram_qif1" {  } { { "db/altsyncram_qif1.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_qif1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985828248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985828248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qif1 de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qif1:auto_generated " "Elaborating entity \"altsyncram_qif1\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_ocimem:the_de1_blinker_nios2_proc_nios2_ocimem\|de1_blinker_nios2_proc_ociram_sp_ram_module:de1_blinker_nios2_proc_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_avalon_reg de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_avalon_reg:the_de1_blinker_nios2_proc_nios2_avalon_reg " "Elaborating entity \"de1_blinker_nios2_proc_nios2_avalon_reg\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_avalon_reg:the_de1_blinker_nios2_proc_nios2_avalon_reg\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_avalon_reg" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_break de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_break:the_de1_blinker_nios2_proc_nios2_oci_break " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_break\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_break:the_de1_blinker_nios2_proc_nios2_oci_break\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_break" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_xbrk de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_xbrk:the_de1_blinker_nios2_proc_nios2_oci_xbrk " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_xbrk\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_xbrk:the_de1_blinker_nios2_proc_nios2_oci_xbrk\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_xbrk" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_dbrk de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_dbrk:the_de1_blinker_nios2_proc_nios2_oci_dbrk " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_dbrk\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_dbrk:the_de1_blinker_nios2_proc_nios2_oci_dbrk\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_dbrk" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_itrace de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_itrace:the_de1_blinker_nios2_proc_nios2_oci_itrace " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_itrace\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_itrace:the_de1_blinker_nios2_proc_nios2_oci_itrace\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_itrace" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_dtrace de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_dtrace:the_de1_blinker_nios2_proc_nios2_oci_dtrace " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_dtrace\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_dtrace:the_de1_blinker_nios2_proc_nios2_oci_dtrace\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_dtrace" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_td_mode de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_dtrace:the_de1_blinker_nios2_proc_nios2_oci_dtrace\|de1_blinker_nios2_proc_nios2_oci_td_mode:de1_blinker_nios2_proc_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_td_mode\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_dtrace:the_de1_blinker_nios2_proc_nios2_oci_dtrace\|de1_blinker_nios2_proc_nios2_oci_td_mode:de1_blinker_nios2_proc_nios2_oci_trc_ctrl_td_mode\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "de1_blinker_nios2_proc_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_fifo de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_fifo\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_fifo" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt:the_de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt:the_de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc:the_de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc:the_de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc:the_de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc:the_de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_fifo_cnt_inc" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_oci_test_bench de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_oci_test_bench:the_de1_blinker_nios2_proc_oci_test_bench " "Elaborating entity \"de1_blinker_nios2_proc_oci_test_bench\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_fifo:the_de1_blinker_nios2_proc_nios2_oci_fifo\|de1_blinker_nios2_proc_oci_test_bench:the_de1_blinker_nios2_proc_oci_test_bench\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_oci_test_bench" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828429 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "de1_blinker_nios2_proc_oci_test_bench " "Entity \"de1_blinker_nios2_proc_oci_test_bench\" contains only dangling pins" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_oci_test_bench" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1737985828430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_pib de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_pib:the_de1_blinker_nios2_proc_nios2_oci_pib " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_pib\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_pib:the_de1_blinker_nios2_proc_nios2_oci_pib\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_pib" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_nios2_oci_im de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_im:the_de1_blinker_nios2_proc_nios2_oci_im " "Elaborating entity \"de1_blinker_nios2_proc_nios2_oci_im\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_nios2_oci_im:the_de1_blinker_nios2_proc_nios2_oci_im\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_nios2_oci_im" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_jtag_debug_module_wrapper de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper " "Elaborating entity \"de1_blinker_nios2_proc_jtag_debug_module_wrapper\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" "the_de1_blinker_nios2_proc_jtag_debug_module_wrapper" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_jtag_debug_module_tck de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck " "Elaborating entity \"de1_blinker_nios2_proc_jtag_debug_module_tck\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_tck:the_de1_blinker_nios2_proc_jtag_debug_module_tck\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "the_de1_blinker_nios2_proc_jtag_debug_module_tck" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_nios2_proc_jtag_debug_module_sysclk de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_sysclk:the_de1_blinker_nios2_proc_jtag_debug_module_sysclk " "Elaborating entity \"de1_blinker_nios2_proc_jtag_debug_module_sysclk\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|de1_blinker_nios2_proc_jtag_debug_module_sysclk:the_de1_blinker_nios2_proc_jtag_debug_module_sysclk\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "the_de1_blinker_nios2_proc_jtag_debug_module_sysclk" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "de1_blinker_nios2_proc_jtag_debug_module_phy" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737985828513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy " "Instantiated megafunction \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828514 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737985828514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828516 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_nios2_proc_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"de1_blinker_nios2_proc:nios2_proc\|de1_blinker_nios2_proc_nios2_oci:the_de1_blinker_nios2_proc_nios2_oci\|de1_blinker_nios2_proc_jtag_debug_module_wrapper:the_de1_blinker_nios2_proc_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de1_blinker_nios2_proc_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_onchip_memory de1_blinker_onchip_memory:onchip_memory " "Elaborating entity \"de1_blinker_onchip_memory\" for hierarchy \"de1_blinker_onchip_memory:onchip_memory\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "onchip_memory" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" "the_altsyncram" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737985828614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_blinker_onchip_memory.hex " "Parameter \"init_file\" = \"de1_blinker_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 50000 " "Parameter \"maximum_depth\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 50000 " "Parameter \"numwords_a\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828615 ""}  } { { "de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737985828615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hgj1 " "Found entity 1: altsyncram_hgj1" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_hgj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985828674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985828674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hgj1 de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hgj1:auto_generated " "Elaborating entity \"altsyncram_hgj1\" for hierarchy \"de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs_2/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985828674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/decode_cla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985829562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985829562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hgj1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hgj1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_hgj1.tdf" "decode3" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_hgj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985829563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985829602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985829602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hgj1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"de1_blinker_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_hgj1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_hgj1.tdf" "mux2" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/altsyncram_hgj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985829602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_switcher de1_blinker_switcher:switcher " "Elaborating entity \"de1_blinker_switcher\" for hierarchy \"de1_blinker_switcher:switcher\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "switcher" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985829769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_sysid_1337 de1_blinker_sysid_1337:sysid_1337 " "Elaborating entity \"de1_blinker_sysid_1337\" for hierarchy \"de1_blinker_sysid_1337:sysid_1337\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "sysid_1337" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985829782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0 de1_blinker_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"de1_blinker_mm_interconnect_0\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "mm_interconnect_0" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985829785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_proc_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_proc_data_master_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "nios2_proc_data_master_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_proc_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_proc_instruction_master_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "nios2_proc_instruction_master_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_1337_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_1337_control_slave_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "sysid_1337_control_slave_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_proc_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_proc_jtag_debug_module_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "nios2_proc_jtag_debug_module_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_proc_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_proc_data_master_agent\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "nios2_proc_data_master_agent" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_proc_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_proc_instruction_master_agent\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "nios2_proc_instruction_master_agent" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router:router " "Elaborating entity \"de1_blinker_mm_interconnect_0_router\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router:router\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "router" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 2914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_default_decode de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router:router\|de1_blinker_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_default_decode\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router:router\|de1_blinker_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_001 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_001\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_001:router_001\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "router_001" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_001_default_decode de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_001:router_001\|de1_blinker_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_001_default_decode\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_001:router_001\|de1_blinker_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_002 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_002\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_002:router_002\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "router_002" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 2946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_002_default_decode de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_002:router_002\|de1_blinker_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_002_default_decode\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_002:router_002\|de1_blinker_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_004 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_004\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_004:router_004\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "router_004" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 2978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_router_004_default_decode de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_004:router_004\|de1_blinker_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"de1_blinker_mm_interconnect_0_router_004_default_decode\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_router_004:router_004\|de1_blinker_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_cmd_demux de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"de1_blinker_mm_interconnect_0_cmd_demux\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_cmd_demux_001 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"de1_blinker_mm_interconnect_0_cmd_demux_001\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_cmd_mux de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"de1_blinker_mm_interconnect_0_cmd_mux\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 3201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_cmd_mux_002 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"de1_blinker_mm_interconnect_0_cmd_mux_002\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 3241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_rsp_demux de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"de1_blinker_mm_interconnect_0_rsp_demux\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 3383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_rsp_mux de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"de1_blinker_mm_interconnect_0_rsp_mux\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_rsp_mux_001 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"de1_blinker_mm_interconnect_0_rsp_mux_001\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 3642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_avalon_st_adapter de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"de1_blinker_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0.v" 3671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0 de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"de1_blinker_mm_interconnect_0:mm_interconnect_0\|de1_blinker_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de1_blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/de1_blinker_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_blinker_irq_mapper de1_blinker_irq_mapper:irq_mapper " "Elaborating entity \"de1_blinker_irq_mapper\" for hierarchy \"de1_blinker_irq_mapper:irq_mapper\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "irq_mapper" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "de1_blinker/synthesis/de1_blinker.v" "rst_controller" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/de1_blinker.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "de1_blinker/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "de1_blinker/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/de1_blinker/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737985830565 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1737985831658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.01.27.14:50:34 Progress: Loading sld4e966089/alt_sld_fab_wrapper_hw.tcl " "2025.01.27.14:50:34 Progress: Loading sld4e966089/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737985834832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737985836966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737985837118 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737985839337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737985839350 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737985839370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737985839405 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737985839410 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1737985839413 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1737985840109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e966089/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e966089/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4e966089/alt_sld_fab.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985840186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985840186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985840216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985840216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985840230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985840230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985840237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985840237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985840264 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985840264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985840264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/db/ip/sld4e966089/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737985840275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737985840275 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1737985841873 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737985842719 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "128 " "128 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1737985843507 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/output_files/chip1.map.smsg " "Generated suppressed messages file C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/output_files/chip1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1737985843728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1737985844941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737985844941 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2122 " "Implemented 2122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1737985845148 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1737985845148 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1736 " "Implemented 1736 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1737985845148 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1737985845148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1737985845148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5013 " "Peak virtual memory: 5013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737985845217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 14:50:45 2025 " "Processing ended: Mon Jan 27 14:50:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737985845217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737985845217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737985845217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737985845217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737985846670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737985846676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 14:50:46 2025 " "Processing started: Mon Jan 27 14:50:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737985846676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737985846676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off chip1 -c chip1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off chip1 -c chip1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737985846677 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737985846762 ""}
{ "Info" "0" "" "Project  = chip1" {  } {  } 0 0 "Project  = chip1" 0 0 "Fitter" 0 0 1737985846763 ""}
{ "Info" "0" "" "Revision = chip1" {  } {  } 0 0 "Revision = chip1" 0 0 "Fitter" 0 0 1737985846763 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1737985846900 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "chip1 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"chip1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737985846922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737985846952 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737985846952 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737985847310 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737985847324 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737985847485 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1737985847527 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 45 " "No exact pin location assignment(s) for 4 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1737985847676 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1737985855091 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 1249 global CLKCTRL_G6 " "clk_clk~inputCLKENA0 with 1249 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1737985855158 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1737985855158 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737985855215 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737985855232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737985855234 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737985855239 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737985855244 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737985855244 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737985855246 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1737985856080 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1737985856080 ""}
{ "Info" "ISTA_SDC_FOUND" "de1_blinker/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de1_blinker/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1737985856108 ""}
{ "Info" "ISTA_SDC_FOUND" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc " "Reading SDC File: 'de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1737985856111 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register de1_blinker_nios2_proc:nios2_proc\|W_alu_result\[2\] clk_clk " "Register de1_blinker_nios2_proc:nios2_proc\|W_alu_result\[2\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1737985856132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737985856132 "|de1_blinker|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1737985856162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1737985856162 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1737985856169 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1737985856169 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1737985856169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737985856250 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1737985856254 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737985856254 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737985856421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737985864850 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1737985865347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737985869625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737985873072 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737985875141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737985875142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737985876794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1737985885845 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737985885845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737985889943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1737985889944 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737985889944 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.68 " "Total time spent on timing analysis during the Fitter is 1.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1737985891984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737985892147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737985895847 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737985895940 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737985900615 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737985906573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/output_files/chip1.fit.smsg " "Generated suppressed messages file C:/Users/asad1/OneDrive/Desktop/FPGA/FPGA_SoPC_with_Qsys_and_Nios_II_software_Quartus_II/sys-on-prog-chip/output_files/chip1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737985906975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6147 " "Peak virtual memory: 6147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737985908193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 14:51:48 2025 " "Processing ended: Mon Jan 27 14:51:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737985908193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737985908193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737985908193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737985908193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737985909559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737985909564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 14:51:49 2025 " "Processing started: Mon Jan 27 14:51:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737985909564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737985909564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off chip1 -c chip1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off chip1 -c chip1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737985909564 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737985915875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737985918060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 14:51:58 2025 " "Processing ended: Mon Jan 27 14:51:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737985918060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737985918060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737985918060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737985918060 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737985918700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737985919515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737985919522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 14:51:59 2025 " "Processing started: Mon Jan 27 14:51:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737985919522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737985919522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta chip1 -c chip1 " "Command: quartus_sta chip1 -c chip1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737985919522 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1737985919611 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737985920206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1737985920236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1737985920236 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1737985921219 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1737985921219 ""}
{ "Info" "ISTA_SDC_FOUND" "de1_blinker/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de1_blinker/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1737985921277 ""}
{ "Info" "ISTA_SDC_FOUND" "de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc " "Reading SDC File: 'de1_blinker/synthesis/submodules/de1_blinker_nios2_proc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1737985921284 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register de1_blinker_nios2_proc:nios2_proc\|W_alu_result\[2\] clk_clk " "Register de1_blinker_nios2_proc:nios2_proc\|W_alu_result\[2\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1737985921314 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1737985921314 "|de1_blinker|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1737985921335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921430 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1737985921447 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Quartus II" 0 0 1737985921458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.935 " "Worst-case setup slack is 9.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.935               0.000 altera_reserved_tck  " "    9.935               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985921488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 altera_reserved_tck  " "    0.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985921495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.949 " "Worst-case recovery slack is 13.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.949               0.000 altera_reserved_tck  " "   13.949               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985921500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.225 " "Worst-case removal slack is 1.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.225               0.000 altera_reserved_tck  " "    1.225               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985921505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.716 " "Worst-case minimum pulse width slack is 15.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.716               0.000 altera_reserved_tck  " "   15.716               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985921508 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.493 ns " "Worst Case Available Settling Time: 62.493 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921546 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921546 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985921546 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Quartus II" 0 0 1737985921551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1737985921587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1737985926498 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register de1_blinker_nios2_proc:nios2_proc\|W_alu_result\[2\] clk_clk " "Register de1_blinker_nios2_proc:nios2_proc\|W_alu_result\[2\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1737985926730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1737985926730 "|de1_blinker|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.299 " "Worst-case setup slack is 10.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.299               0.000 altera_reserved_tck  " "   10.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985926855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.422 " "Worst-case hold slack is 0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 altera_reserved_tck  " "    0.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985926863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.147 " "Worst-case recovery slack is 14.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.147               0.000 altera_reserved_tck  " "   14.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985926868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.168 " "Worst-case removal slack is 1.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 altera_reserved_tck  " "    1.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985926873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.749 " "Worst-case minimum pulse width slack is 15.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.749               0.000 altera_reserved_tck  " "   15.749               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985926876 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.530 ns " "Worst Case Available Settling Time: 62.530 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926910 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985926910 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Quartus II" 0 0 1737985926914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1737985927146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1737985931284 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register de1_blinker_nios2_proc:nios2_proc\|W_alu_result\[2\] clk_clk " "Register de1_blinker_nios2_proc:nios2_proc\|W_alu_result\[2\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1737985931462 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1737985931462 "|de1_blinker|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.115 " "Worst-case setup slack is 13.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.115               0.000 altera_reserved_tck  " "   13.115               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985931583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 altera_reserved_tck  " "    0.165               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985931592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.432 " "Worst-case recovery slack is 15.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.432               0.000 altera_reserved_tck  " "   15.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985931598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.540 " "Worst-case removal slack is 0.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 altera_reserved_tck  " "    0.540               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985931602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.717 " "Worst-case minimum pulse width slack is 15.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.717               0.000 altera_reserved_tck  " "   15.717               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985931605 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.158 ns " "Worst Case Available Settling Time: 64.158 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931632 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931632 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985931632 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Quartus II" 0 0 1737985931637 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register de1_blinker_nios2_proc:nios2_proc\|W_alu_result\[2\] clk_clk " "Register de1_blinker_nios2_proc:nios2_proc\|W_alu_result\[2\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1737985932109 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1737985932109 "|de1_blinker|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.709 " "Worst-case setup slack is 13.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.709               0.000 altera_reserved_tck  " "   13.709               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985932229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 altera_reserved_tck  " "    0.145               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985932236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.655 " "Worst-case recovery slack is 15.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.655               0.000 altera_reserved_tck  " "   15.655               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985932239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.426 " "Worst-case removal slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 altera_reserved_tck  " "    0.426               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985932243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.775 " "Worst-case minimum pulse width slack is 15.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.775               0.000 altera_reserved_tck  " "   15.775               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737985932245 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.372 ns " "Worst Case Available Settling Time: 64.372 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932274 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1737985932274 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1737985933508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1737985933508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5306 " "Peak virtual memory: 5306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737985933629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 14:52:13 2025 " "Processing ended: Mon Jan 27 14:52:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737985933629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737985933629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737985933629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737985933629 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737985934356 ""}
