Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: mux16_w8.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mux16_w8.prj"

---- Target Parameters
Target Device                      : xc7vx690tffg1930-2
Output File Name                   : "mux16_w8.ngc"

---- Source Options
Top Module Name                    : mux16_w8

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/rbshi/swin_bram/rtl/mux16_w8/mux16_w8.v" into library work
Parsing module <mux16_w8>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mux16_w8>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mux16_w8>.
    Related source file is "/home/rbshi/swin_bram/rtl/mux16_w8/mux16_w8.v".
    Found 8-bit register for signal <data_out>.
    Found 8-bit 16-to-1 multiplexer for signal <sel[3]_data_in[127]_wide_mux_0_OUT> created at line 35.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux16_w8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 1
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mux16_w8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mux16_w8, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mux16_w8.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 57
#      INV                         : 1
#      LUT6                        : 32
#      MUXF7                       : 16
#      MUXF8                       : 8
# FlipFlops/Latches                : 8
#      FDC                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 141
#      IBUF                        : 133
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7vx690tffg1930-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                   33  out of  433200     0%  
    Number used as Logic:                33  out of  433200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     33
   Number with an unused Flip Flop:      33  out of     33   100%  
   Number with an unused LUT:             0  out of     33     0%  
   Number of fully used LUT-FF pairs:     0  out of     33     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         142
 Number of bonded IOBs:                 142  out of   1000    14%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 1.092ns
   Maximum output required time after clock: 0.575ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 224 / 16
-------------------------------------------------------------------------
Offset:              1.092ns (Levels of Logic = 4)
  Source:            sel<1> (PAD)
  Destination:       data_out_0 (FF)
  Destination Clock: clk rising

  Data Path: sel<1> to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.000   0.743  sel_1_IBUF (sel_1_IBUF)
     LUT6:I0->O            1   0.043   0.000  Mmux_sel[3]_data_in[127]_wide_mux_0_OUT_51 (Mmux_sel[3]_data_in[127]_wide_mux_0_OUT_51)
     MUXF7:I1->O           1   0.178   0.000  Mmux_sel[3]_data_in[127]_wide_mux_0_OUT_4_f7 (Mmux_sel[3]_data_in[127]_wide_mux_0_OUT_4_f7)
     MUXF8:I0->O           1   0.128   0.000  Mmux_sel[3]_data_in[127]_wide_mux_0_OUT_2_f8 (sel[3]_data_in[127]_wide_mux_0_OUT<0>)
     FDC:D                    -0.000          data_out_0
    ----------------------------------------
    Total                      1.092ns (0.349ns logic, 0.743ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.575ns (Levels of Logic = 1)
  Source:            data_out_7 (FF)
  Destination:       data_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: data_out_7 to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.236   0.339  data_out_7 (data_out_7)
     OBUF:I->O                 0.000          data_out_7_OBUF (data_out<7>)
    ----------------------------------------
    Total                      0.575ns (0.236ns logic, 0.339ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.79 secs
 
--> 


Total memory usage is 599424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

