Authors,Author(s) ID,Title,Year,Source tittle,Cited by,DOI,Country,Document Type,City,Access Type,aggregationType,EID
Liu J.,,An organizational evolutionary algorithm for numerical optimization,2007,"IEEE Transactions on Systems, Man, and Cybernetics, Part B: Cybernetics",35,10.1109/TSMCB.2007.891543,China,Article,Xi'an,0,Journal,2-s2.0-34547115947
Burke E.,,A new bottom-left-fill heuristic algorithm for the two-dimensional irregular packing problem,2006,Operations Research,109,10.1287/opre.1060.0293,United Kingdom,Article,Nottingham,0,Journal,2-s2.0-33744788405
Jiao L.,,An organizational coevolutionary algorithm for classification,2006,IEEE Transactions on Evolutionary Computation,61,10.1109/TEVC.2005.856068,China,Article,Xi'an,0,Journal,2-s2.0-31744440533
Liu J.,,A multiagent evolutionary algorithm for constraint satisfaction problems,2006,"IEEE Transactions on Systems, Man, and Cybernetics, Part B: Cybernetics",71,10.1109/TSMCB.2005.852980,China,Article,Xi'an,0,Journal,2-s2.0-31744441103
Dowsland K.A.,,Using tree search bounds to enhance a genetic algorithm approach to two rectangle packing problems,2006,European Journal of Operational Research,29,10.1016/j.ejor.2004.04.030,United Kingdom;United Kingdom,Conference Paper,Nottingham;Swansea,0,Journal,2-s2.0-24944469055
Lin J.,,TCG: A transitive closure graph-based representation for general floorplans,2005,IEEE Transactions on Very Large Scale Integration (VLSI) Systems,46,10.1109/TVLSI.2004.840760,Taiwan,Article,Hsinchu,0,Journal,2-s2.0-13844254630
Liu J.,,Organizational evolutionary algorithm for SAT problem,2004,Jisuanji Xuebao/Chinese Journal of Computers,8,,China,Article,Xi'an,0,Journal,2-s2.0-10444259857
Ho S.,,An orthogonal simulated annealing algorithm for large floorplanning problems,2004,IEEE Transactions on Very Large Scale Integration (VLSI) Systems,30,10.1109/TVLSI.2004.831464,Taiwan,Article,Hsinchu,0,Journal,2-s2.0-4043104116
Burke E.,,A new placement heuristic for the orthogonal stock-cutting problem,2004,Operations Research,218,10.1287/opre.1040.0109,United Kingdom,Article,Nottingham,0,Journal,2-s2.0-4544259186
Lin J.,,TCG-S: Orthogonal coupling of P*-admissible representations for general floorplans,2004,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,40,10.1109/TCAD.2004.828114,Taiwan,Article,Hsinchu,0,Journal,2-s2.0-2942546060
Zhong W.,,A Multiagent Genetic Algorithm for Global Numerical Optimization,2004,"IEEE Transactions on Systems, Man, and Cybernetics, Part B: Cybernetics",323,10.1109/TSMCB.2003.821456,China,Article,Xi'an,0,Journal,2-s2.0-1842587736
Chu C.,,Nonrectangular Shaping and Sizing of Soft Modules for Floorplan-Design Improvement,2004,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,15,10.1109/TCAD.2003.819896,United States,Article,Ames,0,Journal,2-s2.0-0347131048
Hong X.,,Corner Block List Representation and Its Application to Floorplan Optimization,2004,IEEE Transactions on Circuits and Systems II: Express Briefs,45,10.1109/TCSII.2004.824047,China,Article,Beijing,0,Journal,2-s2.0-2942598371
Zhou C.,,Evolving accurate and compact classification rules with gene expression programming,2003,IEEE Transactions on Evolutionary Computation,189,10.1109/TEVC.2003.819261,United States,Article,Schaumburg,0,Journal,2-s2.0-0346503002
Au W.,,A novel evolutionary data mining algorithm with applications to churn prediction,2003,IEEE Transactions on Evolutionary Computation,225,10.1109/TEVC.2003.819264,Hong Kong,Article,Kowloon,0,Journal,2-s2.0-0345872225
Lin J.,,Corner Sequence - A P-admissible Floorplan Representation with a Worst Case Linear-Time Packing Scheme,2003,IEEE Transactions on Very Large Scale Integration (VLSI) Systems,37,10.1109/TVLSI.2003.816137,Taiwan;Taiwan,Article,Hsinchu;Hsinchu,0,Journal,2-s2.0-0141750617
Young E.,,Twin binary sequences: A nonredundant representation for general nonslicing floorplan,2003,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,49,10.1109/TCAD.2003.809651,Hong Kong,Article,Shatin,0,Journal,2-s2.0-0037387688
Lin J.,,Arbitrarily shaped rectilinear module placement using the transitive closure graph representation,2002,IEEE Transactions on Very Large Scale Integration (VLSI) Systems,8,10.1109/TVLSI.2002.808431,Taiwan,Article,Hsinchu,0,Journal,2-s2.0-0037002429
Zhuang C.,,An enhanced Q-sequence augmented with empty-room-insertion and parenthesis trees,2002,"Proceedings -Design, Automation and Test in Europe, DATE",35,10.1109/DATE.2002.998250,Japan,Conference Paper,"Wakamatsu-ku, Kitakyushu-shi Fukuoka",0,Conference Proceeding,2-s2.0-0344017702
Valenzuela C.,,VLSI placement and area optimization using a genetic algorithm to breed normalized postfix expressions,2002,IEEE Transactions on Evolutionary Computation,61,10.1109/TEVC.2002.802872,United Kingdom,Article,Cardiff,0,Journal,2-s2.0-0036670463
Young F.,,Handling soft modules in general nonslicing floorplan using Lagrangian relaxation,2001,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,41,10.1109/43.920707,Hong Kong,Article,Shatin,0,Journal,2-s2.0-0035335772
Guo P.,,Floorplanning using a tree representation,2001,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,71,10.1109/43.908471,United States,Article,Wilsonville,0,Journal,2-s2.0-0035248720
Ma Y.,,Floorplanning with abutment constraints and L-shaped/T-shaped blocks based on corner block list,2001,Proceedings - Design Automation Conference,29,,China,Conference Paper,Beijing,0,Conference Proceeding,2-s2.0-0034852169
Pang Y.,,Rectilinear block packing using O-tree representation,2001,Proceedings of the International Symposium on Physical Design,29,10.1145/369691.369758,United States,Conference Paper,Newport Beach,0,Conference Proceeding,2-s2.0-0034819171
Tang X.,,FAST-SP: A fast algorithm for block placement based on sequence pair,2001,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",136,10.1109/ASPDAC.2001.913361,United States,Conference Paper,Austin,0,Conference Proceeding,2-s2.0-84949784966
Hopper E.,,Empirical investigation of meta-heuristic and heuristic algorithms for a 2D packing problem,2001,European Journal of Operational Research,341,10.1016/S0377-2217(99)00357-4,United Kingdom,Article,Cardiff,0,Journal,2-s2.0-0035200786
Wu G.,,Rectilinear block placement using B*-trees,2000,Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors,9,,Taiwan,Conference Paper,Hsinchu,0,Conference Proceeding,2-s2.0-0033680148
Fujiyoshi K.,,Arbitrary convex and concave rectilinear block packing using sequence-pair,2000,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,32,10.1109/43.828551,Japan,Article,Fuchu,0,Journal,2-s2.0-0033885149
Pang Y.,,Enhanced perturbing algorithm for floorplan design using the O-tree representation,2000,Proceedings of the International Symposium on Physical Design,57,10.1145/332357.332395,United States,Conference Paper,San Diego,0,Conference Proceeding,2-s2.0-0033704928
Kahng A.B.,,Classical floorplanning harmful?,2000,Proceedings of the International Symposium on Physical Design,101,10.1145/332357.332401,United States,Conference Paper,Los Angeles,0,Conference Proceeding,2-s2.0-0033705078
Chang Y.,,B<sup>*</sup>-trees: A new representation for non-slicing floorplans,2000,Proceedings-Design Automation Conference,413,10.1109/DAC.2000.855354,Taiwan,Article,Hsinchu,0,Journal,2-s2.0-0033701594
Liu D.,,An improved BL-algorithm for genetic algorithm of the orthogonal packing of rectangles,1999,European Journal of Operational Research,177,10.1016/S0377-2217(97)00437-2,China,Article,Dalian,0,Journal,2-s2.0-0032710465
Nakatake S.,,Module placement on BSG-structure with pre-placed modules and rectilinear modules,1998,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",29,,Japan,Article,Ishikawa,0,Conference Proceeding,2-s2.0-0032218618
Nakatake S.,,Module packing based on the BSG-structure and 1C layout applications,1998,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,116,10.1109/43.703832,Japan,Article,Tokyo,0,Journal,2-s2.0-0032090672
Kang M.Z.W.,,Topology constrained rectilinear block packing for layout reuse,1998,Proceedings of the International Symposium on Physical Design,20,10.1145/274535.274562,United States,Conference Paper,Santa Cruz,0,Conference Proceeding,2-s2.0-0031702566
Xu J.,,Rectilinear block placement using sequence-pair,1998,Proceedings of the International Symposium on Physical Design,33,10.1145/274535.274561,United States,Conference Paper,San Jose,0,Conference Proceeding,2-s2.0-0031706894
Kang M.Z.,,Arbitrary rectilinear block packing based on sequence pair,1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",40,10.1145/288548.288623,United States,Conference Paper,Santa Cruz,0,Conference Proceeding,2-s2.0-0032311881
Schnecke V.,,Hybrid genetic algorithms for constrained placement problems,1997,IEEE Transactions on Evolutionary Computation,57,10.1109/4235.687887,United States,Article,East Lansing,0,Journal,2-s2.0-0031277370
Yao X.,,A new evolutionary system for evolving artificial neural networks,1997,IEEE Transactions on Neural Networks,655,10.1109/72.572107,Australia;United States,Article,Sydney;New York,0,Journal,2-s2.0-0031143030
Murata H.,,VLSI module placement based on rectangle-packing by the sequence-pair,1996,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,526,10.1109/43.552084,Japan,Article,Nomi,0,Journal,2-s2.0-0030378255
Prahlada Rao B.,,Extended distributed genetic algorithm for channel routing,1993,Proceedings of the 5th IEEE Symposium on Parallel and Distributed Processing,15,,India,Conference Paper,Bengaluru,0,Conference Proceeding,2-s2.0-0027837833
Cohoon J.P.,,Distributed Genetic Algorithms for the Floorplan Design Problem,1991,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,123,10.1109/43.75631,United States,Article,Charlottesville,0,Journal,2-s2.0-0026140958
Chazelle B.,,The Bottom-Left Bin-Packing Heuristic: An Efficient Implementation,1983,IEEE Transactions on Computers,218,10.1109/TC.1983.1676307,United States,Article,Pittsburgh,0,Journal,2-s2.0-0020797485
