Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.95 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.98 secs
 
--> Reading design: didact_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "didact_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "didact_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : didact_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\didact_hdl\ipcore_dir\dcm1.vhd" into library work
Parsing entity <dcm1>.
Parsing architecture <xilinx> of entity <dcm1>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\didact_hdl\msa_hdl.vhd" into library work
Parsing entity <msa_hdl>.
Parsing architecture <Behavioral> of entity <msa_hdl>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\didact_hdl\diviseur_clk.vhd" into library work
Parsing entity <diviseur_clk>.
Parsing architecture <Behavioral> of entity <diviseur_clk>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\didact_hdl\debounce_hdl.vhd" into library work
Parsing entity <debounce_hdl>.
Parsing architecture <Behavioral> of entity <debounce_hdl>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\didact_hdl\didact_top.vhd" into library work
Parsing entity <didact_top>.
Parsing architecture <Behavioral> of entity <didact_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <didact_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <debounce_hdl> (architecture <Behavioral>) from library <work>.

Elaborating entity <dcm1> (architecture <xilinx>) from library <work>.

Elaborating entity <diviseur_clk> (architecture <Behavioral>) from library <work>.

Elaborating entity <msa_hdl> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "E:\2CS SIQ\SYSE\Projet\didact_hdl\msa_hdl.vhd" Line 102. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <didact_top>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\didact_hdl\didact_top.vhd".
    Found 8-bit register for signal <Q_del>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <didact_top> synthesized.

Synthesizing Unit <debounce_hdl>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\didact_hdl\debounce_hdl.vhd".
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <debounce_hdl> synthesized.

Synthesizing Unit <dcm1>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\didact_hdl\ipcore_dir\dcm1.vhd".
    Summary:
	no macro.
Unit <dcm1> synthesized.

Synthesizing Unit <diviseur_clk>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\didact_hdl\diviseur_clk.vhd".
    Found 22-bit register for signal <cnt2hz>.
    Found 1-bit register for signal <clk2hz>.
    Found 1-bit register for signal <div16hz_temp>.
    Found 19-bit register for signal <cnt16hz>.
    Found 1-bit register for signal <clk16hz>.
    Found 1-bit register for signal <div2khz_temp>.
    Found 12-bit register for signal <cnt2khz>.
    Found 1-bit register for signal <clk2khz>.
    Found 1-bit register for signal <div2hz_temp>.
    Found 22-bit adder for signal <cnt2hz[21]_GND_14_o_add_1_OUT> created at line 56.
    Found 19-bit adder for signal <cnt16hz[18]_GND_14_o_add_4_OUT> created at line 66.
    Found 12-bit adder for signal <cnt2khz[11]_GND_14_o_add_7_OUT> created at line 75.
    Found 22-bit comparator greater for signal <n0000> created at line 51
    Found 19-bit comparator greater for signal <n0006> created at line 61
    Found 12-bit comparator greater for signal <n0012> created at line 70
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <diviseur_clk> synthesized.

Synthesizing Unit <msa_hdl>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\didact_hdl\msa_hdl.vhd".
    Found 3-bit register for signal <etatpres>.
    Found finite state machine <FSM_0> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa_hdl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 1
 19-bit adder                                          : 1
 22-bit adder                                          : 1
# Registers                                            : 19
 1-bit register                                        : 15
 12-bit register                                       : 1
 19-bit register                                       : 1
 22-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 3
 12-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 22-bit comparator greater                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <diviseur_clk>.
The following registers are absorbed into counter <cnt2hz>: 1 register on signal <cnt2hz>.
The following registers are absorbed into counter <cnt16hz>: 1 register on signal <cnt16hz>.
The following registers are absorbed into counter <cnt2khz>: 1 register on signal <cnt2khz>.
Unit <diviseur_clk> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 12-bit up counter                                     : 1
 19-bit up counter                                     : 1
 22-bit up counter                                     : 1
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 3
 12-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 22-bit comparator greater                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <etatpres[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 a     | 000
 b     | 001
 c     | 011
 d     | 010
 e     | 110
 f     | 111
-------------------

Optimizing unit <didact_top> ...

Optimizing unit <diviseur_clk> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block didact_top, actual ratio is 1.
FlipFlop shreg_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : didact_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 177
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 50
#      LUT2                        : 5
#      LUT3                        : 2
#      LUT4                        : 2
#      LUT5                        : 1
#      LUT6                        : 9
#      MUXCY                       : 50
#      VCC                         : 1
#      XORCY                       : 53
# FlipFlops/Latches                : 80
#      FD                          : 15
#      FDC                         : 3
#      FDCE                        : 9
#      FDR                         : 53
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 13
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              79  out of  18224     0%  
 Number of Slice LUTs:                   72  out of   9112     0%  
    Number used as Logic:                72  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     88
   Number with an unused Flip Flop:       9  out of     88    10%  
   Number with an unused LUT:            16  out of     88    18%  
   Number of fully used LUT-FF pairs:    63  out of     88    71%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
inst_diviseur_clk/clk16hz          | NONE(shreg_0)          | 9     |
inst_diviseur_clk/clk2khz          | NONE(inst3_debounce/Q3)| 9     |
clkin                              | DCM_SP:CLKFX           | 62    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.199ns (Maximum Frequency: 833.855MHz)
   Minimum input arrival time before clock: 2.560ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_diviseur_clk/clk16hz'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            shreg_1 (FF)
  Destination:       shreg_2 (FF)
  Source Clock:      inst_diviseur_clk/clk16hz rising
  Destination Clock: inst_diviseur_clk/clk16hz rising

  Data Path: shreg_1 to shreg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  shreg_1 (shreg_1)
     FDCE:D                    0.102          shreg_2
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_diviseur_clk/clk2khz'
  Clock period: 1.199ns (frequency: 833.854MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               1.199ns (Levels of Logic = 0)
  Source:            inst3_debounce/Q2 (FF)
  Destination:       inst3_debounce/Q3 (FF)
  Source Clock:      inst_diviseur_clk/clk2khz rising
  Destination Clock: inst_diviseur_clk/clk2khz rising

  Data Path: inst3_debounce/Q2 to inst3_debounce/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  inst3_debounce/Q2 (inst3_debounce/Q2)
     FD:D                      0.102          inst3_debounce/Q3
    ----------------------------------------
    Total                      1.199ns (0.549ns logic, 0.650ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkin'
  Clock period: 0.747ns (frequency: 1339.075MHz)
  Total number of paths / destination ports: 1229 / 115
-------------------------------------------------------------------------
Delay:               4.667ns (Levels of Logic = 3)
  Source:            inst_diviseur_clk/cnt2hz_11 (FF)
  Destination:       inst_diviseur_clk/cnt2hz_21 (FF)
  Source Clock:      clkin rising 0.2X
  Destination Clock: clkin rising 0.2X

  Data Path: inst_diviseur_clk/cnt2hz_11 to inst_diviseur_clk/cnt2hz_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.864  inst_diviseur_clk/cnt2hz_11 (inst_diviseur_clk/cnt2hz_11)
     LUT4:I0->O            1   0.203   0.580  inst_diviseur_clk/n0000_inv1 (inst_diviseur_clk/n0000_inv1)
     LUT6:I5->O            1   0.205   0.580  inst_diviseur_clk/n0000_inv2 (inst_diviseur_clk/n0000_inv2)
     LUT6:I5->O           23   0.205   1.153  inst_diviseur_clk/n0000_inv3 (inst_diviseur_clk/n0000_inv)
     FDR:R                     0.430          inst_diviseur_clk/cnt2hz_0
    ----------------------------------------
    Total                      4.667ns (1.490ns logic, 3.177ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_diviseur_clk/clk16hz'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.560ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       shreg_0 (FF)
  Destination Clock: inst_diviseur_clk/clk16hz rising

  Data Path: rst to shreg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.908  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          shreg_0
    ----------------------------------------
    Total                      2.560ns (1.652ns logic, 0.908ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_diviseur_clk/clk2khz'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            bouton3 (PAD)
  Destination:       inst3_debounce/Q1 (FF)
  Destination Clock: inst_diviseur_clk/clk2khz rising

  Data Path: bouton3 to inst3_debounce/Q1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  bouton3_IBUF (bouton3_IBUF)
     FD:D                      0.102          inst3_debounce/Q1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkin'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.560ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       Inst_msa_hdl/etatpres_FSM_FFd3 (FF)
  Destination Clock: clkin rising 0.2X

  Data Path: rst to Inst_msa_hdl/etatpres_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.908  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          Inst_msa_hdl/etatpres_FSM_FFd3
    ----------------------------------------
    Total                      2.560ns (1.652ns logic, 0.908ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_diviseur_clk/clk16hz'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            shreg_6 (FF)
  Destination:       Q_del<6> (PAD)
  Source Clock:      inst_diviseur_clk/clk16hz rising

  Data Path: shreg_6 to Q_del<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  shreg_6 (shreg_6)
     OBUF:I->O                 2.571          Q_del_6_OBUF (Q_del<6>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkin
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clkin                    |    4.667|         |         |         |
inst_diviseur_clk/clk2khz|    3.931|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_diviseur_clk/clk16hz
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clkin                    |    2.588|         |         |         |
inst_diviseur_clk/clk16hz|    1.165|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_diviseur_clk/clk2khz
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
inst_diviseur_clk/clk2khz|    1.199|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.89 secs
 
--> 

Total memory usage is 4555092 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

