{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 15:23:05 2019 " "Info: Processing started: Mon Nov 11 15:23:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw5 -c hw5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw5 -c hw5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[23\]~latch " "Warning: Node \"serial_out:inst6\|store\[23\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[22\]~latch " "Warning: Node \"serial_out:inst6\|store\[22\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[21\]~latch " "Warning: Node \"serial_out:inst6\|store\[21\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[20\]~latch " "Warning: Node \"serial_out:inst6\|store\[20\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[19\]~latch " "Warning: Node \"serial_out:inst6\|store\[19\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[18\]~latch " "Warning: Node \"serial_out:inst6\|store\[18\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[17\]~latch " "Warning: Node \"serial_out:inst6\|store\[17\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[16\]~latch " "Warning: Node \"serial_out:inst6\|store\[16\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[15\]~latch " "Warning: Node \"serial_out:inst6\|store\[15\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[14\]~latch " "Warning: Node \"serial_out:inst6\|store\[14\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[13\]~latch " "Warning: Node \"serial_out:inst6\|store\[13\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[12\]~latch " "Warning: Node \"serial_out:inst6\|store\[12\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[11\]~latch " "Warning: Node \"serial_out:inst6\|store\[11\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[10\]~latch " "Warning: Node \"serial_out:inst6\|store\[10\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[9\]~latch " "Warning: Node \"serial_out:inst6\|store\[9\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[8\]~latch " "Warning: Node \"serial_out:inst6\|store\[8\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[7\]~latch " "Warning: Node \"serial_out:inst6\|store\[7\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[6\]~latch " "Warning: Node \"serial_out:inst6\|store\[6\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[5\]~latch " "Warning: Node \"serial_out:inst6\|store\[5\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[4\]~latch " "Warning: Node \"serial_out:inst6\|store\[4\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[3\]~latch " "Warning: Node \"serial_out:inst6\|store\[3\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[2\]~latch " "Warning: Node \"serial_out:inst6\|store\[2\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[1\]~latch " "Warning: Node \"serial_out:inst6\|store\[1\]~latch\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "serial_out:inst6\|store\[0\] " "Warning: Node \"serial_out:inst6\|store\[0\]\" is a latch" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk50M " "Info: Assuming node \"clk50M\" is an undefined clock" {  } { { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 360 256 424 376 "clk50M" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "FDIV:inst2\|fout " "Info: Detected ripple clock \"FDIV:inst2\|fout\" as buffer" {  } { { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FDIV:inst2\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst4\|state.001 " "Info: Detected ripple clock \"ctrl:inst4\|state.001\" as buffer" {  } { { "ctrl.v" "" { Text "C:/Users/USER/Desktop/hw5/ctrl.v" 5 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst4\|state.001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FDIV25K:inst3\|fout " "Info: Detected ripple clock \"FDIV25K:inst3\|fout\" as buffer" {  } { { "FDIV25K.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV25K.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FDIV25K:inst3\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk50M register FDIV:inst2\|count\[0\] register FDIV:inst2\|count\[14\] 127.91 MHz 7.818 ns Internal " "Info: Clock \"clk50M\" has Internal fmax of 127.91 MHz between source register \"FDIV:inst2\|count\[0\]\" and destination register \"FDIV:inst2\|count\[14\]\" (period= 7.818 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.604 ns + Longest register register " "Info: + Longest register to register delay is 7.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FDIV:inst2\|count\[0\] 1 REG LCFF_X49_Y33_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y33_N1; Fanout = 3; REG Node = 'FDIV:inst2\|count\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV:inst2|count[0] } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.275 ns) 0.814 ns FDIV:inst2\|LessThan0~20 2 COMB LCCOMB_X48_Y33_N8 1 " "Info: 2: + IC(0.539 ns) + CELL(0.275 ns) = 0.814 ns; Loc. = LCCOMB_X48_Y33_N8; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~20'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { FDIV:inst2|count[0] FDIV:inst2|LessThan0~20 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 1.342 ns FDIV:inst2\|LessThan0~21 3 COMB LCCOMB_X48_Y33_N18 1 " "Info: 3: + IC(0.253 ns) + CELL(0.275 ns) = 1.342 ns; Loc. = LCCOMB_X48_Y33_N18; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~21'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { FDIV:inst2|LessThan0~20 FDIV:inst2|LessThan0~21 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.739 ns FDIV:inst2\|LessThan0~22 4 COMB LCCOMB_X48_Y33_N28 1 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 1.739 ns; Loc. = LCCOMB_X48_Y33_N28; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { FDIV:inst2|LessThan0~21 FDIV:inst2|LessThan0~22 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 2.131 ns FDIV:inst2\|LessThan0~23 5 COMB LCCOMB_X48_Y33_N22 1 " "Info: 5: + IC(0.242 ns) + CELL(0.150 ns) = 2.131 ns; Loc. = LCCOMB_X48_Y33_N22; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~23'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { FDIV:inst2|LessThan0~22 FDIV:inst2|LessThan0~23 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.527 ns FDIV:inst2\|LessThan0~24 6 COMB LCCOMB_X48_Y33_N16 1 " "Info: 6: + IC(0.246 ns) + CELL(0.150 ns) = 2.527 ns; Loc. = LCCOMB_X48_Y33_N16; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~24'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { FDIV:inst2|LessThan0~23 FDIV:inst2|LessThan0~24 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.275 ns) 3.052 ns FDIV:inst2\|LessThan0~25 7 COMB LCCOMB_X48_Y33_N2 1 " "Info: 7: + IC(0.250 ns) + CELL(0.275 ns) = 3.052 ns; Loc. = LCCOMB_X48_Y33_N2; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~25'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { FDIV:inst2|LessThan0~24 FDIV:inst2|LessThan0~25 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.448 ns FDIV:inst2\|LessThan0~26 8 COMB LCCOMB_X48_Y33_N4 1 " "Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 3.448 ns; Loc. = LCCOMB_X48_Y33_N4; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~26'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { FDIV:inst2|LessThan0~25 FDIV:inst2|LessThan0~26 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.275 ns) 3.973 ns FDIV:inst2\|LessThan0~27 9 COMB LCCOMB_X48_Y33_N6 1 " "Info: 9: + IC(0.250 ns) + CELL(0.275 ns) = 3.973 ns; Loc. = LCCOMB_X48_Y33_N6; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { FDIV:inst2|LessThan0~26 FDIV:inst2|LessThan0~27 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.366 ns FDIV:inst2\|LessThan0~37 10 COMB LCCOMB_X48_Y33_N12 1 " "Info: 10: + IC(0.243 ns) + CELL(0.150 ns) = 4.366 ns; Loc. = LCCOMB_X48_Y33_N12; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~37'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { FDIV:inst2|LessThan0~27 FDIV:inst2|LessThan0~37 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.759 ns FDIV:inst2\|LessThan0~38 11 COMB LCCOMB_X48_Y33_N30 1 " "Info: 11: + IC(0.243 ns) + CELL(0.150 ns) = 4.759 ns; Loc. = LCCOMB_X48_Y33_N30; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~38'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { FDIV:inst2|LessThan0~37 FDIV:inst2|LessThan0~38 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 5.153 ns FDIV:inst2\|LessThan0~30 12 COMB LCCOMB_X48_Y33_N0 1 " "Info: 12: + IC(0.244 ns) + CELL(0.150 ns) = 5.153 ns; Loc. = LCCOMB_X48_Y33_N0; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~30'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { FDIV:inst2|LessThan0~38 FDIV:inst2|LessThan0~30 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 5.547 ns FDIV:inst2\|LessThan0~35 13 COMB LCCOMB_X48_Y33_N10 1 " "Info: 13: + IC(0.244 ns) + CELL(0.150 ns) = 5.547 ns; Loc. = LCCOMB_X48_Y33_N10; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~35'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { FDIV:inst2|LessThan0~30 FDIV:inst2|LessThan0~35 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.150 ns) 6.434 ns FDIV:inst2\|LessThan0~36 14 COMB LCCOMB_X48_Y32_N0 32 " "Info: 14: + IC(0.737 ns) + CELL(0.150 ns) = 6.434 ns; Loc. = LCCOMB_X48_Y32_N0; Fanout = 32; COMB Node = 'FDIV:inst2\|LessThan0~36'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { FDIV:inst2|LessThan0~35 FDIV:inst2|LessThan0~36 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.510 ns) 7.604 ns FDIV:inst2\|count\[14\] 15 REG LCFF_X49_Y33_N29 5 " "Info: 15: + IC(0.660 ns) + CELL(0.510 ns) = 7.604 ns; Loc. = LCFF_X49_Y33_N29; Fanout = 5; REG Node = 'FDIV:inst2\|count\[14\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { FDIV:inst2|LessThan0~36 FDIV:inst2|count[14] } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.960 ns ( 38.93 % ) " "Info: Total cell delay = 2.960 ns ( 38.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.644 ns ( 61.07 % ) " "Info: Total interconnect delay = 4.644 ns ( 61.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.604 ns" { FDIV:inst2|count[0] FDIV:inst2|LessThan0~20 FDIV:inst2|LessThan0~21 FDIV:inst2|LessThan0~22 FDIV:inst2|LessThan0~23 FDIV:inst2|LessThan0~24 FDIV:inst2|LessThan0~25 FDIV:inst2|LessThan0~26 FDIV:inst2|LessThan0~27 FDIV:inst2|LessThan0~37 FDIV:inst2|LessThan0~38 FDIV:inst2|LessThan0~30 FDIV:inst2|LessThan0~35 FDIV:inst2|LessThan0~36 FDIV:inst2|count[14] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.604 ns" { FDIV:inst2|count[0] {} FDIV:inst2|LessThan0~20 {} FDIV:inst2|LessThan0~21 {} FDIV:inst2|LessThan0~22 {} FDIV:inst2|LessThan0~23 {} FDIV:inst2|LessThan0~24 {} FDIV:inst2|LessThan0~25 {} FDIV:inst2|LessThan0~26 {} FDIV:inst2|LessThan0~27 {} FDIV:inst2|LessThan0~37 {} FDIV:inst2|LessThan0~38 {} FDIV:inst2|LessThan0~30 {} FDIV:inst2|LessThan0~35 {} FDIV:inst2|LessThan0~36 {} FDIV:inst2|count[14] {} } { 0.000ns 0.539ns 0.253ns 0.247ns 0.242ns 0.246ns 0.250ns 0.246ns 0.250ns 0.243ns 0.243ns 0.244ns 0.244ns 0.737ns 0.660ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50M destination 2.683 ns + Shortest register " "Info: + Shortest clock path from clock \"clk50M\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50M } "NODE_NAME" } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 360 256 424 376 "clk50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk50M~clkctrl 2 COMB CLKCTRL_G2 126 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 126; COMB Node = 'clk50M~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk50M clk50M~clkctrl } "NODE_NAME" } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 360 256 424 376 "clk50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns FDIV:inst2\|count\[14\] 3 REG LCFF_X49_Y33_N29 5 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X49_Y33_N29; Fanout = 5; REG Node = 'FDIV:inst2\|count\[14\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk50M~clkctrl FDIV:inst2|count[14] } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk50M clk50M~clkctrl FDIV:inst2|count[14] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk50M {} clk50M~combout {} clk50M~clkctrl {} FDIV:inst2|count[14] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50M source 2.683 ns - Longest register " "Info: - Longest clock path from clock \"clk50M\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50M } "NODE_NAME" } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 360 256 424 376 "clk50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk50M~clkctrl 2 COMB CLKCTRL_G2 126 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 126; COMB Node = 'clk50M~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk50M clk50M~clkctrl } "NODE_NAME" } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 360 256 424 376 "clk50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns FDIV:inst2\|count\[0\] 3 REG LCFF_X49_Y33_N1 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X49_Y33_N1; Fanout = 3; REG Node = 'FDIV:inst2\|count\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk50M~clkctrl FDIV:inst2|count[0] } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk50M clk50M~clkctrl FDIV:inst2|count[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk50M {} clk50M~combout {} clk50M~clkctrl {} FDIV:inst2|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk50M clk50M~clkctrl FDIV:inst2|count[14] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk50M {} clk50M~combout {} clk50M~clkctrl {} FDIV:inst2|count[14] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk50M clk50M~clkctrl FDIV:inst2|count[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk50M {} clk50M~combout {} clk50M~clkctrl {} FDIV:inst2|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.604 ns" { FDIV:inst2|count[0] FDIV:inst2|LessThan0~20 FDIV:inst2|LessThan0~21 FDIV:inst2|LessThan0~22 FDIV:inst2|LessThan0~23 FDIV:inst2|LessThan0~24 FDIV:inst2|LessThan0~25 FDIV:inst2|LessThan0~26 FDIV:inst2|LessThan0~27 FDIV:inst2|LessThan0~37 FDIV:inst2|LessThan0~38 FDIV:inst2|LessThan0~30 FDIV:inst2|LessThan0~35 FDIV:inst2|LessThan0~36 FDIV:inst2|count[14] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.604 ns" { FDIV:inst2|count[0] {} FDIV:inst2|LessThan0~20 {} FDIV:inst2|LessThan0~21 {} FDIV:inst2|LessThan0~22 {} FDIV:inst2|LessThan0~23 {} FDIV:inst2|LessThan0~24 {} FDIV:inst2|LessThan0~25 {} FDIV:inst2|LessThan0~26 {} FDIV:inst2|LessThan0~27 {} FDIV:inst2|LessThan0~37 {} FDIV:inst2|LessThan0~38 {} FDIV:inst2|LessThan0~30 {} FDIV:inst2|LessThan0~35 {} FDIV:inst2|LessThan0~36 {} FDIV:inst2|count[14] {} } { 0.000ns 0.539ns 0.253ns 0.247ns 0.242ns 0.246ns 0.250ns 0.246ns 0.250ns 0.243ns 0.243ns 0.244ns 0.244ns 0.737ns 0.660ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.510ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk50M clk50M~clkctrl FDIV:inst2|count[14] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk50M {} clk50M~combout {} clk50M~clkctrl {} FDIV:inst2|count[14] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk50M clk50M~clkctrl FDIV:inst2|count[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk50M {} clk50M~combout {} clk50M~clkctrl {} FDIV:inst2|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk50M 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk50M\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "FDIV:inst2\|fout oneshot:inst5\|cs.00 clk50M 2.304 ns " "Info: Found hold time violation between source  pin or register \"FDIV:inst2\|fout\" and destination pin or register \"oneshot:inst5\|cs.00\" for clock \"clk50M\" (Hold time is 2.304 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.375 ns + Largest " "Info: + Largest clock skew is 4.375 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50M destination 8.147 ns + Longest register " "Info: + Longest clock path from clock \"clk50M\" to destination register is 8.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50M } "NODE_NAME" } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 360 256 424 376 "clk50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.787 ns) 3.473 ns FDIV25K:inst3\|fout 2 REG LCFF_X23_Y28_N19 3 " "Info: 2: + IC(1.687 ns) + CELL(0.787 ns) = 3.473 ns; Loc. = LCFF_X23_Y28_N19; Fanout = 3; REG Node = 'FDIV25K:inst3\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk50M FDIV25K:inst3|fout } "NODE_NAME" } } { "FDIV25K.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV25K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.170 ns) + CELL(0.000 ns) 6.643 ns FDIV25K:inst3\|fout~clkctrl 3 COMB CLKCTRL_G9 33 " "Info: 3: + IC(3.170 ns) + CELL(0.000 ns) = 6.643 ns; Loc. = CLKCTRL_G9; Fanout = 33; COMB Node = 'FDIV25K:inst3\|fout~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { FDIV25K:inst3|fout FDIV25K:inst3|fout~clkctrl } "NODE_NAME" } } { "FDIV25K.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV25K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.537 ns) 8.147 ns oneshot:inst5\|cs.00 4 REG LCFF_X35_Y27_N19 1 " "Info: 4: + IC(0.967 ns) + CELL(0.537 ns) = 8.147 ns; Loc. = LCFF_X35_Y27_N19; Fanout = 1; REG Node = 'oneshot:inst5\|cs.00'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { FDIV25K:inst3|fout~clkctrl oneshot:inst5|cs.00 } "NODE_NAME" } } { "oneshot.v" "" { Text "C:/Users/USER/Desktop/hw5/oneshot.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 28.51 % ) " "Info: Total cell delay = 2.323 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.824 ns ( 71.49 % ) " "Info: Total interconnect delay = 5.824 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.147 ns" { clk50M FDIV25K:inst3|fout FDIV25K:inst3|fout~clkctrl oneshot:inst5|cs.00 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.147 ns" { clk50M {} clk50M~combout {} FDIV25K:inst3|fout {} FDIV25K:inst3|fout~clkctrl {} oneshot:inst5|cs.00 {} } { 0.000ns 0.000ns 1.687ns 3.170ns 0.967ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50M source 3.772 ns - Shortest register " "Info: - Shortest clock path from clock \"clk50M\" to source register is 3.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50M } "NODE_NAME" } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 360 256 424 376 "clk50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.236 ns) + CELL(0.537 ns) 3.772 ns FDIV:inst2\|fout 2 REG LCFF_X48_Y32_N5 3 " "Info: 2: + IC(2.236 ns) + CELL(0.537 ns) = 3.772 ns; Loc. = LCFF_X48_Y32_N5; Fanout = 3; REG Node = 'FDIV:inst2\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk50M FDIV:inst2|fout } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 40.72 % ) " "Info: Total cell delay = 1.536 ns ( 40.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.236 ns ( 59.28 % ) " "Info: Total interconnect delay = 2.236 ns ( 59.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { clk50M FDIV:inst2|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.772 ns" { clk50M {} clk50M~combout {} FDIV:inst2|fout {} } { 0.000ns 0.000ns 2.236ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.147 ns" { clk50M FDIV25K:inst3|fout FDIV25K:inst3|fout~clkctrl oneshot:inst5|cs.00 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.147 ns" { clk50M {} clk50M~combout {} FDIV25K:inst3|fout {} FDIV25K:inst3|fout~clkctrl {} oneshot:inst5|cs.00 {} } { 0.000ns 0.000ns 1.687ns 3.170ns 0.967ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { clk50M FDIV:inst2|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.772 ns" { clk50M {} clk50M~combout {} FDIV:inst2|fout {} } { 0.000ns 0.000ns 2.236ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.087 ns - Shortest register register " "Info: - Shortest register to register delay is 2.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FDIV:inst2\|fout 1 REG LCFF_X48_Y32_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y32_N5; Fanout = 3; REG Node = 'FDIV:inst2\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV:inst2|fout } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(0.245 ns) 2.003 ns oneshot:inst5\|Selector0~0 2 COMB LCCOMB_X35_Y27_N18 1 " "Info: 2: + IC(1.758 ns) + CELL(0.245 ns) = 2.003 ns; Loc. = LCCOMB_X35_Y27_N18; Fanout = 1; COMB Node = 'oneshot:inst5\|Selector0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { FDIV:inst2|fout oneshot:inst5|Selector0~0 } "NODE_NAME" } } { "oneshot.v" "" { Text "C:/Users/USER/Desktop/hw5/oneshot.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.087 ns oneshot:inst5\|cs.00 3 REG LCFF_X35_Y27_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.087 ns; Loc. = LCFF_X35_Y27_N19; Fanout = 1; REG Node = 'oneshot:inst5\|cs.00'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { oneshot:inst5|Selector0~0 oneshot:inst5|cs.00 } "NODE_NAME" } } { "oneshot.v" "" { Text "C:/Users/USER/Desktop/hw5/oneshot.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.329 ns ( 15.76 % ) " "Info: Total cell delay = 0.329 ns ( 15.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.758 ns ( 84.24 % ) " "Info: Total interconnect delay = 1.758 ns ( 84.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { FDIV:inst2|fout oneshot:inst5|Selector0~0 oneshot:inst5|cs.00 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.087 ns" { FDIV:inst2|fout {} oneshot:inst5|Selector0~0 {} oneshot:inst5|cs.00 {} } { 0.000ns 1.758ns 0.000ns } { 0.000ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "oneshot.v" "" { Text "C:/Users/USER/Desktop/hw5/oneshot.v" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.147 ns" { clk50M FDIV25K:inst3|fout FDIV25K:inst3|fout~clkctrl oneshot:inst5|cs.00 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.147 ns" { clk50M {} clk50M~combout {} FDIV25K:inst3|fout {} FDIV25K:inst3|fout~clkctrl {} oneshot:inst5|cs.00 {} } { 0.000ns 0.000ns 1.687ns 3.170ns 0.967ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { clk50M FDIV:inst2|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.772 ns" { clk50M {} clk50M~combout {} FDIV:inst2|fout {} } { 0.000ns 0.000ns 2.236ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { FDIV:inst2|fout oneshot:inst5|Selector0~0 oneshot:inst5|cs.00 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.087 ns" { FDIV:inst2|fout {} oneshot:inst5|Selector0~0 {} oneshot:inst5|cs.00 {} } { 0.000ns 1.758ns 0.000ns } { 0.000ns 0.245ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FDIV:inst2\|count\[14\] Dip_select\[0\] clk50M 8.520 ns register " "Info: tsu for register \"FDIV:inst2\|count\[14\]\" (data pin = \"Dip_select\[0\]\", clock pin = \"clk50M\") is 8.520 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.239 ns + Longest pin register " "Info: + Longest pin to register delay is 11.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Dip_select\[0\] 1 PIN PIN_N25 40 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 40; PIN Node = 'Dip_select\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dip_select[0] } "NODE_NAME" } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 232 240 408 248 "Dip_select\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.414 ns) 3.076 ns FDIV:inst2\|Add0~1 2 COMB LCCOMB_X50_Y33_N10 1 " "Info: 2: + IC(1.663 ns) + CELL(0.414 ns) = 3.076 ns; Loc. = LCCOMB_X50_Y33_N10; Fanout = 1; COMB Node = 'FDIV:inst2\|Add0~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { Dip_select[0] FDIV:inst2|Add0~1 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.147 ns FDIV:inst2\|Add0~3 3 COMB LCCOMB_X50_Y33_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 3.147 ns; Loc. = LCCOMB_X50_Y33_N12; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~1 FDIV:inst2|Add0~3 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.306 ns FDIV:inst2\|Add0~5 4 COMB LCCOMB_X50_Y33_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 3.306 ns; Loc. = LCCOMB_X50_Y33_N14; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { FDIV:inst2|Add0~3 FDIV:inst2|Add0~5 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.377 ns FDIV:inst2\|Add0~7 5 COMB LCCOMB_X50_Y33_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.377 ns; Loc. = LCCOMB_X50_Y33_N16; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~5 FDIV:inst2|Add0~7 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.448 ns FDIV:inst2\|Add0~9 6 COMB LCCOMB_X50_Y33_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.448 ns; Loc. = LCCOMB_X50_Y33_N18; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~7 FDIV:inst2|Add0~9 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.519 ns FDIV:inst2\|Add0~11 7 COMB LCCOMB_X50_Y33_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.519 ns; Loc. = LCCOMB_X50_Y33_N20; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~11'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~9 FDIV:inst2|Add0~11 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.590 ns FDIV:inst2\|Add0~13 8 COMB LCCOMB_X50_Y33_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.590 ns; Loc. = LCCOMB_X50_Y33_N22; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~13'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~11 FDIV:inst2|Add0~13 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.661 ns FDIV:inst2\|Add0~15 9 COMB LCCOMB_X50_Y33_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.661 ns; Loc. = LCCOMB_X50_Y33_N24; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~15'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~13 FDIV:inst2|Add0~15 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.732 ns FDIV:inst2\|Add0~17 10 COMB LCCOMB_X50_Y33_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.732 ns; Loc. = LCCOMB_X50_Y33_N26; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~15 FDIV:inst2|Add0~17 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.803 ns FDIV:inst2\|Add0~19 11 COMB LCCOMB_X50_Y33_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.803 ns; Loc. = LCCOMB_X50_Y33_N28; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~19'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~17 FDIV:inst2|Add0~19 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.949 ns FDIV:inst2\|Add0~21 12 COMB LCCOMB_X50_Y33_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.146 ns) = 3.949 ns; Loc. = LCCOMB_X50_Y33_N30; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~21'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { FDIV:inst2|Add0~19 FDIV:inst2|Add0~21 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.020 ns FDIV:inst2\|Add0~23 13 COMB LCCOMB_X50_Y32_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.020 ns; Loc. = LCCOMB_X50_Y32_N0; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~23'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~21 FDIV:inst2|Add0~23 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.091 ns FDIV:inst2\|Add0~25 14 COMB LCCOMB_X50_Y32_N2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.091 ns; Loc. = LCCOMB_X50_Y32_N2; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~25'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~23 FDIV:inst2|Add0~25 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.162 ns FDIV:inst2\|Add0~27 15 COMB LCCOMB_X50_Y32_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.162 ns; Loc. = LCCOMB_X50_Y32_N4; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~25 FDIV:inst2|Add0~27 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.233 ns FDIV:inst2\|Add0~29 16 COMB LCCOMB_X50_Y32_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.233 ns; Loc. = LCCOMB_X50_Y32_N6; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~29'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~27 FDIV:inst2|Add0~29 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.304 ns FDIV:inst2\|Add0~31 17 COMB LCCOMB_X50_Y32_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.304 ns; Loc. = LCCOMB_X50_Y32_N8; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~31'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~29 FDIV:inst2|Add0~31 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.375 ns FDIV:inst2\|Add0~33 18 COMB LCCOMB_X50_Y32_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.375 ns; Loc. = LCCOMB_X50_Y32_N10; Fanout = 2; COMB Node = 'FDIV:inst2\|Add0~33'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { FDIV:inst2|Add0~31 FDIV:inst2|Add0~33 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.785 ns FDIV:inst2\|Add0~34 19 COMB LCCOMB_X50_Y32_N12 3 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 4.785 ns; Loc. = LCCOMB_X50_Y32_N12; Fanout = 3; COMB Node = 'FDIV:inst2\|Add0~34'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { FDIV:inst2|Add0~33 FDIV:inst2|Add0~34 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.438 ns) 6.320 ns FDIV:inst2\|LessThan0~3 20 COMB LCCOMB_X46_Y32_N22 1 " "Info: 20: + IC(1.097 ns) + CELL(0.438 ns) = 6.320 ns; Loc. = LCCOMB_X46_Y32_N22; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { FDIV:inst2|Add0~34 FDIV:inst2|LessThan0~3 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 6.713 ns FDIV:inst2\|LessThan0~5 21 COMB LCCOMB_X46_Y32_N26 2 " "Info: 21: + IC(0.243 ns) + CELL(0.150 ns) = 6.713 ns; Loc. = LCCOMB_X46_Y32_N26; Fanout = 2; COMB Node = 'FDIV:inst2\|LessThan0~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { FDIV:inst2|LessThan0~3 FDIV:inst2|LessThan0~5 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 7.388 ns FDIV:inst2\|LessThan0~13 22 COMB LCCOMB_X46_Y32_N18 1 " "Info: 22: + IC(0.255 ns) + CELL(0.420 ns) = 7.388 ns; Loc. = LCCOMB_X46_Y32_N18; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~13'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { FDIV:inst2|LessThan0~5 FDIV:inst2|LessThan0~13 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.437 ns) 8.788 ns FDIV:inst2\|LessThan0~30 23 COMB LCCOMB_X48_Y33_N0 1 " "Info: 23: + IC(0.963 ns) + CELL(0.437 ns) = 8.788 ns; Loc. = LCCOMB_X48_Y33_N0; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~30'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { FDIV:inst2|LessThan0~13 FDIV:inst2|LessThan0~30 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 9.182 ns FDIV:inst2\|LessThan0~35 24 COMB LCCOMB_X48_Y33_N10 1 " "Info: 24: + IC(0.244 ns) + CELL(0.150 ns) = 9.182 ns; Loc. = LCCOMB_X48_Y33_N10; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~35'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { FDIV:inst2|LessThan0~30 FDIV:inst2|LessThan0~35 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.150 ns) 10.069 ns FDIV:inst2\|LessThan0~36 25 COMB LCCOMB_X48_Y32_N0 32 " "Info: 25: + IC(0.737 ns) + CELL(0.150 ns) = 10.069 ns; Loc. = LCCOMB_X48_Y32_N0; Fanout = 32; COMB Node = 'FDIV:inst2\|LessThan0~36'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { FDIV:inst2|LessThan0~35 FDIV:inst2|LessThan0~36 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.510 ns) 11.239 ns FDIV:inst2\|count\[14\] 26 REG LCFF_X49_Y33_N29 5 " "Info: 26: + IC(0.660 ns) + CELL(0.510 ns) = 11.239 ns; Loc. = LCFF_X49_Y33_N29; Fanout = 5; REG Node = 'FDIV:inst2\|count\[14\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { FDIV:inst2|LessThan0~36 FDIV:inst2|count[14] } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.377 ns ( 47.84 % ) " "Info: Total cell delay = 5.377 ns ( 47.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.862 ns ( 52.16 % ) " "Info: Total interconnect delay = 5.862 ns ( 52.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.239 ns" { Dip_select[0] FDIV:inst2|Add0~1 FDIV:inst2|Add0~3 FDIV:inst2|Add0~5 FDIV:inst2|Add0~7 FDIV:inst2|Add0~9 FDIV:inst2|Add0~11 FDIV:inst2|Add0~13 FDIV:inst2|Add0~15 FDIV:inst2|Add0~17 FDIV:inst2|Add0~19 FDIV:inst2|Add0~21 FDIV:inst2|Add0~23 FDIV:inst2|Add0~25 FDIV:inst2|Add0~27 FDIV:inst2|Add0~29 FDIV:inst2|Add0~31 FDIV:inst2|Add0~33 FDIV:inst2|Add0~34 FDIV:inst2|LessThan0~3 FDIV:inst2|LessThan0~5 FDIV:inst2|LessThan0~13 FDIV:inst2|LessThan0~30 FDIV:inst2|LessThan0~35 FDIV:inst2|LessThan0~36 FDIV:inst2|count[14] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "11.239 ns" { Dip_select[0] {} Dip_select[0]~combout {} FDIV:inst2|Add0~1 {} FDIV:inst2|Add0~3 {} FDIV:inst2|Add0~5 {} FDIV:inst2|Add0~7 {} FDIV:inst2|Add0~9 {} FDIV:inst2|Add0~11 {} FDIV:inst2|Add0~13 {} FDIV:inst2|Add0~15 {} FDIV:inst2|Add0~17 {} FDIV:inst2|Add0~19 {} FDIV:inst2|Add0~21 {} FDIV:inst2|Add0~23 {} FDIV:inst2|Add0~25 {} FDIV:inst2|Add0~27 {} FDIV:inst2|Add0~29 {} FDIV:inst2|Add0~31 {} FDIV:inst2|Add0~33 {} FDIV:inst2|Add0~34 {} FDIV:inst2|LessThan0~3 {} FDIV:inst2|LessThan0~5 {} FDIV:inst2|LessThan0~13 {} FDIV:inst2|LessThan0~30 {} FDIV:inst2|LessThan0~35 {} FDIV:inst2|LessThan0~36 {} FDIV:inst2|count[14] {} } { 0.000ns 0.000ns 1.663ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.097ns 0.243ns 0.255ns 0.963ns 0.244ns 0.737ns 0.660ns } { 0.000ns 0.999ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.420ns 0.437ns 0.150ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50M destination 2.683 ns - Shortest register " "Info: - Shortest clock path from clock \"clk50M\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50M } "NODE_NAME" } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 360 256 424 376 "clk50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk50M~clkctrl 2 COMB CLKCTRL_G2 126 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 126; COMB Node = 'clk50M~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk50M clk50M~clkctrl } "NODE_NAME" } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 360 256 424 376 "clk50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns FDIV:inst2\|count\[14\] 3 REG LCFF_X49_Y33_N29 5 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X49_Y33_N29; Fanout = 5; REG Node = 'FDIV:inst2\|count\[14\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk50M~clkctrl FDIV:inst2|count[14] } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk50M clk50M~clkctrl FDIV:inst2|count[14] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk50M {} clk50M~combout {} clk50M~clkctrl {} FDIV:inst2|count[14] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.239 ns" { Dip_select[0] FDIV:inst2|Add0~1 FDIV:inst2|Add0~3 FDIV:inst2|Add0~5 FDIV:inst2|Add0~7 FDIV:inst2|Add0~9 FDIV:inst2|Add0~11 FDIV:inst2|Add0~13 FDIV:inst2|Add0~15 FDIV:inst2|Add0~17 FDIV:inst2|Add0~19 FDIV:inst2|Add0~21 FDIV:inst2|Add0~23 FDIV:inst2|Add0~25 FDIV:inst2|Add0~27 FDIV:inst2|Add0~29 FDIV:inst2|Add0~31 FDIV:inst2|Add0~33 FDIV:inst2|Add0~34 FDIV:inst2|LessThan0~3 FDIV:inst2|LessThan0~5 FDIV:inst2|LessThan0~13 FDIV:inst2|LessThan0~30 FDIV:inst2|LessThan0~35 FDIV:inst2|LessThan0~36 FDIV:inst2|count[14] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "11.239 ns" { Dip_select[0] {} Dip_select[0]~combout {} FDIV:inst2|Add0~1 {} FDIV:inst2|Add0~3 {} FDIV:inst2|Add0~5 {} FDIV:inst2|Add0~7 {} FDIV:inst2|Add0~9 {} FDIV:inst2|Add0~11 {} FDIV:inst2|Add0~13 {} FDIV:inst2|Add0~15 {} FDIV:inst2|Add0~17 {} FDIV:inst2|Add0~19 {} FDIV:inst2|Add0~21 {} FDIV:inst2|Add0~23 {} FDIV:inst2|Add0~25 {} FDIV:inst2|Add0~27 {} FDIV:inst2|Add0~29 {} FDIV:inst2|Add0~31 {} FDIV:inst2|Add0~33 {} FDIV:inst2|Add0~34 {} FDIV:inst2|LessThan0~3 {} FDIV:inst2|LessThan0~5 {} FDIV:inst2|LessThan0~13 {} FDIV:inst2|LessThan0~30 {} FDIV:inst2|LessThan0~35 {} FDIV:inst2|LessThan0~36 {} FDIV:inst2|count[14] {} } { 0.000ns 0.000ns 1.663ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.097ns 0.243ns 0.255ns 0.963ns 0.244ns 0.737ns 0.660ns } { 0.000ns 0.999ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.420ns 0.437ns 0.150ns 0.150ns 0.510ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk50M clk50M~clkctrl FDIV:inst2|count[14] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk50M {} clk50M~combout {} clk50M~clkctrl {} FDIV:inst2|count[14] {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk50M D serial_out:inst6\|store\[23\]~latch 15.727 ns register " "Info: tco from clock \"clk50M\" to destination pin \"D\" through register \"serial_out:inst6\|store\[23\]~latch\" is 15.727 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50M source 8.549 ns + Longest register " "Info: + Longest clock path from clock \"clk50M\" to source register is 8.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50M } "NODE_NAME" } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 360 256 424 376 "clk50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.787 ns) 3.473 ns FDIV25K:inst3\|fout 2 REG LCFF_X23_Y28_N19 3 " "Info: 2: + IC(1.687 ns) + CELL(0.787 ns) = 3.473 ns; Loc. = LCFF_X23_Y28_N19; Fanout = 3; REG Node = 'FDIV25K:inst3\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk50M FDIV25K:inst3|fout } "NODE_NAME" } } { "FDIV25K.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV25K.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.787 ns) 5.723 ns ctrl:inst4\|state.001 3 REG LCFF_X35_Y27_N1 25 " "Info: 3: + IC(1.463 ns) + CELL(0.787 ns) = 5.723 ns; Loc. = LCFF_X35_Y27_N1; Fanout = 25; REG Node = 'ctrl:inst4\|state.001'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { FDIV25K:inst3|fout ctrl:inst4|state.001 } "NODE_NAME" } } { "ctrl.v" "" { Text "C:/Users/USER/Desktop/hw5/ctrl.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.000 ns) 7.024 ns ctrl:inst4\|state.001~clkctrl 4 COMB CLKCTRL_G8 47 " "Info: 4: + IC(1.301 ns) + CELL(0.000 ns) = 7.024 ns; Loc. = CLKCTRL_G8; Fanout = 47; COMB Node = 'ctrl:inst4\|state.001~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { ctrl:inst4|state.001 ctrl:inst4|state.001~clkctrl } "NODE_NAME" } } { "ctrl.v" "" { Text "C:/Users/USER/Desktop/hw5/ctrl.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.150 ns) 8.549 ns serial_out:inst6\|store\[23\]~latch 5 REG LCCOMB_X29_Y12_N30 2 " "Info: 5: + IC(1.375 ns) + CELL(0.150 ns) = 8.549 ns; Loc. = LCCOMB_X29_Y12_N30; Fanout = 2; REG Node = 'serial_out:inst6\|store\[23\]~latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { ctrl:inst4|state.001~clkctrl serial_out:inst6|store[23]~latch } "NODE_NAME" } } { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.723 ns ( 31.85 % ) " "Info: Total cell delay = 2.723 ns ( 31.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.826 ns ( 68.15 % ) " "Info: Total interconnect delay = 5.826 ns ( 68.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.549 ns" { clk50M FDIV25K:inst3|fout ctrl:inst4|state.001 ctrl:inst4|state.001~clkctrl serial_out:inst6|store[23]~latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.549 ns" { clk50M {} clk50M~combout {} FDIV25K:inst3|fout {} ctrl:inst4|state.001 {} ctrl:inst4|state.001~clkctrl {} serial_out:inst6|store[23]~latch {} } { 0.000ns 0.000ns 1.687ns 1.463ns 1.301ns 1.375ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.178 ns + Longest register pin " "Info: + Longest register to pin delay is 7.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns serial_out:inst6\|store\[23\]~latch 1 REG LCCOMB_X29_Y12_N30 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y12_N30; Fanout = 2; REG Node = 'serial_out:inst6\|store\[23\]~latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out:inst6|store[23]~latch } "NODE_NAME" } } { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.420 ns) 1.138 ns serial_out:inst6\|store\[23\]~head_lut 2 COMB LCCOMB_X29_Y12_N10 1 " "Info: 2: + IC(0.718 ns) + CELL(0.420 ns) = 1.138 ns; Loc. = LCCOMB_X29_Y12_N10; Fanout = 1; COMB Node = 'serial_out:inst6\|store\[23\]~head_lut'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { serial_out:inst6|store[23]~latch serial_out:inst6|store[23]~head_lut } "NODE_NAME" } } { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.418 ns) + CELL(2.622 ns) 7.178 ns D 3 PIN PIN_M22 0 " "Info: 3: + IC(3.418 ns) + CELL(2.622 ns) = 7.178 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'D'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.040 ns" { serial_out:inst6|store[23]~head_lut D } "NODE_NAME" } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 208 1312 1488 224 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.042 ns ( 42.38 % ) " "Info: Total cell delay = 3.042 ns ( 42.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.136 ns ( 57.62 % ) " "Info: Total interconnect delay = 4.136 ns ( 57.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.178 ns" { serial_out:inst6|store[23]~latch serial_out:inst6|store[23]~head_lut D } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.178 ns" { serial_out:inst6|store[23]~latch {} serial_out:inst6|store[23]~head_lut {} D {} } { 0.000ns 0.718ns 3.418ns } { 0.000ns 0.420ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.549 ns" { clk50M FDIV25K:inst3|fout ctrl:inst4|state.001 ctrl:inst4|state.001~clkctrl serial_out:inst6|store[23]~latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.549 ns" { clk50M {} clk50M~combout {} FDIV25K:inst3|fout {} ctrl:inst4|state.001 {} ctrl:inst4|state.001~clkctrl {} serial_out:inst6|store[23]~latch {} } { 0.000ns 0.000ns 1.687ns 1.463ns 1.301ns 1.375ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.178 ns" { serial_out:inst6|store[23]~latch serial_out:inst6|store[23]~head_lut D } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.178 ns" { serial_out:inst6|store[23]~latch {} serial_out:inst6|store[23]~head_lut {} D {} } { 0.000ns 0.718ns 3.418ns } { 0.000ns 0.420ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FDIV:inst2\|fout Dip_select\[1\] clk50M -0.428 ns register " "Info: th for register \"FDIV:inst2\|fout\" (data pin = \"Dip_select\[1\]\", clock pin = \"clk50M\") is -0.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50M destination 3.772 ns + Longest register " "Info: + Longest clock path from clock \"clk50M\" to destination register is 3.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk50M 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk50M'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50M } "NODE_NAME" } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 360 256 424 376 "clk50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.236 ns) + CELL(0.537 ns) 3.772 ns FDIV:inst2\|fout 2 REG LCFF_X48_Y32_N5 3 " "Info: 2: + IC(2.236 ns) + CELL(0.537 ns) = 3.772 ns; Loc. = LCFF_X48_Y32_N5; Fanout = 3; REG Node = 'FDIV:inst2\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk50M FDIV:inst2|fout } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 40.72 % ) " "Info: Total cell delay = 1.536 ns ( 40.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.236 ns ( 59.28 % ) " "Info: Total interconnect delay = 2.236 ns ( 59.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { clk50M FDIV:inst2|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.772 ns" { clk50M {} clk50M~combout {} FDIV:inst2|fout {} } { 0.000ns 0.000ns 2.236ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.466 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Dip_select\[1\] 1 PIN PIN_N26 42 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 42; PIN Node = 'Dip_select\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dip_select[1] } "NODE_NAME" } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 232 240 408 248 "Dip_select\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(0.275 ns) 3.113 ns FDIV:inst2\|LessThan1~32 2 COMB LCCOMB_X47_Y32_N14 1 " "Info: 2: + IC(1.839 ns) + CELL(0.275 ns) = 3.113 ns; Loc. = LCCOMB_X47_Y32_N14; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan1~32'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { Dip_select[1] FDIV:inst2|LessThan1~32 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.150 ns) 3.706 ns FDIV:inst2\|LessThan1~33 3 COMB LCCOMB_X48_Y32_N10 1 " "Info: 3: + IC(0.443 ns) + CELL(0.150 ns) = 3.706 ns; Loc. = LCCOMB_X48_Y32_N10; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan1~33'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { FDIV:inst2|LessThan1~32 FDIV:inst2|LessThan1~33 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.413 ns) 4.382 ns FDIV:inst2\|LessThan1~34 4 COMB LCCOMB_X48_Y32_N4 1 " "Info: 4: + IC(0.263 ns) + CELL(0.413 ns) = 4.382 ns; Loc. = LCCOMB_X48_Y32_N4; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan1~34'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { FDIV:inst2|LessThan1~33 FDIV:inst2|LessThan1~34 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.466 ns FDIV:inst2\|fout 5 REG LCFF_X48_Y32_N5 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.466 ns; Loc. = LCFF_X48_Y32_N5; Fanout = 3; REG Node = 'FDIV:inst2\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FDIV:inst2|LessThan1~34 FDIV:inst2|fout } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.921 ns ( 43.01 % ) " "Info: Total cell delay = 1.921 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.545 ns ( 56.99 % ) " "Info: Total interconnect delay = 2.545 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.466 ns" { Dip_select[1] FDIV:inst2|LessThan1~32 FDIV:inst2|LessThan1~33 FDIV:inst2|LessThan1~34 FDIV:inst2|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.466 ns" { Dip_select[1] {} Dip_select[1]~combout {} FDIV:inst2|LessThan1~32 {} FDIV:inst2|LessThan1~33 {} FDIV:inst2|LessThan1~34 {} FDIV:inst2|fout {} } { 0.000ns 0.000ns 1.839ns 0.443ns 0.263ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.413ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { clk50M FDIV:inst2|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.772 ns" { clk50M {} clk50M~combout {} FDIV:inst2|fout {} } { 0.000ns 0.000ns 2.236ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.466 ns" { Dip_select[1] FDIV:inst2|LessThan1~32 FDIV:inst2|LessThan1~33 FDIV:inst2|LessThan1~34 FDIV:inst2|fout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.466 ns" { Dip_select[1] {} Dip_select[1]~combout {} FDIV:inst2|LessThan1~32 {} FDIV:inst2|LessThan1~33 {} FDIV:inst2|LessThan1~34 {} FDIV:inst2|fout {} } { 0.000ns 0.000ns 1.839ns 0.443ns 0.263ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.413ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 15:23:05 2019 " "Info: Processing ended: Mon Nov 11 15:23:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
