{"sha": "e1152c0bc885278944dfbfa1c877e045702abc3f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTExNTJjMGJjODg1Mjc4OTQ0ZGZiZmExYzg3N2UwNDU3MDJhYmMzZg==", "commit": {"author": {"name": "Eric Christopher", "email": "echristo@gcc.gnu.org", "date": "2004-06-26T03:51:29Z"}, "committer": {"name": "Eric Christopher", "email": "echristo@gcc.gnu.org", "date": "2004-06-26T03:51:29Z"}, "message": "mips.md: Add back scheduling exclusion info.\n\n2004-06-25  Eric Christopher  <echristo@redhat.com>\n\n\t* config/mips/mips.md: Add back scheduling exclusion info.\n\nFrom-SVN: r83699", "tree": {"sha": "61a7be35cc758aeaf2e7194167fbf1fc76d943b8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/61a7be35cc758aeaf2e7194167fbf1fc76d943b8"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e1152c0bc885278944dfbfa1c877e045702abc3f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e1152c0bc885278944dfbfa1c877e045702abc3f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e1152c0bc885278944dfbfa1c877e045702abc3f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e1152c0bc885278944dfbfa1c877e045702abc3f/comments", "author": null, "committer": null, "parents": [{"sha": "d168da7484c329c59021cadbd34c24844c6466ce", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d168da7484c329c59021cadbd34c24844c6466ce", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d168da7484c329c59021cadbd34c24844c6466ce"}], "stats": {"total": 36, "additions": 20, "deletions": 16}, "files": [{"sha": "adc5748ccdd48d9ecac14969e36106a23094dcf8", "filename": "gcc/ChangeLog", "status": "modified", "additions": 10, "deletions": 6, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e1152c0bc885278944dfbfa1c877e045702abc3f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e1152c0bc885278944dfbfa1c877e045702abc3f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e1152c0bc885278944dfbfa1c877e045702abc3f", "patch": "@@ -1,3 +1,7 @@\n+2004-06-25  Eric Christopher  <echristo@redhat.com>\n+\n+\t* config/mips/mips.md: Add back scheduling exclusion info.\n+\n 2004-06-25  Roger Sayle  <roger@eyesopen.com>\n \n \t* ifcvt.c (seq_contains_jump): Delete function.\n@@ -10,7 +14,7 @@\n \tPR wrong-code/15089\n \t* loop.c (scan_loop): Do not move user-specified register\n \tassignments.\n-\t\n+\n 2004-06-25  DJ Delorie  <dj@redhat.com>\n \n \t* c-common.h (warn_cast_qual, warn_missing_format_attribute,\n@@ -98,7 +102,7 @@\n 2004-06-25  Devang Patel  <dpatel@apple.com>\n \n \t* doc/tree-ssa.texi: Document info about MODIFY_EXPR's type\n-\t\n+\n 2004-06-25  Paul Brook  <paul@codesourcery.com>\n \n \t* target-def.h (TARGET_CXX_GUARD_TYPE, TARGET_CXX_GUARD_MASK_BIT,\n@@ -114,10 +118,10 @@\n \tTARGET_CXX_GUARD_MASK_BIT.\n \n 2004-06-25  Devang Patel  <dpatel@apple.com>\n-\t\n+\n \t* config/rs6000/darwin.h (CC1_SPEC): Handle -gused and -gfull.\n \t* config/i386/darwin.h (CC1_SPEC): Same.\n-\t\n+\n 2004-06-25  Mark G. Adams  <mark.g.adams@sympatico.ca>\n \n \t* dbxout.h: Add include guards\n@@ -141,7 +145,7 @@\n \ton armv5.\n \t* arm.h (arm_arch4t): Declare.\n \t* arm.md (call_reg_armv5, call_value_reg_armv5): New.\n-\t(call_reg_arm, call_value_reg_arm): Renamed from call_reg and \n+\t(call_reg_arm, call_value_reg_arm): Renamed from call_reg and\n \tcall_value_reg respectively.\n \t(call_reg_thumb_v5, call_value_reg_thumb_v5): New.\n \t(call_reg_thumb, call_value_reg_thumb): Renamed from call_indirect\n@@ -169,7 +173,7 @@\n \t* gimplify.c (internal_get_tmp_var, gimplify_return_expr): Likewise.\n \t(gimplify_loop_expr, gimplify_init_constructor): Likewise.\n \t(gimplify_self_mod_expr, gimplify_cond_expr): Likewise.\n-\t\n+\n \tPR/16131\n \t* gimplify.c (voidify_wrapper_expr): Allow TARGET_EXPR.\n "}, {"sha": "94bd87a0284da8fbd786ca84f4fc644a04a49a93", "filename": "gcc/config/mips/mips.md", "status": "modified", "additions": 10, "deletions": 10, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e1152c0bc885278944dfbfa1c877e045702abc3f/gcc%2Fconfig%2Fmips%2Fmips.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e1152c0bc885278944dfbfa1c877e045702abc3f/gcc%2Fconfig%2Fmips%2Fmips.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.md?ref=e1152c0bc885278944dfbfa1c877e045702abc3f", "patch": "@@ -326,7 +326,7 @@\n \n (define_function_unit \"memory\" 1 0\n   (and (eq_attr \"type\" \"load,fpload,fpidxload\")\n-       (eq_attr \"cpu\" \"r3900,r4600,r4650,r4100,r4120,r4300,r5000\"))\n+       (eq_attr \"cpu\" \"!r3900,r4600,r4650,r4100,r4120,r4300,r5000\"))\n   3 0)\n \n (define_function_unit \"memory\" 1 0\n@@ -346,7 +346,7 @@\n \n (define_function_unit \"imuldiv\"  1 0\n   (and (eq_attr \"type\" \"imul,imadd\")\n-       (eq_attr \"cpu\" \"r3900,r4000,r4600,r4650,r4100,r4120,r4300,r5000\"))\n+       (eq_attr \"cpu\" \"!r3900,r4000,r4600,r4650,r4100,r4120,r4300,r5000\"))\n   17 17)\n \n ;; On them mips16, we want to stronly discourage a mult from appearing\n@@ -398,7 +398,7 @@\n \n (define_function_unit \"imuldiv\"  1 0\n   (and (eq_attr \"type\" \"idiv\")\n-       (eq_attr \"cpu\" \"r3900,r4000,r4600,r4650,r4100,r4120,r4300,r5000\"))\n+       (eq_attr \"cpu\" \"!r3900,r4000,r4600,r4650,r4100,r4120,r4300,r5000\"))\n   38 38)\n \n (define_function_unit \"imuldiv\"  1 0\n@@ -455,7 +455,7 @@\n ;; instructions to be processed in the \"imuldiv\" unit.\n \n (define_function_unit \"adder\" 1 1\n-  (and (eq_attr \"type\" \"fcmp\") (eq_attr \"cpu\" \"r3900,r6000,r4300,r5000\"))\n+  (and (eq_attr \"type\" \"fcmp\") (eq_attr \"cpu\" \"!r3900,r6000,r4300,r5000\"))\n   3 0)\n \n (define_function_unit \"adder\" 1 1\n@@ -467,7 +467,7 @@\n   1 0)\n \n (define_function_unit \"adder\" 1 1\n-  (and (eq_attr \"type\" \"fadd\") (eq_attr \"cpu\" \"r3900,r6000,r4300\"))\n+  (and (eq_attr \"type\" \"fadd\") (eq_attr \"cpu\" \"!r3900,r6000,r4300\"))\n   4 0)\n \n (define_function_unit \"adder\" 1 1\n@@ -480,7 +480,7 @@\n \n (define_function_unit \"adder\" 1 1\n   (and (eq_attr \"type\" \"fabs,fneg,fmove\")\n-       (eq_attr \"cpu\" \"r3900,r4600,r4650,r4300,r5000\"))\n+       (eq_attr \"cpu\" \"!r3900,r4600,r4650,r4300,r5000\"))\n   2 0)\n \n (define_function_unit \"adder\" 1 1\n@@ -490,7 +490,7 @@\n (define_function_unit \"mult\" 1 1\n   (and (eq_attr \"type\" \"fmul\")\n        (and (eq_attr \"mode\" \"SF\")\n-\t    (eq_attr \"cpu\" \"r3900,r6000,r4600,r4650,r4300,r5000\")))\n+\t    (eq_attr \"cpu\" \"!r3900,r6000,r4600,r4650,r4300,r5000\")))\n   7 0)\n \n (define_function_unit \"mult\" 1 1\n@@ -510,7 +510,7 @@\n \n (define_function_unit \"mult\" 1 1\n   (and (eq_attr \"type\" \"fmul\")\n-       (and (eq_attr \"mode\" \"DF\") (eq_attr \"cpu\" \"r3900,r6000,r4300,r5000\")))\n+       (and (eq_attr \"mode\" \"DF\") (eq_attr \"cpu\" \"!r3900,r6000,r4300,r5000\")))\n   8 0)\n \n (define_function_unit \"mult\" 1 1\n@@ -526,7 +526,7 @@\n (define_function_unit \"divide\" 1 1\n   (and (eq_attr \"type\" \"fdiv\")\n        (and (eq_attr \"mode\" \"SF\")\n-\t    (eq_attr \"cpu\" \"r3900,r6000,r4600,r4650,r4300,r5000\")))\n+\t    (eq_attr \"cpu\" \"!r3900,r6000,r4600,r4650,r4300,r5000\")))\n   23 0)\n \n (define_function_unit \"divide\" 1 1\n@@ -552,7 +552,7 @@\n (define_function_unit \"divide\" 1 1\n   (and (eq_attr \"type\" \"fdiv\")\n        (and (eq_attr \"mode\" \"DF\")\n-\t    (eq_attr \"cpu\" \"r3900,r6000,r4600,r4650,r4300\")))\n+\t    (eq_attr \"cpu\" \"!r3900,r6000,r4600,r4650,r4300\")))\n   36 0)\n \n (define_function_unit \"divide\" 1 1"}]}