These are circuits of VPR5 release as of Dec. 05 2008.
I placed them with WL driven VPR and then routed timing-driven to
find minimum channel.
They are renamed as ci, i = 1...23 in the alphabetical order of
their original long names.

Circuit  CLB  PI  PO  num_channel
---------------------------------
c1 6042 57 54  13
c2 1103 27 24  12
c3 20326 418 37  21
c4 820 42 18  13
c5 165 297 33  10
c6 1538 126 64  23
c7 6580 122 64  18
c8 4859 66 96  19
c9 5013 162 96  19
c10 1672 10 10  13
c11 1356 33 25  16
c12 2591 28 10  17
c13 2811 140 71  19
c14 9684 274 141  27
c15 3876 100 40  19
c16 3831 265 193  19
c17 1109 68 35  14
c18 9467 239 336  20
c19 63722 205 130  25
c20 1715 13 7  15
c21 3439 21 11 25
c22 59917 149 182  17
c23 274 10 30  10 

Will run experiments only for circuits with more than 3k clb's.
Circuit  CLB  PI  PO  num_channel
---------------------------------
c1 6042 57 54  13
c3 20326 418 37  21
c7 6580 122 64  18
c8 4859 66 96  19
c9 5013 162 96  19
c14 9684 274 141  27
c15 3876 100 40  19
c16 3831 265 193  19
c18 9467 239 336  20
c19 63722 205 130  25
c21 3439 21 11 25
c22 59917 149 182  17
