Warning (10268): Verilog HDL information at FSM.sv(28): always construct contains both blocking and non-blocking assignments File: C:/Users/Daniel/Desktop/Tarea FSM/FSM.sv Line: 28
