ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_Sync_Generator.vhd
Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @da_converter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/da_converter.vhd
Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/da_converter.vhd
Writing da_converter.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @genlock_timing.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/genlock_timing.vhd
Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/genlock_timing.vhd
Writing genlock_timing.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @phasedelay_count.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/phasedelay_count.vhd
Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/phasedelay_count.vhd
Writing phasedelay_count.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @serial_interface.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/serial_interface.vhd
Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/serial_interface.vhd
Writing serial_interface.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_timer.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_timer.vhd
Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_timer.vhd
Writing Tri_level_timer.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @sync_statemachine.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/sync_statemachine.vhd
Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/sync_statemachine.vhd
Writing sync_statemachine.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @4203.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/phasedelay_count.vhd in Library work.
Entity <phasedelay_count> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/da_converter.vhd in Library work.
Entity <da_converter> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_timer.vhd in Library work.
Entity <tri_level_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f27m> in unit <tri_level_sync_generator>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <da_converter> (Architecture <behavioral>).
Entity <da_converter> analyzed. Unit <da_converter> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <tri_level_timer> (Architecture <behavioral>).
Entity <tri_level_timer> analyzed. Unit <tri_level_timer> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/sync_statemachine.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 2-bit adder for signal <$n0016> created at line 48.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 1-bit register for signal <sm_clk>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <phasedelay_count>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 26-bit comparator equal for signal <$n0003> created at line 176.
    Found 1-bit register for signal <counter_active>.
    Found 26-bit register for signal <delay_count>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <tri_level_timer>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_timer.vhd.
    Found 1-bit register for signal <f148_div>.
    Found 10-bit register for signal <spldiv_downcount>.
    Found 1-bit register for signal <last_count>.
    Found 1-bit register for signal <line_clk>.
    Found 10-bit subtractor for signal <$n0030> created at line 120.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_timer> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Found 2-bit register for signal <sm_tmp>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/genlock_timing.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <greset>.
    Found 1-bit register for signal <intern_sync>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <temp_sync>.
    Found 1 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <scan_method> is never used.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <da_converter>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/da_converter.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <analoglevel>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
Unit <da_converter> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_Sync_Generator.vhd.
    Found 2 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <spldiv_downcount<9>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<8>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<7>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<6>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<5>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<4>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<3>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<2>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<1>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<0>> is assigned but never used.
    Summary:
	inferred   2 Multiplexer(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Registers                        : 84
  2-bit register                   : 1
  10-bit register                  : 1
  1-bit register                   : 81
  4-bit register                   : 1
# Counters                         : 2
  4-bit up counter                 : 1
  6-bit up counter                 : 1
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Adders/Subtractors               : 2
  2-bit adder                      : 1
  10-bit subtractor                : 1
# Comparators                      : 1
  26-bit comparator equal          : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Gray, flip-flop = D
Selecting encoding for FSM_1 ...
	Encoding for FSM_1 is Sequential, flip-flop = D
Selecting encoding for FSM_2 ...
	Encoding for FSM_2 is Gray, flip-flop = D

Starting low level synthesis...

Optimizing unit <sync_statemachine> ...

Optimizing unit <tri_level_timer> ...

Optimizing unit <serial_interface> ...

Optimizing unit <phasedelay_count> ...

Optimizing unit <genlock_timing> ...

Optimizing unit <da_converter> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f27m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 4
  2-bit adder                      : 1
  10-bit subtractor                : 1
  4-bit adder                      : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 756
# I/Os                             : 24

=========================================================================
CPU : 16.59 / 16.70 s | Elapsed : 16.00 / 16.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
copy Foundation UCF template
Starting: 'notepad tri_level_sync_generator.ucf'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'notepad tri_level_sync_generator.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

The Implement Design process will now be reset so that your constraint changes will be read.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @5404.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"F:/PT-Trilevel/Xilinx/IC14-18-22/v4/tri_level_sync_generator/tri_level_sync_gen
erator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...
WARNING:NgdBuild:679 - Could not find NET 'f148'.  NET 'dac/f148' was found and
   the constraint is being attached to it.  The complete hierarchial name will
   be required in the next release, so change the name in
   'tri_level_sync_generator.ucf'.
INFO:NgdBuild:678 - The constraint for NET 'dac/f148' is being attached to the
   equivalent NET 'N149'.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Considering device XC95144XV-TQ100.
Flattening design..
Multi-level logic optimization...
Timing optimization..............................
WARNING:Cpld:824 - Signal 'tltimer/div<3>.SETF' has been minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'tltimer/div<2>.SETF' has been minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'tltimer/div<1>.SETF' has been minimized to 'GND'.
     The signal is removed.
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 122 equations into 8 function blocks.........................................................................................................................................................................................................ERROR:Cpld:935 - Cannot place signal tltimer/statemachine/div<1>. Consider
   reducing the collapsing input limit or the product term limit to prevent the
   fitter from creating high input and/or high product term functions.
........
ERROR:Cpld:864 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
Tcl _cpldfit.tcl detected a return code of '1' from program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Considering device XC95144XV-TQ100.
Flattening design..
Multi-level logic optimization...
Timing optimization................
WARNING:Cpld:824 - Signal 'tltimer/div<3>.SETF' has been minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'tltimer/div<2>.SETF' has been minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'tltimer/div<1>.SETF' has been minimized to 'GND'.
     The signal is removed.
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 122 equations into 8 function blocks.......................................................................................................................................................................................ERROR:Cpld:935 - Cannot place signal sif/bitptr<4>. Consider reducing the
   collapsing input limit or the product term limit to prevent the fitter from
   creating high input and/or high product term functions.
..................
ERROR:Cpld:864 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
Tcl _cpldfit.tcl detected a return code of '1' from program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Considering device XC95144XV-TQ100.
Multi-level logic optimization...
Density optimization...............................................  .. 
WARNING:Cpld:824 - Signal 'tltimer/div<3>.SETF' has been minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'tltimer/div<2>.SETF' has been minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'tltimer/div<1>.SETF' has been minimized to 'GND'.
     The signal is removed.
General global resource optimization........
Re-checking device resources ...
Mapping a total of 135 equations into 8 function blocks.......................................

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-5-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @1505.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_timer.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_timer.vhd
Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_timer.vhd
Writing Tri_level_timer.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @7006.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/phasedelay_count.vhd in Library work.
Entity <phasedelay_count> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/da_converter.vhd in Library work.
Entity <da_converter> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_timer.vhd in Library work.
Entity <tri_level_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f27m> in unit <tri_level_sync_generator>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <da_converter> (Architecture <behavioral>).
Entity <da_converter> analyzed. Unit <da_converter> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <tri_level_timer> (Architecture <behavioral>).
Entity <tri_level_timer> analyzed. Unit <tri_level_timer> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/sync_statemachine.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 2-bit adder for signal <$n0016> created at line 48.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 1-bit register for signal <sm_clk>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <phasedelay_count>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 26-bit comparator equal for signal <$n0003> created at line 176.
    Found 1-bit register for signal <counter_active>.
    Found 26-bit register for signal <delay_count>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <tri_level_timer>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_timer.vhd.
    Found 1-bit register for signal <f148_div>.
    Found 10-bit register for signal <spldiv_downcount>.
    Found 1-bit register for signal <last_count>.
    Found 1-bit register for signal <line_clk>.
    Found 10-bit subtractor for signal <$n0029> created at line 120.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_timer> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Found 2-bit register for signal <sm_tmp>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/genlock_timing.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <greset>.
    Found 1-bit register for signal <intern_sync>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <temp_sync>.
    Found 1 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <scan_method> is never used.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <da_converter>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/da_converter.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <analoglevel>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
Unit <da_converter> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_Sync_Generator.vhd.
    Found 2 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <spldiv_downcount<9>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<8>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<7>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<6>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<5>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<4>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<3>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<2>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<1>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<0>> is assigned but never used.
    Summary:
	inferred   2 Multiplexer(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Registers                        : 84
  2-bit register                   : 1
  10-bit register                  : 1
  1-bit register                   : 81
  4-bit register                   : 1
# Counters                         : 2
  4-bit up counter                 : 1
  6-bit up counter                 : 1
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Adders/Subtractors               : 2
  2-bit adder                      : 1
  10-bit subtractor                : 1
# Comparators                      : 1
  26-bit comparator equal          : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Gray, flip-flop = D
Selecting encoding for FSM_1 ...
	Encoding for FSM_1 is Sequential, flip-flop = D
Selecting encoding for FSM_2 ...
	Encoding for FSM_2 is Gray, flip-flop = D

Starting low level synthesis...

Optimizing unit <sync_statemachine> ...

Optimizing unit <tri_level_timer> ...

Optimizing unit <serial_interface> ...

Optimizing unit <phasedelay_count> ...

Optimizing unit <genlock_timing> ...

Optimizing unit <da_converter> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f27m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 4
  2-bit adder                      : 1
  10-bit subtractor                : 1
  4-bit adder                      : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 753
# I/Os                             : 24

=========================================================================
CPU : 15.98 / 16.14 s | Elapsed : 16.00 / 16.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @8907.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"F:/PT-Trilevel/Xilinx/IC14-18-22/v4/tri_level_sync_generator/tri_level_sync_gen
erator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...
WARNING:NgdBuild:679 - Could not find NET 'f148'.  NET 'dac/f148' was found and
   the constraint is being attached to it.  The complete hierarchial name will
   be required in the next release, so change the name in
   'tri_level_sync_generator.ucf'.
INFO:NgdBuild:678 - The constraint for NET 'dac/f148' is being attached to the
   equivalent NET 'N149'.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Considering device XC95144XV-TQ100.
Multi-level logic optimization...
Density optimization...............................................  .. 
WARNING:Cpld:824 - Signal 'tltimer/div<3>.SETF' has been minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'tltimer/div<2>.SETF' has been minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'tltimer/div<1>.SETF' has been minimized to 'GND'.
     The signal is removed.
General global resource optimization........
Re-checking device resources ...
Mapping a total of 135 equations into 8 function blocks...................................

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-5-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @0108.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_timer.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_timer.vhd
Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_timer.vhd
Writing Tri_level_timer.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @2900.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.99 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.99 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.99 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/sync_statemachine.vhd in Library work.
Entity <sync_statemachine> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/phasedelay_count.vhd in Library work.
Entity <phasedelay_count> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/da_converter.vhd in Library work.
Entity <da_converter> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_timer.vhd in Library work.
Entity <tri_level_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f27m> in unit <tri_level_sync_generator>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <da_converter> (Architecture <behavioral>).
Entity <da_converter> analyzed. Unit <da_converter> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <tri_level_timer> (Architecture <behavioral>).
Entity <tri_level_timer> analyzed. Unit <tri_level_timer> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/sync_statemachine.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 2-bit adder for signal <$n0016> created at line 48.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 1-bit register for signal <sm_clk>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <phasedelay_count>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 26-bit comparator equal for signal <$n0003> created at line 176.
    Found 1-bit register for signal <counter_active>.
    Found 26-bit register for signal <delay_count>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <tri_level_timer>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_timer.vhd.
    Found 1-bit register for signal <f148_div>.
    Found 10-bit register for signal <spldiv_downcount>.
    Found 1-bit register for signal <last_count>.
    Found 1-bit register for signal <line_clk>.
    Found 10-bit subtractor for signal <$n0029> created at line 120.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_timer> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Found 2-bit register for signal <sm_tmp>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/genlock_timing.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <greset>.
    Found 1-bit register for signal <intern_sync>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <temp_sync>.
    Found 1 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <scan_method> is never used.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <da_converter>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/da_converter.vhd.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <analoglevel>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
Unit <da_converter> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_Sync_Generator.vhd.
    Found 2 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <spldiv_downcount<9>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<8>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<7>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<6>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<5>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<4>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<3>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<2>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<1>> is assigned but never used.
WARNING:Xst:646 - Signal <spldiv_downcount<0>> is assigned but never used.
    Summary:
	inferred   2 Multiplexer(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Registers                        : 84
  2-bit register                   : 1
  10-bit register                  : 1
  1-bit register                   : 81
  4-bit register                   : 1
# Counters                         : 2
  4-bit up counter                 : 1
  6-bit up counter                 : 1
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Adders/Subtractors               : 2
  2-bit adder                      : 1
  10-bit subtractor                : 1
# Comparators                      : 1
  26-bit comparator equal          : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Gray, flip-flop = D
Selecting encoding for FSM_1 ...
	Encoding for FSM_1 is Sequential, flip-flop = D
Selecting encoding for FSM_2 ...
	Encoding for FSM_2 is Gray, flip-flop = D

Starting low level synthesis...

Optimizing unit <sync_statemachine> ...

Optimizing unit <tri_level_timer> ...

Optimizing unit <serial_interface> ...

Optimizing unit <phasedelay_count> ...

Optimizing unit <genlock_timing> ...

Optimizing unit <da_converter> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f27m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 4
  2-bit adder                      : 1
  10-bit subtractor                : 1
  4-bit adder                      : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 753
# I/Os                             : 24

=========================================================================
CPU : 18.89 / 19.88 s | Elapsed : 19.00 / 19.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @5301.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"F:/PT-Trilevel/Xilinx/IC14-18-22/v4/tri_level_sync_generator/tri_level_sync_gen
erator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...
WARNING:NgdBuild:679 - Could not find NET 'f148'.  NET 'dac/f148' was found and
   the constraint is being attached to it.  The complete hierarchial name will
   be required in the next release, so change the name in
   'tri_level_sync_generator.ucf'.
INFO:NgdBuild:678 - The constraint for NET 'dac/f148' is being attached to the
   equivalent NET 'N149'.

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Considering device XC95144XV-TQ100.
Multi-level logic optimization...
Density optimization...............................................  .. 
WARNING:Cpld:824 - Signal 'tltimer/div<3>.SETF' has been minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'tltimer/div<2>.SETF' has been minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'tltimer/div<1>.SETF' has been minimized to 'GND'.
     The signal is removed.
General global resource optimization........
Re-checking device resources ...
Mapping a total of 135 equations into 8 function blocks...................................

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-5-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints File

Starting: 'exewrap @_editucf_exewrap.rsp'


Creating TCL Process
Starting: 'notepad tri_level_sync_generator.ucf'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'notepad tri_level_sync_generator.ucf' completed successfully.

Starting: 'chkdate'


Tcl C:/Programmer/xilinx_webpack/data/projnav/_editucf.tcl detected that program 'chkdate' completed successfully.

The Implement Design process will now be reset so that your constraint changes will be read.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_Sync_Generator.vhd
Scanning    F:/PT-Trilevel/Xilinx/IC14-18-22/v4/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

