<root><simulation><result_generated_time />2023-05-17 20:20:35<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 19, 'OX': 19, 'IY': 39, 'IX': 39, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 256}<im2col_enable />False<total_MAC_operation />831744<total_data_size_element />{'W': 2304, 'I': 389376, 'O': 92416}<total_data_reuse />{'W': 361, 'I': 2.136094674556213, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />24</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 1, 'C': 1, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('FY', 3), ('OY', 19), ('OX', 19)], [('FX', 3)], []]<I />[[('FY', 3)], [('OY', 19), ('OX', 19), ('FX', 3)], []]<O />[[('FY', 3)], [('OY', 19), ('OX', 19), ('FX', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 361, 1, 1], 'I': [1.0, 1.46, 1.46, 1.0], 'O': [1.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [24, 12168, 12168], 'O': [8, 2888, 2888], 'O_partial': [8, 2888, 0], 'O_final': [0, 0, 2888]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.05, 0.01, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.01, 0.0], 'I': [0.05, 0.01, 0.0], 'O': [0.02, 0.01, 0.0]}<effective_mem_size_bit />{'W': [24, 24, 72], 'I': [24, 12168, 12168], 'O': [8, 2888, 2888], 'O_partial': [8, 2888, 0], 'O_final': [0, 0, 2888]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[831744, 2304], [147456, 2304], [2304, 0]]<I />[[831744, 569088], [4552704, 389376], [389376, 0]]<O />[[(739328, 831744), (277248, 184832)], [(1478656, 2217984), (92416, 0)], [(0, 92416), (0, 0)]]<O_partial />[[(739328, 831744), (277248, 184832)], [(1478656, 2217984), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (92416, 0)], [(0, 92416), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[103968, 288], [9216, 144], [9, 0]]<I />[[103968, 71136], [284544, 24336], [1521, 0]]<O />[[(92416, 103968), (34656, 23104)], [(92416, 138624), (5776, 0)], [(0, 361), (0, 0)]]<O_partial />[([92416, 103968], [34656, 23104]), ([92416, 138624], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [5776, 0]), ([0, 361], [0, 0])]</mem_access_count_word><mac_count><active />831744<idle />52399872</mac_count></basic_info><energy><total_energy />4454994.0<mem_energy_breakdown><W />[25.6, 256.0, 0.0]<I />[51.2, 8064.0, 2022.4]<O />[76.8, 5811.2, 486.4]</mem_energy_breakdown><MAC_energy><active_MAC />1818192.4<idle_MAC />2619993.6<total />4438186.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0125<utilization_without_data_loading />0.0156<utilization_spatial />0.0156<utilization_temporal_with_data_loading />0.8026<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />1036288<latency_cycle_without_data_loading />831744<ideal_computing_cycle />831744<data_loading><load_cycle_total />204544<load_cycle_individual />{'W': [3072, 9216, 0], 'I': [512, 194816, 0]}<load_cycle_combined />{'W': 9216, 'I': 194816}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-831488], [-554496, -548352], [-831744, -831744]], 'I': [[-831488], [-830976, -553984], [-831744, -831744]], 'O': [[-831744], [-831744, -554496], [-785408, -828928]]}<mem_stall_cycle_shared />{'W': [[-831488], [-554496, 0], [0, 0]], 'I': [[-831488], [-830976, 0], [0, 0]], 'O': [[-831744], [-831744, -554496], [-785408, -828928]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [24, 12168, 12168], 'O': [8, 2888, 2888], 'O_partial': [8, 2888, 0], 'O_final': [0, 0, 2888]}<data_size_each_level_total />{'W': [1536, 72, 72], 'I': [192, 12168, 12168], 'O': [64, 2888, 2888]}<loop_cycles_each_level />{'W': [1083, 3249, 3249], 'I': [3, 3249, 3249], 'O': [3, 3249, 3249]}<top_ir_loop_size />{'W': [361, 1, 1], 'I': [3, 3, 1], 'O': [3, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [1.4, 1.4], [1.4, 1.4]], 'I': [[8.0, 8.0], [64.0, 30.0], [30.0, 30.0]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 1.4], [1.4, 1.4]], 'I': [[8.0, 24.0], [192.0, 89.9], [89.9, 30.0]], 'O': [[8.0, 8.0], [64.0, 21.3], [21.3, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [1.4, 1.4], [1.4, 0]], 'I': [[8.0, 8.0], [64.0, 30.0], [30.0, 0]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [93.9, 52.7], [31.4, 7.1]], 'I': [[8.0, 8.0], [93.9, 52.7], [31.4, 7.1]], 'O': [[8.0, 2.7], [93.9, 52.7], [31.4, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 3249], [1083, 1083, 3], [3249, 3249, 1]], 'I': [[1, 1, 3249], [3, 3, 1083], [3249, 3249, 1]], 'O': [[1, 1, 3249], [3, 3, 1083], [3249, 3249, 1]]}<trans_time_real />{'W': [[0, 1, 3249], [[0, 1083, 3], [12, 1083, 3]], [[36, 3249, 1], [2, 3249, 1]]], 'I': [[0, 1, 3249], [[0, 3, 1083], [2, 3, 1083]], [[760, 3249, 1], [48, 3249, 1]]], 'O': [[0, 1, 3249], [[0, 3, 1083], [0, 3, 1083]], [[180, 3249, 1], [11, 3249, 1]]]}<single_stall_cycle />{'W': [[-1], [-1083, -1071], [-3213, -3247]], 'I': [[-1], [-3, -2], [-2488, -3201]], 'O': [[-1], [-3, -2], [-3068, -3238]]}<single_stall_count />{'W': [3248, 2, 0], 'I': [3248, 1082, 0], 'O': [3249, 1083, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [180, 0]}, 1: {'W': [24, 0], 'I': [2164, 0], 'O': [0, 180]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3249, -3249], [-3069, -3249]], 1: [[-1061, -3249], [-3249, -3069]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />103.6<mem_area />100.1<mem_area_percentage />96.6 %</area></results><elapsed_time_second />0</simulation></root>