[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Sat May 28 06:35:39 2022
[*]
[dumpfile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/sim/dump.vcd"
[dumpfile_mtime] "Sat May 28 06:35:10 2022"
[dumpfile_size] 3928737
[savefile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/sim/risc5test.cfg"
[timestart] 0
[size] 1855 1056
[pos] -1 -1
*-15.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] risc5test.
[treeopen] risc5test.risc5_0.
[treeopen] risc5test.risc5_0.cpu_0.
[sst_width] 225
[signals_width] 158
[sst_expanded] 1
[sst_vpaned_height] 320
@200
-CLK, RST
@28
risc5test.risc5_0.pclk
risc5test.risc5_0.clk
risc5test.risc5_0.rst
@200
-CPU
@22
risc5test.risc5_0.cpu_0.pc_next[23:0]
risc5test.risc5_0.cpu_0.pc[23:0]
@200
-I-Cache
@22
risc5test.risc5_0.cpu_0.icache_0.addr[23:0]
risc5test.risc5_0.cpu_0.icache_0.tag[9:0]
risc5test.risc5_0.cpu_0.icache_0.index[8:0]
@28
risc5test.risc5_0.cpu_0.icache_0.word[2:0]
@22
risc5test.risc5_0.cpu_0.icache_0.word_index[11:0]
risc5test.risc5_0.cpu_0.instr[31:0]
@200
-Registers
@22
risc5test.risc5_0.cpu_0.regs_0.rd_reg_1[3:0]
risc5test.risc5_0.cpu_0.regs_0.rd_reg_2[3:0]
risc5test.risc5_0.cpu_0.regs_0.rd_data_1[31:0]
risc5test.risc5_0.cpu_0.regs_0.rd_data_2[31:0]
@200
-ALU
[pattern_trace] 1
[pattern_trace] 0
