# cacheSimulator

Final Project from 01:198:211 - Computer Architecture at Rutgers University.

First simulates a one-level cache (L1 cache).

Second simulates a two-level cache (L1 and L2 cache).

All memory reads and writes are read through text files.
