#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000703230 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v000000000075cb30_0 .var "clk", 0 0;
S_0000000000827340 .scope module, "main" "MAIN" 2 5, 3 1 0, S_0000000000703230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v000000000075c590_0 .net "clk", 0 0, v000000000075cb30_0;  1 drivers
v000000000075c630_0 .net "delay_done", 0 0, L_000000000075e990;  1 drivers
v000000000075c6d0_0 .var "delay_enable", 0 0;
v000000000075c770_0 .var "delay_time", 31 0;
v000000000075c810_0 .var "led1_r", 0 0;
v000000000075c8b0_0 .var "led2_r", 0 0;
v000000000075c950_0 .var "led3_r", 0 0;
v000000000075c9f0_0 .net "rst", 0 0, v00000000006ed2b0_0;  1 drivers
v000000000075ca90_0 .var "state", 3 0;
S_00000000008274c0 .scope module, "delay_ms" "DELAY_MS" 3 11, 4 1 0, S_0000000000827340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "done"
    .port_info 4 /INPUT 32 "ms"
P_00000000006e7630 .param/l "fclk" 1 4 8, +C4<00000000000000000001001110001000>;
P_00000000006e7668 .param/l "ms1" 1 4 9, +C4<00000000000000000000000000000101>;
L_000000000075e990 .functor BUFZ 1, v00000000006faff0_0, C4<0>, C4<0>, C4<0>;
v00000000007033b0_0 .net "clk", 0 0, v000000000075cb30_0;  alias, 1 drivers
v00000000006ef6e0_0 .var "cnt_clk", 31 0;
v0000000000827640_0 .var "cnt_ms", 31 0;
v00000000006fba30_0 .net "done", 0 0, L_000000000075e990;  alias, 1 drivers
v00000000006faff0_0 .var "done_r", 0 0;
v000000000082bf10_0 .net "enable", 0 0, v000000000075c6d0_0;  1 drivers
v000000000082bfb0_0 .net "ms", 31 0, v000000000075c770_0;  1 drivers
v000000000082c050_0 .net "rst", 0 0, v00000000006ed2b0_0;  alias, 1 drivers
E_00000000006f4fa0 .event posedge, v00000000007033b0_0, v000000000082c050_0;
S_000000000082c0f0 .scope module, "reset" "RESET" 3 6, 5 1 0, S_0000000000827340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
v000000000082c270_0 .net "clk", 0 0, v000000000075cb30_0;  alias, 1 drivers
v00000000006ed210_0 .var "count_rst", 3 0;
v00000000006ed2b0_0 .var "rst", 0 0;
E_00000000006f4f20 .event posedge, v00000000007033b0_0;
    .scope S_000000000082c0f0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000006ed210_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000000000082c0f0;
T_1 ;
    %wait E_00000000006f4f20;
    %load/vec4 v00000000006ed210_0;
    %cmpi/u 10, 0, 4;
    %flag_or 5, 4;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000006ed2b0_0, 0;
    %load/vec4 v00000000006ed210_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000006ed210_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000006ed2b0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000006ed210_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008274c0;
T_2 ;
    %wait E_00000000006f4fa0;
    %load/vec4 v000000000082c050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000006ef6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000827640_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006faff0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000007033b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000000000082bf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v00000000006ef6e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000006ef6e0_0, 0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v00000000006ef6e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v0000000000827640_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000827640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000006ef6e0_0, 0;
T_2.6 ;
    %load/vec4 v000000000082bfb0_0;
    %load/vec4 v0000000000827640_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006faff0_0, 0, 1;
T_2.8 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000006ef6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000827640_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006faff0_0, 0, 1;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000827340;
T_3 ;
    %wait E_00000000006f4fa0;
    %load/vec4 v000000000075c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000075c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000075c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000075c950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000075ca90_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000075c590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000000000075ca90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000075ca90_0, 0;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v000000000075c810_0;
    %inv;
    %assign/vec4 v000000000075c810_0, 0;
    %load/vec4 v000000000075ca90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000075ca90_0, 0;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v000000000075c770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000075c6d0_0, 0;
    %load/vec4 v000000000075c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000075c6d0_0, 0;
    %load/vec4 v000000000075ca90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000075ca90_0, 0;
T_3.12 ;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v000000000075c8b0_0;
    %inv;
    %assign/vec4 v000000000075c8b0_0, 0;
    %load/vec4 v000000000075ca90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000075ca90_0, 0;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v000000000075c770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000075c6d0_0, 0;
    %load/vec4 v000000000075c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000075c6d0_0, 0;
    %load/vec4 v000000000075ca90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000075ca90_0, 0;
T_3.14 ;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v000000000075c950_0;
    %inv;
    %assign/vec4 v000000000075c950_0, 0;
    %load/vec4 v000000000075ca90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000075ca90_0, 0;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v000000000075c770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000075c6d0_0, 0;
    %load/vec4 v000000000075c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000075c6d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000075ca90_0, 0;
T_3.16 ;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000703230;
T_4 ;
    %vpi_call 2 9 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000703230 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000075cb30_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000000000703230;
T_5 ;
    %delay 1, 0;
    %load/vec4 v000000000075cb30_0;
    %nor/r;
    %store/vec4 v000000000075cb30_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000703230;
T_6 ;
    %delay 10000, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "main.v";
    "delay_ms.v";
    "reset.v";
