# ASIC_Proj

Verilog code for Binary Convolution Network with multiple input sizes and weights
