*version 9.1 270276773
u 38
@libraries
@analysis
@targets
@attributes
@translators
a 0 u 13 0 0 0 hln 100 PCBOARDS=PCB
a 0 u 13 0 0 0 hln 100 PSPICE=PSPICE
a 0 u 13 0 0 0 hln 100 XILINX=XILINX
@setup
unconnectedPins 0
connectViaLabel 0
connectViaLocalLabels 0
NoStim4ExtIFPortsWarnings 1
AutoGenStim4ExtIFPorts 1
@index
pageloc 1 0 1481 
@status
c 114:11:07:01:14:27;1417911267
*page 1 0 256 160 ma
@ports
@parts
part 1 titleblk 1024 640 h
a 1 s 13 0 350 10 hcn 100 PAGESIZE=A4
a 1 s 13 0 180 60 hcn 100 PAGETITLE=
a 1 s 13 0 300 95 hrn 100 PAGENO=1
a 1 s 13 0 340 95 hrn 100 PAGECOUNT=1
@conn
w 9
s 100 340 240 340 8
w 11
s 100 300 240 300 10
w 17
s 100 370 240 370 16
b 5
s 100 90 240 90 4
b 7
s 100 150 240 150 6
b 23
s 100 200 240 200 22
b 26
s 400 150 540 150 25
@junction
@attributes
a 0 s 0:13 0 0 0 hln 100 PAGETITLE=
a 0 s 0:13 0 0 0 hln 100 PAGENO=1
a 0 s 0:13 0 0 0 hln 100 PAGESIZE=A4
a 0 s 0:13 0 0 0 hln 100 PAGECOUNT=1
@graphics
r 2 r 0 400 380 240 50 d_info:,255/0/0,3,,,,,,,,,,,, 
t 3 t 5 240 40 400 10 0 9 d_info:,255/0/0,,,,,,,,,,,,20, 
DPRAM_MEM
t 12 t 5 100 60 200 80 0 11 d_info:,,,,,,,,,,,,,12, 
ADDRESS_OUT
t 14 t 5 160 270 100 290 0 2 d_info:,,,,,,,,,,,,,12, 
WE
t 15 t 5 160 310 100 330 0 3 d_info:,,,,,,,,,,,,,12, 
RST
t 21 t 5 160 350 100 370 0 3 d_info:,,,,,,,,,,,,,12, 
CLK
t 13 t 5 100 120 190 140 0 10 d_info:,,,,,,,,,,,,,12, 
ADDRESS_IN
t 24 t 5 100 170 190 190 0 3 d_info:,,,,,,,,,,,,,12, 
DIN
t 29 t 5 420 120 510 140 0 4 d_info:,,,,,,,,,,,,,12, 
DOUT
v 30 v 0 230 80
240 90
230 100
230 80
;
v 31 v 0 230 140
240 150
230 160
230 140
;
v 32 v 0 230 190
240 200
230 210
230 190
;
v 33 v 0 230 290
240 300
230 310
230 290
;
v 34 v 0 230 330
240 340
230 350
230 330
;
v 35 v 0 230 360
240 370
230 380
230 360
;
v 36 v 0 530 140
540 150
530 160
530 140
;
t 37 t 5 250 160 390 230 0 11 d_info:,255/0/0,,,,,,,,,,,,20, 
      256x8
