{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15727, "design__instance__area": 148132, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 180, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 12, "power__internal__total": 0.014959138818085194, "power__switching__total": 0.006515856832265854, "power__leakage__total": 1.5644999962205475e-07, "power__total": 0.02147515118122101, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.30288292176069387, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.3295512567225394, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.30167680318820533, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.379196906829748, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.301677, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.515496, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 178, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 180, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 12, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3301725375446906, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.36964962692619535, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.20339841497895184, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.1994335864012773, "timing__hold__tns__corner:nom_ss_100C_1v60": -0.4050193628452086, "timing__setup__tns__corner:nom_ss_100C_1v60": -51.47441374393971, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.20339841497895184, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.1994335864012773, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 2, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.857926, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.258482, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 180, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 12, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2889391863108609, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.30821787661180794, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.0995378252440076, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.185411247159078, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.099538, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.768982, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 203, "design__max_fanout_violation__count": 180, "design__max_cap_violation__count": 15, "clock__skew__worst_hold": -0.28450295702359857, "clock__skew__worst_setup": 0.3021948610217227, "timing__hold__ws": -0.2634779136111015, "timing__setup__ws": -2.566232632364401, "timing__hold__tns": -0.5251526029346082, "timing__setup__tns": -63.11427292768818, "timing__hold__wns": -0.2634779136111015, "timing__setup__wns": -2.566232632364401, "timing__hold_vio__count": 6, "timing__hold_r2r__ws": 0.096971, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": 3.12456, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 469.675 480.395", "design__core__bbox": "5.52 10.88 464.14 467.84", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 78, "design__die__area": 225630, "design__core__area": 209571, "design__instance__count__stdcell": 15727, "design__instance__area__stdcell": 148132, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.706835, "design__instance__utilization__stdcell": 0.706835, "floorplan__design__io": 76, "design__io__hpwl": 10795852, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 325285, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2171, "antenna__violating__nets": 15, "antenna__violating__pins": 17, "route__antenna_violation__count": 15, "route__net": 12641, "route__net__special": 2, "route__drc_errors__iter:1": 6206, "route__wirelength__iter:1": 400789, "route__drc_errors__iter:2": 2562, "route__wirelength__iter:2": 396802, "route__drc_errors__iter:3": 2545, "route__wirelength__iter:3": 395765, "route__drc_errors__iter:4": 160, "route__wirelength__iter:4": 394834, "route__drc_errors__iter:5": 1, "route__wirelength__iter:5": 394801, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 394800, "route__drc_errors": 0, "route__wirelength": 394800, "route__vias": 85984, "route__vias__singlecut": 85984, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1135.55, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 163, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 163, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 163, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 180, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 4, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.29710931778014454, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3204554212691426, "timing__hold__ws__corner:min_tt_025C_1v80": 0.2987097320709801, "timing__setup__ws__corner:min_tt_025C_1v80": 2.620425728353509, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.29871, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.611573, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 163, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 97, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 180, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 4, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.32140310766976504, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.35488932241865645, "timing__hold__ws__corner:min_ss_100C_1v60": -0.12059087403309286, "timing__setup__ws__corner:min_ss_100C_1v60": -1.7692550147942774, "timing__hold__tns__corner:min_ss_100C_1v60": -0.23942226656699825, "timing__setup__tns__corner:min_ss_100C_1v60": -38.19584756593032, "timing__hold__wns__corner:min_ss_100C_1v60": -0.12059087403309286, "timing__setup__wns__corner:min_ss_100C_1v60": -1.7692550147942774, "timing__hold_vio__count__corner:min_ss_100C_1v60": 2, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.850269, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.42699, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 163, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 180, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.28450295702359857, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3021948610217227, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.09697054544925676, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.345578242470273, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.096971, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.822583, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 163, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 180, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 15, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.30884204401390486, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.33645928662173447, "timing__hold__ws__corner:max_tt_025C_1v80": 0.30585146392346835, "timing__setup__ws__corner:max_tt_025C_1v80": 2.1596014476864562, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.305851, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.434727, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 163, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 203, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 180, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 15, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.33851142291848996, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3812039403148526, "timing__hold__ws__corner:max_ss_100C_1v60": -0.2634779136111015, "timing__setup__ws__corner:max_ss_100C_1v60": -2.566232632364401, "timing__hold__tns__corner:max_ss_100C_1v60": -0.5251526029346082, "timing__setup__tns__corner:max_ss_100C_1v60": -63.11427292768818, "timing__hold__wns__corner:max_ss_100C_1v60": -0.2634779136111015, "timing__setup__wns__corner:max_ss_100C_1v60": -2.566232632364401, "timing__hold_vio__count__corner:max_ss_100C_1v60": 2, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.869157, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.12456, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 163, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 180, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 15, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.29314698720434623, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3127721781210785, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10240675264308027, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.035089709908707, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.102407, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.708303, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 163, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 163, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79815, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79971, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00185211, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00209212, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000283673, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00209212, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000294, "ir__drop__worst": 0.00185, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}