Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb4a67c396ed475c9e90903fb89a8aa4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Autonomous_Car_Top_behav xil_defaultlib.Autonomous_Car_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'pwm_freq' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'pwm_freq' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:51]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'dx_data' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:92]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'duty' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:387]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'duty' [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:388]
WARNING: [VRFC 10-5021] port 'lap' is not connected on this instance [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:70]
WARNING: [VRFC 10-5021] port 'di_in' is not connected on this instance [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/RTL_Autonomous_Car_Basys3/RTL_Autonomous_Car_Basys3.srcs/sources_1/new/Autonomous_Car_Top.v:595]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_detector_n
Compiling module xil_defaultlib.clock_usec
Compiling module xil_defaultlib.edge_detector_p
Compiling module xil_defaultlib.PWM_1000
Compiling module xil_defaultlib.UltraSonic_Car
Compiling module xil_defaultlib.bin_to_dec
Compiling module xil_defaultlib.ring_count_fnd
Compiling module xil_defaultlib.decoder_7seg
Compiling module xil_defaultlib.FND_4digit_cntr
Compiling module xil_defaultlib.bluetooth_rx
Compiling module unisims_ver.XADC(INIT_40=16'b010000000010110...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.adc_ch6_top
Compiling module xil_defaultlib.Autonomous_Car_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Autonomous_Car_Top_behav
