
---------- Begin Simulation Statistics ----------
final_tick                                 1018472000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41701                       # Simulator instruction rate (inst/s)
host_mem_usage                                 859924                       # Number of bytes of host memory used
host_op_rate                                    42524                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    23.98                       # Real time elapsed on the host
host_tick_rate                               42471054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1019736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001018                       # Number of seconds simulated
sim_ticks                                  1018472000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.907150                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  302102                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               305440                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            103863                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            463882                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2131                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2117                       # Number of indirect misses.
system.cpu.branchPred.lookups                  764852                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2184                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    640239                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   656641                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            103612                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     152825                       # Number of branches committed
system.cpu.commit.bw_lim_events                 25400                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3690765                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000086                       # Number of instructions committed
system.cpu.commit.committedOps                1019822                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1502558                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.678724                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.399047                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1027183     68.36%     68.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       229011     15.24%     83.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       113475      7.55%     91.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        94993      6.32%     97.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1660      0.11%     97.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          369      0.02%     97.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         6072      0.40%     98.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4395      0.29%     98.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        25400      1.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1502558                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  374                       # Number of function calls committed.
system.cpu.commit.int_insts                    810700                       # Number of committed integer instructions.
system.cpu.commit.loads                        256050                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           571430     56.03%     56.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6238      0.61%     56.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.40%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          15846      1.55%     58.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.60%     59.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         21987      2.16%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        21987      2.16%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.20%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.20%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          256050     25.11%     89.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111727     10.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1019822                       # Class of committed instruction
system.cpu.commit.refs                         367777                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    110708                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1019736                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.036946                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.036946                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                405734                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   254                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               211985                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                6126083                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   544014                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    841030                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 103649                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   869                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                100953                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      764852                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    633503                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1145525                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5371                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        6366625                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  207800                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.375490                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             745897                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             304300                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        3.125574                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1995380                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.228044                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.530727                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   859325     43.07%     43.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   192224      9.63%     52.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    13348      0.67%     53.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   196058      9.83%     63.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2837      0.14%     63.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5294      0.27%     63.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   103750      5.20%     68.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     6590      0.33%     69.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   615954     30.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1995380                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           41566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               103769                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   431194                       # Number of branches executed
system.cpu.iew.exec_nop                         90239                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.607828                       # Inst execution rate
system.cpu.iew.exec_refs                      1024129                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     118470                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  389397                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1018218                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                101                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               231                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               235811                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4706871                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                905659                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             37179                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3275058                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3250                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 103649                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2313                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           604                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              116                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       762166                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       124084                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       103735                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             34                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3073655                       # num instructions consuming a value
system.cpu.iew.wb_count                       2992768                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.723117                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2222611                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.469243                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3083948                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3087610                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2429767                       # number of integer regfile writes
system.cpu.ipc                               0.490931                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.490931                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                12      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2176064     65.70%     65.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6238      0.19%     65.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     9      0.00%     65.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.12%     66.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               15859      0.48%     66.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6169      0.19%     66.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              30183      0.91%     67.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           22021      0.66%     68.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     68.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               6153      0.19%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   41      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   51      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   48      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2098      0.06%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               920845     27.80%     96.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              122331      3.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3312238                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1559                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000471                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     288     18.47%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   28      1.80%     20.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 2      0.13%     20.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     20.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    4      0.26%     20.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     20.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     20.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.19%     20.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.19%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     21.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    246     15.78%     36.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   985     63.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3172539                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8339770                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2867447                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           7882403                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4616531                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3312238                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 101                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3596889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2671                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             45                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3098856                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1995380                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.659953                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.332079                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1179493     59.11%     59.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               59257      2.97%     62.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              128602      6.44%     68.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              118714      5.95%     74.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              201200     10.08%     84.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              197801      9.91%     94.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               16986      0.85%     95.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2702      0.14%     95.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               90625      4.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1995380                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.626080                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 141246                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             284315                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       125321                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            331129                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                12                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               25                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1018218                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              235811                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2609937                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  70292                       # number of misc regfile writes
system.cpu.numCycles                          2036946                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  392710                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1206644                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     12                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   645217                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    20                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               8086190                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5336573                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             5501334                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    840729                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5318                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 103649                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5197                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4294671                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          6091703                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7878                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1921                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     19792                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            106                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           389000                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6187381                       # The number of ROB reads
system.cpu.rob.rob_writes                     9914065                       # The number of ROB writes
system.cpu.timesIdled                             449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   190139                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  111007                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1874                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3896                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                630                       # Transaction distribution
system.membus.trans_dist::ReadExReq               698                       # Transaction distribution
system.membus.trans_dist::ReadExResp              698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           630                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           546                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        84992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   84992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1874                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1874    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1874                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2316000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7027750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1018472000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1133                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          492                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              90                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              904                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             904                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           742                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          391                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          546                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       129664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 208640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2583                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000387                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019676                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2582     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2583                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3171000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2215500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1113000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1018472000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  216                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  493                       # number of demand (read+write) hits
system.l2.demand_hits::total                      709                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 216                       # number of overall hits
system.l2.overall_hits::.cpu.data                 493                       # number of overall hits
system.l2.overall_hits::total                     709                       # number of overall hits
system.l2.demand_misses::.cpu.inst                526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                802                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1328                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               526                       # number of overall misses
system.l2.overall_misses::.cpu.data               802                       # number of overall misses
system.l2.overall_misses::total                  1328                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42040500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     61136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        103177000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42040500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     61136500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       103177000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1295                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2037                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1295                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2037                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.708895                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.619305                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.651939                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.708895                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.619305                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.651939                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79924.904943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76230.049875                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77693.524096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79924.904943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76230.049875                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77693.524096                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1328                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1328                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36780500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     53116500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     89897000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36780500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     53116500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     89897000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.708895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.619305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.651939                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.708895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.619305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.651939                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69924.904943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66230.049875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67693.524096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69924.904943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66230.049875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67693.524096                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          731                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              731                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          492                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              492                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          492                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          492                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   206                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     52292000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52292000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.772124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.772124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74916.905444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74916.905444                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     45312000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45312000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.772124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.772124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64916.905444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64916.905444                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42040500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42040500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.708895                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.708895                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79924.904943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79924.904943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36780500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36780500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.708895                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.708895                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69924.904943                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69924.904943                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8844500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8844500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.265985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.265985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85043.269231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85043.269231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          104                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          104                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7804500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7804500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.265985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.265985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75043.269231                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75043.269231                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          546                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             546                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     10373500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10373500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18999.084249                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18999.084249                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1018472000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   832.048669                       # Cycle average of tags in use
system.l2.tags.total_refs                        3349                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1433                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.337055                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.290077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       490.188914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       315.569677                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.009630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.025392                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1433                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          654                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.043732                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     32593                       # Number of tag accesses
system.l2.tags.data_accesses                    32593                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1018472000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              84992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33664                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1328                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          33053437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          50397065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              83450502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     33053437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33053437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         33053437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         50397065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             83450502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000574000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2867                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1328                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10401250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                35301250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7832.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26582.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1094                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1328                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    363.213675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.140644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.562361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           68     29.06%     29.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55     23.50%     52.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           40     17.09%     69.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      2.99%     72.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.99%     75.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.14%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.56%     80.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.14%     82.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           41     17.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          234                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  84992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   84992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        83.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     83.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1008554000                       # Total gap between requests
system.mem_ctrls.avgGap                     759453.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 33053436.913336839527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 50397065.407787345350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15129500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20171750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28763.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25151.81                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               671160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               356730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5847660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     79903200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         53252820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        346248960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          486280530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        477.460873                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    899606250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     33800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     85065750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               999600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               531300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3634260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     79903200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         47413170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        351166560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          483648090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        474.876177                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    912427000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     33800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     72245000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1018472000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       632450                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           632450                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       632450                       # number of overall hits
system.cpu.icache.overall_hits::total          632450                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1053                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1053                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1053                       # number of overall misses
system.cpu.icache.overall_misses::total          1053                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     60980498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60980498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60980498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60980498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       633503                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       633503                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       633503                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       633503                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001662                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001662                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001662                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001662                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57911.204179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57911.204179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57911.204179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57911.204179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          724                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.818182                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          492                       # number of writebacks
system.cpu.icache.writebacks::total               492                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          311                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          311                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          311                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          311                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          742                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          742                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          742                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          742                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45496498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45496498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45496498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45496498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001171                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001171                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001171                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001171                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61316.035040                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61316.035040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61316.035040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61316.035040                       # average overall mshr miss latency
system.cpu.icache.replacements                    492                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       632450                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          632450                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1053                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1053                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60980498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60980498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       633503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       633503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57911.204179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57911.204179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          311                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          311                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          742                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          742                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45496498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45496498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61316.035040                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61316.035040                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1018472000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           240.786772                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              633192                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               742                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            853.358491                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   240.786772                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.940573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.940573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1267748                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1267748                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1018472000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1018472000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1018472000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1018472000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1018472000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1007925                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1007925                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1007948                       # number of overall hits
system.cpu.dcache.overall_hits::total         1007948                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8760                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8760                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8762                       # number of overall misses
system.cpu.dcache.overall_misses::total          8762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    505059914                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    505059914                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    505059914                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    505059914                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1016685                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1016685                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1016710                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1016710                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008616                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008616                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008618                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008618                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57655.241324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57655.241324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57642.081032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57642.081032                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11353                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               625                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.164800                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          731                       # number of writebacks
system.cpu.dcache.writebacks::total               731                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6921                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6921                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1841                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1841                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     85064994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     85064994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     85227494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     85227494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001809                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001809                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001811                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001811                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46256.114192                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46256.114192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46294.130364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46294.130364                       # average overall mshr miss latency
system.cpu.dcache.replacements                    821                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       904371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          904371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          632                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           632                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21476000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21476000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       905003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       905003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33981.012658                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33981.012658                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          389                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12301500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12301500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31623.393316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31623.393316                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103535                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103535                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    466123916                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    466123916                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.068243                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.068243                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61469.591982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61469.591982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6678                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6678                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     55848496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     55848496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61711.045304                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61711.045304                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17459998                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17459998                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32036.693578                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32036.693578                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16914998                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16914998                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31036.693578                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31036.693578                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           56                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           56                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        10500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        10500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017544                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017544                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        10500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        10500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1018472000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           742.865261                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1009893                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1841                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            548.556763                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   742.865261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.725454                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.725454                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          680                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2035471                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2035471                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1018472000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1018472000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
