// Seed: 1579470957
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd73
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout supply1 id_15;
  inout wire id_14;
  inout logic [7:0] id_13;
  output logic [7:0] id_12;
  inout wire id_11;
  inout wire id_10;
  input logic [7:0] id_9;
  output wire id_8;
  output wire id_7;
  output supply1 id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_10,
      id_2,
      id_14,
      id_5,
      id_11,
      id_14
  );
  inout wire id_2;
  inout wire _id_1;
  always @(1, id_17) id_13[1] <= 1 == id_17;
  supply0 id_21;
  logic   id_22;
  ;
  assign id_21 = -1 ? id_10 : id_9 ? id_9[1] : -1;
  wire id_23;
  assign id_12[id_1] = id_2 ? 1 : 1;
  wire id_24, id_25, id_26;
  assign id_22 = -1;
  assign id_15 = -1'h0;
  assign id_6  = -1 - -1;
  wire id_27;
  wire id_28;
  assign id_23 = id_27;
endmodule
