(window.webpackJsonp=window.webpackJsonp||[]).push([[88],{540:function(e,t,s){"use strict";s.r(t);var r=s(9),a=Object(r.a)({},(function(){var e=this,t=e._self._c;return t("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[t("h2",{attrs:{id:"riscv-vector-extension"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#riscv-vector-extension"}},[e._v("#")]),e._v(" RISCV Vector Extension")]),e._v(" "),t("h3",{attrs:{id:"registers"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#registers"}},[e._v("#")]),e._v(" Registers")]),e._v(" "),t("p",[t("a",{attrs:{href:"https://eupilot.eu/wp-content/uploads/2022/11/RISC-V-VectorExtension-1-1.pdf",target:"_blank",rel:"noopener noreferrer"}},[e._v("source"),t("OutboundLink")],1)]),e._v(" "),t("ul",[t("li",[e._v("V0-V31 32 vector registers")])]),e._v(" "),t("p",[e._v("VLEN: vector register length: 128, 256, 512, 1024")]),e._v(" "),t("p",[e._v("ELEN: element length 8,16,32,64")]),e._v(" "),t("p",[t("img",{attrs:{src:"https://github.com/user-attachments/assets/74ba9d30-e9ed-450f-b2db-cd729d75ad21",alt:"image"}})]),e._v(" "),t("ul",[t("li",[e._v("vtype(vector type)\n"),t("ul",[t("li",[e._v("sew: standard element width. SEW determines how the vector register is subdivided — e.g., for SEW=32 and VLEN=256, a vector register can hold 8 elements.")]),e._v(" "),t("li",[e._v("lmul: Vector Register Group Multiplier. 1/8, 1/4, 1/2, 1, 2, 4, 8. LMUL > 1 means one logical vector spans multiple physical vector registers.")])])])]),e._v(" "),t("p",[t("img",{attrs:{src:"https://github.com/user-attachments/assets/8e74dffc-3f46-4740-a019-ba29fc6713ee",alt:"image"}})]),e._v(" "),t("h2",{attrs:{id:"ara-a-1-ghz-scalable-and-energy-efficient-risc-v-vector-processor-with-multi-precision-floating-point-support-in-22-nm-fd-soi"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#ara-a-1-ghz-scalable-and-energy-efficient-risc-v-vector-processor-with-multi-precision-floating-point-support-in-22-nm-fd-soi"}},[e._v("#")]),e._v(" Ara: A 1 GHz+ Scalable and Energy-Efficient RISC-V Vector Processor with Multi-Precision Floating Point Support in 22 nm FD-SOI")]),e._v(" "),t("p",[t("img",{attrs:{src:"https://github.com/user-attachments/assets/5f29511b-d741-415e-963d-910ccd9c429d",alt:"image"}})]),e._v(" "),t("p",[t("strong",[e._v("Sequencer")]),e._v(" solves structural hazard by delaying issue and "),t("em",[e._v("data hazard is just marked, will be solved by downstream")]),e._v(".\nit also keeps state of running function.")]),e._v(" "),t("p",[t("strong",[e._v("Slide unit")]),e._v(" (SLDU) responsible for vector extraction, vector shuffles and vector slides.")]),e._v(" "),t("p",[t("strong",[e._v("Vector load/store unit")]),e._v(":")]),e._v(" "),t("ul",[t("li",[e._v("unit-stride loads and stores")]),e._v(" "),t("li",[e._v("constant-stride memory operation")]),e._v(" "),t("li",[e._v("scatters and gathers")])]),e._v(" "),t("h3",{attrs:{id:"lane"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#lane"}},[e._v("#")]),e._v(" "),t("strong",[e._v("Lane")])]),e._v(" "),t("h4",{attrs:{id:"lane-sequencer"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#lane-sequencer"}},[e._v("#")]),e._v(" lane sequencer")]),e._v(" "),t("p",[e._v("Lane sequence solves data dependency by self-regulated process, through back pressure due to unvailable operands.")]),e._v(" "),t("h4",{attrs:{id:"vector-register-file"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#vector-register-file"}},[e._v("#")]),e._v(" vector register file")]),e._v(" "),t("p",[t("strong",[e._v("In RISC-V’s vector extension, the predicated multiplyadd instruction is the worst case regarding throughput, reading four operands to produce one result.")])]),e._v(" "),t("p",[e._v("It is composed a set of single ported (1RW) banks.")]),e._v(" "),t("p",[e._v("And the width of each bank is constrained to the datapath width of each lane, 64 bits.")]),e._v(" "),t("p",[e._v("Register file consists eight banks to support 5 banks for predicated multiply-add operation.")]),e._v(" "),t("p",[e._v("The VRF (eight 64-bit wide 1RW banks) is replicated at each lane and all inter-lane communication is concentraed at the VLSU and SLDU.")]),e._v(" "),t("p",[e._v('To solve bank conflicts, this is vector registers are mapped into banks in "barber\'s pole" position.')]),e._v(" "),t("p",[t("img",{attrs:{src:"https://github.com/user-attachments/assets/4975f9e5-7c75-4d82-b8ea-a299be86b7d4",alt:"image"}})]),e._v(" "),t("h4",{attrs:{id:"operand-queues"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#operand-queues"}},[e._v("#")]),e._v(" operand queues")]),e._v(" "),t("h4",{attrs:{id:"execution-units"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#execution-units"}},[e._v("#")]),e._v(" execution units")])])}),[],!1,null,null,null);t.default=a.exports}}]);