random
break-on-warn

# #################### default ################################################

source reset.scr
# watchall

# #################### M1 N2 debug ############################################

# set_principal test.aer.ci[0]
# set_principal test.aer.ci[1]
# set_principal test.aer.ro[0]
# set_principal test.aer.ro[1]
# set_principal test.aer.ri[0]
# set_principal test.aer.ri[1]
# set_principal test.aer.aext.d.m[0].n[0]
# set_principal test.aer.aext.d.m[0].n[1]
# set_principal test.aer.aext.d.a
# set_principal test.aer.aerv.dec_fblk.vi
# set_principal test.aer.aerv.dec_xmit.xi.n[0]
# set_principal test.aer.aerv.dec_xmit.xi.n[1]
# 
# source reset.scr
# 
# watch test.aer.ci[0]
# watch test.aer.ci[1]
# watch test.aer.ro[0]
# watch test.aer.ro[1]
# watch test.aer.ri[0]
# watch test.aer.ri[1]
# watch test.aer.aext.d.m[0].n[0]
# watch test.aer.aext.d.m[0].n[1]
# watch test.aer.aext.d.a
# watch test.aer.aerv.dec_fblk.vi
# watch test.aer.aerv.dec_xmit.xi.n[0]
# watch test.aer.aerv.dec_xmit.xi.n[1]

# #################### M2 N2 ##################################################

# set_principal test.aer.ci[0]
# set_principal test.aer.ci[1]
# set_principal test.aer.ci[2]
# set_principal test.aer.ci[3]
# set_principal test.aer.ro[0]
# set_principal test.aer.ro[1]
# set_principal test.aer.ro[2]
# set_principal test.aer.ro[3]
# 
# source reset.scr
# 
# watch test.aer.ci[0]
# watch test.aer.ci[1]
# watch test.aer.ci[2]
# watch test.aer.ci[3]
# watch test.aer.ro[0]
# watch test.aer.ro[1]
# watch test.aer.ro[2]
# watch test.aer.ro[3]

# #############################################################################
