
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -0.07

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.02

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.02

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _141491_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.28    0.28 ^ input external delay
    65  114.76    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ _141491_/RN (DFFR_X1)
                                  0.28   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _141491_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
     2    2.56    0.01    0.08    0.08 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
                                         dc_diff_doe (net)
                  0.01    0.00    0.08 v rle.ddstrb$_DFF_P_/D (DFF_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.28    0.28 ^ input external delay
    65  114.76    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SN (DFFS_X1)
                                  0.28   data arrival time

                  0.00    1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock network delay (ideal)
                          0.00    1.40   clock reconvergence pessimism
                                  1.40 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CK (DFFS_X1)
                          0.04    1.44   library recovery time
                                  1.44   data required time
-----------------------------------------------------------------------------
                                  1.44   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  1.16   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_0.dct_unit_2.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X1)
     4   16.36    0.04    0.13    0.13 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X1)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.04    0.00    0.13 ^ _078968_/A (BUF_X8)
     6   59.23    0.02    0.04    0.18 ^ _078968_/Z (BUF_X8)
                                         _004543_ (net)
                  0.02    0.00    0.18 ^ _078969_/A (BUF_X32)
     5   54.08    0.01    0.03    0.20 ^ _078969_/Z (BUF_X32)
                                         _004544_ (net)
                  0.01    0.00    0.20 ^ _078970_/A (BUF_X32)
    10   48.59    0.01    0.02    0.22 ^ _078970_/Z (BUF_X32)
                                         _004545_ (net)
                  0.01    0.00    0.22 ^ _078971_/A (BUF_X16)
    10   34.26    0.01    0.02    0.24 ^ _078971_/Z (BUF_X16)
                                         _004546_ (net)
                  0.01    0.00    0.24 ^ _078972_/A (BUF_X16)
    10   47.57    0.01    0.02    0.27 ^ _078972_/Z (BUF_X16)
                                         _004547_ (net)
                  0.01    0.00    0.27 ^ _079355_/A (BUF_X16)
    10   42.97    0.01    0.02    0.29 ^ _079355_/Z (BUF_X16)
                                         _004656_ (net)
                  0.01    0.00    0.29 ^ _082278_/A (BUF_X16)
    10   31.97    0.01    0.02    0.32 ^ _082278_/Z (BUF_X16)
                                         _005508_ (net)
                  0.01    0.00    0.32 ^ _082990_/A1 (NAND2_X4)
     4   12.75    0.01    0.02    0.33 v _082990_/ZN (NAND2_X4)
                                         _060607_ (net)
                  0.01    0.00    0.33 v _134203_/B (FA_X1)
     2    6.72    0.02    0.13    0.46 ^ _134203_/S (FA_X1)
                                         _060609_ (net)
                  0.02    0.00    0.46 ^ _090801_/A (INV_X2)
     4   10.91    0.01    0.02    0.48 v _090801_/ZN (INV_X2)
                                         _060613_ (net)
                  0.01    0.00    0.48 v _134205_/B (FA_X1)
     1    1.70    0.01    0.12    0.60 ^ _134205_/S (FA_X1)
                                         _060615_ (net)
                  0.01    0.00    0.60 ^ _086061_/A (INV_X1)
     1    3.40    0.01    0.01    0.61 v _086061_/ZN (INV_X1)
                                         _060617_ (net)
                  0.01    0.00    0.61 v _134206_/B (FA_X1)
     1    1.70    0.01    0.12    0.73 ^ _134206_/S (FA_X1)
                                         _060620_ (net)
                  0.01    0.00    0.73 ^ _090772_/A (INV_X1)
     1    2.66    0.01    0.01    0.74 v _090772_/ZN (INV_X1)
                                         _060623_ (net)
                  0.01    0.00    0.74 v _134207_/CI (FA_X1)
     1    3.61    0.02    0.09    0.83 v _134207_/S (FA_X1)
                                         _060625_ (net)
                  0.02    0.00    0.83 v _134211_/A (FA_X1)
     1    1.70    0.01    0.11    0.94 ^ _134211_/S (FA_X1)
                                         _060636_ (net)
                  0.01    0.00    0.94 ^ _086062_/A (INV_X1)
     1    3.61    0.01    0.01    0.95 v _086062_/ZN (INV_X1)
                                         _060637_ (net)
                  0.01    0.00    0.95 v _134212_/A (FA_X1)
     1    1.70    0.01    0.11    1.06 ^ _134212_/S (FA_X1)
                                         _060640_ (net)
                  0.01    0.00    1.06 ^ _090774_/A (INV_X1)
     1    3.34    0.01    0.01    1.07 v _090774_/ZN (INV_X1)
                                         _076069_ (net)
                  0.01    0.00    1.07 v _140204_/B (HA_X1)
     4    6.92    0.02    0.06    1.14 v _140204_/S (HA_X1)
                                         _076071_ (net)
                  0.02    0.00    1.14 v _093750_/A2 (NAND2_X1)
     2    5.07    0.02    0.03    1.17 ^ _093750_/ZN (NAND2_X1)
                                         _007558_ (net)
                  0.02    0.00    1.17 ^ _093754_/A (INV_X1)
     1    1.50    0.01    0.01    1.17 v _093754_/ZN (INV_X1)
                                         _007562_ (net)
                  0.01    0.00    1.17 v _093755_/A2 (NAND2_X1)
     1    1.59    0.01    0.01    1.19 ^ _093755_/ZN (NAND2_X1)
                                         _007563_ (net)
                  0.01    0.00    1.19 ^ _093758_/A1 (NAND3_X1)
     1    1.55    0.01    0.02    1.21 v _093758_/ZN (NAND3_X1)
                                         _007566_ (net)
                  0.01    0.00    1.21 v _093759_/A (INV_X1)
     1    3.29    0.01    0.02    1.22 ^ _093759_/ZN (INV_X1)
                                         _007567_ (net)
                  0.01    0.00    1.22 ^ _093761_/A2 (NAND3_X2)
     2    3.09    0.01    0.02    1.24 v _093761_/ZN (NAND3_X2)
                                         _007569_ (net)
                  0.01    0.00    1.24 v _093762_/A1 (NAND2_X1)
     1    1.70    0.01    0.02    1.26 ^ _093762_/ZN (NAND2_X1)
                                         _007570_ (net)
                  0.01    0.00    1.26 ^ _093763_/A (INV_X1)
     2    2.87    0.01    0.01    1.27 v _093763_/ZN (INV_X1)
                                         _007571_ (net)
                  0.01    0.00    1.27 v _093781_/B1 (OAI21_X1)
     1    1.60    0.02    0.02    1.29 ^ _093781_/ZN (OAI21_X1)
                                         _007587_ (net)
                  0.02    0.00    1.29 ^ _093783_/A1 (NAND2_X1)
     2    2.29    0.01    0.02    1.31 v _093783_/ZN (NAND2_X1)
                                         _007589_ (net)
                  0.01    0.00    1.31 v _093807_/A1 (AND2_X1)
     1    1.46    0.01    0.03    1.34 v _093807_/ZN (AND2_X1)
                                         _007613_ (net)
                  0.01    0.00    1.34 v _093809_/B1 (OAI21_X1)
     1    1.67    0.02    0.03    1.36 ^ _093809_/ZN (OAI21_X1)
                                         _007615_ (net)
                  0.02    0.00    1.36 ^ _093811_/A (OAI21_X1)
     1    1.06    0.01    0.02    1.38 v _093811_/ZN (OAI21_X1)
                                         _000203_ (net)
                  0.01    0.00    1.38 v fdct_zigzag.dct_mod.dct_block_0.dct_unit_2.macu.mult_res[18]$_DFFE_PP_/D (DFF_X1)
                                  1.38   data arrival time

                  0.00    1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock network delay (ideal)
                          0.00    1.40   clock reconvergence pessimism
                                  1.40 ^ fdct_zigzag.dct_mod.dct_block_0.dct_unit_2.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    1.36   library setup time
                                  1.36   data required time
-----------------------------------------------------------------------------
                                  1.36   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.28    0.28 ^ input external delay
    65  114.76    0.00    0.00    0.28 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.28 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SN (DFFS_X1)
                                  0.28   data arrival time

                  0.00    1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock network delay (ideal)
                          0.00    1.40   clock reconvergence pessimism
                                  1.40 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CK (DFFS_X1)
                          0.04    1.44   library recovery time
                                  1.44   data required time
-----------------------------------------------------------------------------
                                  1.44   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  1.16   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_0.dct_unit_2.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X1)
     4   16.36    0.04    0.13    0.13 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X1)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.04    0.00    0.13 ^ _078968_/A (BUF_X8)
     6   59.23    0.02    0.04    0.18 ^ _078968_/Z (BUF_X8)
                                         _004543_ (net)
                  0.02    0.00    0.18 ^ _078969_/A (BUF_X32)
     5   54.08    0.01    0.03    0.20 ^ _078969_/Z (BUF_X32)
                                         _004544_ (net)
                  0.01    0.00    0.20 ^ _078970_/A (BUF_X32)
    10   48.59    0.01    0.02    0.22 ^ _078970_/Z (BUF_X32)
                                         _004545_ (net)
                  0.01    0.00    0.22 ^ _078971_/A (BUF_X16)
    10   34.26    0.01    0.02    0.24 ^ _078971_/Z (BUF_X16)
                                         _004546_ (net)
                  0.01    0.00    0.24 ^ _078972_/A (BUF_X16)
    10   47.57    0.01    0.02    0.27 ^ _078972_/Z (BUF_X16)
                                         _004547_ (net)
                  0.01    0.00    0.27 ^ _079355_/A (BUF_X16)
    10   42.97    0.01    0.02    0.29 ^ _079355_/Z (BUF_X16)
                                         _004656_ (net)
                  0.01    0.00    0.29 ^ _082278_/A (BUF_X16)
    10   31.97    0.01    0.02    0.32 ^ _082278_/Z (BUF_X16)
                                         _005508_ (net)
                  0.01    0.00    0.32 ^ _082990_/A1 (NAND2_X4)
     4   12.75    0.01    0.02    0.33 v _082990_/ZN (NAND2_X4)
                                         _060607_ (net)
                  0.01    0.00    0.33 v _134203_/B (FA_X1)
     2    6.72    0.02    0.13    0.46 ^ _134203_/S (FA_X1)
                                         _060609_ (net)
                  0.02    0.00    0.46 ^ _090801_/A (INV_X2)
     4   10.91    0.01    0.02    0.48 v _090801_/ZN (INV_X2)
                                         _060613_ (net)
                  0.01    0.00    0.48 v _134205_/B (FA_X1)
     1    1.70    0.01    0.12    0.60 ^ _134205_/S (FA_X1)
                                         _060615_ (net)
                  0.01    0.00    0.60 ^ _086061_/A (INV_X1)
     1    3.40    0.01    0.01    0.61 v _086061_/ZN (INV_X1)
                                         _060617_ (net)
                  0.01    0.00    0.61 v _134206_/B (FA_X1)
     1    1.70    0.01    0.12    0.73 ^ _134206_/S (FA_X1)
                                         _060620_ (net)
                  0.01    0.00    0.73 ^ _090772_/A (INV_X1)
     1    2.66    0.01    0.01    0.74 v _090772_/ZN (INV_X1)
                                         _060623_ (net)
                  0.01    0.00    0.74 v _134207_/CI (FA_X1)
     1    3.61    0.02    0.09    0.83 v _134207_/S (FA_X1)
                                         _060625_ (net)
                  0.02    0.00    0.83 v _134211_/A (FA_X1)
     1    1.70    0.01    0.11    0.94 ^ _134211_/S (FA_X1)
                                         _060636_ (net)
                  0.01    0.00    0.94 ^ _086062_/A (INV_X1)
     1    3.61    0.01    0.01    0.95 v _086062_/ZN (INV_X1)
                                         _060637_ (net)
                  0.01    0.00    0.95 v _134212_/A (FA_X1)
     1    1.70    0.01    0.11    1.06 ^ _134212_/S (FA_X1)
                                         _060640_ (net)
                  0.01    0.00    1.06 ^ _090774_/A (INV_X1)
     1    3.34    0.01    0.01    1.07 v _090774_/ZN (INV_X1)
                                         _076069_ (net)
                  0.01    0.00    1.07 v _140204_/B (HA_X1)
     4    6.92    0.02    0.06    1.14 v _140204_/S (HA_X1)
                                         _076071_ (net)
                  0.02    0.00    1.14 v _093750_/A2 (NAND2_X1)
     2    5.07    0.02    0.03    1.17 ^ _093750_/ZN (NAND2_X1)
                                         _007558_ (net)
                  0.02    0.00    1.17 ^ _093754_/A (INV_X1)
     1    1.50    0.01    0.01    1.17 v _093754_/ZN (INV_X1)
                                         _007562_ (net)
                  0.01    0.00    1.17 v _093755_/A2 (NAND2_X1)
     1    1.59    0.01    0.01    1.19 ^ _093755_/ZN (NAND2_X1)
                                         _007563_ (net)
                  0.01    0.00    1.19 ^ _093758_/A1 (NAND3_X1)
     1    1.55    0.01    0.02    1.21 v _093758_/ZN (NAND3_X1)
                                         _007566_ (net)
                  0.01    0.00    1.21 v _093759_/A (INV_X1)
     1    3.29    0.01    0.02    1.22 ^ _093759_/ZN (INV_X1)
                                         _007567_ (net)
                  0.01    0.00    1.22 ^ _093761_/A2 (NAND3_X2)
     2    3.09    0.01    0.02    1.24 v _093761_/ZN (NAND3_X2)
                                         _007569_ (net)
                  0.01    0.00    1.24 v _093762_/A1 (NAND2_X1)
     1    1.70    0.01    0.02    1.26 ^ _093762_/ZN (NAND2_X1)
                                         _007570_ (net)
                  0.01    0.00    1.26 ^ _093763_/A (INV_X1)
     2    2.87    0.01    0.01    1.27 v _093763_/ZN (INV_X1)
                                         _007571_ (net)
                  0.01    0.00    1.27 v _093781_/B1 (OAI21_X1)
     1    1.60    0.02    0.02    1.29 ^ _093781_/ZN (OAI21_X1)
                                         _007587_ (net)
                  0.02    0.00    1.29 ^ _093783_/A1 (NAND2_X1)
     2    2.29    0.01    0.02    1.31 v _093783_/ZN (NAND2_X1)
                                         _007589_ (net)
                  0.01    0.00    1.31 v _093807_/A1 (AND2_X1)
     1    1.46    0.01    0.03    1.34 v _093807_/ZN (AND2_X1)
                                         _007613_ (net)
                  0.01    0.00    1.34 v _093809_/B1 (OAI21_X1)
     1    1.67    0.02    0.03    1.36 ^ _093809_/ZN (OAI21_X1)
                                         _007615_ (net)
                  0.02    0.00    1.36 ^ _093811_/A (OAI21_X1)
     1    1.06    0.01    0.02    1.38 v _093811_/ZN (OAI21_X1)
                                         _000203_ (net)
                  0.01    0.00    1.38 v fdct_zigzag.dct_mod.dct_block_0.dct_unit_2.macu.mult_res[18]$_DFFE_PP_/D (DFF_X1)
                                  1.38   data arrival time

                  0.00    1.40    1.40   clock clk (rise edge)
                          0.00    1.40   clock network delay (ideal)
                          0.00    1.40   clock reconvergence pessimism
                                  1.40 ^ fdct_zigzag.dct_mod.dct_block_0.dct_unit_2.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    1.36   library setup time
                                  1.36   data required time
-----------------------------------------------------------------------------
                                  1.36   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.97e-02   7.83e-03   3.47e-04   4.79e-02  10.0%
Combinational          2.44e-01   1.86e-01   1.89e-03   4.32e-01  90.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.84e-01   1.94e-01   2.23e-03   4.80e-01 100.0%
                          59.2%      40.4%       0.5%
