module top_module();
    reg[1:0]in;
    wire out;
    
    andgate and1(in,out);
    initial begin
        in = 2'b00;
        #10 in = 2'b01;
        #10 in = 2'b10;
        #10 in = 2'b11;
    end
    
 /*   initial
        fork
        in     = 2'b00;
        #10 in = 2'b01;
        #20 in = 2'b10;
        #30 in = 2'b11;
        join
*/
endmodule
