============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:40:54 am
  Module:                 UART_RX
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock CLK)                    launch                                    0 R 
U0_edge_bit_counter
  edge_count_reg[3]/CK                                   100    +0       0 R 
  edge_count_reg[3]/Q          DFFRHQX1HVT      11  3.9   45  +123     123 R 
U0_edge_bit_counter/edge_count[3] 
U0_uart_fsm/edge_count[3] 
  g1966__6260/A1                                                +0     123   
  g1966__6260/Y                OAI22XLHVT        1  0.4   33   +45     168 F 
  g1953__4733/B                                                 +0     168   
  g1953__4733/Y                NOR4X1HVT         1  0.4   47   +56     224 R 
  g1952__7482/C0                                                +0     224   
  g1952__7482/Y                OAI211X1HVT       3  0.8   51   +55     279 F 
  g1949__1881/A                                                 +0     279   
  g1949__1881/Y                OR4X1HVT          2  0.8   20  +106     385 F 
  g1947__7098/B                                                 +0     385   
  g1947__7098/Y                NOR2BX1HVT        1  0.4   18   +21     406 R 
  g1944__1705/A0                                                +0     406   
  g1944__1705/Y                OAI221X1HVT       1  0.3   42   +55     461 F 
  current_state_reg[0]/D  <<<  DFFRHQX1HVT                      +0     461   
  current_state_reg[0]/CK      setup                     100    +1     462 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                    capture                                2500 R 
                               uncertainty                     -10    2490 R 
-----------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    2028ps 
Start-point  : U0_edge_bit_counter/edge_count_reg[3]/CK
End-point    : U0_uart_fsm/current_state_reg[0]/D

