Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Sep 25 17:54:56 2018
| Host         : matias-pc running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file top_arquitectura_timing_summary_routed.rpt -pb top_arquitectura_timing_summary_routed.pb -rpx top_arquitectura_timing_summary_routed.rpx -warn_on_violation
| Design       : top_arquitectura
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: u_baud_rate_generator1/o_rate_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_interface_circuit1/reg_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_interface_circuit1/reg_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_interface_circuit1/reg_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_interface_circuit1/reg_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_interface_circuit1/registro_rx_done_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_interface_circuit1/registro_tx_done_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_rx1/acc_tick_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_rx1/acc_tick_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_rx1/acc_tick_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_rx1/acc_tick_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_rx1/state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_rx1/state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_rx1/state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_rx1/state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_tx1/reg_contador_bits_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tx1/reg_contador_bits_stop_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tx1/reg_contador_bits_stop_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_tx1/reg_state_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_tx1/reg_state_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_tx1/reg_state_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_tx1/reg_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.886        0.000                      0                  105        0.152        0.000                      0                  105        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.886        0.000                      0                  105        0.152        0.000                      0                  105        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 u_tx1/reg_contador_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx1/reg_contador_ticks_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.178ns (26.014%)  route 3.350ns (73.986%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.550     5.101    u_tx1/CLK
    SLICE_X9Y64          FDRE                                         r  u_tx1/reg_contador_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     5.557 r  u_tx1/reg_contador_bits_reg[1]/Q
                         net (fo=10, routed)          0.890     6.447    u_tx1/reg_contador_bits_reg_n_0_[1]
    SLICE_X10Y63         LUT2 (Prop_lut2_I1_O)        0.146     6.593 f  u_tx1/reg_contador_bits[2]_i_3/O
                         net (fo=2, routed)           0.837     7.430    u_tx1/reg_contador_bits[2]_i_3_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.328     7.758 r  u_tx1/reg_contador_ticks[5]_i_9/O
                         net (fo=3, routed)           0.439     8.197    u_tx1/reg_contador_ticks[5]_i_9_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.321 f  u_tx1/reg_contador_ticks[5]_i_4/O
                         net (fo=1, routed)           0.670     8.991    u_tx1/reg_contador_ticks[5]_i_4_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.115 r  u_tx1/reg_contador_ticks[5]_i_1/O
                         net (fo=6, routed)           0.514     9.630    u_tx1/reg_contador_ticks[5]_i_1_n_0
    SLICE_X8Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.431    14.802    u_tx1/CLK
    SLICE_X8Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[0]/C
                         clock pessimism              0.273    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X8Y65          FDRE (Setup_fdre_C_R)       -0.524    14.516    u_tx1/reg_contador_ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 u_tx1/reg_contador_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx1/reg_contador_ticks_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.178ns (26.014%)  route 3.350ns (73.986%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.550     5.101    u_tx1/CLK
    SLICE_X9Y64          FDRE                                         r  u_tx1/reg_contador_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     5.557 r  u_tx1/reg_contador_bits_reg[1]/Q
                         net (fo=10, routed)          0.890     6.447    u_tx1/reg_contador_bits_reg_n_0_[1]
    SLICE_X10Y63         LUT2 (Prop_lut2_I1_O)        0.146     6.593 f  u_tx1/reg_contador_bits[2]_i_3/O
                         net (fo=2, routed)           0.837     7.430    u_tx1/reg_contador_bits[2]_i_3_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.328     7.758 r  u_tx1/reg_contador_ticks[5]_i_9/O
                         net (fo=3, routed)           0.439     8.197    u_tx1/reg_contador_ticks[5]_i_9_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.321 f  u_tx1/reg_contador_ticks[5]_i_4/O
                         net (fo=1, routed)           0.670     8.991    u_tx1/reg_contador_ticks[5]_i_4_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.115 r  u_tx1/reg_contador_ticks[5]_i_1/O
                         net (fo=6, routed)           0.514     9.630    u_tx1/reg_contador_ticks[5]_i_1_n_0
    SLICE_X8Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.431    14.802    u_tx1/CLK
    SLICE_X8Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[1]/C
                         clock pessimism              0.273    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X8Y65          FDRE (Setup_fdre_C_R)       -0.524    14.516    u_tx1/reg_contador_ticks_reg[1]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 u_tx1/reg_contador_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx1/reg_contador_ticks_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.178ns (26.014%)  route 3.350ns (73.986%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.550     5.101    u_tx1/CLK
    SLICE_X9Y64          FDRE                                         r  u_tx1/reg_contador_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     5.557 r  u_tx1/reg_contador_bits_reg[1]/Q
                         net (fo=10, routed)          0.890     6.447    u_tx1/reg_contador_bits_reg_n_0_[1]
    SLICE_X10Y63         LUT2 (Prop_lut2_I1_O)        0.146     6.593 f  u_tx1/reg_contador_bits[2]_i_3/O
                         net (fo=2, routed)           0.837     7.430    u_tx1/reg_contador_bits[2]_i_3_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.328     7.758 r  u_tx1/reg_contador_ticks[5]_i_9/O
                         net (fo=3, routed)           0.439     8.197    u_tx1/reg_contador_ticks[5]_i_9_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.321 f  u_tx1/reg_contador_ticks[5]_i_4/O
                         net (fo=1, routed)           0.670     8.991    u_tx1/reg_contador_ticks[5]_i_4_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.115 r  u_tx1/reg_contador_ticks[5]_i_1/O
                         net (fo=6, routed)           0.514     9.630    u_tx1/reg_contador_ticks[5]_i_1_n_0
    SLICE_X8Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.431    14.802    u_tx1/CLK
    SLICE_X8Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[3]/C
                         clock pessimism              0.273    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X8Y65          FDRE (Setup_fdre_C_R)       -0.524    14.516    u_tx1/reg_contador_ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 u_tx1/reg_contador_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx1/reg_contador_ticks_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.178ns (26.014%)  route 3.350ns (73.986%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.550     5.101    u_tx1/CLK
    SLICE_X9Y64          FDRE                                         r  u_tx1/reg_contador_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     5.557 r  u_tx1/reg_contador_bits_reg[1]/Q
                         net (fo=10, routed)          0.890     6.447    u_tx1/reg_contador_bits_reg_n_0_[1]
    SLICE_X10Y63         LUT2 (Prop_lut2_I1_O)        0.146     6.593 f  u_tx1/reg_contador_bits[2]_i_3/O
                         net (fo=2, routed)           0.837     7.430    u_tx1/reg_contador_bits[2]_i_3_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.328     7.758 r  u_tx1/reg_contador_ticks[5]_i_9/O
                         net (fo=3, routed)           0.439     8.197    u_tx1/reg_contador_ticks[5]_i_9_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.321 f  u_tx1/reg_contador_ticks[5]_i_4/O
                         net (fo=1, routed)           0.670     8.991    u_tx1/reg_contador_ticks[5]_i_4_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.115 r  u_tx1/reg_contador_ticks[5]_i_1/O
                         net (fo=6, routed)           0.514     9.630    u_tx1/reg_contador_ticks[5]_i_1_n_0
    SLICE_X8Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.431    14.802    u_tx1/CLK
    SLICE_X8Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[4]/C
                         clock pessimism              0.273    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X8Y65          FDRE (Setup_fdre_C_R)       -0.524    14.516    u_tx1/reg_contador_ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 u_tx1/reg_contador_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx1/reg_contador_ticks_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.178ns (26.014%)  route 3.350ns (73.986%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.550     5.101    u_tx1/CLK
    SLICE_X9Y64          FDRE                                         r  u_tx1/reg_contador_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     5.557 r  u_tx1/reg_contador_bits_reg[1]/Q
                         net (fo=10, routed)          0.890     6.447    u_tx1/reg_contador_bits_reg_n_0_[1]
    SLICE_X10Y63         LUT2 (Prop_lut2_I1_O)        0.146     6.593 f  u_tx1/reg_contador_bits[2]_i_3/O
                         net (fo=2, routed)           0.837     7.430    u_tx1/reg_contador_bits[2]_i_3_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.328     7.758 r  u_tx1/reg_contador_ticks[5]_i_9/O
                         net (fo=3, routed)           0.439     8.197    u_tx1/reg_contador_ticks[5]_i_9_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.321 f  u_tx1/reg_contador_ticks[5]_i_4/O
                         net (fo=1, routed)           0.670     8.991    u_tx1/reg_contador_ticks[5]_i_4_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.115 r  u_tx1/reg_contador_ticks[5]_i_1/O
                         net (fo=6, routed)           0.514     9.630    u_tx1/reg_contador_ticks[5]_i_1_n_0
    SLICE_X9Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.431    14.802    u_tx1/CLK
    SLICE_X9Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[2]/C
                         clock pessimism              0.273    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X9Y65          FDRE (Setup_fdre_C_R)       -0.429    14.611    u_tx1/reg_contador_ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 u_tx1/reg_contador_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx1/reg_contador_ticks_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.178ns (26.014%)  route 3.350ns (73.986%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.550     5.101    u_tx1/CLK
    SLICE_X9Y64          FDRE                                         r  u_tx1/reg_contador_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     5.557 r  u_tx1/reg_contador_bits_reg[1]/Q
                         net (fo=10, routed)          0.890     6.447    u_tx1/reg_contador_bits_reg_n_0_[1]
    SLICE_X10Y63         LUT2 (Prop_lut2_I1_O)        0.146     6.593 f  u_tx1/reg_contador_bits[2]_i_3/O
                         net (fo=2, routed)           0.837     7.430    u_tx1/reg_contador_bits[2]_i_3_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I2_O)        0.328     7.758 r  u_tx1/reg_contador_ticks[5]_i_9/O
                         net (fo=3, routed)           0.439     8.197    u_tx1/reg_contador_ticks[5]_i_9_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.321 f  u_tx1/reg_contador_ticks[5]_i_4/O
                         net (fo=1, routed)           0.670     8.991    u_tx1/reg_contador_ticks[5]_i_4_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.115 r  u_tx1/reg_contador_ticks[5]_i_1/O
                         net (fo=6, routed)           0.514     9.630    u_tx1/reg_contador_ticks[5]_i_1_n_0
    SLICE_X9Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.431    14.802    u_tx1/CLK
    SLICE_X9Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[5]/C
                         clock pessimism              0.273    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X9Y65          FDRE (Setup_fdre_C_R)       -0.429    14.611    u_tx1/reg_contador_ticks_reg[5]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 u_rx1/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx1/acc_tick_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.477ns (32.888%)  route 3.014ns (67.112%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.554     5.105    u_rx1/CLK
    SLICE_X12Y57         FDCE                                         r  u_rx1/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDCE (Prop_fdce_C_Q)         0.478     5.583 r  u_rx1/state_reg[2]/Q
                         net (fo=23, routed)          1.037     6.620    u_rx1/state[2]
    SLICE_X12Y59         LUT4 (Prop_lut4_I2_O)        0.317     6.937 f  u_rx1/acc_tick[1]_i_2/O
                         net (fo=6, routed)           0.994     7.931    u_rx1/acc_tick[1]_i_2_n_0
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.354     8.285 r  u_rx1/acc_tick[3]_i_3/O
                         net (fo=1, routed)           0.452     8.738    u_rx1/acc_tick[3]_i_3_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.328     9.066 r  u_rx1/acc_tick[3]_i_1/O
                         net (fo=4, routed)           0.531     9.596    u_rx1/acc_tick_next
    SLICE_X11Y58         FDCE                                         r  u_rx1/acc_tick_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.437    14.808    u_rx1/CLK
    SLICE_X11Y58         FDCE                                         r  u_rx1/acc_tick_reg[2]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X11Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.827    u_rx1/acc_tick_reg[2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 u_rx1/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx1/acc_tick_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.477ns (34.335%)  route 2.825ns (65.665%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.554     5.105    u_rx1/CLK
    SLICE_X12Y57         FDCE                                         r  u_rx1/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDCE (Prop_fdce_C_Q)         0.478     5.583 r  u_rx1/state_reg[2]/Q
                         net (fo=23, routed)          1.037     6.620    u_rx1/state[2]
    SLICE_X12Y59         LUT4 (Prop_lut4_I2_O)        0.317     6.937 f  u_rx1/acc_tick[1]_i_2/O
                         net (fo=6, routed)           0.994     7.931    u_rx1/acc_tick[1]_i_2_n_0
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.354     8.285 r  u_rx1/acc_tick[3]_i_3/O
                         net (fo=1, routed)           0.452     8.738    u_rx1/acc_tick[3]_i_3_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.328     9.066 r  u_rx1/acc_tick[3]_i_1/O
                         net (fo=4, routed)           0.341     9.407    u_rx1/acc_tick_next
    SLICE_X10Y58         FDCE                                         r  u_rx1/acc_tick_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.437    14.808    u_rx1/CLK
    SLICE_X10Y58         FDCE                                         r  u_rx1/acc_tick_reg[3]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X10Y58         FDCE (Setup_fdce_C_CE)      -0.169    14.863    u_rx1/acc_tick_reg[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 u_rx1/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx1/acc_tick_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 1.477ns (35.489%)  route 2.685ns (64.511%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.554     5.105    u_rx1/CLK
    SLICE_X12Y57         FDCE                                         r  u_rx1/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDCE (Prop_fdce_C_Q)         0.478     5.583 r  u_rx1/state_reg[2]/Q
                         net (fo=23, routed)          1.037     6.620    u_rx1/state[2]
    SLICE_X12Y59         LUT4 (Prop_lut4_I2_O)        0.317     6.937 f  u_rx1/acc_tick[1]_i_2/O
                         net (fo=6, routed)           0.994     7.931    u_rx1/acc_tick[1]_i_2_n_0
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.354     8.285 r  u_rx1/acc_tick[3]_i_3/O
                         net (fo=1, routed)           0.452     8.738    u_rx1/acc_tick[3]_i_3_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.328     9.066 r  u_rx1/acc_tick[3]_i_1/O
                         net (fo=4, routed)           0.202     9.267    u_rx1/acc_tick_next
    SLICE_X10Y59         FDCE                                         r  u_rx1/acc_tick_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.436    14.807    u_rx1/CLK
    SLICE_X10Y59         FDCE                                         r  u_rx1/acc_tick_reg[0]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X10Y59         FDCE (Setup_fdce_C_CE)      -0.169    14.862    u_rx1/acc_tick_reg[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 u_rx1/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx1/acc_tick_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 1.477ns (35.489%)  route 2.685ns (64.511%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.554     5.105    u_rx1/CLK
    SLICE_X12Y57         FDCE                                         r  u_rx1/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDCE (Prop_fdce_C_Q)         0.478     5.583 r  u_rx1/state_reg[2]/Q
                         net (fo=23, routed)          1.037     6.620    u_rx1/state[2]
    SLICE_X12Y59         LUT4 (Prop_lut4_I2_O)        0.317     6.937 f  u_rx1/acc_tick[1]_i_2/O
                         net (fo=6, routed)           0.994     7.931    u_rx1/acc_tick[1]_i_2_n_0
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.354     8.285 r  u_rx1/acc_tick[3]_i_3/O
                         net (fo=1, routed)           0.452     8.738    u_rx1/acc_tick[3]_i_3_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.328     9.066 r  u_rx1/acc_tick[3]_i_1/O
                         net (fo=4, routed)           0.202     9.267    u_rx1/acc_tick_next
    SLICE_X10Y59         FDCE                                         r  u_rx1/acc_tick_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.436    14.807    u_rx1/CLK
    SLICE_X10Y59         FDCE                                         r  u_rx1/acc_tick_reg[1]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X10Y59         FDCE (Setup_fdce_C_CE)      -0.169    14.862    u_rx1/acc_tick_reg[1]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  5.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_rx1/acc_tick_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx1/acc_tick_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.561     1.474    u_rx1/CLK
    SLICE_X11Y58         FDCE                                         r  u_rx1/acc_tick_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_rx1/acc_tick_reg[2]/Q
                         net (fo=6, routed)           0.099     1.715    u_rx1/acc_tick[2]
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.760 r  u_rx1/acc_tick[3]_i_2/O
                         net (fo=1, routed)           0.000     1.760    u_rx1/acc_tick[3]_i_2_n_0
    SLICE_X10Y58         FDCE                                         r  u_rx1/acc_tick_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.831     1.989    u_rx1/CLK
    SLICE_X10Y58         FDCE                                         r  u_rx1/acc_tick_reg[3]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X10Y58         FDCE (Hold_fdce_C_D)         0.120     1.607    u_rx1/acc_tick_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_rx1/buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx1/buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.561     1.474    u_rx1/CLK
    SLICE_X13Y59         FDCE                                         r  u_rx1/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_rx1/buffer_reg[1]/Q
                         net (fo=4, routed)           0.111     1.727    u_rx1/Q[1]
    SLICE_X12Y59         LUT5 (Prop_lut5_I0_O)        0.045     1.772 r  u_rx1/buffer[0]_i_1/O
                         net (fo=2, routed)           0.000     1.772    u_rx1/buffer_next[0]
    SLICE_X12Y59         FDCE                                         r  u_rx1/buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.831     1.989    u_rx1/CLK
    SLICE_X12Y59         FDCE                                         r  u_rx1/buffer_reg[0]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X12Y59         FDCE (Hold_fdce_C_D)         0.120     1.607    u_rx1/buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_rx1/num_bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx1/num_bits_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.561     1.474    u_rx1/CLK
    SLICE_X13Y58         FDCE                                         r  u_rx1/num_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_rx1/num_bits_reg[0]/Q
                         net (fo=5, routed)           0.132     1.747    u_rx1/sel0[0]
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  u_rx1/num_bits[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    u_rx1/num_bits[1]_i_1_n_0
    SLICE_X12Y58         FDCE                                         r  u_rx1/num_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.831     1.989    u_rx1/CLK
    SLICE_X12Y58         FDCE                                         r  u_rx1/num_bits_reg[1]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X12Y58         FDCE (Hold_fdce_C_D)         0.120     1.607    u_rx1/num_bits_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_rx1/num_bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx1/num_bits_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.561     1.474    u_rx1/CLK
    SLICE_X13Y58         FDCE                                         r  u_rx1/num_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_rx1/num_bits_reg[0]/Q
                         net (fo=5, routed)           0.136     1.751    u_rx1/sel0[0]
    SLICE_X12Y58         LUT4 (Prop_lut4_I1_O)        0.045     1.796 r  u_rx1/num_bits[2]_i_2/O
                         net (fo=1, routed)           0.000     1.796    u_rx1/num_bits[2]_i_2_n_0
    SLICE_X12Y58         FDCE                                         r  u_rx1/num_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.831     1.989    u_rx1/CLK
    SLICE_X12Y58         FDCE                                         r  u_rx1/num_bits_reg[2]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X12Y58         FDCE (Hold_fdce_C_D)         0.121     1.608    u_rx1/num_bits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_tx1/reg_contador_bits_stop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx1/reg_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.740%)  route 0.086ns (29.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.558     1.471    u_tx1/CLK
    SLICE_X8Y63          FDRE                                         r  u_tx1/reg_contador_bits_stop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.635 f  u_tx1/reg_contador_bits_stop_reg[1]/Q
                         net (fo=6, routed)           0.086     1.722    u_tx1/reg_contador_bits_stop_reg_n_0_[1]
    SLICE_X9Y63          LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  u_tx1/reg_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    u_tx1/reg_next_state__0[3]
    SLICE_X9Y63          FDRE                                         r  u_tx1/reg_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.826     1.985    u_tx1/CLK
    SLICE_X9Y63          FDRE                                         r  u_tx1/reg_state_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.092     1.576    u_tx1/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_tx1/reg_contador_ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx1/reg_contador_ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.130%)  route 0.148ns (43.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.558     1.471    u_tx1/CLK
    SLICE_X9Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u_tx1/reg_contador_ticks_reg[2]/Q
                         net (fo=9, routed)           0.148     1.760    u_tx1/reg_contador_ticks_reg__0[2]
    SLICE_X8Y65          LUT5 (Prop_lut5_I2_O)        0.048     1.808 r  u_tx1/reg_contador_ticks[4]_i_1/O
                         net (fo=1, routed)           0.000     1.808    u_tx1/p_0_in__0[4]
    SLICE_X8Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.826     1.984    u_tx1/CLK
    SLICE_X8Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.131     1.615    u_tx1/reg_contador_ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_interface_circuit1/reg_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_interface_circuit1/reg_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.919%)  route 0.147ns (44.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.473    u_interface_circuit1/CLK
    SLICE_X9Y61          FDSE                                         r  u_interface_circuit1/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDSE (Prop_fdse_C_Q)         0.141     1.614 r  u_interface_circuit1/reg_state_reg[0]/Q
                         net (fo=7, routed)           0.147     1.761    u_interface_circuit1/reg_state[0]
    SLICE_X8Y61          LUT4 (Prop_lut4_I3_O)        0.045     1.806 r  u_interface_circuit1/reg_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    u_interface_circuit1/reg_next_state__0[1]
    SLICE_X8Y61          FDRE                                         r  u_interface_circuit1/reg_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.830     1.988    u_interface_circuit1/CLK
    SLICE_X8Y61          FDRE                                         r  u_interface_circuit1/reg_state_reg[1]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.121     1.607    u_interface_circuit1/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_tx1/reg_contador_ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tx1/reg_contador_ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.558     1.471    u_tx1/CLK
    SLICE_X9Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u_tx1/reg_contador_ticks_reg[2]/Q
                         net (fo=9, routed)           0.148     1.760    u_tx1/reg_contador_ticks_reg__0[2]
    SLICE_X8Y65          LUT4 (Prop_lut4_I3_O)        0.045     1.805 r  u_tx1/reg_contador_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    u_tx1/p_0_in__0[3]
    SLICE_X8Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.826     1.984    u_tx1/CLK
    SLICE_X8Y65          FDRE                                         r  u_tx1/reg_contador_ticks_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.121     1.605    u_tx1/reg_contador_ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_baud_rate_generator1/reg_contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_baud_rate_generator1/reg_contador_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.212ns (57.445%)  route 0.157ns (42.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.558     1.471    u_baud_rate_generator1/CLK
    SLICE_X12Y65         FDRE                                         r  u_baud_rate_generator1/reg_contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  u_baud_rate_generator1/reg_contador_reg[7]/Q
                         net (fo=5, routed)           0.157     1.793    u_baud_rate_generator1/reg_contador_reg__0[7]
    SLICE_X12Y66         LUT5 (Prop_lut5_I1_O)        0.048     1.841 r  u_baud_rate_generator1/reg_contador[9]_i_2/O
                         net (fo=1, routed)           0.000     1.841    u_baud_rate_generator1/p_0_in[9]
    SLICE_X12Y66         FDRE                                         r  u_baud_rate_generator1/reg_contador_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.825     1.983    u_baud_rate_generator1/CLK
    SLICE_X12Y66         FDRE                                         r  u_baud_rate_generator1/reg_contador_reg[9]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.131     1.615    u_baud_rate_generator1/reg_contador_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_rx1/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx1/state_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.270%)  route 0.104ns (29.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.561     1.474    u_rx1/CLK
    SLICE_X12Y57         FDCE                                         r  u_rx1/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDCE (Prop_fdce_C_Q)         0.148     1.622 r  u_rx1/state_reg[2]/Q
                         net (fo=23, routed)          0.104     1.727    u_rx1/state[2]
    SLICE_X12Y57         LUT4 (Prop_lut4_I2_O)        0.098     1.825 r  u_rx1/state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.825    u_rx1/state_next__0[3]
    SLICE_X12Y57         FDPE                                         r  u_rx1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.831     1.989    u_rx1/CLK
    SLICE_X12Y57         FDPE                                         r  u_rx1/state_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X12Y57         FDPE (Hold_fdpe_C_D)         0.121     1.595    u_rx1/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y65    u_baud_rate_generator1/o_rate_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y67    u_baud_rate_generator1/reg_contador_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y67    u_baud_rate_generator1/reg_contador_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y67    u_baud_rate_generator1/reg_contador_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y66    u_baud_rate_generator1/reg_contador_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y65    u_baud_rate_generator1/reg_contador_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y66    u_baud_rate_generator1/reg_contador_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y66    u_baud_rate_generator1/reg_contador_reg[9]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X9Y61     u_interface_circuit1/reg_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y67    u_baud_rate_generator1/reg_contador_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y67    u_baud_rate_generator1/reg_contador_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y67    u_baud_rate_generator1/reg_contador_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y64    u_tx1/reg_contador_bits_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y64     u_tx1/reg_contador_bits_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y64     u_tx1/reg_contador_bits_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y64    u_tx1/reg_contador_bits_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y63     u_tx1/reg_contador_bits_stop_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y63     u_tx1/reg_contador_bits_stop_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y63     u_tx1/reg_state_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61     u_interface_circuit1/reg_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     u_interface_circuit1/reg_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     u_interface_circuit1/reg_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     u_interface_circuit1/reg_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y61    u_interface_circuit1/registro_rx_done_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y59    u_rx1/acc_tick_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y59    u_rx1/acc_tick_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58    u_rx1/acc_tick_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y58    u_rx1/acc_tick_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y59    u_rx1/buffer_reg[0]/C



