# vsim -debugDB -l testbench.log -voptargs="+acc" -assertdebug -c testbench -do "log -r /*;run -all;" 
# Start time: 08:26:02 on Apr 29,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.testbench(fast)
# Loading work.dut_if(fast__2)
# Loading work.AMBA_APB(fast)
# Loading work.dut_if(fast)
# Loading /opt/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# log -r /*
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO ../tb/test.sv(25) @ 0: uvm_test_top [apb_test] Constructor
# UVM_INFO @ 0: reporter [RNTST] Running test apb_test...
# UVM_INFO ../tb/environment.sv(13) @ 0: uvm_test_top.environment [apb_env] Constructor
# UVM_INFO ../tb/sequence.sv(8) @ 0: reporter@@apb_sequence [apb_sequence] Constructor
# UVM_INFO ../tb/agent.sv(14) @ 0: uvm_test_top.environment.agent [apb_agent] Constructor
# UVM_INFO ../tb/scoreboard.sv(12) @ 0: uvm_test_top.environment.scb [apb_scoreboard] constructor
# UVM_INFO ../tb/driver.sv(10) @ 0: uvm_test_top.environment.agent.driver [apb_driver] Constructor
# UVM_INFO ../tb/monitor.sv(13) @ 0: uvm_test_top.environment.agent.monitor [apb_monitor] Constructor executed
# UVM_INFO ../tb/sequencer.sv(7) @ 0: uvm_test_top.environment.agent.seqcer [apb_sequencer] Constructor
# UVM_INFO ../tb/driver.sv(21) @ 0: uvm_test_top.environment.agent.driver [apb_driver] Driver connected to interface
# UVM_INFO ../tb/monitor.sv(23) @ 0: uvm_test_top.environment.agent.monitor [apb_monitor] Build phase completed
# scoreboard build_phase
# UVM_INFO ../tb/agent.sv(32) @ 0: uvm_test_top.environment.agent [apb_agent]  connect phase
# UVM_INFO ../tb/environment.sv(32) @ 0: uvm_test_top.environment [apb_env] Connect phase
# UVM_INFO ../tb/test.sv(42) @ 0: uvm_test_top [apb_test] elab phase
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               apb_test                -     @471 
#   environment              apb_env                 -     @478 
#     agent                  apb_agent               -     @489 
#       driver               apb_driver              -     @512 
#         rsp_port           uvm_analysis_port       -     @527 
#         seq_item_port      uvm_seq_item_pull_port  -     @519 
#       monitor              apb_monitor             -     @535 
#         transfer_item      uvm_analysis_port       -     @652 
#       seqcer               apb_sequencer           -     @542 
#         rsp_export         uvm_analysis_export     -     @549 
#         seq_item_export    uvm_seq_item_pull_imp   -     @643 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     scb                    apb_scoreboard          -     @496 
#       received_data        uvm_analysis_imp        -     @503 
# --------------------------------------------------------------
# UVM_INFO ../tb/sequence.sv(8) @ 0: reporter@@apb_sequence [apb_sequence] Constructor
# ** Error: [10000] ASSERT_FAIL :: signal_valid_penable_check PENABLE=x
#    Time: 10 ns Started: 10 ns  Scope: testbench.intf.print_assertion File: ../tb/interface.sv Line: 64 Expr: ~$isunknown(penable)
# ** Error: [10000] ASSERT_FAIL :: initial_bus_state_after_reset PSEL=x PENABLE=x after reset
#    Time: 10 ns Started: 10 ns  Scope: testbench.intf.print_assertion File: ../tb/interface.sv Line: 64 Expr: ~psel
# [30000] ASSERT_PASS :: signal_valid_penable_check 
# [50000] ASSERT_PASS :: signal_valid_penable_check 
# [70000] ASSERT_PASS :: signal_valid_penable_check 
# [90000] ASSERT_PASS :: signal_valid_penable_check 
# [110000] ASSERT_PASS :: signal_valid_penable_check 
# [130000] ASSERT_PASS :: signal_valid_penable_check 
# [150000] ASSERT_PASS :: signal_valid_penable_check 
# [170000] ASSERT_PASS :: signal_valid_penable_check 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 170010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [apb_agent]     2
# [apb_driver]     2
# [apb_env]     2
# [apb_monitor]     2
# [apb_scoreboard]     1
# [apb_sequence]     2
# [apb_sequencer]     1
# [apb_test]     2
# ** Note: $finish    : /opt/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 170010 ps  Iteration: 53  Instance: /testbench
# End time: 08:26:04 on Apr 29,2025, Elapsed time: 0:00:02
# Errors: 2, Warnings: 0
