package tetriski.pillars.core

import scala.collection.mutable.ArrayBuffer
import scala.io.Source

/** A class that helps users to automatically generate simulation codes for an architecture.
 * A result TXT can be interpreted in this class.
 * The result TXT indicate the mapping result of DFG nodes,
 * which consists of the name of these nodes,
 * mapped nodes in a MRRG representing this architecture, fire time and skew.
 *
 * @param arch the abstract model of the top design
 */
class SimulationHelper(arch: ArchitctureHierarchy) {
  /** The size of the DFG. It is equal to the size of arrays in this class.
   */
  var size = 0

  /** The array of the DFG nodes.
   */
  val opArray = new ArrayBuffer[String]()

  /** The array of elements corresponding mapped MRRG nodes.
   */
  val moduleArray = new ArrayBuffer[ElementTrait]()

  /** The array of the reconfiguration cycle of mapped MRRG nodes.
   */
  val RCArray = new ArrayBuffer[Int]()

  /** The array of the fire time of mapped MRRG nodes.
   */
  val fireTimeArray = new ArrayBuffer[Int]()

  /** The array of the skew of mapped MRRG nodes.
   */
  val skewArray = new ArrayBuffer[Int]()

  /** A class containing const values, the corresponding RCs and identification number of const units.
   */
  val constInfo = new ConstInfo()

  /** The array of the identification number of the mapped output ports.
   */
  val outPorts = new ArrayBuffer[Int]()

  /** The array of the identification number of the mapped input ports.
   */
  val inputPorts = new ArrayBuffer[Int]()

  /** The cycle we can obtain the result.
   */
  var outputCycle = 0

  var outputPortCycleMap = Map[Int, Int]()

  var inputPortCycleMap = Map[Int, Int]()

  /** Add the mapping result of a mapped DFG node.
   *
   * @example If the input is "add0 0:cgra.tile_0.pe_3_3.alu0.internalNode_0 1 0",
   *          it means that the DFG node whose name is "add0" is mapped onto
   *          a MRRG node whose name is "0:cgra.tile_0.pe_3_3.alu0.internalNode_0".
   *          The reconfiguration cycle of this MRRG node is 0.
   *          The fire time is 1 and the skew is 0.
   * @param result a line in the result TXT indicating the mapping result of a mapped DFG node
   */
  def addResult(result: String): Unit = {
    val tempList = result.split(" ").toList

    //Add the name of the DFG node into opArray.
    val op = tempList(0)
    opArray.append(op)

    //Add the element corresponding the mapped MRRG node into moduleArray.
    val moduleName = tempList(1).replaceAll("([0-9]+:)|<|>", "").split("\\.", 0)
    var temp = arch.asInstanceOf[BlockTrait]
    for (j <- 1 until moduleName.size - 2) {
      temp = temp(moduleName(j))
    }
    if (op.contains("output") || op.contains("input")) {
      moduleArray.append(arch)
      if (op.contains("output")) {
        //Add the identification number of the mapped output ports into outPorts.
        var tempStr = ("out_[0-9]+".r findFirstIn tempList(1)).toArray
        tempStr = ("[0-9]+".r findFirstIn tempStr(0)).toArray
        val port = tempStr(0).toInt
        outPorts.append(port)
      } else if (op.contains("input")) {
        //Add the identification number of the mapped input ports into inputPorts.
        var tempStr = ("input_[0-9]+".r findFirstIn tempList(1)).toArray
        tempStr = ("[0-9]+".r findFirstIn tempStr(0)).toArray
        val port = tempStr(0).toInt
        inputPorts.append(port)
      }
    } else {
      val module = temp.getElement(moduleName(moduleName.size - 2))
      moduleArray.append(module)
    }

    //Add the reconfiguration cycle of the mapped MRRG node into RCArray.
    val pattern = "[0-9]+:".r
    val tempStr = (pattern findFirstIn tempList(1)).toArray
    val RC = tempStr(0).replace(":", "").toInt
    RCArray.append(RC)

    //Add the fire time of the mapped MRRG node into fireTimeArray.
    val fireTime = tempList(2).toInt
    fireTimeArray.append(fireTime)
    if (op.contains("output")) {
      outputPortCycleMap += outPorts.last -> fireTime
    } else if (op.contains("input")) {
      inputPortCycleMap += inputPorts.last -> fireTime
    }

    //Add the skew of the mapped MRRG node into skewArray.
    val skew = tempList(3).toInt
    skewArray.append(skew)
  }

  /** Reset values in this class.
   */
  def reset(): Unit = {
    size = 0
    opArray.clear()
    moduleArray.clear()
    RCArray.clear()
    fireTimeArray.clear()
    skewArray.clear()
    outPorts.clear()
  }

  /** Initialize values in this class according to a result TXT.
   *
   * @param resultFilename the file name of the result TXT
   */
  def init(resultFilename: String): Unit = {
    reset()
    val resultArray = Source.fromFile(resultFilename).getLines().toArray
    resultArray.map(r => addResult(r))
    size = opArray.size
    //Set the cycle we can obtain the last result.
    if(outputPortCycleMap.size>0) {
      outputCycle = outputPortCycleMap.map(t => t._2)
        .reduce((t1, t2) => Math.max(t1, t2))
    }else{
      outputCycle = 0
    }
  }

  /** Get the schedules of the mapping result.
   *
   * @return the schedules of the mapping result
   */
  def getSchedules(): List[Int] = {
    arch.resetSchedules()
    for (i <- 0 until size) {
      moduleArray(i).setSkew(skewArray(i), RCArray(i))
      moduleArray(i).setFireTime(fireTimeArray(i), RCArray(i))
    }
    arch.getSchedules()
  }

  /** Set const values, the corresponding RC and identification number of a const unit.
   *
   * @param vals   the const values
   * @param testII the targeted II
   */
  def setConst(vals: Array[Int], testII: Int): Unit = {
    constInfo.reset(testII)
    var valIndex = 0
    for (i <- 0 until size) {
      val module = moduleArray(i)
      if (module.getTypeID() == 3) {
        constInfo.addConst(module.getModuleID(), RCArray(i), vals(valIndex))
        valIndex = valIndex + 1
      }
    }
  }

  /** Get the class containing const values, the corresponding RC and identification number of a const unit.
   *
   * @return the class containing const values, the corresponding RC and identification number of a const unit
   */
  def getConstInfo(): ConstInfo = {
    constInfo
  }

  /** Get data arrays with corresponding address.
   *
   * @param dataSize      the data size of a data array
   * @param addrArray     the address of the data arrays for LSUs
   * @param inDataArrays  the input data arrays for LSUs
   * @param outDataArrays the expected data arrays for LSUs
   * @param refDataArrays the expected data arrays for the output ports
   * @return Array(the input data arrays for LSUs with corresponding address,
   *         the expected data arrays for LSUs with corresponding address,
   *         the expected data arrays for the output ports with corresponding identification number)
   */
  def getDataWithAddr(dataSize: Int = 0, addrArray: Array[Int] = null, inDataArrays: Array[Array[Int]] = null,
                      outDataArrays: Array[Array[Int]] = null, refDataArrays: Array[Array[Int]] = null): Array[Any] = {
    val inDataAddr = new ArrayBuffer[List[Int]]()
    val outDataAddr = new ArrayBuffer[List[Int]]()
    val refDataAddr = new ArrayBuffer[Int]()
    var inDatas = Map[List[Int], Array[Int]]()
    var outDatas = Map[List[Int], Array[Int]]()
    var refDatas = Map[Int, Array[Int]]()
    var index = 0
    var p = 0

    if (addrArray != null) {
      for (i <- 0 until size) {
        val moduleID = moduleArray(i).getModuleID()
        val op = opArray(i)
        if (op.contains("load")) {
          inDataAddr.append(List(moduleID, addrArray(index)))
          index += 1
        } else if (op.contains("store")) {
          outDataAddr.append(List(moduleID, addrArray(index)))
          index += 1
        } else if (op.contains("output")) {
          refDataAddr.append(outPorts(p))
          index += 1
          p += 1
        }
      }
    }
    else { //TODO: update the automatic inference of address for any situations.
      //It can not always work well in some situations currently.
      //So we suggest users to define address explicitly.
      var addrMap = Map[Int, Int]()
      var addr = 0
      for (i <- 0 until size) {
        val moduleID = moduleArray(i).getModuleID()
        val op = opArray(i)
        if (op.contains("load")) {
          if (addrMap.contains(moduleID)) {
            addr = addrMap(moduleID)
          } else {
            addr = 0
          }
          inDataAddr.append(List(moduleID, addr))
          addrMap = addrMap + (moduleID -> (addr + dataSize))
        } else if (op.contains("store")) {
          if (addrMap.contains(moduleID)) {
            addr = addrMap(moduleID)
          } else {
            addr = 0
          }
          outDataAddr.append(List(moduleID, addr))
          addrMap = addrMap + (moduleID -> (addr + dataSize))
        } else if (op.contains("output")) {
          refDataAddr.append(outPorts(p))
          p = p + 1
        }
      }
    }

    for (i <- 0 until inDataAddr.size) {
      inDatas = inDatas ++ Map(inDataAddr(i) -> inDataArrays(i))
    }
    for (i <- 0 until outDataAddr.size) {
      outDatas = outDatas ++ Map(outDataAddr(i) -> outDataArrays(i))
    }
    for (i <- 0 until refDataAddr.size) {
      refDatas = refDatas ++ Map(refDataAddr(i) -> refDataArrays(i))
    }
    Array(inDatas, outDatas, refDatas)
  }

  /** Get the cycle we can obtain the result.
   *
   * @return the cycle we can obtain the result
   */
  def getOutputCycle(): Int = {
    outputCycle
  }
}
