## Shift Left
![MSB-forgotten-shiftleft](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/assets/143102635/b1485c75-caa5-4390-b50f-6e34291f2e37)
## Shift Right
![LSB-forgotten-shiftright](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/assets/143102635/1676e5c9-223d-4a31-b8ec-81750e790ee9)
## serial in parallel out
![sipo](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/assets/143102635/1c6acf20-b7b8-462b-8a46-55c30c9aa7eb)
## parallel in parallel out
![pipo](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/assets/143102635/d1d8ee09-da45-4d17-8d84-2b4c188b0059)

for the codes reffer 

[the codes](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/blob/main/verilog%20miniproject/custom_module.v)

[the testbench for the code](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/blob/main/verilog%20miniproject/custom_module_tb.v)

# Explaination 

![](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/blob/main/MSB_LSB_in_shiftleft_shift_right.png)
