

================================================================
== Vitis HLS Report for 'calculateLayer3_301_302_1'
================================================================
* Date:           Thu Jan 15 17:48:49 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   187644|   187644|  3.753 ms|  3.753 ms|  187644|  187644|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1_VITIS_LOOP_55_2_VITIS_LOOP_56_3  |   187642|   187642|       293|        150|          1|  1250|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 150, depth = 293


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 295
* Pipeline : 1
  Pipeline-0 : II = 150, D = 293, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 295 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 2 
295 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.03>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 1014, void @empty_8, void @empty_9, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 296 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Layer2_Neurons_CPU" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 297 'read' 'Layer2_Neurons_CPU_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (1.03ns)   --->   "%br_ln54 = br void" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 298 'br' 'br_ln54' <Predicate = true> <Delay = 1.03>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%j = phi i3 0, void, i3 %select_ln55_33, void %.split4677" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 299 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i3 %j" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 300 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (2.77ns)   --->   "%empty_46 = mul i7 %zext_ln55_1, i7 26" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 301 'mul' 'empty_46' <Predicate = true> <Delay = 2.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.76>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%indvar_flatten325 = phi i11 0, void, i11 %add_ln54, void %.split4677" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 302 'phi' 'indvar_flatten325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void, i6 %select_ln55_34, void %.split4677" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 303 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%k = phi i3 0, void, i3 %add_ln56, void %.split4677" [../CoDesign/CoDesignSoft/src/funcLayers.h:56]   --->   Operation 304 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (1.23ns)   --->   "%icmp_ln54 = icmp_eq  i11 %indvar_flatten325, i11 1250" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 305 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split8, void" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 306 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (1.12ns)   --->   "%icmp_ln55 = icmp_eq  i6 %indvar_flatten, i6 25" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 307 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.65ns)   --->   "%select_ln54 = select i1 %icmp_ln55, i3 0, i3 %j" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 308 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%select_ln54_5 = select i1 %icmp_ln55, i7 0, i7 %empty_46" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 309 'select' 'select_ln54_5' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln54)   --->   "%xor_ln54 = xor i1 %icmp_ln55, i1 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 310 'xor' 'xor_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.86ns)   --->   "%icmp_ln56 = icmp_eq  i3 %k, i3 5" [../CoDesign/CoDesignSoft/src/funcLayers.h:56]   --->   Operation 311 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln54 = and i1 %icmp_ln56, i1 %xor_ln54" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 312 'and' 'and_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (1.18ns)   --->   "%add_ln55 = add i3 %select_ln54, i3 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 313 'add' 'add_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%or_ln55 = or i1 %and_ln54, i1 %icmp_ln55" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 314 'or' 'or_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.65ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %or_ln55, i3 0, i3 %k" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 315 'select' 'select_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln55_1_mid1 = zext i3 %add_ln55" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 316 'zext' 'zext_ln55_1_mid1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (2.77ns)   --->   "%p_mid17 = mul i7 %zext_ln55_1_mid1, i7 26" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 317 'mul' 'p_mid17' <Predicate = (!icmp_ln54)> <Delay = 2.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln55_1 = select i1 %and_ln54, i7 %p_mid17, i7 %select_ln54_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 318 'select' 'select_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln63_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln55, i1 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 319 'bitconcatenate' 'shl_ln63_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i4 %shl_ln63_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 320 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (1.38ns)   --->   "%add_ln63 = add i7 %zext_ln63_1, i7 %select_ln55_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 321 'add' 'add_ln63' <Predicate = (!icmp_ln54)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln63, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 322 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln63_6 = zext i9 %shl_ln" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 323 'zext' 'zext_ln63_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (1.99ns)   --->   "%add_ln63_1 = add i64 %zext_ln63_6, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 324 'add' 'add_ln63_1' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_1, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 325 'partselect' 'trunc_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i62 %trunc_ln" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 326 'sext' 'sext_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 327 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j, i1 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 328 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i7 %empty_46" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 329 'zext' 'zext_ln64_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (1.41ns)   --->   "%add_ln64 = add i9 %zext_ln64_2, i9 169" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 330 'add' 'add_ln64' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%empty_47 = or i4 %tmp_s, i4 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 331 'or' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%p_cast7 = zext i4 %empty_47" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 332 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (2.53ns)   --->   "%empty_48 = mul i8 %p_cast7, i8 13" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 333 'mul' 'empty_48' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_2)   --->   "%select_ln54_6 = select i1 %icmp_ln55, i9 169, i9 %add_ln64" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 334 'select' 'select_ln54_6' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln64_8 = zext i7 %p_mid17" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 335 'zext' 'zext_ln64_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (1.41ns)   --->   "%add_ln64_11 = add i9 %zext_ln64_8, i9 169" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 336 'add' 'add_ln64_11' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/1] (0.56ns) (out node of the LUT)   --->   "%select_ln55_2 = select i1 %and_ln54, i9 %add_ln64_11, i9 %select_ln54_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 337 'select' 'select_ln55_2' <Predicate = (!icmp_ln54)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i4 %shl_ln63_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 338 'zext' 'zext_ln63_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 339 [7/7] (14.6ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 339 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 340 [1/1] (1.41ns)   --->   "%add_ln64_2 = add i9 %select_ln55_2, i9 %zext_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 340 'add' 'add_ln64_2' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_2, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 341 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln64_12 = zext i11 %shl_ln1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 342 'zext' 'zext_ln64_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (1.99ns)   --->   "%add_ln64_3 = add i64 %zext_ln64_12, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 343 'add' 'add_ln64_3' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_3, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 344 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i62 %trunc_ln4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 345 'sext' 'sext_ln64' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln64" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 346 'getelementptr' 'gmem0_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 347 [1/1] (1.41ns)   --->   "%add_ln65 = add i9 %zext_ln64_2, i9 338" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 347 'add' 'add_ln65' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_3)   --->   "%select_ln54_7 = select i1 %icmp_ln55, i9 338, i9 %add_ln65" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 348 'select' 'select_ln54_7' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln55, i1 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 349 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (1.41ns)   --->   "%add_ln65_15 = add i9 %zext_ln64_8, i9 338" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 350 'add' 'add_ln65_15' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (0.56ns) (out node of the LUT)   --->   "%select_ln55_3 = select i1 %and_ln54, i9 %add_ln65_15, i9 %select_ln54_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 351 'select' 'select_ln55_3' <Predicate = (!icmp_ln54)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%p_mid19 = or i4 %p_mid1, i4 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 352 'or' 'p_mid19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%p_cast7_mid1 = zext i4 %p_mid19" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 353 'zext' 'p_cast7_mid1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (2.53ns)   --->   "%p_mid111 = mul i8 %p_cast7_mid1, i8 13" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 354 'mul' 'p_mid111' <Predicate = (!icmp_ln54)> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [6/7] (14.6ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 355 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 356 [7/7] (14.6ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 356 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 357 [1/1] (1.41ns)   --->   "%add_ln65_1 = add i9 %select_ln55_3, i9 %zext_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 357 'add' 'add_ln65_1' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_1, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 358 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i11 %shl_ln2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 359 'zext' 'zext_ln65' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (1.99ns)   --->   "%add_ln65_2 = add i64 %zext_ln65, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 360 'add' 'add_ln65_2' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_2, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 361 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i62 %trunc_ln5" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 362 'sext' 'sext_ln65' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln65" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 363 'getelementptr' 'gmem0_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%i = phi i6 0, void, i6 %select_ln54_36, void %.split4677" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 364 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i7 %empty_46" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 365 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (1.44ns)   --->   "%add_ln66 = add i10 %zext_ln64_1, i10 507" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 366 'add' 'add_ln66' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 367 [1/1] (1.37ns)   --->   "%add_ln54_149 = add i6 %i, i6 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 367 'add' 'add_ln54_149' <Predicate = (!icmp_ln54)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (0.75ns)   --->   "%select_ln54_4 = select i1 %icmp_ln55, i6 %add_ln54_149, i6 %i" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 368 'select' 'select_ln54_4' <Predicate = (!icmp_ln54)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i6 %select_ln54_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 369 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (3.05ns)   --->   "%mul_ln54 = mul i13 %zext_ln54_2, i13 156" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 370 'mul' 'mul_ln54' <Predicate = (!icmp_ln54)> <Delay = 3.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln54_1 = or i13 %mul_ln54, i13 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 371 'or' 'or_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i13 %or_ln54_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 372 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_1 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 373 'getelementptr' 'Layer2_Weights_CPU_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 374 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_1 = load i13 %Layer2_Weights_CPU_addr_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 374 'load' 'Layer2_Weights_CPU_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_6 : Operation 375 [1/1] (1.51ns)   --->   "%add_ln54_1 = add i13 %or_ln54_1, i13 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 375 'add' 'add_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i13 %add_ln54_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 376 'zext' 'zext_ln54_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_2 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 377 'getelementptr' 'Layer2_Weights_CPU_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 378 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_2 = load i13 %Layer2_Weights_CPU_addr_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 378 'load' 'Layer2_Weights_CPU_load_2' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_6 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_4)   --->   "%select_ln54_8 = select i1 %icmp_ln55, i10 507, i10 %add_ln66" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 379 'select' 'select_ln54_8' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln64_7 = zext i7 %p_mid17" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 380 'zext' 'zext_ln64_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (1.44ns)   --->   "%add_ln66_13 = add i10 %zext_ln64_7, i10 507" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 381 'add' 'add_ln66_13' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln55_4 = select i1 %and_ln54, i10 %add_ln66_13, i10 %select_ln54_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 382 'select' 'select_ln55_4' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i4 %shl_ln63_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 383 'zext' 'zext_ln63_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 384 [5/7] (14.6ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 384 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 385 [6/7] (14.6ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 385 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 386 [7/7] (14.6ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 386 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 387 [1/1] (1.44ns)   --->   "%add_ln66_2 = add i10 %select_ln55_4, i10 %zext_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 387 'add' 'add_ln66_2' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_2, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 388 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i12 %shl_ln3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 389 'zext' 'zext_ln66' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (1.99ns)   --->   "%add_ln66_3 = add i64 %zext_ln66, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 390 'add' 'add_ln66_3' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_3, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 391 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i62 %trunc_ln6" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 392 'sext' 'sext_ln66' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%gmem0_addr_3 = getelementptr i32 %gmem0, i64 %sext_ln66" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 393 'getelementptr' 'gmem0_addr_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %i" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 394 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (2.77ns)   --->   "%empty = mul i11 %zext_ln54, i11 25" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 395 'mul' 'empty' <Predicate = true> <Delay = 2.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (1.44ns)   --->   "%add_ln67 = add i10 %zext_ln64_1, i10 676" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 396 'add' 'add_ln67' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_1 = load i13 %Layer2_Weights_CPU_addr_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 397 'load' 'Layer2_Weights_CPU_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_7 : Operation 398 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_2 = load i13 %Layer2_Weights_CPU_addr_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 398 'load' 'Layer2_Weights_CPU_load_2' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_7 : Operation 399 [1/1] (1.51ns)   --->   "%add_ln54_5 = add i13 %or_ln54_1, i13 6" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 399 'add' 'add_ln54_5' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i13 %add_ln54_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 400 'zext' 'zext_ln54_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_7 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 401 'getelementptr' 'Layer2_Weights_CPU_addr_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 402 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_7 = load i13 %Layer2_Weights_CPU_addr_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 402 'load' 'Layer2_Weights_CPU_load_7' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_7 : Operation 403 [1/1] (1.51ns)   --->   "%add_ln54_6 = add i13 %or_ln54_1, i13 7" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 403 'add' 'add_ln54_6' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i13 %add_ln54_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 404 'zext' 'zext_ln54_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_8 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 405 'getelementptr' 'Layer2_Weights_CPU_addr_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 406 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_8 = load i13 %Layer2_Weights_CPU_addr_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 406 'load' 'Layer2_Weights_CPU_load_8' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_7 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_5)   --->   "%select_ln54_9 = select i1 %icmp_ln55, i10 676, i10 %add_ln67" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 407 'select' 'select_ln54_9' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 408 [1/1] (1.44ns)   --->   "%add_ln67_13 = add i10 %zext_ln64_7, i10 676" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 408 'add' 'add_ln67_13' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 409 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln55_5 = select i1 %and_ln54, i10 %add_ln67_13, i10 %select_ln54_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 409 'select' 'select_ln55_5' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 410 [4/7] (14.6ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 410 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 411 [5/7] (14.6ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 411 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 412 [6/7] (14.6ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 412 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 413 [7/7] (14.6ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 413 'readreq' 'gmem0_load_3_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 414 [1/1] (1.44ns)   --->   "%add_ln67_2 = add i10 %select_ln55_5, i10 %zext_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 414 'add' 'add_ln67_2' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_2, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 415 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i12 %shl_ln4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 416 'zext' 'zext_ln67' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 417 [1/1] (1.99ns)   --->   "%add_ln67_3 = add i64 %zext_ln67, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 417 'add' 'add_ln67_3' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_3, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 418 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i62 %trunc_ln7" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 419 'sext' 'sext_ln67' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 420 [1/1] (0.00ns)   --->   "%gmem0_addr_4 = getelementptr i32 %gmem0, i64 %sext_ln67" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 420 'getelementptr' 'gmem0_addr_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i3 %j" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 421 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 422 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %j, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 422 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 0.00>
ST_8 : Operation 423 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %p_shl" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 423 'zext' 'p_shl_cast' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 0.00>
ST_8 : Operation 424 [1/1] (1.41ns)   --->   "%add_ln68 = add i9 %zext_ln64_2, i9 333" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 424 'add' 'add_ln68' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 425 [1/1] (1.46ns)   --->   "%tmp1 = add i11 %zext_ln55, i11 %empty" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 425 'add' 'tmp1' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 426 [1/1] (1.46ns)   --->   "%empty_49 = add i11 %tmp1, i11 %p_shl_cast" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 426 'add' 'empty_49' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i6 %add_ln54_149" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 427 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 428 [1/1] (2.77ns)   --->   "%p_mid1215 = mul i11 %zext_ln54_1, i11 25" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 428 'mul' 'p_mid1215' <Predicate = (!icmp_ln54)> <Delay = 2.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node tmp1_mid1)   --->   "%select_ln54_1 = select i1 %icmp_ln55, i11 %p_mid1215, i11 %empty" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 429 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 430 [1/1] (0.00ns)   --->   "%or_ln54 = or i13 %mul_ln54, i13 3" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 430 'or' 'or_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i13 %or_ln54" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 431 'zext' 'zext_ln54_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 432 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_3 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 432 'getelementptr' 'Layer2_Weights_CPU_addr_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 433 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_3 = load i13 %Layer2_Weights_CPU_addr_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 433 'load' 'Layer2_Weights_CPU_load_3' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_8 : Operation 434 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_7 = load i13 %Layer2_Weights_CPU_addr_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 434 'load' 'Layer2_Weights_CPU_load_7' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_8 : Operation 435 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_8 = load i13 %Layer2_Weights_CPU_addr_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 435 'load' 'Layer2_Weights_CPU_load_8' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_8 : Operation 436 [1/1] (1.51ns)   --->   "%add_ln54_7 = add i13 %or_ln54_1, i13 8" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 436 'add' 'add_ln54_7' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i13 %add_ln54_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 437 'zext' 'zext_ln54_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 438 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_9 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 438 'getelementptr' 'Layer2_Weights_CPU_addr_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 439 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_9 = load i13 %Layer2_Weights_CPU_addr_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 439 'load' 'Layer2_Weights_CPU_load_9' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_8 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_6)   --->   "%select_ln54_10 = select i1 %icmp_ln55, i9 333, i9 %add_ln68" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 440 'select' 'select_ln54_10' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln73)   --->   "%select_ln54_35 = select i1 %icmp_ln55, i11 %p_mid1215, i11 %empty_49" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 441 'select' 'select_ln54_35' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 442 [1/1] (0.75ns)   --->   "%select_ln54_36 = select i1 %icmp_ln55, i6 %add_ln54_149, i6 %i" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 442 'select' 'select_ln54_36' <Predicate = (!icmp_ln54)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node tmp1_mid1)   --->   "%zext_ln55_2 = zext i3 %add_ln55" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 443 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 444 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %add_ln55, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 444 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 0.00>
ST_8 : Operation 445 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i5 %p_shl_mid1" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 445 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 0.00>
ST_8 : Operation 446 [1/1] (1.41ns)   --->   "%add_ln68_10 = add i9 %zext_ln64_8, i9 333" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 446 'add' 'add_ln68_10' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 447 [1/1] (0.56ns) (out node of the LUT)   --->   "%select_ln55_6 = select i1 %and_ln54, i9 %add_ln68_10, i9 %select_ln54_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 447 'select' 'select_ln55_6' <Predicate = (!icmp_ln54)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 448 [1/1] (1.46ns) (out node of the LUT)   --->   "%tmp1_mid1 = add i11 %zext_ln55_2, i11 %select_ln54_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 448 'add' 'tmp1_mid1' <Predicate = (!icmp_ln54)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln73)   --->   "%trunc_ln55 = trunc i11 %tmp1_mid1" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 449 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 0.00>
ST_8 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln73)   --->   "%trunc_ln55_1 = trunc i11 %p_mid1215" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 450 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln54 & icmp_ln55 & !and_ln54)> <Delay = 0.00>
ST_8 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln73)   --->   "%trunc_ln55_2 = trunc i11 %tmp1" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 451 'trunc' 'trunc_ln55_2' <Predicate = (!icmp_ln54 & !icmp_ln55 & !and_ln54)> <Delay = 0.00>
ST_8 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln73)   --->   "%select_ln54_37 = select i1 %icmp_ln55, i1 %trunc_ln55_1, i1 %trunc_ln55_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 452 'select' 'select_ln54_37' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln73)   --->   "%select_ln55_31 = select i1 %and_ln54, i1 %trunc_ln55, i1 %select_ln54_37" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 453 'select' 'select_ln55_31' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 454 [1/1] (1.46ns)   --->   "%p_mid115 = add i11 %tmp1_mid1, i11 %p_shl_cast_mid1" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 454 'add' 'p_mid115' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln73)   --->   "%select_ln55_32 = select i1 %and_ln54, i11 %p_mid115, i11 %select_ln54_35" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 455 'select' 'select_ln55_32' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 456 [1/1] (0.65ns)   --->   "%select_ln55_33 = select i1 %and_ln54, i3 %add_ln55, i3 %select_ln54" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 456 'select' 'select_ln55_33' <Predicate = (!icmp_ln54)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln73)   --->   "%k_cast38 = zext i3 %select_ln55" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 457 'zext' 'k_cast38' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 458 [3/7] (14.6ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 458 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 459 [4/7] (14.6ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 459 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 460 [5/7] (14.6ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 460 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 461 [6/7] (14.6ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 461 'readreq' 'gmem0_load_3_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 462 [7/7] (14.6ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 462 'readreq' 'gmem0_load_4_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 463 [1/1] (1.41ns)   --->   "%add_ln68_2 = add i9 %select_ln55_6, i9 %zext_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 463 'add' 'add_ln68_2' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_2, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 464 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln68_25 = sext i11 %tmp_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 465 'sext' 'sext_ln68_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i12 %sext_ln68_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 466 'zext' 'zext_ln68' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 467 [1/1] (1.99ns)   --->   "%add_ln68_3 = add i64 %zext_ln68, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 467 'add' 'add_ln68_3' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_3, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 468 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i62 %trunc_ln8" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 469 'sext' 'sext_ln68' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 470 [1/1] (0.00ns)   --->   "%gmem0_addr_5 = getelementptr i32 %gmem0, i64 %sext_ln68" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 470 'getelementptr' 'gmem0_addr_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln73)   --->   "%trunc_ln73 = trunc i3 %select_ln55" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 471 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 472 [1/1] (1.46ns) (out node of the LUT)   --->   "%add_ln73 = add i11 %select_ln55_32, i11 %k_cast38" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 472 'add' 'add_ln73' <Predicate = (!icmp_ln54)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln73, i32 1, i32 10" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 473 'partselect' 'trunc_ln73_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 474 [1/1] (0.62ns) (out node of the LUT)   --->   "%xor_ln73 = xor i1 %select_ln55_31, i1 %trunc_ln73" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 474 'xor' 'xor_ln73' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 475 [1/1] (1.23ns)   --->   "%switch_ln73 = switch i10 %trunc_ln73_1, void %branch624, i10 0, void %.split4677, i10 1, void %.split4677, i10 2, void %.split4677, i10 3, void %.split4677, i10 4, void %.split4677, i10 5, void %.split4677, i10 6, void %.split4677, i10 7, void %.split4677, i10 8, void %.split4677, i10 9, void %.split4677, i10 10, void %.split4677, i10 11, void %.split4677, i10 12, void %.split4677, i10 13, void %.split4677, i10 14, void %.split4677, i10 15, void %.split4677, i10 16, void %.split4677, i10 17, void %.split4677, i10 18, void %.split4677, i10 19, void %.split4677, i10 20, void %.split4677, i10 21, void %.split4677, i10 22, void %.split4677, i10 23, void %.split4677, i10 24, void %.split4677, i10 25, void %.split4677, i10 26, void %.split4677, i10 27, void %.split4677, i10 28, void %.split4677, i10 29, void %.split4677, i10 30, void %.split4677, i10 31, void %.split4677, i10 32, void %.split4677, i10 33, void %.split4677, i10 34, void %.split4677, i10 35, void %.split4677, i10 36, void %.split4677, i10 37, void %.split4677, i10 38, void %.split4677, i10 39, void %.split4677, i10 40, void %.split4677, i10 41, void %.split4677, i10 42, void %.split4677, i10 43, void %.split4677, i10 44, void %.split4677, i10 45, void %.split4677, i10 46, void %.split4677, i10 47, void %.split4677, i10 48, void %.split4677, i10 49, void %.split4677, i10 50, void %.split4677, i10 51, void %.split4677, i10 52, void %.split4677, i10 53, void %.split4677, i10 54, void %.split4677, i10 55, void %.split4677, i10 56, void %.split4677, i10 57, void %.split4677, i10 58, void %.split4677, i10 59, void %.split4677, i10 60, void %.split4677, i10 61, void %.split4677, i10 62, void %.split4677, i10 63, void %.split4677, i10 64, void %.split4677, i10 65, void %.split4677, i10 66, void %.split4677, i10 67, void %.split4677, i10 68, void %.split4677, i10 69, void %.split4677, i10 70, void %.split4677, i10 71, void %.split4677, i10 72, void %.split4677, i10 73, void %.split4677, i10 74, void %.split4677, i10 75, void %.split4677, i10 76, void %.split4677, i10 77, void %.split4677, i10 78, void %.split4677, i10 79, void %.split4677, i10 80, void %.split4677, i10 81, void %.split4677, i10 82, void %.split4677, i10 83, void %.split4677, i10 84, void %.split4677, i10 85, void %.split4677, i10 86, void %.split4677, i10 87, void %.split4677, i10 88, void %.split4677, i10 89, void %.split4677, i10 90, void %.split4677, i10 91, void %.split4677, i10 92, void %.split4677, i10 93, void %.split4677, i10 94, void %.split4677, i10 95, void %.split4677, i10 96, void %.split4677, i10 97, void %.split4677, i10 98, void %.split4677, i10 99, void %.split4677, i10 100, void %.split4677, i10 101, void %.split4677, i10 102, void %.split4677, i10 103, void %.split4677, i10 104, void %.split4677, i10 105, void %.split4677, i10 106, void %.split4677, i10 107, void %.split4677, i10 108, void %.split4677, i10 109, void %.split4677, i10 110, void %.split4677, i10 111, void %.split4677, i10 112, void %.split4677, i10 113, void %.split4677, i10 114, void %.split4677, i10 115, void %.split4677, i10 116, void %.split4677, i10 117, void %.split4677, i10 118, void %.split4677, i10 119, void %.split4677, i10 120, void %.split4677, i10 121, void %.split4677, i10 122, void %.split4677, i10 123, void %.split4677, i10 124, void %.split4677, i10 125, void %.split4677, i10 126, void %.split4677, i10 127, void %.split4677, i10 128, void %.split4677, i10 129, void %.split4677, i10 130, void %.split4677, i10 131, void %.split4677, i10 132, void %.split4677, i10 133, void %.split4677, i10 134, void %.split4677, i10 135, void %.split4677, i10 136, void %.split4677, i10 137, void %.split4677, i10 138, void %.split4677, i10 139, void %.split4677, i10 140, void %.split4677, i10 141, void %.split4677, i10 142, void %.split4677, i10 143, void %.split4677, i10 144, void %.split4677, i10 145, void %.split4677, i10 146, void %.split4677, i10 147, void %.split4677, i10 148, void %.split4677, i10 149, void %.split4677, i10 150, void %.split4677, i10 151, void %.split4677, i10 152, void %.split4677, i10 153, void %.split4677, i10 154, void %.split4677, i10 155, void %.split4677, i10 156, void %.split4677, i10 157, void %.split4677, i10 158, void %.split4677, i10 159, void %.split4677, i10 160, void %.split4677, i10 161, void %.split4677, i10 162, void %.split4677, i10 163, void %.split4677, i10 164, void %.split4677, i10 165, void %.split4677, i10 166, void %.split4677, i10 167, void %.split4677, i10 168, void %.split4677, i10 169, void %.split4677, i10 170, void %.split4677, i10 171, void %.split4677, i10 172, void %.split4677, i10 173, void %.split4677, i10 174, void %.split4677, i10 175, void %.split4677, i10 176, void %.split4677, i10 177, void %.split4677, i10 178, void %.split4677, i10 179, void %.split4677, i10 180, void %.split4677, i10 181, void %.split4677, i10 182, void %.split4677, i10 183, void %.split4677, i10 184, void %.split4677, i10 185, void %.split4677, i10 186, void %.split4677, i10 187, void %.split4677, i10 188, void %.split4677, i10 189, void %.split4677, i10 190, void %.split4677, i10 191, void %.split4677, i10 192, void %.split4677, i10 193, void %.split4677, i10 194, void %.split4677, i10 195, void %.split4677, i10 196, void %.split4677, i10 197, void %.split4677, i10 198, void %.split4677, i10 199, void %.split4677, i10 200, void %.split4677, i10 201, void %.split4677, i10 202, void %.split4677, i10 203, void %.split4677, i10 204, void %.split4677, i10 205, void %.split4677, i10 206, void %.split4677, i10 207, void %.split4677, i10 208, void %.split4677, i10 209, void %.split4677, i10 210, void %.split4677, i10 211, void %.split4677, i10 212, void %.split4677, i10 213, void %.split4677, i10 214, void %.split4677, i10 215, void %.split4677, i10 216, void %.split4677, i10 217, void %.split4677, i10 218, void %.split4677, i10 219, void %.split4677, i10 220, void %.split4677, i10 221, void %.split4677, i10 222, void %.split4677, i10 223, void %.split4677, i10 224, void %.split4677, i10 225, void %.split4677, i10 226, void %.split4677, i10 227, void %.split4677, i10 228, void %.split4677, i10 229, void %.split4677, i10 230, void %.split4677, i10 231, void %.split4677, i10 232, void %.split4677, i10 233, void %.split4677, i10 234, void %.split4677, i10 235, void %.split4677, i10 236, void %.split4677, i10 237, void %.split4677, i10 238, void %.split4677, i10 239, void %.split4677, i10 240, void %.split4677, i10 241, void %.split4677, i10 242, void %.split4677, i10 243, void %.split4677, i10 244, void %.split4677, i10 245, void %.split4677, i10 246, void %.split4677, i10 247, void %.split4677, i10 248, void %.split4677, i10 249, void %.split4677, i10 250, void %.split4677, i10 251, void %.split4677, i10 252, void %.split4677, i10 253, void %.split4677, i10 254, void %.split4677, i10 255, void %.split4677, i10 256, void %.split4677, i10 257, void %.split4677, i10 258, void %.split4677, i10 259, void %.split4677, i10 260, void %.split4677, i10 261, void %.split4677, i10 262, void %.split4677, i10 263, void %.split4677, i10 264, void %.split4677, i10 265, void %.split4677, i10 266, void %.split4677, i10 267, void %.split4677, i10 268, void %.split4677, i10 269, void %.split4677, i10 270, void %.split4677, i10 271, void %.split4677, i10 272, void %.split4677, i10 273, void %.split4677, i10 274, void %.split4677, i10 275, void %.split4677, i10 276, void %.split4677, i10 277, void %.split4677, i10 278, void %.split4677, i10 279, void %.split4677, i10 280, void %.split4677, i10 281, void %.split4677, i10 282, void %.split4677, i10 283, void %.split4677, i10 284, void %.split4677, i10 285, void %.split4677, i10 286, void %.split4677, i10 287, void %.split4677, i10 288, void %.split4677, i10 289, void %.split4677, i10 290, void %.split4677, i10 291, void %.split4677, i10 292, void %.split4677, i10 293, void %.split4677, i10 294, void %.split4677, i10 295, void %.split4677, i10 296, void %.split4677, i10 297, void %.split4677, i10 298, void %.split4677, i10 299, void %.split4677, i10 300, void %.split4677, i10 301, void %.split4677, i10 302, void %.split4677, i10 303, void %.split4677, i10 304, void %.split4677, i10 305, void %.split4677, i10 306, void %.split4677, i10 307, void %.split4677, i10 308, void %.split4677, i10 309, void %.split4677, i10 310, void %.split4677, i10 311, void %.split4677, i10 312, void %.split4677, i10 313, void %.split4677, i10 314, void %.split4677, i10 315, void %.split4677, i10 316, void %.split4677, i10 317, void %.split4677, i10 318, void %.split4677, i10 319, void %.split4677, i10 320, void %.split4677, i10 321, void %.split4677, i10 322, void %.split4677, i10 323, void %.split4677, i10 324, void %.split4677, i10 325, void %.split4677, i10 326, void %.split4677, i10 327, void %.split4677, i10 328, void %.split4677, i10 329, void %.split4677, i10 330, void %.split4677, i10 331, void %.split4677, i10 332, void %.split4677, i10 333, void %.split4677, i10 334, void %.split4677, i10 335, void %.split4677, i10 336, void %.split4677, i10 337, void %.split4677, i10 338, void %.split4677, i10 339, void %.split4677, i10 340, void %.split4677, i10 341, void %.split4677, i10 342, void %.split4677, i10 343, void %.split4677, i10 344, void %.split4677, i10 345, void %.split4677, i10 346, void %.split4677, i10 347, void %.split4677, i10 348, void %.split4677, i10 349, void %.split4677, i10 350, void %.split4677, i10 351, void %.split4677, i10 352, void %.split4677, i10 353, void %.split4677, i10 354, void %.split4677, i10 355, void %.split4677, i10 356, void %.split4677, i10 357, void %.split4677, i10 358, void %.split4677, i10 359, void %.split4677, i10 360, void %.split4677, i10 361, void %.split4677, i10 362, void %.split4677, i10 363, void %.split4677, i10 364, void %.split4677, i10 365, void %.split4677, i10 366, void %.split4677, i10 367, void %.split4677, i10 368, void %.split4677, i10 369, void %.split4677, i10 370, void %.split4677, i10 371, void %.split4677, i10 372, void %.split4677, i10 373, void %.split4677, i10 374, void %.split4677, i10 375, void %.split4677, i10 376, void %.split4677, i10 377, void %.split4677, i10 378, void %.split4677, i10 379, void %.split4677, i10 380, void %.split4677, i10 381, void %.split4677, i10 382, void %.split4677, i10 383, void %.split4677, i10 384, void %.split4677, i10 385, void %.split4677, i10 386, void %.split4677, i10 387, void %.split4677, i10 388, void %.split4677, i10 389, void %.split4677, i10 390, void %.split4677, i10 391, void %.split4677, i10 392, void %.split4677, i10 393, void %.split4677, i10 394, void %.split4677, i10 395, void %.split4677, i10 396, void %.split4677, i10 397, void %.split4677, i10 398, void %.split4677, i10 399, void %.split4677, i10 400, void %.split4677, i10 401, void %.split4677, i10 402, void %.split4677, i10 403, void %.split4677, i10 404, void %.split4677, i10 405, void %.split4677, i10 406, void %.split4677, i10 407, void %.split4677, i10 408, void %.split4677, i10 409, void %.split4677, i10 410, void %.split4677, i10 411, void %.split4677, i10 412, void %.split4677, i10 413, void %.split4677, i10 414, void %.split4677, i10 415, void %.split4677, i10 416, void %.split4677, i10 417, void %.split4677, i10 418, void %.split4677, i10 419, void %.split4677, i10 420, void %.split4677, i10 421, void %.split4677, i10 422, void %.split4677, i10 423, void %.split4677, i10 424, void %.split4677, i10 425, void %.split4677, i10 426, void %.split4677, i10 427, void %.split4677, i10 428, void %.split4677, i10 429, void %.split4677, i10 430, void %.split4677, i10 431, void %.split4677, i10 432, void %.split4677, i10 433, void %.split4677, i10 434, void %.split4677, i10 435, void %.split4677, i10 436, void %.split4677, i10 437, void %.split4677, i10 438, void %.split4677, i10 439, void %.split4677, i10 440, void %.split4677, i10 441, void %.split4677, i10 442, void %.split4677, i10 443, void %.split4677, i10 444, void %.split4677, i10 445, void %.split4677, i10 446, void %.split4677, i10 447, void %.split4677, i10 448, void %.split4677, i10 449, void %.split4677, i10 450, void %.split4677, i10 451, void %.split4677, i10 452, void %.split4677, i10 453, void %.split4677, i10 454, void %.split4677, i10 455, void %.split4677, i10 456, void %.split4677, i10 457, void %.split4677, i10 458, void %.split4677, i10 459, void %.split4677, i10 460, void %.split4677, i10 461, void %.split4677, i10 462, void %.split4677, i10 463, void %.split4677, i10 464, void %.split4677, i10 465, void %.split4677, i10 466, void %.split4677, i10 467, void %.split4677, i10 468, void %.split4677, i10 469, void %.split4677, i10 470, void %.split4677, i10 471, void %.split4677, i10 472, void %.split4677, i10 473, void %.split4677, i10 474, void %.split4677, i10 475, void %.split4677, i10 476, void %.split4677, i10 477, void %.split4677, i10 478, void %.split4677, i10 479, void %.split4677, i10 480, void %.split4677, i10 481, void %.split4677, i10 482, void %.split4677, i10 483, void %.split4677, i10 484, void %.split4677, i10 485, void %.split4677, i10 486, void %.split4677, i10 487, void %.split4677, i10 488, void %.split4677, i10 489, void %.split4677, i10 490, void %.split4677, i10 491, void %.split4677, i10 492, void %.split4677, i10 493, void %.split4677, i10 494, void %.split4677, i10 495, void %.split4677, i10 496, void %.split4677, i10 497, void %.split4677, i10 498, void %.split4677, i10 499, void %.split4677, i10 500, void %.split4677, i10 501, void %.split4677, i10 502, void %.split4677, i10 503, void %.split4677, i10 504, void %.split4677, i10 505, void %.split4677, i10 506, void %.split4677, i10 507, void %.split4677, i10 508, void %.split4677, i10 509, void %.split4677, i10 510, void %.split4677, i10 511, void %.split4677, i10 512, void %.split4677, i10 513, void %.split4677, i10 514, void %.split4677, i10 515, void %.split4677, i10 516, void %.split4677, i10 517, void %.split4677, i10 518, void %.split4677, i10 519, void %.split4677, i10 520, void %.split4677, i10 521, void %.split4677, i10 522, void %.split4677, i10 523, void %.split4677, i10 524, void %.split4677, i10 525, void %.split4677, i10 526, void %.split4677, i10 527, void %.split4677, i10 528, void %.split4677, i10 529, void %.split4677, i10 530, void %.split4677, i10 531, void %.split4677, i10 532, void %.split4677, i10 533, void %.split4677, i10 534, void %.split4677, i10 535, void %.split4677, i10 536, void %.split4677, i10 537, void %.split4677, i10 538, void %.split4677, i10 539, void %.split4677, i10 540, void %.split4677, i10 541, void %.split4677, i10 542, void %.split4677, i10 543, void %.split4677, i10 544, void %.split4677, i10 545, void %.split4677, i10 546, void %.split4677, i10 547, void %.split4677, i10 548, void %.split4677, i10 549, void %.split4677, i10 550, void %.split4677, i10 551, void %.split4677, i10 552, void %.split4677, i10 553, void %.split4677, i10 554, void %.split4677, i10 555, void %.split4677, i10 556, void %.split4677, i10 557, void %.split4677, i10 558, void %.split4677, i10 559, void %.split4677, i10 560, void %.split4677, i10 561, void %.split4677, i10 562, void %.split4677, i10 563, void %.split4677, i10 564, void %.split4677, i10 565, void %.split4677, i10 566, void %.split4677, i10 567, void %.split4677, i10 568, void %.split4677, i10 569, void %.split4677, i10 570, void %.split4677, i10 571, void %.split4677, i10 572, void %.split4677, i10 573, void %.split4677, i10 574, void %.split4677, i10 575, void %.split4677, i10 576, void %.split4677, i10 577, void %.split4677, i10 578, void %.split4677, i10 579, void %.split4677, i10 580, void %.split4677, i10 581, void %.split4677, i10 582, void %.split4677, i10 583, void %.split4677, i10 584, void %.split4677, i10 585, void %.split4677, i10 586, void %.split4677, i10 587, void %.split4677, i10 588, void %.split4677, i10 589, void %.split4677, i10 590, void %.split4677, i10 591, void %.split4677, i10 592, void %.split4677, i10 593, void %.split4677, i10 594, void %.split4677, i10 595, void %.split4677, i10 596, void %.split4677, i10 597, void %.split4677, i10 598, void %.split4677, i10 599, void %.split4677, i10 600, void %.split4677, i10 601, void %.split4677, i10 602, void %.split4677, i10 603, void %.split4677, i10 604, void %.split4677, i10 605, void %.split4677, i10 606, void %.split4677, i10 607, void %.split4677, i10 608, void %.split4677, i10 609, void %.split4677, i10 610, void %.split4677, i10 611, void %.split4677, i10 612, void %.split4677, i10 613, void %.split4677, i10 614, void %.split4677, i10 615, void %.split4677, i10 616, void %.split4677, i10 617, void %.split4677, i10 618, void %.split4677, i10 619, void %.split4677, i10 620, void %.split4677, i10 621, void %.split4677, i10 622, void %branch622, i10 623, void %branch623" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 475 'switch' 'switch_ln73' <Predicate = (!icmp_ln54)> <Delay = 1.23>
ST_8 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %xor_ln73, void %branch1871, void %branch1872" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 476 'br' 'br_ln73' <Predicate = (!icmp_ln54 & trunc_ln73_1 == 623)> <Delay = 0.00>
ST_8 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.split4677" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 477 'br' 'br_ln73' <Predicate = (!icmp_ln54 & trunc_ln73_1 == 623)> <Delay = 0.00>
ST_8 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %xor_ln73, void %branch6223168, void %branch1870" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 478 'br' 'br_ln73' <Predicate = (!icmp_ln54 & trunc_ln73_1 == 622)> <Delay = 0.00>
ST_8 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.split4677" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 479 'br' 'br_ln73' <Predicate = (!icmp_ln54 & trunc_ln73_1 == 622)> <Delay = 0.00>
ST_8 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %xor_ln73, void %branch1873, void %branch1874" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 480 'br' 'br_ln73' <Predicate = 626.000000 bdd nodes> <Delay = 0.00>
ST_8 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.split4677" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 481 'br' 'br_ln73' <Predicate = 626.000000 bdd nodes> <Delay = 0.00>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 482 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_3 = load i13 %Layer2_Weights_CPU_addr_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 482 'load' 'Layer2_Weights_CPU_load_3' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_9 : Operation 483 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_9 = load i13 %Layer2_Weights_CPU_addr_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 483 'load' 'Layer2_Weights_CPU_load_9' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_9 : Operation 484 [1/1] (1.51ns)   --->   "%add_ln54_11 = add i13 %or_ln54_1, i13 12" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 484 'add' 'add_ln54_11' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln54_16 = zext i13 %add_ln54_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 485 'zext' 'zext_ln54_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 486 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_13 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 486 'getelementptr' 'Layer2_Weights_CPU_addr_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 487 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_13 = load i13 %Layer2_Weights_CPU_addr_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 487 'load' 'Layer2_Weights_CPU_load_13' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_9 : Operation 488 [1/1] (1.51ns)   --->   "%add_ln54_12 = add i13 %or_ln54_1, i13 13" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 488 'add' 'add_ln54_12' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln54_17 = zext i13 %add_ln54_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 489 'zext' 'zext_ln54_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 490 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_14 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 490 'getelementptr' 'Layer2_Weights_CPU_addr_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 491 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_14 = load i13 %Layer2_Weights_CPU_addr_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 491 'load' 'Layer2_Weights_CPU_load_14' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_9 : Operation 492 [2/7] (14.6ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 492 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 493 [3/7] (14.6ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 493 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 494 [4/7] (14.6ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 494 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 495 [5/7] (14.6ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 495 'readreq' 'gmem0_load_3_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 496 [6/7] (14.6ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 496 'readreq' 'gmem0_load_4_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 497 [7/7] (14.6ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 497 'readreq' 'gmem0_load_5_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 498 [1/1] (0.00ns)   --->   "%or_ln63 = or i4 %shl_ln63_s, i4 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 498 'or' 'or_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln63_8 = zext i4 %or_ln63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 499 'zext' 'zext_ln63_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 500 [1/1] (1.38ns)   --->   "%add_ln63_3 = add i7 %zext_ln63_8, i7 %select_ln55_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 500 'add' 'add_ln63_3' <Predicate = (!icmp_ln54)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 501 [1/1] (0.00ns)   --->   "%shl_ln63_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln63_3, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 501 'bitconcatenate' 'shl_ln63_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i9 %shl_ln63_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 502 'zext' 'zext_ln63_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 503 [1/1] (1.99ns)   --->   "%add_ln63_4 = add i64 %zext_ln63_9, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 503 'add' 'add_ln63_4' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_4, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 504 'partselect' 'trunc_ln63_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i62 %trunc_ln63_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 505 'sext' 'sext_ln63_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 506 [1/1] (0.00ns)   --->   "%gmem0_addr_6 = getelementptr i32 %gmem0, i64 %sext_ln63_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 506 'getelementptr' 'gmem0_addr_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 507 [1/1] (1.37ns)   --->   "%add_ln55_1 = add i6 %indvar_flatten, i6 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 507 'add' 'add_ln55_1' <Predicate = (!icmp_ln54 & !icmp_ln55)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 508 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_13 = load i13 %Layer2_Weights_CPU_addr_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 508 'load' 'Layer2_Weights_CPU_load_13' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_10 : Operation 509 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_14 = load i13 %Layer2_Weights_CPU_addr_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 509 'load' 'Layer2_Weights_CPU_load_14' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_10 : Operation 510 [1/1] (1.51ns)   --->   "%add_ln54_29 = add i13 %or_ln54_1, i13 30" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 510 'add' 'add_ln54_29' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln54_34 = zext i13 %add_ln54_29" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 511 'zext' 'zext_ln54_34' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 512 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_31 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_34" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 512 'getelementptr' 'Layer2_Weights_CPU_addr_31' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 513 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_31 = load i13 %Layer2_Weights_CPU_addr_31" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 513 'load' 'Layer2_Weights_CPU_load_31' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_10 : Operation 514 [1/1] (1.51ns)   --->   "%add_ln54_30 = add i13 %or_ln54_1, i13 31" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 514 'add' 'add_ln54_30' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln54_35 = zext i13 %add_ln54_30" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 515 'zext' 'zext_ln54_35' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_32 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_35" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 516 'getelementptr' 'Layer2_Weights_CPU_addr_32' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 517 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_32 = load i13 %Layer2_Weights_CPU_addr_32" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 517 'load' 'Layer2_Weights_CPU_load_32' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_10 : Operation 518 [1/7] (14.6ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 518 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 519 [2/7] (14.6ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 519 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 520 [3/7] (14.6ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 520 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 521 [4/7] (14.6ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 521 'readreq' 'gmem0_load_3_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 522 [5/7] (14.6ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 522 'readreq' 'gmem0_load_4_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 523 [6/7] (14.6ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 523 'readreq' 'gmem0_load_5_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 524 [7/7] (14.6ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 524 'readreq' 'gmem0_load_6_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln64_15 = zext i4 %or_ln63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 525 'zext' 'zext_ln64_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 526 [1/1] (1.41ns)   --->   "%add_ln64_5 = add i9 %select_ln55_2, i9 %zext_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 526 'add' 'add_ln64_5' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 527 [1/1] (0.00ns)   --->   "%shl_ln64_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_5, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 527 'bitconcatenate' 'shl_ln64_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln64_16 = zext i11 %shl_ln64_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 528 'zext' 'zext_ln64_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 529 [1/1] (1.99ns)   --->   "%add_ln64_6 = add i64 %zext_ln64_16, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 529 'add' 'add_ln64_6' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_6, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 530 'partselect' 'trunc_ln64_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i62 %trunc_ln64_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 531 'sext' 'sext_ln64_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 532 [1/1] (0.00ns)   --->   "%gmem0_addr_7 = getelementptr i32 %gmem0, i64 %sext_ln64_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 532 'getelementptr' 'gmem0_addr_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 533 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_31 = load i13 %Layer2_Weights_CPU_addr_31" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 533 'load' 'Layer2_Weights_CPU_load_31' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_11 : Operation 534 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_32 = load i13 %Layer2_Weights_CPU_addr_32" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 534 'load' 'Layer2_Weights_CPU_load_32' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_11 : Operation 535 [1/1] (1.51ns)   --->   "%add_ln54_35 = add i13 %or_ln54_1, i13 36" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 535 'add' 'add_ln54_35' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln54_40 = zext i13 %add_ln54_35" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 536 'zext' 'zext_ln54_40' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 537 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_37 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_40" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 537 'getelementptr' 'Layer2_Weights_CPU_addr_37' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 538 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_37 = load i13 %Layer2_Weights_CPU_addr_37" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 538 'load' 'Layer2_Weights_CPU_load_37' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_11 : Operation 539 [1/1] (1.51ns)   --->   "%add_ln54_36 = add i13 %or_ln54_1, i13 37" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 539 'add' 'add_ln54_36' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln54_41 = zext i13 %add_ln54_36" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 540 'zext' 'zext_ln54_41' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 541 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_38 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_41" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 541 'getelementptr' 'Layer2_Weights_CPU_addr_38' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 542 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_38 = load i13 %Layer2_Weights_CPU_addr_38" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 542 'load' 'Layer2_Weights_CPU_load_38' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_11 : Operation 543 [1/1] (14.6ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 543 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 544 [1/7] (14.6ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 544 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 545 [2/7] (14.6ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 545 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 546 [3/7] (14.6ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 546 'readreq' 'gmem0_load_3_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 547 [4/7] (14.6ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 547 'readreq' 'gmem0_load_4_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 548 [5/7] (14.6ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 548 'readreq' 'gmem0_load_5_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 549 [6/7] (14.6ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 549 'readreq' 'gmem0_load_6_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 550 [7/7] (14.6ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 550 'readreq' 'gmem0_load_7_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 551 [1/1] (1.41ns)   --->   "%add_ln65_4 = add i9 %select_ln55_3, i9 %zext_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 551 'add' 'add_ln65_4' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln65_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_4, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 552 'bitconcatenate' 'shl_ln65_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i11 %shl_ln65_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 553 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 554 [1/1] (1.99ns)   --->   "%add_ln65_5 = add i64 %zext_ln65_1, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 554 'add' 'add_ln65_5' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_5, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 555 'partselect' 'trunc_ln65_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln65_1 = sext i62 %trunc_ln65_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 556 'sext' 'sext_ln65_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 557 [1/1] (0.00ns)   --->   "%gmem0_addr_8 = getelementptr i32 %gmem0, i64 %sext_ln65_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 557 'getelementptr' 'gmem0_addr_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 558 [1/1] (1.51ns)   --->   "%add_ln54_2 = add i13 %or_ln54_1, i13 3" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 558 'add' 'add_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i13 %add_ln54_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 559 'zext' 'zext_ln54_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 560 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_4 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 560 'getelementptr' 'Layer2_Weights_CPU_addr_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 561 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_4 = load i13 %Layer2_Weights_CPU_addr_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 561 'load' 'Layer2_Weights_CPU_load_4' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_12 : Operation 562 [1/1] (1.51ns)   --->   "%add_ln54_8 = add i13 %or_ln54_1, i13 9" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 562 'add' 'add_ln54_8' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i13 %add_ln54_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 563 'zext' 'zext_ln54_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 564 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_10 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 564 'getelementptr' 'Layer2_Weights_CPU_addr_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 565 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_10 = load i13 %Layer2_Weights_CPU_addr_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 565 'load' 'Layer2_Weights_CPU_load_10' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_12 : Operation 566 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_37 = load i13 %Layer2_Weights_CPU_addr_37" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 566 'load' 'Layer2_Weights_CPU_load_37' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_12 : Operation 567 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_38 = load i13 %Layer2_Weights_CPU_addr_38" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 567 'load' 'Layer2_Weights_CPU_load_38' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_12 : Operation 568 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %gmem0_addr_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 568 'bitcast' 'bitcast_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 569 [2/2] (10.1ns)   --->   "%mul2 = fmul i32 %Layer2_Weights_CPU_load_1, i32 %bitcast_ln63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 569 'fmul' 'mul2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 570 [1/1] (14.6ns)   --->   "%gmem0_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 570 'read' 'gmem0_addr_1_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 571 [1/7] (14.6ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 571 'readreq' 'gmem0_load_2_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 572 [2/7] (14.6ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 572 'readreq' 'gmem0_load_3_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 573 [3/7] (14.6ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 573 'readreq' 'gmem0_load_4_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 574 [4/7] (14.6ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 574 'readreq' 'gmem0_load_5_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 575 [5/7] (14.6ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 575 'readreq' 'gmem0_load_6_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln64_14 = zext i4 %or_ln63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 576 'zext' 'zext_ln64_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 577 [6/7] (14.6ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 577 'readreq' 'gmem0_load_7_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 578 [7/7] (14.6ns)   --->   "%gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 578 'readreq' 'gmem0_load_8_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 579 [1/1] (1.44ns)   --->   "%add_ln66_5 = add i10 %select_ln55_4, i10 %zext_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 579 'add' 'add_ln66_5' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 580 [1/1] (0.00ns)   --->   "%shl_ln66_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_5, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 580 'bitconcatenate' 'shl_ln66_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i12 %shl_ln66_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 581 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 582 [1/1] (1.99ns)   --->   "%add_ln66_6 = add i64 %zext_ln66_1, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 582 'add' 'add_ln66_6' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_6, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 583 'partselect' 'trunc_ln66_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i62 %trunc_ln66_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 584 'sext' 'sext_ln66_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 585 [1/1] (0.00ns)   --->   "%gmem0_addr_9 = getelementptr i32 %gmem0, i64 %sext_ln66_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 585 'getelementptr' 'gmem0_addr_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 586 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_4 = load i13 %Layer2_Weights_CPU_addr_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 586 'load' 'Layer2_Weights_CPU_load_4' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_13 : Operation 587 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_10 = load i13 %Layer2_Weights_CPU_addr_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 587 'load' 'Layer2_Weights_CPU_load_10' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_13 : Operation 588 [1/1] (1.51ns)   --->   "%add_ln54_13 = add i13 %or_ln54_1, i13 14" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 588 'add' 'add_ln54_13' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln54_18 = zext i13 %add_ln54_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 589 'zext' 'zext_ln54_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 590 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_15 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 590 'getelementptr' 'Layer2_Weights_CPU_addr_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 591 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_15 = load i13 %Layer2_Weights_CPU_addr_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 591 'load' 'Layer2_Weights_CPU_load_15' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_13 : Operation 592 [1/1] (1.51ns)   --->   "%add_ln54_17 = add i13 %or_ln54_1, i13 18" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 592 'add' 'add_ln54_17' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln54_22 = zext i13 %add_ln54_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 593 'zext' 'zext_ln54_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 594 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_19 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 594 'getelementptr' 'Layer2_Weights_CPU_addr_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 595 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_19 = load i13 %Layer2_Weights_CPU_addr_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 595 'load' 'Layer2_Weights_CPU_load_19' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_13 : Operation 596 [1/2] (10.1ns)   --->   "%mul2 = fmul i32 %Layer2_Weights_CPU_load_1, i32 %bitcast_ln63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 596 'fmul' 'mul2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 597 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %gmem0_addr_1_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 597 'bitcast' 'bitcast_ln64' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 598 [2/2] (10.1ns)   --->   "%mul3 = fmul i32 %Layer2_Weights_CPU_load_2, i32 %bitcast_ln64" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 598 'fmul' 'mul3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 599 [1/1] (14.6ns)   --->   "%gmem0_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 599 'read' 'gmem0_addr_2_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 600 [1/7] (14.6ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 600 'readreq' 'gmem0_load_3_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 601 [2/7] (14.6ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 601 'readreq' 'gmem0_load_4_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 602 [3/7] (14.6ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 602 'readreq' 'gmem0_load_5_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 603 [4/7] (14.6ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 603 'readreq' 'gmem0_load_6_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 604 [5/7] (14.6ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 604 'readreq' 'gmem0_load_7_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 605 [6/7] (14.6ns)   --->   "%gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 605 'readreq' 'gmem0_load_8_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 606 [7/7] (14.6ns)   --->   "%gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 606 'readreq' 'gmem0_load_9_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 607 [1/1] (1.44ns)   --->   "%add_ln67_5 = add i10 %select_ln55_5, i10 %zext_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 607 'add' 'add_ln67_5' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 608 [1/1] (0.00ns)   --->   "%shl_ln67_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_5, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 608 'bitconcatenate' 'shl_ln67_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i12 %shl_ln67_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 609 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 610 [1/1] (1.99ns)   --->   "%add_ln67_6 = add i64 %zext_ln67_1, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 610 'add' 'add_ln67_6' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_6, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 611 'partselect' 'trunc_ln67_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i62 %trunc_ln67_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 612 'sext' 'sext_ln67_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 613 [1/1] (0.00ns)   --->   "%gmem0_addr_10 = getelementptr i32 %gmem0, i64 %sext_ln67_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 613 'getelementptr' 'gmem0_addr_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 614 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_15 = load i13 %Layer2_Weights_CPU_addr_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 614 'load' 'Layer2_Weights_CPU_load_15' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_14 : Operation 615 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_19 = load i13 %Layer2_Weights_CPU_addr_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 615 'load' 'Layer2_Weights_CPU_load_19' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_14 : Operation 616 [1/1] (1.51ns)   --->   "%add_ln54_18 = add i13 %or_ln54_1, i13 19" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 616 'add' 'add_ln54_18' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln54_23 = zext i13 %add_ln54_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 617 'zext' 'zext_ln54_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 618 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_20 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 618 'getelementptr' 'Layer2_Weights_CPU_addr_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 619 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_20 = load i13 %Layer2_Weights_CPU_addr_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 619 'load' 'Layer2_Weights_CPU_load_20' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_14 : Operation 620 [1/1] (1.51ns)   --->   "%add_ln54_31 = add i13 %or_ln54_1, i13 32" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 620 'add' 'add_ln54_31' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln54_36 = zext i13 %add_ln54_31" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 621 'zext' 'zext_ln54_36' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 622 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_33 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_36" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 622 'getelementptr' 'Layer2_Weights_CPU_addr_33' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 623 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_33 = load i13 %Layer2_Weights_CPU_addr_33" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 623 'load' 'Layer2_Weights_CPU_load_33' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_14 : Operation 624 [1/2] (10.1ns)   --->   "%mul3 = fmul i32 %Layer2_Weights_CPU_load_2, i32 %bitcast_ln64" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 624 'fmul' 'mul3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 625 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %gmem0_addr_2_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 625 'bitcast' 'bitcast_ln65' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 626 [2/2] (10.1ns)   --->   "%mul4 = fmul i32 %Layer2_Weights_CPU_load_3, i32 %bitcast_ln65" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 626 'fmul' 'mul4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 627 [1/1] (14.6ns)   --->   "%gmem0_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 627 'read' 'gmem0_addr_3_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 628 [1/7] (14.6ns)   --->   "%gmem0_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 628 'readreq' 'gmem0_load_4_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 629 [2/7] (14.6ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 629 'readreq' 'gmem0_load_5_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 630 [3/7] (14.6ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 630 'readreq' 'gmem0_load_6_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 631 [4/7] (14.6ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 631 'readreq' 'gmem0_load_7_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 632 [5/7] (14.6ns)   --->   "%gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 632 'readreq' 'gmem0_load_8_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 633 [6/7] (14.6ns)   --->   "%gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 633 'readreq' 'gmem0_load_9_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 634 [7/7] (14.6ns)   --->   "%gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 634 'readreq' 'gmem0_load_10_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 635 [1/1] (1.41ns)   --->   "%add_ln68_5 = add i9 %select_ln55_6, i9 %zext_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 635 'add' 'add_ln68_5' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_5, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 636 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln68_26 = sext i11 %tmp_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 637 'sext' 'sext_ln68_26' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i12 %sext_ln68_26" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 638 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 639 [1/1] (1.99ns)   --->   "%add_ln68_6 = add i64 %zext_ln68_1, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 639 'add' 'add_ln68_6' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_6, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 640 'partselect' 'trunc_ln68_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i62 %trunc_ln68_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 641 'sext' 'sext_ln68_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 642 [1/1] (0.00ns)   --->   "%gmem0_addr_11 = getelementptr i32 %gmem0, i64 %sext_ln68_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 642 'getelementptr' 'gmem0_addr_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 643 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_20 = load i13 %Layer2_Weights_CPU_addr_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 643 'load' 'Layer2_Weights_CPU_load_20' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_15 : Operation 644 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_33 = load i13 %Layer2_Weights_CPU_addr_33" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 644 'load' 'Layer2_Weights_CPU_load_33' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_15 : Operation 645 [1/1] (1.51ns)   --->   "%add_ln54_37 = add i13 %or_ln54_1, i13 38" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 645 'add' 'add_ln54_37' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln54_42 = zext i13 %add_ln54_37" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 646 'zext' 'zext_ln54_42' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 647 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_39 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_42" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 647 'getelementptr' 'Layer2_Weights_CPU_addr_39' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 648 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_39 = load i13 %Layer2_Weights_CPU_addr_39" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 648 'load' 'Layer2_Weights_CPU_load_39' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_15 : Operation 649 [1/1] (1.51ns)   --->   "%add_ln54_41 = add i13 %or_ln54_1, i13 42" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 649 'add' 'add_ln54_41' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln54_46 = zext i13 %add_ln54_41" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 650 'zext' 'zext_ln54_46' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 651 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_43 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_46" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 651 'getelementptr' 'Layer2_Weights_CPU_addr_43' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 652 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_43 = load i13 %Layer2_Weights_CPU_addr_43" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 652 'load' 'Layer2_Weights_CPU_load_43' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_15 : Operation 653 [3/3] (13.3ns)   --->   "%add7 = fadd i32 %mul2, i32 %mul3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 653 'fadd' 'add7' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 654 [1/2] (10.1ns)   --->   "%mul4 = fmul i32 %Layer2_Weights_CPU_load_3, i32 %bitcast_ln65" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 654 'fmul' 'mul4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 655 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %gmem0_addr_3_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 655 'bitcast' 'bitcast_ln66' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 656 [2/2] (10.1ns)   --->   "%mul5 = fmul i32 %Layer2_Weights_CPU_load_4, i32 %bitcast_ln66" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 656 'fmul' 'mul5' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 657 [1/1] (14.6ns)   --->   "%gmem0_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 657 'read' 'gmem0_addr_4_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 658 [1/7] (14.6ns)   --->   "%gmem0_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 658 'readreq' 'gmem0_load_5_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 659 [2/7] (14.6ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 659 'readreq' 'gmem0_load_6_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 660 [3/7] (14.6ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 660 'readreq' 'gmem0_load_7_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 661 [4/7] (14.6ns)   --->   "%gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 661 'readreq' 'gmem0_load_8_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 662 [5/7] (14.6ns)   --->   "%gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 662 'readreq' 'gmem0_load_9_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 663 [6/7] (14.6ns)   --->   "%gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 663 'readreq' 'gmem0_load_10_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 664 [7/7] (14.6ns)   --->   "%gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 664 'readreq' 'gmem0_load_11_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 665 [1/1] (1.36ns)   --->   "%add_ln63_6 = add i4 %shl_ln63_s, i4 2" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 665 'add' 'add_ln63_6' <Predicate = (!icmp_ln54)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i4 %add_ln63_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 666 'zext' 'zext_ln63_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 667 [1/1] (1.38ns)   --->   "%add_ln63_7 = add i7 %zext_ln63_11, i7 %select_ln55_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 667 'add' 'add_ln63_7' <Predicate = (!icmp_ln54)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 668 [1/1] (0.00ns)   --->   "%shl_ln63_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln63_7, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 668 'bitconcatenate' 'shl_ln63_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln63_12 = zext i9 %shl_ln63_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 669 'zext' 'zext_ln63_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 670 [1/1] (1.99ns)   --->   "%add_ln63_8 = add i64 %zext_ln63_12, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 670 'add' 'add_ln63_8' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln63_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_8, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 671 'partselect' 'trunc_ln63_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln63_2 = sext i62 %trunc_ln63_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 672 'sext' 'sext_ln63_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 673 [1/1] (0.00ns)   --->   "%gmem0_addr_12 = getelementptr i32 %gmem0, i64 %sext_ln63_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 673 'getelementptr' 'gmem0_addr_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 674 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_39 = load i13 %Layer2_Weights_CPU_addr_39" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 674 'load' 'Layer2_Weights_CPU_load_39' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_16 : Operation 675 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_43 = load i13 %Layer2_Weights_CPU_addr_43" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 675 'load' 'Layer2_Weights_CPU_load_43' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_16 : Operation 676 [1/1] (1.51ns)   --->   "%add_ln54_42 = add i13 %or_ln54_1, i13 43" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 676 'add' 'add_ln54_42' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln54_47 = zext i13 %add_ln54_42" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 677 'zext' 'zext_ln54_47' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 678 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_44 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_47" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 678 'getelementptr' 'Layer2_Weights_CPU_addr_44' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 679 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_44 = load i13 %Layer2_Weights_CPU_addr_44" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 679 'load' 'Layer2_Weights_CPU_load_44' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_16 : Operation 680 [1/1] (1.51ns)   --->   "%add_ln54_59 = add i13 %or_ln54_1, i13 60" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 680 'add' 'add_ln54_59' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln54_64 = zext i13 %add_ln54_59" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 681 'zext' 'zext_ln54_64' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 682 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_61 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_64" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 682 'getelementptr' 'Layer2_Weights_CPU_addr_61' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 683 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_61 = load i13 %Layer2_Weights_CPU_addr_61" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 683 'load' 'Layer2_Weights_CPU_load_61' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_16 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i7 %add_ln63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 684 'zext' 'zext_ln63_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 685 [2/3] (13.3ns)   --->   "%add7 = fadd i32 %mul2, i32 %mul3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 685 'fadd' 'add7' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 686 [1/2] (10.1ns)   --->   "%mul5 = fmul i32 %Layer2_Weights_CPU_load_4, i32 %bitcast_ln66" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 686 'fmul' 'mul5' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 687 [1/1] (14.6ns)   --->   "%gmem0_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 687 'read' 'gmem0_addr_5_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 688 [1/7] (14.6ns)   --->   "%gmem0_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 688 'readreq' 'gmem0_load_6_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 689 [2/7] (14.6ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 689 'readreq' 'gmem0_load_7_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 690 [3/7] (14.6ns)   --->   "%gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 690 'readreq' 'gmem0_load_8_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 691 [4/7] (14.6ns)   --->   "%gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 691 'readreq' 'gmem0_load_9_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 692 [5/7] (14.6ns)   --->   "%gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 692 'readreq' 'gmem0_load_10_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 693 [6/7] (14.6ns)   --->   "%gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 693 'readreq' 'gmem0_load_11_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 694 [7/7] (14.6ns)   --->   "%gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 694 'readreq' 'gmem0_load_12_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 695 [1/1] (1.41ns)   --->   "%add_ln64_9 = add i9 %zext_ln63_5, i9 171" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 695 'add' 'add_ln64_9' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 696 [1/1] (0.00ns)   --->   "%shl_ln64_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_9, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 696 'bitconcatenate' 'shl_ln64_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln64_18 = zext i11 %shl_ln64_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 697 'zext' 'zext_ln64_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 698 [1/1] (1.99ns)   --->   "%add_ln64_10 = add i64 %zext_ln64_18, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 698 'add' 'add_ln64_10' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln64_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_10, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 699 'partselect' 'trunc_ln64_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln64_2 = sext i62 %trunc_ln64_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 700 'sext' 'sext_ln64_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_16 : Operation 701 [1/1] (0.00ns)   --->   "%gmem0_addr_13 = getelementptr i32 %gmem0, i64 %sext_ln64_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 701 'getelementptr' 'gmem0_addr_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 702 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_44 = load i13 %Layer2_Weights_CPU_addr_44" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 702 'load' 'Layer2_Weights_CPU_load_44' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_17 : Operation 703 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_61 = load i13 %Layer2_Weights_CPU_addr_61" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 703 'load' 'Layer2_Weights_CPU_load_61' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_17 : Operation 704 [1/1] (1.51ns)   --->   "%add_ln54_60 = add i13 %or_ln54_1, i13 61" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 704 'add' 'add_ln54_60' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln54_65 = zext i13 %add_ln54_60" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 705 'zext' 'zext_ln54_65' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 706 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_62 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_65" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 706 'getelementptr' 'Layer2_Weights_CPU_addr_62' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 707 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_62 = load i13 %Layer2_Weights_CPU_addr_62" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 707 'load' 'Layer2_Weights_CPU_load_62' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_17 : Operation 708 [1/1] (1.51ns)   --->   "%add_ln54_65 = add i13 %or_ln54_1, i13 66" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 708 'add' 'add_ln54_65' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln54_70 = zext i13 %add_ln54_65" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 709 'zext' 'zext_ln54_70' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 710 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_67 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_70" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 710 'getelementptr' 'Layer2_Weights_CPU_addr_67' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 711 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_67 = load i13 %Layer2_Weights_CPU_addr_67" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 711 'load' 'Layer2_Weights_CPU_load_67' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_17 : Operation 712 [1/3] (13.3ns)   --->   "%add7 = fadd i32 %mul2, i32 %mul3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 712 'fadd' 'add7' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 713 [1/1] (14.6ns)   --->   "%gmem0_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 713 'read' 'gmem0_addr_6_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 714 [1/7] (14.6ns)   --->   "%gmem0_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 714 'readreq' 'gmem0_load_7_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 715 [2/7] (14.6ns)   --->   "%gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 715 'readreq' 'gmem0_load_8_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 716 [3/7] (14.6ns)   --->   "%gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 716 'readreq' 'gmem0_load_9_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 717 [4/7] (14.6ns)   --->   "%gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 717 'readreq' 'gmem0_load_10_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 718 [5/7] (14.6ns)   --->   "%gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 718 'readreq' 'gmem0_load_11_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 719 [6/7] (14.6ns)   --->   "%gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 719 'readreq' 'gmem0_load_12_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 720 [7/7] (14.6ns)   --->   "%gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 720 'readreq' 'gmem0_load_13_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 721 [1/1] (1.41ns)   --->   "%add_ln65_7 = add i9 %zext_ln63_5, i9 340" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 721 'add' 'add_ln65_7' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 722 [1/1] (0.00ns)   --->   "%shl_ln65_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_7, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 722 'bitconcatenate' 'shl_ln65_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i11 %shl_ln65_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 723 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 724 [1/1] (1.99ns)   --->   "%add_ln65_8 = add i64 %zext_ln65_2, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 724 'add' 'add_ln65_8' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_8, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 725 'partselect' 'trunc_ln65_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln65_2 = sext i62 %trunc_ln65_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 726 'sext' 'sext_ln65_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 727 [1/1] (0.00ns)   --->   "%gmem0_addr_14 = getelementptr i32 %gmem0, i64 %sext_ln65_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 727 'getelementptr' 'gmem0_addr_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 728 [1/1] (1.51ns)   --->   "%add_ln54_3 = add i13 %or_ln54_1, i13 4" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 728 'add' 'add_ln54_3' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i13 %add_ln54_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 729 'zext' 'zext_ln54_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 730 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_5 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 730 'getelementptr' 'Layer2_Weights_CPU_addr_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 731 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_5 = load i13 %Layer2_Weights_CPU_addr_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 731 'load' 'Layer2_Weights_CPU_load_5' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_18 : Operation 732 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_62 = load i13 %Layer2_Weights_CPU_addr_62" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 732 'load' 'Layer2_Weights_CPU_load_62' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_18 : Operation 733 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_67 = load i13 %Layer2_Weights_CPU_addr_67" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 733 'load' 'Layer2_Weights_CPU_load_67' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_18 : Operation 734 [1/1] (1.51ns)   --->   "%add_ln54_66 = add i13 %or_ln54_1, i13 67" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 734 'add' 'add_ln54_66' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln54_71 = zext i13 %add_ln54_66" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 735 'zext' 'zext_ln54_71' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 736 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_68 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_71" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 736 'getelementptr' 'Layer2_Weights_CPU_addr_68' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 737 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_68 = load i13 %Layer2_Weights_CPU_addr_68" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 737 'load' 'Layer2_Weights_CPU_load_68' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_18 : Operation 738 [3/3] (13.3ns)   --->   "%add8 = fadd i32 %add7, i32 %mul4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 738 'fadd' 'add8' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 739 [1/1] (0.00ns)   --->   "%bitcast_ln63_1 = bitcast i32 %gmem0_addr_6_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 739 'bitcast' 'bitcast_ln63_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 740 [2/2] (10.1ns)   --->   "%mul2_0_1 = fmul i32 %Layer2_Weights_CPU_load_7, i32 %bitcast_ln63_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 740 'fmul' 'mul2_0_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 741 [1/1] (14.6ns)   --->   "%gmem0_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 741 'read' 'gmem0_addr_7_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 742 [1/7] (14.6ns)   --->   "%gmem0_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_8, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 742 'readreq' 'gmem0_load_8_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 743 [2/7] (14.6ns)   --->   "%gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 743 'readreq' 'gmem0_load_9_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 744 [3/7] (14.6ns)   --->   "%gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 744 'readreq' 'gmem0_load_10_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 745 [4/7] (14.6ns)   --->   "%gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 745 'readreq' 'gmem0_load_11_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 746 [5/7] (14.6ns)   --->   "%gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 746 'readreq' 'gmem0_load_12_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln64_17 = zext i7 %add_ln63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 747 'zext' 'zext_ln64_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 748 [6/7] (14.6ns)   --->   "%gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 748 'readreq' 'gmem0_load_13_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 749 [7/7] (14.6ns)   --->   "%gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 749 'readreq' 'gmem0_load_14_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 750 [1/1] (1.44ns)   --->   "%add_ln66_8 = add i10 %zext_ln64_17, i10 509" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 750 'add' 'add_ln66_8' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 751 [1/1] (0.00ns)   --->   "%shl_ln66_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_8, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 751 'bitconcatenate' 'shl_ln66_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i12 %shl_ln66_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 752 'zext' 'zext_ln66_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 753 [1/1] (1.99ns)   --->   "%add_ln66_9 = add i64 %zext_ln66_2, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 753 'add' 'add_ln66_9' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_9, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 754 'partselect' 'trunc_ln66_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i62 %trunc_ln66_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 755 'sext' 'sext_ln66_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_18 : Operation 756 [1/1] (0.00ns)   --->   "%gmem0_addr_15 = getelementptr i32 %gmem0, i64 %sext_ln66_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 756 'getelementptr' 'gmem0_addr_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 757 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_5 = load i13 %Layer2_Weights_CPU_addr_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 757 'load' 'Layer2_Weights_CPU_load_5' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_19 : Operation 758 [1/1] (1.51ns)   --->   "%add_ln54_9 = add i13 %or_ln54_1, i13 10" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 758 'add' 'add_ln54_9' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i13 %add_ln54_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 759 'zext' 'zext_ln54_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 760 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_11 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 760 'getelementptr' 'Layer2_Weights_CPU_addr_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 761 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_11 = load i13 %Layer2_Weights_CPU_addr_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 761 'load' 'Layer2_Weights_CPU_load_11' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_19 : Operation 762 [1/1] (1.51ns)   --->   "%add_ln54_14 = add i13 %or_ln54_1, i13 15" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 762 'add' 'add_ln54_14' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln54_19 = zext i13 %add_ln54_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 763 'zext' 'zext_ln54_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 764 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_16 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 764 'getelementptr' 'Layer2_Weights_CPU_addr_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 765 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_16 = load i13 %Layer2_Weights_CPU_addr_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 765 'load' 'Layer2_Weights_CPU_load_16' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_19 : Operation 766 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_68 = load i13 %Layer2_Weights_CPU_addr_68" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 766 'load' 'Layer2_Weights_CPU_load_68' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_19 : Operation 767 [2/3] (13.3ns)   --->   "%add8 = fadd i32 %add7, i32 %mul4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 767 'fadd' 'add8' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 768 [1/2] (10.1ns)   --->   "%mul2_0_1 = fmul i32 %Layer2_Weights_CPU_load_7, i32 %bitcast_ln63_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 768 'fmul' 'mul2_0_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 769 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i32 %gmem0_addr_7_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 769 'bitcast' 'bitcast_ln64_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 770 [2/2] (10.1ns)   --->   "%mul3_0_1 = fmul i32 %Layer2_Weights_CPU_load_8, i32 %bitcast_ln64_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 770 'fmul' 'mul3_0_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 771 [1/1] (14.6ns)   --->   "%gmem0_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 771 'read' 'gmem0_addr_8_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 772 [1/7] (14.6ns)   --->   "%gmem0_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_9, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 772 'readreq' 'gmem0_load_9_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 773 [2/7] (14.6ns)   --->   "%gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 773 'readreq' 'gmem0_load_10_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 774 [3/7] (14.6ns)   --->   "%gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 774 'readreq' 'gmem0_load_11_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 775 [4/7] (14.6ns)   --->   "%gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 775 'readreq' 'gmem0_load_12_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 776 [5/7] (14.6ns)   --->   "%gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 776 'readreq' 'gmem0_load_13_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 777 [6/7] (14.6ns)   --->   "%gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 777 'readreq' 'gmem0_load_14_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 778 [7/7] (14.6ns)   --->   "%gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 778 'readreq' 'gmem0_load_15_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 779 [1/1] (1.44ns)   --->   "%add_ln67_8 = add i10 %zext_ln64_17, i10 678" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 779 'add' 'add_ln67_8' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 780 [1/1] (0.00ns)   --->   "%shl_ln67_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_8, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 780 'bitconcatenate' 'shl_ln67_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i12 %shl_ln67_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 781 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 782 [1/1] (1.99ns)   --->   "%add_ln67_9 = add i64 %zext_ln67_2, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 782 'add' 'add_ln67_9' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_9, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 783 'partselect' 'trunc_ln67_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i62 %trunc_ln67_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 784 'sext' 'sext_ln67_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 785 [1/1] (0.00ns)   --->   "%gmem0_addr_16 = getelementptr i32 %gmem0, i64 %sext_ln67_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 785 'getelementptr' 'gmem0_addr_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 786 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_11 = load i13 %Layer2_Weights_CPU_addr_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 786 'load' 'Layer2_Weights_CPU_load_11' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_20 : Operation 787 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_16 = load i13 %Layer2_Weights_CPU_addr_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 787 'load' 'Layer2_Weights_CPU_load_16' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_20 : Operation 788 [1/1] (1.51ns)   --->   "%add_ln54_19 = add i13 %or_ln54_1, i13 20" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 788 'add' 'add_ln54_19' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln54_24 = zext i13 %add_ln54_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 789 'zext' 'zext_ln54_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 790 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_21 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 790 'getelementptr' 'Layer2_Weights_CPU_addr_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 791 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_21 = load i13 %Layer2_Weights_CPU_addr_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 791 'load' 'Layer2_Weights_CPU_load_21' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_20 : Operation 792 [1/1] (1.51ns)   --->   "%add_ln54_23 = add i13 %or_ln54_1, i13 24" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 792 'add' 'add_ln54_23' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln54_28 = zext i13 %add_ln54_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 793 'zext' 'zext_ln54_28' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 794 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_25 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_28" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 794 'getelementptr' 'Layer2_Weights_CPU_addr_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 795 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_25 = load i13 %Layer2_Weights_CPU_addr_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 795 'load' 'Layer2_Weights_CPU_load_25' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_20 : Operation 796 [1/3] (13.3ns)   --->   "%add8 = fadd i32 %add7, i32 %mul4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 796 'fadd' 'add8' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 797 [1/2] (10.1ns)   --->   "%mul3_0_1 = fmul i32 %Layer2_Weights_CPU_load_8, i32 %bitcast_ln64_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 797 'fmul' 'mul3_0_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 798 [1/1] (0.00ns)   --->   "%bitcast_ln65_1 = bitcast i32 %gmem0_addr_8_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 798 'bitcast' 'bitcast_ln65_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 799 [2/2] (10.1ns)   --->   "%mul4_0_1 = fmul i32 %Layer2_Weights_CPU_load_9, i32 %bitcast_ln65_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 799 'fmul' 'mul4_0_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 800 [1/1] (14.6ns)   --->   "%gmem0_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 800 'read' 'gmem0_addr_9_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 801 [1/7] (14.6ns)   --->   "%gmem0_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_10, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 801 'readreq' 'gmem0_load_10_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 802 [2/7] (14.6ns)   --->   "%gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 802 'readreq' 'gmem0_load_11_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 803 [3/7] (14.6ns)   --->   "%gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 803 'readreq' 'gmem0_load_12_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 804 [4/7] (14.6ns)   --->   "%gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 804 'readreq' 'gmem0_load_13_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 805 [5/7] (14.6ns)   --->   "%gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 805 'readreq' 'gmem0_load_14_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 806 [6/7] (14.6ns)   --->   "%gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 806 'readreq' 'gmem0_load_15_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 807 [7/7] (14.6ns)   --->   "%gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 807 'readreq' 'gmem0_load_16_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 808 [1/1] (1.41ns)   --->   "%add_ln68_8 = add i9 %zext_ln63_5, i9 335" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 808 'add' 'add_ln68_8' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_8, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 809 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln68_27 = sext i11 %tmp_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 810 'sext' 'sext_ln68_27' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i12 %sext_ln68_27" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 811 'zext' 'zext_ln68_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 812 [1/1] (1.99ns)   --->   "%add_ln68_9 = add i64 %zext_ln68_2, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 812 'add' 'add_ln68_9' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 813 [1/1] (0.00ns)   --->   "%trunc_ln68_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_9, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 813 'partselect' 'trunc_ln68_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i62 %trunc_ln68_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 814 'sext' 'sext_ln68_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 815 [1/1] (0.00ns)   --->   "%gmem0_addr_17 = getelementptr i32 %gmem0, i64 %sext_ln68_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 815 'getelementptr' 'gmem0_addr_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 816 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_21 = load i13 %Layer2_Weights_CPU_addr_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 816 'load' 'Layer2_Weights_CPU_load_21' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_21 : Operation 817 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_25 = load i13 %Layer2_Weights_CPU_addr_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 817 'load' 'Layer2_Weights_CPU_load_25' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_21 : Operation 818 [1/1] (1.51ns)   --->   "%add_ln54_24 = add i13 %or_ln54_1, i13 25" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 818 'add' 'add_ln54_24' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln54_29 = zext i13 %add_ln54_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 819 'zext' 'zext_ln54_29' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 820 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_26 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_29" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 820 'getelementptr' 'Layer2_Weights_CPU_addr_26' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 821 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_26 = load i13 %Layer2_Weights_CPU_addr_26" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 821 'load' 'Layer2_Weights_CPU_load_26' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_21 : Operation 822 [1/1] (1.51ns)   --->   "%add_ln54_32 = add i13 %or_ln54_1, i13 33" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 822 'add' 'add_ln54_32' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln54_37 = zext i13 %add_ln54_32" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 823 'zext' 'zext_ln54_37' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 824 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_34 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_37" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 824 'getelementptr' 'Layer2_Weights_CPU_addr_34' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 825 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_34 = load i13 %Layer2_Weights_CPU_addr_34" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 825 'load' 'Layer2_Weights_CPU_load_34' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_21 : Operation 826 [3/3] (13.3ns)   --->   "%add7_0_1 = fadd i32 %mul2_0_1, i32 %mul3_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 826 'fadd' 'add7_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 827 [1/2] (10.1ns)   --->   "%mul4_0_1 = fmul i32 %Layer2_Weights_CPU_load_9, i32 %bitcast_ln65_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 827 'fmul' 'mul4_0_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 828 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i32 %gmem0_addr_9_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 828 'bitcast' 'bitcast_ln66_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 829 [2/2] (10.1ns)   --->   "%mul5_0_1 = fmul i32 %Layer2_Weights_CPU_load_10, i32 %bitcast_ln66_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 829 'fmul' 'mul5_0_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 830 [1/1] (14.6ns)   --->   "%gmem0_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 830 'read' 'gmem0_addr_10_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 831 [1/7] (14.6ns)   --->   "%gmem0_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_11, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 831 'readreq' 'gmem0_load_11_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 832 [2/7] (14.6ns)   --->   "%gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 832 'readreq' 'gmem0_load_12_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 833 [3/7] (14.6ns)   --->   "%gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 833 'readreq' 'gmem0_load_13_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 834 [4/7] (14.6ns)   --->   "%gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 834 'readreq' 'gmem0_load_14_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 835 [5/7] (14.6ns)   --->   "%gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 835 'readreq' 'gmem0_load_15_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 836 [6/7] (14.6ns)   --->   "%gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 836 'readreq' 'gmem0_load_16_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 837 [7/7] (14.6ns)   --->   "%gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 837 'readreq' 'gmem0_load_17_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 838 [1/1] (1.36ns)   --->   "%add_ln63_10 = add i4 %shl_ln63_s, i4 3" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 838 'add' 'add_ln63_10' <Predicate = (!icmp_ln54)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln63_14 = zext i4 %add_ln63_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 839 'zext' 'zext_ln63_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 840 [1/1] (1.38ns)   --->   "%add_ln63_11 = add i7 %zext_ln63_14, i7 %select_ln55_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 840 'add' 'add_ln63_11' <Predicate = (!icmp_ln54)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 841 [1/1] (0.00ns)   --->   "%shl_ln63_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln63_11, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 841 'bitconcatenate' 'shl_ln63_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln63_15 = zext i9 %shl_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 842 'zext' 'zext_ln63_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 843 [1/1] (1.99ns)   --->   "%add_ln63_12 = add i64 %zext_ln63_15, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 843 'add' 'add_ln63_12' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln63_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_12, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 844 'partselect' 'trunc_ln63_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln63_3 = sext i62 %trunc_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 845 'sext' 'sext_ln63_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 846 [1/1] (0.00ns)   --->   "%gmem0_addr_18 = getelementptr i32 %gmem0, i64 %sext_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 846 'getelementptr' 'gmem0_addr_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 847 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_26 = load i13 %Layer2_Weights_CPU_addr_26" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 847 'load' 'Layer2_Weights_CPU_load_26' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_22 : Operation 848 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_34 = load i13 %Layer2_Weights_CPU_addr_34" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 848 'load' 'Layer2_Weights_CPU_load_34' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_22 : Operation 849 [1/1] (1.51ns)   --->   "%add_ln54_38 = add i13 %or_ln54_1, i13 39" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 849 'add' 'add_ln54_38' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln54_43 = zext i13 %add_ln54_38" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 850 'zext' 'zext_ln54_43' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 851 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_40 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_43" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 851 'getelementptr' 'Layer2_Weights_CPU_addr_40' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 852 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_40 = load i13 %Layer2_Weights_CPU_addr_40" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 852 'load' 'Layer2_Weights_CPU_load_40' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_22 : Operation 853 [1/1] (1.51ns)   --->   "%add_ln54_43 = add i13 %or_ln54_1, i13 44" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 853 'add' 'add_ln54_43' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln54_48 = zext i13 %add_ln54_43" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 854 'zext' 'zext_ln54_48' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 855 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_45 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_48" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 855 'getelementptr' 'Layer2_Weights_CPU_addr_45' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 856 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_45 = load i13 %Layer2_Weights_CPU_addr_45" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 856 'load' 'Layer2_Weights_CPU_load_45' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_22 : Operation 857 [3/3] (13.3ns)   --->   "%add9 = fadd i32 %add8, i32 %mul5" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 857 'fadd' 'add9' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 858 [1/1] (0.00ns)   --->   "%bitcast_ln67 = bitcast i32 %gmem0_addr_4_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 858 'bitcast' 'bitcast_ln67' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 859 [2/2] (10.1ns)   --->   "%mul6 = fmul i32 %Layer2_Weights_CPU_load_5, i32 %bitcast_ln67" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 859 'fmul' 'mul6' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 860 [2/3] (13.3ns)   --->   "%add7_0_1 = fadd i32 %mul2_0_1, i32 %mul3_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 860 'fadd' 'add7_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 861 [1/2] (10.1ns)   --->   "%mul5_0_1 = fmul i32 %Layer2_Weights_CPU_load_10, i32 %bitcast_ln66_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 861 'fmul' 'mul5_0_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 862 [1/1] (14.6ns)   --->   "%gmem0_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 862 'read' 'gmem0_addr_11_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 863 [1/7] (14.6ns)   --->   "%gmem0_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_12, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 863 'readreq' 'gmem0_load_12_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 864 [2/7] (14.6ns)   --->   "%gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 864 'readreq' 'gmem0_load_13_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 865 [3/7] (14.6ns)   --->   "%gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 865 'readreq' 'gmem0_load_14_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 866 [4/7] (14.6ns)   --->   "%gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 866 'readreq' 'gmem0_load_15_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 867 [5/7] (14.6ns)   --->   "%gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 867 'readreq' 'gmem0_load_16_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 868 [6/7] (14.6ns)   --->   "%gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 868 'readreq' 'gmem0_load_17_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 869 [7/7] (14.6ns)   --->   "%gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 869 'readreq' 'gmem0_load_18_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 870 [1/1] (1.41ns)   --->   "%add_ln64_12 = add i9 %zext_ln63_5, i9 172" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 870 'add' 'add_ln64_12' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 871 [1/1] (0.00ns)   --->   "%shl_ln64_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_12, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 871 'bitconcatenate' 'shl_ln64_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln64_19 = zext i11 %shl_ln64_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 872 'zext' 'zext_ln64_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 873 [1/1] (1.99ns)   --->   "%add_ln64_13 = add i64 %zext_ln64_19, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 873 'add' 'add_ln64_13' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln64_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_13, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 874 'partselect' 'trunc_ln64_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln64_3 = sext i62 %trunc_ln64_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 875 'sext' 'sext_ln64_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 876 [1/1] (0.00ns)   --->   "%gmem0_addr_19 = getelementptr i32 %gmem0, i64 %sext_ln64_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 876 'getelementptr' 'gmem0_addr_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 877 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_40 = load i13 %Layer2_Weights_CPU_addr_40" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 877 'load' 'Layer2_Weights_CPU_load_40' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_23 : Operation 878 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_45 = load i13 %Layer2_Weights_CPU_addr_45" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 878 'load' 'Layer2_Weights_CPU_load_45' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_23 : Operation 879 [1/1] (1.51ns)   --->   "%add_ln54_47 = add i13 %or_ln54_1, i13 48" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 879 'add' 'add_ln54_47' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln54_52 = zext i13 %add_ln54_47" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 880 'zext' 'zext_ln54_52' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 881 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_49 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_52" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 881 'getelementptr' 'Layer2_Weights_CPU_addr_49' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 882 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_49 = load i13 %Layer2_Weights_CPU_addr_49" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 882 'load' 'Layer2_Weights_CPU_load_49' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_23 : Operation 883 [1/1] (1.51ns)   --->   "%add_ln54_48 = add i13 %or_ln54_1, i13 49" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 883 'add' 'add_ln54_48' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln54_53 = zext i13 %add_ln54_48" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 884 'zext' 'zext_ln54_53' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 885 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_50 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_53" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 885 'getelementptr' 'Layer2_Weights_CPU_addr_50' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 886 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_50 = load i13 %Layer2_Weights_CPU_addr_50" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 886 'load' 'Layer2_Weights_CPU_load_50' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_23 : Operation 887 [2/3] (13.3ns)   --->   "%add9 = fadd i32 %add8, i32 %mul5" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 887 'fadd' 'add9' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 888 [1/2] (10.1ns)   --->   "%mul6 = fmul i32 %Layer2_Weights_CPU_load_5, i32 %bitcast_ln67" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 888 'fmul' 'mul6' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 889 [1/3] (13.3ns)   --->   "%add7_0_1 = fadd i32 %mul2_0_1, i32 %mul3_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 889 'fadd' 'add7_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 890 [1/1] (0.00ns)   --->   "%bitcast_ln67_1 = bitcast i32 %gmem0_addr_10_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 890 'bitcast' 'bitcast_ln67_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 891 [2/2] (10.1ns)   --->   "%mul6_0_1 = fmul i32 %Layer2_Weights_CPU_load_11, i32 %bitcast_ln67_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 891 'fmul' 'mul6_0_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 892 [1/1] (14.6ns)   --->   "%gmem0_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 892 'read' 'gmem0_addr_12_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 893 [1/7] (14.6ns)   --->   "%gmem0_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_13, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 893 'readreq' 'gmem0_load_13_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 894 [2/7] (14.6ns)   --->   "%gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 894 'readreq' 'gmem0_load_14_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 895 [3/7] (14.6ns)   --->   "%gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 895 'readreq' 'gmem0_load_15_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 896 [4/7] (14.6ns)   --->   "%gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 896 'readreq' 'gmem0_load_16_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 897 [5/7] (14.6ns)   --->   "%gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 897 'readreq' 'gmem0_load_17_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 898 [6/7] (14.6ns)   --->   "%gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 898 'readreq' 'gmem0_load_18_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 899 [7/7] (14.6ns)   --->   "%gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 899 'readreq' 'gmem0_load_19_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 900 [1/1] (1.41ns)   --->   "%add_ln65_10 = add i9 %zext_ln63_5, i9 341" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 900 'add' 'add_ln65_10' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 901 [1/1] (0.00ns)   --->   "%shl_ln65_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_10, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 901 'bitconcatenate' 'shl_ln65_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i11 %shl_ln65_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 902 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 903 [1/1] (1.99ns)   --->   "%add_ln65_11 = add i64 %zext_ln65_3, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 903 'add' 'add_ln65_11' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln65_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_11, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 904 'partselect' 'trunc_ln65_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln65_3 = sext i62 %trunc_ln65_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 905 'sext' 'sext_ln65_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 906 [1/1] (0.00ns)   --->   "%gmem0_addr_20 = getelementptr i32 %gmem0, i64 %sext_ln65_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 906 'getelementptr' 'gmem0_addr_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 907 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_49 = load i13 %Layer2_Weights_CPU_addr_49" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 907 'load' 'Layer2_Weights_CPU_load_49' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_24 : Operation 908 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_50 = load i13 %Layer2_Weights_CPU_addr_50" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 908 'load' 'Layer2_Weights_CPU_load_50' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_24 : Operation 909 [1/1] (1.51ns)   --->   "%add_ln54_61 = add i13 %or_ln54_1, i13 62" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 909 'add' 'add_ln54_61' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln54_66 = zext i13 %add_ln54_61" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 910 'zext' 'zext_ln54_66' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 911 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_63 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_66" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 911 'getelementptr' 'Layer2_Weights_CPU_addr_63' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 912 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_63 = load i13 %Layer2_Weights_CPU_addr_63" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 912 'load' 'Layer2_Weights_CPU_load_63' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_24 : Operation 913 [1/1] (1.51ns)   --->   "%add_ln54_67 = add i13 %or_ln54_1, i13 68" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 913 'add' 'add_ln54_67' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln54_72 = zext i13 %add_ln54_67" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 914 'zext' 'zext_ln54_72' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 915 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_69 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_72" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 915 'getelementptr' 'Layer2_Weights_CPU_addr_69' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 916 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_69 = load i13 %Layer2_Weights_CPU_addr_69" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 916 'load' 'Layer2_Weights_CPU_load_69' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_24 : Operation 917 [1/3] (13.3ns)   --->   "%add9 = fadd i32 %add8, i32 %mul5" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 917 'fadd' 'add9' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 918 [3/3] (13.3ns)   --->   "%add8_0_1 = fadd i32 %add7_0_1, i32 %mul4_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 918 'fadd' 'add8_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 919 [1/2] (10.1ns)   --->   "%mul6_0_1 = fmul i32 %Layer2_Weights_CPU_load_11, i32 %bitcast_ln67_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 919 'fmul' 'mul6_0_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 920 [1/1] (0.00ns)   --->   "%bitcast_ln63_2 = bitcast i32 %gmem0_addr_12_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 920 'bitcast' 'bitcast_ln63_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 921 [2/2] (10.1ns)   --->   "%mul2_0_2 = fmul i32 %Layer2_Weights_CPU_load_13, i32 %bitcast_ln63_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 921 'fmul' 'mul2_0_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 922 [1/1] (14.6ns)   --->   "%gmem0_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 922 'read' 'gmem0_addr_13_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 923 [1/7] (14.6ns)   --->   "%gmem0_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_14, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 923 'readreq' 'gmem0_load_14_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 924 [2/7] (14.6ns)   --->   "%gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 924 'readreq' 'gmem0_load_15_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 925 [3/7] (14.6ns)   --->   "%gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 925 'readreq' 'gmem0_load_16_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 926 [4/7] (14.6ns)   --->   "%gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 926 'readreq' 'gmem0_load_17_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 927 [5/7] (14.6ns)   --->   "%gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 927 'readreq' 'gmem0_load_18_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 928 [6/7] (14.6ns)   --->   "%gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 928 'readreq' 'gmem0_load_19_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 929 [7/7] (14.6ns)   --->   "%gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 929 'readreq' 'gmem0_load_20_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 930 [1/1] (1.44ns)   --->   "%add_ln66_11 = add i10 %zext_ln64_17, i10 510" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 930 'add' 'add_ln66_11' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 931 [1/1] (0.00ns)   --->   "%shl_ln66_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_11, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 931 'bitconcatenate' 'shl_ln66_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln66_3 = zext i12 %shl_ln66_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 932 'zext' 'zext_ln66_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 933 [1/1] (1.99ns)   --->   "%add_ln66_12 = add i64 %zext_ln66_3, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 933 'add' 'add_ln66_12' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_12, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 934 'partselect' 'trunc_ln66_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln66_3 = sext i62 %trunc_ln66_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 935 'sext' 'sext_ln66_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 936 [1/1] (0.00ns)   --->   "%gmem0_addr_21 = getelementptr i32 %gmem0, i64 %sext_ln66_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 936 'getelementptr' 'gmem0_addr_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 937 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_63 = load i13 %Layer2_Weights_CPU_addr_63" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 937 'load' 'Layer2_Weights_CPU_load_63' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_25 : Operation 938 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_69 = load i13 %Layer2_Weights_CPU_addr_69" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 938 'load' 'Layer2_Weights_CPU_load_69' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_25 : Operation 939 [1/1] (1.51ns)   --->   "%add_ln54_71 = add i13 %or_ln54_1, i13 72" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 939 'add' 'add_ln54_71' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln54_76 = zext i13 %add_ln54_71" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 940 'zext' 'zext_ln54_76' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 941 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_73 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_76" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 941 'getelementptr' 'Layer2_Weights_CPU_addr_73' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 942 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_73 = load i13 %Layer2_Weights_CPU_addr_73" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 942 'load' 'Layer2_Weights_CPU_load_73' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_25 : Operation 943 [1/1] (1.51ns)   --->   "%add_ln54_72 = add i13 %or_ln54_1, i13 73" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 943 'add' 'add_ln54_72' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln54_77 = zext i13 %add_ln54_72" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 944 'zext' 'zext_ln54_77' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 945 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_74 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_77" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 945 'getelementptr' 'Layer2_Weights_CPU_addr_74' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 946 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_74 = load i13 %Layer2_Weights_CPU_addr_74" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 946 'load' 'Layer2_Weights_CPU_load_74' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_25 : Operation 947 [3/3] (13.3ns)   --->   "%add1 = fadd i32 %add9, i32 %mul6" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 947 'fadd' 'add1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 948 [2/3] (13.3ns)   --->   "%add8_0_1 = fadd i32 %add7_0_1, i32 %mul4_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 948 'fadd' 'add8_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 949 [1/2] (10.1ns)   --->   "%mul2_0_2 = fmul i32 %Layer2_Weights_CPU_load_13, i32 %bitcast_ln63_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 949 'fmul' 'mul2_0_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 950 [1/1] (0.00ns)   --->   "%bitcast_ln64_2 = bitcast i32 %gmem0_addr_13_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 950 'bitcast' 'bitcast_ln64_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 951 [2/2] (10.1ns)   --->   "%mul3_0_2 = fmul i32 %Layer2_Weights_CPU_load_14, i32 %bitcast_ln64_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 951 'fmul' 'mul3_0_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 952 [1/1] (14.6ns)   --->   "%gmem0_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 952 'read' 'gmem0_addr_14_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 953 [1/7] (14.6ns)   --->   "%gmem0_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_15, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 953 'readreq' 'gmem0_load_15_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 954 [2/7] (14.6ns)   --->   "%gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 954 'readreq' 'gmem0_load_16_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 955 [3/7] (14.6ns)   --->   "%gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 955 'readreq' 'gmem0_load_17_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 956 [4/7] (14.6ns)   --->   "%gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 956 'readreq' 'gmem0_load_18_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 957 [5/7] (14.6ns)   --->   "%gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 957 'readreq' 'gmem0_load_19_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 958 [6/7] (14.6ns)   --->   "%gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 958 'readreq' 'gmem0_load_20_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 959 [7/7] (14.6ns)   --->   "%gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 959 'readreq' 'gmem0_load_21_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 960 [1/1] (1.44ns)   --->   "%add_ln67_11 = add i10 %zext_ln64_17, i10 679" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 960 'add' 'add_ln67_11' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 961 [1/1] (0.00ns)   --->   "%shl_ln67_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_11, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 961 'bitconcatenate' 'shl_ln67_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i12 %shl_ln67_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 962 'zext' 'zext_ln67_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 963 [1/1] (1.99ns)   --->   "%add_ln67_12 = add i64 %zext_ln67_3, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 963 'add' 'add_ln67_12' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_12, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 964 'partselect' 'trunc_ln67_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln67_3 = sext i62 %trunc_ln67_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 965 'sext' 'sext_ln67_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 966 [1/1] (0.00ns)   --->   "%gmem0_addr_22 = getelementptr i32 %gmem0, i64 %sext_ln67_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 966 'getelementptr' 'gmem0_addr_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 967 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_73 = load i13 %Layer2_Weights_CPU_addr_73" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 967 'load' 'Layer2_Weights_CPU_load_73' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_26 : Operation 968 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_74 = load i13 %Layer2_Weights_CPU_addr_74" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 968 'load' 'Layer2_Weights_CPU_load_74' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_26 : Operation 969 [1/1] (1.51ns)   --->   "%add_ln54_89 = add i13 %or_ln54_1, i13 90" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 969 'add' 'add_ln54_89' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln54_94 = zext i13 %add_ln54_89" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 970 'zext' 'zext_ln54_94' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 971 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_91 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_94" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 971 'getelementptr' 'Layer2_Weights_CPU_addr_91' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 972 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_91 = load i13 %Layer2_Weights_CPU_addr_91" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 972 'load' 'Layer2_Weights_CPU_load_91' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_26 : Operation 973 [1/1] (1.51ns)   --->   "%add_ln54_90 = add i13 %or_ln54_1, i13 91" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 973 'add' 'add_ln54_90' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln54_95 = zext i13 %add_ln54_90" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 974 'zext' 'zext_ln54_95' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 975 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_92 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_95" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 975 'getelementptr' 'Layer2_Weights_CPU_addr_92' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 976 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_92 = load i13 %Layer2_Weights_CPU_addr_92" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 976 'load' 'Layer2_Weights_CPU_load_92' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_26 : Operation 977 [2/3] (13.3ns)   --->   "%add1 = fadd i32 %add9, i32 %mul6" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 977 'fadd' 'add1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 978 [1/3] (13.3ns)   --->   "%add8_0_1 = fadd i32 %add7_0_1, i32 %mul4_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 978 'fadd' 'add8_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 979 [1/2] (10.1ns)   --->   "%mul3_0_2 = fmul i32 %Layer2_Weights_CPU_load_14, i32 %bitcast_ln64_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 979 'fmul' 'mul3_0_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 980 [1/1] (0.00ns)   --->   "%bitcast_ln65_2 = bitcast i32 %gmem0_addr_14_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 980 'bitcast' 'bitcast_ln65_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 981 [2/2] (10.1ns)   --->   "%mul4_0_2 = fmul i32 %Layer2_Weights_CPU_load_15, i32 %bitcast_ln65_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 981 'fmul' 'mul4_0_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 982 [1/1] (14.6ns)   --->   "%gmem0_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 982 'read' 'gmem0_addr_15_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 983 [1/7] (14.6ns)   --->   "%gmem0_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_16, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 983 'readreq' 'gmem0_load_16_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 984 [2/7] (14.6ns)   --->   "%gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 984 'readreq' 'gmem0_load_17_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 985 [3/7] (14.6ns)   --->   "%gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 985 'readreq' 'gmem0_load_18_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 986 [4/7] (14.6ns)   --->   "%gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 986 'readreq' 'gmem0_load_19_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 987 [5/7] (14.6ns)   --->   "%gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 987 'readreq' 'gmem0_load_20_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 988 [6/7] (14.6ns)   --->   "%gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 988 'readreq' 'gmem0_load_21_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 989 [7/7] (14.6ns)   --->   "%gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 989 'readreq' 'gmem0_load_22_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 990 [1/1] (1.41ns)   --->   "%add_ln68_11 = add i9 %zext_ln63_5, i9 336" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 990 'add' 'add_ln68_11' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_11, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 991 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln68_28 = sext i11 %tmp_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 992 'sext' 'sext_ln68_28' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i12 %sext_ln68_28" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 993 'zext' 'zext_ln68_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 994 [1/1] (1.99ns)   --->   "%add_ln68_12 = add i64 %zext_ln68_3, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 994 'add' 'add_ln68_12' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 995 [1/1] (0.00ns)   --->   "%trunc_ln68_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_12, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 995 'partselect' 'trunc_ln68_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln68_3 = sext i62 %trunc_ln68_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 996 'sext' 'sext_ln68_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 997 [1/1] (0.00ns)   --->   "%gmem0_addr_23 = getelementptr i32 %gmem0, i64 %sext_ln68_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 997 'getelementptr' 'gmem0_addr_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 998 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_91 = load i13 %Layer2_Weights_CPU_addr_91" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 998 'load' 'Layer2_Weights_CPU_load_91' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_27 : Operation 999 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_92 = load i13 %Layer2_Weights_CPU_addr_92" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 999 'load' 'Layer2_Weights_CPU_load_92' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_27 : Operation 1000 [1/1] (1.51ns)   --->   "%add_ln54_95 = add i13 %or_ln54_1, i13 96" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1000 'add' 'add_ln54_95' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln54_100 = zext i13 %add_ln54_95" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1001 'zext' 'zext_ln54_100' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_27 : Operation 1002 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_97 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_100" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1002 'getelementptr' 'Layer2_Weights_CPU_addr_97' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_27 : Operation 1003 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_97 = load i13 %Layer2_Weights_CPU_addr_97" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1003 'load' 'Layer2_Weights_CPU_load_97' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_27 : Operation 1004 [1/1] (1.51ns)   --->   "%add_ln54_96 = add i13 %or_ln54_1, i13 97" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1004 'add' 'add_ln54_96' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln54_101 = zext i13 %add_ln54_96" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1005 'zext' 'zext_ln54_101' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_27 : Operation 1006 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_98 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_101" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1006 'getelementptr' 'Layer2_Weights_CPU_addr_98' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_27 : Operation 1007 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_98 = load i13 %Layer2_Weights_CPU_addr_98" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1007 'load' 'Layer2_Weights_CPU_load_98' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_27 : Operation 1008 [1/3] (13.3ns)   --->   "%add1 = fadd i32 %add9, i32 %mul6" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1008 'fadd' 'add1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1009 [3/3] (13.3ns)   --->   "%add7_0_2 = fadd i32 %mul2_0_2, i32 %mul3_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1009 'fadd' 'add7_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1010 [1/2] (10.1ns)   --->   "%mul4_0_2 = fmul i32 %Layer2_Weights_CPU_load_15, i32 %bitcast_ln65_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1010 'fmul' 'mul4_0_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1011 [1/1] (0.00ns)   --->   "%bitcast_ln66_2 = bitcast i32 %gmem0_addr_15_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1011 'bitcast' 'bitcast_ln66_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_27 : Operation 1012 [2/2] (10.1ns)   --->   "%mul5_0_2 = fmul i32 %Layer2_Weights_CPU_load_16, i32 %bitcast_ln66_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1012 'fmul' 'mul5_0_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1013 [1/1] (14.6ns)   --->   "%gmem0_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1013 'read' 'gmem0_addr_16_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1014 [1/7] (14.6ns)   --->   "%gmem0_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_17, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1014 'readreq' 'gmem0_load_17_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1015 [2/7] (14.6ns)   --->   "%gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1015 'readreq' 'gmem0_load_18_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1016 [3/7] (14.6ns)   --->   "%gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1016 'readreq' 'gmem0_load_19_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1017 [4/7] (14.6ns)   --->   "%gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1017 'readreq' 'gmem0_load_20_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1018 [5/7] (14.6ns)   --->   "%gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1018 'readreq' 'gmem0_load_21_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1019 [6/7] (14.6ns)   --->   "%gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1019 'readreq' 'gmem0_load_22_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1020 [7/7] (14.6ns)   --->   "%gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1020 'readreq' 'gmem0_load_23_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1021 [1/1] (1.36ns)   --->   "%add_ln63_14 = add i4 %shl_ln63_s, i4 4" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1021 'add' 'add_ln63_14' <Predicate = (!icmp_ln54)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln63_17 = zext i4 %add_ln63_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1022 'zext' 'zext_ln63_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_27 : Operation 1023 [1/1] (1.38ns)   --->   "%add_ln63_15 = add i7 %zext_ln63_17, i7 %select_ln55_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1023 'add' 'add_ln63_15' <Predicate = (!icmp_ln54)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1024 [1/1] (0.00ns)   --->   "%shl_ln63_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln63_15, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1024 'bitconcatenate' 'shl_ln63_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_27 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln63_18 = zext i9 %shl_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1025 'zext' 'zext_ln63_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_27 : Operation 1026 [1/1] (1.99ns)   --->   "%add_ln63_16 = add i64 %zext_ln63_18, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1026 'add' 'add_ln63_16' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln63_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_16, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1027 'partselect' 'trunc_ln63_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_27 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln63_4 = sext i62 %trunc_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1028 'sext' 'sext_ln63_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_27 : Operation 1029 [1/1] (0.00ns)   --->   "%gmem0_addr_24 = getelementptr i32 %gmem0, i64 %sext_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1029 'getelementptr' 'gmem0_addr_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 1030 [1/1] (1.51ns)   --->   "%add_ln54_4 = add i13 %or_ln54_1, i13 5" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1030 'add' 'add_ln54_4' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i13 %add_ln54_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1031 'zext' 'zext_ln54_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 1032 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_6 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1032 'getelementptr' 'Layer2_Weights_CPU_addr_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 1033 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_6 = load i13 %Layer2_Weights_CPU_addr_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1033 'load' 'Layer2_Weights_CPU_load_6' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_28 : Operation 1034 [1/1] (1.51ns)   --->   "%add_ln54_10 = add i13 %or_ln54_1, i13 11" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1034 'add' 'add_ln54_10' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln54_15 = zext i13 %add_ln54_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1035 'zext' 'zext_ln54_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 1036 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_12 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1036 'getelementptr' 'Layer2_Weights_CPU_addr_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 1037 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_12 = load i13 %Layer2_Weights_CPU_addr_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1037 'load' 'Layer2_Weights_CPU_load_12' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_28 : Operation 1038 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_97 = load i13 %Layer2_Weights_CPU_addr_97" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1038 'load' 'Layer2_Weights_CPU_load_97' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_28 : Operation 1039 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_98 = load i13 %Layer2_Weights_CPU_addr_98" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1039 'load' 'Layer2_Weights_CPU_load_98' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_28 : Operation 1040 [3/3] (13.3ns)   --->   "%add9_0_1 = fadd i32 %add8_0_1, i32 %mul5_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1040 'fadd' 'add9_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1041 [2/3] (13.3ns)   --->   "%add7_0_2 = fadd i32 %mul2_0_2, i32 %mul3_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1041 'fadd' 'add7_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1042 [1/2] (10.1ns)   --->   "%mul5_0_2 = fmul i32 %Layer2_Weights_CPU_load_16, i32 %bitcast_ln66_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1042 'fmul' 'mul5_0_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1043 [1/1] (14.6ns)   --->   "%gmem0_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1043 'read' 'gmem0_addr_17_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1044 [1/7] (14.6ns)   --->   "%gmem0_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_18, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1044 'readreq' 'gmem0_load_18_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1045 [2/7] (14.6ns)   --->   "%gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1045 'readreq' 'gmem0_load_19_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1046 [3/7] (14.6ns)   --->   "%gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1046 'readreq' 'gmem0_load_20_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1047 [4/7] (14.6ns)   --->   "%gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1047 'readreq' 'gmem0_load_21_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1048 [5/7] (14.6ns)   --->   "%gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1048 'readreq' 'gmem0_load_22_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1049 [6/7] (14.6ns)   --->   "%gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1049 'readreq' 'gmem0_load_23_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1050 [7/7] (14.6ns)   --->   "%gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1050 'readreq' 'gmem0_load_24_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1051 [1/1] (1.41ns)   --->   "%add_ln64_15 = add i9 %zext_ln63_5, i9 173" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1051 'add' 'add_ln64_15' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1052 [1/1] (0.00ns)   --->   "%shl_ln64_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_15, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1052 'bitconcatenate' 'shl_ln64_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln64_20 = zext i11 %shl_ln64_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1053 'zext' 'zext_ln64_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 1054 [1/1] (1.99ns)   --->   "%add_ln64_16 = add i64 %zext_ln64_20, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1054 'add' 'add_ln64_16' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1055 [1/1] (0.00ns)   --->   "%trunc_ln64_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_16, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1055 'partselect' 'trunc_ln64_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln64_4 = sext i62 %trunc_ln64_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1056 'sext' 'sext_ln64_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_28 : Operation 1057 [1/1] (0.00ns)   --->   "%gmem0_addr_25 = getelementptr i32 %gmem0, i64 %sext_ln64_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1057 'getelementptr' 'gmem0_addr_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 1058 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_6 = load i13 %Layer2_Weights_CPU_addr_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1058 'load' 'Layer2_Weights_CPU_load_6' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_29 : Operation 1059 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_12 = load i13 %Layer2_Weights_CPU_addr_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1059 'load' 'Layer2_Weights_CPU_load_12' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_29 : Operation 1060 [1/1] (1.51ns)   --->   "%add_ln54_15 = add i13 %or_ln54_1, i13 16" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1060 'add' 'add_ln54_15' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln54_20 = zext i13 %add_ln54_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1061 'zext' 'zext_ln54_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_29 : Operation 1062 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_17 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1062 'getelementptr' 'Layer2_Weights_CPU_addr_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_29 : Operation 1063 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_17 = load i13 %Layer2_Weights_CPU_addr_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1063 'load' 'Layer2_Weights_CPU_load_17' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_29 : Operation 1064 [1/1] (1.51ns)   --->   "%add_ln54_20 = add i13 %or_ln54_1, i13 21" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1064 'add' 'add_ln54_20' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln54_25 = zext i13 %add_ln54_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1065 'zext' 'zext_ln54_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_29 : Operation 1066 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_22 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1066 'getelementptr' 'Layer2_Weights_CPU_addr_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_29 : Operation 1067 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_22 = load i13 %Layer2_Weights_CPU_addr_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1067 'load' 'Layer2_Weights_CPU_load_22' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_29 : Operation 1068 [1/1] (0.00ns)   --->   "%bitcast_ln68 = bitcast i32 %gmem0_addr_5_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1068 'bitcast' 'bitcast_ln68' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_29 : Operation 1069 [2/2] (10.1ns)   --->   "%mul7 = fmul i32 %Layer2_Weights_CPU_load_6, i32 %bitcast_ln68" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1069 'fmul' 'mul7' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1070 [2/3] (13.3ns)   --->   "%add9_0_1 = fadd i32 %add8_0_1, i32 %mul5_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1070 'fadd' 'add9_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1071 [1/3] (13.3ns)   --->   "%add7_0_2 = fadd i32 %mul2_0_2, i32 %mul3_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1071 'fadd' 'add7_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1072 [1/1] (14.6ns)   --->   "%gmem0_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1072 'read' 'gmem0_addr_18_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1073 [1/7] (14.6ns)   --->   "%gmem0_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_19, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1073 'readreq' 'gmem0_load_19_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1074 [2/7] (14.6ns)   --->   "%gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1074 'readreq' 'gmem0_load_20_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1075 [3/7] (14.6ns)   --->   "%gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1075 'readreq' 'gmem0_load_21_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1076 [4/7] (14.6ns)   --->   "%gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1076 'readreq' 'gmem0_load_22_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1077 [5/7] (14.6ns)   --->   "%gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1077 'readreq' 'gmem0_load_23_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1078 [6/7] (14.6ns)   --->   "%gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1078 'readreq' 'gmem0_load_24_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1079 [7/7] (14.6ns)   --->   "%gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1079 'readreq' 'gmem0_load_25_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1080 [1/1] (1.41ns)   --->   "%add_ln65_13 = add i9 %zext_ln63_5, i9 342" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1080 'add' 'add_ln65_13' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1081 [1/1] (0.00ns)   --->   "%shl_ln65_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_13, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1081 'bitconcatenate' 'shl_ln65_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_29 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i11 %shl_ln65_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1082 'zext' 'zext_ln65_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_29 : Operation 1083 [1/1] (1.99ns)   --->   "%add_ln65_14 = add i64 %zext_ln65_4, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1083 'add' 'add_ln65_14' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln65_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_14, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1084 'partselect' 'trunc_ln65_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_29 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln65_4 = sext i62 %trunc_ln65_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1085 'sext' 'sext_ln65_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_29 : Operation 1086 [1/1] (0.00ns)   --->   "%gmem0_addr_26 = getelementptr i32 %gmem0, i64 %sext_ln65_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1086 'getelementptr' 'gmem0_addr_26' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 1087 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_17 = load i13 %Layer2_Weights_CPU_addr_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1087 'load' 'Layer2_Weights_CPU_load_17' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_30 : Operation 1088 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_22 = load i13 %Layer2_Weights_CPU_addr_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1088 'load' 'Layer2_Weights_CPU_load_22' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_30 : Operation 1089 [1/1] (1.51ns)   --->   "%add_ln54_25 = add i13 %or_ln54_1, i13 26" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1089 'add' 'add_ln54_25' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln54_30 = zext i13 %add_ln54_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1090 'zext' 'zext_ln54_30' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 1091 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_27 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_30" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1091 'getelementptr' 'Layer2_Weights_CPU_addr_27' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 1092 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_27 = load i13 %Layer2_Weights_CPU_addr_27" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1092 'load' 'Layer2_Weights_CPU_load_27' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_30 : Operation 1093 [1/1] (1.51ns)   --->   "%add_ln54_33 = add i13 %or_ln54_1, i13 34" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1093 'add' 'add_ln54_33' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln54_38 = zext i13 %add_ln54_33" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1094 'zext' 'zext_ln54_38' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 1095 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_35 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_38" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1095 'getelementptr' 'Layer2_Weights_CPU_addr_35' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 1096 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_35 = load i13 %Layer2_Weights_CPU_addr_35" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1096 'load' 'Layer2_Weights_CPU_load_35' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_30 : Operation 1097 [1/2] (10.1ns)   --->   "%mul7 = fmul i32 %Layer2_Weights_CPU_load_6, i32 %bitcast_ln68" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1097 'fmul' 'mul7' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1098 [1/3] (13.3ns)   --->   "%add9_0_1 = fadd i32 %add8_0_1, i32 %mul5_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1098 'fadd' 'add9_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1099 [3/3] (13.3ns)   --->   "%add8_0_2 = fadd i32 %add7_0_2, i32 %mul4_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1099 'fadd' 'add8_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1100 [1/1] (0.00ns)   --->   "%bitcast_ln63_3 = bitcast i32 %gmem0_addr_18_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1100 'bitcast' 'bitcast_ln63_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 1101 [2/2] (10.1ns)   --->   "%mul2_0_3 = fmul i32 %Layer2_Weights_CPU_load_19, i32 %bitcast_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1101 'fmul' 'mul2_0_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1102 [1/1] (14.6ns)   --->   "%gmem0_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1102 'read' 'gmem0_addr_19_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1103 [1/7] (14.6ns)   --->   "%gmem0_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_20, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1103 'readreq' 'gmem0_load_20_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1104 [2/7] (14.6ns)   --->   "%gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1104 'readreq' 'gmem0_load_21_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1105 [3/7] (14.6ns)   --->   "%gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1105 'readreq' 'gmem0_load_22_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1106 [4/7] (14.6ns)   --->   "%gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1106 'readreq' 'gmem0_load_23_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1107 [5/7] (14.6ns)   --->   "%gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1107 'readreq' 'gmem0_load_24_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1108 [6/7] (14.6ns)   --->   "%gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1108 'readreq' 'gmem0_load_25_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1109 [7/7] (14.6ns)   --->   "%gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1109 'readreq' 'gmem0_load_26_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1110 [1/1] (1.44ns)   --->   "%add_ln66_14 = add i10 %zext_ln64_17, i10 511" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1110 'add' 'add_ln66_14' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1111 [1/1] (0.00ns)   --->   "%shl_ln66_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_14, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1111 'bitconcatenate' 'shl_ln66_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln66_4 = zext i12 %shl_ln66_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1112 'zext' 'zext_ln66_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 1113 [1/1] (1.99ns)   --->   "%add_ln66_15 = add i64 %zext_ln66_4, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1113 'add' 'add_ln66_15' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1114 [1/1] (0.00ns)   --->   "%trunc_ln66_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_15, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1114 'partselect' 'trunc_ln66_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln66_4 = sext i62 %trunc_ln66_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1115 'sext' 'sext_ln66_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 1116 [1/1] (0.00ns)   --->   "%gmem0_addr_27 = getelementptr i32 %gmem0, i64 %sext_ln66_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1116 'getelementptr' 'gmem0_addr_27' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 1117 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_27 = load i13 %Layer2_Weights_CPU_addr_27" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1117 'load' 'Layer2_Weights_CPU_load_27' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_31 : Operation 1118 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_35 = load i13 %Layer2_Weights_CPU_addr_35" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1118 'load' 'Layer2_Weights_CPU_load_35' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_31 : Operation 1119 [1/1] (1.51ns)   --->   "%add_ln54_39 = add i13 %or_ln54_1, i13 40" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1119 'add' 'add_ln54_39' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln54_44 = zext i13 %add_ln54_39" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1120 'zext' 'zext_ln54_44' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_31 : Operation 1121 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_41 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_44" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1121 'getelementptr' 'Layer2_Weights_CPU_addr_41' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_31 : Operation 1122 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_41 = load i13 %Layer2_Weights_CPU_addr_41" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1122 'load' 'Layer2_Weights_CPU_load_41' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_31 : Operation 1123 [1/1] (1.51ns)   --->   "%add_ln54_44 = add i13 %or_ln54_1, i13 45" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1123 'add' 'add_ln54_44' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln54_49 = zext i13 %add_ln54_44" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1124 'zext' 'zext_ln54_49' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_31 : Operation 1125 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_46 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_49" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1125 'getelementptr' 'Layer2_Weights_CPU_addr_46' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_31 : Operation 1126 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_46 = load i13 %Layer2_Weights_CPU_addr_46" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1126 'load' 'Layer2_Weights_CPU_load_46' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_31 : Operation 1127 [3/3] (13.3ns)   --->   "%add1_0_1 = fadd i32 %add9_0_1, i32 %mul6_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1127 'fadd' 'add1_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1128 [2/3] (13.3ns)   --->   "%add8_0_2 = fadd i32 %add7_0_2, i32 %mul4_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1128 'fadd' 'add8_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1129 [1/2] (10.1ns)   --->   "%mul2_0_3 = fmul i32 %Layer2_Weights_CPU_load_19, i32 %bitcast_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1129 'fmul' 'mul2_0_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1130 [1/1] (0.00ns)   --->   "%bitcast_ln64_3 = bitcast i32 %gmem0_addr_19_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1130 'bitcast' 'bitcast_ln64_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_31 : Operation 1131 [2/2] (10.1ns)   --->   "%mul3_0_3 = fmul i32 %Layer2_Weights_CPU_load_20, i32 %bitcast_ln64_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1131 'fmul' 'mul3_0_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1132 [1/1] (14.6ns)   --->   "%gmem0_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1132 'read' 'gmem0_addr_20_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1133 [1/7] (14.6ns)   --->   "%gmem0_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_21, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1133 'readreq' 'gmem0_load_21_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1134 [2/7] (14.6ns)   --->   "%gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1134 'readreq' 'gmem0_load_22_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1135 [3/7] (14.6ns)   --->   "%gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1135 'readreq' 'gmem0_load_23_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1136 [4/7] (14.6ns)   --->   "%gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1136 'readreq' 'gmem0_load_24_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1137 [5/7] (14.6ns)   --->   "%gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1137 'readreq' 'gmem0_load_25_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1138 [6/7] (14.6ns)   --->   "%gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1138 'readreq' 'gmem0_load_26_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1139 [7/7] (14.6ns)   --->   "%gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1139 'readreq' 'gmem0_load_27_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1140 [1/1] (1.44ns)   --->   "%add_ln67_14 = add i10 %zext_ln64_17, i10 680" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1140 'add' 'add_ln67_14' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1141 [1/1] (0.00ns)   --->   "%shl_ln67_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_14, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1141 'bitconcatenate' 'shl_ln67_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_31 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln67_4 = zext i12 %shl_ln67_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1142 'zext' 'zext_ln67_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_31 : Operation 1143 [1/1] (1.99ns)   --->   "%add_ln67_15 = add i64 %zext_ln67_4, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1143 'add' 'add_ln67_15' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln67_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_15, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1144 'partselect' 'trunc_ln67_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_31 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln67_4 = sext i62 %trunc_ln67_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1145 'sext' 'sext_ln67_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_31 : Operation 1146 [1/1] (0.00ns)   --->   "%gmem0_addr_28 = getelementptr i32 %gmem0, i64 %sext_ln67_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1146 'getelementptr' 'gmem0_addr_28' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 1147 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_41 = load i13 %Layer2_Weights_CPU_addr_41" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1147 'load' 'Layer2_Weights_CPU_load_41' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_32 : Operation 1148 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_46 = load i13 %Layer2_Weights_CPU_addr_46" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1148 'load' 'Layer2_Weights_CPU_load_46' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_32 : Operation 1149 [1/1] (1.51ns)   --->   "%add_ln54_49 = add i13 %or_ln54_1, i13 50" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1149 'add' 'add_ln54_49' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln54_54 = zext i13 %add_ln54_49" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1150 'zext' 'zext_ln54_54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_32 : Operation 1151 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_51 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_54" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1151 'getelementptr' 'Layer2_Weights_CPU_addr_51' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_32 : Operation 1152 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_51 = load i13 %Layer2_Weights_CPU_addr_51" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1152 'load' 'Layer2_Weights_CPU_load_51' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_32 : Operation 1153 [1/1] (1.51ns)   --->   "%add_ln54_53 = add i13 %or_ln54_1, i13 54" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1153 'add' 'add_ln54_53' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln54_58 = zext i13 %add_ln54_53" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1154 'zext' 'zext_ln54_58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_32 : Operation 1155 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_55 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_58" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1155 'getelementptr' 'Layer2_Weights_CPU_addr_55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_32 : Operation 1156 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_55 = load i13 %Layer2_Weights_CPU_addr_55" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1156 'load' 'Layer2_Weights_CPU_load_55' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_32 : Operation 1157 [3/3] (13.3ns)   --->   "%add2 = fadd i32 %add1, i32 %mul7" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1157 'fadd' 'add2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1158 [2/3] (13.3ns)   --->   "%add1_0_1 = fadd i32 %add9_0_1, i32 %mul6_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1158 'fadd' 'add1_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1159 [1/3] (13.3ns)   --->   "%add8_0_2 = fadd i32 %add7_0_2, i32 %mul4_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1159 'fadd' 'add8_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1160 [1/2] (10.1ns)   --->   "%mul3_0_3 = fmul i32 %Layer2_Weights_CPU_load_20, i32 %bitcast_ln64_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1160 'fmul' 'mul3_0_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1161 [1/1] (0.00ns)   --->   "%bitcast_ln65_3 = bitcast i32 %gmem0_addr_20_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1161 'bitcast' 'bitcast_ln65_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_32 : Operation 1162 [2/2] (10.1ns)   --->   "%mul4_0_3 = fmul i32 %Layer2_Weights_CPU_load_21, i32 %bitcast_ln65_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1162 'fmul' 'mul4_0_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1163 [1/1] (14.6ns)   --->   "%gmem0_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1163 'read' 'gmem0_addr_21_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1164 [1/7] (14.6ns)   --->   "%gmem0_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_22, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1164 'readreq' 'gmem0_load_22_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1165 [2/7] (14.6ns)   --->   "%gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1165 'readreq' 'gmem0_load_23_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1166 [3/7] (14.6ns)   --->   "%gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1166 'readreq' 'gmem0_load_24_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1167 [4/7] (14.6ns)   --->   "%gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1167 'readreq' 'gmem0_load_25_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1168 [5/7] (14.6ns)   --->   "%gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1168 'readreq' 'gmem0_load_26_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1169 [6/7] (14.6ns)   --->   "%gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1169 'readreq' 'gmem0_load_27_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1170 [7/7] (14.6ns)   --->   "%gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1170 'readreq' 'gmem0_load_28_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1171 [1/1] (1.41ns)   --->   "%add_ln68_14 = add i9 %zext_ln63_5, i9 337" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1171 'add' 'add_ln68_14' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_14, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1172 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_32 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln68_29 = sext i11 %tmp_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1173 'sext' 'sext_ln68_29' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_32 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln68_4 = zext i12 %sext_ln68_29" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1174 'zext' 'zext_ln68_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_32 : Operation 1175 [1/1] (1.99ns)   --->   "%add_ln68_15 = add i64 %zext_ln68_4, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1175 'add' 'add_ln68_15' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1176 [1/1] (0.00ns)   --->   "%trunc_ln68_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_15, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1176 'partselect' 'trunc_ln68_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_32 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln68_4 = sext i62 %trunc_ln68_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1177 'sext' 'sext_ln68_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_32 : Operation 1178 [1/1] (0.00ns)   --->   "%gmem0_addr_29 = getelementptr i32 %gmem0, i64 %sext_ln68_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1178 'getelementptr' 'gmem0_addr_29' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 1179 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_51 = load i13 %Layer2_Weights_CPU_addr_51" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1179 'load' 'Layer2_Weights_CPU_load_51' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_33 : Operation 1180 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_55 = load i13 %Layer2_Weights_CPU_addr_55" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1180 'load' 'Layer2_Weights_CPU_load_55' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_33 : Operation 1181 [1/1] (1.51ns)   --->   "%add_ln54_54 = add i13 %or_ln54_1, i13 55" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1181 'add' 'add_ln54_54' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln54_59 = zext i13 %add_ln54_54" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1182 'zext' 'zext_ln54_59' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_33 : Operation 1183 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_56 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_59" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1183 'getelementptr' 'Layer2_Weights_CPU_addr_56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_33 : Operation 1184 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_56 = load i13 %Layer2_Weights_CPU_addr_56" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1184 'load' 'Layer2_Weights_CPU_load_56' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_33 : Operation 1185 [1/1] (1.51ns)   --->   "%add_ln54_62 = add i13 %or_ln54_1, i13 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1185 'add' 'add_ln54_62' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln54_67 = zext i13 %add_ln54_62" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1186 'zext' 'zext_ln54_67' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_33 : Operation 1187 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_64 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_67" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1187 'getelementptr' 'Layer2_Weights_CPU_addr_64' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_33 : Operation 1188 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_64 = load i13 %Layer2_Weights_CPU_addr_64" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1188 'load' 'Layer2_Weights_CPU_load_64' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_33 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_7)   --->   "%select_ln54_11 = select i1 %icmp_ln55, i8 13, i8 %empty_48" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1189 'select' 'select_ln54_11' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1190 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln55_7 = select i1 %and_ln54, i8 %p_mid111, i8 %select_ln54_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 1190 'select' 'select_ln55_7' <Predicate = (!icmp_ln54)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %shl_ln63_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1191 'zext' 'zext_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_33 : Operation 1192 [2/3] (13.3ns)   --->   "%add2 = fadd i32 %add1, i32 %mul7" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1192 'fadd' 'add2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1193 [1/3] (13.3ns)   --->   "%add1_0_1 = fadd i32 %add9_0_1, i32 %mul6_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1193 'fadd' 'add1_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1194 [1/1] (0.00ns)   --->   "%bitcast_ln68_1 = bitcast i32 %gmem0_addr_11_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1194 'bitcast' 'bitcast_ln68_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_33 : Operation 1195 [2/2] (10.1ns)   --->   "%mul7_0_1 = fmul i32 %Layer2_Weights_CPU_load_12, i32 %bitcast_ln68_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1195 'fmul' 'mul7_0_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1196 [3/3] (13.3ns)   --->   "%add7_0_3 = fadd i32 %mul2_0_3, i32 %mul3_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1196 'fadd' 'add7_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1197 [1/2] (10.1ns)   --->   "%mul4_0_3 = fmul i32 %Layer2_Weights_CPU_load_21, i32 %bitcast_ln65_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1197 'fmul' 'mul4_0_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1198 [1/1] (14.6ns)   --->   "%gmem0_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1198 'read' 'gmem0_addr_22_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1199 [1/7] (14.6ns)   --->   "%gmem0_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_23, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1199 'readreq' 'gmem0_load_23_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1200 [2/7] (14.6ns)   --->   "%gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1200 'readreq' 'gmem0_load_24_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1201 [3/7] (14.6ns)   --->   "%gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1201 'readreq' 'gmem0_load_25_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1202 [4/7] (14.6ns)   --->   "%gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1202 'readreq' 'gmem0_load_26_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1203 [5/7] (14.6ns)   --->   "%gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1203 'readreq' 'gmem0_load_27_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1204 [6/7] (14.6ns)   --->   "%gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1204 'readreq' 'gmem0_load_28_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1205 [7/7] (14.6ns)   --->   "%gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1205 'readreq' 'gmem0_load_29_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1206 [1/1] (1.39ns)   --->   "%add_ln63_18 = add i8 %zext_ln63, i8 %select_ln55_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1206 'add' 'add_ln63_18' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1207 [1/1] (0.00ns)   --->   "%shl_ln63_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_18, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1207 'bitconcatenate' 'shl_ln63_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_33 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln63_20 = zext i10 %shl_ln63_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1208 'zext' 'zext_ln63_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_33 : Operation 1209 [1/1] (1.99ns)   --->   "%add_ln63_19 = add i64 %zext_ln63_20, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1209 'add' 'add_ln63_19' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln63_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_19, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1210 'partselect' 'trunc_ln63_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_33 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln63_5 = sext i62 %trunc_ln63_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1211 'sext' 'sext_ln63_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_33 : Operation 1212 [1/1] (0.00ns)   --->   "%gmem0_addr_30 = getelementptr i32 %gmem0, i64 %sext_ln63_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1212 'getelementptr' 'gmem0_addr_30' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln64_5 = zext i8 %empty_48" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1213 'zext' 'zext_ln64_5' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 0.00>
ST_34 : Operation 1214 [1/1] (1.41ns)   --->   "%add_ln64_1 = add i9 %zext_ln64_5, i9 169" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1214 'add' 'add_ln64_1' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1215 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_56 = load i13 %Layer2_Weights_CPU_addr_56" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1215 'load' 'Layer2_Weights_CPU_load_56' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_34 : Operation 1216 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_64 = load i13 %Layer2_Weights_CPU_addr_64" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1216 'load' 'Layer2_Weights_CPU_load_64' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_34 : Operation 1217 [1/1] (1.51ns)   --->   "%add_ln54_68 = add i13 %or_ln54_1, i13 69" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1217 'add' 'add_ln54_68' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln54_73 = zext i13 %add_ln54_68" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1218 'zext' 'zext_ln54_73' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_34 : Operation 1219 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_70 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_73" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1219 'getelementptr' 'Layer2_Weights_CPU_addr_70' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_34 : Operation 1220 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_70 = load i13 %Layer2_Weights_CPU_addr_70" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1220 'load' 'Layer2_Weights_CPU_load_70' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_34 : Operation 1221 [1/1] (1.51ns)   --->   "%add_ln54_73 = add i13 %or_ln54_1, i13 74" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1221 'add' 'add_ln54_73' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln54_78 = zext i13 %add_ln54_73" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1222 'zext' 'zext_ln54_78' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_34 : Operation 1223 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_75 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_78" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1223 'getelementptr' 'Layer2_Weights_CPU_addr_75' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_34 : Operation 1224 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_75 = load i13 %Layer2_Weights_CPU_addr_75" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1224 'load' 'Layer2_Weights_CPU_load_75' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_34 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_8)   --->   "%select_ln54_12 = select i1 %icmp_ln55, i9 182, i9 %add_ln64_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1225 'select' 'select_ln54_12' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln64_11 = zext i8 %p_mid111" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1226 'zext' 'zext_ln64_11' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 0.00>
ST_34 : Operation 1227 [1/1] (1.41ns)   --->   "%add_ln64_14 = add i9 %zext_ln64_11, i9 169" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1227 'add' 'add_ln64_14' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1228 [1/1] (0.56ns) (out node of the LUT)   --->   "%select_ln55_8 = select i1 %and_ln54, i9 %add_ln64_14, i9 %select_ln54_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 1228 'select' 'select_ln55_8' <Predicate = (!icmp_ln54)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1229 [1/3] (13.3ns)   --->   "%add2 = fadd i32 %add1, i32 %mul7" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1229 'fadd' 'add2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1230 [1/2] (10.1ns)   --->   "%mul7_0_1 = fmul i32 %Layer2_Weights_CPU_load_12, i32 %bitcast_ln68_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1230 'fmul' 'mul7_0_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1231 [3/3] (13.3ns)   --->   "%add9_0_2 = fadd i32 %add8_0_2, i32 %mul5_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1231 'fadd' 'add9_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1232 [1/1] (0.00ns)   --->   "%bitcast_ln67_2 = bitcast i32 %gmem0_addr_16_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1232 'bitcast' 'bitcast_ln67_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_34 : Operation 1233 [2/2] (10.1ns)   --->   "%mul6_0_2 = fmul i32 %Layer2_Weights_CPU_load_17, i32 %bitcast_ln67_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1233 'fmul' 'mul6_0_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1234 [2/3] (13.3ns)   --->   "%add7_0_3 = fadd i32 %mul2_0_3, i32 %mul3_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1234 'fadd' 'add7_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1235 [1/1] (14.6ns)   --->   "%gmem0_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1235 'read' 'gmem0_addr_23_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1236 [1/7] (14.6ns)   --->   "%gmem0_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_24, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1236 'readreq' 'gmem0_load_24_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1237 [2/7] (14.6ns)   --->   "%gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1237 'readreq' 'gmem0_load_25_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1238 [3/7] (14.6ns)   --->   "%gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1238 'readreq' 'gmem0_load_26_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1239 [4/7] (14.6ns)   --->   "%gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1239 'readreq' 'gmem0_load_27_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1240 [5/7] (14.6ns)   --->   "%gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1240 'readreq' 'gmem0_load_28_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1241 [6/7] (14.6ns)   --->   "%gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1241 'readreq' 'gmem0_load_29_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1242 [7/7] (14.6ns)   --->   "%gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1242 'readreq' 'gmem0_load_30_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1243 [1/1] (1.41ns)   --->   "%add_ln64_19 = add i9 %select_ln55_8, i9 %zext_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1243 'add' 'add_ln64_19' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1244 [1/1] (0.00ns)   --->   "%shl_ln64_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_19, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1244 'bitconcatenate' 'shl_ln64_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_34 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln64_21 = zext i11 %shl_ln64_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1245 'zext' 'zext_ln64_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_34 : Operation 1246 [1/1] (1.99ns)   --->   "%add_ln64_20 = add i64 %zext_ln64_21, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1246 'add' 'add_ln64_20' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1247 [1/1] (0.00ns)   --->   "%trunc_ln64_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_20, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1247 'partselect' 'trunc_ln64_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_34 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln64_5 = sext i62 %trunc_ln64_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1248 'sext' 'sext_ln64_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_34 : Operation 1249 [1/1] (0.00ns)   --->   "%gmem0_addr_31 = getelementptr i32 %gmem0, i64 %sext_ln64_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1249 'getelementptr' 'gmem0_addr_31' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln64_3 = zext i8 %empty_48" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1250 'zext' 'zext_ln64_3' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 0.00>
ST_35 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln64_4 = zext i8 %empty_48" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1251 'zext' 'zext_ln64_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1252 [1/1] (1.44ns)   --->   "%add_ln65_3 = add i10 %zext_ln64_4, i10 338" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1252 'add' 'add_ln65_3' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1253 [1/1] (1.46ns)   --->   "%add_ln68_1 = add i11 %zext_ln64_3, i11 845" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1253 'add' 'add_ln68_1' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1254 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_70 = load i13 %Layer2_Weights_CPU_addr_70" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1254 'load' 'Layer2_Weights_CPU_load_70' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_35 : Operation 1255 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_75 = load i13 %Layer2_Weights_CPU_addr_75" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1255 'load' 'Layer2_Weights_CPU_load_75' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_35 : Operation 1256 [1/1] (1.51ns)   --->   "%add_ln54_77 = add i13 %or_ln54_1, i13 78" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1256 'add' 'add_ln54_77' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln54_82 = zext i13 %add_ln54_77" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1257 'zext' 'zext_ln54_82' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 1258 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_79 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_82" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1258 'getelementptr' 'Layer2_Weights_CPU_addr_79' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 1259 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_79 = load i13 %Layer2_Weights_CPU_addr_79" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1259 'load' 'Layer2_Weights_CPU_load_79' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_35 : Operation 1260 [1/1] (1.51ns)   --->   "%add_ln54_78 = add i13 %or_ln54_1, i13 79" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1260 'add' 'add_ln54_78' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln54_83 = zext i13 %add_ln54_78" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1261 'zext' 'zext_ln54_83' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 1262 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_80 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_83" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1262 'getelementptr' 'Layer2_Weights_CPU_addr_80' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 1263 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_80 = load i13 %Layer2_Weights_CPU_addr_80" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1263 'load' 'Layer2_Weights_CPU_load_80' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_35 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_9)   --->   "%select_ln54_13 = select i1 %icmp_ln55, i10 351, i10 %add_ln65_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1264 'select' 'select_ln54_13' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_12)   --->   "%select_ln54_16 = select i1 %icmp_ln55, i11 858, i11 %add_ln68_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1265 'select' 'select_ln54_16' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln64_9 = zext i8 %p_mid111" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1266 'zext' 'zext_ln64_9' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 0.00>
ST_35 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln64_10 = zext i8 %p_mid111" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1267 'zext' 'zext_ln64_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 1268 [1/1] (1.44ns)   --->   "%add_ln65_16 = add i10 %zext_ln64_10, i10 338" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1268 'add' 'add_ln65_16' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1269 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln55_9 = select i1 %and_ln54, i10 %add_ln65_16, i10 %select_ln54_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 1269 'select' 'select_ln55_9' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1270 [1/1] (1.46ns)   --->   "%add_ln68_13 = add i11 %zext_ln64_9, i11 845" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1270 'add' 'add_ln68_13' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1271 [1/1] (0.71ns) (out node of the LUT)   --->   "%select_ln55_12 = select i1 %and_ln54, i11 %add_ln68_13, i11 %select_ln54_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 1271 'select' 'select_ln55_12' <Predicate = (!icmp_ln54)> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1272 [3/3] (13.3ns)   --->   "%add2_0_1 = fadd i32 %add1_0_1, i32 %mul7_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1272 'fadd' 'add2_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1273 [2/3] (13.3ns)   --->   "%add9_0_2 = fadd i32 %add8_0_2, i32 %mul5_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1273 'fadd' 'add9_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1274 [1/2] (10.1ns)   --->   "%mul6_0_2 = fmul i32 %Layer2_Weights_CPU_load_17, i32 %bitcast_ln67_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1274 'fmul' 'mul6_0_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1275 [1/3] (13.3ns)   --->   "%add7_0_3 = fadd i32 %mul2_0_3, i32 %mul3_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1275 'fadd' 'add7_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1276 [1/1] (0.00ns)   --->   "%bitcast_ln66_3 = bitcast i32 %gmem0_addr_21_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1276 'bitcast' 'bitcast_ln66_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 1277 [2/2] (10.1ns)   --->   "%mul5_0_3 = fmul i32 %Layer2_Weights_CPU_load_22, i32 %bitcast_ln66_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1277 'fmul' 'mul5_0_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1278 [1/1] (14.6ns)   --->   "%gmem0_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1278 'read' 'gmem0_addr_24_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1279 [1/7] (14.6ns)   --->   "%gmem0_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_25, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1279 'readreq' 'gmem0_load_25_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1280 [2/7] (14.6ns)   --->   "%gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1280 'readreq' 'gmem0_load_26_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1281 [3/7] (14.6ns)   --->   "%gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1281 'readreq' 'gmem0_load_27_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1282 [4/7] (14.6ns)   --->   "%gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1282 'readreq' 'gmem0_load_28_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1283 [5/7] (14.6ns)   --->   "%gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1283 'readreq' 'gmem0_load_29_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1284 [6/7] (14.6ns)   --->   "%gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1284 'readreq' 'gmem0_load_30_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1285 [7/7] (14.6ns)   --->   "%gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1285 'readreq' 'gmem0_load_31_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1286 [1/1] (1.44ns)   --->   "%add_ln65_17 = add i10 %select_ln55_9, i10 %zext_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1286 'add' 'add_ln65_17' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1287 [1/1] (0.00ns)   --->   "%shl_ln65_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln65_17, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1287 'bitconcatenate' 'shl_ln65_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln65_5 = zext i12 %shl_ln65_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1288 'zext' 'zext_ln65_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 1289 [1/1] (1.99ns)   --->   "%add_ln65_18 = add i64 %zext_ln65_5, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1289 'add' 'add_ln65_18' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1290 [1/1] (0.00ns)   --->   "%trunc_ln65_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_18, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1290 'partselect' 'trunc_ln65_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln65_5 = sext i62 %trunc_ln65_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1291 'sext' 'sext_ln65_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 1292 [1/1] (0.00ns)   --->   "%gmem0_addr_32 = getelementptr i32 %gmem0, i64 %sext_ln65_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1292 'getelementptr' 'gmem0_addr_32' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 14.6>
ST_36 : Operation 1293 [1/1] (1.44ns)   --->   "%add_ln66_1 = add i10 %zext_ln64_4, i10 507" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1293 'add' 'add_ln66_1' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1294 [1/1] (1.44ns)   --->   "%add_ln67_1 = add i10 %zext_ln64_4, i10 676" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1294 'add' 'add_ln67_1' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1295 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_79 = load i13 %Layer2_Weights_CPU_addr_79" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1295 'load' 'Layer2_Weights_CPU_load_79' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_36 : Operation 1296 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_80 = load i13 %Layer2_Weights_CPU_addr_80" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1296 'load' 'Layer2_Weights_CPU_load_80' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_36 : Operation 1297 [1/1] (1.51ns)   --->   "%add_ln54_91 = add i13 %or_ln54_1, i13 92" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1297 'add' 'add_ln54_91' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln54_96 = zext i13 %add_ln54_91" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1298 'zext' 'zext_ln54_96' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_36 : Operation 1299 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_93 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_96" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1299 'getelementptr' 'Layer2_Weights_CPU_addr_93' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_36 : Operation 1300 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_93 = load i13 %Layer2_Weights_CPU_addr_93" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1300 'load' 'Layer2_Weights_CPU_load_93' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_36 : Operation 1301 [1/1] (1.51ns)   --->   "%add_ln54_97 = add i13 %or_ln54_1, i13 98" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1301 'add' 'add_ln54_97' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1302 [1/1] (0.00ns)   --->   "%zext_ln54_102 = zext i13 %add_ln54_97" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1302 'zext' 'zext_ln54_102' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_36 : Operation 1303 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_99 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_102" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1303 'getelementptr' 'Layer2_Weights_CPU_addr_99' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_36 : Operation 1304 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_99 = load i13 %Layer2_Weights_CPU_addr_99" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1304 'load' 'Layer2_Weights_CPU_load_99' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_36 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_10)   --->   "%select_ln54_14 = select i1 %icmp_ln55, i10 520, i10 %add_ln66_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1305 'select' 'select_ln54_14' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_11)   --->   "%select_ln54_15 = select i1 %icmp_ln55, i10 689, i10 %add_ln67_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1306 'select' 'select_ln54_15' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1307 [1/1] (1.44ns)   --->   "%add_ln66_16 = add i10 %zext_ln64_10, i10 507" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1307 'add' 'add_ln66_16' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1308 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln55_10 = select i1 %and_ln54, i10 %add_ln66_16, i10 %select_ln54_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 1308 'select' 'select_ln55_10' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1309 [1/1] (1.44ns)   --->   "%add_ln67_16 = add i10 %zext_ln64_10, i10 676" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1309 'add' 'add_ln67_16' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1310 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln55_11 = select i1 %and_ln54, i10 %add_ln67_16, i10 %select_ln54_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 1310 'select' 'select_ln55_11' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1311 [2/3] (13.3ns)   --->   "%add2_0_1 = fadd i32 %add1_0_1, i32 %mul7_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1311 'fadd' 'add2_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1312 [1/3] (13.3ns)   --->   "%add9_0_2 = fadd i32 %add8_0_2, i32 %mul5_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1312 'fadd' 'add9_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1313 [3/3] (13.3ns)   --->   "%add8_0_3 = fadd i32 %add7_0_3, i32 %mul4_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1313 'fadd' 'add8_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1314 [1/2] (10.1ns)   --->   "%mul5_0_3 = fmul i32 %Layer2_Weights_CPU_load_22, i32 %bitcast_ln66_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1314 'fmul' 'mul5_0_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1315 [1/1] (0.00ns)   --->   "%bitcast_ln63_4 = bitcast i32 %gmem0_addr_24_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1315 'bitcast' 'bitcast_ln63_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_36 : Operation 1316 [2/2] (10.1ns)   --->   "%mul2_0_4 = fmul i32 %Layer2_Weights_CPU_load_25, i32 %bitcast_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1316 'fmul' 'mul2_0_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1317 [1/1] (14.6ns)   --->   "%gmem0_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1317 'read' 'gmem0_addr_25_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1318 [1/7] (14.6ns)   --->   "%gmem0_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_26, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1318 'readreq' 'gmem0_load_26_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1319 [2/7] (14.6ns)   --->   "%gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1319 'readreq' 'gmem0_load_27_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1320 [3/7] (14.6ns)   --->   "%gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1320 'readreq' 'gmem0_load_28_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1321 [4/7] (14.6ns)   --->   "%gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1321 'readreq' 'gmem0_load_29_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1322 [5/7] (14.6ns)   --->   "%gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1322 'readreq' 'gmem0_load_30_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1323 [6/7] (14.6ns)   --->   "%gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1323 'readreq' 'gmem0_load_31_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1324 [7/7] (14.6ns)   --->   "%gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1324 'readreq' 'gmem0_load_32_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1325 [1/1] (1.44ns)   --->   "%add_ln66_18 = add i10 %select_ln55_10, i10 %zext_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1325 'add' 'add_ln66_18' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1326 [1/1] (0.00ns)   --->   "%shl_ln66_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_18, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1326 'bitconcatenate' 'shl_ln66_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_36 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln66_5 = zext i12 %shl_ln66_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1327 'zext' 'zext_ln66_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_36 : Operation 1328 [1/1] (1.99ns)   --->   "%add_ln66_19 = add i64 %zext_ln66_5, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1328 'add' 'add_ln66_19' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1329 [1/1] (0.00ns)   --->   "%trunc_ln66_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_19, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1329 'partselect' 'trunc_ln66_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_36 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln66_5 = sext i62 %trunc_ln66_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1330 'sext' 'sext_ln66_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_36 : Operation 1331 [1/1] (0.00ns)   --->   "%gmem0_addr_33 = getelementptr i32 %gmem0, i64 %sext_ln66_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1331 'getelementptr' 'gmem0_addr_33' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 14.6>
ST_37 : Operation 1332 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_93 = load i13 %Layer2_Weights_CPU_addr_93" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1332 'load' 'Layer2_Weights_CPU_load_93' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_37 : Operation 1333 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_99 = load i13 %Layer2_Weights_CPU_addr_99" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1333 'load' 'Layer2_Weights_CPU_load_99' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_37 : Operation 1334 [1/1] (1.51ns)   --->   "%add_ln54_101 = add i13 %or_ln54_1, i13 102" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1334 'add' 'add_ln54_101' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln54_106 = zext i13 %add_ln54_101" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1335 'zext' 'zext_ln54_106' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_37 : Operation 1336 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_103 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_106" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1336 'getelementptr' 'Layer2_Weights_CPU_addr_103' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_37 : Operation 1337 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_103 = load i13 %Layer2_Weights_CPU_addr_103" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1337 'load' 'Layer2_Weights_CPU_load_103' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_37 : Operation 1338 [1/1] (1.51ns)   --->   "%add_ln54_102 = add i13 %or_ln54_1, i13 103" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1338 'add' 'add_ln54_102' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln54_107 = zext i13 %add_ln54_102" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1339 'zext' 'zext_ln54_107' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_37 : Operation 1340 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_104 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_107" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1340 'getelementptr' 'Layer2_Weights_CPU_addr_104' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_37 : Operation 1341 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_104 = load i13 %Layer2_Weights_CPU_addr_104" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1341 'load' 'Layer2_Weights_CPU_load_104' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_37 : Operation 1342 [1/3] (13.3ns)   --->   "%add2_0_1 = fadd i32 %add1_0_1, i32 %mul7_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1342 'fadd' 'add2_0_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1343 [3/3] (13.3ns)   --->   "%add1_0_2 = fadd i32 %add9_0_2, i32 %mul6_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1343 'fadd' 'add1_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1344 [2/3] (13.3ns)   --->   "%add8_0_3 = fadd i32 %add7_0_3, i32 %mul4_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1344 'fadd' 'add8_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1345 [1/2] (10.1ns)   --->   "%mul2_0_4 = fmul i32 %Layer2_Weights_CPU_load_25, i32 %bitcast_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1345 'fmul' 'mul2_0_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1346 [1/1] (0.00ns)   --->   "%bitcast_ln64_4 = bitcast i32 %gmem0_addr_25_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1346 'bitcast' 'bitcast_ln64_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_37 : Operation 1347 [2/2] (10.1ns)   --->   "%mul3_0_4 = fmul i32 %Layer2_Weights_CPU_load_26, i32 %bitcast_ln64_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1347 'fmul' 'mul3_0_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1348 [1/1] (14.6ns)   --->   "%gmem0_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_26" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1348 'read' 'gmem0_addr_26_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1349 [1/7] (14.6ns)   --->   "%gmem0_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_27, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1349 'readreq' 'gmem0_load_27_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1350 [2/7] (14.6ns)   --->   "%gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1350 'readreq' 'gmem0_load_28_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1351 [3/7] (14.6ns)   --->   "%gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1351 'readreq' 'gmem0_load_29_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1352 [4/7] (14.6ns)   --->   "%gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1352 'readreq' 'gmem0_load_30_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1353 [5/7] (14.6ns)   --->   "%gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1353 'readreq' 'gmem0_load_31_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1354 [6/7] (14.6ns)   --->   "%gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1354 'readreq' 'gmem0_load_32_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1355 [7/7] (14.6ns)   --->   "%gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1355 'readreq' 'gmem0_load_33_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1356 [1/1] (1.44ns)   --->   "%add_ln67_18 = add i10 %select_ln55_11, i10 %zext_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1356 'add' 'add_ln67_18' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1357 [1/1] (0.00ns)   --->   "%shl_ln67_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_18, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1357 'bitconcatenate' 'shl_ln67_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_37 : Operation 1358 [1/1] (0.00ns)   --->   "%zext_ln67_5 = zext i12 %shl_ln67_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1358 'zext' 'zext_ln67_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_37 : Operation 1359 [1/1] (1.99ns)   --->   "%add_ln67_19 = add i64 %zext_ln67_5, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1359 'add' 'add_ln67_19' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1360 [1/1] (0.00ns)   --->   "%trunc_ln67_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_19, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1360 'partselect' 'trunc_ln67_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_37 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln67_5 = sext i62 %trunc_ln67_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1361 'sext' 'sext_ln67_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_37 : Operation 1362 [1/1] (0.00ns)   --->   "%gmem0_addr_34 = getelementptr i32 %gmem0, i64 %sext_ln67_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1362 'getelementptr' 'gmem0_addr_34' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 14.6>
ST_38 : Operation 1363 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_103 = load i13 %Layer2_Weights_CPU_addr_103" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1363 'load' 'Layer2_Weights_CPU_load_103' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_38 : Operation 1364 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_104 = load i13 %Layer2_Weights_CPU_addr_104" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1364 'load' 'Layer2_Weights_CPU_load_104' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_38 : Operation 1365 [1/1] (1.51ns)   --->   "%add_ln54_119 = add i13 %or_ln54_1, i13 120" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1365 'add' 'add_ln54_119' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln54_124 = zext i13 %add_ln54_119" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1366 'zext' 'zext_ln54_124' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_38 : Operation 1367 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_121 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_124" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1367 'getelementptr' 'Layer2_Weights_CPU_addr_121' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_38 : Operation 1368 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_121 = load i13 %Layer2_Weights_CPU_addr_121" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1368 'load' 'Layer2_Weights_CPU_load_121' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_38 : Operation 1369 [1/1] (1.51ns)   --->   "%add_ln54_120 = add i13 %or_ln54_1, i13 121" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1369 'add' 'add_ln54_120' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln54_125 = zext i13 %add_ln54_120" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1370 'zext' 'zext_ln54_125' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_38 : Operation 1371 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_122 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_125" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1371 'getelementptr' 'Layer2_Weights_CPU_addr_122' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_38 : Operation 1372 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_122 = load i13 %Layer2_Weights_CPU_addr_122" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1372 'load' 'Layer2_Weights_CPU_load_122' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_38 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i4 %shl_ln63_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1373 'zext' 'zext_ln63_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_38 : Operation 1374 [2/3] (13.3ns)   --->   "%add1_0_2 = fadd i32 %add9_0_2, i32 %mul6_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1374 'fadd' 'add1_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1375 [1/3] (13.3ns)   --->   "%add8_0_3 = fadd i32 %add7_0_3, i32 %mul4_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1375 'fadd' 'add8_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1376 [1/2] (10.1ns)   --->   "%mul3_0_4 = fmul i32 %Layer2_Weights_CPU_load_26, i32 %bitcast_ln64_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1376 'fmul' 'mul3_0_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1377 [1/1] (0.00ns)   --->   "%bitcast_ln65_4 = bitcast i32 %gmem0_addr_26_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1377 'bitcast' 'bitcast_ln65_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_38 : Operation 1378 [2/2] (10.1ns)   --->   "%mul4_0_4 = fmul i32 %Layer2_Weights_CPU_load_27, i32 %bitcast_ln65_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1378 'fmul' 'mul4_0_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1379 [1/1] (14.6ns)   --->   "%gmem0_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_27" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1379 'read' 'gmem0_addr_27_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1380 [1/7] (14.6ns)   --->   "%gmem0_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_28, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1380 'readreq' 'gmem0_load_28_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1381 [2/7] (14.6ns)   --->   "%gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1381 'readreq' 'gmem0_load_29_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1382 [3/3] (13.3ns)   --->   "%add = fadd i32 %add2, i32 %add2_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 1382 'fadd' 'add' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1383 [3/7] (14.6ns)   --->   "%gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1383 'readreq' 'gmem0_load_30_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1384 [4/7] (14.6ns)   --->   "%gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1384 'readreq' 'gmem0_load_31_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1385 [5/7] (14.6ns)   --->   "%gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1385 'readreq' 'gmem0_load_32_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1386 [6/7] (14.6ns)   --->   "%gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1386 'readreq' 'gmem0_load_33_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1387 [7/7] (14.6ns)   --->   "%gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1387 'readreq' 'gmem0_load_34_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1388 [1/1] (1.46ns)   --->   "%add_ln68_18 = add i11 %select_ln55_12, i11 %zext_ln63_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1388 'add' 'add_ln68_18' <Predicate = (!icmp_ln54)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1389 [1/1] (0.00ns)   --->   "%shl_ln68_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln68_18, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1389 'bitconcatenate' 'shl_ln68_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_38 : Operation 1390 [1/1] (0.00ns)   --->   "%zext_ln68_5 = zext i13 %shl_ln68_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1390 'zext' 'zext_ln68_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_38 : Operation 1391 [1/1] (1.99ns)   --->   "%add_ln68_19 = add i64 %zext_ln68_5, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1391 'add' 'add_ln68_19' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1392 [1/1] (0.00ns)   --->   "%trunc_ln68_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_19, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1392 'partselect' 'trunc_ln68_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_38 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln68_5 = sext i62 %trunc_ln68_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1393 'sext' 'sext_ln68_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_38 : Operation 1394 [1/1] (0.00ns)   --->   "%gmem0_addr_35 = getelementptr i32 %gmem0, i64 %sext_ln68_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1394 'getelementptr' 'gmem0_addr_35' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 14.6>
ST_39 : Operation 1395 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_121 = load i13 %Layer2_Weights_CPU_addr_121" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1395 'load' 'Layer2_Weights_CPU_load_121' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_39 : Operation 1396 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_122 = load i13 %Layer2_Weights_CPU_addr_122" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1396 'load' 'Layer2_Weights_CPU_load_122' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_39 : Operation 1397 [1/1] (1.51ns)   --->   "%add_ln54_125 = add i13 %or_ln54_1, i13 126" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1397 'add' 'add_ln54_125' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1398 [1/1] (0.00ns)   --->   "%zext_ln54_130 = zext i13 %add_ln54_125" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1398 'zext' 'zext_ln54_130' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 1399 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_127 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_130" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1399 'getelementptr' 'Layer2_Weights_CPU_addr_127' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 1400 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_127 = load i13 %Layer2_Weights_CPU_addr_127" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1400 'load' 'Layer2_Weights_CPU_load_127' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_39 : Operation 1401 [1/1] (1.51ns)   --->   "%add_ln54_126 = add i13 %or_ln54_1, i13 127" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1401 'add' 'add_ln54_126' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln54_131 = zext i13 %add_ln54_126" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1402 'zext' 'zext_ln54_131' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 1403 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_128 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_131" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1403 'getelementptr' 'Layer2_Weights_CPU_addr_128' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 1404 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_128 = load i13 %Layer2_Weights_CPU_addr_128" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1404 'load' 'Layer2_Weights_CPU_load_128' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_39 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i4 %or_ln63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1405 'zext' 'zext_ln63_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 1406 [1/1] (0.00ns)   --->   "%zext_ln64_13 = zext i4 %or_ln63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1406 'zext' 'zext_ln64_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 1407 [1/3] (13.3ns)   --->   "%add1_0_2 = fadd i32 %add9_0_2, i32 %mul6_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1407 'fadd' 'add1_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1408 [3/3] (13.3ns)   --->   "%add7_0_4 = fadd i32 %mul2_0_4, i32 %mul3_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1408 'fadd' 'add7_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1409 [1/2] (10.1ns)   --->   "%mul4_0_4 = fmul i32 %Layer2_Weights_CPU_load_27, i32 %bitcast_ln65_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1409 'fmul' 'mul4_0_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1410 [1/1] (14.6ns)   --->   "%gmem0_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_28" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1410 'read' 'gmem0_addr_28_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1411 [1/7] (14.6ns)   --->   "%gmem0_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_29, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1411 'readreq' 'gmem0_load_29_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1412 [2/3] (13.3ns)   --->   "%add = fadd i32 %add2, i32 %add2_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 1412 'fadd' 'add' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1413 [2/7] (14.6ns)   --->   "%gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1413 'readreq' 'gmem0_load_30_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1414 [3/7] (14.6ns)   --->   "%gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1414 'readreq' 'gmem0_load_31_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1415 [4/7] (14.6ns)   --->   "%gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1415 'readreq' 'gmem0_load_32_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1416 [5/7] (14.6ns)   --->   "%gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1416 'readreq' 'gmem0_load_33_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1417 [6/7] (14.6ns)   --->   "%gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1417 'readreq' 'gmem0_load_34_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1418 [7/7] (14.6ns)   --->   "%gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1418 'readreq' 'gmem0_load_35_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1419 [1/1] (1.39ns)   --->   "%add_ln63_21 = add i8 %zext_ln63_7, i8 %select_ln55_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1419 'add' 'add_ln63_21' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1420 [1/1] (0.00ns)   --->   "%shl_ln63_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_21, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1420 'bitconcatenate' 'shl_ln63_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln63_21 = zext i10 %shl_ln63_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1421 'zext' 'zext_ln63_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 1422 [1/1] (1.99ns)   --->   "%add_ln63_22 = add i64 %zext_ln63_21, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1422 'add' 'add_ln63_22' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1423 [1/1] (0.00ns)   --->   "%trunc_ln63_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_22, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1423 'partselect' 'trunc_ln63_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln63_6 = sext i62 %trunc_ln63_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1424 'sext' 'sext_ln63_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 1425 [1/1] (0.00ns)   --->   "%gmem0_addr_36 = getelementptr i32 %gmem0, i64 %sext_ln63_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1425 'getelementptr' 'gmem0_addr_36' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 1426 [1/1] (1.46ns)   --->   "%add_ln68_20 = add i11 %select_ln55_12, i11 %zext_ln64_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1426 'add' 'add_ln68_20' <Predicate = (!icmp_ln54)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 14.6>
ST_40 : Operation 1427 [1/1] (1.51ns)   --->   "%add_ln54_16 = add i13 %or_ln54_1, i13 17" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1427 'add' 'add_ln54_16' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln54_21 = zext i13 %add_ln54_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1428 'zext' 'zext_ln54_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_40 : Operation 1429 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_18 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1429 'getelementptr' 'Layer2_Weights_CPU_addr_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_40 : Operation 1430 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_18 = load i13 %Layer2_Weights_CPU_addr_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1430 'load' 'Layer2_Weights_CPU_load_18' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_40 : Operation 1431 [1/1] (1.51ns)   --->   "%add_ln54_21 = add i13 %or_ln54_1, i13 22" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1431 'add' 'add_ln54_21' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln54_26 = zext i13 %add_ln54_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1432 'zext' 'zext_ln54_26' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_40 : Operation 1433 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_23 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_26" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1433 'getelementptr' 'Layer2_Weights_CPU_addr_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_40 : Operation 1434 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_23 = load i13 %Layer2_Weights_CPU_addr_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1434 'load' 'Layer2_Weights_CPU_load_23' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_40 : Operation 1435 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_127 = load i13 %Layer2_Weights_CPU_addr_127" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1435 'load' 'Layer2_Weights_CPU_load_127' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_40 : Operation 1436 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_128 = load i13 %Layer2_Weights_CPU_addr_128" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1436 'load' 'Layer2_Weights_CPU_load_128' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_40 : Operation 1437 [3/3] (13.3ns)   --->   "%add9_0_3 = fadd i32 %add8_0_3, i32 %mul5_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1437 'fadd' 'add9_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1438 [2/3] (13.3ns)   --->   "%add7_0_4 = fadd i32 %mul2_0_4, i32 %mul3_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1438 'fadd' 'add7_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1439 [1/1] (14.6ns)   --->   "%gmem0_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_29" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1439 'read' 'gmem0_addr_29_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1440 [1/3] (13.3ns)   --->   "%add = fadd i32 %add2, i32 %add2_0_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 1440 'fadd' 'add' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1441 [1/7] (14.6ns)   --->   "%gmem0_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_30, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1441 'readreq' 'gmem0_load_30_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1442 [2/7] (14.6ns)   --->   "%gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1442 'readreq' 'gmem0_load_31_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1443 [3/7] (14.6ns)   --->   "%gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1443 'readreq' 'gmem0_load_32_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1444 [4/7] (14.6ns)   --->   "%gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1444 'readreq' 'gmem0_load_33_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1445 [5/7] (14.6ns)   --->   "%gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1445 'readreq' 'gmem0_load_34_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1446 [6/7] (14.6ns)   --->   "%gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1446 'readreq' 'gmem0_load_35_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1447 [7/7] (14.6ns)   --->   "%gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1447 'readreq' 'gmem0_load_36_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1448 [1/1] (1.41ns)   --->   "%add_ln64_22 = add i9 %select_ln55_8, i9 %zext_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1448 'add' 'add_ln64_22' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1449 [1/1] (0.00ns)   --->   "%shl_ln64_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_22, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1449 'bitconcatenate' 'shl_ln64_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_40 : Operation 1450 [1/1] (0.00ns)   --->   "%zext_ln64_22 = zext i11 %shl_ln64_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1450 'zext' 'zext_ln64_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_40 : Operation 1451 [1/1] (1.99ns)   --->   "%add_ln64_23 = add i64 %zext_ln64_22, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1451 'add' 'add_ln64_23' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1452 [1/1] (0.00ns)   --->   "%trunc_ln64_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_23, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1452 'partselect' 'trunc_ln64_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_40 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln64_6 = sext i62 %trunc_ln64_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1453 'sext' 'sext_ln64_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_40 : Operation 1454 [1/1] (0.00ns)   --->   "%gmem0_addr_37 = getelementptr i32 %gmem0, i64 %sext_ln64_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1454 'getelementptr' 'gmem0_addr_37' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 14.6>
ST_41 : Operation 1455 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_18 = load i13 %Layer2_Weights_CPU_addr_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1455 'load' 'Layer2_Weights_CPU_load_18' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_41 : Operation 1456 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_23 = load i13 %Layer2_Weights_CPU_addr_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1456 'load' 'Layer2_Weights_CPU_load_23' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_41 : Operation 1457 [1/1] (1.51ns)   --->   "%add_ln54_26 = add i13 %or_ln54_1, i13 27" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1457 'add' 'add_ln54_26' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln54_31 = zext i13 %add_ln54_26" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1458 'zext' 'zext_ln54_31' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_41 : Operation 1459 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_28 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_31" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1459 'getelementptr' 'Layer2_Weights_CPU_addr_28' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_41 : Operation 1460 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_28 = load i13 %Layer2_Weights_CPU_addr_28" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1460 'load' 'Layer2_Weights_CPU_load_28' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_41 : Operation 1461 [1/1] (1.51ns)   --->   "%add_ln54_34 = add i13 %or_ln54_1, i13 35" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1461 'add' 'add_ln54_34' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln54_39 = zext i13 %add_ln54_34" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1462 'zext' 'zext_ln54_39' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_41 : Operation 1463 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_36 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_39" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1463 'getelementptr' 'Layer2_Weights_CPU_addr_36' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_41 : Operation 1464 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_36 = load i13 %Layer2_Weights_CPU_addr_36" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1464 'load' 'Layer2_Weights_CPU_load_36' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_41 : Operation 1465 [1/1] (0.00ns)   --->   "%bitcast_ln68_2 = bitcast i32 %gmem0_addr_17_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1465 'bitcast' 'bitcast_ln68_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_41 : Operation 1466 [2/2] (10.1ns)   --->   "%mul7_0_2 = fmul i32 %Layer2_Weights_CPU_load_18, i32 %bitcast_ln68_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1466 'fmul' 'mul7_0_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1467 [2/3] (13.3ns)   --->   "%add9_0_3 = fadd i32 %add8_0_3, i32 %mul5_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1467 'fadd' 'add9_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1468 [1/3] (13.3ns)   --->   "%add7_0_4 = fadd i32 %mul2_0_4, i32 %mul3_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1468 'fadd' 'add7_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1469 [1/1] (14.6ns)   --->   "%gmem0_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_30" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1469 'read' 'gmem0_addr_30_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1470 [1/7] (14.6ns)   --->   "%gmem0_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_31, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1470 'readreq' 'gmem0_load_31_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1471 [2/7] (14.6ns)   --->   "%gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1471 'readreq' 'gmem0_load_32_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1472 [3/7] (14.6ns)   --->   "%gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1472 'readreq' 'gmem0_load_33_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1473 [4/7] (14.6ns)   --->   "%gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1473 'readreq' 'gmem0_load_34_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1474 [5/7] (14.6ns)   --->   "%gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1474 'readreq' 'gmem0_load_35_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1475 [6/7] (14.6ns)   --->   "%gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1475 'readreq' 'gmem0_load_36_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1476 [7/7] (14.6ns)   --->   "%gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1476 'readreq' 'gmem0_load_37_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1477 [1/1] (1.44ns)   --->   "%add_ln65_20 = add i10 %select_ln55_9, i10 %zext_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1477 'add' 'add_ln65_20' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1478 [1/1] (0.00ns)   --->   "%shl_ln65_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln65_20, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1478 'bitconcatenate' 'shl_ln65_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_41 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln65_6 = zext i12 %shl_ln65_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1479 'zext' 'zext_ln65_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_41 : Operation 1480 [1/1] (1.99ns)   --->   "%add_ln65_21 = add i64 %zext_ln65_6, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1480 'add' 'add_ln65_21' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1481 [1/1] (0.00ns)   --->   "%trunc_ln65_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_21, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1481 'partselect' 'trunc_ln65_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_41 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln65_6 = sext i62 %trunc_ln65_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1482 'sext' 'sext_ln65_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_41 : Operation 1483 [1/1] (0.00ns)   --->   "%gmem0_addr_38 = getelementptr i32 %gmem0, i64 %sext_ln65_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1483 'getelementptr' 'gmem0_addr_38' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 14.6>
ST_42 : Operation 1484 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_28 = load i13 %Layer2_Weights_CPU_addr_28" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1484 'load' 'Layer2_Weights_CPU_load_28' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_42 : Operation 1485 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_36 = load i13 %Layer2_Weights_CPU_addr_36" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1485 'load' 'Layer2_Weights_CPU_load_36' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_42 : Operation 1486 [1/1] (1.51ns)   --->   "%add_ln54_40 = add i13 %or_ln54_1, i13 41" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1486 'add' 'add_ln54_40' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln54_45 = zext i13 %add_ln54_40" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1487 'zext' 'zext_ln54_45' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_42 : Operation 1488 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_42 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_45" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1488 'getelementptr' 'Layer2_Weights_CPU_addr_42' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_42 : Operation 1489 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_42 = load i13 %Layer2_Weights_CPU_addr_42" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1489 'load' 'Layer2_Weights_CPU_load_42' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_42 : Operation 1490 [1/1] (1.51ns)   --->   "%add_ln54_45 = add i13 %or_ln54_1, i13 46" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1490 'add' 'add_ln54_45' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln54_50 = zext i13 %add_ln54_45" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1491 'zext' 'zext_ln54_50' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_42 : Operation 1492 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_47 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_50" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1492 'getelementptr' 'Layer2_Weights_CPU_addr_47' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_42 : Operation 1493 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_47 = load i13 %Layer2_Weights_CPU_addr_47" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1493 'load' 'Layer2_Weights_CPU_load_47' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_42 : Operation 1494 [1/2] (10.1ns)   --->   "%mul7_0_2 = fmul i32 %Layer2_Weights_CPU_load_18, i32 %bitcast_ln68_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1494 'fmul' 'mul7_0_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1495 [1/3] (13.3ns)   --->   "%add9_0_3 = fadd i32 %add8_0_3, i32 %mul5_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1495 'fadd' 'add9_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1496 [3/3] (13.3ns)   --->   "%add8_0_4 = fadd i32 %add7_0_4, i32 %mul4_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1496 'fadd' 'add8_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1497 [1/1] (0.00ns)   --->   "%bitcast_ln63_5 = bitcast i32 %gmem0_addr_30_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1497 'bitcast' 'bitcast_ln63_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_42 : Operation 1498 [2/2] (10.1ns)   --->   "%mul2_1 = fmul i32 %Layer2_Weights_CPU_load_31, i32 %bitcast_ln63_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1498 'fmul' 'mul2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1499 [1/1] (14.6ns)   --->   "%gmem0_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_31" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1499 'read' 'gmem0_addr_31_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1500 [1/7] (14.6ns)   --->   "%gmem0_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_32, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1500 'readreq' 'gmem0_load_32_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1501 [2/7] (14.6ns)   --->   "%gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1501 'readreq' 'gmem0_load_33_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1502 [3/7] (14.6ns)   --->   "%gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1502 'readreq' 'gmem0_load_34_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1503 [4/7] (14.6ns)   --->   "%gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1503 'readreq' 'gmem0_load_35_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1504 [5/7] (14.6ns)   --->   "%gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1504 'readreq' 'gmem0_load_36_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1505 [6/7] (14.6ns)   --->   "%gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1505 'readreq' 'gmem0_load_37_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1506 [7/7] (14.6ns)   --->   "%gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1506 'readreq' 'gmem0_load_38_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1507 [1/1] (1.44ns)   --->   "%add_ln66_21 = add i10 %select_ln55_10, i10 %zext_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1507 'add' 'add_ln66_21' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1508 [1/1] (0.00ns)   --->   "%shl_ln66_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_21, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1508 'bitconcatenate' 'shl_ln66_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_42 : Operation 1509 [1/1] (0.00ns)   --->   "%zext_ln66_6 = zext i12 %shl_ln66_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1509 'zext' 'zext_ln66_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_42 : Operation 1510 [1/1] (1.99ns)   --->   "%add_ln66_22 = add i64 %zext_ln66_6, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1510 'add' 'add_ln66_22' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1511 [1/1] (0.00ns)   --->   "%trunc_ln66_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_22, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1511 'partselect' 'trunc_ln66_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_42 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i62 %trunc_ln66_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1512 'sext' 'sext_ln66_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_42 : Operation 1513 [1/1] (0.00ns)   --->   "%gmem0_addr_39 = getelementptr i32 %gmem0, i64 %sext_ln66_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1513 'getelementptr' 'gmem0_addr_39' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 14.6>
ST_43 : Operation 1514 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_42 = load i13 %Layer2_Weights_CPU_addr_42" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1514 'load' 'Layer2_Weights_CPU_load_42' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_43 : Operation 1515 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_47 = load i13 %Layer2_Weights_CPU_addr_47" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1515 'load' 'Layer2_Weights_CPU_load_47' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_43 : Operation 1516 [1/1] (1.51ns)   --->   "%add_ln54_50 = add i13 %or_ln54_1, i13 51" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1516 'add' 'add_ln54_50' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln54_55 = zext i13 %add_ln54_50" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1517 'zext' 'zext_ln54_55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 1518 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_52 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_55" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1518 'getelementptr' 'Layer2_Weights_CPU_addr_52' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 1519 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_52 = load i13 %Layer2_Weights_CPU_addr_52" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1519 'load' 'Layer2_Weights_CPU_load_52' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_43 : Operation 1520 [1/1] (1.51ns)   --->   "%add_ln54_55 = add i13 %or_ln54_1, i13 56" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1520 'add' 'add_ln54_55' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln54_60 = zext i13 %add_ln54_55" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1521 'zext' 'zext_ln54_60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 1522 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_57 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_60" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1522 'getelementptr' 'Layer2_Weights_CPU_addr_57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 1523 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_57 = load i13 %Layer2_Weights_CPU_addr_57" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1523 'load' 'Layer2_Weights_CPU_load_57' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_43 : Operation 1524 [3/3] (13.3ns)   --->   "%add2_0_2 = fadd i32 %add1_0_2, i32 %mul7_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1524 'fadd' 'add2_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1525 [2/3] (13.3ns)   --->   "%add8_0_4 = fadd i32 %add7_0_4, i32 %mul4_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1525 'fadd' 'add8_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1526 [1/2] (10.1ns)   --->   "%mul2_1 = fmul i32 %Layer2_Weights_CPU_load_31, i32 %bitcast_ln63_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1526 'fmul' 'mul2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1527 [1/1] (0.00ns)   --->   "%bitcast_ln64_5 = bitcast i32 %gmem0_addr_31_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1527 'bitcast' 'bitcast_ln64_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 1528 [2/2] (10.1ns)   --->   "%mul3_1 = fmul i32 %Layer2_Weights_CPU_load_32, i32 %bitcast_ln64_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1528 'fmul' 'mul3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1529 [1/1] (14.6ns)   --->   "%gmem0_addr_32_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_32" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1529 'read' 'gmem0_addr_32_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1530 [1/7] (14.6ns)   --->   "%gmem0_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_33, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1530 'readreq' 'gmem0_load_33_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1531 [2/7] (14.6ns)   --->   "%gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1531 'readreq' 'gmem0_load_34_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1532 [3/7] (14.6ns)   --->   "%gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1532 'readreq' 'gmem0_load_35_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1533 [4/7] (14.6ns)   --->   "%gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1533 'readreq' 'gmem0_load_36_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1534 [5/7] (14.6ns)   --->   "%gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1534 'readreq' 'gmem0_load_37_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1535 [6/7] (14.6ns)   --->   "%gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1535 'readreq' 'gmem0_load_38_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1536 [7/7] (14.6ns)   --->   "%gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1536 'readreq' 'gmem0_load_39_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1537 [1/1] (1.44ns)   --->   "%add_ln67_21 = add i10 %select_ln55_11, i10 %zext_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1537 'add' 'add_ln67_21' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1538 [1/1] (0.00ns)   --->   "%shl_ln67_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_21, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1538 'bitconcatenate' 'shl_ln67_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln67_6 = zext i12 %shl_ln67_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1539 'zext' 'zext_ln67_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 1540 [1/1] (1.99ns)   --->   "%add_ln67_22 = add i64 %zext_ln67_6, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1540 'add' 'add_ln67_22' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1541 [1/1] (0.00ns)   --->   "%trunc_ln67_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_22, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1541 'partselect' 'trunc_ln67_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln67_6 = sext i62 %trunc_ln67_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1542 'sext' 'sext_ln67_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 1543 [1/1] (0.00ns)   --->   "%gmem0_addr_40 = getelementptr i32 %gmem0, i64 %sext_ln67_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1543 'getelementptr' 'gmem0_addr_40' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 14.6>
ST_44 : Operation 1544 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_52 = load i13 %Layer2_Weights_CPU_addr_52" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1544 'load' 'Layer2_Weights_CPU_load_52' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_44 : Operation 1545 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_57 = load i13 %Layer2_Weights_CPU_addr_57" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1545 'load' 'Layer2_Weights_CPU_load_57' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_44 : Operation 1546 [1/1] (1.51ns)   --->   "%add_ln54_63 = add i13 %or_ln54_1, i13 64" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1546 'add' 'add_ln54_63' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln54_68 = zext i13 %add_ln54_63" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1547 'zext' 'zext_ln54_68' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 1548 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_65 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_68" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1548 'getelementptr' 'Layer2_Weights_CPU_addr_65' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 1549 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_65 = load i13 %Layer2_Weights_CPU_addr_65" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1549 'load' 'Layer2_Weights_CPU_load_65' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_44 : Operation 1550 [1/1] (1.51ns)   --->   "%add_ln54_69 = add i13 %or_ln54_1, i13 70" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1550 'add' 'add_ln54_69' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1551 [1/1] (0.00ns)   --->   "%zext_ln54_74 = zext i13 %add_ln54_69" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1551 'zext' 'zext_ln54_74' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 1552 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_71 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_74" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1552 'getelementptr' 'Layer2_Weights_CPU_addr_71' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 1553 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_71 = load i13 %Layer2_Weights_CPU_addr_71" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1553 'load' 'Layer2_Weights_CPU_load_71' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_44 : Operation 1554 [2/3] (13.3ns)   --->   "%add2_0_2 = fadd i32 %add1_0_2, i32 %mul7_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1554 'fadd' 'add2_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1555 [1/3] (13.3ns)   --->   "%add8_0_4 = fadd i32 %add7_0_4, i32 %mul4_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1555 'fadd' 'add8_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1556 [1/2] (10.1ns)   --->   "%mul3_1 = fmul i32 %Layer2_Weights_CPU_load_32, i32 %bitcast_ln64_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1556 'fmul' 'mul3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1557 [1/1] (0.00ns)   --->   "%bitcast_ln65_5 = bitcast i32 %gmem0_addr_32_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1557 'bitcast' 'bitcast_ln65_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 1558 [2/2] (10.1ns)   --->   "%mul4_1 = fmul i32 %Layer2_Weights_CPU_load_33, i32 %bitcast_ln65_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1558 'fmul' 'mul4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1559 [1/1] (14.6ns)   --->   "%gmem0_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_33" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1559 'read' 'gmem0_addr_33_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1560 [1/7] (14.6ns)   --->   "%gmem0_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_34, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1560 'readreq' 'gmem0_load_34_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1561 [2/7] (14.6ns)   --->   "%gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1561 'readreq' 'gmem0_load_35_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1562 [3/7] (14.6ns)   --->   "%gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1562 'readreq' 'gmem0_load_36_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1563 [4/7] (14.6ns)   --->   "%gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1563 'readreq' 'gmem0_load_37_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1564 [5/7] (14.6ns)   --->   "%gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1564 'readreq' 'gmem0_load_38_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1565 [6/7] (14.6ns)   --->   "%gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1565 'readreq' 'gmem0_load_39_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1566 [7/7] (14.6ns)   --->   "%gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1566 'readreq' 'gmem0_load_40_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1567 [1/1] (0.00ns)   --->   "%shl_ln68_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln68_20, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1567 'bitconcatenate' 'shl_ln68_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 1568 [1/1] (0.00ns)   --->   "%zext_ln68_6 = zext i13 %shl_ln68_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1568 'zext' 'zext_ln68_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 1569 [1/1] (1.99ns)   --->   "%add_ln68_21 = add i64 %zext_ln68_6, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1569 'add' 'add_ln68_21' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1570 [1/1] (0.00ns)   --->   "%trunc_ln68_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_21, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1570 'partselect' 'trunc_ln68_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln68_6 = sext i62 %trunc_ln68_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1571 'sext' 'sext_ln68_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_44 : Operation 1572 [1/1] (0.00ns)   --->   "%gmem0_addr_41 = getelementptr i32 %gmem0, i64 %sext_ln68_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1572 'getelementptr' 'gmem0_addr_41' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 14.6>
ST_45 : Operation 1573 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_65 = load i13 %Layer2_Weights_CPU_addr_65" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1573 'load' 'Layer2_Weights_CPU_load_65' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_45 : Operation 1574 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_71 = load i13 %Layer2_Weights_CPU_addr_71" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1574 'load' 'Layer2_Weights_CPU_load_71' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_45 : Operation 1575 [1/1] (1.51ns)   --->   "%add_ln54_74 = add i13 %or_ln54_1, i13 75" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1575 'add' 'add_ln54_74' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln54_79 = zext i13 %add_ln54_74" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1576 'zext' 'zext_ln54_79' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 1577 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_76 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_79" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1577 'getelementptr' 'Layer2_Weights_CPU_addr_76' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 1578 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_76 = load i13 %Layer2_Weights_CPU_addr_76" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1578 'load' 'Layer2_Weights_CPU_load_76' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_45 : Operation 1579 [1/1] (1.51ns)   --->   "%add_ln54_79 = add i13 %or_ln54_1, i13 80" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1579 'add' 'add_ln54_79' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1580 [1/1] (0.00ns)   --->   "%zext_ln54_84 = zext i13 %add_ln54_79" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1580 'zext' 'zext_ln54_84' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 1581 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_81 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_84" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1581 'getelementptr' 'Layer2_Weights_CPU_addr_81' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 1582 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_81 = load i13 %Layer2_Weights_CPU_addr_81" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1582 'load' 'Layer2_Weights_CPU_load_81' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_45 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln63_10 = zext i4 %add_ln63_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1583 'zext' 'zext_ln63_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 1584 [1/3] (13.3ns)   --->   "%add2_0_2 = fadd i32 %add1_0_2, i32 %mul7_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1584 'fadd' 'add2_0_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1585 [3/3] (13.3ns)   --->   "%add7_1 = fadd i32 %mul2_1, i32 %mul3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1585 'fadd' 'add7_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1586 [1/2] (10.1ns)   --->   "%mul4_1 = fmul i32 %Layer2_Weights_CPU_load_33, i32 %bitcast_ln65_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1586 'fmul' 'mul4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1587 [1/1] (0.00ns)   --->   "%bitcast_ln66_5 = bitcast i32 %gmem0_addr_33_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1587 'bitcast' 'bitcast_ln66_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 1588 [2/2] (10.1ns)   --->   "%mul5_1 = fmul i32 %Layer2_Weights_CPU_load_34, i32 %bitcast_ln66_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1588 'fmul' 'mul5_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1589 [1/1] (14.6ns)   --->   "%gmem0_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_34" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1589 'read' 'gmem0_addr_34_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1590 [1/7] (14.6ns)   --->   "%gmem0_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_35, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1590 'readreq' 'gmem0_load_35_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1591 [2/7] (14.6ns)   --->   "%gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1591 'readreq' 'gmem0_load_36_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1592 [3/7] (14.6ns)   --->   "%gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1592 'readreq' 'gmem0_load_37_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1593 [4/7] (14.6ns)   --->   "%gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1593 'readreq' 'gmem0_load_38_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1594 [5/7] (14.6ns)   --->   "%gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1594 'readreq' 'gmem0_load_39_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1595 [6/7] (14.6ns)   --->   "%gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1595 'readreq' 'gmem0_load_40_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1596 [7/7] (14.6ns)   --->   "%gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1596 'readreq' 'gmem0_load_41_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1597 [1/1] (1.39ns)   --->   "%add_ln63_23 = add i8 %zext_ln63_10, i8 %select_ln55_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1597 'add' 'add_ln63_23' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1598 [1/1] (0.00ns)   --->   "%shl_ln63_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_23, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1598 'bitconcatenate' 'shl_ln63_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln63_22 = zext i10 %shl_ln63_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1599 'zext' 'zext_ln63_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 1600 [1/1] (1.99ns)   --->   "%add_ln63_24 = add i64 %zext_ln63_22, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1600 'add' 'add_ln63_24' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln63_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_24, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1601 'partselect' 'trunc_ln63_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln63_7 = sext i62 %trunc_ln63_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1602 'sext' 'sext_ln63_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_45 : Operation 1603 [1/1] (0.00ns)   --->   "%gmem0_addr_42 = getelementptr i32 %gmem0, i64 %sext_ln63_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1603 'getelementptr' 'gmem0_addr_42' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 14.6>
ST_46 : Operation 1604 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_76 = load i13 %Layer2_Weights_CPU_addr_76" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1604 'load' 'Layer2_Weights_CPU_load_76' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_46 : Operation 1605 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_81 = load i13 %Layer2_Weights_CPU_addr_81" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1605 'load' 'Layer2_Weights_CPU_load_81' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_46 : Operation 1606 [1/1] (1.51ns)   --->   "%add_ln54_83 = add i13 %or_ln54_1, i13 84" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1606 'add' 'add_ln54_83' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln54_88 = zext i13 %add_ln54_83" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1607 'zext' 'zext_ln54_88' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_46 : Operation 1608 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_85 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_88" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1608 'getelementptr' 'Layer2_Weights_CPU_addr_85' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_46 : Operation 1609 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_85 = load i13 %Layer2_Weights_CPU_addr_85" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1609 'load' 'Layer2_Weights_CPU_load_85' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_46 : Operation 1610 [1/1] (1.51ns)   --->   "%add_ln54_84 = add i13 %or_ln54_1, i13 85" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1610 'add' 'add_ln54_84' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1611 [1/1] (0.00ns)   --->   "%zext_ln54_89 = zext i13 %add_ln54_84" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1611 'zext' 'zext_ln54_89' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_46 : Operation 1612 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_86 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_89" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1612 'getelementptr' 'Layer2_Weights_CPU_addr_86' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_46 : Operation 1613 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_86 = load i13 %Layer2_Weights_CPU_addr_86" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1613 'load' 'Layer2_Weights_CPU_load_86' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_46 : Operation 1614 [3/3] (13.3ns)   --->   "%add3 = fadd i32 %add, i32 %add2_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 1614 'fadd' 'add3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1615 [2/3] (13.3ns)   --->   "%add7_1 = fadd i32 %mul2_1, i32 %mul3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1615 'fadd' 'add7_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1616 [1/2] (10.1ns)   --->   "%mul5_1 = fmul i32 %Layer2_Weights_CPU_load_34, i32 %bitcast_ln66_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1616 'fmul' 'mul5_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1617 [1/1] (0.00ns)   --->   "%bitcast_ln67_5 = bitcast i32 %gmem0_addr_34_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1617 'bitcast' 'bitcast_ln67_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_46 : Operation 1618 [2/2] (10.1ns)   --->   "%mul6_1 = fmul i32 %Layer2_Weights_CPU_load_35, i32 %bitcast_ln67_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1618 'fmul' 'mul6_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1619 [1/1] (14.6ns)   --->   "%gmem0_addr_35_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_35" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1619 'read' 'gmem0_addr_35_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1620 [1/7] (14.6ns)   --->   "%gmem0_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_36, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1620 'readreq' 'gmem0_load_36_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1621 [2/7] (14.6ns)   --->   "%gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1621 'readreq' 'gmem0_load_37_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1622 [3/7] (14.6ns)   --->   "%gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1622 'readreq' 'gmem0_load_38_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1623 [4/7] (14.6ns)   --->   "%gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1623 'readreq' 'gmem0_load_39_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1624 [5/7] (14.6ns)   --->   "%gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1624 'readreq' 'gmem0_load_40_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1625 [6/7] (14.6ns)   --->   "%gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1625 'readreq' 'gmem0_load_41_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1626 [7/7] (14.6ns)   --->   "%gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1626 'readreq' 'gmem0_load_42_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln64_24 = zext i8 %add_ln63_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1627 'zext' 'zext_ln64_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_46 : Operation 1628 [1/1] (1.41ns)   --->   "%add_ln64_24 = add i9 %zext_ln64_24, i9 171" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1628 'add' 'add_ln64_24' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1629 [1/1] (0.00ns)   --->   "%shl_ln64_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_24, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1629 'bitconcatenate' 'shl_ln64_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_46 : Operation 1630 [1/1] (0.00ns)   --->   "%zext_ln64_25 = zext i11 %shl_ln64_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1630 'zext' 'zext_ln64_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_46 : Operation 1631 [1/1] (1.99ns)   --->   "%add_ln64_25 = add i64 %zext_ln64_25, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1631 'add' 'add_ln64_25' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1632 [1/1] (0.00ns)   --->   "%trunc_ln64_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_25, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1632 'partselect' 'trunc_ln64_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_46 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln64_7 = sext i62 %trunc_ln64_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1633 'sext' 'sext_ln64_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_46 : Operation 1634 [1/1] (0.00ns)   --->   "%gmem0_addr_43 = getelementptr i32 %gmem0, i64 %sext_ln64_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1634 'getelementptr' 'gmem0_addr_43' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 14.6>
ST_47 : Operation 1635 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_85 = load i13 %Layer2_Weights_CPU_addr_85" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1635 'load' 'Layer2_Weights_CPU_load_85' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_47 : Operation 1636 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_86 = load i13 %Layer2_Weights_CPU_addr_86" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1636 'load' 'Layer2_Weights_CPU_load_86' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_47 : Operation 1637 [1/1] (1.51ns)   --->   "%add_ln54_92 = add i13 %or_ln54_1, i13 93" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1637 'add' 'add_ln54_92' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1638 [1/1] (0.00ns)   --->   "%zext_ln54_97 = zext i13 %add_ln54_92" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1638 'zext' 'zext_ln54_97' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 1639 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_94 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_97" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1639 'getelementptr' 'Layer2_Weights_CPU_addr_94' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 1640 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_94 = load i13 %Layer2_Weights_CPU_addr_94" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1640 'load' 'Layer2_Weights_CPU_load_94' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_47 : Operation 1641 [1/1] (1.51ns)   --->   "%add_ln54_98 = add i13 %or_ln54_1, i13 99" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1641 'add' 'add_ln54_98' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1642 [1/1] (0.00ns)   --->   "%zext_ln54_103 = zext i13 %add_ln54_98" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1642 'zext' 'zext_ln54_103' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 1643 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_100 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_103" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1643 'getelementptr' 'Layer2_Weights_CPU_addr_100' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 1644 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_100 = load i13 %Layer2_Weights_CPU_addr_100" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1644 'load' 'Layer2_Weights_CPU_load_100' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_47 : Operation 1645 [1/1] (0.00ns)   --->   "%bitcast_ln67_3 = bitcast i32 %gmem0_addr_22_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1645 'bitcast' 'bitcast_ln67_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 1646 [2/2] (10.1ns)   --->   "%mul6_0_3 = fmul i32 %Layer2_Weights_CPU_load_23, i32 %bitcast_ln67_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1646 'fmul' 'mul6_0_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1647 [2/3] (13.3ns)   --->   "%add3 = fadd i32 %add, i32 %add2_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 1647 'fadd' 'add3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln63_19 = zext i8 %add_ln63_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1648 'zext' 'zext_ln63_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 1649 [1/3] (13.3ns)   --->   "%add7_1 = fadd i32 %mul2_1, i32 %mul3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1649 'fadd' 'add7_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1650 [1/2] (10.1ns)   --->   "%mul6_1 = fmul i32 %Layer2_Weights_CPU_load_35, i32 %bitcast_ln67_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1650 'fmul' 'mul6_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1651 [1/1] (14.6ns)   --->   "%gmem0_addr_36_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_36" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1651 'read' 'gmem0_addr_36_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1652 [1/7] (14.6ns)   --->   "%gmem0_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_37, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1652 'readreq' 'gmem0_load_37_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1653 [2/7] (14.6ns)   --->   "%gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1653 'readreq' 'gmem0_load_38_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1654 [3/7] (14.6ns)   --->   "%gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1654 'readreq' 'gmem0_load_39_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1655 [4/7] (14.6ns)   --->   "%gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1655 'readreq' 'gmem0_load_40_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1656 [5/7] (14.6ns)   --->   "%gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1656 'readreq' 'gmem0_load_41_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1657 [6/7] (14.6ns)   --->   "%gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1657 'readreq' 'gmem0_load_42_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1658 [7/7] (14.6ns)   --->   "%gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1658 'readreq' 'gmem0_load_43_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1659 [1/1] (1.44ns)   --->   "%add_ln65_23 = add i10 %zext_ln63_19, i10 340" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1659 'add' 'add_ln65_23' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1660 [1/1] (0.00ns)   --->   "%shl_ln65_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln65_23, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1660 'bitconcatenate' 'shl_ln65_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln65_7 = zext i12 %shl_ln65_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1661 'zext' 'zext_ln65_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 1662 [1/1] (1.99ns)   --->   "%add_ln65_24 = add i64 %zext_ln65_7, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1662 'add' 'add_ln65_24' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1663 [1/1] (0.00ns)   --->   "%trunc_ln65_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_24, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1663 'partselect' 'trunc_ln65_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln65_7 = sext i62 %trunc_ln65_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1664 'sext' 'sext_ln65_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_47 : Operation 1665 [1/1] (0.00ns)   --->   "%gmem0_addr_44 = getelementptr i32 %gmem0, i64 %sext_ln65_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1665 'getelementptr' 'gmem0_addr_44' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 14.6>
ST_48 : Operation 1666 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_94 = load i13 %Layer2_Weights_CPU_addr_94" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1666 'load' 'Layer2_Weights_CPU_load_94' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_48 : Operation 1667 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_100 = load i13 %Layer2_Weights_CPU_addr_100" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1667 'load' 'Layer2_Weights_CPU_load_100' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_48 : Operation 1668 [1/1] (1.51ns)   --->   "%add_ln54_103 = add i13 %or_ln54_1, i13 104" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1668 'add' 'add_ln54_103' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln54_108 = zext i13 %add_ln54_103" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1669 'zext' 'zext_ln54_108' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_48 : Operation 1670 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_105 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_108" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1670 'getelementptr' 'Layer2_Weights_CPU_addr_105' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_48 : Operation 1671 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_105 = load i13 %Layer2_Weights_CPU_addr_105" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1671 'load' 'Layer2_Weights_CPU_load_105' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_48 : Operation 1672 [1/1] (1.51ns)   --->   "%add_ln54_107 = add i13 %or_ln54_1, i13 108" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1672 'add' 'add_ln54_107' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1673 [1/1] (0.00ns)   --->   "%zext_ln54_112 = zext i13 %add_ln54_107" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1673 'zext' 'zext_ln54_112' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_48 : Operation 1674 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_109 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_112" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1674 'getelementptr' 'Layer2_Weights_CPU_addr_109' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_48 : Operation 1675 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_109 = load i13 %Layer2_Weights_CPU_addr_109" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1675 'load' 'Layer2_Weights_CPU_load_109' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_48 : Operation 1676 [1/2] (10.1ns)   --->   "%mul6_0_3 = fmul i32 %Layer2_Weights_CPU_load_23, i32 %bitcast_ln67_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1676 'fmul' 'mul6_0_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1677 [1/3] (13.3ns)   --->   "%add3 = fadd i32 %add, i32 %add2_0_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 1677 'fadd' 'add3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1678 [3/3] (13.3ns)   --->   "%add8_1 = fadd i32 %add7_1, i32 %mul4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1678 'fadd' 'add8_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1679 [1/1] (0.00ns)   --->   "%bitcast_ln63_6 = bitcast i32 %gmem0_addr_36_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1679 'bitcast' 'bitcast_ln63_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_48 : Operation 1680 [2/2] (10.1ns)   --->   "%mul2_1_1 = fmul i32 %Layer2_Weights_CPU_load_37, i32 %bitcast_ln63_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1680 'fmul' 'mul2_1_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1681 [1/1] (14.6ns)   --->   "%gmem0_addr_37_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_37" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1681 'read' 'gmem0_addr_37_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1682 [1/7] (14.6ns)   --->   "%gmem0_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_38, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1682 'readreq' 'gmem0_load_38_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1683 [2/7] (14.6ns)   --->   "%gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1683 'readreq' 'gmem0_load_39_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1684 [3/7] (14.6ns)   --->   "%gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1684 'readreq' 'gmem0_load_40_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1685 [4/7] (14.6ns)   --->   "%gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1685 'readreq' 'gmem0_load_41_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1686 [5/7] (14.6ns)   --->   "%gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1686 'readreq' 'gmem0_load_42_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1687 [6/7] (14.6ns)   --->   "%gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1687 'readreq' 'gmem0_load_43_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1688 [7/7] (14.6ns)   --->   "%gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1688 'readreq' 'gmem0_load_44_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1689 [1/1] (1.44ns)   --->   "%add_ln66_24 = add i10 %zext_ln63_19, i10 509" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1689 'add' 'add_ln66_24' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1690 [1/1] (0.00ns)   --->   "%shl_ln66_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_24, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1690 'bitconcatenate' 'shl_ln66_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_48 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln66_7 = zext i12 %shl_ln66_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1691 'zext' 'zext_ln66_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_48 : Operation 1692 [1/1] (1.99ns)   --->   "%add_ln66_25 = add i64 %zext_ln66_7, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1692 'add' 'add_ln66_25' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1693 [1/1] (0.00ns)   --->   "%trunc_ln66_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_25, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1693 'partselect' 'trunc_ln66_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_48 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln66_7 = sext i62 %trunc_ln66_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1694 'sext' 'sext_ln66_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_48 : Operation 1695 [1/1] (0.00ns)   --->   "%gmem0_addr_45 = getelementptr i32 %gmem0, i64 %sext_ln66_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1695 'getelementptr' 'gmem0_addr_45' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 14.6>
ST_49 : Operation 1696 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_105 = load i13 %Layer2_Weights_CPU_addr_105" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1696 'load' 'Layer2_Weights_CPU_load_105' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_49 : Operation 1697 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_109 = load i13 %Layer2_Weights_CPU_addr_109" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1697 'load' 'Layer2_Weights_CPU_load_109' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_49 : Operation 1698 [1/1] (1.51ns)   --->   "%add_ln54_108 = add i13 %or_ln54_1, i13 109" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1698 'add' 'add_ln54_108' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln54_113 = zext i13 %add_ln54_108" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1699 'zext' 'zext_ln54_113' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 1700 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_110 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_113" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1700 'getelementptr' 'Layer2_Weights_CPU_addr_110' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 1701 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_110 = load i13 %Layer2_Weights_CPU_addr_110" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1701 'load' 'Layer2_Weights_CPU_load_110' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_49 : Operation 1702 [1/1] (1.51ns)   --->   "%add_ln54_121 = add i13 %or_ln54_1, i13 122" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1702 'add' 'add_ln54_121' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln54_126 = zext i13 %add_ln54_121" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1703 'zext' 'zext_ln54_126' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 1704 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_123 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_126" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1704 'getelementptr' 'Layer2_Weights_CPU_addr_123' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 1705 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_123 = load i13 %Layer2_Weights_CPU_addr_123" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1705 'load' 'Layer2_Weights_CPU_load_123' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_49 : Operation 1706 [3/3] (13.3ns)   --->   "%add1_0_3 = fadd i32 %add9_0_3, i32 %mul6_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1706 'fadd' 'add1_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1707 [2/3] (13.3ns)   --->   "%add8_1 = fadd i32 %add7_1, i32 %mul4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1707 'fadd' 'add8_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1708 [1/2] (10.1ns)   --->   "%mul2_1_1 = fmul i32 %Layer2_Weights_CPU_load_37, i32 %bitcast_ln63_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1708 'fmul' 'mul2_1_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1709 [1/1] (0.00ns)   --->   "%bitcast_ln64_6 = bitcast i32 %gmem0_addr_37_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1709 'bitcast' 'bitcast_ln64_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 1710 [2/2] (10.1ns)   --->   "%mul3_1_1 = fmul i32 %Layer2_Weights_CPU_load_38, i32 %bitcast_ln64_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1710 'fmul' 'mul3_1_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1711 [1/1] (14.6ns)   --->   "%gmem0_addr_38_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_38" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1711 'read' 'gmem0_addr_38_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1712 [1/7] (14.6ns)   --->   "%gmem0_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_39, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1712 'readreq' 'gmem0_load_39_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1713 [2/7] (14.6ns)   --->   "%gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1713 'readreq' 'gmem0_load_40_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1714 [3/7] (14.6ns)   --->   "%gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1714 'readreq' 'gmem0_load_41_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1715 [4/7] (14.6ns)   --->   "%gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1715 'readreq' 'gmem0_load_42_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1716 [5/7] (14.6ns)   --->   "%gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1716 'readreq' 'gmem0_load_43_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1717 [6/7] (14.6ns)   --->   "%gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1717 'readreq' 'gmem0_load_44_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1718 [7/7] (14.6ns)   --->   "%gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1718 'readreq' 'gmem0_load_45_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1719 [1/1] (1.44ns)   --->   "%add_ln67_24 = add i10 %zext_ln63_19, i10 678" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1719 'add' 'add_ln67_24' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1720 [1/1] (0.00ns)   --->   "%shl_ln67_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_24, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1720 'bitconcatenate' 'shl_ln67_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 1721 [1/1] (0.00ns)   --->   "%zext_ln67_7 = zext i12 %shl_ln67_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1721 'zext' 'zext_ln67_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 1722 [1/1] (1.99ns)   --->   "%add_ln67_25 = add i64 %zext_ln67_7, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1722 'add' 'add_ln67_25' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1723 [1/1] (0.00ns)   --->   "%trunc_ln67_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_25, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1723 'partselect' 'trunc_ln67_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln67_7 = sext i62 %trunc_ln67_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1724 'sext' 'sext_ln67_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_49 : Operation 1725 [1/1] (0.00ns)   --->   "%gmem0_addr_46 = getelementptr i32 %gmem0, i64 %sext_ln67_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1725 'getelementptr' 'gmem0_addr_46' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 14.6>
ST_50 : Operation 1726 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_110 = load i13 %Layer2_Weights_CPU_addr_110" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1726 'load' 'Layer2_Weights_CPU_load_110' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_50 : Operation 1727 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_123 = load i13 %Layer2_Weights_CPU_addr_123" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1727 'load' 'Layer2_Weights_CPU_load_123' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_50 : Operation 1728 [1/1] (1.51ns)   --->   "%add_ln54_127 = add i13 %or_ln54_1, i13 128" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1728 'add' 'add_ln54_127' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln54_132 = zext i13 %add_ln54_127" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1729 'zext' 'zext_ln54_132' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_50 : Operation 1730 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_129 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_132" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1730 'getelementptr' 'Layer2_Weights_CPU_addr_129' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_50 : Operation 1731 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_129 = load i13 %Layer2_Weights_CPU_addr_129" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1731 'load' 'Layer2_Weights_CPU_load_129' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_50 : Operation 1732 [1/1] (1.51ns)   --->   "%add_ln54_131 = add i13 %or_ln54_1, i13 132" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1732 'add' 'add_ln54_131' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln54_136 = zext i13 %add_ln54_131" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1733 'zext' 'zext_ln54_136' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_50 : Operation 1734 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_133 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_136" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1734 'getelementptr' 'Layer2_Weights_CPU_addr_133' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_50 : Operation 1735 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_133 = load i13 %Layer2_Weights_CPU_addr_133" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1735 'load' 'Layer2_Weights_CPU_load_133' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_50 : Operation 1736 [2/3] (13.3ns)   --->   "%add1_0_3 = fadd i32 %add9_0_3, i32 %mul6_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1736 'fadd' 'add1_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1737 [1/3] (13.3ns)   --->   "%add8_1 = fadd i32 %add7_1, i32 %mul4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1737 'fadd' 'add8_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1738 [1/2] (10.1ns)   --->   "%mul3_1_1 = fmul i32 %Layer2_Weights_CPU_load_38, i32 %bitcast_ln64_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1738 'fmul' 'mul3_1_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1739 [1/1] (0.00ns)   --->   "%bitcast_ln65_6 = bitcast i32 %gmem0_addr_38_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1739 'bitcast' 'bitcast_ln65_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_50 : Operation 1740 [2/2] (10.1ns)   --->   "%mul4_1_1 = fmul i32 %Layer2_Weights_CPU_load_39, i32 %bitcast_ln65_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1740 'fmul' 'mul4_1_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1741 [1/1] (14.6ns)   --->   "%gmem0_addr_39_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_39" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1741 'read' 'gmem0_addr_39_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1742 [1/7] (14.6ns)   --->   "%gmem0_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_40, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1742 'readreq' 'gmem0_load_40_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1743 [2/7] (14.6ns)   --->   "%gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1743 'readreq' 'gmem0_load_41_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1744 [3/7] (14.6ns)   --->   "%gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1744 'readreq' 'gmem0_load_42_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln64_23 = zext i8 %add_ln63_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1745 'zext' 'zext_ln64_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_50 : Operation 1746 [4/7] (14.6ns)   --->   "%gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1746 'readreq' 'gmem0_load_43_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1747 [5/7] (14.6ns)   --->   "%gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1747 'readreq' 'gmem0_load_44_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1748 [6/7] (14.6ns)   --->   "%gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1748 'readreq' 'gmem0_load_45_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1749 [7/7] (14.6ns)   --->   "%gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1749 'readreq' 'gmem0_load_46_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1750 [1/1] (1.46ns)   --->   "%add_ln68_22 = add i11 %zext_ln64_23, i11 847" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1750 'add' 'add_ln68_22' <Predicate = (!icmp_ln54)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1751 [1/1] (0.00ns)   --->   "%shl_ln68_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln68_22, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1751 'bitconcatenate' 'shl_ln68_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_50 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln68_7 = zext i13 %shl_ln68_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1752 'zext' 'zext_ln68_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_50 : Operation 1753 [1/1] (1.99ns)   --->   "%add_ln68_23 = add i64 %zext_ln68_7, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1753 'add' 'add_ln68_23' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1754 [1/1] (0.00ns)   --->   "%trunc_ln68_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_23, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1754 'partselect' 'trunc_ln68_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_50 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln68_7 = sext i62 %trunc_ln68_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1755 'sext' 'sext_ln68_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_50 : Operation 1756 [1/1] (0.00ns)   --->   "%gmem0_addr_47 = getelementptr i32 %gmem0, i64 %sext_ln68_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1756 'getelementptr' 'gmem0_addr_47' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 51 <SV = 50> <Delay = 14.6>
ST_51 : Operation 1757 [1/1] (1.51ns)   --->   "%add_ln54_22 = add i13 %or_ln54_1, i13 23" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1757 'add' 'add_ln54_22' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1758 [1/1] (0.00ns)   --->   "%zext_ln54_27 = zext i13 %add_ln54_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1758 'zext' 'zext_ln54_27' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_51 : Operation 1759 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_24 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_27" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1759 'getelementptr' 'Layer2_Weights_CPU_addr_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_51 : Operation 1760 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_24 = load i13 %Layer2_Weights_CPU_addr_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1760 'load' 'Layer2_Weights_CPU_load_24' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_51 : Operation 1761 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_129 = load i13 %Layer2_Weights_CPU_addr_129" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1761 'load' 'Layer2_Weights_CPU_load_129' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_51 : Operation 1762 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_133 = load i13 %Layer2_Weights_CPU_addr_133" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1762 'load' 'Layer2_Weights_CPU_load_133' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_51 : Operation 1763 [1/1] (1.51ns)   --->   "%add_ln54_132 = add i13 %or_ln54_1, i13 133" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1763 'add' 'add_ln54_132' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1764 [1/1] (0.00ns)   --->   "%zext_ln54_137 = zext i13 %add_ln54_132" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1764 'zext' 'zext_ln54_137' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_51 : Operation 1765 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_134 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_137" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1765 'getelementptr' 'Layer2_Weights_CPU_addr_134' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_51 : Operation 1766 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_134 = load i13 %Layer2_Weights_CPU_addr_134" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1766 'load' 'Layer2_Weights_CPU_load_134' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_51 : Operation 1767 [1/1] (0.00ns)   --->   "%zext_ln63_13 = zext i4 %add_ln63_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1767 'zext' 'zext_ln63_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_51 : Operation 1768 [1/3] (13.3ns)   --->   "%add1_0_3 = fadd i32 %add9_0_3, i32 %mul6_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1768 'fadd' 'add1_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1769 [3/3] (13.3ns)   --->   "%add7_1_1 = fadd i32 %mul2_1_1, i32 %mul3_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1769 'fadd' 'add7_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1770 [1/2] (10.1ns)   --->   "%mul4_1_1 = fmul i32 %Layer2_Weights_CPU_load_39, i32 %bitcast_ln65_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1770 'fmul' 'mul4_1_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1771 [1/1] (0.00ns)   --->   "%bitcast_ln66_6 = bitcast i32 %gmem0_addr_39_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1771 'bitcast' 'bitcast_ln66_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_51 : Operation 1772 [2/2] (10.1ns)   --->   "%mul5_1_1 = fmul i32 %Layer2_Weights_CPU_load_40, i32 %bitcast_ln66_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1772 'fmul' 'mul5_1_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1773 [1/1] (14.6ns)   --->   "%gmem0_addr_40_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_40" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1773 'read' 'gmem0_addr_40_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1774 [1/7] (14.6ns)   --->   "%gmem0_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_41, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1774 'readreq' 'gmem0_load_41_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1775 [2/7] (14.6ns)   --->   "%gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1775 'readreq' 'gmem0_load_42_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1776 [3/7] (14.6ns)   --->   "%gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1776 'readreq' 'gmem0_load_43_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1777 [4/7] (14.6ns)   --->   "%gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1777 'readreq' 'gmem0_load_44_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1778 [5/7] (14.6ns)   --->   "%gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1778 'readreq' 'gmem0_load_45_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1779 [6/7] (14.6ns)   --->   "%gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1779 'readreq' 'gmem0_load_46_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1780 [7/7] (14.6ns)   --->   "%gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1780 'readreq' 'gmem0_load_47_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1781 [1/1] (1.39ns)   --->   "%add_ln63_25 = add i8 %zext_ln63_13, i8 %select_ln55_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1781 'add' 'add_ln63_25' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1782 [1/1] (0.00ns)   --->   "%shl_ln63_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_25, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1782 'bitconcatenate' 'shl_ln63_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_51 : Operation 1783 [1/1] (0.00ns)   --->   "%zext_ln63_23 = zext i10 %shl_ln63_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1783 'zext' 'zext_ln63_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_51 : Operation 1784 [1/1] (1.99ns)   --->   "%add_ln63_26 = add i64 %zext_ln63_23, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1784 'add' 'add_ln63_26' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1785 [1/1] (0.00ns)   --->   "%trunc_ln63_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_26, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1785 'partselect' 'trunc_ln63_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_51 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln63_8 = sext i62 %trunc_ln63_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1786 'sext' 'sext_ln63_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_51 : Operation 1787 [1/1] (0.00ns)   --->   "%gmem0_addr_48 = getelementptr i32 %gmem0, i64 %sext_ln63_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1787 'getelementptr' 'gmem0_addr_48' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 14.6>
ST_52 : Operation 1788 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_24 = load i13 %Layer2_Weights_CPU_addr_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1788 'load' 'Layer2_Weights_CPU_load_24' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_52 : Operation 1789 [1/1] (1.51ns)   --->   "%add_ln54_27 = add i13 %or_ln54_1, i13 28" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1789 'add' 'add_ln54_27' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1790 [1/1] (0.00ns)   --->   "%zext_ln54_32 = zext i13 %add_ln54_27" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1790 'zext' 'zext_ln54_32' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_52 : Operation 1791 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_29 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_32" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1791 'getelementptr' 'Layer2_Weights_CPU_addr_29' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_52 : Operation 1792 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_29 = load i13 %Layer2_Weights_CPU_addr_29" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1792 'load' 'Layer2_Weights_CPU_load_29' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_52 : Operation 1793 [1/1] (1.51ns)   --->   "%add_ln54_46 = add i13 %or_ln54_1, i13 47" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1793 'add' 'add_ln54_46' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln54_51 = zext i13 %add_ln54_46" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1794 'zext' 'zext_ln54_51' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_52 : Operation 1795 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_48 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_51" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1795 'getelementptr' 'Layer2_Weights_CPU_addr_48' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_52 : Operation 1796 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_48 = load i13 %Layer2_Weights_CPU_addr_48" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1796 'load' 'Layer2_Weights_CPU_load_48' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_52 : Operation 1797 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_134 = load i13 %Layer2_Weights_CPU_addr_134" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1797 'load' 'Layer2_Weights_CPU_load_134' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_52 : Operation 1798 [3/3] (13.3ns)   --->   "%add9_1 = fadd i32 %add8_1, i32 %mul5_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1798 'fadd' 'add9_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1799 [2/3] (13.3ns)   --->   "%add7_1_1 = fadd i32 %mul2_1_1, i32 %mul3_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1799 'fadd' 'add7_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1800 [1/2] (10.1ns)   --->   "%mul5_1_1 = fmul i32 %Layer2_Weights_CPU_load_40, i32 %bitcast_ln66_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1800 'fmul' 'mul5_1_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1801 [1/1] (0.00ns)   --->   "%bitcast_ln67_6 = bitcast i32 %gmem0_addr_40_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1801 'bitcast' 'bitcast_ln67_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_52 : Operation 1802 [2/2] (10.1ns)   --->   "%mul6_1_1 = fmul i32 %Layer2_Weights_CPU_load_41, i32 %bitcast_ln67_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1802 'fmul' 'mul6_1_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1803 [1/1] (14.6ns)   --->   "%gmem0_addr_41_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_41" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1803 'read' 'gmem0_addr_41_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1804 [1/7] (14.6ns)   --->   "%gmem0_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_42, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1804 'readreq' 'gmem0_load_42_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1805 [2/7] (14.6ns)   --->   "%gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1805 'readreq' 'gmem0_load_43_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1806 [3/7] (14.6ns)   --->   "%gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1806 'readreq' 'gmem0_load_44_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1807 [4/7] (14.6ns)   --->   "%gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1807 'readreq' 'gmem0_load_45_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1808 [5/7] (14.6ns)   --->   "%gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1808 'readreq' 'gmem0_load_46_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1809 [6/7] (14.6ns)   --->   "%gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1809 'readreq' 'gmem0_load_47_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1810 [7/7] (14.6ns)   --->   "%gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1810 'readreq' 'gmem0_load_48_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1811 [1/1] (1.41ns)   --->   "%add_ln64_26 = add i9 %zext_ln64_24, i9 172" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1811 'add' 'add_ln64_26' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1812 [1/1] (0.00ns)   --->   "%shl_ln64_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_26, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1812 'bitconcatenate' 'shl_ln64_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_52 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln64_26 = zext i11 %shl_ln64_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1813 'zext' 'zext_ln64_26' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_52 : Operation 1814 [1/1] (1.99ns)   --->   "%add_ln64_27 = add i64 %zext_ln64_26, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1814 'add' 'add_ln64_27' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1815 [1/1] (0.00ns)   --->   "%trunc_ln64_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_27, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1815 'partselect' 'trunc_ln64_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_52 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln64_8 = sext i62 %trunc_ln64_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1816 'sext' 'sext_ln64_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_52 : Operation 1817 [1/1] (0.00ns)   --->   "%gmem0_addr_49 = getelementptr i32 %gmem0, i64 %sext_ln64_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1817 'getelementptr' 'gmem0_addr_49' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 14.6>
ST_53 : Operation 1818 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_29 = load i13 %Layer2_Weights_CPU_addr_29" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1818 'load' 'Layer2_Weights_CPU_load_29' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_53 : Operation 1819 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_48 = load i13 %Layer2_Weights_CPU_addr_48" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1819 'load' 'Layer2_Weights_CPU_load_48' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_53 : Operation 1820 [1/1] (1.51ns)   --->   "%add_ln54_51 = add i13 %or_ln54_1, i13 52" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1820 'add' 'add_ln54_51' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln54_56 = zext i13 %add_ln54_51" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1821 'zext' 'zext_ln54_56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_53 : Operation 1822 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_53 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_56" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1822 'getelementptr' 'Layer2_Weights_CPU_addr_53' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_53 : Operation 1823 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_53 = load i13 %Layer2_Weights_CPU_addr_53" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1823 'load' 'Layer2_Weights_CPU_load_53' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_53 : Operation 1824 [1/1] (1.51ns)   --->   "%add_ln54_56 = add i13 %or_ln54_1, i13 57" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1824 'add' 'add_ln54_56' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1825 [1/1] (0.00ns)   --->   "%zext_ln54_61 = zext i13 %add_ln54_56" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1825 'zext' 'zext_ln54_61' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_53 : Operation 1826 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_58 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_61" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1826 'getelementptr' 'Layer2_Weights_CPU_addr_58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_53 : Operation 1827 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_58 = load i13 %Layer2_Weights_CPU_addr_58" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1827 'load' 'Layer2_Weights_CPU_load_58' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_53 : Operation 1828 [1/1] (0.00ns)   --->   "%bitcast_ln66_4 = bitcast i32 %gmem0_addr_27_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1828 'bitcast' 'bitcast_ln66_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_53 : Operation 1829 [2/2] (10.1ns)   --->   "%mul5_0_4 = fmul i32 %Layer2_Weights_CPU_load_28, i32 %bitcast_ln66_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1829 'fmul' 'mul5_0_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1830 [2/3] (13.3ns)   --->   "%add9_1 = fadd i32 %add8_1, i32 %mul5_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1830 'fadd' 'add9_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1831 [1/3] (13.3ns)   --->   "%add7_1_1 = fadd i32 %mul2_1_1, i32 %mul3_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1831 'fadd' 'add7_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1832 [1/2] (10.1ns)   --->   "%mul6_1_1 = fmul i32 %Layer2_Weights_CPU_load_41, i32 %bitcast_ln67_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1832 'fmul' 'mul6_1_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1833 [1/1] (14.6ns)   --->   "%gmem0_addr_42_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_42" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1833 'read' 'gmem0_addr_42_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1834 [1/7] (14.6ns)   --->   "%gmem0_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_43, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1834 'readreq' 'gmem0_load_43_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1835 [2/7] (14.6ns)   --->   "%gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1835 'readreq' 'gmem0_load_44_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1836 [3/7] (14.6ns)   --->   "%gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1836 'readreq' 'gmem0_load_45_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1837 [4/7] (14.6ns)   --->   "%gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1837 'readreq' 'gmem0_load_46_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1838 [5/7] (14.6ns)   --->   "%gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1838 'readreq' 'gmem0_load_47_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1839 [6/7] (14.6ns)   --->   "%gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1839 'readreq' 'gmem0_load_48_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1840 [7/7] (14.6ns)   --->   "%gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1840 'readreq' 'gmem0_load_49_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1841 [1/1] (1.44ns)   --->   "%add_ln65_26 = add i10 %zext_ln63_19, i10 341" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1841 'add' 'add_ln65_26' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1842 [1/1] (0.00ns)   --->   "%shl_ln65_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln65_26, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1842 'bitconcatenate' 'shl_ln65_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_53 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln65_8 = zext i12 %shl_ln65_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1843 'zext' 'zext_ln65_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_53 : Operation 1844 [1/1] (1.99ns)   --->   "%add_ln65_27 = add i64 %zext_ln65_8, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1844 'add' 'add_ln65_27' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1845 [1/1] (0.00ns)   --->   "%trunc_ln65_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_27, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1845 'partselect' 'trunc_ln65_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_53 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln65_8 = sext i62 %trunc_ln65_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1846 'sext' 'sext_ln65_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_53 : Operation 1847 [1/1] (0.00ns)   --->   "%gmem0_addr_50 = getelementptr i32 %gmem0, i64 %sext_ln65_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1847 'getelementptr' 'gmem0_addr_50' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 54 <SV = 53> <Delay = 14.6>
ST_54 : Operation 1848 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_53 = load i13 %Layer2_Weights_CPU_addr_53" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1848 'load' 'Layer2_Weights_CPU_load_53' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_54 : Operation 1849 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_58 = load i13 %Layer2_Weights_CPU_addr_58" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1849 'load' 'Layer2_Weights_CPU_load_58' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_54 : Operation 1850 [1/1] (1.51ns)   --->   "%add_ln54_64 = add i13 %or_ln54_1, i13 65" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1850 'add' 'add_ln54_64' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln54_69 = zext i13 %add_ln54_64" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1851 'zext' 'zext_ln54_69' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_54 : Operation 1852 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_66 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_69" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1852 'getelementptr' 'Layer2_Weights_CPU_addr_66' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_54 : Operation 1853 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_66 = load i13 %Layer2_Weights_CPU_addr_66" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1853 'load' 'Layer2_Weights_CPU_load_66' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_54 : Operation 1854 [1/1] (1.51ns)   --->   "%add_ln54_70 = add i13 %or_ln54_1, i13 71" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1854 'add' 'add_ln54_70' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1855 [1/1] (0.00ns)   --->   "%zext_ln54_75 = zext i13 %add_ln54_70" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1855 'zext' 'zext_ln54_75' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_54 : Operation 1856 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_72 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_75" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1856 'getelementptr' 'Layer2_Weights_CPU_addr_72' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_54 : Operation 1857 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_72 = load i13 %Layer2_Weights_CPU_addr_72" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1857 'load' 'Layer2_Weights_CPU_load_72' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_54 : Operation 1858 [1/2] (10.1ns)   --->   "%mul5_0_4 = fmul i32 %Layer2_Weights_CPU_load_28, i32 %bitcast_ln66_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1858 'fmul' 'mul5_0_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1859 [1/3] (13.3ns)   --->   "%add9_1 = fadd i32 %add8_1, i32 %mul5_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1859 'fadd' 'add9_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1860 [3/3] (13.3ns)   --->   "%add8_1_1 = fadd i32 %add7_1_1, i32 %mul4_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1860 'fadd' 'add8_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1861 [1/1] (0.00ns)   --->   "%bitcast_ln63_7 = bitcast i32 %gmem0_addr_42_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1861 'bitcast' 'bitcast_ln63_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_54 : Operation 1862 [2/2] (10.1ns)   --->   "%mul2_1_2 = fmul i32 %Layer2_Weights_CPU_load_43, i32 %bitcast_ln63_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1862 'fmul' 'mul2_1_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1863 [1/1] (14.6ns)   --->   "%gmem0_addr_43_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_43" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1863 'read' 'gmem0_addr_43_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1864 [1/7] (14.6ns)   --->   "%gmem0_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_44, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1864 'readreq' 'gmem0_load_44_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1865 [2/7] (14.6ns)   --->   "%gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1865 'readreq' 'gmem0_load_45_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1866 [3/7] (14.6ns)   --->   "%gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1866 'readreq' 'gmem0_load_46_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1867 [4/7] (14.6ns)   --->   "%gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1867 'readreq' 'gmem0_load_47_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1868 [5/7] (14.6ns)   --->   "%gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1868 'readreq' 'gmem0_load_48_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1869 [6/7] (14.6ns)   --->   "%gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1869 'readreq' 'gmem0_load_49_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1870 [7/7] (14.6ns)   --->   "%gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1870 'readreq' 'gmem0_load_50_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1871 [1/1] (1.44ns)   --->   "%add_ln66_26 = add i10 %zext_ln63_19, i10 510" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1871 'add' 'add_ln66_26' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1872 [1/1] (0.00ns)   --->   "%shl_ln66_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_26, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1872 'bitconcatenate' 'shl_ln66_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_54 : Operation 1873 [1/1] (0.00ns)   --->   "%zext_ln66_8 = zext i12 %shl_ln66_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1873 'zext' 'zext_ln66_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_54 : Operation 1874 [1/1] (1.99ns)   --->   "%add_ln66_27 = add i64 %zext_ln66_8, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1874 'add' 'add_ln66_27' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1875 [1/1] (0.00ns)   --->   "%trunc_ln66_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_27, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1875 'partselect' 'trunc_ln66_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_54 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln66_8 = sext i62 %trunc_ln66_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1876 'sext' 'sext_ln66_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_54 : Operation 1877 [1/1] (0.00ns)   --->   "%gmem0_addr_51 = getelementptr i32 %gmem0, i64 %sext_ln66_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1877 'getelementptr' 'gmem0_addr_51' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 55 <SV = 54> <Delay = 14.6>
ST_55 : Operation 1878 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_66 = load i13 %Layer2_Weights_CPU_addr_66" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1878 'load' 'Layer2_Weights_CPU_load_66' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_55 : Operation 1879 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_72 = load i13 %Layer2_Weights_CPU_addr_72" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1879 'load' 'Layer2_Weights_CPU_load_72' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_55 : Operation 1880 [1/1] (1.51ns)   --->   "%add_ln54_75 = add i13 %or_ln54_1, i13 76" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1880 'add' 'add_ln54_75' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1881 [1/1] (0.00ns)   --->   "%zext_ln54_80 = zext i13 %add_ln54_75" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1881 'zext' 'zext_ln54_80' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_55 : Operation 1882 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_77 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_80" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1882 'getelementptr' 'Layer2_Weights_CPU_addr_77' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_55 : Operation 1883 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_77 = load i13 %Layer2_Weights_CPU_addr_77" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1883 'load' 'Layer2_Weights_CPU_load_77' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_55 : Operation 1884 [1/1] (1.51ns)   --->   "%add_ln54_80 = add i13 %or_ln54_1, i13 81" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1884 'add' 'add_ln54_80' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln54_85 = zext i13 %add_ln54_80" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1885 'zext' 'zext_ln54_85' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_55 : Operation 1886 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_82 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_85" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1886 'getelementptr' 'Layer2_Weights_CPU_addr_82' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_55 : Operation 1887 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_82 = load i13 %Layer2_Weights_CPU_addr_82" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1887 'load' 'Layer2_Weights_CPU_load_82' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_55 : Operation 1888 [3/3] (13.3ns)   --->   "%add1_1 = fadd i32 %add9_1, i32 %mul6_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1888 'fadd' 'add1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1889 [2/3] (13.3ns)   --->   "%add8_1_1 = fadd i32 %add7_1_1, i32 %mul4_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1889 'fadd' 'add8_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1890 [1/2] (10.1ns)   --->   "%mul2_1_2 = fmul i32 %Layer2_Weights_CPU_load_43, i32 %bitcast_ln63_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1890 'fmul' 'mul2_1_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1891 [1/1] (0.00ns)   --->   "%bitcast_ln64_7 = bitcast i32 %gmem0_addr_43_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1891 'bitcast' 'bitcast_ln64_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_55 : Operation 1892 [2/2] (10.1ns)   --->   "%mul3_1_2 = fmul i32 %Layer2_Weights_CPU_load_44, i32 %bitcast_ln64_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1892 'fmul' 'mul3_1_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1893 [1/1] (14.6ns)   --->   "%gmem0_addr_44_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_44" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1893 'read' 'gmem0_addr_44_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1894 [1/7] (14.6ns)   --->   "%gmem0_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_45, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1894 'readreq' 'gmem0_load_45_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1895 [2/7] (14.6ns)   --->   "%gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1895 'readreq' 'gmem0_load_46_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1896 [3/7] (14.6ns)   --->   "%gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1896 'readreq' 'gmem0_load_47_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1897 [4/7] (14.6ns)   --->   "%gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1897 'readreq' 'gmem0_load_48_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1898 [5/7] (14.6ns)   --->   "%gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1898 'readreq' 'gmem0_load_49_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1899 [6/7] (14.6ns)   --->   "%gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1899 'readreq' 'gmem0_load_50_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1900 [7/7] (14.6ns)   --->   "%gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1900 'readreq' 'gmem0_load_51_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1901 [1/1] (1.44ns)   --->   "%add_ln67_26 = add i10 %zext_ln63_19, i10 679" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1901 'add' 'add_ln67_26' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1902 [1/1] (0.00ns)   --->   "%shl_ln67_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_26, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1902 'bitconcatenate' 'shl_ln67_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_55 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln67_8 = zext i12 %shl_ln67_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1903 'zext' 'zext_ln67_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_55 : Operation 1904 [1/1] (1.99ns)   --->   "%add_ln67_27 = add i64 %zext_ln67_8, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1904 'add' 'add_ln67_27' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1905 [1/1] (0.00ns)   --->   "%trunc_ln67_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_27, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1905 'partselect' 'trunc_ln67_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_55 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln67_8 = sext i62 %trunc_ln67_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1906 'sext' 'sext_ln67_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_55 : Operation 1907 [1/1] (0.00ns)   --->   "%gmem0_addr_52 = getelementptr i32 %gmem0, i64 %sext_ln67_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1907 'getelementptr' 'gmem0_addr_52' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 56 <SV = 55> <Delay = 14.6>
ST_56 : Operation 1908 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_77 = load i13 %Layer2_Weights_CPU_addr_77" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1908 'load' 'Layer2_Weights_CPU_load_77' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_56 : Operation 1909 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_82 = load i13 %Layer2_Weights_CPU_addr_82" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1909 'load' 'Layer2_Weights_CPU_load_82' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_56 : Operation 1910 [1/1] (1.51ns)   --->   "%add_ln54_85 = add i13 %or_ln54_1, i13 86" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1910 'add' 'add_ln54_85' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1911 [1/1] (0.00ns)   --->   "%zext_ln54_90 = zext i13 %add_ln54_85" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1911 'zext' 'zext_ln54_90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_56 : Operation 1912 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_87 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_90" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1912 'getelementptr' 'Layer2_Weights_CPU_addr_87' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_56 : Operation 1913 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_87 = load i13 %Layer2_Weights_CPU_addr_87" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1913 'load' 'Layer2_Weights_CPU_load_87' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_56 : Operation 1914 [1/1] (1.51ns)   --->   "%add_ln54_93 = add i13 %or_ln54_1, i13 94" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1914 'add' 'add_ln54_93' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln54_98 = zext i13 %add_ln54_93" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1915 'zext' 'zext_ln54_98' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_56 : Operation 1916 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_95 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_98" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1916 'getelementptr' 'Layer2_Weights_CPU_addr_95' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_56 : Operation 1917 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_95 = load i13 %Layer2_Weights_CPU_addr_95" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1917 'load' 'Layer2_Weights_CPU_load_95' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_56 : Operation 1918 [3/3] (13.3ns)   --->   "%add9_0_4 = fadd i32 %add8_0_4, i32 %mul5_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1918 'fadd' 'add9_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1919 [2/3] (13.3ns)   --->   "%add1_1 = fadd i32 %add9_1, i32 %mul6_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1919 'fadd' 'add1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1920 [1/3] (13.3ns)   --->   "%add8_1_1 = fadd i32 %add7_1_1, i32 %mul4_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1920 'fadd' 'add8_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1921 [1/2] (10.1ns)   --->   "%mul3_1_2 = fmul i32 %Layer2_Weights_CPU_load_44, i32 %bitcast_ln64_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1921 'fmul' 'mul3_1_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1922 [1/1] (0.00ns)   --->   "%bitcast_ln65_7 = bitcast i32 %gmem0_addr_44_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1922 'bitcast' 'bitcast_ln65_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_56 : Operation 1923 [2/2] (10.1ns)   --->   "%mul4_1_2 = fmul i32 %Layer2_Weights_CPU_load_45, i32 %bitcast_ln65_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1923 'fmul' 'mul4_1_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1924 [1/1] (14.6ns)   --->   "%gmem0_addr_45_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_45" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1924 'read' 'gmem0_addr_45_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1925 [1/7] (14.6ns)   --->   "%gmem0_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_46, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1925 'readreq' 'gmem0_load_46_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1926 [2/7] (14.6ns)   --->   "%gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1926 'readreq' 'gmem0_load_47_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1927 [3/7] (14.6ns)   --->   "%gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1927 'readreq' 'gmem0_load_48_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1928 [4/7] (14.6ns)   --->   "%gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1928 'readreq' 'gmem0_load_49_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1929 [5/7] (14.6ns)   --->   "%gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1929 'readreq' 'gmem0_load_50_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1930 [6/7] (14.6ns)   --->   "%gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1930 'readreq' 'gmem0_load_51_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1931 [7/7] (14.6ns)   --->   "%gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1931 'readreq' 'gmem0_load_52_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1932 [1/1] (1.46ns)   --->   "%add_ln68_24 = add i11 %zext_ln64_23, i11 848" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1932 'add' 'add_ln68_24' <Predicate = (!icmp_ln54)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1933 [1/1] (0.00ns)   --->   "%shl_ln68_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln68_24, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1933 'bitconcatenate' 'shl_ln68_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_56 : Operation 1934 [1/1] (0.00ns)   --->   "%zext_ln68_8 = zext i13 %shl_ln68_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1934 'zext' 'zext_ln68_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_56 : Operation 1935 [1/1] (1.99ns)   --->   "%add_ln68_25 = add i64 %zext_ln68_8, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1935 'add' 'add_ln68_25' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1936 [1/1] (0.00ns)   --->   "%trunc_ln68_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_25, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1936 'partselect' 'trunc_ln68_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_56 : Operation 1937 [1/1] (0.00ns)   --->   "%sext_ln68_8 = sext i62 %trunc_ln68_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1937 'sext' 'sext_ln68_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_56 : Operation 1938 [1/1] (0.00ns)   --->   "%gmem0_addr_53 = getelementptr i32 %gmem0, i64 %sext_ln68_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1938 'getelementptr' 'gmem0_addr_53' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 57 <SV = 56> <Delay = 14.6>
ST_57 : Operation 1939 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_87 = load i13 %Layer2_Weights_CPU_addr_87" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1939 'load' 'Layer2_Weights_CPU_load_87' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_57 : Operation 1940 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_95 = load i13 %Layer2_Weights_CPU_addr_95" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1940 'load' 'Layer2_Weights_CPU_load_95' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_57 : Operation 1941 [1/1] (1.51ns)   --->   "%add_ln54_99 = add i13 %or_ln54_1, i13 100" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1941 'add' 'add_ln54_99' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1942 [1/1] (0.00ns)   --->   "%zext_ln54_104 = zext i13 %add_ln54_99" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1942 'zext' 'zext_ln54_104' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_57 : Operation 1943 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_101 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_104" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1943 'getelementptr' 'Layer2_Weights_CPU_addr_101' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_57 : Operation 1944 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_101 = load i13 %Layer2_Weights_CPU_addr_101" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1944 'load' 'Layer2_Weights_CPU_load_101' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_57 : Operation 1945 [1/1] (1.51ns)   --->   "%add_ln54_104 = add i13 %or_ln54_1, i13 105" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1945 'add' 'add_ln54_104' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln54_109 = zext i13 %add_ln54_104" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1946 'zext' 'zext_ln54_109' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_57 : Operation 1947 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_106 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_109" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1947 'getelementptr' 'Layer2_Weights_CPU_addr_106' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_57 : Operation 1948 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_106 = load i13 %Layer2_Weights_CPU_addr_106" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1948 'load' 'Layer2_Weights_CPU_load_106' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_57 : Operation 1949 [1/1] (0.00ns)   --->   "%zext_ln63_16 = zext i4 %add_ln63_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1949 'zext' 'zext_ln63_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_57 : Operation 1950 [2/3] (13.3ns)   --->   "%add9_0_4 = fadd i32 %add8_0_4, i32 %mul5_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1950 'fadd' 'add9_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1951 [1/3] (13.3ns)   --->   "%add1_1 = fadd i32 %add9_1, i32 %mul6_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1951 'fadd' 'add1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1952 [3/3] (13.3ns)   --->   "%add7_1_2 = fadd i32 %mul2_1_2, i32 %mul3_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1952 'fadd' 'add7_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1953 [1/2] (10.1ns)   --->   "%mul4_1_2 = fmul i32 %Layer2_Weights_CPU_load_45, i32 %bitcast_ln65_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1953 'fmul' 'mul4_1_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1954 [1/1] (0.00ns)   --->   "%bitcast_ln66_7 = bitcast i32 %gmem0_addr_45_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1954 'bitcast' 'bitcast_ln66_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_57 : Operation 1955 [2/2] (10.1ns)   --->   "%mul5_1_2 = fmul i32 %Layer2_Weights_CPU_load_46, i32 %bitcast_ln66_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1955 'fmul' 'mul5_1_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1956 [1/1] (14.6ns)   --->   "%gmem0_addr_46_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_46" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1956 'read' 'gmem0_addr_46_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1957 [1/7] (14.6ns)   --->   "%gmem0_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_47, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1957 'readreq' 'gmem0_load_47_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1958 [2/7] (14.6ns)   --->   "%gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1958 'readreq' 'gmem0_load_48_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1959 [3/7] (14.6ns)   --->   "%gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1959 'readreq' 'gmem0_load_49_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1960 [4/7] (14.6ns)   --->   "%gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1960 'readreq' 'gmem0_load_50_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1961 [5/7] (14.6ns)   --->   "%gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1961 'readreq' 'gmem0_load_51_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1962 [6/7] (14.6ns)   --->   "%gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1962 'readreq' 'gmem0_load_52_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1963 [7/7] (14.6ns)   --->   "%gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1963 'readreq' 'gmem0_load_53_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1964 [1/1] (1.39ns)   --->   "%add_ln63_27 = add i8 %zext_ln63_16, i8 %select_ln55_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1964 'add' 'add_ln63_27' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1965 [1/1] (0.00ns)   --->   "%shl_ln63_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_27, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1965 'bitconcatenate' 'shl_ln63_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_57 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln63_24 = zext i10 %shl_ln63_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1966 'zext' 'zext_ln63_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_57 : Operation 1967 [1/1] (1.99ns)   --->   "%add_ln63_28 = add i64 %zext_ln63_24, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1967 'add' 'add_ln63_28' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1968 [1/1] (0.00ns)   --->   "%trunc_ln63_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_28, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1968 'partselect' 'trunc_ln63_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_57 : Operation 1969 [1/1] (0.00ns)   --->   "%sext_ln63_9 = sext i62 %trunc_ln63_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1969 'sext' 'sext_ln63_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_57 : Operation 1970 [1/1] (0.00ns)   --->   "%gmem0_addr_54 = getelementptr i32 %gmem0, i64 %sext_ln63_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1970 'getelementptr' 'gmem0_addr_54' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 58 <SV = 57> <Delay = 14.6>
ST_58 : Operation 1971 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_101 = load i13 %Layer2_Weights_CPU_addr_101" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1971 'load' 'Layer2_Weights_CPU_load_101' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_58 : Operation 1972 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_106 = load i13 %Layer2_Weights_CPU_addr_106" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1972 'load' 'Layer2_Weights_CPU_load_106' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_58 : Operation 1973 [1/1] (1.51ns)   --->   "%add_ln54_109 = add i13 %or_ln54_1, i13 110" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1973 'add' 'add_ln54_109' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1974 [1/1] (0.00ns)   --->   "%zext_ln54_114 = zext i13 %add_ln54_109" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1974 'zext' 'zext_ln54_114' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_58 : Operation 1975 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_111 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_114" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1975 'getelementptr' 'Layer2_Weights_CPU_addr_111' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_58 : Operation 1976 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_111 = load i13 %Layer2_Weights_CPU_addr_111" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1976 'load' 'Layer2_Weights_CPU_load_111' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_58 : Operation 1977 [1/1] (1.51ns)   --->   "%add_ln54_113 = add i13 %or_ln54_1, i13 114" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1977 'add' 'add_ln54_113' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1978 [1/1] (0.00ns)   --->   "%zext_ln54_118 = zext i13 %add_ln54_113" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1978 'zext' 'zext_ln54_118' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_58 : Operation 1979 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_115 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_118" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1979 'getelementptr' 'Layer2_Weights_CPU_addr_115' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_58 : Operation 1980 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_115 = load i13 %Layer2_Weights_CPU_addr_115" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 1980 'load' 'Layer2_Weights_CPU_load_115' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_58 : Operation 1981 [1/3] (13.3ns)   --->   "%add9_0_4 = fadd i32 %add8_0_4, i32 %mul5_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1981 'fadd' 'add9_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1982 [1/1] (0.00ns)   --->   "%bitcast_ln68_5 = bitcast i32 %gmem0_addr_35_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1982 'bitcast' 'bitcast_ln68_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_58 : Operation 1983 [2/2] (10.1ns)   --->   "%mul7_1 = fmul i32 %Layer2_Weights_CPU_load_36, i32 %bitcast_ln68_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1983 'fmul' 'mul7_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1984 [3/3] (13.3ns)   --->   "%add9_1_1 = fadd i32 %add8_1_1, i32 %mul5_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1984 'fadd' 'add9_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1985 [2/3] (13.3ns)   --->   "%add7_1_2 = fadd i32 %mul2_1_2, i32 %mul3_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1985 'fadd' 'add7_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1986 [1/2] (10.1ns)   --->   "%mul5_1_2 = fmul i32 %Layer2_Weights_CPU_load_46, i32 %bitcast_ln66_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1986 'fmul' 'mul5_1_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1987 [1/1] (14.6ns)   --->   "%gmem0_addr_47_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_47" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1987 'read' 'gmem0_addr_47_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1988 [1/7] (14.6ns)   --->   "%gmem0_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_48, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1988 'readreq' 'gmem0_load_48_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1989 [2/7] (14.6ns)   --->   "%gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1989 'readreq' 'gmem0_load_49_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1990 [3/7] (14.6ns)   --->   "%gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 1990 'readreq' 'gmem0_load_50_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1991 [4/7] (14.6ns)   --->   "%gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 1991 'readreq' 'gmem0_load_51_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1992 [5/7] (14.6ns)   --->   "%gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 1992 'readreq' 'gmem0_load_52_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1993 [6/7] (14.6ns)   --->   "%gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 1993 'readreq' 'gmem0_load_53_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1994 [7/7] (14.6ns)   --->   "%gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 1994 'readreq' 'gmem0_load_54_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1995 [1/1] (1.41ns)   --->   "%add_ln64_28 = add i9 %zext_ln64_24, i9 173" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1995 'add' 'add_ln64_28' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1996 [1/1] (0.00ns)   --->   "%shl_ln64_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_28, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1996 'bitconcatenate' 'shl_ln64_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_58 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln64_27 = zext i11 %shl_ln64_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1997 'zext' 'zext_ln64_27' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_58 : Operation 1998 [1/1] (1.99ns)   --->   "%add_ln64_29 = add i64 %zext_ln64_27, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1998 'add' 'add_ln64_29' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1999 [1/1] (0.00ns)   --->   "%trunc_ln64_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_29, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 1999 'partselect' 'trunc_ln64_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_58 : Operation 2000 [1/1] (0.00ns)   --->   "%sext_ln64_9 = sext i62 %trunc_ln64_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2000 'sext' 'sext_ln64_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_58 : Operation 2001 [1/1] (0.00ns)   --->   "%gmem0_addr_55 = getelementptr i32 %gmem0, i64 %sext_ln64_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2001 'getelementptr' 'gmem0_addr_55' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 59 <SV = 58> <Delay = 14.6>
ST_59 : Operation 2002 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_111 = load i13 %Layer2_Weights_CPU_addr_111" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2002 'load' 'Layer2_Weights_CPU_load_111' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_59 : Operation 2003 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_115 = load i13 %Layer2_Weights_CPU_addr_115" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2003 'load' 'Layer2_Weights_CPU_load_115' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_59 : Operation 2004 [1/1] (1.51ns)   --->   "%add_ln54_114 = add i13 %or_ln54_1, i13 115" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2004 'add' 'add_ln54_114' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2005 [1/1] (0.00ns)   --->   "%zext_ln54_119 = zext i13 %add_ln54_114" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2005 'zext' 'zext_ln54_119' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_59 : Operation 2006 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_116 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_119" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2006 'getelementptr' 'Layer2_Weights_CPU_addr_116' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_59 : Operation 2007 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_116 = load i13 %Layer2_Weights_CPU_addr_116" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2007 'load' 'Layer2_Weights_CPU_load_116' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_59 : Operation 2008 [1/1] (1.51ns)   --->   "%add_ln54_122 = add i13 %or_ln54_1, i13 123" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2008 'add' 'add_ln54_122' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2009 [1/1] (0.00ns)   --->   "%zext_ln54_127 = zext i13 %add_ln54_122" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2009 'zext' 'zext_ln54_127' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_59 : Operation 2010 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_124 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_127" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2010 'getelementptr' 'Layer2_Weights_CPU_addr_124' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_59 : Operation 2011 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_124 = load i13 %Layer2_Weights_CPU_addr_124" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2011 'load' 'Layer2_Weights_CPU_load_124' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_59 : Operation 2012 [1/2] (10.1ns)   --->   "%mul7_1 = fmul i32 %Layer2_Weights_CPU_load_36, i32 %bitcast_ln68_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2012 'fmul' 'mul7_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2013 [2/3] (13.3ns)   --->   "%add9_1_1 = fadd i32 %add8_1_1, i32 %mul5_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2013 'fadd' 'add9_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2014 [1/1] (0.00ns)   --->   "%bitcast_ln68_6 = bitcast i32 %gmem0_addr_41_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2014 'bitcast' 'bitcast_ln68_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_59 : Operation 2015 [2/2] (10.1ns)   --->   "%mul7_1_1 = fmul i32 %Layer2_Weights_CPU_load_42, i32 %bitcast_ln68_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2015 'fmul' 'mul7_1_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2016 [1/3] (13.3ns)   --->   "%add7_1_2 = fadd i32 %mul2_1_2, i32 %mul3_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2016 'fadd' 'add7_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2017 [1/1] (14.6ns)   --->   "%gmem0_addr_48_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_48" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2017 'read' 'gmem0_addr_48_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2018 [1/7] (14.6ns)   --->   "%gmem0_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_49, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2018 'readreq' 'gmem0_load_49_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2019 [2/7] (14.6ns)   --->   "%gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2019 'readreq' 'gmem0_load_50_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2020 [3/7] (14.6ns)   --->   "%gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2020 'readreq' 'gmem0_load_51_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2021 [4/7] (14.6ns)   --->   "%gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2021 'readreq' 'gmem0_load_52_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2022 [5/7] (14.6ns)   --->   "%gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2022 'readreq' 'gmem0_load_53_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2023 [6/7] (14.6ns)   --->   "%gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2023 'readreq' 'gmem0_load_54_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2024 [7/7] (14.6ns)   --->   "%gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2024 'readreq' 'gmem0_load_55_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2025 [1/1] (1.44ns)   --->   "%add_ln65_28 = add i10 %zext_ln63_19, i10 342" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2025 'add' 'add_ln65_28' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2026 [1/1] (0.00ns)   --->   "%shl_ln65_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln65_28, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2026 'bitconcatenate' 'shl_ln65_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_59 : Operation 2027 [1/1] (0.00ns)   --->   "%zext_ln65_9 = zext i12 %shl_ln65_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2027 'zext' 'zext_ln65_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_59 : Operation 2028 [1/1] (1.99ns)   --->   "%add_ln65_29 = add i64 %zext_ln65_9, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2028 'add' 'add_ln65_29' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2029 [1/1] (0.00ns)   --->   "%trunc_ln65_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_29, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2029 'partselect' 'trunc_ln65_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_59 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln65_9 = sext i62 %trunc_ln65_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2030 'sext' 'sext_ln65_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_59 : Operation 2031 [1/1] (0.00ns)   --->   "%gmem0_addr_56 = getelementptr i32 %gmem0, i64 %sext_ln65_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2031 'getelementptr' 'gmem0_addr_56' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 14.6>
ST_60 : Operation 2032 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_116 = load i13 %Layer2_Weights_CPU_addr_116" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2032 'load' 'Layer2_Weights_CPU_load_116' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_60 : Operation 2033 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_124 = load i13 %Layer2_Weights_CPU_addr_124" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2033 'load' 'Layer2_Weights_CPU_load_124' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_60 : Operation 2034 [1/1] (1.51ns)   --->   "%add_ln54_128 = add i13 %or_ln54_1, i13 129" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2034 'add' 'add_ln54_128' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2035 [1/1] (0.00ns)   --->   "%zext_ln54_133 = zext i13 %add_ln54_128" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2035 'zext' 'zext_ln54_133' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_60 : Operation 2036 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_130 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_133" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2036 'getelementptr' 'Layer2_Weights_CPU_addr_130' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_60 : Operation 2037 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_130 = load i13 %Layer2_Weights_CPU_addr_130" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2037 'load' 'Layer2_Weights_CPU_load_130' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_60 : Operation 2038 [1/1] (1.51ns)   --->   "%add_ln54_133 = add i13 %or_ln54_1, i13 134" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2038 'add' 'add_ln54_133' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2039 [1/1] (0.00ns)   --->   "%zext_ln54_138 = zext i13 %add_ln54_133" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2039 'zext' 'zext_ln54_138' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_60 : Operation 2040 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_135 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_138" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2040 'getelementptr' 'Layer2_Weights_CPU_addr_135' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_60 : Operation 2041 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_135 = load i13 %Layer2_Weights_CPU_addr_135" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2041 'load' 'Layer2_Weights_CPU_load_135' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_60 : Operation 2042 [1/3] (13.3ns)   --->   "%add9_1_1 = fadd i32 %add8_1_1, i32 %mul5_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2042 'fadd' 'add9_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2043 [1/2] (10.1ns)   --->   "%mul7_1_1 = fmul i32 %Layer2_Weights_CPU_load_42, i32 %bitcast_ln68_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2043 'fmul' 'mul7_1_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2044 [3/3] (13.3ns)   --->   "%add8_1_2 = fadd i32 %add7_1_2, i32 %mul4_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2044 'fadd' 'add8_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2045 [1/1] (0.00ns)   --->   "%bitcast_ln63_8 = bitcast i32 %gmem0_addr_48_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2045 'bitcast' 'bitcast_ln63_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_60 : Operation 2046 [2/2] (10.1ns)   --->   "%mul2_1_3 = fmul i32 %Layer2_Weights_CPU_load_49, i32 %bitcast_ln63_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2046 'fmul' 'mul2_1_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2047 [1/1] (14.6ns)   --->   "%gmem0_addr_49_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_49" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2047 'read' 'gmem0_addr_49_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2048 [1/7] (14.6ns)   --->   "%gmem0_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_50, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2048 'readreq' 'gmem0_load_50_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2049 [2/7] (14.6ns)   --->   "%gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2049 'readreq' 'gmem0_load_51_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2050 [3/7] (14.6ns)   --->   "%gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2050 'readreq' 'gmem0_load_52_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2051 [4/7] (14.6ns)   --->   "%gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2051 'readreq' 'gmem0_load_53_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2052 [5/7] (14.6ns)   --->   "%gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2052 'readreq' 'gmem0_load_54_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2053 [6/7] (14.6ns)   --->   "%gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2053 'readreq' 'gmem0_load_55_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2054 [7/7] (14.6ns)   --->   "%gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2054 'readreq' 'gmem0_load_56_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2055 [1/1] (1.44ns)   --->   "%add_ln66_28 = add i10 %zext_ln63_19, i10 511" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2055 'add' 'add_ln66_28' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2056 [1/1] (0.00ns)   --->   "%shl_ln66_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_28, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2056 'bitconcatenate' 'shl_ln66_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_60 : Operation 2057 [1/1] (0.00ns)   --->   "%zext_ln66_9 = zext i12 %shl_ln66_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2057 'zext' 'zext_ln66_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_60 : Operation 2058 [1/1] (1.99ns)   --->   "%add_ln66_29 = add i64 %zext_ln66_9, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2058 'add' 'add_ln66_29' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2059 [1/1] (0.00ns)   --->   "%trunc_ln66_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_29, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2059 'partselect' 'trunc_ln66_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_60 : Operation 2060 [1/1] (0.00ns)   --->   "%sext_ln66_9 = sext i62 %trunc_ln66_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2060 'sext' 'sext_ln66_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_60 : Operation 2061 [1/1] (0.00ns)   --->   "%gmem0_addr_57 = getelementptr i32 %gmem0, i64 %sext_ln66_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2061 'getelementptr' 'gmem0_addr_57' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 61 <SV = 60> <Delay = 14.6>
ST_61 : Operation 2062 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_130 = load i13 %Layer2_Weights_CPU_addr_130" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2062 'load' 'Layer2_Weights_CPU_load_130' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_61 : Operation 2063 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_135 = load i13 %Layer2_Weights_CPU_addr_135" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2063 'load' 'Layer2_Weights_CPU_load_135' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_61 : Operation 2064 [1/1] (1.51ns)   --->   "%add_ln54_137 = add i13 %or_ln54_1, i13 138" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2064 'add' 'add_ln54_137' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln54_142 = zext i13 %add_ln54_137" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2065 'zext' 'zext_ln54_142' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_61 : Operation 2066 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_139 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_142" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2066 'getelementptr' 'Layer2_Weights_CPU_addr_139' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_61 : Operation 2067 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_139 = load i13 %Layer2_Weights_CPU_addr_139" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2067 'load' 'Layer2_Weights_CPU_load_139' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_61 : Operation 2068 [1/1] (1.51ns)   --->   "%add_ln54_138 = add i13 %or_ln54_1, i13 139" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2068 'add' 'add_ln54_138' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2069 [1/1] (0.00ns)   --->   "%zext_ln54_143 = zext i13 %add_ln54_138" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2069 'zext' 'zext_ln54_143' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_61 : Operation 2070 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_140 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_143" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2070 'getelementptr' 'Layer2_Weights_CPU_addr_140' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_61 : Operation 2071 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_140 = load i13 %Layer2_Weights_CPU_addr_140" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2071 'load' 'Layer2_Weights_CPU_load_140' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_61 : Operation 2072 [3/3] (13.3ns)   --->   "%add1_1_1 = fadd i32 %add9_1_1, i32 %mul6_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2072 'fadd' 'add1_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2073 [2/3] (13.3ns)   --->   "%add8_1_2 = fadd i32 %add7_1_2, i32 %mul4_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2073 'fadd' 'add8_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2074 [1/2] (10.1ns)   --->   "%mul2_1_3 = fmul i32 %Layer2_Weights_CPU_load_49, i32 %bitcast_ln63_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2074 'fmul' 'mul2_1_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2075 [1/1] (0.00ns)   --->   "%bitcast_ln64_8 = bitcast i32 %gmem0_addr_49_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2075 'bitcast' 'bitcast_ln64_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_61 : Operation 2076 [2/2] (10.1ns)   --->   "%mul3_1_3 = fmul i32 %Layer2_Weights_CPU_load_50, i32 %bitcast_ln64_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2076 'fmul' 'mul3_1_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2077 [1/1] (14.6ns)   --->   "%gmem0_addr_50_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_50" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2077 'read' 'gmem0_addr_50_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2078 [1/7] (14.6ns)   --->   "%gmem0_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_51, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2078 'readreq' 'gmem0_load_51_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2079 [2/7] (14.6ns)   --->   "%gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2079 'readreq' 'gmem0_load_52_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2080 [3/7] (14.6ns)   --->   "%gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2080 'readreq' 'gmem0_load_53_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2081 [4/7] (14.6ns)   --->   "%gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2081 'readreq' 'gmem0_load_54_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2082 [5/7] (14.6ns)   --->   "%gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2082 'readreq' 'gmem0_load_55_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2083 [6/7] (14.6ns)   --->   "%gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2083 'readreq' 'gmem0_load_56_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2084 [7/7] (14.6ns)   --->   "%gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2084 'readreq' 'gmem0_load_57_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2085 [1/1] (1.44ns)   --->   "%add_ln67_28 = add i10 %zext_ln63_19, i10 680" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2085 'add' 'add_ln67_28' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2086 [1/1] (0.00ns)   --->   "%shl_ln67_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_28, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2086 'bitconcatenate' 'shl_ln67_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_61 : Operation 2087 [1/1] (0.00ns)   --->   "%zext_ln67_9 = zext i12 %shl_ln67_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2087 'zext' 'zext_ln67_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_61 : Operation 2088 [1/1] (1.99ns)   --->   "%add_ln67_29 = add i64 %zext_ln67_9, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2088 'add' 'add_ln67_29' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2089 [1/1] (0.00ns)   --->   "%trunc_ln67_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_29, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2089 'partselect' 'trunc_ln67_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_61 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln67_9 = sext i62 %trunc_ln67_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2090 'sext' 'sext_ln67_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_61 : Operation 2091 [1/1] (0.00ns)   --->   "%gmem0_addr_58 = getelementptr i32 %gmem0, i64 %sext_ln67_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2091 'getelementptr' 'gmem0_addr_58' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 62 <SV = 61> <Delay = 14.6>
ST_62 : Operation 2092 [1/1] (1.51ns)   --->   "%add_ln54_28 = add i13 %or_ln54_1, i13 29" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2092 'add' 'add_ln54_28' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2093 [1/1] (0.00ns)   --->   "%zext_ln54_33 = zext i13 %add_ln54_28" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2093 'zext' 'zext_ln54_33' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 2094 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_30 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_33" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2094 'getelementptr' 'Layer2_Weights_CPU_addr_30' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 2095 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_30 = load i13 %Layer2_Weights_CPU_addr_30" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2095 'load' 'Layer2_Weights_CPU_load_30' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_62 : Operation 2096 [1/1] (1.51ns)   --->   "%add_ln54_52 = add i13 %or_ln54_1, i13 53" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2096 'add' 'add_ln54_52' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2097 [1/1] (0.00ns)   --->   "%zext_ln54_57 = zext i13 %add_ln54_52" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2097 'zext' 'zext_ln54_57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 2098 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_54 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_57" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2098 'getelementptr' 'Layer2_Weights_CPU_addr_54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 2099 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_54 = load i13 %Layer2_Weights_CPU_addr_54" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2099 'load' 'Layer2_Weights_CPU_load_54' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_62 : Operation 2100 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_139 = load i13 %Layer2_Weights_CPU_addr_139" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2100 'load' 'Layer2_Weights_CPU_load_139' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_62 : Operation 2101 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_140 = load i13 %Layer2_Weights_CPU_addr_140" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2101 'load' 'Layer2_Weights_CPU_load_140' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_62 : Operation 2102 [3/3] (13.3ns)   --->   "%add2_1 = fadd i32 %add1_1, i32 %mul7_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2102 'fadd' 'add2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2103 [2/3] (13.3ns)   --->   "%add1_1_1 = fadd i32 %add9_1_1, i32 %mul6_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2103 'fadd' 'add1_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2104 [1/3] (13.3ns)   --->   "%add8_1_2 = fadd i32 %add7_1_2, i32 %mul4_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2104 'fadd' 'add8_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2105 [1/2] (10.1ns)   --->   "%mul3_1_3 = fmul i32 %Layer2_Weights_CPU_load_50, i32 %bitcast_ln64_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2105 'fmul' 'mul3_1_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2106 [1/1] (0.00ns)   --->   "%bitcast_ln65_8 = bitcast i32 %gmem0_addr_50_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2106 'bitcast' 'bitcast_ln65_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 2107 [2/2] (10.1ns)   --->   "%mul4_1_3 = fmul i32 %Layer2_Weights_CPU_load_51, i32 %bitcast_ln65_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2107 'fmul' 'mul4_1_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2108 [1/1] (14.6ns)   --->   "%gmem0_addr_51_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_51" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2108 'read' 'gmem0_addr_51_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2109 [1/7] (14.6ns)   --->   "%gmem0_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_52, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2109 'readreq' 'gmem0_load_52_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2110 [2/7] (14.6ns)   --->   "%gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2110 'readreq' 'gmem0_load_53_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2111 [3/7] (14.6ns)   --->   "%gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2111 'readreq' 'gmem0_load_54_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2112 [4/7] (14.6ns)   --->   "%gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2112 'readreq' 'gmem0_load_55_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2113 [5/7] (14.6ns)   --->   "%gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2113 'readreq' 'gmem0_load_56_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2114 [6/7] (14.6ns)   --->   "%gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2114 'readreq' 'gmem0_load_57_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2115 [7/7] (14.6ns)   --->   "%gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2115 'readreq' 'gmem0_load_58_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2116 [1/1] (1.46ns)   --->   "%add_ln68_26 = add i11 %zext_ln64_23, i11 849" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2116 'add' 'add_ln68_26' <Predicate = (!icmp_ln54)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2117 [1/1] (0.00ns)   --->   "%shl_ln68_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln68_26, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2117 'bitconcatenate' 'shl_ln68_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln68_9 = zext i13 %shl_ln68_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2118 'zext' 'zext_ln68_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 2119 [1/1] (1.99ns)   --->   "%add_ln68_27 = add i64 %zext_ln68_9, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2119 'add' 'add_ln68_27' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2120 [1/1] (0.00ns)   --->   "%trunc_ln68_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_27, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2120 'partselect' 'trunc_ln68_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln68_9 = sext i62 %trunc_ln68_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2121 'sext' 'sext_ln68_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 2122 [1/1] (0.00ns)   --->   "%gmem0_addr_59 = getelementptr i32 %gmem0, i64 %sext_ln68_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2122 'getelementptr' 'gmem0_addr_59' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 63 <SV = 62> <Delay = 14.6>
ST_63 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i7 %empty_46" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2123 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2124 [1/1] (1.38ns)   --->   "%add_ln63_2 = add i8 %zext_ln64, i8 26" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2124 'add' 'add_ln63_2' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2125 [1/1] (0.00ns)   --->   "%or_ln68_1 = or i7 %empty_46, i7 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2125 'or' 'or_ln68_1' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 0.00>
ST_63 : Operation 2126 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %or_ln68_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2126 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 0.00>
ST_63 : Operation 2127 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_30 = load i13 %Layer2_Weights_CPU_addr_30" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2127 'load' 'Layer2_Weights_CPU_load_30' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_63 : Operation 2128 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_54 = load i13 %Layer2_Weights_CPU_addr_54" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2128 'load' 'Layer2_Weights_CPU_load_54' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_63 : Operation 2129 [1/1] (1.51ns)   --->   "%add_ln54_57 = add i13 %or_ln54_1, i13 58" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2129 'add' 'add_ln54_57' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2130 [1/1] (0.00ns)   --->   "%zext_ln54_62 = zext i13 %add_ln54_57" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2130 'zext' 'zext_ln54_62' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_63 : Operation 2131 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_59 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_62" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2131 'getelementptr' 'Layer2_Weights_CPU_addr_59' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_63 : Operation 2132 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_59 = load i13 %Layer2_Weights_CPU_addr_59" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2132 'load' 'Layer2_Weights_CPU_load_59' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_63 : Operation 2133 [1/1] (1.51ns)   --->   "%add_ln54_76 = add i13 %or_ln54_1, i13 77" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2133 'add' 'add_ln54_76' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2134 [1/1] (0.00ns)   --->   "%zext_ln54_81 = zext i13 %add_ln54_76" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2134 'zext' 'zext_ln54_81' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_63 : Operation 2135 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_78 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_81" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2135 'getelementptr' 'Layer2_Weights_CPU_addr_78' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_63 : Operation 2136 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_78 = load i13 %Layer2_Weights_CPU_addr_78" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2136 'load' 'Layer2_Weights_CPU_load_78' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_63 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_13)   --->   "%select_ln54_17 = select i1 %icmp_ln55, i8 26, i8 %add_ln63_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2137 'select' 'select_ln54_17' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_30)   --->   "%select_ln54_34 = select i1 %icmp_ln55, i8 129, i8 %or_ln" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2138 'select' 'select_ln54_34' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln64_6 = zext i7 %p_mid17" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2139 'zext' 'zext_ln64_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_63 : Operation 2140 [1/1] (1.38ns)   --->   "%add_ln63_13 = add i8 %zext_ln64_6, i8 26" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2140 'add' 'add_ln63_13' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2141 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln55_13 = select i1 %and_ln54, i8 %add_ln63_13, i8 %select_ln54_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 2141 'select' 'select_ln55_13' <Predicate = (!icmp_ln54)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_30)   --->   "%or_ln68 = or i7 %p_mid17, i7 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2142 'or' 'or_ln68' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 0.00>
ST_63 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_30)   --->   "%or_ln68_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %or_ln68" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2143 'bitconcatenate' 'or_ln68_mid1' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 0.00>
ST_63 : Operation 2144 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln55_30 = select i1 %and_ln54, i8 %or_ln68_mid1, i8 %select_ln54_34" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 2144 'select' 'select_ln55_30' <Predicate = (!icmp_ln54)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2145 [2/3] (13.3ns)   --->   "%add2_1 = fadd i32 %add1_1, i32 %mul7_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2145 'fadd' 'add2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2146 [1/3] (13.3ns)   --->   "%add1_1_1 = fadd i32 %add9_1_1, i32 %mul6_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2146 'fadd' 'add1_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2147 [1/1] (0.00ns)   --->   "%bitcast_ln67_7 = bitcast i32 %gmem0_addr_46_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2147 'bitcast' 'bitcast_ln67_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_63 : Operation 2148 [2/2] (10.1ns)   --->   "%mul6_1_2 = fmul i32 %Layer2_Weights_CPU_load_47, i32 %bitcast_ln67_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2148 'fmul' 'mul6_1_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2149 [3/3] (13.3ns)   --->   "%add7_1_3 = fadd i32 %mul2_1_3, i32 %mul3_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2149 'fadd' 'add7_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2150 [1/2] (10.1ns)   --->   "%mul4_1_3 = fmul i32 %Layer2_Weights_CPU_load_51, i32 %bitcast_ln65_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2150 'fmul' 'mul4_1_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2151 [1/1] (14.6ns)   --->   "%gmem0_addr_52_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_52" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2151 'read' 'gmem0_addr_52_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2152 [1/7] (14.6ns)   --->   "%gmem0_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_53, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2152 'readreq' 'gmem0_load_53_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2153 [2/7] (14.6ns)   --->   "%gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2153 'readreq' 'gmem0_load_54_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2154 [3/7] (14.6ns)   --->   "%gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2154 'readreq' 'gmem0_load_55_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2155 [4/7] (14.6ns)   --->   "%gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2155 'readreq' 'gmem0_load_56_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2156 [5/7] (14.6ns)   --->   "%gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2156 'readreq' 'gmem0_load_57_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2157 [6/7] (14.6ns)   --->   "%gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2157 'readreq' 'gmem0_load_58_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2158 [7/7] (14.6ns)   --->   "%gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2158 'readreq' 'gmem0_load_59_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2159 [1/1] (1.39ns)   --->   "%add_ln63_29 = add i8 %zext_ln63, i8 %select_ln55_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2159 'add' 'add_ln63_29' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2160 [1/1] (0.00ns)   --->   "%shl_ln63_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_29, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2160 'bitconcatenate' 'shl_ln63_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_63 : Operation 2161 [1/1] (0.00ns)   --->   "%zext_ln63_27 = zext i10 %shl_ln63_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2161 'zext' 'zext_ln63_27' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_63 : Operation 2162 [1/1] (1.99ns)   --->   "%add_ln63_30 = add i64 %zext_ln63_27, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2162 'add' 'add_ln63_30' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2163 [1/1] (0.00ns)   --->   "%trunc_ln63_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_30, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2163 'partselect' 'trunc_ln63_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_63 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln63_10 = sext i62 %trunc_ln63_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2164 'sext' 'sext_ln63_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_63 : Operation 2165 [1/1] (0.00ns)   --->   "%gmem0_addr_60 = getelementptr i32 %gmem0, i64 %sext_ln63_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2165 'getelementptr' 'gmem0_addr_60' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 64 <SV = 63> <Delay = 14.6>
ST_64 : Operation 2166 [1/1] (1.41ns)   --->   "%add_ln64_4 = add i9 %zext_ln64_2, i9 195" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2166 'add' 'add_ln64_4' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2167 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_59 = load i13 %Layer2_Weights_CPU_addr_59" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2167 'load' 'Layer2_Weights_CPU_load_59' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_64 : Operation 2168 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_78 = load i13 %Layer2_Weights_CPU_addr_78" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2168 'load' 'Layer2_Weights_CPU_load_78' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_64 : Operation 2169 [1/1] (1.51ns)   --->   "%add_ln54_81 = add i13 %or_ln54_1, i13 82" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2169 'add' 'add_ln54_81' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2170 [1/1] (0.00ns)   --->   "%zext_ln54_86 = zext i13 %add_ln54_81" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2170 'zext' 'zext_ln54_86' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_64 : Operation 2171 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_83 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_86" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2171 'getelementptr' 'Layer2_Weights_CPU_addr_83' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_64 : Operation 2172 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_83 = load i13 %Layer2_Weights_CPU_addr_83" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2172 'load' 'Layer2_Weights_CPU_load_83' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_64 : Operation 2173 [1/1] (1.51ns)   --->   "%add_ln54_86 = add i13 %or_ln54_1, i13 87" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2173 'add' 'add_ln54_86' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2174 [1/1] (0.00ns)   --->   "%zext_ln54_91 = zext i13 %add_ln54_86" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2174 'zext' 'zext_ln54_91' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_64 : Operation 2175 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_88 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_91" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2175 'getelementptr' 'Layer2_Weights_CPU_addr_88' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_64 : Operation 2176 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_88 = load i13 %Layer2_Weights_CPU_addr_88" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2176 'load' 'Layer2_Weights_CPU_load_88' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_64 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_14)   --->   "%select_ln54_18 = select i1 %icmp_ln55, i9 195, i9 %add_ln64_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2177 'select' 'select_ln54_18' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 2178 [1/1] (1.41ns)   --->   "%add_ln64_17 = add i9 %zext_ln64_8, i9 195" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2178 'add' 'add_ln64_17' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2179 [1/1] (0.56ns) (out node of the LUT)   --->   "%select_ln55_14 = select i1 %and_ln54, i9 %add_ln64_17, i9 %select_ln54_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 2179 'select' 'select_ln55_14' <Predicate = (!icmp_ln54)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 2180 [1/3] (13.3ns)   --->   "%add2_1 = fadd i32 %add1_1, i32 %mul7_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2180 'fadd' 'add2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2181 [3/3] (13.3ns)   --->   "%add9_1_2 = fadd i32 %add8_1_2, i32 %mul5_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2181 'fadd' 'add9_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2182 [1/2] (10.1ns)   --->   "%mul6_1_2 = fmul i32 %Layer2_Weights_CPU_load_47, i32 %bitcast_ln67_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2182 'fmul' 'mul6_1_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2183 [2/3] (13.3ns)   --->   "%add7_1_3 = fadd i32 %mul2_1_3, i32 %mul3_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2183 'fadd' 'add7_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2184 [1/1] (0.00ns)   --->   "%bitcast_ln66_8 = bitcast i32 %gmem0_addr_51_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2184 'bitcast' 'bitcast_ln66_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_64 : Operation 2185 [2/2] (10.1ns)   --->   "%mul5_1_3 = fmul i32 %Layer2_Weights_CPU_load_52, i32 %bitcast_ln66_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2185 'fmul' 'mul5_1_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2186 [1/1] (14.6ns)   --->   "%gmem0_addr_53_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_53" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2186 'read' 'gmem0_addr_53_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2187 [1/7] (14.6ns)   --->   "%gmem0_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_54, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2187 'readreq' 'gmem0_load_54_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2188 [2/7] (14.6ns)   --->   "%gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2188 'readreq' 'gmem0_load_55_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2189 [3/7] (14.6ns)   --->   "%gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2189 'readreq' 'gmem0_load_56_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2190 [4/7] (14.6ns)   --->   "%gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2190 'readreq' 'gmem0_load_57_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2191 [5/7] (14.6ns)   --->   "%gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2191 'readreq' 'gmem0_load_58_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2192 [6/7] (14.6ns)   --->   "%gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2192 'readreq' 'gmem0_load_59_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2193 [7/7] (14.6ns)   --->   "%gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2193 'readreq' 'gmem0_load_60_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2194 [1/1] (1.41ns)   --->   "%add_ln64_30 = add i9 %select_ln55_14, i9 %zext_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2194 'add' 'add_ln64_30' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2195 [1/1] (0.00ns)   --->   "%shl_ln64_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_30, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2195 'bitconcatenate' 'shl_ln64_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_64 : Operation 2196 [1/1] (0.00ns)   --->   "%zext_ln64_28 = zext i11 %shl_ln64_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2196 'zext' 'zext_ln64_28' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_64 : Operation 2197 [1/1] (1.99ns)   --->   "%add_ln64_31 = add i64 %zext_ln64_28, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2197 'add' 'add_ln64_31' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2198 [1/1] (0.00ns)   --->   "%trunc_ln64_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_31, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2198 'partselect' 'trunc_ln64_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_64 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln64_10 = sext i62 %trunc_ln64_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2199 'sext' 'sext_ln64_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_64 : Operation 2200 [1/1] (0.00ns)   --->   "%gmem0_addr_61 = getelementptr i32 %gmem0, i64 %sext_ln64_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2200 'getelementptr' 'gmem0_addr_61' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 65 <SV = 64> <Delay = 14.6>
ST_65 : Operation 2201 [1/1] (1.41ns)   --->   "%add_ln65_6 = add i9 %zext_ln64_2, i9 364" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2201 'add' 'add_ln65_6' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2202 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_83 = load i13 %Layer2_Weights_CPU_addr_83" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2202 'load' 'Layer2_Weights_CPU_load_83' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_65 : Operation 2203 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_88 = load i13 %Layer2_Weights_CPU_addr_88" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2203 'load' 'Layer2_Weights_CPU_load_88' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_65 : Operation 2204 [1/1] (1.51ns)   --->   "%add_ln54_94 = add i13 %or_ln54_1, i13 95" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2204 'add' 'add_ln54_94' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2205 [1/1] (0.00ns)   --->   "%zext_ln54_99 = zext i13 %add_ln54_94" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2205 'zext' 'zext_ln54_99' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_65 : Operation 2206 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_96 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_99" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2206 'getelementptr' 'Layer2_Weights_CPU_addr_96' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_65 : Operation 2207 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_96 = load i13 %Layer2_Weights_CPU_addr_96" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2207 'load' 'Layer2_Weights_CPU_load_96' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_65 : Operation 2208 [1/1] (1.51ns)   --->   "%add_ln54_100 = add i13 %or_ln54_1, i13 101" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2208 'add' 'add_ln54_100' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2209 [1/1] (0.00ns)   --->   "%zext_ln54_105 = zext i13 %add_ln54_100" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2209 'zext' 'zext_ln54_105' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_65 : Operation 2210 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_102 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_105" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2210 'getelementptr' 'Layer2_Weights_CPU_addr_102' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_65 : Operation 2211 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_102 = load i13 %Layer2_Weights_CPU_addr_102" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2211 'load' 'Layer2_Weights_CPU_load_102' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_65 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_15)   --->   "%select_ln54_19 = select i1 %icmp_ln55, i9 364, i9 %add_ln65_6" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2212 'select' 'select_ln54_19' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 2213 [1/1] (1.41ns)   --->   "%add_ln65_19 = add i9 %zext_ln64_8, i9 364" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2213 'add' 'add_ln65_19' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2214 [1/1] (0.56ns) (out node of the LUT)   --->   "%select_ln55_15 = select i1 %and_ln54, i9 %add_ln65_19, i9 %select_ln54_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 2214 'select' 'select_ln55_15' <Predicate = (!icmp_ln54)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 2215 [1/1] (0.00ns)   --->   "%bitcast_ln68_3 = bitcast i32 %gmem0_addr_23_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2215 'bitcast' 'bitcast_ln68_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_65 : Operation 2216 [2/2] (10.1ns)   --->   "%mul7_0_3 = fmul i32 %Layer2_Weights_CPU_load_24, i32 %bitcast_ln68_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2216 'fmul' 'mul7_0_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2217 [3/3] (13.3ns)   --->   "%add2_1_1 = fadd i32 %add1_1_1, i32 %mul7_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2217 'fadd' 'add2_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2218 [2/3] (13.3ns)   --->   "%add9_1_2 = fadd i32 %add8_1_2, i32 %mul5_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2218 'fadd' 'add9_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2219 [1/3] (13.3ns)   --->   "%add7_1_3 = fadd i32 %mul2_1_3, i32 %mul3_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2219 'fadd' 'add7_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2220 [1/2] (10.1ns)   --->   "%mul5_1_3 = fmul i32 %Layer2_Weights_CPU_load_52, i32 %bitcast_ln66_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2220 'fmul' 'mul5_1_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2221 [1/1] (14.6ns)   --->   "%gmem0_addr_54_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_54" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2221 'read' 'gmem0_addr_54_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2222 [1/7] (14.6ns)   --->   "%gmem0_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_55, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2222 'readreq' 'gmem0_load_55_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2223 [2/7] (14.6ns)   --->   "%gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2223 'readreq' 'gmem0_load_56_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2224 [3/7] (14.6ns)   --->   "%gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2224 'readreq' 'gmem0_load_57_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2225 [4/7] (14.6ns)   --->   "%gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2225 'readreq' 'gmem0_load_58_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2226 [5/7] (14.6ns)   --->   "%gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2226 'readreq' 'gmem0_load_59_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2227 [6/7] (14.6ns)   --->   "%gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2227 'readreq' 'gmem0_load_60_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2228 [7/7] (14.6ns)   --->   "%gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2228 'readreq' 'gmem0_load_61_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2229 [1/1] (1.41ns)   --->   "%add_ln65_30 = add i9 %select_ln55_15, i9 %zext_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2229 'add' 'add_ln65_30' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2230 [1/1] (0.00ns)   --->   "%shl_ln65_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_30, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2230 'bitconcatenate' 'shl_ln65_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_65 : Operation 2231 [1/1] (0.00ns)   --->   "%zext_ln65_10 = zext i11 %shl_ln65_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2231 'zext' 'zext_ln65_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_65 : Operation 2232 [1/1] (1.99ns)   --->   "%add_ln65_31 = add i64 %zext_ln65_10, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2232 'add' 'add_ln65_31' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2233 [1/1] (0.00ns)   --->   "%trunc_ln65_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_31, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2233 'partselect' 'trunc_ln65_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_65 : Operation 2234 [1/1] (0.00ns)   --->   "%sext_ln65_10 = sext i62 %trunc_ln65_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2234 'sext' 'sext_ln65_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_65 : Operation 2235 [1/1] (0.00ns)   --->   "%gmem0_addr_62 = getelementptr i32 %gmem0, i64 %sext_ln65_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2235 'getelementptr' 'gmem0_addr_62' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 66 <SV = 65> <Delay = 14.6>
ST_66 : Operation 2236 [1/1] (1.44ns)   --->   "%add_ln66_4 = add i10 %zext_ln64_1, i10 533" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2236 'add' 'add_ln66_4' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2237 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_96 = load i13 %Layer2_Weights_CPU_addr_96" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2237 'load' 'Layer2_Weights_CPU_load_96' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_66 : Operation 2238 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_102 = load i13 %Layer2_Weights_CPU_addr_102" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2238 'load' 'Layer2_Weights_CPU_load_102' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_66 : Operation 2239 [1/1] (1.51ns)   --->   "%add_ln54_105 = add i13 %or_ln54_1, i13 106" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2239 'add' 'add_ln54_105' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln54_110 = zext i13 %add_ln54_105" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2240 'zext' 'zext_ln54_110' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_66 : Operation 2241 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_107 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_110" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2241 'getelementptr' 'Layer2_Weights_CPU_addr_107' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_66 : Operation 2242 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_107 = load i13 %Layer2_Weights_CPU_addr_107" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2242 'load' 'Layer2_Weights_CPU_load_107' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_66 : Operation 2243 [1/1] (1.51ns)   --->   "%add_ln54_110 = add i13 %or_ln54_1, i13 111" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2243 'add' 'add_ln54_110' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2244 [1/1] (0.00ns)   --->   "%zext_ln54_115 = zext i13 %add_ln54_110" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2244 'zext' 'zext_ln54_115' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_66 : Operation 2245 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_112 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_115" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2245 'getelementptr' 'Layer2_Weights_CPU_addr_112' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_66 : Operation 2246 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_112 = load i13 %Layer2_Weights_CPU_addr_112" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2246 'load' 'Layer2_Weights_CPU_load_112' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_66 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_16)   --->   "%select_ln54_20 = select i1 %icmp_ln55, i10 533, i10 %add_ln66_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2247 'select' 'select_ln54_20' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2248 [1/1] (1.44ns)   --->   "%add_ln66_17 = add i10 %zext_ln64_7, i10 533" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2248 'add' 'add_ln66_17' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2249 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln55_16 = select i1 %and_ln54, i10 %add_ln66_17, i10 %select_ln54_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 2249 'select' 'select_ln55_16' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2250 [1/2] (10.1ns)   --->   "%mul7_0_3 = fmul i32 %Layer2_Weights_CPU_load_24, i32 %bitcast_ln68_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2250 'fmul' 'mul7_0_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2251 [2/3] (13.3ns)   --->   "%add2_1_1 = fadd i32 %add1_1_1, i32 %mul7_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2251 'fadd' 'add2_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2252 [1/3] (13.3ns)   --->   "%add9_1_2 = fadd i32 %add8_1_2, i32 %mul5_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2252 'fadd' 'add9_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2253 [3/3] (13.3ns)   --->   "%add8_1_3 = fadd i32 %add7_1_3, i32 %mul4_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2253 'fadd' 'add8_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2254 [1/1] (0.00ns)   --->   "%bitcast_ln63_9 = bitcast i32 %gmem0_addr_54_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2254 'bitcast' 'bitcast_ln63_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_66 : Operation 2255 [2/2] (10.1ns)   --->   "%mul2_1_4 = fmul i32 %Layer2_Weights_CPU_load_55, i32 %bitcast_ln63_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2255 'fmul' 'mul2_1_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2256 [1/1] (14.6ns)   --->   "%gmem0_addr_55_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_55" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2256 'read' 'gmem0_addr_55_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2257 [1/7] (14.6ns)   --->   "%gmem0_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_56, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2257 'readreq' 'gmem0_load_56_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2258 [2/7] (14.6ns)   --->   "%gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2258 'readreq' 'gmem0_load_57_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2259 [3/7] (14.6ns)   --->   "%gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2259 'readreq' 'gmem0_load_58_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2260 [4/7] (14.6ns)   --->   "%gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2260 'readreq' 'gmem0_load_59_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2261 [5/7] (14.6ns)   --->   "%gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2261 'readreq' 'gmem0_load_60_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2262 [6/7] (14.6ns)   --->   "%gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2262 'readreq' 'gmem0_load_61_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2263 [7/7] (14.6ns)   --->   "%gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2263 'readreq' 'gmem0_load_62_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2264 [1/1] (1.44ns)   --->   "%add_ln66_30 = add i10 %select_ln55_16, i10 %zext_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2264 'add' 'add_ln66_30' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2265 [1/1] (0.00ns)   --->   "%shl_ln66_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_30, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2265 'bitconcatenate' 'shl_ln66_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_66 : Operation 2266 [1/1] (0.00ns)   --->   "%zext_ln66_10 = zext i12 %shl_ln66_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2266 'zext' 'zext_ln66_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_66 : Operation 2267 [1/1] (1.99ns)   --->   "%add_ln66_31 = add i64 %zext_ln66_10, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2267 'add' 'add_ln66_31' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2268 [1/1] (0.00ns)   --->   "%trunc_ln66_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_31, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2268 'partselect' 'trunc_ln66_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_66 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln66_10 = sext i62 %trunc_ln66_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2269 'sext' 'sext_ln66_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_66 : Operation 2270 [1/1] (0.00ns)   --->   "%gmem0_addr_63 = getelementptr i32 %gmem0, i64 %sext_ln66_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2270 'getelementptr' 'gmem0_addr_63' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 67 <SV = 66> <Delay = 14.6>
ST_67 : Operation 2271 [1/1] (1.44ns)   --->   "%add_ln67_4 = add i10 %zext_ln64_1, i10 702" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2271 'add' 'add_ln67_4' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2272 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_107 = load i13 %Layer2_Weights_CPU_addr_107" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2272 'load' 'Layer2_Weights_CPU_load_107' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_67 : Operation 2273 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_112 = load i13 %Layer2_Weights_CPU_addr_112" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2273 'load' 'Layer2_Weights_CPU_load_112' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_67 : Operation 2274 [1/1] (1.51ns)   --->   "%add_ln54_115 = add i13 %or_ln54_1, i13 116" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2274 'add' 'add_ln54_115' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2275 [1/1] (0.00ns)   --->   "%zext_ln54_120 = zext i13 %add_ln54_115" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2275 'zext' 'zext_ln54_120' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_67 : Operation 2276 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_117 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_120" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2276 'getelementptr' 'Layer2_Weights_CPU_addr_117' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_67 : Operation 2277 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_117 = load i13 %Layer2_Weights_CPU_addr_117" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2277 'load' 'Layer2_Weights_CPU_load_117' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_67 : Operation 2278 [1/1] (1.51ns)   --->   "%add_ln54_123 = add i13 %or_ln54_1, i13 124" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2278 'add' 'add_ln54_123' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2279 [1/1] (0.00ns)   --->   "%zext_ln54_128 = zext i13 %add_ln54_123" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2279 'zext' 'zext_ln54_128' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_67 : Operation 2280 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_125 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_128" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2280 'getelementptr' 'Layer2_Weights_CPU_addr_125' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_67 : Operation 2281 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_125 = load i13 %Layer2_Weights_CPU_addr_125" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2281 'load' 'Layer2_Weights_CPU_load_125' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_67 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_17)   --->   "%select_ln54_21 = select i1 %icmp_ln55, i10 702, i10 %add_ln67_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2282 'select' 'select_ln54_21' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2283 [1/1] (1.44ns)   --->   "%add_ln67_17 = add i10 %zext_ln64_7, i10 702" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2283 'add' 'add_ln67_17' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2284 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln55_17 = select i1 %and_ln54, i10 %add_ln67_17, i10 %select_ln54_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 2284 'select' 'select_ln55_17' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2285 [1/3] (13.3ns)   --->   "%add2_1_1 = fadd i32 %add1_1_1, i32 %mul7_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2285 'fadd' 'add2_1_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2286 [3/3] (13.3ns)   --->   "%add1_1_2 = fadd i32 %add9_1_2, i32 %mul6_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2286 'fadd' 'add1_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2287 [2/3] (13.3ns)   --->   "%add8_1_3 = fadd i32 %add7_1_3, i32 %mul4_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2287 'fadd' 'add8_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2288 [1/2] (10.1ns)   --->   "%mul2_1_4 = fmul i32 %Layer2_Weights_CPU_load_55, i32 %bitcast_ln63_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2288 'fmul' 'mul2_1_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2289 [1/1] (0.00ns)   --->   "%bitcast_ln64_9 = bitcast i32 %gmem0_addr_55_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2289 'bitcast' 'bitcast_ln64_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_67 : Operation 2290 [2/2] (10.1ns)   --->   "%mul3_1_4 = fmul i32 %Layer2_Weights_CPU_load_56, i32 %bitcast_ln64_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2290 'fmul' 'mul3_1_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2291 [1/1] (14.6ns)   --->   "%gmem0_addr_56_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_56" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2291 'read' 'gmem0_addr_56_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2292 [1/7] (14.6ns)   --->   "%gmem0_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_57, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2292 'readreq' 'gmem0_load_57_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2293 [2/7] (14.6ns)   --->   "%gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2293 'readreq' 'gmem0_load_58_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2294 [3/7] (14.6ns)   --->   "%gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2294 'readreq' 'gmem0_load_59_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2295 [4/7] (14.6ns)   --->   "%gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2295 'readreq' 'gmem0_load_60_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2296 [5/7] (14.6ns)   --->   "%gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2296 'readreq' 'gmem0_load_61_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2297 [6/7] (14.6ns)   --->   "%gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2297 'readreq' 'gmem0_load_62_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2298 [7/7] (14.6ns)   --->   "%gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2298 'readreq' 'gmem0_load_63_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2299 [1/1] (1.44ns)   --->   "%add_ln67_30 = add i10 %select_ln55_17, i10 %zext_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2299 'add' 'add_ln67_30' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2300 [1/1] (0.00ns)   --->   "%shl_ln67_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_30, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2300 'bitconcatenate' 'shl_ln67_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_67 : Operation 2301 [1/1] (0.00ns)   --->   "%zext_ln67_10 = zext i12 %shl_ln67_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2301 'zext' 'zext_ln67_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_67 : Operation 2302 [1/1] (1.99ns)   --->   "%add_ln67_31 = add i64 %zext_ln67_10, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2302 'add' 'add_ln67_31' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2303 [1/1] (0.00ns)   --->   "%trunc_ln67_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_31, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2303 'partselect' 'trunc_ln67_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_67 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln67_10 = sext i62 %trunc_ln67_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2304 'sext' 'sext_ln67_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_67 : Operation 2305 [1/1] (0.00ns)   --->   "%gmem0_addr_64 = getelementptr i32 %gmem0, i64 %sext_ln67_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2305 'getelementptr' 'gmem0_addr_64' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 68 <SV = 67> <Delay = 14.6>
ST_68 : Operation 2306 [1/1] (1.41ns)   --->   "%add_ln68_4 = add i9 %zext_ln64_2, i9 359" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2306 'add' 'add_ln68_4' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2307 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_117 = load i13 %Layer2_Weights_CPU_addr_117" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2307 'load' 'Layer2_Weights_CPU_load_117' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_68 : Operation 2308 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_125 = load i13 %Layer2_Weights_CPU_addr_125" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2308 'load' 'Layer2_Weights_CPU_load_125' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_68 : Operation 2309 [1/1] (1.51ns)   --->   "%add_ln54_129 = add i13 %or_ln54_1, i13 130" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2309 'add' 'add_ln54_129' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2310 [1/1] (0.00ns)   --->   "%zext_ln54_134 = zext i13 %add_ln54_129" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2310 'zext' 'zext_ln54_134' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_68 : Operation 2311 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_131 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_134" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2311 'getelementptr' 'Layer2_Weights_CPU_addr_131' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_68 : Operation 2312 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_131 = load i13 %Layer2_Weights_CPU_addr_131" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2312 'load' 'Layer2_Weights_CPU_load_131' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_68 : Operation 2313 [1/1] (1.51ns)   --->   "%add_ln54_134 = add i13 %or_ln54_1, i13 135" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2313 'add' 'add_ln54_134' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2314 [1/1] (0.00ns)   --->   "%zext_ln54_139 = zext i13 %add_ln54_134" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2314 'zext' 'zext_ln54_139' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_68 : Operation 2315 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_136 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_139" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2315 'getelementptr' 'Layer2_Weights_CPU_addr_136' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_68 : Operation 2316 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_136 = load i13 %Layer2_Weights_CPU_addr_136" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2316 'load' 'Layer2_Weights_CPU_load_136' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_68 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_18)   --->   "%select_ln54_22 = select i1 %icmp_ln55, i9 359, i9 %add_ln68_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2317 'select' 'select_ln54_22' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2318 [1/1] (1.41ns)   --->   "%add_ln68_16 = add i9 %zext_ln64_8, i9 359" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2318 'add' 'add_ln68_16' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2319 [1/1] (0.56ns) (out node of the LUT)   --->   "%select_ln55_18 = select i1 %and_ln54, i9 %add_ln68_16, i9 %select_ln54_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 2319 'select' 'select_ln55_18' <Predicate = (!icmp_ln54)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2320 [3/3] (13.3ns)   --->   "%add2_0_3 = fadd i32 %add1_0_3, i32 %mul7_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2320 'fadd' 'add2_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2321 [2/3] (13.3ns)   --->   "%add1_1_2 = fadd i32 %add9_1_2, i32 %mul6_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2321 'fadd' 'add1_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2322 [1/3] (13.3ns)   --->   "%add8_1_3 = fadd i32 %add7_1_3, i32 %mul4_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2322 'fadd' 'add8_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2323 [1/2] (10.1ns)   --->   "%mul3_1_4 = fmul i32 %Layer2_Weights_CPU_load_56, i32 %bitcast_ln64_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2323 'fmul' 'mul3_1_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2324 [1/1] (0.00ns)   --->   "%bitcast_ln65_9 = bitcast i32 %gmem0_addr_56_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2324 'bitcast' 'bitcast_ln65_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_68 : Operation 2325 [2/2] (10.1ns)   --->   "%mul4_1_4 = fmul i32 %Layer2_Weights_CPU_load_57, i32 %bitcast_ln65_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2325 'fmul' 'mul4_1_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2326 [1/1] (14.6ns)   --->   "%gmem0_addr_57_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_57" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2326 'read' 'gmem0_addr_57_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2327 [1/7] (14.6ns)   --->   "%gmem0_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_58, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2327 'readreq' 'gmem0_load_58_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2328 [2/7] (14.6ns)   --->   "%gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2328 'readreq' 'gmem0_load_59_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2329 [3/7] (14.6ns)   --->   "%gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2329 'readreq' 'gmem0_load_60_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2330 [4/7] (14.6ns)   --->   "%gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2330 'readreq' 'gmem0_load_61_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2331 [5/7] (14.6ns)   --->   "%gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2331 'readreq' 'gmem0_load_62_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2332 [6/7] (14.6ns)   --->   "%gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2332 'readreq' 'gmem0_load_63_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2333 [7/7] (14.6ns)   --->   "%gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2333 'readreq' 'gmem0_load_64_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2334 [1/1] (1.41ns)   --->   "%add_ln68_28 = add i9 %select_ln55_18, i9 %zext_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2334 'add' 'add_ln68_28' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2335 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_28, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2335 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_68 : Operation 2336 [1/1] (0.00ns)   --->   "%sext_ln68_30 = sext i11 %tmp_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2336 'sext' 'sext_ln68_30' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_68 : Operation 2337 [1/1] (0.00ns)   --->   "%zext_ln68_10 = zext i12 %sext_ln68_30" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2337 'zext' 'zext_ln68_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_68 : Operation 2338 [1/1] (1.99ns)   --->   "%add_ln68_29 = add i64 %zext_ln68_10, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2338 'add' 'add_ln68_29' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2339 [1/1] (0.00ns)   --->   "%trunc_ln68_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_29, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2339 'partselect' 'trunc_ln68_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_68 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln68_10 = sext i62 %trunc_ln68_s" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2340 'sext' 'sext_ln68_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_68 : Operation 2341 [1/1] (0.00ns)   --->   "%gmem0_addr_65 = getelementptr i32 %gmem0, i64 %sext_ln68_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2341 'getelementptr' 'gmem0_addr_65' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 69 <SV = 68> <Delay = 14.6>
ST_69 : Operation 2342 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_131 = load i13 %Layer2_Weights_CPU_addr_131" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2342 'load' 'Layer2_Weights_CPU_load_131' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_69 : Operation 2343 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_136 = load i13 %Layer2_Weights_CPU_addr_136" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2343 'load' 'Layer2_Weights_CPU_load_136' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_69 : Operation 2344 [1/1] (1.51ns)   --->   "%add_ln54_139 = add i13 %or_ln54_1, i13 140" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2344 'add' 'add_ln54_139' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2345 [1/1] (0.00ns)   --->   "%zext_ln54_144 = zext i13 %add_ln54_139" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2345 'zext' 'zext_ln54_144' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_69 : Operation 2346 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_141 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_144" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2346 'getelementptr' 'Layer2_Weights_CPU_addr_141' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_69 : Operation 2347 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_141 = load i13 %Layer2_Weights_CPU_addr_141" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2347 'load' 'Layer2_Weights_CPU_load_141' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_69 : Operation 2348 [1/1] (1.51ns)   --->   "%add_ln54_143 = add i13 %or_ln54_1, i13 144" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2348 'add' 'add_ln54_143' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2349 [1/1] (0.00ns)   --->   "%zext_ln54_148 = zext i13 %add_ln54_143" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2349 'zext' 'zext_ln54_148' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_69 : Operation 2350 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_145 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_148" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2350 'getelementptr' 'Layer2_Weights_CPU_addr_145' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_69 : Operation 2351 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_145 = load i13 %Layer2_Weights_CPU_addr_145" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2351 'load' 'Layer2_Weights_CPU_load_145' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_69 : Operation 2352 [2/3] (13.3ns)   --->   "%add2_0_3 = fadd i32 %add1_0_3, i32 %mul7_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2352 'fadd' 'add2_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2353 [1/1] (0.00ns)   --->   "%bitcast_ln67_4 = bitcast i32 %gmem0_addr_28_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2353 'bitcast' 'bitcast_ln67_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_69 : Operation 2354 [2/2] (10.1ns)   --->   "%mul6_0_4 = fmul i32 %Layer2_Weights_CPU_load_29, i32 %bitcast_ln67_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2354 'fmul' 'mul6_0_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2355 [1/3] (13.3ns)   --->   "%add1_1_2 = fadd i32 %add9_1_2, i32 %mul6_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2355 'fadd' 'add1_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2356 [3/3] (13.3ns)   --->   "%add7_1_4 = fadd i32 %mul2_1_4, i32 %mul3_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2356 'fadd' 'add7_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2357 [1/2] (10.1ns)   --->   "%mul4_1_4 = fmul i32 %Layer2_Weights_CPU_load_57, i32 %bitcast_ln65_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2357 'fmul' 'mul4_1_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2358 [1/1] (14.6ns)   --->   "%gmem0_addr_58_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_58" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2358 'read' 'gmem0_addr_58_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2359 [1/7] (14.6ns)   --->   "%gmem0_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_59, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2359 'readreq' 'gmem0_load_59_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2360 [2/7] (14.6ns)   --->   "%gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2360 'readreq' 'gmem0_load_60_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2361 [3/7] (14.6ns)   --->   "%gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2361 'readreq' 'gmem0_load_61_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2362 [4/7] (14.6ns)   --->   "%gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2362 'readreq' 'gmem0_load_62_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2363 [5/7] (14.6ns)   --->   "%gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2363 'readreq' 'gmem0_load_63_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2364 [6/7] (14.6ns)   --->   "%gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2364 'readreq' 'gmem0_load_64_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2365 [7/7] (14.6ns)   --->   "%gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2365 'readreq' 'gmem0_load_65_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2366 [1/1] (1.39ns)   --->   "%add_ln63_31 = add i8 %zext_ln63_7, i8 %select_ln55_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2366 'add' 'add_ln63_31' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2367 [1/1] (0.00ns)   --->   "%shl_ln63_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_31, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2367 'bitconcatenate' 'shl_ln63_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_69 : Operation 2368 [1/1] (0.00ns)   --->   "%zext_ln63_28 = zext i10 %shl_ln63_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2368 'zext' 'zext_ln63_28' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_69 : Operation 2369 [1/1] (1.99ns)   --->   "%add_ln63_32 = add i64 %zext_ln63_28, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2369 'add' 'add_ln63_32' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2370 [1/1] (0.00ns)   --->   "%trunc_ln63_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_32, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2370 'partselect' 'trunc_ln63_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_69 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln63_11 = sext i62 %trunc_ln63_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2371 'sext' 'sext_ln63_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_69 : Operation 2372 [1/1] (0.00ns)   --->   "%gmem0_addr_66 = getelementptr i32 %gmem0, i64 %sext_ln63_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2372 'getelementptr' 'gmem0_addr_66' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 70 <SV = 69> <Delay = 14.6>
ST_70 : Operation 2373 [1/1] (1.51ns)   --->   "%add_ln54_58 = add i13 %or_ln54_1, i13 59" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2373 'add' 'add_ln54_58' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2374 [1/1] (0.00ns)   --->   "%zext_ln54_63 = zext i13 %add_ln54_58" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2374 'zext' 'zext_ln54_63' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_70 : Operation 2375 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_60 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2375 'getelementptr' 'Layer2_Weights_CPU_addr_60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_70 : Operation 2376 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_60 = load i13 %Layer2_Weights_CPU_addr_60" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2376 'load' 'Layer2_Weights_CPU_load_60' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_70 : Operation 2377 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_141 = load i13 %Layer2_Weights_CPU_addr_141" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2377 'load' 'Layer2_Weights_CPU_load_141' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_70 : Operation 2378 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_145 = load i13 %Layer2_Weights_CPU_addr_145" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2378 'load' 'Layer2_Weights_CPU_load_145' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_70 : Operation 2379 [1/1] (1.51ns)   --->   "%add_ln54_144 = add i13 %or_ln54_1, i13 145" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2379 'add' 'add_ln54_144' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2380 [1/1] (0.00ns)   --->   "%zext_ln54_149 = zext i13 %add_ln54_144" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2380 'zext' 'zext_ln54_149' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_70 : Operation 2381 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_146 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_149" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2381 'getelementptr' 'Layer2_Weights_CPU_addr_146' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_70 : Operation 2382 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_146 = load i13 %Layer2_Weights_CPU_addr_146" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2382 'load' 'Layer2_Weights_CPU_load_146' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_70 : Operation 2383 [1/3] (13.3ns)   --->   "%add2_0_3 = fadd i32 %add1_0_3, i32 %mul7_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2383 'fadd' 'add2_0_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2384 [1/2] (10.1ns)   --->   "%mul6_0_4 = fmul i32 %Layer2_Weights_CPU_load_29, i32 %bitcast_ln67_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2384 'fmul' 'mul6_0_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2385 [1/1] (0.00ns)   --->   "%bitcast_ln68_7 = bitcast i32 %gmem0_addr_47_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2385 'bitcast' 'bitcast_ln68_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_70 : Operation 2386 [2/2] (10.1ns)   --->   "%mul7_1_2 = fmul i32 %Layer2_Weights_CPU_load_48, i32 %bitcast_ln68_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2386 'fmul' 'mul7_1_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2387 [3/3] (13.3ns)   --->   "%add9_1_3 = fadd i32 %add8_1_3, i32 %mul5_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2387 'fadd' 'add9_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2388 [2/3] (13.3ns)   --->   "%add7_1_4 = fadd i32 %mul2_1_4, i32 %mul3_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2388 'fadd' 'add7_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2389 [1/1] (14.6ns)   --->   "%gmem0_addr_59_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_59" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2389 'read' 'gmem0_addr_59_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2390 [1/7] (14.6ns)   --->   "%gmem0_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_60, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2390 'readreq' 'gmem0_load_60_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2391 [2/7] (14.6ns)   --->   "%gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2391 'readreq' 'gmem0_load_61_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2392 [3/7] (14.6ns)   --->   "%gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2392 'readreq' 'gmem0_load_62_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2393 [4/7] (14.6ns)   --->   "%gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2393 'readreq' 'gmem0_load_63_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2394 [5/7] (14.6ns)   --->   "%gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2394 'readreq' 'gmem0_load_64_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2395 [6/7] (14.6ns)   --->   "%gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2395 'readreq' 'gmem0_load_65_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2396 [7/7] (14.6ns)   --->   "%gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2396 'readreq' 'gmem0_load_66_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2397 [1/1] (1.41ns)   --->   "%add_ln64_32 = add i9 %select_ln55_14, i9 %zext_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2397 'add' 'add_ln64_32' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2398 [1/1] (0.00ns)   --->   "%shl_ln64_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_32, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2398 'bitconcatenate' 'shl_ln64_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_70 : Operation 2399 [1/1] (0.00ns)   --->   "%zext_ln64_29 = zext i11 %shl_ln64_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2399 'zext' 'zext_ln64_29' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_70 : Operation 2400 [1/1] (1.99ns)   --->   "%add_ln64_33 = add i64 %zext_ln64_29, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2400 'add' 'add_ln64_33' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2401 [1/1] (0.00ns)   --->   "%trunc_ln64_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_33, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2401 'partselect' 'trunc_ln64_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_70 : Operation 2402 [1/1] (0.00ns)   --->   "%sext_ln64_11 = sext i62 %trunc_ln64_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2402 'sext' 'sext_ln64_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_70 : Operation 2403 [1/1] (0.00ns)   --->   "%gmem0_addr_67 = getelementptr i32 %gmem0, i64 %sext_ln64_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2403 'getelementptr' 'gmem0_addr_67' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 71 <SV = 70> <Delay = 14.6>
ST_71 : Operation 2404 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_60 = load i13 %Layer2_Weights_CPU_addr_60" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2404 'load' 'Layer2_Weights_CPU_load_60' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_71 : Operation 2405 [1/1] (1.51ns)   --->   "%add_ln54_82 = add i13 %or_ln54_1, i13 83" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2405 'add' 'add_ln54_82' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2406 [1/1] (0.00ns)   --->   "%zext_ln54_87 = zext i13 %add_ln54_82" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2406 'zext' 'zext_ln54_87' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_71 : Operation 2407 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_84 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_87" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2407 'getelementptr' 'Layer2_Weights_CPU_addr_84' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_71 : Operation 2408 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_84 = load i13 %Layer2_Weights_CPU_addr_84" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2408 'load' 'Layer2_Weights_CPU_load_84' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_71 : Operation 2409 [1/1] (1.51ns)   --->   "%add_ln54_87 = add i13 %or_ln54_1, i13 88" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2409 'add' 'add_ln54_87' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2410 [1/1] (0.00ns)   --->   "%zext_ln54_92 = zext i13 %add_ln54_87" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2410 'zext' 'zext_ln54_92' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_71 : Operation 2411 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_89 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_92" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2411 'getelementptr' 'Layer2_Weights_CPU_addr_89' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_71 : Operation 2412 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_89 = load i13 %Layer2_Weights_CPU_addr_89" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2412 'load' 'Layer2_Weights_CPU_load_89' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_71 : Operation 2413 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_146 = load i13 %Layer2_Weights_CPU_addr_146" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2413 'load' 'Layer2_Weights_CPU_load_146' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_71 : Operation 2414 [3/3] (13.3ns)   --->   "%add1_0_4 = fadd i32 %add9_0_4, i32 %mul6_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2414 'fadd' 'add1_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2415 [1/2] (10.1ns)   --->   "%mul7_1_2 = fmul i32 %Layer2_Weights_CPU_load_48, i32 %bitcast_ln68_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2415 'fmul' 'mul7_1_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2416 [2/3] (13.3ns)   --->   "%add9_1_3 = fadd i32 %add8_1_3, i32 %mul5_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2416 'fadd' 'add9_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2417 [1/1] (0.00ns)   --->   "%bitcast_ln67_8 = bitcast i32 %gmem0_addr_52_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2417 'bitcast' 'bitcast_ln67_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_71 : Operation 2418 [2/2] (10.1ns)   --->   "%mul6_1_3 = fmul i32 %Layer2_Weights_CPU_load_53, i32 %bitcast_ln67_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2418 'fmul' 'mul6_1_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2419 [1/3] (13.3ns)   --->   "%add7_1_4 = fadd i32 %mul2_1_4, i32 %mul3_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2419 'fadd' 'add7_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2420 [1/1] (14.6ns)   --->   "%gmem0_addr_60_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_60" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2420 'read' 'gmem0_addr_60_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2421 [1/7] (14.6ns)   --->   "%gmem0_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_61, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2421 'readreq' 'gmem0_load_61_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2422 [2/7] (14.6ns)   --->   "%gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2422 'readreq' 'gmem0_load_62_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2423 [3/7] (14.6ns)   --->   "%gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2423 'readreq' 'gmem0_load_63_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2424 [4/7] (14.6ns)   --->   "%gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2424 'readreq' 'gmem0_load_64_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2425 [5/7] (14.6ns)   --->   "%gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2425 'readreq' 'gmem0_load_65_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2426 [6/7] (14.6ns)   --->   "%gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2426 'readreq' 'gmem0_load_66_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2427 [7/7] (14.6ns)   --->   "%gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2427 'readreq' 'gmem0_load_67_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2428 [1/1] (1.41ns)   --->   "%add_ln65_32 = add i9 %select_ln55_15, i9 %zext_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2428 'add' 'add_ln65_32' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2429 [1/1] (0.00ns)   --->   "%shl_ln65_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_32, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2429 'bitconcatenate' 'shl_ln65_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_71 : Operation 2430 [1/1] (0.00ns)   --->   "%zext_ln65_11 = zext i11 %shl_ln65_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2430 'zext' 'zext_ln65_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_71 : Operation 2431 [1/1] (1.99ns)   --->   "%add_ln65_33 = add i64 %zext_ln65_11, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2431 'add' 'add_ln65_33' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2432 [1/1] (0.00ns)   --->   "%trunc_ln65_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_33, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2432 'partselect' 'trunc_ln65_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_71 : Operation 2433 [1/1] (0.00ns)   --->   "%sext_ln65_11 = sext i62 %trunc_ln65_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2433 'sext' 'sext_ln65_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_71 : Operation 2434 [1/1] (0.00ns)   --->   "%gmem0_addr_68 = getelementptr i32 %gmem0, i64 %sext_ln65_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2434 'getelementptr' 'gmem0_addr_68' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 14.6>
ST_72 : Operation 2435 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_84 = load i13 %Layer2_Weights_CPU_addr_84" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2435 'load' 'Layer2_Weights_CPU_load_84' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_72 : Operation 2436 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_89 = load i13 %Layer2_Weights_CPU_addr_89" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2436 'load' 'Layer2_Weights_CPU_load_89' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_72 : Operation 2437 [1/1] (1.51ns)   --->   "%add_ln54_106 = add i13 %or_ln54_1, i13 107" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2437 'add' 'add_ln54_106' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2438 [1/1] (0.00ns)   --->   "%zext_ln54_111 = zext i13 %add_ln54_106" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2438 'zext' 'zext_ln54_111' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_72 : Operation 2439 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_108 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_111" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2439 'getelementptr' 'Layer2_Weights_CPU_addr_108' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_72 : Operation 2440 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_108 = load i13 %Layer2_Weights_CPU_addr_108" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2440 'load' 'Layer2_Weights_CPU_load_108' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_72 : Operation 2441 [1/1] (1.51ns)   --->   "%add_ln54_111 = add i13 %or_ln54_1, i13 112" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2441 'add' 'add_ln54_111' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2442 [1/1] (0.00ns)   --->   "%zext_ln54_116 = zext i13 %add_ln54_111" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2442 'zext' 'zext_ln54_116' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_72 : Operation 2443 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_113 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_116" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2443 'getelementptr' 'Layer2_Weights_CPU_addr_113' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_72 : Operation 2444 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_113 = load i13 %Layer2_Weights_CPU_addr_113" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2444 'load' 'Layer2_Weights_CPU_load_113' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_72 : Operation 2445 [2/3] (13.3ns)   --->   "%add1_0_4 = fadd i32 %add9_0_4, i32 %mul6_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2445 'fadd' 'add1_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2446 [1/3] (13.3ns)   --->   "%add9_1_3 = fadd i32 %add8_1_3, i32 %mul5_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2446 'fadd' 'add9_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2447 [1/2] (10.1ns)   --->   "%mul6_1_3 = fmul i32 %Layer2_Weights_CPU_load_53, i32 %bitcast_ln67_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2447 'fmul' 'mul6_1_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2448 [3/3] (13.3ns)   --->   "%add8_1_4 = fadd i32 %add7_1_4, i32 %mul4_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2448 'fadd' 'add8_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2449 [1/1] (0.00ns)   --->   "%bitcast_ln63_10 = bitcast i32 %gmem0_addr_60_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2449 'bitcast' 'bitcast_ln63_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_72 : Operation 2450 [2/2] (10.1ns)   --->   "%mul2_2 = fmul i32 %Layer2_Weights_CPU_load_61, i32 %bitcast_ln63_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2450 'fmul' 'mul2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2451 [1/1] (14.6ns)   --->   "%gmem0_addr_61_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_61" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2451 'read' 'gmem0_addr_61_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2452 [1/7] (14.6ns)   --->   "%gmem0_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_62, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2452 'readreq' 'gmem0_load_62_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2453 [2/7] (14.6ns)   --->   "%gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2453 'readreq' 'gmem0_load_63_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2454 [3/7] (14.6ns)   --->   "%gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2454 'readreq' 'gmem0_load_64_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2455 [4/7] (14.6ns)   --->   "%gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2455 'readreq' 'gmem0_load_65_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2456 [5/7] (14.6ns)   --->   "%gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2456 'readreq' 'gmem0_load_66_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2457 [6/7] (14.6ns)   --->   "%gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2457 'readreq' 'gmem0_load_67_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2458 [7/7] (14.6ns)   --->   "%gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2458 'readreq' 'gmem0_load_68_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2459 [1/1] (1.44ns)   --->   "%add_ln66_32 = add i10 %select_ln55_16, i10 %zext_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2459 'add' 'add_ln66_32' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2460 [1/1] (0.00ns)   --->   "%shl_ln66_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_32, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2460 'bitconcatenate' 'shl_ln66_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_72 : Operation 2461 [1/1] (0.00ns)   --->   "%zext_ln66_11 = zext i12 %shl_ln66_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2461 'zext' 'zext_ln66_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_72 : Operation 2462 [1/1] (1.99ns)   --->   "%add_ln66_33 = add i64 %zext_ln66_11, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2462 'add' 'add_ln66_33' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2463 [1/1] (0.00ns)   --->   "%trunc_ln66_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_33, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2463 'partselect' 'trunc_ln66_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_72 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln66_11 = sext i62 %trunc_ln66_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2464 'sext' 'sext_ln66_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_72 : Operation 2465 [1/1] (0.00ns)   --->   "%gmem0_addr_69 = getelementptr i32 %gmem0, i64 %sext_ln66_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2465 'getelementptr' 'gmem0_addr_69' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 14.6>
ST_73 : Operation 2466 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_108 = load i13 %Layer2_Weights_CPU_addr_108" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2466 'load' 'Layer2_Weights_CPU_load_108' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_73 : Operation 2467 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_113 = load i13 %Layer2_Weights_CPU_addr_113" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2467 'load' 'Layer2_Weights_CPU_load_113' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_73 : Operation 2468 [1/1] (1.51ns)   --->   "%add_ln54_116 = add i13 %or_ln54_1, i13 117" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2468 'add' 'add_ln54_116' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2469 [1/1] (0.00ns)   --->   "%zext_ln54_121 = zext i13 %add_ln54_116" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2469 'zext' 'zext_ln54_121' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_73 : Operation 2470 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_118 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_121" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2470 'getelementptr' 'Layer2_Weights_CPU_addr_118' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_73 : Operation 2471 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_118 = load i13 %Layer2_Weights_CPU_addr_118" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2471 'load' 'Layer2_Weights_CPU_load_118' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_73 : Operation 2472 [1/1] (1.51ns)   --->   "%add_ln54_124 = add i13 %or_ln54_1, i13 125" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2472 'add' 'add_ln54_124' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln54_129 = zext i13 %add_ln54_124" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2473 'zext' 'zext_ln54_129' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_73 : Operation 2474 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_126 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_129" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2474 'getelementptr' 'Layer2_Weights_CPU_addr_126' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_73 : Operation 2475 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_126 = load i13 %Layer2_Weights_CPU_addr_126" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2475 'load' 'Layer2_Weights_CPU_load_126' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_73 : Operation 2476 [1/3] (13.3ns)   --->   "%add1_0_4 = fadd i32 %add9_0_4, i32 %mul6_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2476 'fadd' 'add1_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2477 [2/3] (13.3ns)   --->   "%add8_1_4 = fadd i32 %add7_1_4, i32 %mul4_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2477 'fadd' 'add8_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2478 [3/3] (13.3ns)   --->   "%add_1 = fadd i32 %add2_1, i32 %add2_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 2478 'fadd' 'add_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2479 [1/2] (10.1ns)   --->   "%mul2_2 = fmul i32 %Layer2_Weights_CPU_load_61, i32 %bitcast_ln63_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2479 'fmul' 'mul2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2480 [1/1] (0.00ns)   --->   "%bitcast_ln64_10 = bitcast i32 %gmem0_addr_61_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2480 'bitcast' 'bitcast_ln64_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_73 : Operation 2481 [2/2] (10.1ns)   --->   "%mul3_2 = fmul i32 %Layer2_Weights_CPU_load_62, i32 %bitcast_ln64_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2481 'fmul' 'mul3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2482 [1/1] (14.6ns)   --->   "%gmem0_addr_62_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_62" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2482 'read' 'gmem0_addr_62_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2483 [1/7] (14.6ns)   --->   "%gmem0_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_63, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2483 'readreq' 'gmem0_load_63_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2484 [2/7] (14.6ns)   --->   "%gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2484 'readreq' 'gmem0_load_64_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2485 [3/7] (14.6ns)   --->   "%gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2485 'readreq' 'gmem0_load_65_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2486 [4/7] (14.6ns)   --->   "%gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2486 'readreq' 'gmem0_load_66_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2487 [5/7] (14.6ns)   --->   "%gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2487 'readreq' 'gmem0_load_67_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2488 [6/7] (14.6ns)   --->   "%gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2488 'readreq' 'gmem0_load_68_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2489 [7/7] (14.6ns)   --->   "%gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2489 'readreq' 'gmem0_load_69_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2490 [1/1] (1.44ns)   --->   "%add_ln67_32 = add i10 %select_ln55_17, i10 %zext_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2490 'add' 'add_ln67_32' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2491 [1/1] (0.00ns)   --->   "%shl_ln67_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_32, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2491 'bitconcatenate' 'shl_ln67_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_73 : Operation 2492 [1/1] (0.00ns)   --->   "%zext_ln67_11 = zext i12 %shl_ln67_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2492 'zext' 'zext_ln67_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_73 : Operation 2493 [1/1] (1.99ns)   --->   "%add_ln67_33 = add i64 %zext_ln67_11, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2493 'add' 'add_ln67_33' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2494 [1/1] (0.00ns)   --->   "%trunc_ln67_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_33, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2494 'partselect' 'trunc_ln67_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_73 : Operation 2495 [1/1] (0.00ns)   --->   "%sext_ln67_11 = sext i62 %trunc_ln67_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2495 'sext' 'sext_ln67_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_73 : Operation 2496 [1/1] (0.00ns)   --->   "%gmem0_addr_70 = getelementptr i32 %gmem0, i64 %sext_ln67_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2496 'getelementptr' 'gmem0_addr_70' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 14.6>
ST_74 : Operation 2497 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_118 = load i13 %Layer2_Weights_CPU_addr_118" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2497 'load' 'Layer2_Weights_CPU_load_118' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_74 : Operation 2498 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_126 = load i13 %Layer2_Weights_CPU_addr_126" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2498 'load' 'Layer2_Weights_CPU_load_126' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_74 : Operation 2499 [1/1] (1.51ns)   --->   "%add_ln54_130 = add i13 %or_ln54_1, i13 131" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2499 'add' 'add_ln54_130' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2500 [1/1] (0.00ns)   --->   "%zext_ln54_135 = zext i13 %add_ln54_130" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2500 'zext' 'zext_ln54_135' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_74 : Operation 2501 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_132 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_135" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2501 'getelementptr' 'Layer2_Weights_CPU_addr_132' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_74 : Operation 2502 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_132 = load i13 %Layer2_Weights_CPU_addr_132" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2502 'load' 'Layer2_Weights_CPU_load_132' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_74 : Operation 2503 [1/1] (1.51ns)   --->   "%add_ln54_135 = add i13 %or_ln54_1, i13 136" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2503 'add' 'add_ln54_135' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2504 [1/1] (0.00ns)   --->   "%zext_ln54_140 = zext i13 %add_ln54_135" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2504 'zext' 'zext_ln54_140' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_74 : Operation 2505 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_137 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_140" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2505 'getelementptr' 'Layer2_Weights_CPU_addr_137' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_74 : Operation 2506 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_137 = load i13 %Layer2_Weights_CPU_addr_137" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2506 'load' 'Layer2_Weights_CPU_load_137' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_74 : Operation 2507 [3/3] (13.3ns)   --->   "%add2_1_2 = fadd i32 %add1_1_2, i32 %mul7_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2507 'fadd' 'add2_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2508 [1/3] (13.3ns)   --->   "%add8_1_4 = fadd i32 %add7_1_4, i32 %mul4_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2508 'fadd' 'add8_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2509 [2/3] (13.3ns)   --->   "%add_1 = fadd i32 %add2_1, i32 %add2_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 2509 'fadd' 'add_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2510 [1/2] (10.1ns)   --->   "%mul3_2 = fmul i32 %Layer2_Weights_CPU_load_62, i32 %bitcast_ln64_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2510 'fmul' 'mul3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2511 [1/1] (0.00ns)   --->   "%bitcast_ln65_10 = bitcast i32 %gmem0_addr_62_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2511 'bitcast' 'bitcast_ln65_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_74 : Operation 2512 [2/2] (10.1ns)   --->   "%mul4_2 = fmul i32 %Layer2_Weights_CPU_load_63, i32 %bitcast_ln65_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2512 'fmul' 'mul4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2513 [1/1] (14.6ns)   --->   "%gmem0_addr_63_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2513 'read' 'gmem0_addr_63_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2514 [1/7] (14.6ns)   --->   "%gmem0_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_64, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2514 'readreq' 'gmem0_load_64_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2515 [2/7] (14.6ns)   --->   "%gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2515 'readreq' 'gmem0_load_65_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2516 [3/7] (14.6ns)   --->   "%gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2516 'readreq' 'gmem0_load_66_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2517 [4/7] (14.6ns)   --->   "%gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2517 'readreq' 'gmem0_load_67_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2518 [5/7] (14.6ns)   --->   "%gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2518 'readreq' 'gmem0_load_68_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2519 [6/7] (14.6ns)   --->   "%gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2519 'readreq' 'gmem0_load_69_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2520 [7/7] (14.6ns)   --->   "%gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2520 'readreq' 'gmem0_load_70_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 2521 [1/1] (1.41ns)   --->   "%add_ln68_30 = add i9 %select_ln55_18, i9 %zext_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2521 'add' 'add_ln68_30' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2522 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_30, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2522 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_74 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln68_31 = sext i11 %tmp_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2523 'sext' 'sext_ln68_31' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_74 : Operation 2524 [1/1] (0.00ns)   --->   "%zext_ln68_11 = zext i12 %sext_ln68_31" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2524 'zext' 'zext_ln68_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_74 : Operation 2525 [1/1] (1.99ns)   --->   "%add_ln68_31 = add i64 %zext_ln68_11, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2525 'add' 'add_ln68_31' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2526 [1/1] (0.00ns)   --->   "%trunc_ln68_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_31, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2526 'partselect' 'trunc_ln68_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_74 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln68_11 = sext i62 %trunc_ln68_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2527 'sext' 'sext_ln68_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_74 : Operation 2528 [1/1] (0.00ns)   --->   "%gmem0_addr_71 = getelementptr i32 %gmem0, i64 %sext_ln68_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2528 'getelementptr' 'gmem0_addr_71' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 75 <SV = 74> <Delay = 14.6>
ST_75 : Operation 2529 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_132 = load i13 %Layer2_Weights_CPU_addr_132" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2529 'load' 'Layer2_Weights_CPU_load_132' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_75 : Operation 2530 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_137 = load i13 %Layer2_Weights_CPU_addr_137" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2530 'load' 'Layer2_Weights_CPU_load_137' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_75 : Operation 2531 [1/1] (1.51ns)   --->   "%add_ln54_140 = add i13 %or_ln54_1, i13 141" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2531 'add' 'add_ln54_140' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2532 [1/1] (0.00ns)   --->   "%zext_ln54_145 = zext i13 %add_ln54_140" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2532 'zext' 'zext_ln54_145' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_75 : Operation 2533 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_142 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_145" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2533 'getelementptr' 'Layer2_Weights_CPU_addr_142' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_75 : Operation 2534 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_142 = load i13 %Layer2_Weights_CPU_addr_142" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2534 'load' 'Layer2_Weights_CPU_load_142' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_75 : Operation 2535 [1/1] (1.51ns)   --->   "%add_ln54_145 = add i13 %or_ln54_1, i13 146" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2535 'add' 'add_ln54_145' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2536 [1/1] (0.00ns)   --->   "%zext_ln54_150 = zext i13 %add_ln54_145" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2536 'zext' 'zext_ln54_150' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_75 : Operation 2537 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_147 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_150" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2537 'getelementptr' 'Layer2_Weights_CPU_addr_147' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_75 : Operation 2538 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_147 = load i13 %Layer2_Weights_CPU_addr_147" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2538 'load' 'Layer2_Weights_CPU_load_147' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_75 : Operation 2539 [2/3] (13.3ns)   --->   "%add2_1_2 = fadd i32 %add1_1_2, i32 %mul7_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2539 'fadd' 'add2_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2540 [1/3] (13.3ns)   --->   "%add_1 = fadd i32 %add2_1, i32 %add2_1_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 2540 'fadd' 'add_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2541 [3/3] (13.3ns)   --->   "%add7_2 = fadd i32 %mul2_2, i32 %mul3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2541 'fadd' 'add7_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2542 [1/2] (10.1ns)   --->   "%mul4_2 = fmul i32 %Layer2_Weights_CPU_load_63, i32 %bitcast_ln65_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2542 'fmul' 'mul4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2543 [1/1] (0.00ns)   --->   "%bitcast_ln66_10 = bitcast i32 %gmem0_addr_63_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2543 'bitcast' 'bitcast_ln66_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_75 : Operation 2544 [2/2] (10.1ns)   --->   "%mul5_2 = fmul i32 %Layer2_Weights_CPU_load_64, i32 %bitcast_ln66_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2544 'fmul' 'mul5_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2545 [1/1] (14.6ns)   --->   "%gmem0_addr_64_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_64" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2545 'read' 'gmem0_addr_64_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2546 [1/7] (14.6ns)   --->   "%gmem0_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_65, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2546 'readreq' 'gmem0_load_65_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2547 [2/7] (14.6ns)   --->   "%gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2547 'readreq' 'gmem0_load_66_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2548 [3/7] (14.6ns)   --->   "%gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2548 'readreq' 'gmem0_load_67_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2549 [4/7] (14.6ns)   --->   "%gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2549 'readreq' 'gmem0_load_68_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2550 [5/7] (14.6ns)   --->   "%gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2550 'readreq' 'gmem0_load_69_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2551 [6/7] (14.6ns)   --->   "%gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2551 'readreq' 'gmem0_load_70_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2552 [7/7] (14.6ns)   --->   "%gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2552 'readreq' 'gmem0_load_71_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 2553 [1/1] (1.39ns)   --->   "%add_ln63_33 = add i8 %zext_ln63_10, i8 %select_ln55_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2553 'add' 'add_ln63_33' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2554 [1/1] (0.00ns)   --->   "%shl_ln63_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_33, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2554 'bitconcatenate' 'shl_ln63_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_75 : Operation 2555 [1/1] (0.00ns)   --->   "%zext_ln63_29 = zext i10 %shl_ln63_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2555 'zext' 'zext_ln63_29' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_75 : Operation 2556 [1/1] (1.99ns)   --->   "%add_ln63_34 = add i64 %zext_ln63_29, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2556 'add' 'add_ln63_34' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2557 [1/1] (0.00ns)   --->   "%trunc_ln63_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_34, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2557 'partselect' 'trunc_ln63_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_75 : Operation 2558 [1/1] (0.00ns)   --->   "%sext_ln63_12 = sext i62 %trunc_ln63_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2558 'sext' 'sext_ln63_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_75 : Operation 2559 [1/1] (0.00ns)   --->   "%gmem0_addr_72 = getelementptr i32 %gmem0, i64 %sext_ln63_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2559 'getelementptr' 'gmem0_addr_72' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 76 <SV = 75> <Delay = 14.6>
ST_76 : Operation 2560 [1/1] (1.51ns)   --->   "%add_ln54_88 = add i13 %or_ln54_1, i13 89" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2560 'add' 'add_ln54_88' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2561 [1/1] (0.00ns)   --->   "%zext_ln54_93 = zext i13 %add_ln54_88" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2561 'zext' 'zext_ln54_93' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_76 : Operation 2562 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_90 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_93" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2562 'getelementptr' 'Layer2_Weights_CPU_addr_90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_76 : Operation 2563 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_90 = load i13 %Layer2_Weights_CPU_addr_90" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2563 'load' 'Layer2_Weights_CPU_load_90' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_76 : Operation 2564 [1/1] (1.51ns)   --->   "%add_ln54_112 = add i13 %or_ln54_1, i13 113" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2564 'add' 'add_ln54_112' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2565 [1/1] (0.00ns)   --->   "%zext_ln54_117 = zext i13 %add_ln54_112" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2565 'zext' 'zext_ln54_117' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_76 : Operation 2566 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_114 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_117" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2566 'getelementptr' 'Layer2_Weights_CPU_addr_114' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_76 : Operation 2567 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_114 = load i13 %Layer2_Weights_CPU_addr_114" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2567 'load' 'Layer2_Weights_CPU_load_114' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_76 : Operation 2568 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_142 = load i13 %Layer2_Weights_CPU_addr_142" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2568 'load' 'Layer2_Weights_CPU_load_142' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_76 : Operation 2569 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_147 = load i13 %Layer2_Weights_CPU_addr_147" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2569 'load' 'Layer2_Weights_CPU_load_147' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_76 : Operation 2570 [1/3] (13.3ns)   --->   "%add2_1_2 = fadd i32 %add1_1_2, i32 %mul7_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2570 'fadd' 'add2_1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2571 [3/3] (13.3ns)   --->   "%add1_1_3 = fadd i32 %add9_1_3, i32 %mul6_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2571 'fadd' 'add1_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2572 [1/1] (0.00ns)   --->   "%zext_ln63_26 = zext i8 %add_ln63_29" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2572 'zext' 'zext_ln63_26' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_76 : Operation 2573 [2/3] (13.3ns)   --->   "%add7_2 = fadd i32 %mul2_2, i32 %mul3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2573 'fadd' 'add7_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2574 [1/2] (10.1ns)   --->   "%mul5_2 = fmul i32 %Layer2_Weights_CPU_load_64, i32 %bitcast_ln66_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2574 'fmul' 'mul5_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2575 [1/1] (0.00ns)   --->   "%bitcast_ln67_10 = bitcast i32 %gmem0_addr_64_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2575 'bitcast' 'bitcast_ln67_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_76 : Operation 2576 [2/2] (10.1ns)   --->   "%mul6_2 = fmul i32 %Layer2_Weights_CPU_load_65, i32 %bitcast_ln67_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2576 'fmul' 'mul6_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2577 [1/1] (14.6ns)   --->   "%gmem0_addr_65_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_65" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2577 'read' 'gmem0_addr_65_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2578 [1/7] (14.6ns)   --->   "%gmem0_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_66, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2578 'readreq' 'gmem0_load_66_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2579 [2/7] (14.6ns)   --->   "%gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2579 'readreq' 'gmem0_load_67_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2580 [3/7] (14.6ns)   --->   "%gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2580 'readreq' 'gmem0_load_68_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2581 [4/7] (14.6ns)   --->   "%gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2581 'readreq' 'gmem0_load_69_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2582 [5/7] (14.6ns)   --->   "%gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2582 'readreq' 'gmem0_load_70_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2583 [6/7] (14.6ns)   --->   "%gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2583 'readreq' 'gmem0_load_71_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2584 [7/7] (14.6ns)   --->   "%gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2584 'readreq' 'gmem0_load_72_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 2585 [1/1] (1.41ns)   --->   "%add_ln64_34 = add i9 %zext_ln63_26, i9 171" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2585 'add' 'add_ln64_34' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2586 [1/1] (0.00ns)   --->   "%shl_ln64_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_34, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2586 'bitconcatenate' 'shl_ln64_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_76 : Operation 2587 [1/1] (0.00ns)   --->   "%zext_ln64_30 = zext i11 %shl_ln64_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2587 'zext' 'zext_ln64_30' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_76 : Operation 2588 [1/1] (1.99ns)   --->   "%add_ln64_35 = add i64 %zext_ln64_30, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2588 'add' 'add_ln64_35' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2589 [1/1] (0.00ns)   --->   "%trunc_ln64_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_35, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2589 'partselect' 'trunc_ln64_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_76 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln64_12 = sext i62 %trunc_ln64_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2590 'sext' 'sext_ln64_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_76 : Operation 2591 [1/1] (0.00ns)   --->   "%gmem0_addr_73 = getelementptr i32 %gmem0, i64 %sext_ln64_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2591 'getelementptr' 'gmem0_addr_73' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 77 <SV = 76> <Delay = 14.6>
ST_77 : Operation 2592 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_90 = load i13 %Layer2_Weights_CPU_addr_90" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2592 'load' 'Layer2_Weights_CPU_load_90' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_77 : Operation 2593 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_114 = load i13 %Layer2_Weights_CPU_addr_114" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2593 'load' 'Layer2_Weights_CPU_load_114' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_77 : Operation 2594 [1/1] (1.51ns)   --->   "%add_ln54_117 = add i13 %or_ln54_1, i13 118" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2594 'add' 'add_ln54_117' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2595 [1/1] (0.00ns)   --->   "%zext_ln54_122 = zext i13 %add_ln54_117" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2595 'zext' 'zext_ln54_122' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_77 : Operation 2596 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_119 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_122" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2596 'getelementptr' 'Layer2_Weights_CPU_addr_119' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_77 : Operation 2597 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_119 = load i13 %Layer2_Weights_CPU_addr_119" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2597 'load' 'Layer2_Weights_CPU_load_119' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_77 : Operation 2598 [1/1] (1.51ns)   --->   "%add_ln54_136 = add i13 %or_ln54_1, i13 137" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2598 'add' 'add_ln54_136' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2599 [1/1] (0.00ns)   --->   "%zext_ln54_141 = zext i13 %add_ln54_136" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2599 'zext' 'zext_ln54_141' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_77 : Operation 2600 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_138 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_141" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2600 'getelementptr' 'Layer2_Weights_CPU_addr_138' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_77 : Operation 2601 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_138 = load i13 %Layer2_Weights_CPU_addr_138" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2601 'load' 'Layer2_Weights_CPU_load_138' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_77 : Operation 2602 [3/3] (13.3ns)   --->   "%add4 = fadd i32 %add3, i32 %add2_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 2602 'fadd' 'add4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2603 [2/3] (13.3ns)   --->   "%add1_1_3 = fadd i32 %add9_1_3, i32 %mul6_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2603 'fadd' 'add1_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2604 [1/1] (0.00ns)   --->   "%bitcast_ln66_9 = bitcast i32 %gmem0_addr_57_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2604 'bitcast' 'bitcast_ln66_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_77 : Operation 2605 [2/2] (10.1ns)   --->   "%mul5_1_4 = fmul i32 %Layer2_Weights_CPU_load_58, i32 %bitcast_ln66_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2605 'fmul' 'mul5_1_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2606 [1/3] (13.3ns)   --->   "%add7_2 = fadd i32 %mul2_2, i32 %mul3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2606 'fadd' 'add7_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2607 [1/2] (10.1ns)   --->   "%mul6_2 = fmul i32 %Layer2_Weights_CPU_load_65, i32 %bitcast_ln67_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2607 'fmul' 'mul6_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2608 [1/1] (14.6ns)   --->   "%gmem0_addr_66_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_66" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2608 'read' 'gmem0_addr_66_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2609 [1/7] (14.6ns)   --->   "%gmem0_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_67, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2609 'readreq' 'gmem0_load_67_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2610 [2/7] (14.6ns)   --->   "%gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2610 'readreq' 'gmem0_load_68_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2611 [3/7] (14.6ns)   --->   "%gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2611 'readreq' 'gmem0_load_69_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2612 [4/7] (14.6ns)   --->   "%gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2612 'readreq' 'gmem0_load_70_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2613 [5/7] (14.6ns)   --->   "%gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2613 'readreq' 'gmem0_load_71_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2614 [6/7] (14.6ns)   --->   "%gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2614 'readreq' 'gmem0_load_72_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2615 [7/7] (14.6ns)   --->   "%gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2615 'readreq' 'gmem0_load_73_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 2616 [1/1] (1.41ns)   --->   "%add_ln65_34 = add i9 %zext_ln63_26, i9 340" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2616 'add' 'add_ln65_34' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2617 [1/1] (0.00ns)   --->   "%shl_ln65_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_34, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2617 'bitconcatenate' 'shl_ln65_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_77 : Operation 2618 [1/1] (0.00ns)   --->   "%zext_ln65_12 = zext i11 %shl_ln65_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2618 'zext' 'zext_ln65_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_77 : Operation 2619 [1/1] (1.99ns)   --->   "%add_ln65_35 = add i64 %zext_ln65_12, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2619 'add' 'add_ln65_35' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2620 [1/1] (0.00ns)   --->   "%trunc_ln65_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_35, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2620 'partselect' 'trunc_ln65_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_77 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln65_12 = sext i62 %trunc_ln65_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2621 'sext' 'sext_ln65_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_77 : Operation 2622 [1/1] (0.00ns)   --->   "%gmem0_addr_74 = getelementptr i32 %gmem0, i64 %sext_ln65_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2622 'getelementptr' 'gmem0_addr_74' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 78 <SV = 77> <Delay = 14.6>
ST_78 : Operation 2623 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_119 = load i13 %Layer2_Weights_CPU_addr_119" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2623 'load' 'Layer2_Weights_CPU_load_119' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_78 : Operation 2624 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_138 = load i13 %Layer2_Weights_CPU_addr_138" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2624 'load' 'Layer2_Weights_CPU_load_138' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_78 : Operation 2625 [1/1] (1.51ns)   --->   "%add_ln54_141 = add i13 %or_ln54_1, i13 142" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2625 'add' 'add_ln54_141' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2626 [1/1] (0.00ns)   --->   "%zext_ln54_146 = zext i13 %add_ln54_141" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2626 'zext' 'zext_ln54_146' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_78 : Operation 2627 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_143 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_146" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2627 'getelementptr' 'Layer2_Weights_CPU_addr_143' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_78 : Operation 2628 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_143 = load i13 %Layer2_Weights_CPU_addr_143" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2628 'load' 'Layer2_Weights_CPU_load_143' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_78 : Operation 2629 [1/1] (1.51ns)   --->   "%add_ln54_146 = add i13 %or_ln54_1, i13 147" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2629 'add' 'add_ln54_146' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2630 [1/1] (0.00ns)   --->   "%zext_ln54_151 = zext i13 %add_ln54_146" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2630 'zext' 'zext_ln54_151' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_78 : Operation 2631 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_148 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_151" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2631 'getelementptr' 'Layer2_Weights_CPU_addr_148' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_78 : Operation 2632 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_148 = load i13 %Layer2_Weights_CPU_addr_148" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2632 'load' 'Layer2_Weights_CPU_load_148' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_78 : Operation 2633 [2/3] (13.3ns)   --->   "%add4 = fadd i32 %add3, i32 %add2_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 2633 'fadd' 'add4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2634 [1/3] (13.3ns)   --->   "%add1_1_3 = fadd i32 %add9_1_3, i32 %mul6_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2634 'fadd' 'add1_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2635 [1/2] (10.1ns)   --->   "%mul5_1_4 = fmul i32 %Layer2_Weights_CPU_load_58, i32 %bitcast_ln66_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2635 'fmul' 'mul5_1_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2636 [1/1] (0.00ns)   --->   "%zext_ln63_25 = zext i8 %add_ln63_29" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2636 'zext' 'zext_ln63_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_78 : Operation 2637 [3/3] (13.3ns)   --->   "%add8_2 = fadd i32 %add7_2, i32 %mul4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2637 'fadd' 'add8_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2638 [1/1] (0.00ns)   --->   "%bitcast_ln63_11 = bitcast i32 %gmem0_addr_66_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2638 'bitcast' 'bitcast_ln63_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_78 : Operation 2639 [2/2] (10.1ns)   --->   "%mul2_2_1 = fmul i32 %Layer2_Weights_CPU_load_67, i32 %bitcast_ln63_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2639 'fmul' 'mul2_2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2640 [1/1] (14.6ns)   --->   "%gmem0_addr_67_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_67" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2640 'read' 'gmem0_addr_67_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2641 [1/7] (14.6ns)   --->   "%gmem0_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_68, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2641 'readreq' 'gmem0_load_68_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2642 [2/7] (14.6ns)   --->   "%gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2642 'readreq' 'gmem0_load_69_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2643 [3/7] (14.6ns)   --->   "%gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2643 'readreq' 'gmem0_load_70_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2644 [4/7] (14.6ns)   --->   "%gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2644 'readreq' 'gmem0_load_71_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2645 [5/7] (14.6ns)   --->   "%gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2645 'readreq' 'gmem0_load_72_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2646 [6/7] (14.6ns)   --->   "%gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2646 'readreq' 'gmem0_load_73_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2647 [7/7] (14.6ns)   --->   "%gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2647 'readreq' 'gmem0_load_74_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 2648 [1/1] (1.44ns)   --->   "%add_ln66_34 = add i10 %zext_ln63_25, i10 509" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2648 'add' 'add_ln66_34' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2649 [1/1] (0.00ns)   --->   "%shl_ln66_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_34, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2649 'bitconcatenate' 'shl_ln66_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_78 : Operation 2650 [1/1] (0.00ns)   --->   "%zext_ln66_12 = zext i12 %shl_ln66_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2650 'zext' 'zext_ln66_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_78 : Operation 2651 [1/1] (1.99ns)   --->   "%add_ln66_35 = add i64 %zext_ln66_12, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2651 'add' 'add_ln66_35' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2652 [1/1] (0.00ns)   --->   "%trunc_ln66_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_35, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2652 'partselect' 'trunc_ln66_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_78 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln66_12 = sext i62 %trunc_ln66_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2653 'sext' 'sext_ln66_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_78 : Operation 2654 [1/1] (0.00ns)   --->   "%gmem0_addr_75 = getelementptr i32 %gmem0, i64 %sext_ln66_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2654 'getelementptr' 'gmem0_addr_75' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 79 <SV = 78> <Delay = 14.6>
ST_79 : Operation 2655 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i13 %mul_ln54" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2655 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_79 : Operation 2656 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2656 'getelementptr' 'Layer2_Weights_CPU_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_79 : Operation 2657 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load = load i13 %Layer2_Weights_CPU_addr" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2657 'load' 'Layer2_Weights_CPU_load' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_79 : Operation 2658 [1/1] (1.51ns)   --->   "%add_ln54_118 = add i13 %or_ln54_1, i13 119" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2658 'add' 'add_ln54_118' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2659 [1/1] (0.00ns)   --->   "%zext_ln54_123 = zext i13 %add_ln54_118" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2659 'zext' 'zext_ln54_123' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_79 : Operation 2660 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_120 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_123" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2660 'getelementptr' 'Layer2_Weights_CPU_addr_120' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_79 : Operation 2661 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_120 = load i13 %Layer2_Weights_CPU_addr_120" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2661 'load' 'Layer2_Weights_CPU_load_120' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_79 : Operation 2662 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_143 = load i13 %Layer2_Weights_CPU_addr_143" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2662 'load' 'Layer2_Weights_CPU_load_143' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_79 : Operation 2663 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_148 = load i13 %Layer2_Weights_CPU_addr_148" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2663 'load' 'Layer2_Weights_CPU_load_148' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_79 : Operation 2664 [1/3] (13.3ns)   --->   "%add4 = fadd i32 %add3, i32 %add2_0_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 2664 'fadd' 'add4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2665 [3/3] (13.3ns)   --->   "%add9_1_4 = fadd i32 %add8_1_4, i32 %mul5_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2665 'fadd' 'add9_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2666 [2/3] (13.3ns)   --->   "%add8_2 = fadd i32 %add7_2, i32 %mul4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2666 'fadd' 'add8_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2667 [1/2] (10.1ns)   --->   "%mul2_2_1 = fmul i32 %Layer2_Weights_CPU_load_67, i32 %bitcast_ln63_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2667 'fmul' 'mul2_2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2668 [1/1] (0.00ns)   --->   "%bitcast_ln64_11 = bitcast i32 %gmem0_addr_67_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2668 'bitcast' 'bitcast_ln64_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_79 : Operation 2669 [2/2] (10.1ns)   --->   "%mul3_2_1 = fmul i32 %Layer2_Weights_CPU_load_68, i32 %bitcast_ln64_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2669 'fmul' 'mul3_2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2670 [1/1] (14.6ns)   --->   "%gmem0_addr_68_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_68" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2670 'read' 'gmem0_addr_68_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2671 [1/7] (14.6ns)   --->   "%gmem0_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_69, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2671 'readreq' 'gmem0_load_69_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2672 [2/7] (14.6ns)   --->   "%gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2672 'readreq' 'gmem0_load_70_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2673 [3/7] (14.6ns)   --->   "%gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2673 'readreq' 'gmem0_load_71_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2674 [4/7] (14.6ns)   --->   "%gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2674 'readreq' 'gmem0_load_72_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2675 [5/7] (14.6ns)   --->   "%gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2675 'readreq' 'gmem0_load_73_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2676 [6/7] (14.6ns)   --->   "%gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2676 'readreq' 'gmem0_load_74_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2677 [7/7] (14.6ns)   --->   "%gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2677 'readreq' 'gmem0_load_75_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 2678 [1/1] (1.44ns)   --->   "%add_ln67_34 = add i10 %zext_ln63_25, i10 678" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2678 'add' 'add_ln67_34' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2679 [1/1] (0.00ns)   --->   "%shl_ln67_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_34, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2679 'bitconcatenate' 'shl_ln67_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_79 : Operation 2680 [1/1] (0.00ns)   --->   "%zext_ln67_12 = zext i12 %shl_ln67_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2680 'zext' 'zext_ln67_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_79 : Operation 2681 [1/1] (1.99ns)   --->   "%add_ln67_35 = add i64 %zext_ln67_12, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2681 'add' 'add_ln67_35' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2682 [1/1] (0.00ns)   --->   "%trunc_ln67_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_35, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2682 'partselect' 'trunc_ln67_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_79 : Operation 2683 [1/1] (0.00ns)   --->   "%sext_ln67_12 = sext i62 %trunc_ln67_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2683 'sext' 'sext_ln67_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_79 : Operation 2684 [1/1] (0.00ns)   --->   "%gmem0_addr_76 = getelementptr i32 %gmem0, i64 %sext_ln67_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2684 'getelementptr' 'gmem0_addr_76' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 80 <SV = 79> <Delay = 14.6>
ST_80 : Operation 2685 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load = load i13 %Layer2_Weights_CPU_addr" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2685 'load' 'Layer2_Weights_CPU_load' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_80 : Operation 2686 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_120 = load i13 %Layer2_Weights_CPU_addr_120" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2686 'load' 'Layer2_Weights_CPU_load_120' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_80 : Operation 2687 [1/1] (1.51ns)   --->   "%add_ln54_142 = add i13 %or_ln54_1, i13 143" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2687 'add' 'add_ln54_142' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2688 [1/1] (0.00ns)   --->   "%zext_ln54_147 = zext i13 %add_ln54_142" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2688 'zext' 'zext_ln54_147' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_80 : Operation 2689 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_144 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_147" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2689 'getelementptr' 'Layer2_Weights_CPU_addr_144' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_80 : Operation 2690 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_144 = load i13 %Layer2_Weights_CPU_addr_144" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2690 'load' 'Layer2_Weights_CPU_load_144' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_80 : Operation 2691 [1/1] (1.51ns)   --->   "%add_ln54_147 = add i13 %or_ln54_1, i13 148" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2691 'add' 'add_ln54_147' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln54_152 = zext i13 %add_ln54_147" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2692 'zext' 'zext_ln54_152' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_80 : Operation 2693 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_149 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_152" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2693 'getelementptr' 'Layer2_Weights_CPU_addr_149' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_80 : Operation 2694 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_149 = load i13 %Layer2_Weights_CPU_addr_149" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2694 'load' 'Layer2_Weights_CPU_load_149' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_80 : Operation 2695 [2/3] (13.3ns)   --->   "%add9_1_4 = fadd i32 %add8_1_4, i32 %mul5_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2695 'fadd' 'add9_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2696 [3/3] (13.3ns)   --->   "%add3_1 = fadd i32 %add_1, i32 %add2_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 2696 'fadd' 'add3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2697 [1/3] (13.3ns)   --->   "%add8_2 = fadd i32 %add7_2, i32 %mul4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2697 'fadd' 'add8_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2698 [1/2] (10.1ns)   --->   "%mul3_2_1 = fmul i32 %Layer2_Weights_CPU_load_68, i32 %bitcast_ln64_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2698 'fmul' 'mul3_2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2699 [1/1] (0.00ns)   --->   "%bitcast_ln65_11 = bitcast i32 %gmem0_addr_68_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2699 'bitcast' 'bitcast_ln65_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_80 : Operation 2700 [2/2] (10.1ns)   --->   "%mul4_2_1 = fmul i32 %Layer2_Weights_CPU_load_69, i32 %bitcast_ln65_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2700 'fmul' 'mul4_2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2701 [1/1] (14.6ns)   --->   "%gmem0_addr_69_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_69" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2701 'read' 'gmem0_addr_69_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2702 [1/7] (14.6ns)   --->   "%gmem0_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_70, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2702 'readreq' 'gmem0_load_70_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2703 [2/7] (14.6ns)   --->   "%gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2703 'readreq' 'gmem0_load_71_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2704 [3/7] (14.6ns)   --->   "%gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2704 'readreq' 'gmem0_load_72_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2705 [4/7] (14.6ns)   --->   "%gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2705 'readreq' 'gmem0_load_73_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2706 [5/7] (14.6ns)   --->   "%gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2706 'readreq' 'gmem0_load_74_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2707 [6/7] (14.6ns)   --->   "%gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2707 'readreq' 'gmem0_load_75_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2708 [7/7] (14.6ns)   --->   "%gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2708 'readreq' 'gmem0_load_76_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 2709 [1/1] (1.41ns)   --->   "%add_ln68_32 = add i9 %zext_ln63_26, i9 335" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2709 'add' 'add_ln68_32' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2710 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_32, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2710 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_80 : Operation 2711 [1/1] (0.00ns)   --->   "%sext_ln68_32 = sext i11 %tmp_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2711 'sext' 'sext_ln68_32' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_80 : Operation 2712 [1/1] (0.00ns)   --->   "%zext_ln68_12 = zext i12 %sext_ln68_32" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2712 'zext' 'zext_ln68_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_80 : Operation 2713 [1/1] (1.99ns)   --->   "%add_ln68_33 = add i64 %zext_ln68_12, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2713 'add' 'add_ln68_33' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2714 [1/1] (0.00ns)   --->   "%trunc_ln68_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_33, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2714 'partselect' 'trunc_ln68_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_80 : Operation 2715 [1/1] (0.00ns)   --->   "%sext_ln68_12 = sext i62 %trunc_ln68_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2715 'sext' 'sext_ln68_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_80 : Operation 2716 [1/1] (0.00ns)   --->   "%gmem0_addr_77 = getelementptr i32 %gmem0, i64 %sext_ln68_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2716 'getelementptr' 'gmem0_addr_77' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 81 <SV = 80> <Delay = 14.6>
ST_81 : Operation 2717 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_144 = load i13 %Layer2_Weights_CPU_addr_144" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2717 'load' 'Layer2_Weights_CPU_load_144' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_81 : Operation 2718 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_149 = load i13 %Layer2_Weights_CPU_addr_149" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2718 'load' 'Layer2_Weights_CPU_load_149' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_81 : Operation 2719 [1/1] (1.51ns)   --->   "%add_ln54_148 = add i13 %or_ln54_1, i13 149" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2719 'add' 'add_ln54_148' <Predicate = (!icmp_ln54)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2720 [1/1] (0.00ns)   --->   "%zext_ln54_153 = zext i13 %add_ln54_148" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2720 'zext' 'zext_ln54_153' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_81 : Operation 2721 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_150 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln54_153" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2721 'getelementptr' 'Layer2_Weights_CPU_addr_150' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_81 : Operation 2722 [2/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_150 = load i13 %Layer2_Weights_CPU_addr_150" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2722 'load' 'Layer2_Weights_CPU_load_150' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_81 : Operation 2723 [1/3] (13.3ns)   --->   "%add9_1_4 = fadd i32 %add8_1_4, i32 %mul5_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2723 'fadd' 'add9_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2724 [2/3] (13.3ns)   --->   "%add3_1 = fadd i32 %add_1, i32 %add2_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 2724 'fadd' 'add3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2725 [3/3] (13.3ns)   --->   "%add7_2_1 = fadd i32 %mul2_2_1, i32 %mul3_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2725 'fadd' 'add7_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2726 [1/2] (10.1ns)   --->   "%mul4_2_1 = fmul i32 %Layer2_Weights_CPU_load_69, i32 %bitcast_ln65_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2726 'fmul' 'mul4_2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2727 [1/1] (0.00ns)   --->   "%bitcast_ln66_11 = bitcast i32 %gmem0_addr_69_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2727 'bitcast' 'bitcast_ln66_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_81 : Operation 2728 [2/2] (10.1ns)   --->   "%mul5_2_1 = fmul i32 %Layer2_Weights_CPU_load_70, i32 %bitcast_ln66_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2728 'fmul' 'mul5_2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2729 [1/1] (14.6ns)   --->   "%gmem0_addr_70_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_70" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2729 'read' 'gmem0_addr_70_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2730 [1/7] (14.6ns)   --->   "%gmem0_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_71, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2730 'readreq' 'gmem0_load_71_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2731 [2/7] (14.6ns)   --->   "%gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2731 'readreq' 'gmem0_load_72_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2732 [3/7] (14.6ns)   --->   "%gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2732 'readreq' 'gmem0_load_73_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2733 [4/7] (14.6ns)   --->   "%gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2733 'readreq' 'gmem0_load_74_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2734 [5/7] (14.6ns)   --->   "%gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2734 'readreq' 'gmem0_load_75_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2735 [6/7] (14.6ns)   --->   "%gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2735 'readreq' 'gmem0_load_76_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2736 [7/7] (14.6ns)   --->   "%gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2736 'readreq' 'gmem0_load_77_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 2737 [1/1] (1.39ns)   --->   "%add_ln63_35 = add i8 %zext_ln63_13, i8 %select_ln55_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2737 'add' 'add_ln63_35' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2738 [1/1] (0.00ns)   --->   "%shl_ln63_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_35, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2738 'bitconcatenate' 'shl_ln63_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_81 : Operation 2739 [1/1] (0.00ns)   --->   "%zext_ln63_30 = zext i10 %shl_ln63_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2739 'zext' 'zext_ln63_30' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_81 : Operation 2740 [1/1] (1.99ns)   --->   "%add_ln63_36 = add i64 %zext_ln63_30, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2740 'add' 'add_ln63_36' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2741 [1/1] (0.00ns)   --->   "%trunc_ln63_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_36, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2741 'partselect' 'trunc_ln63_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_81 : Operation 2742 [1/1] (0.00ns)   --->   "%sext_ln63_13 = sext i62 %trunc_ln63_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2742 'sext' 'sext_ln63_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_81 : Operation 2743 [1/1] (0.00ns)   --->   "%gmem0_addr_78 = getelementptr i32 %gmem0, i64 %sext_ln63_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2743 'getelementptr' 'gmem0_addr_78' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 82 <SV = 81> <Delay = 14.6>
ST_82 : Operation 2744 [1/2] (2.66ns)   --->   "%Layer2_Weights_CPU_load_150 = load i13 %Layer2_Weights_CPU_addr_150" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2744 'load' 'Layer2_Weights_CPU_load_150' <Predicate = (!icmp_ln54)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_82 : Operation 2745 [1/3] (13.3ns)   --->   "%add3_1 = fadd i32 %add_1, i32 %add2_1_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 2745 'fadd' 'add3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2746 [3/3] (13.3ns)   --->   "%add9_2 = fadd i32 %add8_2, i32 %mul5_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2746 'fadd' 'add9_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2747 [2/3] (13.3ns)   --->   "%add7_2_1 = fadd i32 %mul2_2_1, i32 %mul3_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2747 'fadd' 'add7_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2748 [1/2] (10.1ns)   --->   "%mul5_2_1 = fmul i32 %Layer2_Weights_CPU_load_70, i32 %bitcast_ln66_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2748 'fmul' 'mul5_2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2749 [1/1] (0.00ns)   --->   "%bitcast_ln67_11 = bitcast i32 %gmem0_addr_70_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2749 'bitcast' 'bitcast_ln67_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_82 : Operation 2750 [2/2] (10.1ns)   --->   "%mul6_2_1 = fmul i32 %Layer2_Weights_CPU_load_71, i32 %bitcast_ln67_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2750 'fmul' 'mul6_2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2751 [1/1] (14.6ns)   --->   "%gmem0_addr_71_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_71" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2751 'read' 'gmem0_addr_71_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2752 [1/7] (14.6ns)   --->   "%gmem0_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_72, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2752 'readreq' 'gmem0_load_72_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2753 [2/7] (14.6ns)   --->   "%gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2753 'readreq' 'gmem0_load_73_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2754 [3/7] (14.6ns)   --->   "%gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2754 'readreq' 'gmem0_load_74_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2755 [4/7] (14.6ns)   --->   "%gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2755 'readreq' 'gmem0_load_75_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2756 [5/7] (14.6ns)   --->   "%gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2756 'readreq' 'gmem0_load_76_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2757 [6/7] (14.6ns)   --->   "%gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2757 'readreq' 'gmem0_load_77_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2758 [7/7] (14.6ns)   --->   "%gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2758 'readreq' 'gmem0_load_78_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 2759 [1/1] (1.41ns)   --->   "%add_ln64_36 = add i9 %zext_ln63_26, i9 172" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2759 'add' 'add_ln64_36' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2760 [1/1] (0.00ns)   --->   "%shl_ln64_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_36, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2760 'bitconcatenate' 'shl_ln64_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_82 : Operation 2761 [1/1] (0.00ns)   --->   "%zext_ln64_31 = zext i11 %shl_ln64_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2761 'zext' 'zext_ln64_31' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_82 : Operation 2762 [1/1] (1.99ns)   --->   "%add_ln64_37 = add i64 %zext_ln64_31, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2762 'add' 'add_ln64_37' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2763 [1/1] (0.00ns)   --->   "%trunc_ln64_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_37, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2763 'partselect' 'trunc_ln64_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_82 : Operation 2764 [1/1] (0.00ns)   --->   "%sext_ln64_13 = sext i62 %trunc_ln64_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2764 'sext' 'sext_ln64_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_82 : Operation 2765 [1/1] (0.00ns)   --->   "%gmem0_addr_79 = getelementptr i32 %gmem0, i64 %sext_ln64_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2765 'getelementptr' 'gmem0_addr_79' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 83 <SV = 82> <Delay = 14.6>
ST_83 : Operation 2766 [2/3] (13.3ns)   --->   "%add9_2 = fadd i32 %add8_2, i32 %mul5_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2766 'fadd' 'add9_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2767 [1/1] (0.00ns)   --->   "%bitcast_ln68_10 = bitcast i32 %gmem0_addr_65_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2767 'bitcast' 'bitcast_ln68_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_83 : Operation 2768 [2/2] (10.1ns)   --->   "%mul7_2 = fmul i32 %Layer2_Weights_CPU_load_66, i32 %bitcast_ln68_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2768 'fmul' 'mul7_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2769 [1/3] (13.3ns)   --->   "%add7_2_1 = fadd i32 %mul2_2_1, i32 %mul3_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2769 'fadd' 'add7_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2770 [1/2] (10.1ns)   --->   "%mul6_2_1 = fmul i32 %Layer2_Weights_CPU_load_71, i32 %bitcast_ln67_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2770 'fmul' 'mul6_2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2771 [1/1] (14.6ns)   --->   "%gmem0_addr_72_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_72" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2771 'read' 'gmem0_addr_72_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2772 [1/7] (14.6ns)   --->   "%gmem0_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_73, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2772 'readreq' 'gmem0_load_73_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2773 [2/7] (14.6ns)   --->   "%gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2773 'readreq' 'gmem0_load_74_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2774 [3/7] (14.6ns)   --->   "%gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2774 'readreq' 'gmem0_load_75_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2775 [4/7] (14.6ns)   --->   "%gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2775 'readreq' 'gmem0_load_76_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2776 [5/7] (14.6ns)   --->   "%gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2776 'readreq' 'gmem0_load_77_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2777 [6/7] (14.6ns)   --->   "%gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2777 'readreq' 'gmem0_load_78_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2778 [7/7] (14.6ns)   --->   "%gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2778 'readreq' 'gmem0_load_79_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 2779 [1/1] (1.41ns)   --->   "%add_ln65_36 = add i9 %zext_ln63_26, i9 341" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2779 'add' 'add_ln65_36' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2780 [1/1] (0.00ns)   --->   "%shl_ln65_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_36, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2780 'bitconcatenate' 'shl_ln65_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_83 : Operation 2781 [1/1] (0.00ns)   --->   "%zext_ln65_13 = zext i11 %shl_ln65_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2781 'zext' 'zext_ln65_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_83 : Operation 2782 [1/1] (1.99ns)   --->   "%add_ln65_37 = add i64 %zext_ln65_13, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2782 'add' 'add_ln65_37' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2783 [1/1] (0.00ns)   --->   "%trunc_ln65_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_37, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2783 'partselect' 'trunc_ln65_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_83 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln65_13 = sext i62 %trunc_ln65_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2784 'sext' 'sext_ln65_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_83 : Operation 2785 [1/1] (0.00ns)   --->   "%gmem0_addr_80 = getelementptr i32 %gmem0, i64 %sext_ln65_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2785 'getelementptr' 'gmem0_addr_80' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 84 <SV = 83> <Delay = 14.6>
ST_84 : Operation 2786 [1/3] (13.3ns)   --->   "%add9_2 = fadd i32 %add8_2, i32 %mul5_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2786 'fadd' 'add9_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2787 [1/2] (10.1ns)   --->   "%mul7_2 = fmul i32 %Layer2_Weights_CPU_load_66, i32 %bitcast_ln68_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2787 'fmul' 'mul7_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2788 [3/3] (13.3ns)   --->   "%add8_2_1 = fadd i32 %add7_2_1, i32 %mul4_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2788 'fadd' 'add8_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2789 [1/1] (0.00ns)   --->   "%bitcast_ln63_12 = bitcast i32 %gmem0_addr_72_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2789 'bitcast' 'bitcast_ln63_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_84 : Operation 2790 [2/2] (10.1ns)   --->   "%mul2_2_2 = fmul i32 %Layer2_Weights_CPU_load_73, i32 %bitcast_ln63_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2790 'fmul' 'mul2_2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2791 [1/1] (14.6ns)   --->   "%gmem0_addr_73_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_73" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2791 'read' 'gmem0_addr_73_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2792 [1/7] (14.6ns)   --->   "%gmem0_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_74, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2792 'readreq' 'gmem0_load_74_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2793 [2/7] (14.6ns)   --->   "%gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2793 'readreq' 'gmem0_load_75_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2794 [3/7] (14.6ns)   --->   "%gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2794 'readreq' 'gmem0_load_76_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2795 [4/7] (14.6ns)   --->   "%gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2795 'readreq' 'gmem0_load_77_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2796 [5/7] (14.6ns)   --->   "%gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2796 'readreq' 'gmem0_load_78_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2797 [6/7] (14.6ns)   --->   "%gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2797 'readreq' 'gmem0_load_79_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2798 [7/7] (14.6ns)   --->   "%gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2798 'readreq' 'gmem0_load_80_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 2799 [1/1] (1.44ns)   --->   "%add_ln66_36 = add i10 %zext_ln63_25, i10 510" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2799 'add' 'add_ln66_36' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2800 [1/1] (0.00ns)   --->   "%shl_ln66_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_36, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2800 'bitconcatenate' 'shl_ln66_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_84 : Operation 2801 [1/1] (0.00ns)   --->   "%zext_ln66_13 = zext i12 %shl_ln66_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2801 'zext' 'zext_ln66_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_84 : Operation 2802 [1/1] (1.99ns)   --->   "%add_ln66_37 = add i64 %zext_ln66_13, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2802 'add' 'add_ln66_37' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2803 [1/1] (0.00ns)   --->   "%trunc_ln66_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_37, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2803 'partselect' 'trunc_ln66_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_84 : Operation 2804 [1/1] (0.00ns)   --->   "%sext_ln66_13 = sext i62 %trunc_ln66_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2804 'sext' 'sext_ln66_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_84 : Operation 2805 [1/1] (0.00ns)   --->   "%gmem0_addr_81 = getelementptr i32 %gmem0, i64 %sext_ln66_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2805 'getelementptr' 'gmem0_addr_81' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 85 <SV = 84> <Delay = 14.6>
ST_85 : Operation 2806 [3/3] (13.3ns)   --->   "%add1_2 = fadd i32 %add9_2, i32 %mul6_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2806 'fadd' 'add1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2807 [2/3] (13.3ns)   --->   "%add8_2_1 = fadd i32 %add7_2_1, i32 %mul4_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2807 'fadd' 'add8_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2808 [1/2] (10.1ns)   --->   "%mul2_2_2 = fmul i32 %Layer2_Weights_CPU_load_73, i32 %bitcast_ln63_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2808 'fmul' 'mul2_2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2809 [1/1] (0.00ns)   --->   "%bitcast_ln64_12 = bitcast i32 %gmem0_addr_73_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2809 'bitcast' 'bitcast_ln64_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_85 : Operation 2810 [2/2] (10.1ns)   --->   "%mul3_2_2 = fmul i32 %Layer2_Weights_CPU_load_74, i32 %bitcast_ln64_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2810 'fmul' 'mul3_2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2811 [1/1] (14.6ns)   --->   "%gmem0_addr_74_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_74" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2811 'read' 'gmem0_addr_74_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2812 [1/7] (14.6ns)   --->   "%gmem0_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_75, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2812 'readreq' 'gmem0_load_75_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2813 [2/7] (14.6ns)   --->   "%gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2813 'readreq' 'gmem0_load_76_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2814 [3/7] (14.6ns)   --->   "%gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2814 'readreq' 'gmem0_load_77_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2815 [4/7] (14.6ns)   --->   "%gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2815 'readreq' 'gmem0_load_78_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2816 [5/7] (14.6ns)   --->   "%gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2816 'readreq' 'gmem0_load_79_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2817 [6/7] (14.6ns)   --->   "%gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2817 'readreq' 'gmem0_load_80_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2818 [7/7] (14.6ns)   --->   "%gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2818 'readreq' 'gmem0_load_81_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 2819 [1/1] (1.44ns)   --->   "%add_ln67_36 = add i10 %zext_ln63_25, i10 679" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2819 'add' 'add_ln67_36' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2820 [1/1] (0.00ns)   --->   "%shl_ln67_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_36, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2820 'bitconcatenate' 'shl_ln67_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_85 : Operation 2821 [1/1] (0.00ns)   --->   "%zext_ln67_13 = zext i12 %shl_ln67_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2821 'zext' 'zext_ln67_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_85 : Operation 2822 [1/1] (1.99ns)   --->   "%add_ln67_37 = add i64 %zext_ln67_13, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2822 'add' 'add_ln67_37' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2823 [1/1] (0.00ns)   --->   "%trunc_ln67_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_37, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2823 'partselect' 'trunc_ln67_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_85 : Operation 2824 [1/1] (0.00ns)   --->   "%sext_ln67_13 = sext i62 %trunc_ln67_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2824 'sext' 'sext_ln67_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_85 : Operation 2825 [1/1] (0.00ns)   --->   "%gmem0_addr_82 = getelementptr i32 %gmem0, i64 %sext_ln67_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2825 'getelementptr' 'gmem0_addr_82' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 86 <SV = 85> <Delay = 14.6>
ST_86 : Operation 2826 [2/3] (13.3ns)   --->   "%add1_2 = fadd i32 %add9_2, i32 %mul6_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2826 'fadd' 'add1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2827 [1/3] (13.3ns)   --->   "%add8_2_1 = fadd i32 %add7_2_1, i32 %mul4_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2827 'fadd' 'add8_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2828 [1/2] (10.1ns)   --->   "%mul3_2_2 = fmul i32 %Layer2_Weights_CPU_load_74, i32 %bitcast_ln64_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2828 'fmul' 'mul3_2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2829 [1/1] (0.00ns)   --->   "%bitcast_ln65_12 = bitcast i32 %gmem0_addr_74_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2829 'bitcast' 'bitcast_ln65_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_86 : Operation 2830 [2/2] (10.1ns)   --->   "%mul4_2_2 = fmul i32 %Layer2_Weights_CPU_load_75, i32 %bitcast_ln65_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2830 'fmul' 'mul4_2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2831 [1/1] (14.6ns)   --->   "%gmem0_addr_75_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_75" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2831 'read' 'gmem0_addr_75_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 2832 [1/7] (14.6ns)   --->   "%gmem0_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_76, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2832 'readreq' 'gmem0_load_76_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 2833 [2/7] (14.6ns)   --->   "%gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2833 'readreq' 'gmem0_load_77_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 2834 [3/7] (14.6ns)   --->   "%gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2834 'readreq' 'gmem0_load_78_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 2835 [4/7] (14.6ns)   --->   "%gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2835 'readreq' 'gmem0_load_79_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 2836 [5/7] (14.6ns)   --->   "%gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2836 'readreq' 'gmem0_load_80_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 2837 [6/7] (14.6ns)   --->   "%gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2837 'readreq' 'gmem0_load_81_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 2838 [7/7] (14.6ns)   --->   "%gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2838 'readreq' 'gmem0_load_82_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 2839 [1/1] (1.41ns)   --->   "%add_ln68_34 = add i9 %zext_ln63_26, i9 336" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2839 'add' 'add_ln68_34' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2840 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_34, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2840 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_86 : Operation 2841 [1/1] (0.00ns)   --->   "%sext_ln68_33 = sext i11 %tmp_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2841 'sext' 'sext_ln68_33' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_86 : Operation 2842 [1/1] (0.00ns)   --->   "%zext_ln68_13 = zext i12 %sext_ln68_33" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2842 'zext' 'zext_ln68_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_86 : Operation 2843 [1/1] (1.99ns)   --->   "%add_ln68_35 = add i64 %zext_ln68_13, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2843 'add' 'add_ln68_35' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2844 [1/1] (0.00ns)   --->   "%trunc_ln68_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_35, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2844 'partselect' 'trunc_ln68_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_86 : Operation 2845 [1/1] (0.00ns)   --->   "%sext_ln68_13 = sext i62 %trunc_ln68_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2845 'sext' 'sext_ln68_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_86 : Operation 2846 [1/1] (0.00ns)   --->   "%gmem0_addr_83 = getelementptr i32 %gmem0, i64 %sext_ln68_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2846 'getelementptr' 'gmem0_addr_83' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 87 <SV = 86> <Delay = 14.6>
ST_87 : Operation 2847 [1/3] (13.3ns)   --->   "%add1_2 = fadd i32 %add9_2, i32 %mul6_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2847 'fadd' 'add1_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2848 [3/3] (13.3ns)   --->   "%add7_2_2 = fadd i32 %mul2_2_2, i32 %mul3_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2848 'fadd' 'add7_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2849 [1/2] (10.1ns)   --->   "%mul4_2_2 = fmul i32 %Layer2_Weights_CPU_load_75, i32 %bitcast_ln65_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2849 'fmul' 'mul4_2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2850 [1/1] (0.00ns)   --->   "%bitcast_ln66_12 = bitcast i32 %gmem0_addr_75_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2850 'bitcast' 'bitcast_ln66_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_87 : Operation 2851 [2/2] (10.1ns)   --->   "%mul5_2_2 = fmul i32 %Layer2_Weights_CPU_load_76, i32 %bitcast_ln66_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2851 'fmul' 'mul5_2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2852 [1/1] (14.6ns)   --->   "%gmem0_addr_76_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_76" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2852 'read' 'gmem0_addr_76_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 2853 [1/7] (14.6ns)   --->   "%gmem0_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_77, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2853 'readreq' 'gmem0_load_77_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 2854 [2/7] (14.6ns)   --->   "%gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2854 'readreq' 'gmem0_load_78_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 2855 [3/7] (14.6ns)   --->   "%gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2855 'readreq' 'gmem0_load_79_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 2856 [4/7] (14.6ns)   --->   "%gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2856 'readreq' 'gmem0_load_80_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 2857 [5/7] (14.6ns)   --->   "%gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2857 'readreq' 'gmem0_load_81_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 2858 [6/7] (14.6ns)   --->   "%gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2858 'readreq' 'gmem0_load_82_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 2859 [7/7] (14.6ns)   --->   "%gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2859 'readreq' 'gmem0_load_83_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 2860 [1/1] (1.39ns)   --->   "%add_ln63_37 = add i8 %zext_ln63_16, i8 %select_ln55_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2860 'add' 'add_ln63_37' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2861 [1/1] (0.00ns)   --->   "%shl_ln63_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_37, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2861 'bitconcatenate' 'shl_ln63_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_87 : Operation 2862 [1/1] (0.00ns)   --->   "%zext_ln63_31 = zext i10 %shl_ln63_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2862 'zext' 'zext_ln63_31' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_87 : Operation 2863 [1/1] (1.99ns)   --->   "%add_ln63_38 = add i64 %zext_ln63_31, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2863 'add' 'add_ln63_38' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2864 [1/1] (0.00ns)   --->   "%trunc_ln63_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_38, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2864 'partselect' 'trunc_ln63_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_87 : Operation 2865 [1/1] (0.00ns)   --->   "%sext_ln63_14 = sext i62 %trunc_ln63_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2865 'sext' 'sext_ln63_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_87 : Operation 2866 [1/1] (0.00ns)   --->   "%gmem0_addr_84 = getelementptr i32 %gmem0, i64 %sext_ln63_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2866 'getelementptr' 'gmem0_addr_84' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 88 <SV = 87> <Delay = 14.6>
ST_88 : Operation 2867 [3/3] (13.3ns)   --->   "%add9_2_1 = fadd i32 %add8_2_1, i32 %mul5_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2867 'fadd' 'add9_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2868 [1/1] (0.00ns)   --->   "%bitcast_ln68_11 = bitcast i32 %gmem0_addr_71_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2868 'bitcast' 'bitcast_ln68_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_88 : Operation 2869 [2/2] (10.1ns)   --->   "%mul7_2_1 = fmul i32 %Layer2_Weights_CPU_load_72, i32 %bitcast_ln68_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2869 'fmul' 'mul7_2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2870 [2/3] (13.3ns)   --->   "%add7_2_2 = fadd i32 %mul2_2_2, i32 %mul3_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2870 'fadd' 'add7_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2871 [1/2] (10.1ns)   --->   "%mul5_2_2 = fmul i32 %Layer2_Weights_CPU_load_76, i32 %bitcast_ln66_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2871 'fmul' 'mul5_2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2872 [1/1] (14.6ns)   --->   "%gmem0_addr_77_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_77" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2872 'read' 'gmem0_addr_77_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 2873 [1/7] (14.6ns)   --->   "%gmem0_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_78, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2873 'readreq' 'gmem0_load_78_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 2874 [2/7] (14.6ns)   --->   "%gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2874 'readreq' 'gmem0_load_79_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 2875 [3/7] (14.6ns)   --->   "%gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2875 'readreq' 'gmem0_load_80_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 2876 [4/7] (14.6ns)   --->   "%gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2876 'readreq' 'gmem0_load_81_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 2877 [5/7] (14.6ns)   --->   "%gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2877 'readreq' 'gmem0_load_82_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 2878 [6/7] (14.6ns)   --->   "%gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2878 'readreq' 'gmem0_load_83_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 2879 [7/7] (14.6ns)   --->   "%gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2879 'readreq' 'gmem0_load_84_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 2880 [1/1] (1.41ns)   --->   "%add_ln64_38 = add i9 %zext_ln63_26, i9 173" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2880 'add' 'add_ln64_38' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2881 [1/1] (0.00ns)   --->   "%shl_ln64_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_38, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2881 'bitconcatenate' 'shl_ln64_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_88 : Operation 2882 [1/1] (0.00ns)   --->   "%zext_ln64_32 = zext i11 %shl_ln64_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2882 'zext' 'zext_ln64_32' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_88 : Operation 2883 [1/1] (1.99ns)   --->   "%add_ln64_39 = add i64 %zext_ln64_32, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2883 'add' 'add_ln64_39' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2884 [1/1] (0.00ns)   --->   "%trunc_ln64_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_39, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2884 'partselect' 'trunc_ln64_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_88 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln64_14 = sext i62 %trunc_ln64_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2885 'sext' 'sext_ln64_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_88 : Operation 2886 [1/1] (0.00ns)   --->   "%gmem0_addr_85 = getelementptr i32 %gmem0, i64 %sext_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2886 'getelementptr' 'gmem0_addr_85' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 89 <SV = 88> <Delay = 14.6>
ST_89 : Operation 2887 [3/3] (13.3ns)   --->   "%add2_2 = fadd i32 %add1_2, i32 %mul7_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2887 'fadd' 'add2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2888 [2/3] (13.3ns)   --->   "%add9_2_1 = fadd i32 %add8_2_1, i32 %mul5_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2888 'fadd' 'add9_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2889 [1/2] (10.1ns)   --->   "%mul7_2_1 = fmul i32 %Layer2_Weights_CPU_load_72, i32 %bitcast_ln68_11" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2889 'fmul' 'mul7_2_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2890 [1/3] (13.3ns)   --->   "%add7_2_2 = fadd i32 %mul2_2_2, i32 %mul3_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2890 'fadd' 'add7_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2891 [1/1] (0.00ns)   --->   "%bitcast_ln67_12 = bitcast i32 %gmem0_addr_76_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2891 'bitcast' 'bitcast_ln67_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_89 : Operation 2892 [2/2] (10.1ns)   --->   "%mul6_2_2 = fmul i32 %Layer2_Weights_CPU_load_77, i32 %bitcast_ln67_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2892 'fmul' 'mul6_2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2893 [1/1] (14.6ns)   --->   "%gmem0_addr_78_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_78" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2893 'read' 'gmem0_addr_78_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 2894 [1/7] (14.6ns)   --->   "%gmem0_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_79, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2894 'readreq' 'gmem0_load_79_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 2895 [2/7] (14.6ns)   --->   "%gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2895 'readreq' 'gmem0_load_80_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 2896 [3/7] (14.6ns)   --->   "%gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2896 'readreq' 'gmem0_load_81_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 2897 [4/7] (14.6ns)   --->   "%gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2897 'readreq' 'gmem0_load_82_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 2898 [5/7] (14.6ns)   --->   "%gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2898 'readreq' 'gmem0_load_83_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 2899 [6/7] (14.6ns)   --->   "%gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2899 'readreq' 'gmem0_load_84_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 2900 [7/7] (14.6ns)   --->   "%gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2900 'readreq' 'gmem0_load_85_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 2901 [1/1] (1.41ns)   --->   "%add_ln65_38 = add i9 %zext_ln63_26, i9 342" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2901 'add' 'add_ln65_38' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2902 [1/1] (0.00ns)   --->   "%shl_ln65_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_38, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2902 'bitconcatenate' 'shl_ln65_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_89 : Operation 2903 [1/1] (0.00ns)   --->   "%zext_ln65_14 = zext i11 %shl_ln65_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2903 'zext' 'zext_ln65_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_89 : Operation 2904 [1/1] (1.99ns)   --->   "%add_ln65_39 = add i64 %zext_ln65_14, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2904 'add' 'add_ln65_39' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2905 [1/1] (0.00ns)   --->   "%trunc_ln65_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_39, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2905 'partselect' 'trunc_ln65_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_89 : Operation 2906 [1/1] (0.00ns)   --->   "%sext_ln65_14 = sext i62 %trunc_ln65_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2906 'sext' 'sext_ln65_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_89 : Operation 2907 [1/1] (0.00ns)   --->   "%gmem0_addr_86 = getelementptr i32 %gmem0, i64 %sext_ln65_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2907 'getelementptr' 'gmem0_addr_86' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 90 <SV = 89> <Delay = 14.6>
ST_90 : Operation 2908 [2/3] (13.3ns)   --->   "%add2_2 = fadd i32 %add1_2, i32 %mul7_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2908 'fadd' 'add2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2909 [1/3] (13.3ns)   --->   "%add9_2_1 = fadd i32 %add8_2_1, i32 %mul5_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2909 'fadd' 'add9_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2910 [3/3] (13.3ns)   --->   "%add8_2_2 = fadd i32 %add7_2_2, i32 %mul4_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2910 'fadd' 'add8_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2911 [1/2] (10.1ns)   --->   "%mul6_2_2 = fmul i32 %Layer2_Weights_CPU_load_77, i32 %bitcast_ln67_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2911 'fmul' 'mul6_2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2912 [1/1] (0.00ns)   --->   "%bitcast_ln63_13 = bitcast i32 %gmem0_addr_78_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2912 'bitcast' 'bitcast_ln63_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_90 : Operation 2913 [2/2] (10.1ns)   --->   "%mul2_2_3 = fmul i32 %Layer2_Weights_CPU_load_79, i32 %bitcast_ln63_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2913 'fmul' 'mul2_2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2914 [1/1] (14.6ns)   --->   "%gmem0_addr_79_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_79" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2914 'read' 'gmem0_addr_79_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 2915 [1/7] (14.6ns)   --->   "%gmem0_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_80, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2915 'readreq' 'gmem0_load_80_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 2916 [2/7] (14.6ns)   --->   "%gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2916 'readreq' 'gmem0_load_81_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 2917 [3/7] (14.6ns)   --->   "%gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2917 'readreq' 'gmem0_load_82_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 2918 [4/7] (14.6ns)   --->   "%gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2918 'readreq' 'gmem0_load_83_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 2919 [5/7] (14.6ns)   --->   "%gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2919 'readreq' 'gmem0_load_84_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 2920 [6/7] (14.6ns)   --->   "%gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2920 'readreq' 'gmem0_load_85_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 2921 [7/7] (14.6ns)   --->   "%gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2921 'readreq' 'gmem0_load_86_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 2922 [1/1] (1.44ns)   --->   "%add_ln66_38 = add i10 %zext_ln63_25, i10 511" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2922 'add' 'add_ln66_38' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2923 [1/1] (0.00ns)   --->   "%shl_ln66_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_38, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2923 'bitconcatenate' 'shl_ln66_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_90 : Operation 2924 [1/1] (0.00ns)   --->   "%zext_ln66_14 = zext i12 %shl_ln66_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2924 'zext' 'zext_ln66_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_90 : Operation 2925 [1/1] (1.99ns)   --->   "%add_ln66_39 = add i64 %zext_ln66_14, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2925 'add' 'add_ln66_39' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2926 [1/1] (0.00ns)   --->   "%trunc_ln66_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_39, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2926 'partselect' 'trunc_ln66_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_90 : Operation 2927 [1/1] (0.00ns)   --->   "%sext_ln66_14 = sext i62 %trunc_ln66_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2927 'sext' 'sext_ln66_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_90 : Operation 2928 [1/1] (0.00ns)   --->   "%gmem0_addr_87 = getelementptr i32 %gmem0, i64 %sext_ln66_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2928 'getelementptr' 'gmem0_addr_87' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 91 <SV = 90> <Delay = 14.6>
ST_91 : Operation 2929 [1/3] (13.3ns)   --->   "%add2_2 = fadd i32 %add1_2, i32 %mul7_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2929 'fadd' 'add2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2930 [3/3] (13.3ns)   --->   "%add1_2_1 = fadd i32 %add9_2_1, i32 %mul6_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2930 'fadd' 'add1_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2931 [2/3] (13.3ns)   --->   "%add8_2_2 = fadd i32 %add7_2_2, i32 %mul4_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2931 'fadd' 'add8_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2932 [1/2] (10.1ns)   --->   "%mul2_2_3 = fmul i32 %Layer2_Weights_CPU_load_79, i32 %bitcast_ln63_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2932 'fmul' 'mul2_2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2933 [1/1] (0.00ns)   --->   "%bitcast_ln64_13 = bitcast i32 %gmem0_addr_79_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2933 'bitcast' 'bitcast_ln64_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_91 : Operation 2934 [2/2] (10.1ns)   --->   "%mul3_2_3 = fmul i32 %Layer2_Weights_CPU_load_80, i32 %bitcast_ln64_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2934 'fmul' 'mul3_2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2935 [1/1] (14.6ns)   --->   "%gmem0_addr_80_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_80" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2935 'read' 'gmem0_addr_80_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 2936 [1/7] (14.6ns)   --->   "%gmem0_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_81, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2936 'readreq' 'gmem0_load_81_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 2937 [2/7] (14.6ns)   --->   "%gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2937 'readreq' 'gmem0_load_82_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 2938 [3/7] (14.6ns)   --->   "%gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2938 'readreq' 'gmem0_load_83_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 2939 [4/7] (14.6ns)   --->   "%gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2939 'readreq' 'gmem0_load_84_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 2940 [5/7] (14.6ns)   --->   "%gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2940 'readreq' 'gmem0_load_85_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 2941 [6/7] (14.6ns)   --->   "%gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2941 'readreq' 'gmem0_load_86_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 2942 [7/7] (14.6ns)   --->   "%gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2942 'readreq' 'gmem0_load_87_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 2943 [1/1] (1.44ns)   --->   "%add_ln67_38 = add i10 %zext_ln63_25, i10 680" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2943 'add' 'add_ln67_38' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2944 [1/1] (0.00ns)   --->   "%shl_ln67_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_38, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2944 'bitconcatenate' 'shl_ln67_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_91 : Operation 2945 [1/1] (0.00ns)   --->   "%zext_ln67_14 = zext i12 %shl_ln67_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2945 'zext' 'zext_ln67_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_91 : Operation 2946 [1/1] (1.99ns)   --->   "%add_ln67_39 = add i64 %zext_ln67_14, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2946 'add' 'add_ln67_39' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2947 [1/1] (0.00ns)   --->   "%trunc_ln67_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_39, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2947 'partselect' 'trunc_ln67_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_91 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln67_14 = sext i62 %trunc_ln67_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2948 'sext' 'sext_ln67_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_91 : Operation 2949 [1/1] (0.00ns)   --->   "%gmem0_addr_88 = getelementptr i32 %gmem0, i64 %sext_ln67_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2949 'getelementptr' 'gmem0_addr_88' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 92 <SV = 91> <Delay = 14.6>
ST_92 : Operation 2950 [2/3] (13.3ns)   --->   "%add1_2_1 = fadd i32 %add9_2_1, i32 %mul6_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2950 'fadd' 'add1_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2951 [1/3] (13.3ns)   --->   "%add8_2_2 = fadd i32 %add7_2_2, i32 %mul4_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2951 'fadd' 'add8_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2952 [1/2] (10.1ns)   --->   "%mul3_2_3 = fmul i32 %Layer2_Weights_CPU_load_80, i32 %bitcast_ln64_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2952 'fmul' 'mul3_2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2953 [1/1] (0.00ns)   --->   "%bitcast_ln65_13 = bitcast i32 %gmem0_addr_80_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2953 'bitcast' 'bitcast_ln65_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_92 : Operation 2954 [2/2] (10.1ns)   --->   "%mul4_2_3 = fmul i32 %Layer2_Weights_CPU_load_81, i32 %bitcast_ln65_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2954 'fmul' 'mul4_2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2955 [1/1] (14.6ns)   --->   "%gmem0_addr_81_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_81" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2955 'read' 'gmem0_addr_81_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 2956 [1/7] (14.6ns)   --->   "%gmem0_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_82, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2956 'readreq' 'gmem0_load_82_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 2957 [2/7] (14.6ns)   --->   "%gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2957 'readreq' 'gmem0_load_83_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 2958 [3/7] (14.6ns)   --->   "%gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2958 'readreq' 'gmem0_load_84_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 2959 [4/7] (14.6ns)   --->   "%gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2959 'readreq' 'gmem0_load_85_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 2960 [5/7] (14.6ns)   --->   "%gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2960 'readreq' 'gmem0_load_86_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 2961 [6/7] (14.6ns)   --->   "%gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2961 'readreq' 'gmem0_load_87_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 2962 [7/7] (14.6ns)   --->   "%gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2962 'readreq' 'gmem0_load_88_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 2963 [1/1] (1.41ns)   --->   "%add_ln68_36 = add i9 %zext_ln63_26, i9 337" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2963 'add' 'add_ln68_36' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2964 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_36, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2964 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_92 : Operation 2965 [1/1] (0.00ns)   --->   "%sext_ln68_34 = sext i11 %tmp_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2965 'sext' 'sext_ln68_34' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_92 : Operation 2966 [1/1] (0.00ns)   --->   "%zext_ln68_14 = zext i12 %sext_ln68_34" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2966 'zext' 'zext_ln68_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_92 : Operation 2967 [1/1] (1.99ns)   --->   "%add_ln68_37 = add i64 %zext_ln68_14, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2967 'add' 'add_ln68_37' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2968 [1/1] (0.00ns)   --->   "%trunc_ln68_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_37, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2968 'partselect' 'trunc_ln68_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_92 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln68_14 = sext i62 %trunc_ln68_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2969 'sext' 'sext_ln68_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_92 : Operation 2970 [1/1] (0.00ns)   --->   "%gmem0_addr_89 = getelementptr i32 %gmem0, i64 %sext_ln68_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2970 'getelementptr' 'gmem0_addr_89' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 93 <SV = 92> <Delay = 14.6>
ST_93 : Operation 2971 [1/1] (1.38ns)   --->   "%add_ln63_5 = add i8 %zext_ln64, i8 39" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2971 'add' 'add_ln63_5' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2972 [1/1] (1.38ns)   --->   "%add_ln63_9 = add i8 %zext_ln64, i8 52" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2972 'add' 'add_ln63_9' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2973 [1/1] (1.39ns)   --->   "%add_ln65_12 = add i8 %zext_ln64, i8 134" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2973 'add' 'add_ln65_12' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_19)   --->   "%select_ln54_23 = select i1 %icmp_ln55, i8 39, i8 %add_ln63_5" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2974 'select' 'select_ln54_23' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_25)   --->   "%select_ln54_29 = select i1 %icmp_ln55, i8 52, i8 %add_ln63_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2975 'select' 'select_ln54_29' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_27)   --->   "%select_ln54_31 = select i1 %icmp_ln55, i8 134, i8 %add_ln65_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 2976 'select' 'select_ln54_31' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 2977 [1/1] (1.38ns)   --->   "%add_ln63_17 = add i8 %zext_ln64_6, i8 39" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2977 'add' 'add_ln63_17' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2978 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln55_19 = select i1 %and_ln54, i8 %add_ln63_17, i8 %select_ln54_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 2978 'select' 'select_ln55_19' <Predicate = (!icmp_ln54)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 2979 [1/1] (1.38ns)   --->   "%add_ln63_20 = add i8 %zext_ln64_6, i8 52" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2979 'add' 'add_ln63_20' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2980 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln55_25 = select i1 %and_ln54, i8 %add_ln63_20, i8 %select_ln54_29" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 2980 'select' 'select_ln55_25' <Predicate = (!icmp_ln54)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 2981 [1/1] (1.39ns)   --->   "%add_ln65_25 = add i8 %zext_ln64_6, i8 134" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2981 'add' 'add_ln65_25' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2982 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln55_27 = select i1 %and_ln54, i8 %add_ln65_25, i8 %select_ln54_31" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 2982 'select' 'select_ln55_27' <Predicate = (!icmp_ln54)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 2983 [1/3] (13.3ns)   --->   "%add1_2_1 = fadd i32 %add9_2_1, i32 %mul6_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2983 'fadd' 'add1_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2984 [3/3] (13.3ns)   --->   "%add7_2_3 = fadd i32 %mul2_2_3, i32 %mul3_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2984 'fadd' 'add7_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2985 [1/2] (10.1ns)   --->   "%mul4_2_3 = fmul i32 %Layer2_Weights_CPU_load_81, i32 %bitcast_ln65_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2985 'fmul' 'mul4_2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2986 [1/1] (0.00ns)   --->   "%bitcast_ln66_13 = bitcast i32 %gmem0_addr_81_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2986 'bitcast' 'bitcast_ln66_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_93 : Operation 2987 [2/2] (10.1ns)   --->   "%mul5_2_3 = fmul i32 %Layer2_Weights_CPU_load_82, i32 %bitcast_ln66_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2987 'fmul' 'mul5_2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2988 [1/1] (14.6ns)   --->   "%gmem0_addr_82_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_82" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2988 'read' 'gmem0_addr_82_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 2989 [1/7] (14.6ns)   --->   "%gmem0_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_83, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2989 'readreq' 'gmem0_load_83_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 2990 [2/7] (14.6ns)   --->   "%gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2990 'readreq' 'gmem0_load_84_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 2991 [3/7] (14.6ns)   --->   "%gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 2991 'readreq' 'gmem0_load_85_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 2992 [4/7] (14.6ns)   --->   "%gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 2992 'readreq' 'gmem0_load_86_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 2993 [5/7] (14.6ns)   --->   "%gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 2993 'readreq' 'gmem0_load_87_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 2994 [6/7] (14.6ns)   --->   "%gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 2994 'readreq' 'gmem0_load_88_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 2995 [7/7] (14.6ns)   --->   "%gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 2995 'readreq' 'gmem0_load_89_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 2996 [1/1] (1.39ns)   --->   "%add_ln63_39 = add i8 %zext_ln63, i8 %select_ln55_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2996 'add' 'add_ln63_39' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2997 [1/1] (0.00ns)   --->   "%shl_ln63_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_39, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2997 'bitconcatenate' 'shl_ln63_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_93 : Operation 2998 [1/1] (0.00ns)   --->   "%zext_ln63_34 = zext i10 %shl_ln63_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2998 'zext' 'zext_ln63_34' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_93 : Operation 2999 [1/1] (1.99ns)   --->   "%add_ln63_40 = add i64 %zext_ln63_34, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 2999 'add' 'add_ln63_40' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3000 [1/1] (0.00ns)   --->   "%trunc_ln63_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_40, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3000 'partselect' 'trunc_ln63_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_93 : Operation 3001 [1/1] (0.00ns)   --->   "%sext_ln63_15 = sext i62 %trunc_ln63_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3001 'sext' 'sext_ln63_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_93 : Operation 3002 [1/1] (0.00ns)   --->   "%gmem0_addr_90 = getelementptr i32 %gmem0, i64 %sext_ln63_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3002 'getelementptr' 'gmem0_addr_90' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 94 <SV = 93> <Delay = 14.6>
ST_94 : Operation 3003 [1/1] (1.41ns)   --->   "%add_ln64_7 = add i9 %zext_ln64_2, i9 208" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3003 'add' 'add_ln64_7' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_20)   --->   "%select_ln54_24 = select i1 %icmp_ln55, i9 208, i9 %add_ln64_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 3004 'select' 'select_ln54_24' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 3005 [1/1] (1.41ns)   --->   "%add_ln64_18 = add i9 %zext_ln64_8, i9 208" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3005 'add' 'add_ln64_18' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3006 [1/1] (0.56ns) (out node of the LUT)   --->   "%select_ln55_20 = select i1 %and_ln54, i9 %add_ln64_18, i9 %select_ln54_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 3006 'select' 'select_ln55_20' <Predicate = (!icmp_ln54)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 3007 [1/1] (0.00ns)   --->   "%bitcast_ln68_4 = bitcast i32 %gmem0_addr_29_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3007 'bitcast' 'bitcast_ln68_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_94 : Operation 3008 [2/2] (10.1ns)   --->   "%mul7_0_4 = fmul i32 %Layer2_Weights_CPU_load_30, i32 %bitcast_ln68_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3008 'fmul' 'mul7_0_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3009 [3/3] (13.3ns)   --->   "%add9_2_2 = fadd i32 %add8_2_2, i32 %mul5_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3009 'fadd' 'add9_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3010 [2/3] (13.3ns)   --->   "%add7_2_3 = fadd i32 %mul2_2_3, i32 %mul3_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3010 'fadd' 'add7_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3011 [1/2] (10.1ns)   --->   "%mul5_2_3 = fmul i32 %Layer2_Weights_CPU_load_82, i32 %bitcast_ln66_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3011 'fmul' 'mul5_2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3012 [1/1] (14.6ns)   --->   "%gmem0_addr_83_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_83" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3012 'read' 'gmem0_addr_83_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3013 [1/7] (14.6ns)   --->   "%gmem0_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_84, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3013 'readreq' 'gmem0_load_84_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3014 [2/7] (14.6ns)   --->   "%gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3014 'readreq' 'gmem0_load_85_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3015 [3/7] (14.6ns)   --->   "%gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3015 'readreq' 'gmem0_load_86_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3016 [4/7] (14.6ns)   --->   "%gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3016 'readreq' 'gmem0_load_87_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3017 [5/7] (14.6ns)   --->   "%gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3017 'readreq' 'gmem0_load_88_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3018 [6/7] (14.6ns)   --->   "%gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3018 'readreq' 'gmem0_load_89_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3019 [7/7] (14.6ns)   --->   "%gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3019 'readreq' 'gmem0_load_90_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 3020 [1/1] (1.41ns)   --->   "%add_ln64_40 = add i9 %select_ln55_20, i9 %zext_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3020 'add' 'add_ln64_40' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3021 [1/1] (0.00ns)   --->   "%shl_ln64_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_40, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3021 'bitconcatenate' 'shl_ln64_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_94 : Operation 3022 [1/1] (0.00ns)   --->   "%zext_ln64_33 = zext i11 %shl_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3022 'zext' 'zext_ln64_33' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_94 : Operation 3023 [1/1] (1.99ns)   --->   "%add_ln64_41 = add i64 %zext_ln64_33, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3023 'add' 'add_ln64_41' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3024 [1/1] (0.00ns)   --->   "%trunc_ln64_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_41, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3024 'partselect' 'trunc_ln64_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_94 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln64_15 = sext i62 %trunc_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3025 'sext' 'sext_ln64_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_94 : Operation 3026 [1/1] (0.00ns)   --->   "%gmem0_addr_91 = getelementptr i32 %gmem0, i64 %sext_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3026 'getelementptr' 'gmem0_addr_91' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 95 <SV = 94> <Delay = 14.6>
ST_95 : Operation 3027 [1/1] (1.41ns)   --->   "%add_ln65_9 = add i9 %zext_ln64_2, i9 377" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3027 'add' 'add_ln65_9' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_21)   --->   "%select_ln54_25 = select i1 %icmp_ln55, i9 377, i9 %add_ln65_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 3028 'select' 'select_ln54_25' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 3029 [1/1] (1.41ns)   --->   "%add_ln65_22 = add i9 %zext_ln64_8, i9 377" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3029 'add' 'add_ln65_22' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3030 [1/1] (0.56ns) (out node of the LUT)   --->   "%select_ln55_21 = select i1 %and_ln54, i9 %add_ln65_22, i9 %select_ln54_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 3030 'select' 'select_ln55_21' <Predicate = (!icmp_ln54)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 3031 [1/2] (10.1ns)   --->   "%mul7_0_4 = fmul i32 %Layer2_Weights_CPU_load_30, i32 %bitcast_ln68_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3031 'fmul' 'mul7_0_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3032 [1/1] (0.00ns)   --->   "%bitcast_ln68_8 = bitcast i32 %gmem0_addr_53_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3032 'bitcast' 'bitcast_ln68_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_95 : Operation 3033 [2/2] (10.1ns)   --->   "%mul7_1_3 = fmul i32 %Layer2_Weights_CPU_load_54, i32 %bitcast_ln68_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3033 'fmul' 'mul7_1_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3034 [3/3] (13.3ns)   --->   "%add2_2_1 = fadd i32 %add1_2_1, i32 %mul7_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3034 'fadd' 'add2_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3035 [2/3] (13.3ns)   --->   "%add9_2_2 = fadd i32 %add8_2_2, i32 %mul5_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3035 'fadd' 'add9_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3036 [1/3] (13.3ns)   --->   "%add7_2_3 = fadd i32 %mul2_2_3, i32 %mul3_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3036 'fadd' 'add7_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3037 [1/1] (14.6ns)   --->   "%gmem0_addr_84_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_84" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3037 'read' 'gmem0_addr_84_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3038 [1/7] (14.6ns)   --->   "%gmem0_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_85, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3038 'readreq' 'gmem0_load_85_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3039 [2/7] (14.6ns)   --->   "%gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3039 'readreq' 'gmem0_load_86_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3040 [3/7] (14.6ns)   --->   "%gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3040 'readreq' 'gmem0_load_87_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3041 [4/7] (14.6ns)   --->   "%gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3041 'readreq' 'gmem0_load_88_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3042 [5/7] (14.6ns)   --->   "%gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3042 'readreq' 'gmem0_load_89_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3043 [6/7] (14.6ns)   --->   "%gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3043 'readreq' 'gmem0_load_90_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3044 [7/7] (14.6ns)   --->   "%gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3044 'readreq' 'gmem0_load_91_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 3045 [1/1] (1.41ns)   --->   "%add_ln65_40 = add i9 %select_ln55_21, i9 %zext_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3045 'add' 'add_ln65_40' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3046 [1/1] (0.00ns)   --->   "%shl_ln65_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_40, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3046 'bitconcatenate' 'shl_ln65_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_95 : Operation 3047 [1/1] (0.00ns)   --->   "%zext_ln65_15 = zext i11 %shl_ln65_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3047 'zext' 'zext_ln65_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_95 : Operation 3048 [1/1] (1.99ns)   --->   "%add_ln65_41 = add i64 %zext_ln65_15, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3048 'add' 'add_ln65_41' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3049 [1/1] (0.00ns)   --->   "%trunc_ln65_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_41, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3049 'partselect' 'trunc_ln65_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_95 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln65_15 = sext i62 %trunc_ln65_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3050 'sext' 'sext_ln65_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_95 : Operation 3051 [1/1] (0.00ns)   --->   "%gmem0_addr_92 = getelementptr i32 %gmem0, i64 %sext_ln65_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3051 'getelementptr' 'gmem0_addr_92' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 96 <SV = 95> <Delay = 14.6>
ST_96 : Operation 3052 [1/1] (1.44ns)   --->   "%add_ln66_7 = add i10 %zext_ln64_1, i10 546" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3052 'add' 'add_ln66_7' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_22)   --->   "%select_ln54_26 = select i1 %icmp_ln55, i10 546, i10 %add_ln66_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 3053 'select' 'select_ln54_26' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 3054 [1/1] (1.44ns)   --->   "%add_ln66_20 = add i10 %zext_ln64_7, i10 546" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3054 'add' 'add_ln66_20' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3055 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln55_22 = select i1 %and_ln54, i10 %add_ln66_20, i10 %select_ln54_26" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 3055 'select' 'select_ln55_22' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 3056 [1/2] (10.1ns)   --->   "%mul7_1_3 = fmul i32 %Layer2_Weights_CPU_load_54, i32 %bitcast_ln68_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3056 'fmul' 'mul7_1_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3057 [2/3] (13.3ns)   --->   "%add2_2_1 = fadd i32 %add1_2_1, i32 %mul7_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3057 'fadd' 'add2_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3058 [1/3] (13.3ns)   --->   "%add9_2_2 = fadd i32 %add8_2_2, i32 %mul5_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3058 'fadd' 'add9_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3059 [3/3] (13.3ns)   --->   "%add8_2_3 = fadd i32 %add7_2_3, i32 %mul4_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3059 'fadd' 'add8_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3060 [1/1] (0.00ns)   --->   "%bitcast_ln63_14 = bitcast i32 %gmem0_addr_84_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3060 'bitcast' 'bitcast_ln63_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_96 : Operation 3061 [2/2] (10.1ns)   --->   "%mul2_2_4 = fmul i32 %Layer2_Weights_CPU_load_85, i32 %bitcast_ln63_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3061 'fmul' 'mul2_2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3062 [1/1] (14.6ns)   --->   "%gmem0_addr_85_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_85" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3062 'read' 'gmem0_addr_85_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3063 [1/7] (14.6ns)   --->   "%gmem0_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_86, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3063 'readreq' 'gmem0_load_86_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3064 [2/7] (14.6ns)   --->   "%gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3064 'readreq' 'gmem0_load_87_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3065 [3/7] (14.6ns)   --->   "%gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3065 'readreq' 'gmem0_load_88_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3066 [4/7] (14.6ns)   --->   "%gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3066 'readreq' 'gmem0_load_89_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3067 [5/7] (14.6ns)   --->   "%gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3067 'readreq' 'gmem0_load_90_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3068 [6/7] (14.6ns)   --->   "%gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3068 'readreq' 'gmem0_load_91_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3069 [7/7] (14.6ns)   --->   "%gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3069 'readreq' 'gmem0_load_92_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 3070 [1/1] (1.44ns)   --->   "%add_ln66_40 = add i10 %select_ln55_22, i10 %zext_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3070 'add' 'add_ln66_40' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3071 [1/1] (0.00ns)   --->   "%shl_ln66_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_40, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3071 'bitconcatenate' 'shl_ln66_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_96 : Operation 3072 [1/1] (0.00ns)   --->   "%zext_ln66_15 = zext i12 %shl_ln66_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3072 'zext' 'zext_ln66_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_96 : Operation 3073 [1/1] (1.99ns)   --->   "%add_ln66_41 = add i64 %zext_ln66_15, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3073 'add' 'add_ln66_41' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3074 [1/1] (0.00ns)   --->   "%trunc_ln66_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_41, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3074 'partselect' 'trunc_ln66_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_96 : Operation 3075 [1/1] (0.00ns)   --->   "%sext_ln66_15 = sext i62 %trunc_ln66_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3075 'sext' 'sext_ln66_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_96 : Operation 3076 [1/1] (0.00ns)   --->   "%gmem0_addr_93 = getelementptr i32 %gmem0, i64 %sext_ln66_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3076 'getelementptr' 'gmem0_addr_93' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 97 <SV = 96> <Delay = 14.6>
ST_97 : Operation 3077 [1/1] (1.46ns)   --->   "%add_ln54 = add i11 %indvar_flatten325, i11 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 3077 'add' 'add_ln54' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3078 [1/1] (1.44ns)   --->   "%add_ln67_7 = add i10 %zext_ln64_1, i10 715" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3078 'add' 'add_ln67_7' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3079 [1/1] (1.41ns)   --->   "%add_ln68_7 = add i9 %zext_ln64_2, i9 372" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3079 'add' 'add_ln68_7' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3080 [1/1] (1.41ns)   --->   "%add_ln64_8 = add i9 %zext_ln64_2, i9 221" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3080 'add' 'add_ln64_8' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3081 [1/1] (1.44ns)   --->   "%add_ln66_10 = add i10 %zext_ln64_1, i10 559" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3081 'add' 'add_ln66_10' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3082 [1/1] (1.44ns)   --->   "%add_ln67_10 = add i10 %zext_ln64_1, i10 728" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3082 'add' 'add_ln67_10' <Predicate = (!icmp_ln55 & !and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3083 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3083 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_23)   --->   "%select_ln54_27 = select i1 %icmp_ln55, i10 715, i10 %add_ln67_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 3084 'select' 'select_ln54_27' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_24)   --->   "%select_ln54_28 = select i1 %icmp_ln55, i9 372, i9 %add_ln68_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 3085 'select' 'select_ln54_28' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3086 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_26)   --->   "%select_ln54_30 = select i1 %icmp_ln55, i9 221, i9 %add_ln64_8" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 3086 'select' 'select_ln54_30' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_28)   --->   "%select_ln54_32 = select i1 %icmp_ln55, i10 559, i10 %add_ln66_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 3087 'select' 'select_ln54_32' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_29)   --->   "%select_ln54_33 = select i1 %icmp_ln55, i10 728, i10 %add_ln67_10" [../CoDesign/CoDesignSoft/src/funcLayers.h:54]   --->   Operation 3088 'select' 'select_ln54_33' <Predicate = (!icmp_ln54 & !and_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3089 [1/1] (1.44ns)   --->   "%add_ln67_20 = add i10 %zext_ln64_7, i10 715" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3089 'add' 'add_ln67_20' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3090 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln55_23 = select i1 %and_ln54, i10 %add_ln67_20, i10 %select_ln54_27" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 3090 'select' 'select_ln55_23' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3091 [1/1] (1.41ns)   --->   "%add_ln68_17 = add i9 %zext_ln64_8, i9 372" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3091 'add' 'add_ln68_17' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3092 [1/1] (0.56ns) (out node of the LUT)   --->   "%select_ln55_24 = select i1 %and_ln54, i9 %add_ln68_17, i9 %select_ln54_28" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 3092 'select' 'select_ln55_24' <Predicate = (!icmp_ln54)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3093 [1/1] (1.41ns)   --->   "%add_ln64_21 = add i9 %zext_ln64_8, i9 221" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3093 'add' 'add_ln64_21' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3094 [1/1] (0.56ns) (out node of the LUT)   --->   "%select_ln55_26 = select i1 %and_ln54, i9 %add_ln64_21, i9 %select_ln54_30" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 3094 'select' 'select_ln55_26' <Predicate = (!icmp_ln54)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3095 [1/1] (1.44ns)   --->   "%add_ln66_23 = add i10 %zext_ln64_7, i10 559" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3095 'add' 'add_ln66_23' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3096 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln55_28 = select i1 %and_ln54, i10 %add_ln66_23, i10 %select_ln54_32" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 3096 'select' 'select_ln55_28' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3097 [1/1] (1.44ns)   --->   "%add_ln67_23 = add i10 %zext_ln64_7, i10 728" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3097 'add' 'add_ln67_23' <Predicate = (!icmp_ln54 & and_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3098 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln55_29 = select i1 %and_ln54, i10 %add_ln67_23, i10 %select_ln54_33" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 3098 'select' 'select_ln55_29' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3099 [1/3] (13.3ns)   --->   "%add2_2_1 = fadd i32 %add1_2_1, i32 %mul7_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3099 'fadd' 'add2_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3100 [3/3] (13.3ns)   --->   "%add1_2_2 = fadd i32 %add9_2_2, i32 %mul6_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3100 'fadd' 'add1_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3101 [2/3] (13.3ns)   --->   "%add8_2_3 = fadd i32 %add7_2_3, i32 %mul4_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3101 'fadd' 'add8_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3102 [1/2] (10.1ns)   --->   "%mul2_2_4 = fmul i32 %Layer2_Weights_CPU_load_85, i32 %bitcast_ln63_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3102 'fmul' 'mul2_2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3103 [1/1] (0.00ns)   --->   "%bitcast_ln64_14 = bitcast i32 %gmem0_addr_85_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3103 'bitcast' 'bitcast_ln64_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_97 : Operation 3104 [2/2] (10.1ns)   --->   "%mul3_2_4 = fmul i32 %Layer2_Weights_CPU_load_86, i32 %bitcast_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3104 'fmul' 'mul3_2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3105 [1/1] (14.6ns)   --->   "%gmem0_addr_86_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_86" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3105 'read' 'gmem0_addr_86_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3106 [1/7] (14.6ns)   --->   "%gmem0_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_87, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3106 'readreq' 'gmem0_load_87_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3107 [2/7] (14.6ns)   --->   "%gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3107 'readreq' 'gmem0_load_88_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3108 [3/7] (14.6ns)   --->   "%gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3108 'readreq' 'gmem0_load_89_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3109 [4/7] (14.6ns)   --->   "%gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3109 'readreq' 'gmem0_load_90_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3110 [5/7] (14.6ns)   --->   "%gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3110 'readreq' 'gmem0_load_91_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3111 [6/7] (14.6ns)   --->   "%gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3111 'readreq' 'gmem0_load_92_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3112 [7/7] (14.6ns)   --->   "%gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3112 'readreq' 'gmem0_load_93_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 3113 [1/1] (1.44ns)   --->   "%add_ln67_40 = add i10 %select_ln55_23, i10 %zext_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3113 'add' 'add_ln67_40' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3114 [1/1] (0.00ns)   --->   "%shl_ln67_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_40, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3114 'bitconcatenate' 'shl_ln67_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_97 : Operation 3115 [1/1] (0.00ns)   --->   "%zext_ln67_15 = zext i12 %shl_ln67_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3115 'zext' 'zext_ln67_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_97 : Operation 3116 [1/1] (1.99ns)   --->   "%add_ln67_41 = add i64 %zext_ln67_15, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3116 'add' 'add_ln67_41' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3117 [1/1] (0.00ns)   --->   "%trunc_ln67_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_41, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3117 'partselect' 'trunc_ln67_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_97 : Operation 3118 [1/1] (0.00ns)   --->   "%sext_ln67_15 = sext i62 %trunc_ln67_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3118 'sext' 'sext_ln67_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_97 : Operation 3119 [1/1] (0.00ns)   --->   "%gmem0_addr_94 = getelementptr i32 %gmem0, i64 %sext_ln67_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3119 'getelementptr' 'gmem0_addr_94' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 98 <SV = 97> <Delay = 14.6>
ST_98 : Operation 3120 [3/3] (13.3ns)   --->   "%add2_0_4 = fadd i32 %add1_0_4, i32 %mul7_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3120 'fadd' 'add2_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3121 [2/3] (13.3ns)   --->   "%add1_2_2 = fadd i32 %add9_2_2, i32 %mul6_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3121 'fadd' 'add1_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3122 [1/3] (13.3ns)   --->   "%add8_2_3 = fadd i32 %add7_2_3, i32 %mul4_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3122 'fadd' 'add8_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3123 [1/2] (10.1ns)   --->   "%mul3_2_4 = fmul i32 %Layer2_Weights_CPU_load_86, i32 %bitcast_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3123 'fmul' 'mul3_2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3124 [1/1] (0.00ns)   --->   "%bitcast_ln65_14 = bitcast i32 %gmem0_addr_86_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3124 'bitcast' 'bitcast_ln65_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_98 : Operation 3125 [2/2] (10.1ns)   --->   "%mul4_2_4 = fmul i32 %Layer2_Weights_CPU_load_87, i32 %bitcast_ln65_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3125 'fmul' 'mul4_2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3126 [1/1] (14.6ns)   --->   "%gmem0_addr_87_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_87" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3126 'read' 'gmem0_addr_87_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3127 [1/7] (14.6ns)   --->   "%gmem0_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_88, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3127 'readreq' 'gmem0_load_88_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3128 [2/7] (14.6ns)   --->   "%gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3128 'readreq' 'gmem0_load_89_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3129 [3/7] (14.6ns)   --->   "%gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3129 'readreq' 'gmem0_load_90_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3130 [4/7] (14.6ns)   --->   "%gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3130 'readreq' 'gmem0_load_91_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3131 [5/7] (14.6ns)   --->   "%gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3131 'readreq' 'gmem0_load_92_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3132 [6/7] (14.6ns)   --->   "%gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3132 'readreq' 'gmem0_load_93_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3133 [7/7] (14.6ns)   --->   "%gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3133 'readreq' 'gmem0_load_94_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 3134 [1/1] (1.41ns)   --->   "%add_ln68_38 = add i9 %select_ln55_24, i9 %zext_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3134 'add' 'add_ln68_38' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3135 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_38, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3135 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_98 : Operation 3136 [1/1] (0.00ns)   --->   "%sext_ln68_35 = sext i11 %tmp_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3136 'sext' 'sext_ln68_35' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_98 : Operation 3137 [1/1] (0.00ns)   --->   "%zext_ln68_15 = zext i12 %sext_ln68_35" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3137 'zext' 'zext_ln68_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_98 : Operation 3138 [1/1] (1.99ns)   --->   "%add_ln68_39 = add i64 %zext_ln68_15, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3138 'add' 'add_ln68_39' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3139 [1/1] (0.00ns)   --->   "%trunc_ln68_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_39, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3139 'partselect' 'trunc_ln68_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_98 : Operation 3140 [1/1] (0.00ns)   --->   "%sext_ln68_15 = sext i62 %trunc_ln68_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3140 'sext' 'sext_ln68_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_98 : Operation 3141 [1/1] (0.00ns)   --->   "%gmem0_addr_95 = getelementptr i32 %gmem0, i64 %sext_ln68_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3141 'getelementptr' 'gmem0_addr_95' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_98 : Operation 3142 [1/1] (1.41ns)   --->   "%add_ln64_42 = add i9 %select_ln55_20, i9 %zext_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3142 'add' 'add_ln64_42' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3143 [1/1] (1.41ns)   --->   "%add_ln65_42 = add i9 %select_ln55_21, i9 %zext_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3143 'add' 'add_ln65_42' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3144 [1/1] (1.41ns)   --->   "%add_ln68_40 = add i9 %select_ln55_24, i9 %zext_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3144 'add' 'add_ln68_40' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3145 [1/1] (1.41ns)   --->   "%add_ln64_50 = add i9 %select_ln55_26, i9 %zext_ln63_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3145 'add' 'add_ln64_50' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3146 [1/1] (1.41ns)   --->   "%add_ln64_52 = add i9 %select_ln55_26, i9 %zext_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3146 'add' 'add_ln64_52' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 14.6>
ST_99 : Operation 3147 [2/3] (13.3ns)   --->   "%add2_0_4 = fadd i32 %add1_0_4, i32 %mul7_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3147 'fadd' 'add2_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3148 [1/1] (0.00ns)   --->   "%bitcast_ln67_9 = bitcast i32 %gmem0_addr_58_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3148 'bitcast' 'bitcast_ln67_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_99 : Operation 3149 [2/2] (10.1ns)   --->   "%mul6_1_4 = fmul i32 %Layer2_Weights_CPU_load_59, i32 %bitcast_ln67_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3149 'fmul' 'mul6_1_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3150 [1/3] (13.3ns)   --->   "%add1_2_2 = fadd i32 %add9_2_2, i32 %mul6_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3150 'fadd' 'add1_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3151 [3/3] (13.3ns)   --->   "%add7_2_4 = fadd i32 %mul2_2_4, i32 %mul3_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3151 'fadd' 'add7_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3152 [1/2] (10.1ns)   --->   "%mul4_2_4 = fmul i32 %Layer2_Weights_CPU_load_87, i32 %bitcast_ln65_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3152 'fmul' 'mul4_2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3153 [1/1] (14.6ns)   --->   "%gmem0_addr_88_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_88" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3153 'read' 'gmem0_addr_88_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3154 [1/7] (14.6ns)   --->   "%gmem0_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_89, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3154 'readreq' 'gmem0_load_89_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3155 [2/7] (14.6ns)   --->   "%gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3155 'readreq' 'gmem0_load_90_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3156 [3/7] (14.6ns)   --->   "%gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3156 'readreq' 'gmem0_load_91_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3157 [4/7] (14.6ns)   --->   "%gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3157 'readreq' 'gmem0_load_92_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3158 [5/7] (14.6ns)   --->   "%gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3158 'readreq' 'gmem0_load_93_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3159 [6/7] (14.6ns)   --->   "%gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3159 'readreq' 'gmem0_load_94_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3160 [7/7] (14.6ns)   --->   "%gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3160 'readreq' 'gmem0_load_95_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 3161 [1/1] (1.39ns)   --->   "%add_ln63_41 = add i8 %zext_ln63_7, i8 %select_ln55_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3161 'add' 'add_ln63_41' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3162 [1/1] (0.00ns)   --->   "%shl_ln63_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_41, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3162 'bitconcatenate' 'shl_ln63_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_99 : Operation 3163 [1/1] (0.00ns)   --->   "%zext_ln63_35 = zext i10 %shl_ln63_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3163 'zext' 'zext_ln63_35' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_99 : Operation 3164 [1/1] (1.99ns)   --->   "%add_ln63_42 = add i64 %zext_ln63_35, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3164 'add' 'add_ln63_42' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3165 [1/1] (0.00ns)   --->   "%trunc_ln63_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_42, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3165 'partselect' 'trunc_ln63_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_99 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln63_16 = sext i62 %trunc_ln63_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3166 'sext' 'sext_ln63_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_99 : Operation 3167 [1/1] (0.00ns)   --->   "%gmem0_addr_96 = getelementptr i32 %gmem0, i64 %sext_ln63_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3167 'getelementptr' 'gmem0_addr_96' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 100 <SV = 99> <Delay = 14.6>
ST_100 : Operation 3168 [1/3] (13.3ns)   --->   "%add2_0_4 = fadd i32 %add1_0_4, i32 %mul7_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3168 'fadd' 'add2_0_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3169 [1/2] (10.1ns)   --->   "%mul6_1_4 = fmul i32 %Layer2_Weights_CPU_load_59, i32 %bitcast_ln67_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3169 'fmul' 'mul6_1_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3170 [1/1] (0.00ns)   --->   "%bitcast_ln68_12 = bitcast i32 %gmem0_addr_77_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3170 'bitcast' 'bitcast_ln68_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_100 : Operation 3171 [2/2] (10.1ns)   --->   "%mul7_2_2 = fmul i32 %Layer2_Weights_CPU_load_78, i32 %bitcast_ln68_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3171 'fmul' 'mul7_2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3172 [3/3] (13.3ns)   --->   "%add9_2_3 = fadd i32 %add8_2_3, i32 %mul5_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3172 'fadd' 'add9_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3173 [2/3] (13.3ns)   --->   "%add7_2_4 = fadd i32 %mul2_2_4, i32 %mul3_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3173 'fadd' 'add7_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3174 [1/1] (14.6ns)   --->   "%gmem0_addr_89_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_89" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3174 'read' 'gmem0_addr_89_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3175 [1/7] (14.6ns)   --->   "%gmem0_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_90, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3175 'readreq' 'gmem0_load_90_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3176 [2/7] (14.6ns)   --->   "%gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3176 'readreq' 'gmem0_load_91_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3177 [3/7] (14.6ns)   --->   "%gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3177 'readreq' 'gmem0_load_92_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3178 [4/7] (14.6ns)   --->   "%gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3178 'readreq' 'gmem0_load_93_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3179 [5/7] (14.6ns)   --->   "%gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3179 'readreq' 'gmem0_load_94_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3180 [6/7] (14.6ns)   --->   "%gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3180 'readreq' 'gmem0_load_95_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3181 [7/7] (14.6ns)   --->   "%gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3181 'readreq' 'gmem0_load_96_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 3182 [1/1] (0.00ns)   --->   "%shl_ln64_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_42, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3182 'bitconcatenate' 'shl_ln64_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_100 : Operation 3183 [1/1] (0.00ns)   --->   "%zext_ln64_34 = zext i11 %shl_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3183 'zext' 'zext_ln64_34' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_100 : Operation 3184 [1/1] (1.99ns)   --->   "%add_ln64_43 = add i64 %zext_ln64_34, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3184 'add' 'add_ln64_43' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3185 [1/1] (0.00ns)   --->   "%trunc_ln64_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_43, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3185 'partselect' 'trunc_ln64_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_100 : Operation 3186 [1/1] (0.00ns)   --->   "%sext_ln64_16 = sext i62 %trunc_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3186 'sext' 'sext_ln64_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_100 : Operation 3187 [1/1] (0.00ns)   --->   "%gmem0_addr_97 = getelementptr i32 %gmem0, i64 %sext_ln64_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3187 'getelementptr' 'gmem0_addr_97' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 101 <SV = 100> <Delay = 14.6>
ST_101 : Operation 3188 [3/3] (13.3ns)   --->   "%add2_1_3 = fadd i32 %add1_1_3, i32 %mul7_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3188 'fadd' 'add2_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3189 [1/2] (10.1ns)   --->   "%mul7_2_2 = fmul i32 %Layer2_Weights_CPU_load_78, i32 %bitcast_ln68_12" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3189 'fmul' 'mul7_2_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3190 [2/3] (13.3ns)   --->   "%add9_2_3 = fadd i32 %add8_2_3, i32 %mul5_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3190 'fadd' 'add9_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3191 [1/1] (0.00ns)   --->   "%bitcast_ln67_13 = bitcast i32 %gmem0_addr_82_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3191 'bitcast' 'bitcast_ln67_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_101 : Operation 3192 [2/2] (10.1ns)   --->   "%mul6_2_3 = fmul i32 %Layer2_Weights_CPU_load_83, i32 %bitcast_ln67_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3192 'fmul' 'mul6_2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3193 [1/3] (13.3ns)   --->   "%add7_2_4 = fadd i32 %mul2_2_4, i32 %mul3_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3193 'fadd' 'add7_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3194 [1/1] (14.6ns)   --->   "%gmem0_addr_90_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_90" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3194 'read' 'gmem0_addr_90_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3195 [1/7] (14.6ns)   --->   "%gmem0_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_91, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3195 'readreq' 'gmem0_load_91_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3196 [2/7] (14.6ns)   --->   "%gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3196 'readreq' 'gmem0_load_92_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3197 [3/7] (14.6ns)   --->   "%gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3197 'readreq' 'gmem0_load_93_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3198 [4/7] (14.6ns)   --->   "%gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3198 'readreq' 'gmem0_load_94_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3199 [5/7] (14.6ns)   --->   "%gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3199 'readreq' 'gmem0_load_95_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3200 [6/7] (14.6ns)   --->   "%gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3200 'readreq' 'gmem0_load_96_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3201 [7/7] (14.6ns)   --->   "%gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3201 'readreq' 'gmem0_load_97_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 3202 [1/1] (0.00ns)   --->   "%shl_ln65_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_42, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3202 'bitconcatenate' 'shl_ln65_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_101 : Operation 3203 [1/1] (0.00ns)   --->   "%zext_ln65_16 = zext i11 %shl_ln65_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3203 'zext' 'zext_ln65_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_101 : Operation 3204 [1/1] (1.99ns)   --->   "%add_ln65_43 = add i64 %zext_ln65_16, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3204 'add' 'add_ln65_43' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3205 [1/1] (0.00ns)   --->   "%trunc_ln65_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_43, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3205 'partselect' 'trunc_ln65_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_101 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln65_16 = sext i62 %trunc_ln65_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3206 'sext' 'sext_ln65_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_101 : Operation 3207 [1/1] (0.00ns)   --->   "%gmem0_addr_98 = getelementptr i32 %gmem0, i64 %sext_ln65_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3207 'getelementptr' 'gmem0_addr_98' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 102 <SV = 101> <Delay = 14.6>
ST_102 : Operation 3208 [2/3] (13.3ns)   --->   "%add2_1_3 = fadd i32 %add1_1_3, i32 %mul7_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3208 'fadd' 'add2_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3209 [1/3] (13.3ns)   --->   "%add9_2_3 = fadd i32 %add8_2_3, i32 %mul5_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3209 'fadd' 'add9_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3210 [1/2] (10.1ns)   --->   "%mul6_2_3 = fmul i32 %Layer2_Weights_CPU_load_83, i32 %bitcast_ln67_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3210 'fmul' 'mul6_2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3211 [3/3] (13.3ns)   --->   "%add8_2_4 = fadd i32 %add7_2_4, i32 %mul4_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3211 'fadd' 'add8_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3212 [1/1] (0.00ns)   --->   "%bitcast_ln63_15 = bitcast i32 %gmem0_addr_90_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3212 'bitcast' 'bitcast_ln63_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_102 : Operation 3213 [2/2] (10.1ns)   --->   "%mul2_3 = fmul i32 %Layer2_Weights_CPU_load_91, i32 %bitcast_ln63_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3213 'fmul' 'mul2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3214 [1/1] (14.6ns)   --->   "%gmem0_addr_91_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_91" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3214 'read' 'gmem0_addr_91_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3215 [1/7] (14.6ns)   --->   "%gmem0_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_92, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3215 'readreq' 'gmem0_load_92_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3216 [2/7] (14.6ns)   --->   "%gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3216 'readreq' 'gmem0_load_93_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3217 [3/7] (14.6ns)   --->   "%gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3217 'readreq' 'gmem0_load_94_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3218 [4/7] (14.6ns)   --->   "%gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3218 'readreq' 'gmem0_load_95_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3219 [5/7] (14.6ns)   --->   "%gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3219 'readreq' 'gmem0_load_96_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3220 [6/7] (14.6ns)   --->   "%gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3220 'readreq' 'gmem0_load_97_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3221 [7/7] (14.6ns)   --->   "%gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3221 'readreq' 'gmem0_load_98_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 3222 [1/1] (1.44ns)   --->   "%add_ln66_42 = add i10 %select_ln55_22, i10 %zext_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3222 'add' 'add_ln66_42' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3223 [1/1] (0.00ns)   --->   "%shl_ln66_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_42, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3223 'bitconcatenate' 'shl_ln66_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_102 : Operation 3224 [1/1] (0.00ns)   --->   "%zext_ln66_16 = zext i12 %shl_ln66_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3224 'zext' 'zext_ln66_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_102 : Operation 3225 [1/1] (1.99ns)   --->   "%add_ln66_43 = add i64 %zext_ln66_16, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3225 'add' 'add_ln66_43' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3226 [1/1] (0.00ns)   --->   "%trunc_ln66_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_43, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3226 'partselect' 'trunc_ln66_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_102 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln66_16 = sext i62 %trunc_ln66_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3227 'sext' 'sext_ln66_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_102 : Operation 3228 [1/1] (0.00ns)   --->   "%gmem0_addr_99 = getelementptr i32 %gmem0, i64 %sext_ln66_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3228 'getelementptr' 'gmem0_addr_99' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 103 <SV = 102> <Delay = 14.6>
ST_103 : Operation 3229 [1/3] (13.3ns)   --->   "%add2_1_3 = fadd i32 %add1_1_3, i32 %mul7_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3229 'fadd' 'add2_1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3230 [3/3] (13.3ns)   --->   "%add1_1_4 = fadd i32 %add9_1_4, i32 %mul6_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3230 'fadd' 'add1_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3231 [2/3] (13.3ns)   --->   "%add8_2_4 = fadd i32 %add7_2_4, i32 %mul4_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3231 'fadd' 'add8_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3232 [1/2] (10.1ns)   --->   "%mul2_3 = fmul i32 %Layer2_Weights_CPU_load_91, i32 %bitcast_ln63_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3232 'fmul' 'mul2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3233 [1/1] (0.00ns)   --->   "%bitcast_ln64_15 = bitcast i32 %gmem0_addr_91_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3233 'bitcast' 'bitcast_ln64_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_103 : Operation 3234 [2/2] (10.1ns)   --->   "%mul3_3 = fmul i32 %Layer2_Weights_CPU_load_92, i32 %bitcast_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3234 'fmul' 'mul3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3235 [1/1] (14.6ns)   --->   "%gmem0_addr_92_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_92" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3235 'read' 'gmem0_addr_92_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3236 [1/7] (14.6ns)   --->   "%gmem0_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_93, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3236 'readreq' 'gmem0_load_93_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3237 [2/7] (14.6ns)   --->   "%gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3237 'readreq' 'gmem0_load_94_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3238 [3/7] (14.6ns)   --->   "%gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3238 'readreq' 'gmem0_load_95_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3239 [4/7] (14.6ns)   --->   "%gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3239 'readreq' 'gmem0_load_96_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3240 [5/7] (14.6ns)   --->   "%gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3240 'readreq' 'gmem0_load_97_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3241 [6/7] (14.6ns)   --->   "%gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3241 'readreq' 'gmem0_load_98_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3242 [7/7] (14.6ns)   --->   "%gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3242 'readreq' 'gmem0_load_99_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 3243 [1/1] (1.44ns)   --->   "%add_ln67_42 = add i10 %select_ln55_23, i10 %zext_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3243 'add' 'add_ln67_42' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3244 [1/1] (0.00ns)   --->   "%shl_ln67_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_42, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3244 'bitconcatenate' 'shl_ln67_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_103 : Operation 3245 [1/1] (0.00ns)   --->   "%zext_ln67_16 = zext i12 %shl_ln67_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3245 'zext' 'zext_ln67_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_103 : Operation 3246 [1/1] (1.99ns)   --->   "%add_ln67_43 = add i64 %zext_ln67_16, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3246 'add' 'add_ln67_43' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3247 [1/1] (0.00ns)   --->   "%trunc_ln67_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_43, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3247 'partselect' 'trunc_ln67_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_103 : Operation 3248 [1/1] (0.00ns)   --->   "%sext_ln67_16 = sext i62 %trunc_ln67_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3248 'sext' 'sext_ln67_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_103 : Operation 3249 [1/1] (0.00ns)   --->   "%gmem0_addr_100 = getelementptr i32 %gmem0, i64 %sext_ln67_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3249 'getelementptr' 'gmem0_addr_100' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 104 <SV = 103> <Delay = 14.6>
ST_104 : Operation 3250 [2/3] (13.3ns)   --->   "%add1_1_4 = fadd i32 %add9_1_4, i32 %mul6_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3250 'fadd' 'add1_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3251 [1/3] (13.3ns)   --->   "%add8_2_4 = fadd i32 %add7_2_4, i32 %mul4_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3251 'fadd' 'add8_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3252 [3/3] (13.3ns)   --->   "%add_2 = fadd i32 %add2_2, i32 %add2_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3252 'fadd' 'add_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3253 [1/2] (10.1ns)   --->   "%mul3_3 = fmul i32 %Layer2_Weights_CPU_load_92, i32 %bitcast_ln64_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3253 'fmul' 'mul3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3254 [1/1] (0.00ns)   --->   "%bitcast_ln65_15 = bitcast i32 %gmem0_addr_92_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3254 'bitcast' 'bitcast_ln65_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_104 : Operation 3255 [2/2] (10.1ns)   --->   "%mul4_3 = fmul i32 %Layer2_Weights_CPU_load_93, i32 %bitcast_ln65_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3255 'fmul' 'mul4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3256 [1/1] (14.6ns)   --->   "%gmem0_addr_93_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_93" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3256 'read' 'gmem0_addr_93_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3257 [1/7] (14.6ns)   --->   "%gmem0_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_94, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3257 'readreq' 'gmem0_load_94_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3258 [2/7] (14.6ns)   --->   "%gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3258 'readreq' 'gmem0_load_95_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3259 [3/7] (14.6ns)   --->   "%gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3259 'readreq' 'gmem0_load_96_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3260 [4/7] (14.6ns)   --->   "%gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3260 'readreq' 'gmem0_load_97_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3261 [5/7] (14.6ns)   --->   "%gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3261 'readreq' 'gmem0_load_98_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3262 [6/7] (14.6ns)   --->   "%gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3262 'readreq' 'gmem0_load_99_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3263 [7/7] (14.6ns)   --->   "%gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3263 'readreq' 'gmem0_load_100_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 3264 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_40, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3264 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_104 : Operation 3265 [1/1] (0.00ns)   --->   "%sext_ln68_36 = sext i11 %tmp_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3265 'sext' 'sext_ln68_36' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_104 : Operation 3266 [1/1] (0.00ns)   --->   "%zext_ln68_16 = zext i12 %sext_ln68_36" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3266 'zext' 'zext_ln68_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_104 : Operation 3267 [1/1] (1.99ns)   --->   "%add_ln68_41 = add i64 %zext_ln68_16, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3267 'add' 'add_ln68_41' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3268 [1/1] (0.00ns)   --->   "%trunc_ln68_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_41, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3268 'partselect' 'trunc_ln68_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_104 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln68_16 = sext i62 %trunc_ln68_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3269 'sext' 'sext_ln68_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_104 : Operation 3270 [1/1] (0.00ns)   --->   "%gmem0_addr_101 = getelementptr i32 %gmem0, i64 %sext_ln68_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3270 'getelementptr' 'gmem0_addr_101' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 105 <SV = 104> <Delay = 14.6>
ST_105 : Operation 3271 [1/3] (13.3ns)   --->   "%add1_1_4 = fadd i32 %add9_1_4, i32 %mul6_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3271 'fadd' 'add1_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3272 [2/3] (13.3ns)   --->   "%add_2 = fadd i32 %add2_2, i32 %add2_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3272 'fadd' 'add_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3273 [3/3] (13.3ns)   --->   "%add7_3 = fadd i32 %mul2_3, i32 %mul3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3273 'fadd' 'add7_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3274 [1/2] (10.1ns)   --->   "%mul4_3 = fmul i32 %Layer2_Weights_CPU_load_93, i32 %bitcast_ln65_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3274 'fmul' 'mul4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3275 [1/1] (0.00ns)   --->   "%bitcast_ln66_15 = bitcast i32 %gmem0_addr_93_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3275 'bitcast' 'bitcast_ln66_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_105 : Operation 3276 [2/2] (10.1ns)   --->   "%mul5_3 = fmul i32 %Layer2_Weights_CPU_load_94, i32 %bitcast_ln66_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3276 'fmul' 'mul5_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3277 [1/1] (14.6ns)   --->   "%gmem0_addr_94_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_94" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3277 'read' 'gmem0_addr_94_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3278 [1/7] (14.6ns)   --->   "%gmem0_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_95, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3278 'readreq' 'gmem0_load_95_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3279 [2/7] (14.6ns)   --->   "%gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3279 'readreq' 'gmem0_load_96_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3280 [3/7] (14.6ns)   --->   "%gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3280 'readreq' 'gmem0_load_97_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3281 [4/7] (14.6ns)   --->   "%gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3281 'readreq' 'gmem0_load_98_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3282 [5/7] (14.6ns)   --->   "%gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3282 'readreq' 'gmem0_load_99_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3283 [6/7] (14.6ns)   --->   "%gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3283 'readreq' 'gmem0_load_100_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3284 [7/7] (14.6ns)   --->   "%gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3284 'readreq' 'gmem0_load_101_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3285 [1/1] (1.39ns)   --->   "%add_ln63_43 = add i8 %zext_ln63_10, i8 %select_ln55_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3285 'add' 'add_ln63_43' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3286 [1/1] (0.00ns)   --->   "%shl_ln63_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_43, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3286 'bitconcatenate' 'shl_ln63_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_105 : Operation 3287 [1/1] (0.00ns)   --->   "%zext_ln63_36 = zext i10 %shl_ln63_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3287 'zext' 'zext_ln63_36' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_105 : Operation 3288 [1/1] (1.99ns)   --->   "%add_ln63_44 = add i64 %zext_ln63_36, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3288 'add' 'add_ln63_44' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3289 [1/1] (0.00ns)   --->   "%trunc_ln63_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_44, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3289 'partselect' 'trunc_ln63_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_105 : Operation 3290 [1/1] (0.00ns)   --->   "%sext_ln63_17 = sext i62 %trunc_ln63_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3290 'sext' 'sext_ln63_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_105 : Operation 3291 [1/1] (0.00ns)   --->   "%gmem0_addr_102 = getelementptr i32 %gmem0, i64 %sext_ln63_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3291 'getelementptr' 'gmem0_addr_102' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 106 <SV = 105> <Delay = 14.6>
ST_106 : Operation 3292 [3/3] (13.3ns)   --->   "%add2_2_2 = fadd i32 %add1_2_2, i32 %mul7_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3292 'fadd' 'add2_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3293 [1/3] (13.3ns)   --->   "%add_2 = fadd i32 %add2_2, i32 %add2_2_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3293 'fadd' 'add_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3294 [1/1] (0.00ns)   --->   "%zext_ln63_33 = zext i8 %add_ln63_39" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3294 'zext' 'zext_ln63_33' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_106 : Operation 3295 [2/3] (13.3ns)   --->   "%add7_3 = fadd i32 %mul2_3, i32 %mul3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3295 'fadd' 'add7_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3296 [1/2] (10.1ns)   --->   "%mul5_3 = fmul i32 %Layer2_Weights_CPU_load_94, i32 %bitcast_ln66_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3296 'fmul' 'mul5_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3297 [1/1] (0.00ns)   --->   "%bitcast_ln67_15 = bitcast i32 %gmem0_addr_94_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3297 'bitcast' 'bitcast_ln67_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_106 : Operation 3298 [2/2] (10.1ns)   --->   "%mul6_3 = fmul i32 %Layer2_Weights_CPU_load_95, i32 %bitcast_ln67_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3298 'fmul' 'mul6_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3299 [1/1] (14.6ns)   --->   "%gmem0_addr_95_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_95" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3299 'read' 'gmem0_addr_95_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3300 [1/7] (14.6ns)   --->   "%gmem0_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_96, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3300 'readreq' 'gmem0_load_96_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3301 [2/7] (14.6ns)   --->   "%gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3301 'readreq' 'gmem0_load_97_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3302 [3/7] (14.6ns)   --->   "%gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3302 'readreq' 'gmem0_load_98_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3303 [4/7] (14.6ns)   --->   "%gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3303 'readreq' 'gmem0_load_99_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3304 [5/7] (14.6ns)   --->   "%gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3304 'readreq' 'gmem0_load_100_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3305 [6/7] (14.6ns)   --->   "%gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3305 'readreq' 'gmem0_load_101_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3306 [7/7] (14.6ns)   --->   "%gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3306 'readreq' 'gmem0_load_102_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 3307 [1/1] (1.41ns)   --->   "%add_ln64_44 = add i9 %zext_ln63_33, i9 171" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3307 'add' 'add_ln64_44' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3308 [1/1] (0.00ns)   --->   "%shl_ln64_16 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_44, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3308 'bitconcatenate' 'shl_ln64_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_106 : Operation 3309 [1/1] (0.00ns)   --->   "%zext_ln64_35 = zext i11 %shl_ln64_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3309 'zext' 'zext_ln64_35' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_106 : Operation 3310 [1/1] (1.99ns)   --->   "%add_ln64_45 = add i64 %zext_ln64_35, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3310 'add' 'add_ln64_45' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 3311 [1/1] (0.00ns)   --->   "%trunc_ln64_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_45, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3311 'partselect' 'trunc_ln64_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_106 : Operation 3312 [1/1] (0.00ns)   --->   "%sext_ln64_17 = sext i62 %trunc_ln64_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3312 'sext' 'sext_ln64_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_106 : Operation 3313 [1/1] (0.00ns)   --->   "%gmem0_addr_103 = getelementptr i32 %gmem0, i64 %sext_ln64_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3313 'getelementptr' 'gmem0_addr_103' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 107 <SV = 106> <Delay = 14.6>
ST_107 : Operation 3314 [2/3] (13.3ns)   --->   "%add2_2_2 = fadd i32 %add1_2_2, i32 %mul7_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3314 'fadd' 'add2_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3315 [3/3] (13.3ns)   --->   "%add1_2_3 = fadd i32 %add9_2_3, i32 %mul6_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3315 'fadd' 'add1_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3316 [1/1] (0.00ns)   --->   "%bitcast_ln66_14 = bitcast i32 %gmem0_addr_87_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3316 'bitcast' 'bitcast_ln66_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_107 : Operation 3317 [2/2] (10.1ns)   --->   "%mul5_2_4 = fmul i32 %Layer2_Weights_CPU_load_88, i32 %bitcast_ln66_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3317 'fmul' 'mul5_2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3318 [1/3] (13.3ns)   --->   "%add7_3 = fadd i32 %mul2_3, i32 %mul3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3318 'fadd' 'add7_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3319 [1/2] (10.1ns)   --->   "%mul6_3 = fmul i32 %Layer2_Weights_CPU_load_95, i32 %bitcast_ln67_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3319 'fmul' 'mul6_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3320 [1/1] (14.6ns)   --->   "%gmem0_addr_96_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_96" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3320 'read' 'gmem0_addr_96_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3321 [1/7] (14.6ns)   --->   "%gmem0_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_97, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3321 'readreq' 'gmem0_load_97_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3322 [2/7] (14.6ns)   --->   "%gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3322 'readreq' 'gmem0_load_98_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3323 [3/7] (14.6ns)   --->   "%gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3323 'readreq' 'gmem0_load_99_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3324 [4/7] (14.6ns)   --->   "%gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3324 'readreq' 'gmem0_load_100_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3325 [5/7] (14.6ns)   --->   "%gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3325 'readreq' 'gmem0_load_101_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3326 [6/7] (14.6ns)   --->   "%gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3326 'readreq' 'gmem0_load_102_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3327 [7/7] (14.6ns)   --->   "%gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3327 'readreq' 'gmem0_load_103_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 3328 [1/1] (1.41ns)   --->   "%add_ln65_44 = add i9 %zext_ln63_33, i9 340" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3328 'add' 'add_ln65_44' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3329 [1/1] (0.00ns)   --->   "%shl_ln65_16 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_44, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3329 'bitconcatenate' 'shl_ln65_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_107 : Operation 3330 [1/1] (0.00ns)   --->   "%zext_ln65_17 = zext i11 %shl_ln65_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3330 'zext' 'zext_ln65_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_107 : Operation 3331 [1/1] (1.99ns)   --->   "%add_ln65_45 = add i64 %zext_ln65_17, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3331 'add' 'add_ln65_45' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3332 [1/1] (0.00ns)   --->   "%trunc_ln65_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_45, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3332 'partselect' 'trunc_ln65_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_107 : Operation 3333 [1/1] (0.00ns)   --->   "%sext_ln65_17 = sext i62 %trunc_ln65_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3333 'sext' 'sext_ln65_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_107 : Operation 3334 [1/1] (0.00ns)   --->   "%gmem0_addr_104 = getelementptr i32 %gmem0, i64 %sext_ln65_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3334 'getelementptr' 'gmem0_addr_104' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 108 <SV = 107> <Delay = 14.6>
ST_108 : Operation 3335 [1/3] (13.3ns)   --->   "%add2_2_2 = fadd i32 %add1_2_2, i32 %mul7_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3335 'fadd' 'add2_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3336 [2/3] (13.3ns)   --->   "%add1_2_3 = fadd i32 %add9_2_3, i32 %mul6_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3336 'fadd' 'add1_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3337 [1/2] (10.1ns)   --->   "%mul5_2_4 = fmul i32 %Layer2_Weights_CPU_load_88, i32 %bitcast_ln66_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3337 'fmul' 'mul5_2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3338 [1/1] (0.00ns)   --->   "%zext_ln63_32 = zext i8 %add_ln63_39" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3338 'zext' 'zext_ln63_32' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 3339 [3/3] (13.3ns)   --->   "%add8_3 = fadd i32 %add7_3, i32 %mul4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3339 'fadd' 'add8_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3340 [1/1] (0.00ns)   --->   "%bitcast_ln63_16 = bitcast i32 %gmem0_addr_96_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3340 'bitcast' 'bitcast_ln63_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 3341 [2/2] (10.1ns)   --->   "%mul2_3_1 = fmul i32 %Layer2_Weights_CPU_load_97, i32 %bitcast_ln63_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3341 'fmul' 'mul2_3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3342 [1/1] (14.6ns)   --->   "%gmem0_addr_97_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_97" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3342 'read' 'gmem0_addr_97_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3343 [1/7] (14.6ns)   --->   "%gmem0_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_98, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3343 'readreq' 'gmem0_load_98_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3344 [2/7] (14.6ns)   --->   "%gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3344 'readreq' 'gmem0_load_99_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3345 [3/7] (14.6ns)   --->   "%gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3345 'readreq' 'gmem0_load_100_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3346 [4/7] (14.6ns)   --->   "%gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3346 'readreq' 'gmem0_load_101_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3347 [5/7] (14.6ns)   --->   "%gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3347 'readreq' 'gmem0_load_102_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3348 [6/7] (14.6ns)   --->   "%gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3348 'readreq' 'gmem0_load_103_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3349 [7/7] (14.6ns)   --->   "%gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3349 'readreq' 'gmem0_load_104_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 3350 [1/1] (1.44ns)   --->   "%add_ln66_44 = add i10 %zext_ln63_32, i10 509" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3350 'add' 'add_ln66_44' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3351 [1/1] (0.00ns)   --->   "%shl_ln66_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_44, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3351 'bitconcatenate' 'shl_ln66_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 3352 [1/1] (0.00ns)   --->   "%zext_ln66_17 = zext i12 %shl_ln66_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3352 'zext' 'zext_ln66_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 3353 [1/1] (1.99ns)   --->   "%add_ln66_45 = add i64 %zext_ln66_17, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3353 'add' 'add_ln66_45' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 3354 [1/1] (0.00ns)   --->   "%trunc_ln66_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_45, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3354 'partselect' 'trunc_ln66_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 3355 [1/1] (0.00ns)   --->   "%sext_ln66_17 = sext i62 %trunc_ln66_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3355 'sext' 'sext_ln66_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_108 : Operation 3356 [1/1] (0.00ns)   --->   "%gmem0_addr_105 = getelementptr i32 %gmem0, i64 %sext_ln66_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3356 'getelementptr' 'gmem0_addr_105' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 109 <SV = 108> <Delay = 14.6>
ST_109 : Operation 3357 [1/3] (13.3ns)   --->   "%add1_2_3 = fadd i32 %add9_2_3, i32 %mul6_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3357 'fadd' 'add1_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3358 [3/3] (13.3ns)   --->   "%add9_2_4 = fadd i32 %add8_2_4, i32 %mul5_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3358 'fadd' 'add9_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3359 [2/3] (13.3ns)   --->   "%add8_3 = fadd i32 %add7_3, i32 %mul4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3359 'fadd' 'add8_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3360 [1/2] (10.1ns)   --->   "%mul2_3_1 = fmul i32 %Layer2_Weights_CPU_load_97, i32 %bitcast_ln63_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3360 'fmul' 'mul2_3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3361 [1/1] (0.00ns)   --->   "%bitcast_ln64_16 = bitcast i32 %gmem0_addr_97_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3361 'bitcast' 'bitcast_ln64_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 3362 [2/2] (10.1ns)   --->   "%mul3_3_1 = fmul i32 %Layer2_Weights_CPU_load_98, i32 %bitcast_ln64_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3362 'fmul' 'mul3_3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3363 [1/1] (14.6ns)   --->   "%gmem0_addr_98_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_98" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3363 'read' 'gmem0_addr_98_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3364 [1/7] (14.6ns)   --->   "%gmem0_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_99, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3364 'readreq' 'gmem0_load_99_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3365 [2/7] (14.6ns)   --->   "%gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3365 'readreq' 'gmem0_load_100_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3366 [3/7] (14.6ns)   --->   "%gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3366 'readreq' 'gmem0_load_101_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3367 [4/7] (14.6ns)   --->   "%gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3367 'readreq' 'gmem0_load_102_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3368 [5/7] (14.6ns)   --->   "%gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3368 'readreq' 'gmem0_load_103_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3369 [6/7] (14.6ns)   --->   "%gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3369 'readreq' 'gmem0_load_104_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3370 [7/7] (14.6ns)   --->   "%gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3370 'readreq' 'gmem0_load_105_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 3371 [1/1] (1.44ns)   --->   "%add_ln67_44 = add i10 %zext_ln63_32, i10 678" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3371 'add' 'add_ln67_44' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3372 [1/1] (0.00ns)   --->   "%shl_ln67_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_44, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3372 'bitconcatenate' 'shl_ln67_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 3373 [1/1] (0.00ns)   --->   "%zext_ln67_17 = zext i12 %shl_ln67_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3373 'zext' 'zext_ln67_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 3374 [1/1] (1.99ns)   --->   "%add_ln67_45 = add i64 %zext_ln67_17, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3374 'add' 'add_ln67_45' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 3375 [1/1] (0.00ns)   --->   "%trunc_ln67_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_45, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3375 'partselect' 'trunc_ln67_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln67_17 = sext i62 %trunc_ln67_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3376 'sext' 'sext_ln67_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_109 : Operation 3377 [1/1] (0.00ns)   --->   "%gmem0_addr_106 = getelementptr i32 %gmem0, i64 %sext_ln67_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3377 'getelementptr' 'gmem0_addr_106' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 110 <SV = 109> <Delay = 14.6>
ST_110 : Operation 3378 [3/3] (13.3ns)   --->   "%add5 = fadd i32 %add4, i32 %add2_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3378 'fadd' 'add5' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3379 [2/3] (13.3ns)   --->   "%add9_2_4 = fadd i32 %add8_2_4, i32 %mul5_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3379 'fadd' 'add9_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3380 [1/3] (13.3ns)   --->   "%add8_3 = fadd i32 %add7_3, i32 %mul4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3380 'fadd' 'add8_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3381 [1/2] (10.1ns)   --->   "%mul3_3_1 = fmul i32 %Layer2_Weights_CPU_load_98, i32 %bitcast_ln64_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3381 'fmul' 'mul3_3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3382 [1/1] (0.00ns)   --->   "%bitcast_ln65_16 = bitcast i32 %gmem0_addr_98_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3382 'bitcast' 'bitcast_ln65_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 3383 [2/2] (10.1ns)   --->   "%mul4_3_1 = fmul i32 %Layer2_Weights_CPU_load_99, i32 %bitcast_ln65_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3383 'fmul' 'mul4_3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3384 [1/1] (14.6ns)   --->   "%gmem0_addr_99_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_99" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3384 'read' 'gmem0_addr_99_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3385 [1/7] (14.6ns)   --->   "%gmem0_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_100, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3385 'readreq' 'gmem0_load_100_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3386 [2/7] (14.6ns)   --->   "%gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3386 'readreq' 'gmem0_load_101_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3387 [3/7] (14.6ns)   --->   "%gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3387 'readreq' 'gmem0_load_102_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3388 [4/7] (14.6ns)   --->   "%gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3388 'readreq' 'gmem0_load_103_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3389 [5/7] (14.6ns)   --->   "%gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3389 'readreq' 'gmem0_load_104_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3390 [6/7] (14.6ns)   --->   "%gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3390 'readreq' 'gmem0_load_105_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3391 [7/7] (14.6ns)   --->   "%gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3391 'readreq' 'gmem0_load_106_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 3392 [1/1] (1.41ns)   --->   "%add_ln68_42 = add i9 %zext_ln63_33, i9 335" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3392 'add' 'add_ln68_42' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3393 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_42, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3393 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln68_37 = sext i11 %tmp_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3394 'sext' 'sext_ln68_37' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 3395 [1/1] (0.00ns)   --->   "%zext_ln68_17 = zext i12 %sext_ln68_37" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3395 'zext' 'zext_ln68_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 3396 [1/1] (1.99ns)   --->   "%add_ln68_43 = add i64 %zext_ln68_17, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3396 'add' 'add_ln68_43' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 3397 [1/1] (0.00ns)   --->   "%trunc_ln68_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_43, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3397 'partselect' 'trunc_ln68_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 3398 [1/1] (0.00ns)   --->   "%sext_ln68_17 = sext i62 %trunc_ln68_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3398 'sext' 'sext_ln68_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_110 : Operation 3399 [1/1] (0.00ns)   --->   "%gmem0_addr_107 = getelementptr i32 %gmem0, i64 %sext_ln68_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3399 'getelementptr' 'gmem0_addr_107' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 111 <SV = 110> <Delay = 14.6>
ST_111 : Operation 3400 [2/3] (13.3ns)   --->   "%add5 = fadd i32 %add4, i32 %add2_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3400 'fadd' 'add5' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3401 [1/3] (13.3ns)   --->   "%add9_2_4 = fadd i32 %add8_2_4, i32 %mul5_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3401 'fadd' 'add9_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3402 [3/3] (13.3ns)   --->   "%add7_3_1 = fadd i32 %mul2_3_1, i32 %mul3_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3402 'fadd' 'add7_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3403 [1/2] (10.1ns)   --->   "%mul4_3_1 = fmul i32 %Layer2_Weights_CPU_load_99, i32 %bitcast_ln65_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3403 'fmul' 'mul4_3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3404 [1/1] (0.00ns)   --->   "%bitcast_ln66_16 = bitcast i32 %gmem0_addr_99_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3404 'bitcast' 'bitcast_ln66_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 3405 [2/2] (10.1ns)   --->   "%mul5_3_1 = fmul i32 %Layer2_Weights_CPU_load_100, i32 %bitcast_ln66_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3405 'fmul' 'mul5_3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3406 [1/1] (14.6ns)   --->   "%gmem0_addr_100_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_100" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3406 'read' 'gmem0_addr_100_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3407 [1/7] (14.6ns)   --->   "%gmem0_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_101, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3407 'readreq' 'gmem0_load_101_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3408 [2/7] (14.6ns)   --->   "%gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3408 'readreq' 'gmem0_load_102_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3409 [3/7] (14.6ns)   --->   "%gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3409 'readreq' 'gmem0_load_103_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3410 [4/7] (14.6ns)   --->   "%gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3410 'readreq' 'gmem0_load_104_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3411 [5/7] (14.6ns)   --->   "%gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3411 'readreq' 'gmem0_load_105_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3412 [6/7] (14.6ns)   --->   "%gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3412 'readreq' 'gmem0_load_106_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3413 [7/7] (14.6ns)   --->   "%gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3413 'readreq' 'gmem0_load_107_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 3414 [1/1] (1.39ns)   --->   "%add_ln63_45 = add i8 %zext_ln63_13, i8 %select_ln55_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3414 'add' 'add_ln63_45' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3415 [1/1] (0.00ns)   --->   "%shl_ln63_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_45, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3415 'bitconcatenate' 'shl_ln63_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 3416 [1/1] (0.00ns)   --->   "%zext_ln63_37 = zext i10 %shl_ln63_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3416 'zext' 'zext_ln63_37' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 3417 [1/1] (1.99ns)   --->   "%add_ln63_46 = add i64 %zext_ln63_37, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3417 'add' 'add_ln63_46' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 3418 [1/1] (0.00ns)   --->   "%trunc_ln63_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_46, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3418 'partselect' 'trunc_ln63_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln63_18 = sext i62 %trunc_ln63_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3419 'sext' 'sext_ln63_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 3420 [1/1] (0.00ns)   --->   "%gmem0_addr_108 = getelementptr i32 %gmem0, i64 %sext_ln63_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3420 'getelementptr' 'gmem0_addr_108' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_111 : Operation 3421 [1/1] (1.39ns)   --->   "%add_ln63_55 = add i8 %zext_ln63_13, i8 %select_ln55_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3421 'add' 'add_ln63_55' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 14.6>
ST_112 : Operation 3422 [1/3] (13.3ns)   --->   "%add5 = fadd i32 %add4, i32 %add2_0_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3422 'fadd' 'add5' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3423 [3/3] (13.3ns)   --->   "%add9_3 = fadd i32 %add8_3, i32 %mul5_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3423 'fadd' 'add9_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3424 [2/3] (13.3ns)   --->   "%add7_3_1 = fadd i32 %mul2_3_1, i32 %mul3_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3424 'fadd' 'add7_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3425 [1/2] (10.1ns)   --->   "%mul5_3_1 = fmul i32 %Layer2_Weights_CPU_load_100, i32 %bitcast_ln66_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3425 'fmul' 'mul5_3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3426 [1/1] (0.00ns)   --->   "%bitcast_ln67_16 = bitcast i32 %gmem0_addr_100_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3426 'bitcast' 'bitcast_ln67_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_112 : Operation 3427 [2/2] (10.1ns)   --->   "%mul6_3_1 = fmul i32 %Layer2_Weights_CPU_load_101, i32 %bitcast_ln67_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3427 'fmul' 'mul6_3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3428 [1/1] (14.6ns)   --->   "%gmem0_addr_101_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_101" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3428 'read' 'gmem0_addr_101_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3429 [1/7] (14.6ns)   --->   "%gmem0_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_102, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3429 'readreq' 'gmem0_load_102_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3430 [2/7] (14.6ns)   --->   "%gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3430 'readreq' 'gmem0_load_103_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3431 [3/7] (14.6ns)   --->   "%gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3431 'readreq' 'gmem0_load_104_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3432 [4/7] (14.6ns)   --->   "%gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3432 'readreq' 'gmem0_load_105_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3433 [5/7] (14.6ns)   --->   "%gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3433 'readreq' 'gmem0_load_106_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3434 [6/7] (14.6ns)   --->   "%gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3434 'readreq' 'gmem0_load_107_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3435 [7/7] (14.6ns)   --->   "%gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3435 'readreq' 'gmem0_load_108_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 3436 [1/1] (1.41ns)   --->   "%add_ln64_46 = add i9 %zext_ln63_33, i9 172" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3436 'add' 'add_ln64_46' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3437 [1/1] (0.00ns)   --->   "%shl_ln64_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_46, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3437 'bitconcatenate' 'shl_ln64_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_112 : Operation 3438 [1/1] (0.00ns)   --->   "%zext_ln64_36 = zext i11 %shl_ln64_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3438 'zext' 'zext_ln64_36' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_112 : Operation 3439 [1/1] (1.99ns)   --->   "%add_ln64_47 = add i64 %zext_ln64_36, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3439 'add' 'add_ln64_47' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 3440 [1/1] (0.00ns)   --->   "%trunc_ln64_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_47, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3440 'partselect' 'trunc_ln64_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_112 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln64_18 = sext i62 %trunc_ln64_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3441 'sext' 'sext_ln64_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_112 : Operation 3442 [1/1] (0.00ns)   --->   "%gmem0_addr_109 = getelementptr i32 %gmem0, i64 %sext_ln64_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3442 'getelementptr' 'gmem0_addr_109' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 113 <SV = 112> <Delay = 14.6>
ST_113 : Operation 3443 [3/3] (13.3ns)   --->   "%add4_1 = fadd i32 %add3_1, i32 %add2_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3443 'fadd' 'add4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3444 [2/3] (13.3ns)   --->   "%add9_3 = fadd i32 %add8_3, i32 %mul5_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3444 'fadd' 'add9_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3445 [1/1] (0.00ns)   --->   "%bitcast_ln68_15 = bitcast i32 %gmem0_addr_95_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3445 'bitcast' 'bitcast_ln68_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_113 : Operation 3446 [2/2] (10.1ns)   --->   "%mul7_3 = fmul i32 %Layer2_Weights_CPU_load_96, i32 %bitcast_ln68_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3446 'fmul' 'mul7_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3447 [1/3] (13.3ns)   --->   "%add7_3_1 = fadd i32 %mul2_3_1, i32 %mul3_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3447 'fadd' 'add7_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3448 [1/2] (10.1ns)   --->   "%mul6_3_1 = fmul i32 %Layer2_Weights_CPU_load_101, i32 %bitcast_ln67_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3448 'fmul' 'mul6_3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3449 [1/1] (14.6ns)   --->   "%gmem0_addr_102_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_102" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3449 'read' 'gmem0_addr_102_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3450 [1/7] (14.6ns)   --->   "%gmem0_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_103, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3450 'readreq' 'gmem0_load_103_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3451 [2/7] (14.6ns)   --->   "%gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3451 'readreq' 'gmem0_load_104_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3452 [3/7] (14.6ns)   --->   "%gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3452 'readreq' 'gmem0_load_105_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3453 [4/7] (14.6ns)   --->   "%gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3453 'readreq' 'gmem0_load_106_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3454 [5/7] (14.6ns)   --->   "%gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3454 'readreq' 'gmem0_load_107_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3455 [6/7] (14.6ns)   --->   "%gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3455 'readreq' 'gmem0_load_108_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3456 [7/7] (14.6ns)   --->   "%gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3456 'readreq' 'gmem0_load_109_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 3457 [1/1] (1.41ns)   --->   "%add_ln65_46 = add i9 %zext_ln63_33, i9 341" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3457 'add' 'add_ln65_46' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3458 [1/1] (0.00ns)   --->   "%shl_ln65_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_46, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3458 'bitconcatenate' 'shl_ln65_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_113 : Operation 3459 [1/1] (0.00ns)   --->   "%zext_ln65_18 = zext i11 %shl_ln65_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3459 'zext' 'zext_ln65_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_113 : Operation 3460 [1/1] (1.99ns)   --->   "%add_ln65_47 = add i64 %zext_ln65_18, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3460 'add' 'add_ln65_47' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 3461 [1/1] (0.00ns)   --->   "%trunc_ln65_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_47, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3461 'partselect' 'trunc_ln65_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_113 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln65_18 = sext i62 %trunc_ln65_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3462 'sext' 'sext_ln65_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_113 : Operation 3463 [1/1] (0.00ns)   --->   "%gmem0_addr_110 = getelementptr i32 %gmem0, i64 %sext_ln65_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3463 'getelementptr' 'gmem0_addr_110' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 114 <SV = 113> <Delay = 14.6>
ST_114 : Operation 3464 [2/3] (13.3ns)   --->   "%add4_1 = fadd i32 %add3_1, i32 %add2_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3464 'fadd' 'add4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3465 [1/3] (13.3ns)   --->   "%add9_3 = fadd i32 %add8_3, i32 %mul5_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3465 'fadd' 'add9_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3466 [1/2] (10.1ns)   --->   "%mul7_3 = fmul i32 %Layer2_Weights_CPU_load_96, i32 %bitcast_ln68_15" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3466 'fmul' 'mul7_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3467 [3/3] (13.3ns)   --->   "%add8_3_1 = fadd i32 %add7_3_1, i32 %mul4_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3467 'fadd' 'add8_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3468 [1/1] (0.00ns)   --->   "%bitcast_ln63_17 = bitcast i32 %gmem0_addr_102_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3468 'bitcast' 'bitcast_ln63_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_114 : Operation 3469 [2/2] (10.1ns)   --->   "%mul2_3_2 = fmul i32 %Layer2_Weights_CPU_load_103, i32 %bitcast_ln63_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3469 'fmul' 'mul2_3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3470 [1/1] (14.6ns)   --->   "%gmem0_addr_103_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_103" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3470 'read' 'gmem0_addr_103_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3471 [1/7] (14.6ns)   --->   "%gmem0_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_104, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3471 'readreq' 'gmem0_load_104_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3472 [2/7] (14.6ns)   --->   "%gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3472 'readreq' 'gmem0_load_105_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3473 [3/7] (14.6ns)   --->   "%gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3473 'readreq' 'gmem0_load_106_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3474 [4/7] (14.6ns)   --->   "%gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3474 'readreq' 'gmem0_load_107_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3475 [5/7] (14.6ns)   --->   "%gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3475 'readreq' 'gmem0_load_108_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3476 [6/7] (14.6ns)   --->   "%gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3476 'readreq' 'gmem0_load_109_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3477 [7/7] (14.6ns)   --->   "%gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3477 'readreq' 'gmem0_load_110_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 3478 [1/1] (1.44ns)   --->   "%add_ln66_46 = add i10 %zext_ln63_32, i10 510" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3478 'add' 'add_ln66_46' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3479 [1/1] (0.00ns)   --->   "%shl_ln66_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_46, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3479 'bitconcatenate' 'shl_ln66_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_114 : Operation 3480 [1/1] (0.00ns)   --->   "%zext_ln66_18 = zext i12 %shl_ln66_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3480 'zext' 'zext_ln66_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_114 : Operation 3481 [1/1] (1.99ns)   --->   "%add_ln66_47 = add i64 %zext_ln66_18, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3481 'add' 'add_ln66_47' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3482 [1/1] (0.00ns)   --->   "%trunc_ln66_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_47, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3482 'partselect' 'trunc_ln66_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_114 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln66_18 = sext i62 %trunc_ln66_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3483 'sext' 'sext_ln66_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_114 : Operation 3484 [1/1] (0.00ns)   --->   "%gmem0_addr_111 = getelementptr i32 %gmem0, i64 %sext_ln66_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3484 'getelementptr' 'gmem0_addr_111' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 115 <SV = 114> <Delay = 14.6>
ST_115 : Operation 3485 [1/3] (13.3ns)   --->   "%add4_1 = fadd i32 %add3_1, i32 %add2_1_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3485 'fadd' 'add4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3486 [3/3] (13.3ns)   --->   "%add1_3 = fadd i32 %add9_3, i32 %mul6_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3486 'fadd' 'add1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3487 [2/3] (13.3ns)   --->   "%add8_3_1 = fadd i32 %add7_3_1, i32 %mul4_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3487 'fadd' 'add8_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3488 [1/2] (10.1ns)   --->   "%mul2_3_2 = fmul i32 %Layer2_Weights_CPU_load_103, i32 %bitcast_ln63_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3488 'fmul' 'mul2_3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3489 [1/1] (0.00ns)   --->   "%bitcast_ln64_17 = bitcast i32 %gmem0_addr_103_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3489 'bitcast' 'bitcast_ln64_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_115 : Operation 3490 [2/2] (10.1ns)   --->   "%mul3_3_2 = fmul i32 %Layer2_Weights_CPU_load_104, i32 %bitcast_ln64_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3490 'fmul' 'mul3_3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3491 [1/1] (14.6ns)   --->   "%gmem0_addr_104_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_104" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3491 'read' 'gmem0_addr_104_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3492 [1/7] (14.6ns)   --->   "%gmem0_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_105, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3492 'readreq' 'gmem0_load_105_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3493 [2/7] (14.6ns)   --->   "%gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3493 'readreq' 'gmem0_load_106_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3494 [3/7] (14.6ns)   --->   "%gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3494 'readreq' 'gmem0_load_107_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3495 [4/7] (14.6ns)   --->   "%gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3495 'readreq' 'gmem0_load_108_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3496 [5/7] (14.6ns)   --->   "%gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3496 'readreq' 'gmem0_load_109_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3497 [6/7] (14.6ns)   --->   "%gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3497 'readreq' 'gmem0_load_110_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3498 [7/7] (14.6ns)   --->   "%gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3498 'readreq' 'gmem0_load_111_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 3499 [1/1] (1.44ns)   --->   "%add_ln67_46 = add i10 %zext_ln63_32, i10 679" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3499 'add' 'add_ln67_46' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3500 [1/1] (0.00ns)   --->   "%shl_ln67_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_46, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3500 'bitconcatenate' 'shl_ln67_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_115 : Operation 3501 [1/1] (0.00ns)   --->   "%zext_ln67_18 = zext i12 %shl_ln67_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3501 'zext' 'zext_ln67_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_115 : Operation 3502 [1/1] (1.99ns)   --->   "%add_ln67_47 = add i64 %zext_ln67_18, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3502 'add' 'add_ln67_47' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3503 [1/1] (0.00ns)   --->   "%trunc_ln67_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_47, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3503 'partselect' 'trunc_ln67_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_115 : Operation 3504 [1/1] (0.00ns)   --->   "%sext_ln67_18 = sext i62 %trunc_ln67_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3504 'sext' 'sext_ln67_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_115 : Operation 3505 [1/1] (0.00ns)   --->   "%gmem0_addr_112 = getelementptr i32 %gmem0, i64 %sext_ln67_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3505 'getelementptr' 'gmem0_addr_112' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 116 <SV = 115> <Delay = 14.6>
ST_116 : Operation 3506 [3/3] (13.3ns)   --->   "%add3_2 = fadd i32 %add_2, i32 %add2_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3506 'fadd' 'add3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3507 [2/3] (13.3ns)   --->   "%add1_3 = fadd i32 %add9_3, i32 %mul6_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3507 'fadd' 'add1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3508 [1/3] (13.3ns)   --->   "%add8_3_1 = fadd i32 %add7_3_1, i32 %mul4_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3508 'fadd' 'add8_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3509 [1/2] (10.1ns)   --->   "%mul3_3_2 = fmul i32 %Layer2_Weights_CPU_load_104, i32 %bitcast_ln64_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3509 'fmul' 'mul3_3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3510 [1/1] (0.00ns)   --->   "%bitcast_ln65_17 = bitcast i32 %gmem0_addr_104_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3510 'bitcast' 'bitcast_ln65_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_116 : Operation 3511 [2/2] (10.1ns)   --->   "%mul4_3_2 = fmul i32 %Layer2_Weights_CPU_load_105, i32 %bitcast_ln65_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3511 'fmul' 'mul4_3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3512 [1/1] (14.6ns)   --->   "%gmem0_addr_105_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_105" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3512 'read' 'gmem0_addr_105_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3513 [1/7] (14.6ns)   --->   "%gmem0_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_106, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3513 'readreq' 'gmem0_load_106_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3514 [2/7] (14.6ns)   --->   "%gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3514 'readreq' 'gmem0_load_107_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3515 [3/7] (14.6ns)   --->   "%gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3515 'readreq' 'gmem0_load_108_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3516 [4/7] (14.6ns)   --->   "%gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3516 'readreq' 'gmem0_load_109_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3517 [5/7] (14.6ns)   --->   "%gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3517 'readreq' 'gmem0_load_110_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3518 [6/7] (14.6ns)   --->   "%gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3518 'readreq' 'gmem0_load_111_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3519 [7/7] (14.6ns)   --->   "%gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3519 'readreq' 'gmem0_load_112_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 3520 [1/1] (1.41ns)   --->   "%add_ln68_44 = add i9 %zext_ln63_33, i9 336" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3520 'add' 'add_ln68_44' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3521 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_44, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3521 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_116 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln68_38 = sext i11 %tmp_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3522 'sext' 'sext_ln68_38' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_116 : Operation 3523 [1/1] (0.00ns)   --->   "%zext_ln68_18 = zext i12 %sext_ln68_38" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3523 'zext' 'zext_ln68_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_116 : Operation 3524 [1/1] (1.99ns)   --->   "%add_ln68_45 = add i64 %zext_ln68_18, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3524 'add' 'add_ln68_45' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3525 [1/1] (0.00ns)   --->   "%trunc_ln68_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_45, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3525 'partselect' 'trunc_ln68_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_116 : Operation 3526 [1/1] (0.00ns)   --->   "%sext_ln68_18 = sext i62 %trunc_ln68_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3526 'sext' 'sext_ln68_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_116 : Operation 3527 [1/1] (0.00ns)   --->   "%gmem0_addr_113 = getelementptr i32 %gmem0, i64 %sext_ln68_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3527 'getelementptr' 'gmem0_addr_113' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 117 <SV = 116> <Delay = 14.6>
ST_117 : Operation 3528 [2/3] (13.3ns)   --->   "%add3_2 = fadd i32 %add_2, i32 %add2_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3528 'fadd' 'add3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3529 [1/3] (13.3ns)   --->   "%add1_3 = fadd i32 %add9_3, i32 %mul6_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3529 'fadd' 'add1_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3530 [3/3] (13.3ns)   --->   "%add7_3_2 = fadd i32 %mul2_3_2, i32 %mul3_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3530 'fadd' 'add7_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3531 [1/2] (10.1ns)   --->   "%mul4_3_2 = fmul i32 %Layer2_Weights_CPU_load_105, i32 %bitcast_ln65_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3531 'fmul' 'mul4_3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3532 [1/1] (0.00ns)   --->   "%bitcast_ln66_17 = bitcast i32 %gmem0_addr_105_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3532 'bitcast' 'bitcast_ln66_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_117 : Operation 3533 [2/2] (10.1ns)   --->   "%mul5_3_2 = fmul i32 %Layer2_Weights_CPU_load_106, i32 %bitcast_ln66_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3533 'fmul' 'mul5_3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3534 [1/1] (14.6ns)   --->   "%gmem0_addr_106_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_106" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3534 'read' 'gmem0_addr_106_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3535 [1/7] (14.6ns)   --->   "%gmem0_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_107, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3535 'readreq' 'gmem0_load_107_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3536 [2/7] (14.6ns)   --->   "%gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3536 'readreq' 'gmem0_load_108_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3537 [3/7] (14.6ns)   --->   "%gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3537 'readreq' 'gmem0_load_109_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3538 [4/7] (14.6ns)   --->   "%gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3538 'readreq' 'gmem0_load_110_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3539 [5/7] (14.6ns)   --->   "%gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3539 'readreq' 'gmem0_load_111_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3540 [6/7] (14.6ns)   --->   "%gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3540 'readreq' 'gmem0_load_112_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3541 [7/7] (14.6ns)   --->   "%gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3541 'readreq' 'gmem0_load_113_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 3542 [1/1] (1.39ns)   --->   "%add_ln63_47 = add i8 %zext_ln63_16, i8 %select_ln55_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3542 'add' 'add_ln63_47' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3543 [1/1] (0.00ns)   --->   "%shl_ln63_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_47, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3543 'bitconcatenate' 'shl_ln63_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_117 : Operation 3544 [1/1] (0.00ns)   --->   "%zext_ln63_38 = zext i10 %shl_ln63_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3544 'zext' 'zext_ln63_38' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_117 : Operation 3545 [1/1] (1.99ns)   --->   "%add_ln63_48 = add i64 %zext_ln63_38, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3545 'add' 'add_ln63_48' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3546 [1/1] (0.00ns)   --->   "%trunc_ln63_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_48, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3546 'partselect' 'trunc_ln63_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_117 : Operation 3547 [1/1] (0.00ns)   --->   "%sext_ln63_19 = sext i62 %trunc_ln63_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3547 'sext' 'sext_ln63_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_117 : Operation 3548 [1/1] (0.00ns)   --->   "%gmem0_addr_114 = getelementptr i32 %gmem0, i64 %sext_ln63_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3548 'getelementptr' 'gmem0_addr_114' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_117 : Operation 3549 [1/1] (1.39ns)   --->   "%add_ln63_57 = add i8 %zext_ln63_16, i8 %select_ln55_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3549 'add' 'add_ln63_57' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 14.6>
ST_118 : Operation 3550 [1/3] (13.3ns)   --->   "%add3_2 = fadd i32 %add_2, i32 %add2_2_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3550 'fadd' 'add3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3551 [3/3] (13.3ns)   --->   "%add9_3_1 = fadd i32 %add8_3_1, i32 %mul5_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3551 'fadd' 'add9_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3552 [1/1] (0.00ns)   --->   "%bitcast_ln68_16 = bitcast i32 %gmem0_addr_101_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3552 'bitcast' 'bitcast_ln68_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_118 : Operation 3553 [2/2] (10.1ns)   --->   "%mul7_3_1 = fmul i32 %Layer2_Weights_CPU_load_102, i32 %bitcast_ln68_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3553 'fmul' 'mul7_3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3554 [2/3] (13.3ns)   --->   "%add7_3_2 = fadd i32 %mul2_3_2, i32 %mul3_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3554 'fadd' 'add7_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3555 [1/2] (10.1ns)   --->   "%mul5_3_2 = fmul i32 %Layer2_Weights_CPU_load_106, i32 %bitcast_ln66_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3555 'fmul' 'mul5_3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3556 [1/1] (14.6ns)   --->   "%gmem0_addr_107_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_107" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3556 'read' 'gmem0_addr_107_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3557 [1/7] (14.6ns)   --->   "%gmem0_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_108, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3557 'readreq' 'gmem0_load_108_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3558 [2/7] (14.6ns)   --->   "%gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3558 'readreq' 'gmem0_load_109_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3559 [3/7] (14.6ns)   --->   "%gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3559 'readreq' 'gmem0_load_110_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3560 [4/7] (14.6ns)   --->   "%gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3560 'readreq' 'gmem0_load_111_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3561 [5/7] (14.6ns)   --->   "%gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3561 'readreq' 'gmem0_load_112_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3562 [6/7] (14.6ns)   --->   "%gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3562 'readreq' 'gmem0_load_113_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3563 [7/7] (14.6ns)   --->   "%gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3563 'readreq' 'gmem0_load_114_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 3564 [1/1] (1.41ns)   --->   "%add_ln64_48 = add i9 %zext_ln63_33, i9 173" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3564 'add' 'add_ln64_48' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3565 [1/1] (0.00ns)   --->   "%shl_ln64_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_48, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3565 'bitconcatenate' 'shl_ln64_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_118 : Operation 3566 [1/1] (0.00ns)   --->   "%zext_ln64_37 = zext i11 %shl_ln64_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3566 'zext' 'zext_ln64_37' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_118 : Operation 3567 [1/1] (1.99ns)   --->   "%add_ln64_49 = add i64 %zext_ln64_37, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3567 'add' 'add_ln64_49' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3568 [1/1] (0.00ns)   --->   "%trunc_ln64_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_49, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3568 'partselect' 'trunc_ln64_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_118 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln64_19 = sext i62 %trunc_ln64_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3569 'sext' 'sext_ln64_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_118 : Operation 3570 [1/1] (0.00ns)   --->   "%gmem0_addr_115 = getelementptr i32 %gmem0, i64 %sext_ln64_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3570 'getelementptr' 'gmem0_addr_115' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 119 <SV = 118> <Delay = 14.6>
ST_119 : Operation 3571 [3/3] (13.3ns)   --->   "%add2_3 = fadd i32 %add1_3, i32 %mul7_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3571 'fadd' 'add2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3572 [2/3] (13.3ns)   --->   "%add9_3_1 = fadd i32 %add8_3_1, i32 %mul5_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3572 'fadd' 'add9_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3573 [1/2] (10.1ns)   --->   "%mul7_3_1 = fmul i32 %Layer2_Weights_CPU_load_102, i32 %bitcast_ln68_16" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3573 'fmul' 'mul7_3_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3574 [1/3] (13.3ns)   --->   "%add7_3_2 = fadd i32 %mul2_3_2, i32 %mul3_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3574 'fadd' 'add7_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3575 [1/1] (0.00ns)   --->   "%bitcast_ln67_17 = bitcast i32 %gmem0_addr_106_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3575 'bitcast' 'bitcast_ln67_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_119 : Operation 3576 [2/2] (10.1ns)   --->   "%mul6_3_2 = fmul i32 %Layer2_Weights_CPU_load_107, i32 %bitcast_ln67_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3576 'fmul' 'mul6_3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3577 [1/1] (14.6ns)   --->   "%gmem0_addr_108_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_108" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3577 'read' 'gmem0_addr_108_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3578 [1/7] (14.6ns)   --->   "%gmem0_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_109, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3578 'readreq' 'gmem0_load_109_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3579 [2/7] (14.6ns)   --->   "%gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3579 'readreq' 'gmem0_load_110_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3580 [3/7] (14.6ns)   --->   "%gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3580 'readreq' 'gmem0_load_111_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3581 [4/7] (14.6ns)   --->   "%gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3581 'readreq' 'gmem0_load_112_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3582 [5/7] (14.6ns)   --->   "%gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3582 'readreq' 'gmem0_load_113_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3583 [6/7] (14.6ns)   --->   "%gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3583 'readreq' 'gmem0_load_114_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3584 [7/7] (14.6ns)   --->   "%gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3584 'readreq' 'gmem0_load_115_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 3585 [1/1] (1.41ns)   --->   "%add_ln65_48 = add i9 %zext_ln63_33, i9 342" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3585 'add' 'add_ln65_48' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3586 [1/1] (0.00ns)   --->   "%shl_ln65_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_48, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3586 'bitconcatenate' 'shl_ln65_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_119 : Operation 3587 [1/1] (0.00ns)   --->   "%zext_ln65_19 = zext i11 %shl_ln65_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3587 'zext' 'zext_ln65_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_119 : Operation 3588 [1/1] (1.99ns)   --->   "%add_ln65_49 = add i64 %zext_ln65_19, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3588 'add' 'add_ln65_49' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3589 [1/1] (0.00ns)   --->   "%trunc_ln65_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_49, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3589 'partselect' 'trunc_ln65_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_119 : Operation 3590 [1/1] (0.00ns)   --->   "%sext_ln65_19 = sext i62 %trunc_ln65_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3590 'sext' 'sext_ln65_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_119 : Operation 3591 [1/1] (0.00ns)   --->   "%gmem0_addr_116 = getelementptr i32 %gmem0, i64 %sext_ln65_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3591 'getelementptr' 'gmem0_addr_116' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 120 <SV = 119> <Delay = 14.6>
ST_120 : Operation 3592 [2/3] (13.3ns)   --->   "%add2_3 = fadd i32 %add1_3, i32 %mul7_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3592 'fadd' 'add2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3593 [1/3] (13.3ns)   --->   "%add9_3_1 = fadd i32 %add8_3_1, i32 %mul5_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3593 'fadd' 'add9_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3594 [3/3] (13.3ns)   --->   "%add8_3_2 = fadd i32 %add7_3_2, i32 %mul4_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3594 'fadd' 'add8_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3595 [1/2] (10.1ns)   --->   "%mul6_3_2 = fmul i32 %Layer2_Weights_CPU_load_107, i32 %bitcast_ln67_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3595 'fmul' 'mul6_3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3596 [1/1] (0.00ns)   --->   "%bitcast_ln63_18 = bitcast i32 %gmem0_addr_108_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3596 'bitcast' 'bitcast_ln63_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_120 : Operation 3597 [2/2] (10.1ns)   --->   "%mul2_3_3 = fmul i32 %Layer2_Weights_CPU_load_109, i32 %bitcast_ln63_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3597 'fmul' 'mul2_3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3598 [1/1] (14.6ns)   --->   "%gmem0_addr_109_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_109" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3598 'read' 'gmem0_addr_109_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3599 [1/7] (14.6ns)   --->   "%gmem0_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_110, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3599 'readreq' 'gmem0_load_110_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3600 [2/7] (14.6ns)   --->   "%gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3600 'readreq' 'gmem0_load_111_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3601 [3/7] (14.6ns)   --->   "%gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3601 'readreq' 'gmem0_load_112_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3602 [4/7] (14.6ns)   --->   "%gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3602 'readreq' 'gmem0_load_113_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3603 [5/7] (14.6ns)   --->   "%gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3603 'readreq' 'gmem0_load_114_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3604 [6/7] (14.6ns)   --->   "%gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3604 'readreq' 'gmem0_load_115_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3605 [7/7] (14.6ns)   --->   "%gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3605 'readreq' 'gmem0_load_116_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 3606 [1/1] (1.44ns)   --->   "%add_ln66_48 = add i10 %zext_ln63_32, i10 511" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3606 'add' 'add_ln66_48' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3607 [1/1] (0.00ns)   --->   "%shl_ln66_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_48, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3607 'bitconcatenate' 'shl_ln66_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_120 : Operation 3608 [1/1] (0.00ns)   --->   "%zext_ln66_19 = zext i12 %shl_ln66_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3608 'zext' 'zext_ln66_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_120 : Operation 3609 [1/1] (1.99ns)   --->   "%add_ln66_49 = add i64 %zext_ln66_19, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3609 'add' 'add_ln66_49' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3610 [1/1] (0.00ns)   --->   "%trunc_ln66_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_49, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3610 'partselect' 'trunc_ln66_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_120 : Operation 3611 [1/1] (0.00ns)   --->   "%sext_ln66_19 = sext i62 %trunc_ln66_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3611 'sext' 'sext_ln66_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_120 : Operation 3612 [1/1] (0.00ns)   --->   "%gmem0_addr_117 = getelementptr i32 %gmem0, i64 %sext_ln66_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3612 'getelementptr' 'gmem0_addr_117' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 121 <SV = 120> <Delay = 14.6>
ST_121 : Operation 3613 [1/3] (13.3ns)   --->   "%add2_3 = fadd i32 %add1_3, i32 %mul7_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3613 'fadd' 'add2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3614 [3/3] (13.3ns)   --->   "%add1_3_1 = fadd i32 %add9_3_1, i32 %mul6_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3614 'fadd' 'add1_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3615 [2/3] (13.3ns)   --->   "%add8_3_2 = fadd i32 %add7_3_2, i32 %mul4_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3615 'fadd' 'add8_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3616 [1/2] (10.1ns)   --->   "%mul2_3_3 = fmul i32 %Layer2_Weights_CPU_load_109, i32 %bitcast_ln63_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3616 'fmul' 'mul2_3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3617 [1/1] (0.00ns)   --->   "%bitcast_ln64_18 = bitcast i32 %gmem0_addr_109_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3617 'bitcast' 'bitcast_ln64_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_121 : Operation 3618 [2/2] (10.1ns)   --->   "%mul3_3_3 = fmul i32 %Layer2_Weights_CPU_load_110, i32 %bitcast_ln64_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3618 'fmul' 'mul3_3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3619 [1/1] (14.6ns)   --->   "%gmem0_addr_110_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_110" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3619 'read' 'gmem0_addr_110_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3620 [1/7] (14.6ns)   --->   "%gmem0_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_111, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3620 'readreq' 'gmem0_load_111_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3621 [2/7] (14.6ns)   --->   "%gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3621 'readreq' 'gmem0_load_112_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3622 [3/7] (14.6ns)   --->   "%gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3622 'readreq' 'gmem0_load_113_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3623 [4/7] (14.6ns)   --->   "%gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3623 'readreq' 'gmem0_load_114_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3624 [5/7] (14.6ns)   --->   "%gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3624 'readreq' 'gmem0_load_115_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3625 [6/7] (14.6ns)   --->   "%gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3625 'readreq' 'gmem0_load_116_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3626 [7/7] (14.6ns)   --->   "%gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3626 'readreq' 'gmem0_load_117_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 3627 [1/1] (1.44ns)   --->   "%add_ln67_48 = add i10 %zext_ln63_32, i10 680" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3627 'add' 'add_ln67_48' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3628 [1/1] (0.00ns)   --->   "%shl_ln67_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_48, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3628 'bitconcatenate' 'shl_ln67_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_121 : Operation 3629 [1/1] (0.00ns)   --->   "%zext_ln67_19 = zext i12 %shl_ln67_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3629 'zext' 'zext_ln67_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_121 : Operation 3630 [1/1] (1.99ns)   --->   "%add_ln67_49 = add i64 %zext_ln67_19, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3630 'add' 'add_ln67_49' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3631 [1/1] (0.00ns)   --->   "%trunc_ln67_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_49, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3631 'partselect' 'trunc_ln67_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_121 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln67_19 = sext i62 %trunc_ln67_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3632 'sext' 'sext_ln67_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_121 : Operation 3633 [1/1] (0.00ns)   --->   "%gmem0_addr_118 = getelementptr i32 %gmem0, i64 %sext_ln67_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3633 'getelementptr' 'gmem0_addr_118' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 122 <SV = 121> <Delay = 14.6>
ST_122 : Operation 3634 [3/3] (13.3ns)   --->   "%somme_2 = fadd i32 %Layer2_Weights_CPU_load, i32 %add5" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3634 'fadd' 'somme_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3635 [2/3] (13.3ns)   --->   "%add1_3_1 = fadd i32 %add9_3_1, i32 %mul6_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3635 'fadd' 'add1_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3636 [1/3] (13.3ns)   --->   "%add8_3_2 = fadd i32 %add7_3_2, i32 %mul4_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3636 'fadd' 'add8_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3637 [1/2] (10.1ns)   --->   "%mul3_3_3 = fmul i32 %Layer2_Weights_CPU_load_110, i32 %bitcast_ln64_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3637 'fmul' 'mul3_3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3638 [1/1] (0.00ns)   --->   "%bitcast_ln65_18 = bitcast i32 %gmem0_addr_110_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3638 'bitcast' 'bitcast_ln65_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_122 : Operation 3639 [2/2] (10.1ns)   --->   "%mul4_3_3 = fmul i32 %Layer2_Weights_CPU_load_111, i32 %bitcast_ln65_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3639 'fmul' 'mul4_3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3640 [1/1] (14.6ns)   --->   "%gmem0_addr_111_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_111" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3640 'read' 'gmem0_addr_111_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3641 [1/7] (14.6ns)   --->   "%gmem0_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_112, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3641 'readreq' 'gmem0_load_112_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3642 [2/7] (14.6ns)   --->   "%gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3642 'readreq' 'gmem0_load_113_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3643 [3/7] (14.6ns)   --->   "%gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3643 'readreq' 'gmem0_load_114_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3644 [4/7] (14.6ns)   --->   "%gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3644 'readreq' 'gmem0_load_115_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3645 [5/7] (14.6ns)   --->   "%gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3645 'readreq' 'gmem0_load_116_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3646 [6/7] (14.6ns)   --->   "%gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3646 'readreq' 'gmem0_load_117_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3647 [7/7] (14.6ns)   --->   "%gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3647 'readreq' 'gmem0_load_118_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 3648 [1/1] (1.41ns)   --->   "%add_ln68_46 = add i9 %zext_ln63_33, i9 337" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3648 'add' 'add_ln68_46' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3649 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_46, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3649 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_122 : Operation 3650 [1/1] (0.00ns)   --->   "%sext_ln68_39 = sext i11 %tmp_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3650 'sext' 'sext_ln68_39' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_122 : Operation 3651 [1/1] (0.00ns)   --->   "%zext_ln68_19 = zext i12 %sext_ln68_39" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3651 'zext' 'zext_ln68_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_122 : Operation 3652 [1/1] (1.99ns)   --->   "%add_ln68_47 = add i64 %zext_ln68_19, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3652 'add' 'add_ln68_47' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3653 [1/1] (0.00ns)   --->   "%trunc_ln68_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_47, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3653 'partselect' 'trunc_ln68_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_122 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln68_19 = sext i62 %trunc_ln68_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3654 'sext' 'sext_ln68_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_122 : Operation 3655 [1/1] (0.00ns)   --->   "%gmem0_addr_119 = getelementptr i32 %gmem0, i64 %sext_ln68_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3655 'getelementptr' 'gmem0_addr_119' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 123 <SV = 122> <Delay = 14.6>
ST_123 : Operation 3656 [2/3] (13.3ns)   --->   "%somme_2 = fadd i32 %Layer2_Weights_CPU_load, i32 %add5" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3656 'fadd' 'somme_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3657 [1/3] (13.3ns)   --->   "%add1_3_1 = fadd i32 %add9_3_1, i32 %mul6_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3657 'fadd' 'add1_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3658 [3/3] (13.3ns)   --->   "%add7_3_3 = fadd i32 %mul2_3_3, i32 %mul3_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3658 'fadd' 'add7_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3659 [1/2] (10.1ns)   --->   "%mul4_3_3 = fmul i32 %Layer2_Weights_CPU_load_111, i32 %bitcast_ln65_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3659 'fmul' 'mul4_3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3660 [1/1] (0.00ns)   --->   "%bitcast_ln66_18 = bitcast i32 %gmem0_addr_111_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3660 'bitcast' 'bitcast_ln66_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_123 : Operation 3661 [2/2] (10.1ns)   --->   "%mul5_3_3 = fmul i32 %Layer2_Weights_CPU_load_112, i32 %bitcast_ln66_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3661 'fmul' 'mul5_3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3662 [1/1] (14.6ns)   --->   "%gmem0_addr_112_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_112" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3662 'read' 'gmem0_addr_112_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 3663 [1/7] (14.6ns)   --->   "%gmem0_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_113, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3663 'readreq' 'gmem0_load_113_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 3664 [2/7] (14.6ns)   --->   "%gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3664 'readreq' 'gmem0_load_114_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 3665 [3/7] (14.6ns)   --->   "%gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3665 'readreq' 'gmem0_load_115_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 3666 [4/7] (14.6ns)   --->   "%gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3666 'readreq' 'gmem0_load_116_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 3667 [5/7] (14.6ns)   --->   "%gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3667 'readreq' 'gmem0_load_117_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 3668 [6/7] (14.6ns)   --->   "%gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3668 'readreq' 'gmem0_load_118_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 3669 [7/7] (14.6ns)   --->   "%gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3669 'readreq' 'gmem0_load_119_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 3670 [1/1] (1.39ns)   --->   "%add_ln63_49 = add i8 %zext_ln63, i8 %select_ln55_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3670 'add' 'add_ln63_49' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3671 [1/1] (0.00ns)   --->   "%shl_ln63_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_49, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3671 'bitconcatenate' 'shl_ln63_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_123 : Operation 3672 [1/1] (0.00ns)   --->   "%zext_ln63_41 = zext i10 %shl_ln63_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3672 'zext' 'zext_ln63_41' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_123 : Operation 3673 [1/1] (1.99ns)   --->   "%add_ln63_50 = add i64 %zext_ln63_41, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3673 'add' 'add_ln63_50' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3674 [1/1] (0.00ns)   --->   "%trunc_ln63_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_50, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3674 'partselect' 'trunc_ln63_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_123 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln63_20 = sext i62 %trunc_ln63_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3675 'sext' 'sext_ln63_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_123 : Operation 3676 [1/1] (0.00ns)   --->   "%gmem0_addr_120 = getelementptr i32 %gmem0, i64 %sext_ln63_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3676 'getelementptr' 'gmem0_addr_120' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 124 <SV = 123> <Delay = 14.6>
ST_124 : Operation 3677 [1/3] (13.3ns)   --->   "%somme_2 = fadd i32 %Layer2_Weights_CPU_load, i32 %add5" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3677 'fadd' 'somme_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 3678 [1/1] (0.00ns)   --->   "%bitcast_ln68_9 = bitcast i32 %gmem0_addr_59_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3678 'bitcast' 'bitcast_ln68_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_124 : Operation 3679 [2/2] (10.1ns)   --->   "%mul7_1_4 = fmul i32 %Layer2_Weights_CPU_load_60, i32 %bitcast_ln68_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3679 'fmul' 'mul7_1_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 3680 [3/3] (13.3ns)   --->   "%add9_3_2 = fadd i32 %add8_3_2, i32 %mul5_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3680 'fadd' 'add9_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 3681 [2/3] (13.3ns)   --->   "%add7_3_3 = fadd i32 %mul2_3_3, i32 %mul3_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3681 'fadd' 'add7_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 3682 [1/2] (10.1ns)   --->   "%mul5_3_3 = fmul i32 %Layer2_Weights_CPU_load_112, i32 %bitcast_ln66_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3682 'fmul' 'mul5_3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 3683 [1/1] (14.6ns)   --->   "%gmem0_addr_113_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_113" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3683 'read' 'gmem0_addr_113_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 3684 [1/7] (14.6ns)   --->   "%gmem0_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_114, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3684 'readreq' 'gmem0_load_114_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 3685 [2/7] (14.6ns)   --->   "%gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3685 'readreq' 'gmem0_load_115_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 3686 [3/7] (14.6ns)   --->   "%gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3686 'readreq' 'gmem0_load_116_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 3687 [4/7] (14.6ns)   --->   "%gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3687 'readreq' 'gmem0_load_117_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 3688 [5/7] (14.6ns)   --->   "%gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3688 'readreq' 'gmem0_load_118_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 3689 [6/7] (14.6ns)   --->   "%gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3689 'readreq' 'gmem0_load_119_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 3690 [7/7] (14.6ns)   --->   "%gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3690 'readreq' 'gmem0_load_120_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 3691 [1/1] (0.00ns)   --->   "%shl_ln64_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_50, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3691 'bitconcatenate' 'shl_ln64_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_124 : Operation 3692 [1/1] (0.00ns)   --->   "%zext_ln64_38 = zext i11 %shl_ln64_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3692 'zext' 'zext_ln64_38' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_124 : Operation 3693 [1/1] (1.99ns)   --->   "%add_ln64_51 = add i64 %zext_ln64_38, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3693 'add' 'add_ln64_51' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 3694 [1/1] (0.00ns)   --->   "%trunc_ln64_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_51, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3694 'partselect' 'trunc_ln64_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_124 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln64_20 = sext i62 %trunc_ln64_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3695 'sext' 'sext_ln64_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_124 : Operation 3696 [1/1] (0.00ns)   --->   "%gmem0_addr_121 = getelementptr i32 %gmem0, i64 %sext_ln64_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3696 'getelementptr' 'gmem0_addr_121' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 125 <SV = 124> <Delay = 14.6>
ST_125 : Operation 3697 [1/2] (10.1ns)   --->   "%mul7_1_4 = fmul i32 %Layer2_Weights_CPU_load_60, i32 %bitcast_ln68_9" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3697 'fmul' 'mul7_1_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3698 [1/1] (0.00ns)   --->   "%bitcast_ln68_13 = bitcast i32 %gmem0_addr_83_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3698 'bitcast' 'bitcast_ln68_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_125 : Operation 3699 [2/2] (10.1ns)   --->   "%mul7_2_3 = fmul i32 %Layer2_Weights_CPU_load_84, i32 %bitcast_ln68_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3699 'fmul' 'mul7_2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3700 [3/3] (13.3ns)   --->   "%add2_3_1 = fadd i32 %add1_3_1, i32 %mul7_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3700 'fadd' 'add2_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3701 [2/3] (13.3ns)   --->   "%add9_3_2 = fadd i32 %add8_3_2, i32 %mul5_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3701 'fadd' 'add9_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3702 [1/3] (13.3ns)   --->   "%add7_3_3 = fadd i32 %mul2_3_3, i32 %mul3_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3702 'fadd' 'add7_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3703 [1/1] (14.6ns)   --->   "%gmem0_addr_114_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_114" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3703 'read' 'gmem0_addr_114_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 3704 [1/7] (14.6ns)   --->   "%gmem0_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_115, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3704 'readreq' 'gmem0_load_115_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 3705 [2/7] (14.6ns)   --->   "%gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3705 'readreq' 'gmem0_load_116_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 3706 [3/7] (14.6ns)   --->   "%gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3706 'readreq' 'gmem0_load_117_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 3707 [4/7] (14.6ns)   --->   "%gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3707 'readreq' 'gmem0_load_118_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 3708 [5/7] (14.6ns)   --->   "%gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3708 'readreq' 'gmem0_load_119_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 3709 [6/7] (14.6ns)   --->   "%gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3709 'readreq' 'gmem0_load_120_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 3710 [7/7] (14.6ns)   --->   "%gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3710 'readreq' 'gmem0_load_121_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 3711 [1/1] (1.39ns)   --->   "%add_ln65_50 = add i8 %select_ln55_27, i8 %zext_ln63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3711 'add' 'add_ln65_50' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3712 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln65_50, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3712 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_125 : Operation 3713 [1/1] (0.00ns)   --->   "%sext_ln65_25 = sext i10 %tmp_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3713 'sext' 'sext_ln65_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_125 : Operation 3714 [1/1] (0.00ns)   --->   "%zext_ln65_20 = zext i11 %sext_ln65_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3714 'zext' 'zext_ln65_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_125 : Operation 3715 [1/1] (1.99ns)   --->   "%add_ln65_51 = add i64 %zext_ln65_20, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3715 'add' 'add_ln65_51' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3716 [1/1] (0.00ns)   --->   "%trunc_ln65_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_51, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3716 'partselect' 'trunc_ln65_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_125 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln65_20 = sext i62 %trunc_ln65_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3717 'sext' 'sext_ln65_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_125 : Operation 3718 [1/1] (0.00ns)   --->   "%gmem0_addr_122 = getelementptr i32 %gmem0, i64 %sext_ln65_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3718 'getelementptr' 'gmem0_addr_122' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_125 : Operation 3719 [1/1] (1.39ns)   --->   "%add_ln68_48 = add i8 %select_ln55_30, i8 %zext_ln63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3719 'add' 'add_ln68_48' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3720 [1/1] (1.39ns)   --->   "%add_ln63_51 = add i8 %zext_ln63_7, i8 %select_ln55_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3720 'add' 'add_ln63_51' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3721 [1/1] (1.39ns)   --->   "%add_ln65_52 = add i8 %select_ln55_27, i8 %zext_ln63_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3721 'add' 'add_ln65_52' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3722 [1/1] (1.39ns)   --->   "%add_ln68_50 = add i8 %select_ln55_30, i8 %zext_ln63_7" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3722 'add' 'add_ln68_50' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3723 [1/1] (1.39ns)   --->   "%add_ln63_53 = add i8 %zext_ln63_10, i8 %select_ln55_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3723 'add' 'add_ln63_53' <Predicate = (!icmp_ln54)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 14.6>
ST_126 : Operation 3724 [1/2] (10.1ns)   --->   "%mul7_2_3 = fmul i32 %Layer2_Weights_CPU_load_84, i32 %bitcast_ln68_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3724 'fmul' 'mul7_2_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3725 [2/3] (13.3ns)   --->   "%add2_3_1 = fadd i32 %add1_3_1, i32 %mul7_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3725 'fadd' 'add2_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3726 [1/3] (13.3ns)   --->   "%add9_3_2 = fadd i32 %add8_3_2, i32 %mul5_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3726 'fadd' 'add9_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3727 [3/3] (13.3ns)   --->   "%add8_3_3 = fadd i32 %add7_3_3, i32 %mul4_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3727 'fadd' 'add8_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3728 [1/1] (0.00ns)   --->   "%bitcast_ln63_19 = bitcast i32 %gmem0_addr_114_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3728 'bitcast' 'bitcast_ln63_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_126 : Operation 3729 [2/2] (10.1ns)   --->   "%mul2_3_4 = fmul i32 %Layer2_Weights_CPU_load_115, i32 %bitcast_ln63_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3729 'fmul' 'mul2_3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3730 [1/1] (14.6ns)   --->   "%gmem0_addr_115_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_115" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3730 'read' 'gmem0_addr_115_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 3731 [1/7] (14.6ns)   --->   "%gmem0_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_116, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3731 'readreq' 'gmem0_load_116_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 3732 [2/7] (14.6ns)   --->   "%gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3732 'readreq' 'gmem0_load_117_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 3733 [3/7] (14.6ns)   --->   "%gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3733 'readreq' 'gmem0_load_118_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 3734 [4/7] (14.6ns)   --->   "%gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3734 'readreq' 'gmem0_load_119_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 3735 [5/7] (14.6ns)   --->   "%gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3735 'readreq' 'gmem0_load_120_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 3736 [6/7] (14.6ns)   --->   "%gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3736 'readreq' 'gmem0_load_121_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 3737 [7/7] (14.6ns)   --->   "%gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3737 'readreq' 'gmem0_load_122_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 3738 [1/1] (1.44ns)   --->   "%add_ln66_50 = add i10 %select_ln55_28, i10 %zext_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3738 'add' 'add_ln66_50' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3739 [1/1] (0.00ns)   --->   "%shl_ln66_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_50, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3739 'bitconcatenate' 'shl_ln66_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_126 : Operation 3740 [1/1] (0.00ns)   --->   "%zext_ln66_20 = zext i12 %shl_ln66_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3740 'zext' 'zext_ln66_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_126 : Operation 3741 [1/1] (1.99ns)   --->   "%add_ln66_51 = add i64 %zext_ln66_20, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3741 'add' 'add_ln66_51' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3742 [1/1] (0.00ns)   --->   "%trunc_ln66_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_51, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3742 'partselect' 'trunc_ln66_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_126 : Operation 3743 [1/1] (0.00ns)   --->   "%sext_ln66_20 = sext i62 %trunc_ln66_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3743 'sext' 'sext_ln66_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_126 : Operation 3744 [1/1] (0.00ns)   --->   "%gmem0_addr_123 = getelementptr i32 %gmem0, i64 %sext_ln66_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3744 'getelementptr' 'gmem0_addr_123' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_126 : Operation 3745 [1/1] (1.44ns)   --->   "%add_ln67_50 = add i10 %select_ln55_29, i10 %zext_ln63_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3745 'add' 'add_ln67_50' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3746 [1/1] (1.44ns)   --->   "%add_ln66_52 = add i10 %select_ln55_28, i10 %zext_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3746 'add' 'add_ln66_52' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3747 [1/1] (1.44ns)   --->   "%add_ln67_52 = add i10 %select_ln55_29, i10 %zext_ln64_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3747 'add' 'add_ln67_52' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 14.6>
ST_127 : Operation 3748 [1/3] (13.3ns)   --->   "%add2_3_1 = fadd i32 %add1_3_1, i32 %mul7_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3748 'fadd' 'add2_3_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3749 [3/3] (13.3ns)   --->   "%add1_3_2 = fadd i32 %add9_3_2, i32 %mul6_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3749 'fadd' 'add1_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3750 [2/3] (13.3ns)   --->   "%add8_3_3 = fadd i32 %add7_3_3, i32 %mul4_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3750 'fadd' 'add8_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3751 [1/2] (10.1ns)   --->   "%mul2_3_4 = fmul i32 %Layer2_Weights_CPU_load_115, i32 %bitcast_ln63_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3751 'fmul' 'mul2_3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3752 [1/1] (0.00ns)   --->   "%bitcast_ln64_19 = bitcast i32 %gmem0_addr_115_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3752 'bitcast' 'bitcast_ln64_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_127 : Operation 3753 [2/2] (10.1ns)   --->   "%mul3_3_4 = fmul i32 %Layer2_Weights_CPU_load_116, i32 %bitcast_ln64_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3753 'fmul' 'mul3_3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3754 [1/1] (14.6ns)   --->   "%gmem0_addr_116_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_116" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3754 'read' 'gmem0_addr_116_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 3755 [1/7] (14.6ns)   --->   "%gmem0_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_117, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3755 'readreq' 'gmem0_load_117_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 3756 [2/7] (14.6ns)   --->   "%gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3756 'readreq' 'gmem0_load_118_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 3757 [3/7] (14.6ns)   --->   "%gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3757 'readreq' 'gmem0_load_119_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 3758 [4/7] (14.6ns)   --->   "%gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3758 'readreq' 'gmem0_load_120_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 3759 [5/7] (14.6ns)   --->   "%gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3759 'readreq' 'gmem0_load_121_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 3760 [6/7] (14.6ns)   --->   "%gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3760 'readreq' 'gmem0_load_122_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 3761 [7/7] (14.6ns)   --->   "%gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3761 'readreq' 'gmem0_load_123_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 3762 [1/1] (0.00ns)   --->   "%shl_ln67_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_50, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3762 'bitconcatenate' 'shl_ln67_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_127 : Operation 3763 [1/1] (0.00ns)   --->   "%zext_ln67_20 = zext i12 %shl_ln67_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3763 'zext' 'zext_ln67_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_127 : Operation 3764 [1/1] (1.99ns)   --->   "%add_ln67_51 = add i64 %zext_ln67_20, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3764 'add' 'add_ln67_51' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3765 [1/1] (0.00ns)   --->   "%trunc_ln67_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_51, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3765 'partselect' 'trunc_ln67_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_127 : Operation 3766 [1/1] (0.00ns)   --->   "%sext_ln67_20 = sext i62 %trunc_ln67_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3766 'sext' 'sext_ln67_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_127 : Operation 3767 [1/1] (0.00ns)   --->   "%gmem0_addr_124 = getelementptr i32 %gmem0, i64 %sext_ln67_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3767 'getelementptr' 'gmem0_addr_124' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 128 <SV = 127> <Delay = 14.6>
ST_128 : Operation 3768 [3/3] (13.3ns)   --->   "%add2_1_4 = fadd i32 %add1_1_4, i32 %mul7_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3768 'fadd' 'add2_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3769 [2/3] (13.3ns)   --->   "%add1_3_2 = fadd i32 %add9_3_2, i32 %mul6_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3769 'fadd' 'add1_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3770 [1/3] (13.3ns)   --->   "%add8_3_3 = fadd i32 %add7_3_3, i32 %mul4_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3770 'fadd' 'add8_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3771 [1/2] (10.1ns)   --->   "%mul3_3_4 = fmul i32 %Layer2_Weights_CPU_load_116, i32 %bitcast_ln64_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3771 'fmul' 'mul3_3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3772 [1/1] (0.00ns)   --->   "%bitcast_ln65_19 = bitcast i32 %gmem0_addr_116_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3772 'bitcast' 'bitcast_ln65_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_128 : Operation 3773 [2/2] (10.1ns)   --->   "%mul4_3_4 = fmul i32 %Layer2_Weights_CPU_load_117, i32 %bitcast_ln65_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3773 'fmul' 'mul4_3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3774 [1/1] (14.6ns)   --->   "%gmem0_addr_117_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_117" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3774 'read' 'gmem0_addr_117_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 3775 [1/7] (14.6ns)   --->   "%gmem0_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_118, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3775 'readreq' 'gmem0_load_118_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 3776 [2/7] (14.6ns)   --->   "%gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3776 'readreq' 'gmem0_load_119_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 3777 [3/7] (14.6ns)   --->   "%gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3777 'readreq' 'gmem0_load_120_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 3778 [4/7] (14.6ns)   --->   "%gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3778 'readreq' 'gmem0_load_121_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 3779 [5/7] (14.6ns)   --->   "%gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3779 'readreq' 'gmem0_load_122_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 3780 [6/7] (14.6ns)   --->   "%gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3780 'readreq' 'gmem0_load_123_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 3781 [7/7] (14.6ns)   --->   "%gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3781 'readreq' 'gmem0_load_124_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 3782 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln68_48, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3782 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_128 : Operation 3783 [1/1] (0.00ns)   --->   "%sext_ln68_40 = sext i10 %tmp_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3783 'sext' 'sext_ln68_40' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_128 : Operation 3784 [1/1] (0.00ns)   --->   "%zext_ln68_20 = zext i12 %sext_ln68_40" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3784 'zext' 'zext_ln68_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_128 : Operation 3785 [1/1] (1.99ns)   --->   "%add_ln68_49 = add i64 %zext_ln68_20, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3785 'add' 'add_ln68_49' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3786 [1/1] (0.00ns)   --->   "%trunc_ln68_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_49, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3786 'partselect' 'trunc_ln68_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_128 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln68_20 = sext i62 %trunc_ln68_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3787 'sext' 'sext_ln68_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_128 : Operation 3788 [1/1] (0.00ns)   --->   "%gmem0_addr_125 = getelementptr i32 %gmem0, i64 %sext_ln68_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3788 'getelementptr' 'gmem0_addr_125' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 129 <SV = 128> <Delay = 14.6>
ST_129 : Operation 3789 [2/3] (13.3ns)   --->   "%add2_1_4 = fadd i32 %add1_1_4, i32 %mul7_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3789 'fadd' 'add2_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3790 [1/1] (0.00ns)   --->   "%bitcast_ln67_14 = bitcast i32 %gmem0_addr_88_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3790 'bitcast' 'bitcast_ln67_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_129 : Operation 3791 [2/2] (10.1ns)   --->   "%mul6_2_4 = fmul i32 %Layer2_Weights_CPU_load_89, i32 %bitcast_ln67_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3791 'fmul' 'mul6_2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3792 [1/3] (13.3ns)   --->   "%add1_3_2 = fadd i32 %add9_3_2, i32 %mul6_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3792 'fadd' 'add1_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3793 [3/3] (13.3ns)   --->   "%add7_3_4 = fadd i32 %mul2_3_4, i32 %mul3_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3793 'fadd' 'add7_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3794 [1/2] (10.1ns)   --->   "%mul4_3_4 = fmul i32 %Layer2_Weights_CPU_load_117, i32 %bitcast_ln65_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3794 'fmul' 'mul4_3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3795 [1/1] (14.6ns)   --->   "%gmem0_addr_118_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_118" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3795 'read' 'gmem0_addr_118_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 3796 [1/7] (14.6ns)   --->   "%gmem0_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_119, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3796 'readreq' 'gmem0_load_119_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 3797 [2/7] (14.6ns)   --->   "%gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3797 'readreq' 'gmem0_load_120_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 3798 [3/7] (14.6ns)   --->   "%gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3798 'readreq' 'gmem0_load_121_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 3799 [4/7] (14.6ns)   --->   "%gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3799 'readreq' 'gmem0_load_122_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 3800 [5/7] (14.6ns)   --->   "%gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3800 'readreq' 'gmem0_load_123_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 3801 [6/7] (14.6ns)   --->   "%gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3801 'readreq' 'gmem0_load_124_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 3802 [7/7] (14.6ns)   --->   "%gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3802 'readreq' 'gmem0_load_125_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 3803 [1/1] (0.00ns)   --->   "%shl_ln63_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_51, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3803 'bitconcatenate' 'shl_ln63_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_129 : Operation 3804 [1/1] (0.00ns)   --->   "%zext_ln63_42 = zext i10 %shl_ln63_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3804 'zext' 'zext_ln63_42' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_129 : Operation 3805 [1/1] (1.99ns)   --->   "%add_ln63_52 = add i64 %zext_ln63_42, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3805 'add' 'add_ln63_52' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3806 [1/1] (0.00ns)   --->   "%trunc_ln63_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_52, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3806 'partselect' 'trunc_ln63_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_129 : Operation 3807 [1/1] (0.00ns)   --->   "%sext_ln63_21 = sext i62 %trunc_ln63_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3807 'sext' 'sext_ln63_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_129 : Operation 3808 [1/1] (0.00ns)   --->   "%gmem0_addr_126 = getelementptr i32 %gmem0, i64 %sext_ln63_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3808 'getelementptr' 'gmem0_addr_126' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 130 <SV = 129> <Delay = 14.6>
ST_130 : Operation 3809 [1/3] (13.3ns)   --->   "%add2_1_4 = fadd i32 %add1_1_4, i32 %mul7_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3809 'fadd' 'add2_1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 3810 [1/2] (10.1ns)   --->   "%mul6_2_4 = fmul i32 %Layer2_Weights_CPU_load_89, i32 %bitcast_ln67_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3810 'fmul' 'mul6_2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 3811 [1/1] (0.00ns)   --->   "%bitcast_ln68_17 = bitcast i32 %gmem0_addr_107_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3811 'bitcast' 'bitcast_ln68_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_130 : Operation 3812 [2/2] (10.1ns)   --->   "%mul7_3_2 = fmul i32 %Layer2_Weights_CPU_load_108, i32 %bitcast_ln68_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3812 'fmul' 'mul7_3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 3813 [3/3] (13.3ns)   --->   "%add9_3_3 = fadd i32 %add8_3_3, i32 %mul5_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3813 'fadd' 'add9_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 3814 [2/3] (13.3ns)   --->   "%add7_3_4 = fadd i32 %mul2_3_4, i32 %mul3_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3814 'fadd' 'add7_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 3815 [1/1] (14.6ns)   --->   "%gmem0_addr_119_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_119" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3815 'read' 'gmem0_addr_119_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 3816 [1/7] (14.6ns)   --->   "%gmem0_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_120, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3816 'readreq' 'gmem0_load_120_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 3817 [2/7] (14.6ns)   --->   "%gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3817 'readreq' 'gmem0_load_121_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 3818 [3/7] (14.6ns)   --->   "%gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3818 'readreq' 'gmem0_load_122_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 3819 [4/7] (14.6ns)   --->   "%gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3819 'readreq' 'gmem0_load_123_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 3820 [5/7] (14.6ns)   --->   "%gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3820 'readreq' 'gmem0_load_124_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 3821 [6/7] (14.6ns)   --->   "%gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3821 'readreq' 'gmem0_load_125_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 3822 [7/7] (14.6ns)   --->   "%gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3822 'readreq' 'gmem0_load_126_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 3823 [1/1] (0.00ns)   --->   "%shl_ln64_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_52, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3823 'bitconcatenate' 'shl_ln64_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_130 : Operation 3824 [1/1] (0.00ns)   --->   "%zext_ln64_39 = zext i11 %shl_ln64_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3824 'zext' 'zext_ln64_39' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_130 : Operation 3825 [1/1] (1.99ns)   --->   "%add_ln64_53 = add i64 %zext_ln64_39, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3825 'add' 'add_ln64_53' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 3826 [1/1] (0.00ns)   --->   "%trunc_ln64_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_53, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3826 'partselect' 'trunc_ln64_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_130 : Operation 3827 [1/1] (0.00ns)   --->   "%sext_ln64_21 = sext i62 %trunc_ln64_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3827 'sext' 'sext_ln64_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_130 : Operation 3828 [1/1] (0.00ns)   --->   "%gmem0_addr_127 = getelementptr i32 %gmem0, i64 %sext_ln64_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3828 'getelementptr' 'gmem0_addr_127' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 131 <SV = 130> <Delay = 14.6>
ST_131 : Operation 3829 [3/3] (13.3ns)   --->   "%add2_2_3 = fadd i32 %add1_2_3, i32 %mul7_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3829 'fadd' 'add2_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3830 [1/2] (10.1ns)   --->   "%mul7_3_2 = fmul i32 %Layer2_Weights_CPU_load_108, i32 %bitcast_ln68_17" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3830 'fmul' 'mul7_3_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3831 [2/3] (13.3ns)   --->   "%add9_3_3 = fadd i32 %add8_3_3, i32 %mul5_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3831 'fadd' 'add9_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3832 [1/1] (0.00ns)   --->   "%bitcast_ln67_18 = bitcast i32 %gmem0_addr_112_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3832 'bitcast' 'bitcast_ln67_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_131 : Operation 3833 [2/2] (10.1ns)   --->   "%mul6_3_3 = fmul i32 %Layer2_Weights_CPU_load_113, i32 %bitcast_ln67_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3833 'fmul' 'mul6_3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3834 [1/3] (13.3ns)   --->   "%add7_3_4 = fadd i32 %mul2_3_4, i32 %mul3_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3834 'fadd' 'add7_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3835 [1/1] (14.6ns)   --->   "%gmem0_addr_120_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_120" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3835 'read' 'gmem0_addr_120_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 3836 [1/7] (14.6ns)   --->   "%gmem0_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_121, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3836 'readreq' 'gmem0_load_121_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 3837 [2/7] (14.6ns)   --->   "%gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3837 'readreq' 'gmem0_load_122_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 3838 [3/7] (14.6ns)   --->   "%gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3838 'readreq' 'gmem0_load_123_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 3839 [4/7] (14.6ns)   --->   "%gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3839 'readreq' 'gmem0_load_124_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 3840 [5/7] (14.6ns)   --->   "%gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3840 'readreq' 'gmem0_load_125_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 3841 [6/7] (14.6ns)   --->   "%gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3841 'readreq' 'gmem0_load_126_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 3842 [7/7] (14.6ns)   --->   "%gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3842 'readreq' 'gmem0_load_127_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 3843 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln65_52, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3843 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_131 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln65_26 = sext i10 %tmp_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3844 'sext' 'sext_ln65_26' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_131 : Operation 3845 [1/1] (0.00ns)   --->   "%zext_ln65_21 = zext i11 %sext_ln65_26" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3845 'zext' 'zext_ln65_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_131 : Operation 3846 [1/1] (1.99ns)   --->   "%add_ln65_53 = add i64 %zext_ln65_21, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3846 'add' 'add_ln65_53' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3847 [1/1] (0.00ns)   --->   "%trunc_ln65_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_53, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3847 'partselect' 'trunc_ln65_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_131 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln65_21 = sext i62 %trunc_ln65_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3848 'sext' 'sext_ln65_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_131 : Operation 3849 [1/1] (0.00ns)   --->   "%gmem0_addr_128 = getelementptr i32 %gmem0, i64 %sext_ln65_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3849 'getelementptr' 'gmem0_addr_128' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 132 <SV = 131> <Delay = 14.6>
ST_132 : Operation 3850 [2/3] (13.3ns)   --->   "%add2_2_3 = fadd i32 %add1_2_3, i32 %mul7_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3850 'fadd' 'add2_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 3851 [1/3] (13.3ns)   --->   "%add9_3_3 = fadd i32 %add8_3_3, i32 %mul5_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3851 'fadd' 'add9_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 3852 [1/2] (10.1ns)   --->   "%mul6_3_3 = fmul i32 %Layer2_Weights_CPU_load_113, i32 %bitcast_ln67_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3852 'fmul' 'mul6_3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 3853 [3/3] (13.3ns)   --->   "%add8_3_4 = fadd i32 %add7_3_4, i32 %mul4_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3853 'fadd' 'add8_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 3854 [1/1] (0.00ns)   --->   "%bitcast_ln63_20 = bitcast i32 %gmem0_addr_120_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3854 'bitcast' 'bitcast_ln63_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_132 : Operation 3855 [2/2] (10.1ns)   --->   "%mul2_4 = fmul i32 %Layer2_Weights_CPU_load_121, i32 %bitcast_ln63_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3855 'fmul' 'mul2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 3856 [1/1] (14.6ns)   --->   "%gmem0_addr_121_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_121" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3856 'read' 'gmem0_addr_121_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 3857 [1/7] (14.6ns)   --->   "%gmem0_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_122, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3857 'readreq' 'gmem0_load_122_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 3858 [2/7] (14.6ns)   --->   "%gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3858 'readreq' 'gmem0_load_123_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 3859 [3/7] (14.6ns)   --->   "%gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3859 'readreq' 'gmem0_load_124_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 3860 [4/7] (14.6ns)   --->   "%gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3860 'readreq' 'gmem0_load_125_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 3861 [5/7] (14.6ns)   --->   "%gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3861 'readreq' 'gmem0_load_126_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 3862 [6/7] (14.6ns)   --->   "%gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3862 'readreq' 'gmem0_load_127_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 3863 [7/7] (14.6ns)   --->   "%gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3863 'readreq' 'gmem0_load_128_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 3864 [1/1] (0.00ns)   --->   "%shl_ln66_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_52, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3864 'bitconcatenate' 'shl_ln66_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_132 : Operation 3865 [1/1] (0.00ns)   --->   "%zext_ln66_21 = zext i12 %shl_ln66_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3865 'zext' 'zext_ln66_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_132 : Operation 3866 [1/1] (1.99ns)   --->   "%add_ln66_53 = add i64 %zext_ln66_21, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3866 'add' 'add_ln66_53' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 3867 [1/1] (0.00ns)   --->   "%trunc_ln66_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_53, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3867 'partselect' 'trunc_ln66_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_132 : Operation 3868 [1/1] (0.00ns)   --->   "%sext_ln66_21 = sext i62 %trunc_ln66_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3868 'sext' 'sext_ln66_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_132 : Operation 3869 [1/1] (0.00ns)   --->   "%gmem0_addr_129 = getelementptr i32 %gmem0, i64 %sext_ln66_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3869 'getelementptr' 'gmem0_addr_129' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 133 <SV = 132> <Delay = 14.6>
ST_133 : Operation 3870 [1/3] (13.3ns)   --->   "%add2_2_3 = fadd i32 %add1_2_3, i32 %mul7_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3870 'fadd' 'add2_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3871 [3/3] (13.3ns)   --->   "%add1_2_4 = fadd i32 %add9_2_4, i32 %mul6_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3871 'fadd' 'add1_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3872 [2/3] (13.3ns)   --->   "%add8_3_4 = fadd i32 %add7_3_4, i32 %mul4_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3872 'fadd' 'add8_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3873 [1/2] (10.1ns)   --->   "%mul2_4 = fmul i32 %Layer2_Weights_CPU_load_121, i32 %bitcast_ln63_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3873 'fmul' 'mul2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3874 [1/1] (0.00ns)   --->   "%bitcast_ln64_20 = bitcast i32 %gmem0_addr_121_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3874 'bitcast' 'bitcast_ln64_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_133 : Operation 3875 [2/2] (10.1ns)   --->   "%mul3_4 = fmul i32 %Layer2_Weights_CPU_load_122, i32 %bitcast_ln64_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3875 'fmul' 'mul3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3876 [1/1] (14.6ns)   --->   "%gmem0_addr_122_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_122" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3876 'read' 'gmem0_addr_122_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 3877 [1/7] (14.6ns)   --->   "%gmem0_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_123, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3877 'readreq' 'gmem0_load_123_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 3878 [2/7] (14.6ns)   --->   "%gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3878 'readreq' 'gmem0_load_124_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 3879 [3/7] (14.6ns)   --->   "%gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3879 'readreq' 'gmem0_load_125_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 3880 [4/7] (14.6ns)   --->   "%gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3880 'readreq' 'gmem0_load_126_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 3881 [5/7] (14.6ns)   --->   "%gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3881 'readreq' 'gmem0_load_127_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 3882 [6/7] (14.6ns)   --->   "%gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3882 'readreq' 'gmem0_load_128_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 3883 [7/7] (14.6ns)   --->   "%gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3883 'readreq' 'gmem0_load_129_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 3884 [1/1] (0.00ns)   --->   "%shl_ln67_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_52, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3884 'bitconcatenate' 'shl_ln67_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_133 : Operation 3885 [1/1] (0.00ns)   --->   "%zext_ln67_21 = zext i12 %shl_ln67_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3885 'zext' 'zext_ln67_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_133 : Operation 3886 [1/1] (1.99ns)   --->   "%add_ln67_53 = add i64 %zext_ln67_21, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3886 'add' 'add_ln67_53' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3887 [1/1] (0.00ns)   --->   "%trunc_ln67_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_53, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3887 'partselect' 'trunc_ln67_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_133 : Operation 3888 [1/1] (0.00ns)   --->   "%sext_ln67_21 = sext i62 %trunc_ln67_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3888 'sext' 'sext_ln67_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_133 : Operation 3889 [1/1] (0.00ns)   --->   "%gmem0_addr_130 = getelementptr i32 %gmem0, i64 %sext_ln67_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3889 'getelementptr' 'gmem0_addr_130' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 134 <SV = 133> <Delay = 14.6>
ST_134 : Operation 3890 [2/3] (13.3ns)   --->   "%add1_2_4 = fadd i32 %add9_2_4, i32 %mul6_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3890 'fadd' 'add1_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3891 [1/3] (13.3ns)   --->   "%add8_3_4 = fadd i32 %add7_3_4, i32 %mul4_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3891 'fadd' 'add8_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3892 [3/3] (13.3ns)   --->   "%add_3 = fadd i32 %add2_3, i32 %add2_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3892 'fadd' 'add_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3893 [1/2] (10.1ns)   --->   "%mul3_4 = fmul i32 %Layer2_Weights_CPU_load_122, i32 %bitcast_ln64_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3893 'fmul' 'mul3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3894 [1/1] (0.00ns)   --->   "%bitcast_ln65_20 = bitcast i32 %gmem0_addr_122_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3894 'bitcast' 'bitcast_ln65_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_134 : Operation 3895 [2/2] (10.1ns)   --->   "%mul4_4 = fmul i32 %Layer2_Weights_CPU_load_123, i32 %bitcast_ln65_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3895 'fmul' 'mul4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3896 [1/1] (14.6ns)   --->   "%gmem0_addr_123_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_123" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3896 'read' 'gmem0_addr_123_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 3897 [1/7] (14.6ns)   --->   "%gmem0_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_124, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3897 'readreq' 'gmem0_load_124_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 3898 [2/7] (14.6ns)   --->   "%gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3898 'readreq' 'gmem0_load_125_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 3899 [3/7] (14.6ns)   --->   "%gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3899 'readreq' 'gmem0_load_126_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 3900 [4/7] (14.6ns)   --->   "%gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3900 'readreq' 'gmem0_load_127_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 3901 [5/7] (14.6ns)   --->   "%gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3901 'readreq' 'gmem0_load_128_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 3902 [6/7] (14.6ns)   --->   "%gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3902 'readreq' 'gmem0_load_129_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 3903 [7/7] (14.6ns)   --->   "%gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3903 'readreq' 'gmem0_load_130_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 3904 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln68_50, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3904 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_134 : Operation 3905 [1/1] (0.00ns)   --->   "%sext_ln68_41 = sext i10 %tmp_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3905 'sext' 'sext_ln68_41' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_134 : Operation 3906 [1/1] (0.00ns)   --->   "%zext_ln68_21 = zext i12 %sext_ln68_41" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3906 'zext' 'zext_ln68_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_134 : Operation 3907 [1/1] (1.99ns)   --->   "%add_ln68_51 = add i64 %zext_ln68_21, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3907 'add' 'add_ln68_51' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3908 [1/1] (0.00ns)   --->   "%trunc_ln68_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_51, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3908 'partselect' 'trunc_ln68_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_134 : Operation 3909 [1/1] (0.00ns)   --->   "%sext_ln68_21 = sext i62 %trunc_ln68_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3909 'sext' 'sext_ln68_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_134 : Operation 3910 [1/1] (0.00ns)   --->   "%gmem0_addr_131 = getelementptr i32 %gmem0, i64 %sext_ln68_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3910 'getelementptr' 'gmem0_addr_131' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 135 <SV = 134> <Delay = 14.6>
ST_135 : Operation 3911 [1/3] (13.3ns)   --->   "%add1_2_4 = fadd i32 %add9_2_4, i32 %mul6_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3911 'fadd' 'add1_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3912 [2/3] (13.3ns)   --->   "%add_3 = fadd i32 %add2_3, i32 %add2_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3912 'fadd' 'add_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3913 [3/3] (13.3ns)   --->   "%add7_4 = fadd i32 %mul2_4, i32 %mul3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3913 'fadd' 'add7_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3914 [1/2] (10.1ns)   --->   "%mul4_4 = fmul i32 %Layer2_Weights_CPU_load_123, i32 %bitcast_ln65_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3914 'fmul' 'mul4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3915 [1/1] (0.00ns)   --->   "%bitcast_ln66_20 = bitcast i32 %gmem0_addr_123_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3915 'bitcast' 'bitcast_ln66_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_135 : Operation 3916 [2/2] (10.1ns)   --->   "%mul5_4 = fmul i32 %Layer2_Weights_CPU_load_124, i32 %bitcast_ln66_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3916 'fmul' 'mul5_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3917 [1/1] (14.6ns)   --->   "%gmem0_addr_124_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_124" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3917 'read' 'gmem0_addr_124_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 3918 [1/7] (14.6ns)   --->   "%gmem0_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_125, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3918 'readreq' 'gmem0_load_125_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 3919 [2/7] (14.6ns)   --->   "%gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3919 'readreq' 'gmem0_load_126_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 3920 [3/7] (14.6ns)   --->   "%gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3920 'readreq' 'gmem0_load_127_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 3921 [4/7] (14.6ns)   --->   "%gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3921 'readreq' 'gmem0_load_128_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 3922 [5/7] (14.6ns)   --->   "%gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3922 'readreq' 'gmem0_load_129_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 3923 [6/7] (14.6ns)   --->   "%gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3923 'readreq' 'gmem0_load_130_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 3924 [7/7] (14.6ns)   --->   "%gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3924 'readreq' 'gmem0_load_131_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 3925 [1/1] (0.00ns)   --->   "%shl_ln63_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_53, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3925 'bitconcatenate' 'shl_ln63_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_135 : Operation 3926 [1/1] (0.00ns)   --->   "%zext_ln63_43 = zext i10 %shl_ln63_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3926 'zext' 'zext_ln63_43' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_135 : Operation 3927 [1/1] (1.99ns)   --->   "%add_ln63_54 = add i64 %zext_ln63_43, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3927 'add' 'add_ln63_54' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3928 [1/1] (0.00ns)   --->   "%trunc_ln63_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_54, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3928 'partselect' 'trunc_ln63_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_135 : Operation 3929 [1/1] (0.00ns)   --->   "%sext_ln63_22 = sext i62 %trunc_ln63_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3929 'sext' 'sext_ln63_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_135 : Operation 3930 [1/1] (0.00ns)   --->   "%gmem0_addr_132 = getelementptr i32 %gmem0, i64 %sext_ln63_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3930 'getelementptr' 'gmem0_addr_132' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 136 <SV = 135> <Delay = 14.6>
ST_136 : Operation 3931 [3/3] (13.3ns)   --->   "%add2_3_2 = fadd i32 %add1_3_2, i32 %mul7_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3931 'fadd' 'add2_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3932 [1/3] (13.3ns)   --->   "%add_3 = fadd i32 %add2_3, i32 %add2_3_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 3932 'fadd' 'add_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3933 [1/1] (0.00ns)   --->   "%zext_ln63_40 = zext i8 %add_ln63_49" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3933 'zext' 'zext_ln63_40' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_136 : Operation 3934 [2/3] (13.3ns)   --->   "%add7_4 = fadd i32 %mul2_4, i32 %mul3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3934 'fadd' 'add7_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3935 [1/2] (10.1ns)   --->   "%mul5_4 = fmul i32 %Layer2_Weights_CPU_load_124, i32 %bitcast_ln66_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3935 'fmul' 'mul5_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3936 [1/1] (0.00ns)   --->   "%bitcast_ln67_20 = bitcast i32 %gmem0_addr_124_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3936 'bitcast' 'bitcast_ln67_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_136 : Operation 3937 [2/2] (10.1ns)   --->   "%mul6_4 = fmul i32 %Layer2_Weights_CPU_load_125, i32 %bitcast_ln67_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3937 'fmul' 'mul6_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3938 [1/1] (14.6ns)   --->   "%gmem0_addr_125_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_125" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3938 'read' 'gmem0_addr_125_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 3939 [1/7] (14.6ns)   --->   "%gmem0_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_126, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3939 'readreq' 'gmem0_load_126_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 3940 [2/7] (14.6ns)   --->   "%gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3940 'readreq' 'gmem0_load_127_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 3941 [3/7] (14.6ns)   --->   "%gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3941 'readreq' 'gmem0_load_128_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 3942 [4/7] (14.6ns)   --->   "%gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3942 'readreq' 'gmem0_load_129_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 3943 [5/7] (14.6ns)   --->   "%gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3943 'readreq' 'gmem0_load_130_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 3944 [6/7] (14.6ns)   --->   "%gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3944 'readreq' 'gmem0_load_131_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 3945 [7/7] (14.6ns)   --->   "%gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3945 'readreq' 'gmem0_load_132_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 3946 [1/1] (1.41ns)   --->   "%add_ln64_54 = add i9 %zext_ln63_40, i9 171" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3946 'add' 'add_ln64_54' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3947 [1/1] (0.00ns)   --->   "%shl_ln64_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_54, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3947 'bitconcatenate' 'shl_ln64_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_136 : Operation 3948 [1/1] (0.00ns)   --->   "%zext_ln64_40 = zext i11 %shl_ln64_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3948 'zext' 'zext_ln64_40' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_136 : Operation 3949 [1/1] (1.99ns)   --->   "%add_ln64_55 = add i64 %zext_ln64_40, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3949 'add' 'add_ln64_55' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3950 [1/1] (0.00ns)   --->   "%trunc_ln64_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_55, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3950 'partselect' 'trunc_ln64_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_136 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln64_22 = sext i62 %trunc_ln64_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3951 'sext' 'sext_ln64_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_136 : Operation 3952 [1/1] (0.00ns)   --->   "%gmem0_addr_133 = getelementptr i32 %gmem0, i64 %sext_ln64_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3952 'getelementptr' 'gmem0_addr_133' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 137 <SV = 136> <Delay = 14.6>
ST_137 : Operation 3953 [2/3] (13.3ns)   --->   "%add2_3_2 = fadd i32 %add1_3_2, i32 %mul7_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3953 'fadd' 'add2_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3954 [3/3] (13.3ns)   --->   "%add1_3_3 = fadd i32 %add9_3_3, i32 %mul6_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3954 'fadd' 'add1_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3955 [1/1] (0.00ns)   --->   "%bitcast_ln66_19 = bitcast i32 %gmem0_addr_117_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3955 'bitcast' 'bitcast_ln66_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_137 : Operation 3956 [2/2] (10.1ns)   --->   "%mul5_3_4 = fmul i32 %Layer2_Weights_CPU_load_118, i32 %bitcast_ln66_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3956 'fmul' 'mul5_3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3957 [1/3] (13.3ns)   --->   "%add7_4 = fadd i32 %mul2_4, i32 %mul3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3957 'fadd' 'add7_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3958 [1/2] (10.1ns)   --->   "%mul6_4 = fmul i32 %Layer2_Weights_CPU_load_125, i32 %bitcast_ln67_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3958 'fmul' 'mul6_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3959 [1/1] (14.6ns)   --->   "%gmem0_addr_126_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_126" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3959 'read' 'gmem0_addr_126_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 3960 [1/7] (14.6ns)   --->   "%gmem0_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_127, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3960 'readreq' 'gmem0_load_127_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 3961 [2/7] (14.6ns)   --->   "%gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3961 'readreq' 'gmem0_load_128_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 3962 [3/7] (14.6ns)   --->   "%gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3962 'readreq' 'gmem0_load_129_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 3963 [4/7] (14.6ns)   --->   "%gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3963 'readreq' 'gmem0_load_130_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 3964 [5/7] (14.6ns)   --->   "%gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3964 'readreq' 'gmem0_load_131_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 3965 [6/7] (14.6ns)   --->   "%gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3965 'readreq' 'gmem0_load_132_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 3966 [7/7] (14.6ns)   --->   "%gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3966 'readreq' 'gmem0_load_133_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 3967 [1/1] (1.41ns)   --->   "%add_ln65_54 = add i9 %zext_ln63_40, i9 340" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3967 'add' 'add_ln65_54' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3968 [1/1] (0.00ns)   --->   "%shl_ln65_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_54, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3968 'bitconcatenate' 'shl_ln65_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_137 : Operation 3969 [1/1] (0.00ns)   --->   "%zext_ln65_22 = zext i11 %shl_ln65_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3969 'zext' 'zext_ln65_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_137 : Operation 3970 [1/1] (1.99ns)   --->   "%add_ln65_55 = add i64 %zext_ln65_22, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3970 'add' 'add_ln65_55' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3971 [1/1] (0.00ns)   --->   "%trunc_ln65_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_55, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3971 'partselect' 'trunc_ln65_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_137 : Operation 3972 [1/1] (0.00ns)   --->   "%sext_ln65_22 = sext i62 %trunc_ln65_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3972 'sext' 'sext_ln65_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_137 : Operation 3973 [1/1] (0.00ns)   --->   "%gmem0_addr_134 = getelementptr i32 %gmem0, i64 %sext_ln65_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3973 'getelementptr' 'gmem0_addr_134' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 138 <SV = 137> <Delay = 14.6>
ST_138 : Operation 3974 [1/3] (13.3ns)   --->   "%add2_3_2 = fadd i32 %add1_3_2, i32 %mul7_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3974 'fadd' 'add2_3_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3975 [2/3] (13.3ns)   --->   "%add1_3_3 = fadd i32 %add9_3_3, i32 %mul6_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3975 'fadd' 'add1_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3976 [1/2] (10.1ns)   --->   "%mul5_3_4 = fmul i32 %Layer2_Weights_CPU_load_118, i32 %bitcast_ln66_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3976 'fmul' 'mul5_3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3977 [1/1] (0.00ns)   --->   "%zext_ln63_39 = zext i8 %add_ln63_49" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3977 'zext' 'zext_ln63_39' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_138 : Operation 3978 [3/3] (13.3ns)   --->   "%add8_4 = fadd i32 %add7_4, i32 %mul4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3978 'fadd' 'add8_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3979 [1/1] (0.00ns)   --->   "%bitcast_ln63_21 = bitcast i32 %gmem0_addr_126_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3979 'bitcast' 'bitcast_ln63_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_138 : Operation 3980 [2/2] (10.1ns)   --->   "%mul2_4_1 = fmul i32 %Layer2_Weights_CPU_load_127, i32 %bitcast_ln63_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3980 'fmul' 'mul2_4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3981 [1/1] (14.6ns)   --->   "%gmem0_addr_127_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_127" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3981 'read' 'gmem0_addr_127_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 3982 [1/7] (14.6ns)   --->   "%gmem0_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_128, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3982 'readreq' 'gmem0_load_128_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 3983 [2/7] (14.6ns)   --->   "%gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3983 'readreq' 'gmem0_load_129_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 3984 [3/7] (14.6ns)   --->   "%gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3984 'readreq' 'gmem0_load_130_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 3985 [4/7] (14.6ns)   --->   "%gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 3985 'readreq' 'gmem0_load_131_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 3986 [5/7] (14.6ns)   --->   "%gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3986 'readreq' 'gmem0_load_132_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 3987 [6/7] (14.6ns)   --->   "%gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 3987 'readreq' 'gmem0_load_133_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 3988 [7/7] (14.6ns)   --->   "%gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3988 'readreq' 'gmem0_load_134_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 3989 [1/1] (1.44ns)   --->   "%add_ln66_54 = add i10 %zext_ln63_39, i10 509" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3989 'add' 'add_ln66_54' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3990 [1/1] (0.00ns)   --->   "%shl_ln66_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_54, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3990 'bitconcatenate' 'shl_ln66_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_138 : Operation 3991 [1/1] (0.00ns)   --->   "%zext_ln66_22 = zext i12 %shl_ln66_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3991 'zext' 'zext_ln66_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_138 : Operation 3992 [1/1] (1.99ns)   --->   "%add_ln66_55 = add i64 %zext_ln66_22, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3992 'add' 'add_ln66_55' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3993 [1/1] (0.00ns)   --->   "%trunc_ln66_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_55, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3993 'partselect' 'trunc_ln66_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_138 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln66_22 = sext i62 %trunc_ln66_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3994 'sext' 'sext_ln66_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_138 : Operation 3995 [1/1] (0.00ns)   --->   "%gmem0_addr_135 = getelementptr i32 %gmem0, i64 %sext_ln66_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3995 'getelementptr' 'gmem0_addr_135' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 139 <SV = 138> <Delay = 14.6>
ST_139 : Operation 3996 [1/3] (13.3ns)   --->   "%add1_3_3 = fadd i32 %add9_3_3, i32 %mul6_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 3996 'fadd' 'add1_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3997 [3/3] (13.3ns)   --->   "%add9_3_4 = fadd i32 %add8_3_4, i32 %mul5_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 3997 'fadd' 'add9_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3998 [2/3] (13.3ns)   --->   "%add8_4 = fadd i32 %add7_4, i32 %mul4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 3998 'fadd' 'add8_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3999 [1/2] (10.1ns)   --->   "%mul2_4_1 = fmul i32 %Layer2_Weights_CPU_load_127, i32 %bitcast_ln63_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 3999 'fmul' 'mul2_4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 4000 [1/1] (0.00ns)   --->   "%bitcast_ln64_21 = bitcast i32 %gmem0_addr_127_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4000 'bitcast' 'bitcast_ln64_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_139 : Operation 4001 [2/2] (10.1ns)   --->   "%mul3_4_1 = fmul i32 %Layer2_Weights_CPU_load_128, i32 %bitcast_ln64_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4001 'fmul' 'mul3_4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 4002 [1/1] (14.6ns)   --->   "%gmem0_addr_128_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_128" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4002 'read' 'gmem0_addr_128_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4003 [1/7] (14.6ns)   --->   "%gmem0_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_129, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4003 'readreq' 'gmem0_load_129_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4004 [2/7] (14.6ns)   --->   "%gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4004 'readreq' 'gmem0_load_130_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4005 [3/7] (14.6ns)   --->   "%gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4005 'readreq' 'gmem0_load_131_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4006 [4/7] (14.6ns)   --->   "%gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4006 'readreq' 'gmem0_load_132_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4007 [5/7] (14.6ns)   --->   "%gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4007 'readreq' 'gmem0_load_133_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4008 [6/7] (14.6ns)   --->   "%gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4008 'readreq' 'gmem0_load_134_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4009 [7/7] (14.6ns)   --->   "%gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4009 'readreq' 'gmem0_load_135_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 4010 [1/1] (1.44ns)   --->   "%add_ln67_54 = add i10 %zext_ln63_39, i10 678" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4010 'add' 'add_ln67_54' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 4011 [1/1] (0.00ns)   --->   "%shl_ln67_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_54, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4011 'bitconcatenate' 'shl_ln67_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_139 : Operation 4012 [1/1] (0.00ns)   --->   "%zext_ln67_22 = zext i12 %shl_ln67_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4012 'zext' 'zext_ln67_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_139 : Operation 4013 [1/1] (1.99ns)   --->   "%add_ln67_55 = add i64 %zext_ln67_22, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4013 'add' 'add_ln67_55' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 4014 [1/1] (0.00ns)   --->   "%trunc_ln67_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_55, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4014 'partselect' 'trunc_ln67_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_139 : Operation 4015 [1/1] (0.00ns)   --->   "%sext_ln67_22 = sext i62 %trunc_ln67_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4015 'sext' 'sext_ln67_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_139 : Operation 4016 [1/1] (0.00ns)   --->   "%gmem0_addr_136 = getelementptr i32 %gmem0, i64 %sext_ln67_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4016 'getelementptr' 'gmem0_addr_136' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 140 <SV = 139> <Delay = 14.6>
ST_140 : Operation 4017 [3/3] (13.3ns)   --->   "%add5_1 = fadd i32 %add4_1, i32 %add2_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4017 'fadd' 'add5_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4018 [2/3] (13.3ns)   --->   "%add9_3_4 = fadd i32 %add8_3_4, i32 %mul5_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4018 'fadd' 'add9_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4019 [1/3] (13.3ns)   --->   "%add8_4 = fadd i32 %add7_4, i32 %mul4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4019 'fadd' 'add8_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4020 [1/2] (10.1ns)   --->   "%mul3_4_1 = fmul i32 %Layer2_Weights_CPU_load_128, i32 %bitcast_ln64_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4020 'fmul' 'mul3_4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4021 [1/1] (0.00ns)   --->   "%bitcast_ln65_21 = bitcast i32 %gmem0_addr_128_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4021 'bitcast' 'bitcast_ln65_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_140 : Operation 4022 [2/2] (10.1ns)   --->   "%mul4_4_1 = fmul i32 %Layer2_Weights_CPU_load_129, i32 %bitcast_ln65_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4022 'fmul' 'mul4_4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4023 [1/1] (14.6ns)   --->   "%gmem0_addr_129_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_129" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4023 'read' 'gmem0_addr_129_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4024 [1/7] (14.6ns)   --->   "%gmem0_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_130, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4024 'readreq' 'gmem0_load_130_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4025 [2/7] (14.6ns)   --->   "%gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4025 'readreq' 'gmem0_load_131_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4026 [3/7] (14.6ns)   --->   "%gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4026 'readreq' 'gmem0_load_132_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4027 [4/7] (14.6ns)   --->   "%gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4027 'readreq' 'gmem0_load_133_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4028 [5/7] (14.6ns)   --->   "%gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4028 'readreq' 'gmem0_load_134_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4029 [6/7] (14.6ns)   --->   "%gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4029 'readreq' 'gmem0_load_135_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4030 [7/7] (14.6ns)   --->   "%gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4030 'readreq' 'gmem0_load_136_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 4031 [1/1] (1.41ns)   --->   "%add_ln68_52 = add i9 %zext_ln63_40, i9 335" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4031 'add' 'add_ln68_52' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4032 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_52, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4032 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_140 : Operation 4033 [1/1] (0.00ns)   --->   "%sext_ln68_42 = sext i11 %tmp_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4033 'sext' 'sext_ln68_42' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_140 : Operation 4034 [1/1] (0.00ns)   --->   "%zext_ln68_22 = zext i12 %sext_ln68_42" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4034 'zext' 'zext_ln68_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_140 : Operation 4035 [1/1] (1.99ns)   --->   "%add_ln68_53 = add i64 %zext_ln68_22, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4035 'add' 'add_ln68_53' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4036 [1/1] (0.00ns)   --->   "%trunc_ln68_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_53, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4036 'partselect' 'trunc_ln68_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_140 : Operation 4037 [1/1] (0.00ns)   --->   "%sext_ln68_22 = sext i62 %trunc_ln68_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4037 'sext' 'sext_ln68_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_140 : Operation 4038 [1/1] (0.00ns)   --->   "%gmem0_addr_137 = getelementptr i32 %gmem0, i64 %sext_ln68_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4038 'getelementptr' 'gmem0_addr_137' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 141 <SV = 140> <Delay = 14.6>
ST_141 : Operation 4039 [2/3] (13.3ns)   --->   "%add5_1 = fadd i32 %add4_1, i32 %add2_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4039 'fadd' 'add5_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4040 [1/3] (13.3ns)   --->   "%add9_3_4 = fadd i32 %add8_3_4, i32 %mul5_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4040 'fadd' 'add9_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4041 [3/3] (13.3ns)   --->   "%add7_4_1 = fadd i32 %mul2_4_1, i32 %mul3_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4041 'fadd' 'add7_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4042 [1/2] (10.1ns)   --->   "%mul4_4_1 = fmul i32 %Layer2_Weights_CPU_load_129, i32 %bitcast_ln65_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4042 'fmul' 'mul4_4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4043 [1/1] (0.00ns)   --->   "%bitcast_ln66_21 = bitcast i32 %gmem0_addr_129_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4043 'bitcast' 'bitcast_ln66_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_141 : Operation 4044 [2/2] (10.1ns)   --->   "%mul5_4_1 = fmul i32 %Layer2_Weights_CPU_load_130, i32 %bitcast_ln66_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4044 'fmul' 'mul5_4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4045 [1/1] (14.6ns)   --->   "%gmem0_addr_130_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_130" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4045 'read' 'gmem0_addr_130_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4046 [1/7] (14.6ns)   --->   "%gmem0_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_131, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4046 'readreq' 'gmem0_load_131_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4047 [2/7] (14.6ns)   --->   "%gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4047 'readreq' 'gmem0_load_132_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4048 [3/7] (14.6ns)   --->   "%gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4048 'readreq' 'gmem0_load_133_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4049 [4/7] (14.6ns)   --->   "%gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4049 'readreq' 'gmem0_load_134_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4050 [5/7] (14.6ns)   --->   "%gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4050 'readreq' 'gmem0_load_135_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4051 [6/7] (14.6ns)   --->   "%gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4051 'readreq' 'gmem0_load_136_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4052 [7/7] (14.6ns)   --->   "%gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4052 'readreq' 'gmem0_load_137_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 4053 [1/1] (0.00ns)   --->   "%shl_ln63_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_55, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4053 'bitconcatenate' 'shl_ln63_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_141 : Operation 4054 [1/1] (0.00ns)   --->   "%zext_ln63_44 = zext i10 %shl_ln63_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4054 'zext' 'zext_ln63_44' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_141 : Operation 4055 [1/1] (1.99ns)   --->   "%add_ln63_56 = add i64 %zext_ln63_44, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4055 'add' 'add_ln63_56' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4056 [1/1] (0.00ns)   --->   "%trunc_ln63_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_56, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4056 'partselect' 'trunc_ln63_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_141 : Operation 4057 [1/1] (0.00ns)   --->   "%sext_ln63_23 = sext i62 %trunc_ln63_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4057 'sext' 'sext_ln63_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_141 : Operation 4058 [1/1] (0.00ns)   --->   "%gmem0_addr_138 = getelementptr i32 %gmem0, i64 %sext_ln63_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4058 'getelementptr' 'gmem0_addr_138' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 142 <SV = 141> <Delay = 14.6>
ST_142 : Operation 4059 [1/3] (13.3ns)   --->   "%add5_1 = fadd i32 %add4_1, i32 %add2_1_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4059 'fadd' 'add5_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4060 [3/3] (13.3ns)   --->   "%add9_4 = fadd i32 %add8_4, i32 %mul5_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4060 'fadd' 'add9_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4061 [2/3] (13.3ns)   --->   "%add7_4_1 = fadd i32 %mul2_4_1, i32 %mul3_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4061 'fadd' 'add7_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4062 [1/2] (10.1ns)   --->   "%mul5_4_1 = fmul i32 %Layer2_Weights_CPU_load_130, i32 %bitcast_ln66_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4062 'fmul' 'mul5_4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4063 [1/1] (0.00ns)   --->   "%bitcast_ln67_21 = bitcast i32 %gmem0_addr_130_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4063 'bitcast' 'bitcast_ln67_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_142 : Operation 4064 [2/2] (10.1ns)   --->   "%mul6_4_1 = fmul i32 %Layer2_Weights_CPU_load_131, i32 %bitcast_ln67_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4064 'fmul' 'mul6_4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4065 [1/1] (14.6ns)   --->   "%gmem0_addr_131_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_131" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4065 'read' 'gmem0_addr_131_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4066 [1/7] (14.6ns)   --->   "%gmem0_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_132, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4066 'readreq' 'gmem0_load_132_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4067 [2/7] (14.6ns)   --->   "%gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4067 'readreq' 'gmem0_load_133_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4068 [3/7] (14.6ns)   --->   "%gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4068 'readreq' 'gmem0_load_134_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4069 [4/7] (14.6ns)   --->   "%gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4069 'readreq' 'gmem0_load_135_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4070 [5/7] (14.6ns)   --->   "%gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4070 'readreq' 'gmem0_load_136_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4071 [6/7] (14.6ns)   --->   "%gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4071 'readreq' 'gmem0_load_137_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4072 [7/7] (14.6ns)   --->   "%gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4072 'readreq' 'gmem0_load_138_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 4073 [1/1] (1.41ns)   --->   "%add_ln64_56 = add i9 %zext_ln63_40, i9 172" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4073 'add' 'add_ln64_56' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4074 [1/1] (0.00ns)   --->   "%shl_ln64_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_56, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4074 'bitconcatenate' 'shl_ln64_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_142 : Operation 4075 [1/1] (0.00ns)   --->   "%zext_ln64_41 = zext i11 %shl_ln64_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4075 'zext' 'zext_ln64_41' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_142 : Operation 4076 [1/1] (1.99ns)   --->   "%add_ln64_57 = add i64 %zext_ln64_41, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4076 'add' 'add_ln64_57' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4077 [1/1] (0.00ns)   --->   "%trunc_ln64_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_57, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4077 'partselect' 'trunc_ln64_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_142 : Operation 4078 [1/1] (0.00ns)   --->   "%sext_ln64_23 = sext i62 %trunc_ln64_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4078 'sext' 'sext_ln64_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_142 : Operation 4079 [1/1] (0.00ns)   --->   "%gmem0_addr_139 = getelementptr i32 %gmem0, i64 %sext_ln64_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4079 'getelementptr' 'gmem0_addr_139' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 143 <SV = 142> <Delay = 14.6>
ST_143 : Operation 4080 [3/3] (13.3ns)   --->   "%add4_2 = fadd i32 %add3_2, i32 %add2_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4080 'fadd' 'add4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4081 [2/3] (13.3ns)   --->   "%add9_4 = fadd i32 %add8_4, i32 %mul5_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4081 'fadd' 'add9_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4082 [1/1] (0.00ns)   --->   "%bitcast_ln68_20 = bitcast i32 %gmem0_addr_125_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4082 'bitcast' 'bitcast_ln68_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_143 : Operation 4083 [2/2] (10.1ns)   --->   "%mul7_4 = fmul i32 %Layer2_Weights_CPU_load_126, i32 %bitcast_ln68_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4083 'fmul' 'mul7_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4084 [1/3] (13.3ns)   --->   "%add7_4_1 = fadd i32 %mul2_4_1, i32 %mul3_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4084 'fadd' 'add7_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4085 [1/2] (10.1ns)   --->   "%mul6_4_1 = fmul i32 %Layer2_Weights_CPU_load_131, i32 %bitcast_ln67_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4085 'fmul' 'mul6_4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4086 [1/1] (14.6ns)   --->   "%gmem0_addr_132_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_132" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4086 'read' 'gmem0_addr_132_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4087 [1/7] (14.6ns)   --->   "%gmem0_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_133, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4087 'readreq' 'gmem0_load_133_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4088 [2/7] (14.6ns)   --->   "%gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4088 'readreq' 'gmem0_load_134_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4089 [3/7] (14.6ns)   --->   "%gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4089 'readreq' 'gmem0_load_135_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4090 [4/7] (14.6ns)   --->   "%gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4090 'readreq' 'gmem0_load_136_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4091 [5/7] (14.6ns)   --->   "%gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4091 'readreq' 'gmem0_load_137_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4092 [6/7] (14.6ns)   --->   "%gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4092 'readreq' 'gmem0_load_138_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4093 [7/7] (14.6ns)   --->   "%gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4093 'readreq' 'gmem0_load_139_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 4094 [1/1] (1.41ns)   --->   "%add_ln65_56 = add i9 %zext_ln63_40, i9 341" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4094 'add' 'add_ln65_56' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4095 [1/1] (0.00ns)   --->   "%shl_ln65_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_56, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4095 'bitconcatenate' 'shl_ln65_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_143 : Operation 4096 [1/1] (0.00ns)   --->   "%zext_ln65_23 = zext i11 %shl_ln65_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4096 'zext' 'zext_ln65_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_143 : Operation 4097 [1/1] (1.99ns)   --->   "%add_ln65_57 = add i64 %zext_ln65_23, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4097 'add' 'add_ln65_57' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4098 [1/1] (0.00ns)   --->   "%trunc_ln65_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_57, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4098 'partselect' 'trunc_ln65_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_143 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln65_23 = sext i62 %trunc_ln65_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4099 'sext' 'sext_ln65_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_143 : Operation 4100 [1/1] (0.00ns)   --->   "%gmem0_addr_140 = getelementptr i32 %gmem0, i64 %sext_ln65_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4100 'getelementptr' 'gmem0_addr_140' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 144 <SV = 143> <Delay = 14.6>
ST_144 : Operation 4101 [2/3] (13.3ns)   --->   "%add4_2 = fadd i32 %add3_2, i32 %add2_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4101 'fadd' 'add4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4102 [1/3] (13.3ns)   --->   "%add9_4 = fadd i32 %add8_4, i32 %mul5_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4102 'fadd' 'add9_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4103 [1/2] (10.1ns)   --->   "%mul7_4 = fmul i32 %Layer2_Weights_CPU_load_126, i32 %bitcast_ln68_20" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4103 'fmul' 'mul7_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4104 [3/3] (13.3ns)   --->   "%add8_4_1 = fadd i32 %add7_4_1, i32 %mul4_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4104 'fadd' 'add8_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4105 [1/1] (0.00ns)   --->   "%bitcast_ln63_22 = bitcast i32 %gmem0_addr_132_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4105 'bitcast' 'bitcast_ln63_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_144 : Operation 4106 [2/2] (10.1ns)   --->   "%mul2_4_2 = fmul i32 %Layer2_Weights_CPU_load_133, i32 %bitcast_ln63_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4106 'fmul' 'mul2_4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4107 [1/1] (14.6ns)   --->   "%gmem0_addr_133_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_133" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4107 'read' 'gmem0_addr_133_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4108 [1/7] (14.6ns)   --->   "%gmem0_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_134, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4108 'readreq' 'gmem0_load_134_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4109 [2/7] (14.6ns)   --->   "%gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4109 'readreq' 'gmem0_load_135_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4110 [3/7] (14.6ns)   --->   "%gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4110 'readreq' 'gmem0_load_136_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4111 [4/7] (14.6ns)   --->   "%gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4111 'readreq' 'gmem0_load_137_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4112 [5/7] (14.6ns)   --->   "%gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4112 'readreq' 'gmem0_load_138_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4113 [6/7] (14.6ns)   --->   "%gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4113 'readreq' 'gmem0_load_139_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4114 [7/7] (14.6ns)   --->   "%gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4114 'readreq' 'gmem0_load_140_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 4115 [1/1] (1.44ns)   --->   "%add_ln66_56 = add i10 %zext_ln63_39, i10 510" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4115 'add' 'add_ln66_56' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4116 [1/1] (0.00ns)   --->   "%shl_ln66_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_56, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4116 'bitconcatenate' 'shl_ln66_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_144 : Operation 4117 [1/1] (0.00ns)   --->   "%zext_ln66_23 = zext i12 %shl_ln66_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4117 'zext' 'zext_ln66_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_144 : Operation 4118 [1/1] (1.99ns)   --->   "%add_ln66_57 = add i64 %zext_ln66_23, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4118 'add' 'add_ln66_57' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4119 [1/1] (0.00ns)   --->   "%trunc_ln66_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_57, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4119 'partselect' 'trunc_ln66_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_144 : Operation 4120 [1/1] (0.00ns)   --->   "%sext_ln66_23 = sext i62 %trunc_ln66_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4120 'sext' 'sext_ln66_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_144 : Operation 4121 [1/1] (0.00ns)   --->   "%gmem0_addr_141 = getelementptr i32 %gmem0, i64 %sext_ln66_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4121 'getelementptr' 'gmem0_addr_141' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 145 <SV = 144> <Delay = 14.6>
ST_145 : Operation 4122 [1/3] (13.3ns)   --->   "%add4_2 = fadd i32 %add3_2, i32 %add2_2_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4122 'fadd' 'add4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4123 [3/3] (13.3ns)   --->   "%add1_4 = fadd i32 %add9_4, i32 %mul6_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4123 'fadd' 'add1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4124 [2/3] (13.3ns)   --->   "%add8_4_1 = fadd i32 %add7_4_1, i32 %mul4_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4124 'fadd' 'add8_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4125 [1/2] (10.1ns)   --->   "%mul2_4_2 = fmul i32 %Layer2_Weights_CPU_load_133, i32 %bitcast_ln63_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4125 'fmul' 'mul2_4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4126 [1/1] (0.00ns)   --->   "%bitcast_ln64_22 = bitcast i32 %gmem0_addr_133_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4126 'bitcast' 'bitcast_ln64_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_145 : Operation 4127 [2/2] (10.1ns)   --->   "%mul3_4_2 = fmul i32 %Layer2_Weights_CPU_load_134, i32 %bitcast_ln64_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4127 'fmul' 'mul3_4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4128 [1/1] (14.6ns)   --->   "%gmem0_addr_134_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_134" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4128 'read' 'gmem0_addr_134_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4129 [1/7] (14.6ns)   --->   "%gmem0_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_135, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4129 'readreq' 'gmem0_load_135_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4130 [2/7] (14.6ns)   --->   "%gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4130 'readreq' 'gmem0_load_136_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4131 [3/7] (14.6ns)   --->   "%gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4131 'readreq' 'gmem0_load_137_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4132 [4/7] (14.6ns)   --->   "%gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4132 'readreq' 'gmem0_load_138_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4133 [5/7] (14.6ns)   --->   "%gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4133 'readreq' 'gmem0_load_139_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4134 [6/7] (14.6ns)   --->   "%gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4134 'readreq' 'gmem0_load_140_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4135 [7/7] (14.6ns)   --->   "%gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4135 'readreq' 'gmem0_load_141_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 4136 [1/1] (1.44ns)   --->   "%add_ln67_56 = add i10 %zext_ln63_39, i10 679" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4136 'add' 'add_ln67_56' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4137 [1/1] (0.00ns)   --->   "%shl_ln67_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_56, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4137 'bitconcatenate' 'shl_ln67_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_145 : Operation 4138 [1/1] (0.00ns)   --->   "%zext_ln67_23 = zext i12 %shl_ln67_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4138 'zext' 'zext_ln67_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_145 : Operation 4139 [1/1] (1.99ns)   --->   "%add_ln67_57 = add i64 %zext_ln67_23, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4139 'add' 'add_ln67_57' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4140 [1/1] (0.00ns)   --->   "%trunc_ln67_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_57, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4140 'partselect' 'trunc_ln67_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_145 : Operation 4141 [1/1] (0.00ns)   --->   "%sext_ln67_23 = sext i62 %trunc_ln67_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4141 'sext' 'sext_ln67_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_145 : Operation 4142 [1/1] (0.00ns)   --->   "%gmem0_addr_142 = getelementptr i32 %gmem0, i64 %sext_ln67_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4142 'getelementptr' 'gmem0_addr_142' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 146 <SV = 145> <Delay = 14.6>
ST_146 : Operation 4143 [3/3] (13.3ns)   --->   "%add3_3 = fadd i32 %add_3, i32 %add2_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4143 'fadd' 'add3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4144 [2/3] (13.3ns)   --->   "%add1_4 = fadd i32 %add9_4, i32 %mul6_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4144 'fadd' 'add1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4145 [1/3] (13.3ns)   --->   "%add8_4_1 = fadd i32 %add7_4_1, i32 %mul4_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4145 'fadd' 'add8_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4146 [1/2] (10.1ns)   --->   "%mul3_4_2 = fmul i32 %Layer2_Weights_CPU_load_134, i32 %bitcast_ln64_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4146 'fmul' 'mul3_4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4147 [1/1] (0.00ns)   --->   "%bitcast_ln65_22 = bitcast i32 %gmem0_addr_134_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4147 'bitcast' 'bitcast_ln65_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_146 : Operation 4148 [2/2] (10.1ns)   --->   "%mul4_4_2 = fmul i32 %Layer2_Weights_CPU_load_135, i32 %bitcast_ln65_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4148 'fmul' 'mul4_4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4149 [1/1] (14.6ns)   --->   "%gmem0_addr_135_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_135" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4149 'read' 'gmem0_addr_135_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4150 [1/7] (14.6ns)   --->   "%gmem0_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_136, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4150 'readreq' 'gmem0_load_136_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4151 [2/7] (14.6ns)   --->   "%gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4151 'readreq' 'gmem0_load_137_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4152 [3/7] (14.6ns)   --->   "%gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4152 'readreq' 'gmem0_load_138_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4153 [4/7] (14.6ns)   --->   "%gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4153 'readreq' 'gmem0_load_139_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4154 [5/7] (14.6ns)   --->   "%gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4154 'readreq' 'gmem0_load_140_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4155 [6/7] (14.6ns)   --->   "%gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4155 'readreq' 'gmem0_load_141_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4156 [7/7] (14.6ns)   --->   "%gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4156 'readreq' 'gmem0_load_142_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 4157 [1/1] (1.41ns)   --->   "%add_ln68_54 = add i9 %zext_ln63_40, i9 336" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4157 'add' 'add_ln68_54' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4158 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_54, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4158 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_146 : Operation 4159 [1/1] (0.00ns)   --->   "%sext_ln68_43 = sext i11 %tmp_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4159 'sext' 'sext_ln68_43' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_146 : Operation 4160 [1/1] (0.00ns)   --->   "%zext_ln68_23 = zext i12 %sext_ln68_43" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4160 'zext' 'zext_ln68_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_146 : Operation 4161 [1/1] (1.99ns)   --->   "%add_ln68_55 = add i64 %zext_ln68_23, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4161 'add' 'add_ln68_55' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4162 [1/1] (0.00ns)   --->   "%trunc_ln68_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_55, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4162 'partselect' 'trunc_ln68_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_146 : Operation 4163 [1/1] (0.00ns)   --->   "%sext_ln68_23 = sext i62 %trunc_ln68_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4163 'sext' 'sext_ln68_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_146 : Operation 4164 [1/1] (0.00ns)   --->   "%gmem0_addr_143 = getelementptr i32 %gmem0, i64 %sext_ln68_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4164 'getelementptr' 'gmem0_addr_143' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 147 <SV = 146> <Delay = 14.6>
ST_147 : Operation 4165 [2/3] (13.3ns)   --->   "%add3_3 = fadd i32 %add_3, i32 %add2_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4165 'fadd' 'add3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4166 [1/3] (13.3ns)   --->   "%add1_4 = fadd i32 %add9_4, i32 %mul6_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4166 'fadd' 'add1_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4167 [3/3] (13.3ns)   --->   "%add7_4_2 = fadd i32 %mul2_4_2, i32 %mul3_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4167 'fadd' 'add7_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4168 [1/2] (10.1ns)   --->   "%mul4_4_2 = fmul i32 %Layer2_Weights_CPU_load_135, i32 %bitcast_ln65_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4168 'fmul' 'mul4_4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4169 [1/1] (0.00ns)   --->   "%bitcast_ln66_22 = bitcast i32 %gmem0_addr_135_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4169 'bitcast' 'bitcast_ln66_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_147 : Operation 4170 [2/2] (10.1ns)   --->   "%mul5_4_2 = fmul i32 %Layer2_Weights_CPU_load_136, i32 %bitcast_ln66_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4170 'fmul' 'mul5_4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4171 [1/1] (14.6ns)   --->   "%gmem0_addr_136_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_136" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4171 'read' 'gmem0_addr_136_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4172 [1/7] (14.6ns)   --->   "%gmem0_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_137, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4172 'readreq' 'gmem0_load_137_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4173 [2/7] (14.6ns)   --->   "%gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4173 'readreq' 'gmem0_load_138_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4174 [3/7] (14.6ns)   --->   "%gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4174 'readreq' 'gmem0_load_139_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4175 [4/7] (14.6ns)   --->   "%gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4175 'readreq' 'gmem0_load_140_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4176 [5/7] (14.6ns)   --->   "%gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4176 'readreq' 'gmem0_load_141_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4177 [6/7] (14.6ns)   --->   "%gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4177 'readreq' 'gmem0_load_142_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4178 [7/7] (14.6ns)   --->   "%gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4178 'readreq' 'gmem0_load_143_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 4179 [1/1] (0.00ns)   --->   "%shl_ln63_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_57, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4179 'bitconcatenate' 'shl_ln63_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_147 : Operation 4180 [1/1] (0.00ns)   --->   "%zext_ln63_45 = zext i10 %shl_ln63_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4180 'zext' 'zext_ln63_45' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_147 : Operation 4181 [1/1] (1.99ns)   --->   "%add_ln63_58 = add i64 %zext_ln63_45, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4181 'add' 'add_ln63_58' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4182 [1/1] (0.00ns)   --->   "%trunc_ln63_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63_58, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4182 'partselect' 'trunc_ln63_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_147 : Operation 4183 [1/1] (0.00ns)   --->   "%sext_ln63_24 = sext i62 %trunc_ln63_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4183 'sext' 'sext_ln63_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_147 : Operation 4184 [1/1] (0.00ns)   --->   "%gmem0_addr_144 = getelementptr i32 %gmem0, i64 %sext_ln63_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4184 'getelementptr' 'gmem0_addr_144' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 148 <SV = 147> <Delay = 14.6>
ST_148 : Operation 4185 [1/3] (13.3ns)   --->   "%add3_3 = fadd i32 %add_3, i32 %add2_3_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4185 'fadd' 'add3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4186 [3/3] (13.3ns)   --->   "%add9_4_1 = fadd i32 %add8_4_1, i32 %mul5_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4186 'fadd' 'add9_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4187 [1/1] (0.00ns)   --->   "%bitcast_ln68_21 = bitcast i32 %gmem0_addr_131_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4187 'bitcast' 'bitcast_ln68_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_148 : Operation 4188 [2/2] (10.1ns)   --->   "%mul7_4_1 = fmul i32 %Layer2_Weights_CPU_load_132, i32 %bitcast_ln68_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4188 'fmul' 'mul7_4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4189 [2/3] (13.3ns)   --->   "%add7_4_2 = fadd i32 %mul2_4_2, i32 %mul3_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4189 'fadd' 'add7_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4190 [1/2] (10.1ns)   --->   "%mul5_4_2 = fmul i32 %Layer2_Weights_CPU_load_136, i32 %bitcast_ln66_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4190 'fmul' 'mul5_4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4191 [1/1] (14.6ns)   --->   "%gmem0_addr_137_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_137" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4191 'read' 'gmem0_addr_137_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4192 [1/7] (14.6ns)   --->   "%gmem0_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_138, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4192 'readreq' 'gmem0_load_138_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4193 [2/7] (14.6ns)   --->   "%gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4193 'readreq' 'gmem0_load_139_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4194 [3/7] (14.6ns)   --->   "%gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4194 'readreq' 'gmem0_load_140_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4195 [4/7] (14.6ns)   --->   "%gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4195 'readreq' 'gmem0_load_141_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4196 [5/7] (14.6ns)   --->   "%gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4196 'readreq' 'gmem0_load_142_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4197 [6/7] (14.6ns)   --->   "%gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4197 'readreq' 'gmem0_load_143_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4198 [7/7] (14.6ns)   --->   "%gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4198 'readreq' 'gmem0_load_144_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 4199 [1/1] (1.41ns)   --->   "%add_ln64_58 = add i9 %zext_ln63_40, i9 173" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4199 'add' 'add_ln64_58' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4200 [1/1] (0.00ns)   --->   "%shl_ln64_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64_58, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4200 'bitconcatenate' 'shl_ln64_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_148 : Operation 4201 [1/1] (0.00ns)   --->   "%zext_ln64_42 = zext i11 %shl_ln64_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4201 'zext' 'zext_ln64_42' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_148 : Operation 4202 [1/1] (1.99ns)   --->   "%add_ln64_59 = add i64 %zext_ln64_42, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4202 'add' 'add_ln64_59' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4203 [1/1] (0.00ns)   --->   "%trunc_ln64_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_59, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4203 'partselect' 'trunc_ln64_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_148 : Operation 4204 [1/1] (0.00ns)   --->   "%sext_ln64_24 = sext i62 %trunc_ln64_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4204 'sext' 'sext_ln64_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_148 : Operation 4205 [1/1] (0.00ns)   --->   "%gmem0_addr_145 = getelementptr i32 %gmem0, i64 %sext_ln64_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4205 'getelementptr' 'gmem0_addr_145' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 149 <SV = 148> <Delay = 14.6>
ST_149 : Operation 4206 [3/3] (13.3ns)   --->   "%add2_4 = fadd i32 %add1_4, i32 %mul7_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4206 'fadd' 'add2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4207 [2/3] (13.3ns)   --->   "%add9_4_1 = fadd i32 %add8_4_1, i32 %mul5_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4207 'fadd' 'add9_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4208 [1/2] (10.1ns)   --->   "%mul7_4_1 = fmul i32 %Layer2_Weights_CPU_load_132, i32 %bitcast_ln68_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4208 'fmul' 'mul7_4_1' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4209 [1/3] (13.3ns)   --->   "%add7_4_2 = fadd i32 %mul2_4_2, i32 %mul3_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4209 'fadd' 'add7_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4210 [1/1] (0.00ns)   --->   "%bitcast_ln67_22 = bitcast i32 %gmem0_addr_136_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4210 'bitcast' 'bitcast_ln67_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_149 : Operation 4211 [2/2] (10.1ns)   --->   "%mul6_4_2 = fmul i32 %Layer2_Weights_CPU_load_137, i32 %bitcast_ln67_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4211 'fmul' 'mul6_4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4212 [1/1] (14.6ns)   --->   "%gmem0_addr_138_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_138" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4212 'read' 'gmem0_addr_138_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4213 [1/7] (14.6ns)   --->   "%gmem0_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_139, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4213 'readreq' 'gmem0_load_139_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4214 [2/7] (14.6ns)   --->   "%gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4214 'readreq' 'gmem0_load_140_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4215 [3/7] (14.6ns)   --->   "%gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4215 'readreq' 'gmem0_load_141_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4216 [4/7] (14.6ns)   --->   "%gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4216 'readreq' 'gmem0_load_142_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4217 [5/7] (14.6ns)   --->   "%gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4217 'readreq' 'gmem0_load_143_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4218 [6/7] (14.6ns)   --->   "%gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4218 'readreq' 'gmem0_load_144_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4219 [7/7] (14.6ns)   --->   "%gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4219 'readreq' 'gmem0_load_145_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 4220 [1/1] (1.41ns)   --->   "%add_ln65_58 = add i9 %zext_ln63_40, i9 342" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4220 'add' 'add_ln65_58' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4221 [1/1] (0.00ns)   --->   "%shl_ln65_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln65_58, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4221 'bitconcatenate' 'shl_ln65_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_149 : Operation 4222 [1/1] (0.00ns)   --->   "%zext_ln65_24 = zext i11 %shl_ln65_21" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4222 'zext' 'zext_ln65_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_149 : Operation 4223 [1/1] (1.99ns)   --->   "%add_ln65_59 = add i64 %zext_ln65_24, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4223 'add' 'add_ln65_59' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4224 [1/1] (0.00ns)   --->   "%trunc_ln65_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_59, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4224 'partselect' 'trunc_ln65_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_149 : Operation 4225 [1/1] (0.00ns)   --->   "%sext_ln65_24 = sext i62 %trunc_ln65_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4225 'sext' 'sext_ln65_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_149 : Operation 4226 [1/1] (0.00ns)   --->   "%gmem0_addr_146 = getelementptr i32 %gmem0, i64 %sext_ln65_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4226 'getelementptr' 'gmem0_addr_146' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 150 <SV = 149> <Delay = 14.6>
ST_150 : Operation 4227 [2/3] (13.3ns)   --->   "%add2_4 = fadd i32 %add1_4, i32 %mul7_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4227 'fadd' 'add2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4228 [1/3] (13.3ns)   --->   "%add9_4_1 = fadd i32 %add8_4_1, i32 %mul5_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4228 'fadd' 'add9_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4229 [3/3] (13.3ns)   --->   "%add8_4_2 = fadd i32 %add7_4_2, i32 %mul4_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4229 'fadd' 'add8_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4230 [1/2] (10.1ns)   --->   "%mul6_4_2 = fmul i32 %Layer2_Weights_CPU_load_137, i32 %bitcast_ln67_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4230 'fmul' 'mul6_4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4231 [1/1] (0.00ns)   --->   "%bitcast_ln63_23 = bitcast i32 %gmem0_addr_138_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4231 'bitcast' 'bitcast_ln63_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_150 : Operation 4232 [2/2] (10.1ns)   --->   "%mul2_4_3 = fmul i32 %Layer2_Weights_CPU_load_139, i32 %bitcast_ln63_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4232 'fmul' 'mul2_4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4233 [1/1] (14.6ns)   --->   "%gmem0_addr_139_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_139" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4233 'read' 'gmem0_addr_139_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4234 [1/7] (14.6ns)   --->   "%gmem0_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_140, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4234 'readreq' 'gmem0_load_140_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4235 [2/7] (14.6ns)   --->   "%gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4235 'readreq' 'gmem0_load_141_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4236 [3/7] (14.6ns)   --->   "%gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4236 'readreq' 'gmem0_load_142_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4237 [4/7] (14.6ns)   --->   "%gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4237 'readreq' 'gmem0_load_143_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4238 [5/7] (14.6ns)   --->   "%gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4238 'readreq' 'gmem0_load_144_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4239 [6/7] (14.6ns)   --->   "%gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4239 'readreq' 'gmem0_load_145_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4240 [7/7] (14.6ns)   --->   "%gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4240 'readreq' 'gmem0_load_146_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 4241 [1/1] (1.44ns)   --->   "%add_ln66_58 = add i10 %zext_ln63_39, i10 511" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4241 'add' 'add_ln66_58' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4242 [1/1] (0.00ns)   --->   "%shl_ln66_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln66_58, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4242 'bitconcatenate' 'shl_ln66_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_150 : Operation 4243 [1/1] (0.00ns)   --->   "%zext_ln66_24 = zext i12 %shl_ln66_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4243 'zext' 'zext_ln66_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_150 : Operation 4244 [1/1] (1.99ns)   --->   "%add_ln66_59 = add i64 %zext_ln66_24, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4244 'add' 'add_ln66_59' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4245 [1/1] (0.00ns)   --->   "%trunc_ln66_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_59, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4245 'partselect' 'trunc_ln66_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_150 : Operation 4246 [1/1] (0.00ns)   --->   "%sext_ln66_24 = sext i62 %trunc_ln66_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4246 'sext' 'sext_ln66_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_150 : Operation 4247 [1/1] (0.00ns)   --->   "%gmem0_addr_147 = getelementptr i32 %gmem0, i64 %sext_ln66_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4247 'getelementptr' 'gmem0_addr_147' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 151 <SV = 150> <Delay = 14.6>
ST_151 : Operation 4248 [1/3] (13.3ns)   --->   "%add2_4 = fadd i32 %add1_4, i32 %mul7_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4248 'fadd' 'add2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4249 [3/3] (13.3ns)   --->   "%add1_4_1 = fadd i32 %add9_4_1, i32 %mul6_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4249 'fadd' 'add1_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4250 [2/3] (13.3ns)   --->   "%add8_4_2 = fadd i32 %add7_4_2, i32 %mul4_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4250 'fadd' 'add8_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4251 [1/2] (10.1ns)   --->   "%mul2_4_3 = fmul i32 %Layer2_Weights_CPU_load_139, i32 %bitcast_ln63_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4251 'fmul' 'mul2_4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4252 [1/1] (0.00ns)   --->   "%bitcast_ln64_23 = bitcast i32 %gmem0_addr_139_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4252 'bitcast' 'bitcast_ln64_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_151 : Operation 4253 [2/2] (10.1ns)   --->   "%mul3_4_3 = fmul i32 %Layer2_Weights_CPU_load_140, i32 %bitcast_ln64_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4253 'fmul' 'mul3_4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4254 [1/1] (14.6ns)   --->   "%gmem0_addr_140_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_140" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4254 'read' 'gmem0_addr_140_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4255 [1/7] (14.6ns)   --->   "%gmem0_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_141, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4255 'readreq' 'gmem0_load_141_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4256 [2/7] (14.6ns)   --->   "%gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4256 'readreq' 'gmem0_load_142_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4257 [3/7] (14.6ns)   --->   "%gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4257 'readreq' 'gmem0_load_143_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4258 [4/7] (14.6ns)   --->   "%gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4258 'readreq' 'gmem0_load_144_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4259 [5/7] (14.6ns)   --->   "%gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4259 'readreq' 'gmem0_load_145_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4260 [6/7] (14.6ns)   --->   "%gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4260 'readreq' 'gmem0_load_146_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4261 [7/7] (14.6ns)   --->   "%gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4261 'readreq' 'gmem0_load_147_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 4262 [1/1] (1.44ns)   --->   "%add_ln67_58 = add i10 %zext_ln63_39, i10 680" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4262 'add' 'add_ln67_58' <Predicate = (!icmp_ln54)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4263 [1/1] (0.00ns)   --->   "%shl_ln67_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln67_58, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4263 'bitconcatenate' 'shl_ln67_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_151 : Operation 4264 [1/1] (0.00ns)   --->   "%zext_ln67_24 = zext i12 %shl_ln67_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4264 'zext' 'zext_ln67_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_151 : Operation 4265 [1/1] (1.99ns)   --->   "%add_ln67_59 = add i64 %zext_ln67_24, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4265 'add' 'add_ln67_59' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4266 [1/1] (0.00ns)   --->   "%trunc_ln67_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_59, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4266 'partselect' 'trunc_ln67_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_151 : Operation 4267 [1/1] (0.00ns)   --->   "%sext_ln67_24 = sext i62 %trunc_ln67_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4267 'sext' 'sext_ln67_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_151 : Operation 4268 [1/1] (0.00ns)   --->   "%gmem0_addr_148 = getelementptr i32 %gmem0, i64 %sext_ln67_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4268 'getelementptr' 'gmem0_addr_148' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_151 : Operation 4269 [1/1] (1.41ns)   --->   "%add_ln68_56 = add i9 %zext_ln63_40, i9 337" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4269 'add' 'add_ln68_56' <Predicate = (!icmp_ln54)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4270 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln68_56, i2 0" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4270 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_151 : Operation 4271 [1/1] (0.00ns)   --->   "%sext_ln68_44 = sext i11 %tmp_25" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4271 'sext' 'sext_ln68_44' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_151 : Operation 4272 [1/1] (0.00ns)   --->   "%zext_ln68_24 = zext i12 %sext_ln68_44" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4272 'zext' 'zext_ln68_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_151 : Operation 4273 [1/1] (1.99ns)   --->   "%add_ln68_57 = add i64 %zext_ln68_24, i64 %Layer2_Neurons_CPU_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4273 'add' 'add_ln68_57' <Predicate = (!icmp_ln54)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4274 [1/1] (0.00ns)   --->   "%trunc_ln68_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_57, i32 2, i32 63" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4274 'partselect' 'trunc_ln68_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_151 : Operation 4275 [1/1] (0.00ns)   --->   "%sext_ln68_24 = sext i62 %trunc_ln68_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4275 'sext' 'sext_ln68_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_151 : Operation 4276 [1/1] (0.00ns)   --->   "%gmem0_addr_149 = getelementptr i32 %gmem0, i64 %sext_ln68_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4276 'getelementptr' 'gmem0_addr_149' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 152 <SV = 151> <Delay = 14.6>
ST_152 : Operation 4277 [3/3] (13.3ns)   --->   "%somme_2_1 = fadd i32 %somme_2, i32 %add5_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4277 'fadd' 'somme_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4278 [2/3] (13.3ns)   --->   "%add1_4_1 = fadd i32 %add9_4_1, i32 %mul6_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4278 'fadd' 'add1_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4279 [1/3] (13.3ns)   --->   "%add8_4_2 = fadd i32 %add7_4_2, i32 %mul4_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4279 'fadd' 'add8_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4280 [1/2] (10.1ns)   --->   "%mul3_4_3 = fmul i32 %Layer2_Weights_CPU_load_140, i32 %bitcast_ln64_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4280 'fmul' 'mul3_4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4281 [1/1] (0.00ns)   --->   "%bitcast_ln65_23 = bitcast i32 %gmem0_addr_140_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4281 'bitcast' 'bitcast_ln65_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_152 : Operation 4282 [2/2] (10.1ns)   --->   "%mul4_4_3 = fmul i32 %Layer2_Weights_CPU_load_141, i32 %bitcast_ln65_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4282 'fmul' 'mul4_4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4283 [1/1] (14.6ns)   --->   "%gmem0_addr_141_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_141" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4283 'read' 'gmem0_addr_141_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4284 [1/7] (14.6ns)   --->   "%gmem0_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_142, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4284 'readreq' 'gmem0_load_142_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4285 [2/7] (14.6ns)   --->   "%gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4285 'readreq' 'gmem0_load_143_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4286 [3/7] (14.6ns)   --->   "%gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4286 'readreq' 'gmem0_load_144_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4287 [4/7] (14.6ns)   --->   "%gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4287 'readreq' 'gmem0_load_145_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4288 [5/7] (14.6ns)   --->   "%gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4288 'readreq' 'gmem0_load_146_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4289 [6/7] (14.6ns)   --->   "%gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4289 'readreq' 'gmem0_load_147_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4290 [7/7] (14.6ns)   --->   "%gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4290 'readreq' 'gmem0_load_148_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 4291 [1/1] (1.18ns)   --->   "%add_ln56 = add i3 %select_ln55, i3 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:56]   --->   Operation 4291 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4292 [1/1] (0.75ns)   --->   "%select_ln55_34 = select i1 %icmp_ln55, i6 1, i6 %add_ln55_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:55]   --->   Operation 4292 'select' 'select_ln55_34' <Predicate = (!icmp_ln54)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 4293 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 4293 'br' 'br_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 153 <SV = 152> <Delay = 14.6>
ST_153 : Operation 4294 [2/3] (13.3ns)   --->   "%somme_2_1 = fadd i32 %somme_2, i32 %add5_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4294 'fadd' 'somme_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4295 [1/3] (13.3ns)   --->   "%add1_4_1 = fadd i32 %add9_4_1, i32 %mul6_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4295 'fadd' 'add1_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4296 [3/3] (13.3ns)   --->   "%add7_4_3 = fadd i32 %mul2_4_3, i32 %mul3_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4296 'fadd' 'add7_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4297 [1/2] (10.1ns)   --->   "%mul4_4_3 = fmul i32 %Layer2_Weights_CPU_load_141, i32 %bitcast_ln65_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4297 'fmul' 'mul4_4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4298 [1/1] (0.00ns)   --->   "%bitcast_ln66_23 = bitcast i32 %gmem0_addr_141_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4298 'bitcast' 'bitcast_ln66_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_153 : Operation 4299 [2/2] (10.1ns)   --->   "%mul5_4_3 = fmul i32 %Layer2_Weights_CPU_load_142, i32 %bitcast_ln66_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4299 'fmul' 'mul5_4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4300 [1/1] (14.6ns)   --->   "%gmem0_addr_142_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_142" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4300 'read' 'gmem0_addr_142_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4301 [1/7] (14.6ns)   --->   "%gmem0_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_143, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4301 'readreq' 'gmem0_load_143_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4302 [2/7] (14.6ns)   --->   "%gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4302 'readreq' 'gmem0_load_144_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4303 [3/7] (14.6ns)   --->   "%gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4303 'readreq' 'gmem0_load_145_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4304 [4/7] (14.6ns)   --->   "%gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4304 'readreq' 'gmem0_load_146_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4305 [5/7] (14.6ns)   --->   "%gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4305 'readreq' 'gmem0_load_147_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4306 [6/7] (14.6ns)   --->   "%gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4306 'readreq' 'gmem0_load_148_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 4307 [7/7] (14.6ns)   --->   "%gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4307 'readreq' 'gmem0_load_149_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 153> <Delay = 14.6>
ST_154 : Operation 4308 [1/3] (13.3ns)   --->   "%somme_2_1 = fadd i32 %somme_2, i32 %add5_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4308 'fadd' 'somme_2_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4309 [1/1] (0.00ns)   --->   "%bitcast_ln68_14 = bitcast i32 %gmem0_addr_89_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4309 'bitcast' 'bitcast_ln68_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_154 : Operation 4310 [2/2] (10.1ns)   --->   "%mul7_2_4 = fmul i32 %Layer2_Weights_CPU_load_90, i32 %bitcast_ln68_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4310 'fmul' 'mul7_2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4311 [3/3] (13.3ns)   --->   "%add9_4_2 = fadd i32 %add8_4_2, i32 %mul5_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4311 'fadd' 'add9_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4312 [2/3] (13.3ns)   --->   "%add7_4_3 = fadd i32 %mul2_4_3, i32 %mul3_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4312 'fadd' 'add7_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4313 [1/2] (10.1ns)   --->   "%mul5_4_3 = fmul i32 %Layer2_Weights_CPU_load_142, i32 %bitcast_ln66_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4313 'fmul' 'mul5_4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4314 [1/1] (14.6ns)   --->   "%gmem0_addr_143_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_143" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4314 'read' 'gmem0_addr_143_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4315 [1/7] (14.6ns)   --->   "%gmem0_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_144, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4315 'readreq' 'gmem0_load_144_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4316 [2/7] (14.6ns)   --->   "%gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4316 'readreq' 'gmem0_load_145_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4317 [3/7] (14.6ns)   --->   "%gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4317 'readreq' 'gmem0_load_146_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4318 [4/7] (14.6ns)   --->   "%gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4318 'readreq' 'gmem0_load_147_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4319 [5/7] (14.6ns)   --->   "%gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4319 'readreq' 'gmem0_load_148_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 4320 [6/7] (14.6ns)   --->   "%gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4320 'readreq' 'gmem0_load_149_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 154> <Delay = 14.6>
ST_155 : Operation 4321 [1/2] (10.1ns)   --->   "%mul7_2_4 = fmul i32 %Layer2_Weights_CPU_load_90, i32 %bitcast_ln68_14" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4321 'fmul' 'mul7_2_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4322 [1/1] (0.00ns)   --->   "%bitcast_ln68_18 = bitcast i32 %gmem0_addr_113_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4322 'bitcast' 'bitcast_ln68_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_155 : Operation 4323 [2/2] (10.1ns)   --->   "%mul7_3_3 = fmul i32 %Layer2_Weights_CPU_load_114, i32 %bitcast_ln68_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4323 'fmul' 'mul7_3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4324 [3/3] (13.3ns)   --->   "%add2_4_1 = fadd i32 %add1_4_1, i32 %mul7_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4324 'fadd' 'add2_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4325 [2/3] (13.3ns)   --->   "%add9_4_2 = fadd i32 %add8_4_2, i32 %mul5_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4325 'fadd' 'add9_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4326 [1/3] (13.3ns)   --->   "%add7_4_3 = fadd i32 %mul2_4_3, i32 %mul3_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4326 'fadd' 'add7_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4327 [1/1] (14.6ns)   --->   "%gmem0_addr_144_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_144" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4327 'read' 'gmem0_addr_144_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 4328 [1/7] (14.6ns)   --->   "%gmem0_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_145, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4328 'readreq' 'gmem0_load_145_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 4329 [2/7] (14.6ns)   --->   "%gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4329 'readreq' 'gmem0_load_146_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 4330 [3/7] (14.6ns)   --->   "%gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4330 'readreq' 'gmem0_load_147_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 4331 [4/7] (14.6ns)   --->   "%gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4331 'readreq' 'gmem0_load_148_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 4332 [5/7] (14.6ns)   --->   "%gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4332 'readreq' 'gmem0_load_149_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 14.6>
ST_156 : Operation 4333 [1/2] (10.1ns)   --->   "%mul7_3_3 = fmul i32 %Layer2_Weights_CPU_load_114, i32 %bitcast_ln68_18" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4333 'fmul' 'mul7_3_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4334 [2/3] (13.3ns)   --->   "%add2_4_1 = fadd i32 %add1_4_1, i32 %mul7_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4334 'fadd' 'add2_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4335 [1/3] (13.3ns)   --->   "%add9_4_2 = fadd i32 %add8_4_2, i32 %mul5_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4335 'fadd' 'add9_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4336 [3/3] (13.3ns)   --->   "%add8_4_3 = fadd i32 %add7_4_3, i32 %mul4_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4336 'fadd' 'add8_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4337 [1/1] (0.00ns)   --->   "%bitcast_ln63_24 = bitcast i32 %gmem0_addr_144_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4337 'bitcast' 'bitcast_ln63_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_156 : Operation 4338 [2/2] (10.1ns)   --->   "%mul2_4_4 = fmul i32 %Layer2_Weights_CPU_load_145, i32 %bitcast_ln63_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4338 'fmul' 'mul2_4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4339 [1/1] (14.6ns)   --->   "%gmem0_addr_145_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_145" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4339 'read' 'gmem0_addr_145_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 4340 [1/7] (14.6ns)   --->   "%gmem0_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_146, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4340 'readreq' 'gmem0_load_146_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 4341 [2/7] (14.6ns)   --->   "%gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4341 'readreq' 'gmem0_load_147_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 4342 [3/7] (14.6ns)   --->   "%gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4342 'readreq' 'gmem0_load_148_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 4343 [4/7] (14.6ns)   --->   "%gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4343 'readreq' 'gmem0_load_149_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 14.6>
ST_157 : Operation 4344 [1/3] (13.3ns)   --->   "%add2_4_1 = fadd i32 %add1_4_1, i32 %mul7_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4344 'fadd' 'add2_4_1' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4345 [3/3] (13.3ns)   --->   "%add1_4_2 = fadd i32 %add9_4_2, i32 %mul6_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4345 'fadd' 'add1_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4346 [2/3] (13.3ns)   --->   "%add8_4_3 = fadd i32 %add7_4_3, i32 %mul4_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4346 'fadd' 'add8_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4347 [1/2] (10.1ns)   --->   "%mul2_4_4 = fmul i32 %Layer2_Weights_CPU_load_145, i32 %bitcast_ln63_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:63]   --->   Operation 4347 'fmul' 'mul2_4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4348 [1/1] (0.00ns)   --->   "%bitcast_ln64_24 = bitcast i32 %gmem0_addr_145_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4348 'bitcast' 'bitcast_ln64_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_157 : Operation 4349 [2/2] (10.1ns)   --->   "%mul3_4_4 = fmul i32 %Layer2_Weights_CPU_load_146, i32 %bitcast_ln64_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4349 'fmul' 'mul3_4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 4350 [1/1] (14.6ns)   --->   "%gmem0_addr_146_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_146" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4350 'read' 'gmem0_addr_146_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 4351 [1/7] (14.6ns)   --->   "%gmem0_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_147, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4351 'readreq' 'gmem0_load_147_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 4352 [2/7] (14.6ns)   --->   "%gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4352 'readreq' 'gmem0_load_148_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 4353 [3/7] (14.6ns)   --->   "%gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4353 'readreq' 'gmem0_load_149_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 14.6>
ST_158 : Operation 4354 [3/3] (13.3ns)   --->   "%add2_2_4 = fadd i32 %add1_2_4, i32 %mul7_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4354 'fadd' 'add2_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 4355 [2/3] (13.3ns)   --->   "%add1_4_2 = fadd i32 %add9_4_2, i32 %mul6_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4355 'fadd' 'add1_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 4356 [1/3] (13.3ns)   --->   "%add8_4_3 = fadd i32 %add7_4_3, i32 %mul4_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4356 'fadd' 'add8_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 4357 [1/2] (10.1ns)   --->   "%mul3_4_4 = fmul i32 %Layer2_Weights_CPU_load_146, i32 %bitcast_ln64_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4357 'fmul' 'mul3_4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 4358 [1/1] (0.00ns)   --->   "%bitcast_ln65_24 = bitcast i32 %gmem0_addr_146_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4358 'bitcast' 'bitcast_ln65_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_158 : Operation 4359 [2/2] (10.1ns)   --->   "%mul4_4_4 = fmul i32 %Layer2_Weights_CPU_load_147, i32 %bitcast_ln65_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4359 'fmul' 'mul4_4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 4360 [1/1] (14.6ns)   --->   "%gmem0_addr_147_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_147" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4360 'read' 'gmem0_addr_147_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 4361 [1/7] (14.6ns)   --->   "%gmem0_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_148, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4361 'readreq' 'gmem0_load_148_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 4362 [2/7] (14.6ns)   --->   "%gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4362 'readreq' 'gmem0_load_149_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 14.6>
ST_159 : Operation 4363 [2/3] (13.3ns)   --->   "%add2_2_4 = fadd i32 %add1_2_4, i32 %mul7_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4363 'fadd' 'add2_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 4364 [1/1] (0.00ns)   --->   "%bitcast_ln67_19 = bitcast i32 %gmem0_addr_118_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4364 'bitcast' 'bitcast_ln67_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_159 : Operation 4365 [2/2] (10.1ns)   --->   "%mul6_3_4 = fmul i32 %Layer2_Weights_CPU_load_119, i32 %bitcast_ln67_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4365 'fmul' 'mul6_3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 4366 [1/3] (13.3ns)   --->   "%add1_4_2 = fadd i32 %add9_4_2, i32 %mul6_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4366 'fadd' 'add1_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 4367 [3/3] (13.3ns)   --->   "%add7_4_4 = fadd i32 %mul2_4_4, i32 %mul3_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4367 'fadd' 'add7_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 4368 [1/2] (10.1ns)   --->   "%mul4_4_4 = fmul i32 %Layer2_Weights_CPU_load_147, i32 %bitcast_ln65_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4368 'fmul' 'mul4_4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 4369 [1/1] (14.6ns)   --->   "%gmem0_addr_148_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_148" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4369 'read' 'gmem0_addr_148_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 4370 [1/7] (14.6ns)   --->   "%gmem0_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_149, i32 1" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4370 'readreq' 'gmem0_load_149_req' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 159> <Delay = 14.6>
ST_160 : Operation 4371 [1/3] (13.3ns)   --->   "%add2_2_4 = fadd i32 %add1_2_4, i32 %mul7_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4371 'fadd' 'add2_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 4372 [1/2] (10.1ns)   --->   "%mul6_3_4 = fmul i32 %Layer2_Weights_CPU_load_119, i32 %bitcast_ln67_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4372 'fmul' 'mul6_3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 4373 [1/1] (0.00ns)   --->   "%bitcast_ln68_22 = bitcast i32 %gmem0_addr_137_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4373 'bitcast' 'bitcast_ln68_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_160 : Operation 4374 [2/2] (10.1ns)   --->   "%mul7_4_2 = fmul i32 %Layer2_Weights_CPU_load_138, i32 %bitcast_ln68_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4374 'fmul' 'mul7_4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 4375 [3/3] (13.3ns)   --->   "%add9_4_3 = fadd i32 %add8_4_3, i32 %mul5_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4375 'fadd' 'add9_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 4376 [2/3] (13.3ns)   --->   "%add7_4_4 = fadd i32 %mul2_4_4, i32 %mul3_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4376 'fadd' 'add7_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 4377 [1/1] (14.6ns)   --->   "%gmem0_addr_149_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_149" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4377 'read' 'gmem0_addr_149_read' <Predicate = (!icmp_ln54)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 160> <Delay = 13.3>
ST_161 : Operation 4378 [3/3] (13.3ns)   --->   "%add2_3_3 = fadd i32 %add1_3_3, i32 %mul7_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4378 'fadd' 'add2_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 4379 [1/2] (10.1ns)   --->   "%mul7_4_2 = fmul i32 %Layer2_Weights_CPU_load_138, i32 %bitcast_ln68_22" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4379 'fmul' 'mul7_4_2' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 4380 [2/3] (13.3ns)   --->   "%add9_4_3 = fadd i32 %add8_4_3, i32 %mul5_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4380 'fadd' 'add9_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 4381 [1/1] (0.00ns)   --->   "%bitcast_ln67_23 = bitcast i32 %gmem0_addr_142_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4381 'bitcast' 'bitcast_ln67_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_161 : Operation 4382 [2/2] (10.1ns)   --->   "%mul6_4_3 = fmul i32 %Layer2_Weights_CPU_load_143, i32 %bitcast_ln67_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4382 'fmul' 'mul6_4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 4383 [1/3] (13.3ns)   --->   "%add7_4_4 = fadd i32 %mul2_4_4, i32 %mul3_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:64]   --->   Operation 4383 'fadd' 'add7_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 13.3>
ST_162 : Operation 4384 [2/3] (13.3ns)   --->   "%add2_3_3 = fadd i32 %add1_3_3, i32 %mul7_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4384 'fadd' 'add2_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 4385 [1/3] (13.3ns)   --->   "%add9_4_3 = fadd i32 %add8_4_3, i32 %mul5_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4385 'fadd' 'add9_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 4386 [1/2] (10.1ns)   --->   "%mul6_4_3 = fmul i32 %Layer2_Weights_CPU_load_143, i32 %bitcast_ln67_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4386 'fmul' 'mul6_4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 4387 [3/3] (13.3ns)   --->   "%add8_4_4 = fadd i32 %add7_4_4, i32 %mul4_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4387 'fadd' 'add8_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 13.3>
ST_163 : Operation 4388 [1/3] (13.3ns)   --->   "%add2_3_3 = fadd i32 %add1_3_3, i32 %mul7_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4388 'fadd' 'add2_3_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 4389 [3/3] (13.3ns)   --->   "%add1_3_4 = fadd i32 %add9_3_4, i32 %mul6_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4389 'fadd' 'add1_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 4390 [2/3] (13.3ns)   --->   "%add8_4_4 = fadd i32 %add7_4_4, i32 %mul4_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4390 'fadd' 'add8_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 13.3>
ST_164 : Operation 4391 [2/3] (13.3ns)   --->   "%add1_3_4 = fadd i32 %add9_3_4, i32 %mul6_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4391 'fadd' 'add1_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 4392 [1/3] (13.3ns)   --->   "%add8_4_4 = fadd i32 %add7_4_4, i32 %mul4_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:65]   --->   Operation 4392 'fadd' 'add8_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 4393 [3/3] (13.3ns)   --->   "%add_4 = fadd i32 %add2_4, i32 %add2_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4393 'fadd' 'add_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 13.3>
ST_165 : Operation 4394 [1/3] (13.3ns)   --->   "%add1_3_4 = fadd i32 %add9_3_4, i32 %mul6_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4394 'fadd' 'add1_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 4395 [2/3] (13.3ns)   --->   "%add_4 = fadd i32 %add2_4, i32 %add2_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4395 'fadd' 'add_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 13.3>
ST_166 : Operation 4396 [3/3] (13.3ns)   --->   "%add2_4_2 = fadd i32 %add1_4_2, i32 %mul7_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4396 'fadd' 'add2_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 4397 [1/1] (0.00ns)   --->   "%bitcast_ln66_24 = bitcast i32 %gmem0_addr_147_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4397 'bitcast' 'bitcast_ln66_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_166 : Operation 4398 [2/2] (10.1ns)   --->   "%mul5_4_4 = fmul i32 %Layer2_Weights_CPU_load_148, i32 %bitcast_ln66_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4398 'fmul' 'mul5_4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 4399 [1/3] (13.3ns)   --->   "%add_4 = fadd i32 %add2_4, i32 %add2_4_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4399 'fadd' 'add_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 13.3>
ST_167 : Operation 4400 [1/1] (0.00ns)   --->   "%bitcast_ln68_19 = bitcast i32 %gmem0_addr_119_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4400 'bitcast' 'bitcast_ln68_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_167 : Operation 4401 [2/2] (10.1ns)   --->   "%mul7_3_4 = fmul i32 %Layer2_Weights_CPU_load_120, i32 %bitcast_ln68_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4401 'fmul' 'mul7_3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 4402 [2/3] (13.3ns)   --->   "%add2_4_2 = fadd i32 %add1_4_2, i32 %mul7_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4402 'fadd' 'add2_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 4403 [3/3] (13.3ns)   --->   "%add1_4_3 = fadd i32 %add9_4_3, i32 %mul6_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4403 'fadd' 'add1_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 4404 [1/2] (10.1ns)   --->   "%mul5_4_4 = fmul i32 %Layer2_Weights_CPU_load_148, i32 %bitcast_ln66_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4404 'fmul' 'mul5_4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 13.3>
ST_168 : Operation 4405 [1/2] (10.1ns)   --->   "%mul7_3_4 = fmul i32 %Layer2_Weights_CPU_load_120, i32 %bitcast_ln68_19" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4405 'fmul' 'mul7_3_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 4406 [1/3] (13.3ns)   --->   "%add2_4_2 = fadd i32 %add1_4_2, i32 %mul7_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4406 'fadd' 'add2_4_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 4407 [2/3] (13.3ns)   --->   "%add1_4_3 = fadd i32 %add9_4_3, i32 %mul6_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4407 'fadd' 'add1_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 13.3>
ST_169 : Operation 4408 [1/3] (13.3ns)   --->   "%add1_4_3 = fadd i32 %add9_4_3, i32 %mul6_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4408 'fadd' 'add1_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 4409 [3/3] (13.3ns)   --->   "%add9_4_4 = fadd i32 %add8_4_4, i32 %mul5_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4409 'fadd' 'add9_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 13.3>
ST_170 : Operation 4410 [3/3] (13.3ns)   --->   "%add5_2 = fadd i32 %add4_2, i32 %add2_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4410 'fadd' 'add5_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 4411 [2/3] (13.3ns)   --->   "%add9_4_4 = fadd i32 %add8_4_4, i32 %mul5_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4411 'fadd' 'add9_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 13.3>
ST_171 : Operation 4412 [2/3] (13.3ns)   --->   "%add5_2 = fadd i32 %add4_2, i32 %add2_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4412 'fadd' 'add5_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 4413 [1/3] (13.3ns)   --->   "%add9_4_4 = fadd i32 %add8_4_4, i32 %mul5_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:66]   --->   Operation 4413 'fadd' 'add9_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 13.3>
ST_172 : Operation 4414 [1/3] (13.3ns)   --->   "%add5_2 = fadd i32 %add4_2, i32 %add2_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4414 'fadd' 'add5_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 13.3>
ST_173 : Operation 4415 [3/3] (13.3ns)   --->   "%add4_3 = fadd i32 %add3_3, i32 %add2_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4415 'fadd' 'add4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 13.3>
ST_174 : Operation 4416 [2/3] (13.3ns)   --->   "%add4_3 = fadd i32 %add3_3, i32 %add2_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4416 'fadd' 'add4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 13.3>
ST_175 : Operation 4417 [1/3] (13.3ns)   --->   "%add4_3 = fadd i32 %add3_3, i32 %add2_3_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4417 'fadd' 'add4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 13.3>
ST_176 : Operation 4418 [3/3] (13.3ns)   --->   "%add2_3_4 = fadd i32 %add1_3_4, i32 %mul7_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4418 'fadd' 'add2_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 13.3>
ST_177 : Operation 4419 [2/3] (13.3ns)   --->   "%add2_3_4 = fadd i32 %add1_3_4, i32 %mul7_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4419 'fadd' 'add2_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 13.3>
ST_178 : Operation 4420 [1/3] (13.3ns)   --->   "%add2_3_4 = fadd i32 %add1_3_4, i32 %mul7_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4420 'fadd' 'add2_3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 4421 [1/1] (0.00ns)   --->   "%bitcast_ln68_23 = bitcast i32 %gmem0_addr_143_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4421 'bitcast' 'bitcast_ln68_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_178 : Operation 4422 [2/2] (10.1ns)   --->   "%mul7_4_3 = fmul i32 %Layer2_Weights_CPU_load_144, i32 %bitcast_ln68_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4422 'fmul' 'mul7_4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 13.3>
ST_179 : Operation 4423 [1/2] (10.1ns)   --->   "%mul7_4_3 = fmul i32 %Layer2_Weights_CPU_load_144, i32 %bitcast_ln68_23" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4423 'fmul' 'mul7_4_3' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 4424 [3/3] (13.3ns)   --->   "%add3_4 = fadd i32 %add_4, i32 %add2_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4424 'fadd' 'add3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 13.3>
ST_180 : Operation 4425 [2/3] (13.3ns)   --->   "%add3_4 = fadd i32 %add_4, i32 %add2_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4425 'fadd' 'add3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 13.3>
ST_181 : Operation 4426 [1/3] (13.3ns)   --->   "%add3_4 = fadd i32 %add_4, i32 %add2_4_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4426 'fadd' 'add3_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 0.00>

State 183 <SV = 182> <Delay = 0.00>

State 184 <SV = 183> <Delay = 0.00>

State 185 <SV = 184> <Delay = 0.00>

State 186 <SV = 185> <Delay = 0.00>

State 187 <SV = 186> <Delay = 0.00>

State 188 <SV = 187> <Delay = 0.00>

State 189 <SV = 188> <Delay = 10.1>
ST_189 : Operation 4427 [1/1] (0.00ns)   --->   "%bitcast_ln67_24 = bitcast i32 %gmem0_addr_148_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4427 'bitcast' 'bitcast_ln67_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_189 : Operation 4428 [2/2] (10.1ns)   --->   "%mul6_4_4 = fmul i32 %Layer2_Weights_CPU_load_149, i32 %bitcast_ln67_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4428 'fmul' 'mul6_4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 10.1>
ST_190 : Operation 4429 [1/2] (10.1ns)   --->   "%mul6_4_4 = fmul i32 %Layer2_Weights_CPU_load_149, i32 %bitcast_ln67_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4429 'fmul' 'mul6_4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 4430 [1/1] (0.00ns)   --->   "%bitcast_ln68_24 = bitcast i32 %gmem0_addr_149_read" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4430 'bitcast' 'bitcast_ln68_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_190 : Operation 4431 [2/2] (10.1ns)   --->   "%mul7_4_4 = fmul i32 %Layer2_Weights_CPU_load_150, i32 %bitcast_ln68_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4431 'fmul' 'mul7_4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 13.3>
ST_191 : Operation 4432 [3/3] (13.3ns)   --->   "%add2_4_3 = fadd i32 %add1_4_3, i32 %mul7_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4432 'fadd' 'add2_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 4433 [1/2] (10.1ns)   --->   "%mul7_4_4 = fmul i32 %Layer2_Weights_CPU_load_150, i32 %bitcast_ln68_24" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4433 'fmul' 'mul7_4_4' <Predicate = (!icmp_ln54)> <Delay = 10.1> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 13.3>
ST_192 : Operation 4434 [2/3] (13.3ns)   --->   "%add2_4_3 = fadd i32 %add1_4_3, i32 %mul7_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4434 'fadd' 'add2_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 13.3>
ST_193 : Operation 4435 [1/3] (13.3ns)   --->   "%add2_4_3 = fadd i32 %add1_4_3, i32 %mul7_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4435 'fadd' 'add2_4_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 13.3>
ST_194 : Operation 4436 [3/3] (13.3ns)   --->   "%add1_4_4 = fadd i32 %add9_4_4, i32 %mul6_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4436 'fadd' 'add1_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 13.3>
ST_195 : Operation 4437 [2/3] (13.3ns)   --->   "%add1_4_4 = fadd i32 %add9_4_4, i32 %mul6_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4437 'fadd' 'add1_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 13.3>
ST_196 : Operation 4438 [1/3] (13.3ns)   --->   "%add1_4_4 = fadd i32 %add9_4_4, i32 %mul6_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:67]   --->   Operation 4438 'fadd' 'add1_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 13.3>
ST_197 : Operation 4439 [3/3] (13.3ns)   --->   "%somme_2_2 = fadd i32 %somme_2_1, i32 %add5_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4439 'fadd' 'somme_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 13.3>
ST_198 : Operation 4440 [2/3] (13.3ns)   --->   "%somme_2_2 = fadd i32 %somme_2_1, i32 %add5_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4440 'fadd' 'somme_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 13.3>
ST_199 : Operation 4441 [1/3] (13.3ns)   --->   "%somme_2_2 = fadd i32 %somme_2_1, i32 %add5_2" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4441 'fadd' 'somme_2_2' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 13.3>
ST_200 : Operation 4442 [3/3] (13.3ns)   --->   "%add5_3 = fadd i32 %add4_3, i32 %add2_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4442 'fadd' 'add5_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 13.3>
ST_201 : Operation 4443 [2/3] (13.3ns)   --->   "%add5_3 = fadd i32 %add4_3, i32 %add2_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4443 'fadd' 'add5_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 13.3>
ST_202 : Operation 4444 [1/3] (13.3ns)   --->   "%add5_3 = fadd i32 %add4_3, i32 %add2_3_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4444 'fadd' 'add5_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 13.3>
ST_203 : Operation 4445 [3/3] (13.3ns)   --->   "%add4_4 = fadd i32 %add3_4, i32 %add2_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4445 'fadd' 'add4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 13.3>
ST_204 : Operation 4446 [2/3] (13.3ns)   --->   "%add4_4 = fadd i32 %add3_4, i32 %add2_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4446 'fadd' 'add4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 13.3>
ST_205 : Operation 4447 [1/3] (13.3ns)   --->   "%add4_4 = fadd i32 %add3_4, i32 %add2_4_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4447 'fadd' 'add4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 0.00>

State 207 <SV = 206> <Delay = 0.00>

State 208 <SV = 207> <Delay = 0.00>

State 209 <SV = 208> <Delay = 13.3>
ST_209 : Operation 4448 [3/3] (13.3ns)   --->   "%add2_4_4 = fadd i32 %add1_4_4, i32 %mul7_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4448 'fadd' 'add2_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 13.3>
ST_210 : Operation 4449 [2/3] (13.3ns)   --->   "%add2_4_4 = fadd i32 %add1_4_4, i32 %mul7_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4449 'fadd' 'add2_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 13.3>
ST_211 : Operation 4450 [1/3] (13.3ns)   --->   "%add2_4_4 = fadd i32 %add1_4_4, i32 %mul7_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:68]   --->   Operation 4450 'fadd' 'add2_4_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 0.00>

State 213 <SV = 212> <Delay = 0.00>

State 214 <SV = 213> <Delay = 0.00>

State 215 <SV = 214> <Delay = 0.00>

State 216 <SV = 215> <Delay = 0.00>

State 217 <SV = 216> <Delay = 0.00>

State 218 <SV = 217> <Delay = 0.00>

State 219 <SV = 218> <Delay = 0.00>

State 220 <SV = 219> <Delay = 0.00>

State 221 <SV = 220> <Delay = 0.00>

State 222 <SV = 221> <Delay = 0.00>

State 223 <SV = 222> <Delay = 0.00>

State 224 <SV = 223> <Delay = 0.00>

State 225 <SV = 224> <Delay = 0.00>

State 226 <SV = 225> <Delay = 0.00>

State 227 <SV = 226> <Delay = 0.00>

State 228 <SV = 227> <Delay = 0.00>

State 229 <SV = 228> <Delay = 0.00>

State 230 <SV = 229> <Delay = 0.00>

State 231 <SV = 230> <Delay = 0.00>

State 232 <SV = 231> <Delay = 0.00>

State 233 <SV = 232> <Delay = 13.3>
ST_233 : Operation 4451 [3/3] (13.3ns)   --->   "%somme_2_3 = fadd i32 %somme_2_2, i32 %add5_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4451 'fadd' 'somme_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 13.3>
ST_234 : Operation 4452 [2/3] (13.3ns)   --->   "%somme_2_3 = fadd i32 %somme_2_2, i32 %add5_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4452 'fadd' 'somme_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 13.3>
ST_235 : Operation 4453 [1/3] (13.3ns)   --->   "%somme_2_3 = fadd i32 %somme_2_2, i32 %add5_3" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4453 'fadd' 'somme_2_3' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 13.3>
ST_236 : Operation 4454 [3/3] (13.3ns)   --->   "%add5_4 = fadd i32 %add4_4, i32 %add2_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4454 'fadd' 'add5_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 13.3>
ST_237 : Operation 4455 [2/3] (13.3ns)   --->   "%add5_4 = fadd i32 %add4_4, i32 %add2_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4455 'fadd' 'add5_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 13.3>
ST_238 : Operation 4456 [1/3] (13.3ns)   --->   "%add5_4 = fadd i32 %add4_4, i32 %add2_4_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4456 'fadd' 'add5_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 0.00>

State 240 <SV = 239> <Delay = 0.00>

State 241 <SV = 240> <Delay = 0.00>

State 242 <SV = 241> <Delay = 13.3>
ST_242 : Operation 4457 [3/3] (13.3ns)   --->   "%somme_2_4 = fadd i32 %somme_2_3, i32 %add5_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4457 'fadd' 'somme_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 13.3>
ST_243 : Operation 4458 [2/3] (13.3ns)   --->   "%somme_2_4 = fadd i32 %somme_2_3, i32 %add5_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4458 'fadd' 'somme_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 13.3>
ST_244 : Operation 4459 [1/3] (13.3ns)   --->   "%somme_2_4 = fadd i32 %somme_2_3, i32 %add5_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:71]   --->   Operation 4459 'fadd' 'somme_2_4' <Predicate = (!icmp_ln54)> <Delay = 13.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 12.3>
ST_245 : Operation 4460 [1/1] (12.3ns)   --->   "%conv = fpext i32 %somme_2_4" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4460 'fpext' 'conv' <Predicate = (!icmp_ln54)> <Delay = 12.3> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 246 <SV = 245> <Delay = 11.8>
ST_246 : Operation 4461 [4/4] (11.8ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4461 'dmul' 'x_assign' <Predicate = (!icmp_ln54)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 11.8>
ST_247 : Operation 4462 [3/4] (11.8ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4462 'dmul' 'x_assign' <Predicate = (!icmp_ln54)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 11.8>
ST_248 : Operation 4463 [2/4] (11.8ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4463 'dmul' 'x_assign' <Predicate = (!icmp_ln54)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 11.8>
ST_249 : Operation 4464 [1/4] (11.8ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4464 'dmul' 'x_assign' <Predicate = (!icmp_ln54)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 10.6>
ST_250 : Operation 4465 [39/39] (10.6ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4465 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 10.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 251 <SV = 250> <Delay = 14.4>
ST_251 : Operation 4466 [38/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4466 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 252 <SV = 251> <Delay = 14.4>
ST_252 : Operation 4467 [37/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4467 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 253 <SV = 252> <Delay = 14.4>
ST_253 : Operation 4468 [36/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4468 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 254 <SV = 253> <Delay = 14.4>
ST_254 : Operation 4469 [35/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4469 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 255 <SV = 254> <Delay = 14.4>
ST_255 : Operation 4470 [34/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4470 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 256 <SV = 255> <Delay = 14.4>
ST_256 : Operation 4471 [33/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4471 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 257 <SV = 256> <Delay = 14.4>
ST_257 : Operation 4472 [32/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4472 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 258 <SV = 257> <Delay = 14.4>
ST_258 : Operation 4473 [31/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4473 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 259 <SV = 258> <Delay = 14.4>
ST_259 : Operation 4474 [30/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4474 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 260 <SV = 259> <Delay = 14.4>
ST_260 : Operation 4475 [29/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4475 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 261 <SV = 260> <Delay = 14.4>
ST_261 : Operation 4476 [28/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4476 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 262 <SV = 261> <Delay = 14.4>
ST_262 : Operation 4477 [27/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4477 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 263 <SV = 262> <Delay = 14.4>
ST_263 : Operation 4478 [26/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4478 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 264 <SV = 263> <Delay = 14.4>
ST_264 : Operation 4479 [25/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4479 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 265 <SV = 264> <Delay = 14.4>
ST_265 : Operation 4480 [24/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4480 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 266 <SV = 265> <Delay = 14.4>
ST_266 : Operation 4481 [23/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4481 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 267 <SV = 266> <Delay = 14.4>
ST_267 : Operation 4482 [22/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4482 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 268 <SV = 267> <Delay = 14.4>
ST_268 : Operation 4483 [21/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4483 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 269 <SV = 268> <Delay = 14.4>
ST_269 : Operation 4484 [20/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4484 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 270 <SV = 269> <Delay = 14.4>
ST_270 : Operation 4485 [19/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4485 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 271 <SV = 270> <Delay = 14.4>
ST_271 : Operation 4486 [18/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4486 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 272 <SV = 271> <Delay = 14.4>
ST_272 : Operation 4487 [17/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4487 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 273 <SV = 272> <Delay = 14.4>
ST_273 : Operation 4488 [16/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4488 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 274 <SV = 273> <Delay = 14.4>
ST_274 : Operation 4489 [15/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4489 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 275 <SV = 274> <Delay = 14.4>
ST_275 : Operation 4490 [14/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4490 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 276 <SV = 275> <Delay = 14.4>
ST_276 : Operation 4491 [13/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4491 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 277 <SV = 276> <Delay = 14.4>
ST_277 : Operation 4492 [12/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4492 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 278 <SV = 277> <Delay = 14.4>
ST_278 : Operation 4493 [11/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4493 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 279 <SV = 278> <Delay = 14.4>
ST_279 : Operation 4494 [10/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4494 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 280 <SV = 279> <Delay = 14.4>
ST_280 : Operation 4495 [9/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4495 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 281 <SV = 280> <Delay = 14.4>
ST_281 : Operation 4496 [8/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4496 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 282 <SV = 281> <Delay = 14.4>
ST_282 : Operation 4497 [7/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4497 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 283 <SV = 282> <Delay = 14.4>
ST_283 : Operation 4498 [6/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4498 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 284 <SV = 283> <Delay = 14.4>
ST_284 : Operation 4499 [5/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4499 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 285 <SV = 284> <Delay = 14.4>
ST_285 : Operation 4500 [4/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4500 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 286 <SV = 285> <Delay = 14.4>
ST_286 : Operation 4501 [3/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4501 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 287 <SV = 286> <Delay = 14.4>
ST_287 : Operation 4502 [2/39] (14.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4502 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 14.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 288 <SV = 287> <Delay = 12.4>
ST_288 : Operation 4503 [1/39] (12.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 4503 'call' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 12.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 289 <SV = 288> <Delay = 11.8>
ST_289 : Operation 4504 [4/4] (11.8ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4504 'dmul' 'mul' <Predicate = (!icmp_ln54)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 11.8>
ST_290 : Operation 4505 [3/4] (11.8ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4505 'dmul' 'mul' <Predicate = (!icmp_ln54)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 11.8>
ST_291 : Operation 4506 [2/4] (11.8ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4506 'dmul' 'mul' <Predicate = (!icmp_ln54)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 11.8>
ST_292 : Operation 4507 [1/4] (11.8ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4507 'dmul' 'mul' <Predicate = (!icmp_ln54)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 3.72>
ST_293 : Operation 4508 [2/2] (3.72ns)   --->   "%conv2 = fptrunc i64 %mul" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4508 'fptrunc' 'conv2' <Predicate = (!icmp_ln54)> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 294 <SV = 293> <Delay = 3.72>
ST_294 : Operation 4509 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_54_1_VITIS_LOOP_55_2_VITIS_LOOP_56_3_str"   --->   Operation 4509 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_294 : Operation 4510 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250"   --->   Operation 4510 'speclooptripcount' 'empty_50' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_294 : Operation 4511 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 4511 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_294 : Operation 4512 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_2_VITIS_LOOP_56_3_str"   --->   Operation 4512 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_294 : Operation 4513 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 4513 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_294 : Operation 4514 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../CoDesign/CoDesignSoft/src/funcLayers.h:53]   --->   Operation 4514 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_294 : Operation 4515 [1/2] (3.72ns)   --->   "%conv2 = fptrunc i64 %mul" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4515 'fptrunc' 'conv2' <Predicate = (!icmp_ln54)> <Delay = 3.72> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_294 : Operation 4516 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %conv2, i32 %Layer3_Neurons_CPU_623_0" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4516 'store' 'store_ln73' <Predicate = (trunc_ln73_1 == 623 & !xor_ln73)> <Delay = 0.00>
ST_294 : Operation 4517 [1/1] (0.00ns)   --->   "%br_ln73 = br void %branch6233172" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4517 'br' 'br_ln73' <Predicate = (trunc_ln73_1 == 623 & !xor_ln73)> <Delay = 0.00>
ST_294 : Operation 4518 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %conv2, i32 %Layer3_Neurons_CPU_623_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4518 'store' 'store_ln73' <Predicate = (trunc_ln73_1 == 623 & xor_ln73)> <Delay = 0.00>
ST_294 : Operation 4519 [1/1] (0.00ns)   --->   "%br_ln73 = br void %branch6233172" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4519 'br' 'br_ln73' <Predicate = (trunc_ln73_1 == 623 & xor_ln73)> <Delay = 0.00>
ST_294 : Operation 4520 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %conv2, i32 %Layer3_Neurons_CPU_622_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4520 'store' 'store_ln73' <Predicate = (trunc_ln73_1 == 622 & xor_ln73)> <Delay = 0.00>
ST_294 : Operation 4521 [1/1] (0.00ns)   --->   "%br_ln73 = br void %branch6223168" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4521 'br' 'br_ln73' <Predicate = (trunc_ln73_1 == 622 & xor_ln73)> <Delay = 0.00>
ST_294 : Operation 4522 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %conv2, i32 %Layer3_Neurons_CPU_624_0" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4522 'store' 'store_ln73' <Predicate = 626.000000 bdd nodes> <Delay = 0.00>
ST_294 : Operation 4523 [1/1] (0.00ns)   --->   "%br_ln73 = br void %branch6243176" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4523 'br' 'br_ln73' <Predicate = 626.000000 bdd nodes> <Delay = 0.00>
ST_294 : Operation 4524 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %conv2, i32 %Layer3_Neurons_CPU_624_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4524 'store' 'store_ln73' <Predicate = 626.000000 bdd nodes> <Delay = 0.00>
ST_294 : Operation 4525 [1/1] (0.00ns)   --->   "%br_ln73 = br void %branch6243176" [../CoDesign/CoDesignSoft/src/funcLayers.h:73]   --->   Operation 4525 'br' 'br_ln73' <Predicate = 626.000000 bdd nodes> <Delay = 0.00>

State 295 <SV = 97> <Delay = 0.00>
ST_295 : Operation 4526 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [../CoDesign/CoDesignSoft/src/funcLayers.h:75]   --->   Operation 4526 'ret' 'ret_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.04ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten325', ../CoDesign/CoDesignSoft/src/funcLayers.h:54) with incoming values : ('add_ln54', ../CoDesign/CoDesignSoft/src/funcLayers.h:54) [21]  (1.04 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j', ../CoDesign/CoDesignSoft/src/funcLayers.h:55) with incoming values : ('select_ln55_33', ../CoDesign/CoDesignSoft/src/funcLayers.h:55) [24]  (0 ns)
	'mul' operation ('empty_46', ../CoDesign/CoDesignSoft/src/funcLayers.h:55) [34]  (2.77 ns)

 <State 3>: 9.77ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../CoDesign/CoDesignSoft/src/funcLayers.h:55) with incoming values : ('select_ln55_34', ../CoDesign/CoDesignSoft/src/funcLayers.h:55) [23]  (0 ns)
	'icmp' operation ('icmp_ln55', ../CoDesign/CoDesignSoft/src/funcLayers.h:55) [81]  (1.12 ns)
	'select' operation ('select_ln54', ../CoDesign/CoDesignSoft/src/funcLayers.h:54) [82]  (0.654 ns)
	'add' operation ('add_ln55', ../CoDesign/CoDesignSoft/src/funcLayers.h:55) [729]  (1.18 ns)
	'mul' operation ('p_mid17', ../CoDesign/CoDesignSoft/src/funcLayers.h:55) [738]  (2.77 ns)
	'select' operation ('select_ln55_1', ../CoDesign/CoDesignSoft/src/funcLayers.h:55) [739]  (0.66 ns)
	'add' operation ('add_ln63', ../CoDesign/CoDesignSoft/src/funcLayers.h:63) [825]  (1.39 ns)
	'add' operation ('add_ln63_1', ../CoDesign/CoDesignSoft/src/funcLayers.h:63) [829]  (1.99 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [833]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [833]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [833]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [833]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [833]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [833]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus request on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [833]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [834]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [845]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [857]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [869]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [881]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [894]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [909]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [923]  (14.6 ns)

 <State 19>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [935]  (14.6 ns)

 <State 20>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [947]  (14.6 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [959]  (14.6 ns)

 <State 22>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [972]  (14.6 ns)

 <State 23>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [987]  (14.6 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [999]  (14.6 ns)

 <State 25>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1011]  (14.6 ns)

 <State 26>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1023]  (14.6 ns)

 <State 27>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1035]  (14.6 ns)

 <State 28>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [1048]  (14.6 ns)

 <State 29>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [1063]  (14.6 ns)

 <State 30>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [1074]  (14.6 ns)

 <State 31>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1086]  (14.6 ns)

 <State 32>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1098]  (14.6 ns)

 <State 33>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1110]  (14.6 ns)

 <State 34>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [1123]  (14.6 ns)

 <State 35>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [1138]  (14.6 ns)

 <State 36>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [1149]  (14.6 ns)

 <State 37>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1161]  (14.6 ns)

 <State 38>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1173]  (14.6 ns)

 <State 39>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1185]  (14.6 ns)

 <State 40>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [1198]  (14.6 ns)

 <State 41>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [1216]  (14.6 ns)

 <State 42>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [1227]  (14.6 ns)

 <State 43>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1239]  (14.6 ns)

 <State 44>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1251]  (14.6 ns)

 <State 45>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1263]  (14.6 ns)

 <State 46>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [1275]  (14.6 ns)

 <State 47>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [1287]  (14.6 ns)

 <State 48>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [1298]  (14.6 ns)

 <State 49>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1310]  (14.6 ns)

 <State 50>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1322]  (14.6 ns)

 <State 51>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1334]  (14.6 ns)

 <State 52>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [1346]  (14.6 ns)

 <State 53>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [1358]  (14.6 ns)

 <State 54>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [1371]  (14.6 ns)

 <State 55>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1383]  (14.6 ns)

 <State 56>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1395]  (14.6 ns)

 <State 57>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1407]  (14.6 ns)

 <State 58>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [1419]  (14.6 ns)

 <State 59>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [1431]  (14.6 ns)

 <State 60>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [1442]  (14.6 ns)

 <State 61>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1454]  (14.6 ns)

 <State 62>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1466]  (14.6 ns)

 <State 63>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1478]  (14.6 ns)

 <State 64>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [1490]  (14.6 ns)

 <State 65>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [1502]  (14.6 ns)

 <State 66>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [1513]  (14.6 ns)

 <State 67>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1525]  (14.6 ns)

 <State 68>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1537]  (14.6 ns)

 <State 69>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1549]  (14.6 ns)

 <State 70>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [1561]  (14.6 ns)

 <State 71>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [1580]  (14.6 ns)

 <State 72>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [1591]  (14.6 ns)

 <State 73>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1603]  (14.6 ns)

 <State 74>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1615]  (14.6 ns)

 <State 75>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1627]  (14.6 ns)

 <State 76>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [1640]  (14.6 ns)

 <State 77>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [1652]  (14.6 ns)

 <State 78>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [1663]  (14.6 ns)

 <State 79>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1675]  (14.6 ns)

 <State 80>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1687]  (14.6 ns)

 <State 81>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1699]  (14.6 ns)

 <State 82>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [1712]  (14.6 ns)

 <State 83>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [1724]  (14.6 ns)

 <State 84>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [1735]  (14.6 ns)

 <State 85>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1747]  (14.6 ns)

 <State 86>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1759]  (14.6 ns)

 <State 87>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1771]  (14.6 ns)

 <State 88>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [1784]  (14.6 ns)

 <State 89>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [1796]  (14.6 ns)

 <State 90>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [1807]  (14.6 ns)

 <State 91>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1819]  (14.6 ns)

 <State 92>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1831]  (14.6 ns)

 <State 93>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1843]  (14.6 ns)

 <State 94>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [1856]  (14.6 ns)

 <State 95>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [1868]  (14.6 ns)

 <State 96>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [1879]  (14.6 ns)

 <State 97>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1891]  (14.6 ns)

 <State 98>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1903]  (14.6 ns)

 <State 99>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1915]  (14.6 ns)

 <State 100>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [1928]  (14.6 ns)

 <State 101>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [1947]  (14.6 ns)

 <State 102>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [1958]  (14.6 ns)

 <State 103>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [1970]  (14.6 ns)

 <State 104>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [1982]  (14.6 ns)

 <State 105>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [1994]  (14.6 ns)

 <State 106>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2007]  (14.6 ns)

 <State 107>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [2019]  (14.6 ns)

 <State 108>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [2030]  (14.6 ns)

 <State 109>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [2042]  (14.6 ns)

 <State 110>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [2054]  (14.6 ns)

 <State 111>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2066]  (14.6 ns)

 <State 112>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2079]  (14.6 ns)

 <State 113>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [2091]  (14.6 ns)

 <State 114>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [2102]  (14.6 ns)

 <State 115>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [2114]  (14.6 ns)

 <State 116>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [2126]  (14.6 ns)

 <State 117>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2138]  (14.6 ns)

 <State 118>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2151]  (14.6 ns)

 <State 119>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [2163]  (14.6 ns)

 <State 120>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [2174]  (14.6 ns)

 <State 121>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [2186]  (14.6 ns)

 <State 122>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [2198]  (14.6 ns)

 <State 123>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2210]  (14.6 ns)

 <State 124>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2223]  (14.6 ns)

 <State 125>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [2235]  (14.6 ns)

 <State 126>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [2246]  (14.6 ns)

 <State 127>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [2258]  (14.6 ns)

 <State 128>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [2270]  (14.6 ns)

 <State 129>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2282]  (14.6 ns)

 <State 130>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2295]  (14.6 ns)

 <State 131>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [2314]  (14.6 ns)

 <State 132>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [2325]  (14.6 ns)

 <State 133>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [2338]  (14.6 ns)

 <State 134>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [2350]  (14.6 ns)

 <State 135>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2362]  (14.6 ns)

 <State 136>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2375]  (14.6 ns)

 <State 137>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [2387]  (14.6 ns)

 <State 138>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [2398]  (14.6 ns)

 <State 139>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [2411]  (14.6 ns)

 <State 140>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [2423]  (14.6 ns)

 <State 141>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2435]  (14.6 ns)

 <State 142>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2448]  (14.6 ns)

 <State 143>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [2460]  (14.6 ns)

 <State 144>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [2471]  (14.6 ns)

 <State 145>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [2483]  (14.6 ns)

 <State 146>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [2495]  (14.6 ns)

 <State 147>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2507]  (14.6 ns)

 <State 148>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2520]  (14.6 ns)

 <State 149>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [2532]  (14.6 ns)

 <State 150>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [2543]  (14.6 ns)

 <State 151>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [2555]  (14.6 ns)

 <State 152>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [2567]  (14.6 ns)

 <State 153>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2579]  (14.6 ns)

 <State 154>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2592]  (14.6 ns)

 <State 155>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:63) [2604]  (14.6 ns)

 <State 156>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:64) [2615]  (14.6 ns)

 <State 157>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:65) [2627]  (14.6 ns)

 <State 158>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:66) [2639]  (14.6 ns)

 <State 159>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2651]  (14.6 ns)

 <State 160>: 14.6ns
The critical path consists of the following:
	bus read on port 'gmem0' (../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2664]  (14.6 ns)

 <State 161>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_3_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2226]  (13.3 ns)

 <State 162>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_3_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2226]  (13.3 ns)

 <State 163>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_3_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2226]  (13.3 ns)

 <State 164>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add1_3_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2285]  (13.3 ns)

 <State 165>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add1_3_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2285]  (13.3 ns)

 <State 166>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_4_2', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2523]  (13.3 ns)

 <State 167>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_4_2', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2523]  (13.3 ns)

 <State 168>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_4_2', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2523]  (13.3 ns)

 <State 169>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add1_4_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2582]  (13.3 ns)

 <State 170>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add5_2', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [1935]  (13.3 ns)

 <State 171>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add5_2', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [1935]  (13.3 ns)

 <State 172>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add5_2', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [1935]  (13.3 ns)

 <State 173>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add4_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2301]  (13.3 ns)

 <State 174>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add4_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2301]  (13.3 ns)

 <State 175>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add4_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2301]  (13.3 ns)

 <State 176>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_3_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2298]  (13.3 ns)

 <State 177>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_3_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2298]  (13.3 ns)

 <State 178>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_3_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2298]  (13.3 ns)

 <State 179>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add3_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2669]  (13.3 ns)

 <State 180>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add3_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2669]  (13.3 ns)

 <State 181>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add3_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2669]  (13.3 ns)

 <State 182>: 0ns
The critical path consists of the following:

 <State 183>: 0ns
The critical path consists of the following:

 <State 184>: 0ns
The critical path consists of the following:

 <State 185>: 0ns
The critical path consists of the following:

 <State 186>: 0ns
The critical path consists of the following:

 <State 187>: 0ns
The critical path consists of the following:

 <State 188>: 0ns
The critical path consists of the following:

 <State 189>: 10.1ns
The critical path consists of the following:
	'fmul' operation ('mul6_4_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2653]  (10.1 ns)

 <State 190>: 10.1ns
The critical path consists of the following:
	'fmul' operation ('mul6_4_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2653]  (10.1 ns)

 <State 191>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_4_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2595]  (13.3 ns)

 <State 192>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_4_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2595]  (13.3 ns)

 <State 193>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_4_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2595]  (13.3 ns)

 <State 194>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add1_4_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2654]  (13.3 ns)

 <State 195>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add1_4_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2654]  (13.3 ns)

 <State 196>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add1_4_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:67) [2654]  (13.3 ns)

 <State 197>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [1936]  (13.3 ns)

 <State 198>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [1936]  (13.3 ns)

 <State 199>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [1936]  (13.3 ns)

 <State 200>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add5_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2302]  (13.3 ns)

 <State 201>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add5_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2302]  (13.3 ns)

 <State 202>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add5_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2302]  (13.3 ns)

 <State 203>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add4_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2670]  (13.3 ns)

 <State 204>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add4_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2670]  (13.3 ns)

 <State 205>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add4_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2670]  (13.3 ns)

 <State 206>: 0ns
The critical path consists of the following:

 <State 207>: 0ns
The critical path consists of the following:

 <State 208>: 0ns
The critical path consists of the following:

 <State 209>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_4_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2667]  (13.3 ns)

 <State 210>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_4_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2667]  (13.3 ns)

 <State 211>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add2_4_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:68) [2667]  (13.3 ns)

 <State 212>: 0ns
The critical path consists of the following:

 <State 213>: 0ns
The critical path consists of the following:

 <State 214>: 0ns
The critical path consists of the following:

 <State 215>: 0ns
The critical path consists of the following:

 <State 216>: 0ns
The critical path consists of the following:

 <State 217>: 0ns
The critical path consists of the following:

 <State 218>: 0ns
The critical path consists of the following:

 <State 219>: 0ns
The critical path consists of the following:

 <State 220>: 0ns
The critical path consists of the following:

 <State 221>: 0ns
The critical path consists of the following:

 <State 222>: 0ns
The critical path consists of the following:

 <State 223>: 0ns
The critical path consists of the following:

 <State 224>: 0ns
The critical path consists of the following:

 <State 225>: 0ns
The critical path consists of the following:

 <State 226>: 0ns
The critical path consists of the following:

 <State 227>: 0ns
The critical path consists of the following:

 <State 228>: 0ns
The critical path consists of the following:

 <State 229>: 0ns
The critical path consists of the following:

 <State 230>: 0ns
The critical path consists of the following:

 <State 231>: 0ns
The critical path consists of the following:

 <State 232>: 0ns
The critical path consists of the following:

 <State 233>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2303]  (13.3 ns)

 <State 234>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2303]  (13.3 ns)

 <State 235>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2303]  (13.3 ns)

 <State 236>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add5_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2671]  (13.3 ns)

 <State 237>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add5_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2671]  (13.3 ns)

 <State 238>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add5_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2671]  (13.3 ns)

 <State 239>: 0ns
The critical path consists of the following:

 <State 240>: 0ns
The critical path consists of the following:

 <State 241>: 0ns
The critical path consists of the following:

 <State 242>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2672]  (13.3 ns)

 <State 243>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2672]  (13.3 ns)

 <State 244>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4', ../CoDesign/CoDesignSoft/src/funcLayers.h:71) [2672]  (13.3 ns)

 <State 245>: 12.4ns
The critical path consists of the following:
	'fpext' operation ('conv', ../CoDesign/CoDesignSoft/src/funcLayers.h:73) [2673]  (12.4 ns)

 <State 246>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('x', ../CoDesign/CoDesignSoft/src/funcLayers.h:73) [2674]  (11.8 ns)

 <State 247>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('x', ../CoDesign/CoDesignSoft/src/funcLayers.h:73) [2674]  (11.8 ns)

 <State 248>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('x', ../CoDesign/CoDesignSoft/src/funcLayers.h:73) [2674]  (11.8 ns)

 <State 249>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('x', ../CoDesign/CoDesignSoft/src/funcLayers.h:73) [2674]  (11.8 ns)

 <State 250>: 10.6ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (10.6 ns)

 <State 251>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 252>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 253>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 254>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 255>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 256>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 257>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 258>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 259>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 260>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 261>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 262>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 263>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 264>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 265>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 266>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 267>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 268>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 269>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 270>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 271>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 272>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 273>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 274>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 275>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 276>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 277>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 278>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 279>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 280>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 281>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 282>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 283>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 284>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 285>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 286>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 287>: 14.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (14.5 ns)

 <State 288>: 12.5ns
The critical path consists of the following:
	'call' operation ('tmp', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7) to 'generic_tanh<double>' [2675]  (12.5 ns)

 <State 289>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CoDesign/CoDesignSoft/src/funcLayers.h:73) [2676]  (11.8 ns)

 <State 290>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CoDesign/CoDesignSoft/src/funcLayers.h:73) [2676]  (11.8 ns)

 <State 291>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CoDesign/CoDesignSoft/src/funcLayers.h:73) [2676]  (11.8 ns)

 <State 292>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CoDesign/CoDesignSoft/src/funcLayers.h:73) [2676]  (11.8 ns)

 <State 293>: 3.73ns
The critical path consists of the following:
	'fptrunc' operation ('conv2', ../CoDesign/CoDesignSoft/src/funcLayers.h:73) [2677]  (3.73 ns)

 <State 294>: 3.73ns
The critical path consists of the following:
	'fptrunc' operation ('conv2', ../CoDesign/CoDesignSoft/src/funcLayers.h:73) [2677]  (3.73 ns)
	'store' operation ('store_ln73', ../CoDesign/CoDesignSoft/src/funcLayers.h:73) of variable 'conv2', ../CoDesign/CoDesignSoft/src/funcLayers.h:73 on static variable 'Layer3_Neurons_CPU_622_1' [2696]  (0 ns)

 <State 295>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
