#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f32692ca50 .scope module, "tb" "tb" 2 4;
 .timescale -12 -12;
v000001f32692b550_0 .var "a", 0 0;
v000001f32692b5f0_0 .net "a_eq_b", 0 0, v000001f326813610_0;  1 drivers
v000001f32692b690_0 .net "a_gt_b", 0 0, v000001f326813120_0;  1 drivers
v000001f32692b730_0 .net "a_lt_b", 0 0, v000001f32692cd70_0;  1 drivers
v000001f32692b7d0_0 .var "b", 0 0;
S_000001f32692cbe0 .scope module, "uut" "compfull1b" 2 12, 3 1 0, S_000001f32692ca50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "a_eq_b";
    .port_info 3 /OUTPUT 1 "a_lt_b";
    .port_info 4 /OUTPUT 1 "a_gt_b";
v000001f3268133f0_0 .net "a", 0 0, v000001f32692b550_0;  1 drivers
v000001f326813610_0 .var "a_eq_b", 0 0;
v000001f326813120_0 .var "a_gt_b", 0 0;
v000001f32692cd70_0 .var "a_lt_b", 0 0;
v000001f32692ce10_0 .net "b", 0 0, v000001f32692b7d0_0;  1 drivers
E_000001f3269287f0 .event anyedge, v000001f3268133f0_0, v000001f32692ce10_0;
    .scope S_000001f32692cbe0;
T_0 ;
    %wait E_000001f3269287f0;
    %load/vec4 v000001f3268133f0_0;
    %load/vec4 v000001f32692ce10_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f326813610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f32692cd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f326813120_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f3268133f0_0;
    %load/vec4 v000001f32692ce10_0;
    %cmp/u;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f326813610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f32692cd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f326813120_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f326813610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f32692cd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f326813120_0, 0, 1;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f32692ca50;
T_1 ;
    %vpi_call 2 22 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f32692ca50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f32692b550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f32692b7d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f32692b550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f32692b7d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f32692b550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f32692b7d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f32692b550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f32692b7d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f32692b550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f32692b7d0_0, 0, 1;
    %delay 10, 0;
    %end;
    .thread T_1;
    .scope S_000001f32692ca50;
T_2 ;
    %vpi_call 2 36 "$monitor", "a = %1b, b = %1b, a_eq_b = %b, a_lt_b = %b, a_gt_b = %b", v000001f32692b550_0, v000001f32692b7d0_0, v000001f32692b5f0_0, v000001f32692b730_0, v000001f32692b690_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./compfull1b.v";
