

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Mon Sep 29 10:28:35 2025

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	18F47K40
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,space=0,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 09/02/2023 GMT
    17                           ; 
    18                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F47K40 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000FE0                     bsr             equ	4064
    51   000FE9                     fsr0            equ	4073
    52   000FEA                     fsr0h           equ	4074
    53   000FE9                     fsr0l           equ	4073
    54   000FE1                     fsr1            equ	4065
    55   000FE2                     fsr1h           equ	4066
    56   000FE1                     fsr1l           equ	4065
    57   000FD9                     fsr2            equ	4057
    58   000FDA                     fsr2h           equ	4058
    59   000FD9                     fsr2l           equ	4057
    60   000FEF                     indf0           equ	4079
    61   000FE7                     indf1           equ	4071
    62   000FDF                     indf2           equ	4063
    63   000FF2                     intcon          equ	4082
    64   000F81                     nvmcon          equ	3969
    65   000FF9                     pcl             equ	4089
    66   000FFA                     pclath          equ	4090
    67   000FFB                     pclatu          equ	4091
    68   000FEB                     plusw0          equ	4075
    69   000FE3                     plusw1          equ	4067
    70   000FDB                     plusw2          equ	4059
    71   000FED                     postdec0        equ	4077
    72   000FE5                     postdec1        equ	4069
    73   000FDD                     postdec2        equ	4061
    74   000FEE                     postinc0        equ	4078
    75   000FE6                     postinc1        equ	4070
    76   000FDE                     postinc2        equ	4062
    77   000FEC                     preinc0         equ	4076
    78   000FE4                     preinc1         equ	4068
    79   000FDC                     preinc2         equ	4060
    80   000FF3                     prod            equ	4083
    81   000FF4                     prodh           equ	4084
    82   000FF3                     prodl           equ	4083
    83   000FD8                     status          equ	4056
    84   000FF5                     tablat          equ	4085
    85   000FF6                     tblptr          equ	4086
    86   000FF7                     tblptrh         equ	4087
    87   000FF6                     tblptrl         equ	4086
    88   000FF8                     tblptru         equ	4088
    89   000FFD                     tosl            equ	4093
    90   000FE8                     wreg            equ	4072
    91   000E8D                     RX2PPS          equ	3725	;# 
    92   000E8E                     CK2PPS          equ	3726	;# 
    93   000E8E                     TX2PPS          equ	3726	;# 
    94   000E8F                     SSP2CLKPPS      equ	3727	;# 
    95   000E90                     SSP2DATPPS      equ	3728	;# 
    96   000E91                     SSP2SSPPS       equ	3729	;# 
    97   000E92                     SSP2BUF         equ	3730	;# 
    98   000E93                     SSP2ADD         equ	3731	;# 
    99   000E94                     SSP2MSK         equ	3732	;# 
   100   000E95                     SSP2STAT        equ	3733	;# 
   101   000E96                     SSP2CON1        equ	3734	;# 
   102   000E97                     SSP2CON2        equ	3735	;# 
   103   000E98                     SSP2CON3        equ	3736	;# 
   104   000E99                     RC2REG          equ	3737	;# 
   105   000E99                     RCREG2          equ	3737	;# 
   106   000E9A                     TX2REG          equ	3738	;# 
   107   000E9A                     TXREG2          equ	3738	;# 
   108   000E9B                     SP2BRG          equ	3739	;# 
   109   000E9B                     SP2BRGL         equ	3739	;# 
   110   000E9B                     SPBRG2          equ	3739	;# 
   111   000E9C                     SP2BRGH         equ	3740	;# 
   112   000E9C                     SPBRGH2         equ	3740	;# 
   113   000E9D                     RC2STA          equ	3741	;# 
   114   000E9D                     RCSTA2          equ	3741	;# 
   115   000E9E                     TX2STA          equ	3742	;# 
   116   000E9E                     TXSTA2          equ	3742	;# 
   117   000E9F                     BAUD2CON        equ	3743	;# 
   118   000E9F                     BAUDCON2        equ	3743	;# 
   119   000E9F                     BAUDCTL2        equ	3743	;# 
   120   000EA0                     PPSLOCK         equ	3744	;# 
   121   000EA1                     INT0PPS         equ	3745	;# 
   122   000EA2                     INT1PPS         equ	3746	;# 
   123   000EA3                     INT2PPS         equ	3747	;# 
   124   000EA4                     T0CKIPPS        equ	3748	;# 
   125   000EA5                     T1CKIPPS        equ	3749	;# 
   126   000EA6                     T1GPPS          equ	3750	;# 
   127   000EA7                     T3CKIPPS        equ	3751	;# 
   128   000EA8                     T3GPPS          equ	3752	;# 
   129   000EA9                     T5CKIPPS        equ	3753	;# 
   130   000EAA                     T5GPPS          equ	3754	;# 
   131   000EAB                     T2INPPS         equ	3755	;# 
   132   000EAC                     T4INPPS         equ	3756	;# 
   133   000EAD                     T6INPPS         equ	3757	;# 
   134   000EAE                     ADACTPPS        equ	3758	;# 
   135   000EAF                     CCP1PPS         equ	3759	;# 
   136   000EB0                     CCP2PPS         equ	3760	;# 
   137   000EB1                     CWG1PPS         equ	3761	;# 
   138   000EB1                     CWGINPPS        equ	3761	;# 
   139   000EB2                     MDCARLPPS       equ	3762	;# 
   140   000EB3                     MDCARHPPS       equ	3763	;# 
   141   000EB4                     MDSRCPPS        equ	3764	;# 
   142   000EB5                     RX1PPS          equ	3765	;# 
   143   000EB5                     RXPPS           equ	3765	;# 
   144   000EB6                     CK1PPS          equ	3766	;# 
   145   000EB6                     TX1PPS          equ	3766	;# 
   146   000EB6                     CKPPS           equ	3766	;# 
   147   000EB6                     TXPPS           equ	3766	;# 
   148   000EB7                     SSP1CLKPPS      equ	3767	;# 
   149   000EB7                     SSPCLKPPS       equ	3767	;# 
   150   000EB8                     SSP1DATPPS      equ	3768	;# 
   151   000EB8                     SSPDATPPS       equ	3768	;# 
   152   000EB9                     SSP1SSPPS       equ	3769	;# 
   153   000EB9                     SSPSSPPS        equ	3769	;# 
   154   000EBA                     IPR0            equ	3770	;# 
   155   000EBB                     IPR1            equ	3771	;# 
   156   000EBC                     IPR2            equ	3772	;# 
   157   000EBD                     IPR3            equ	3773	;# 
   158   000EBE                     IPR4            equ	3774	;# 
   159   000EBF                     IPR5            equ	3775	;# 
   160   000EC0                     IPR6            equ	3776	;# 
   161   000EC1                     IPR7            equ	3777	;# 
   162   000EC2                     PIE0            equ	3778	;# 
   163   000EC3                     PIE1            equ	3779	;# 
   164   000EC4                     PIE2            equ	3780	;# 
   165   000EC5                     PIE3            equ	3781	;# 
   166   000EC6                     PIE4            equ	3782	;# 
   167   000EC7                     PIE5            equ	3783	;# 
   168   000EC8                     PIE6            equ	3784	;# 
   169   000EC9                     PIE7            equ	3785	;# 
   170   000ECA                     PIR0            equ	3786	;# 
   171   000ECB                     PIR1            equ	3787	;# 
   172   000ECC                     PIR2            equ	3788	;# 
   173   000ECD                     PIR3            equ	3789	;# 
   174   000ECE                     PIR4            equ	3790	;# 
   175   000ECF                     PIR5            equ	3791	;# 
   176   000ED0                     PIR6            equ	3792	;# 
   177   000ED1                     PIR7            equ	3793	;# 
   178   000ED2                     WDTCON0         equ	3794	;# 
   179   000ED3                     WDTCON1         equ	3795	;# 
   180   000ED4                     WDTPSL          equ	3796	;# 
   181   000ED5                     WDTPSH          equ	3797	;# 
   182   000ED6                     WDTTMR          equ	3798	;# 
   183   000ED7                     CPUDOZE         equ	3799	;# 
   184   000ED8                     OSCCON1         equ	3800	;# 
   185   000ED9                     OSCCON2         equ	3801	;# 
   186   000EDA                     OSCCON3         equ	3802	;# 
   187   000EDB                     OSCSTAT         equ	3803	;# 
   188   000EDB                     OSCSTAT1        equ	3803	;# 
   189   000EDC                     OSCEN           equ	3804	;# 
   190   000EDD                     OSCTUNE         equ	3805	;# 
   191   000EDE                     OSCFRQ          equ	3806	;# 
   192   000EDF                     VREGCON         equ	3807	;# 
   193   000EE0                     BORCON          equ	3808	;# 
   194   000EE1                     PMD0            equ	3809	;# 
   195   000EE2                     PMD1            equ	3810	;# 
   196   000EE3                     PMD2            equ	3811	;# 
   197   000EE4                     PMD3            equ	3812	;# 
   198   000EE5                     PMD4            equ	3813	;# 
   199   000EE6                     PMD5            equ	3814	;# 
   200   000EE7                     RA0PPS          equ	3815	;# 
   201   000EE8                     RA1PPS          equ	3816	;# 
   202   000EE9                     RA2PPS          equ	3817	;# 
   203   000EEA                     RA3PPS          equ	3818	;# 
   204   000EEB                     RA4PPS          equ	3819	;# 
   205   000EEC                     RA5PPS          equ	3820	;# 
   206   000EED                     RA6PPS          equ	3821	;# 
   207   000EEE                     RA7PPS          equ	3822	;# 
   208   000EEF                     RB0PPS          equ	3823	;# 
   209   000EF0                     RB1PPS          equ	3824	;# 
   210   000EF1                     RB2PPS          equ	3825	;# 
   211   000EF2                     RB3PPS          equ	3826	;# 
   212   000EF3                     RB4PPS          equ	3827	;# 
   213   000EF4                     RB5PPS          equ	3828	;# 
   214   000EF5                     RB6PPS          equ	3829	;# 
   215   000EF6                     RB7PPS          equ	3830	;# 
   216   000EF7                     RC0PPS          equ	3831	;# 
   217   000EF8                     RC1PPS          equ	3832	;# 
   218   000EF9                     RC2PPS          equ	3833	;# 
   219   000EFA                     RC3PPS          equ	3834	;# 
   220   000EFB                     RC4PPS          equ	3835	;# 
   221   000EFC                     RC5PPS          equ	3836	;# 
   222   000EFD                     RC6PPS          equ	3837	;# 
   223   000EFE                     RC7PPS          equ	3838	;# 
   224   000EFF                     RD0PPS          equ	3839	;# 
   225   000F00                     RD1PPS          equ	3840	;# 
   226   000F01                     RD2PPS          equ	3841	;# 
   227   000F02                     RD3PPS          equ	3842	;# 
   228   000F03                     RD4PPS          equ	3843	;# 
   229   000F04                     RD5PPS          equ	3844	;# 
   230   000F05                     RD6PPS          equ	3845	;# 
   231   000F06                     RD7PPS          equ	3846	;# 
   232   000F07                     RE0PPS          equ	3847	;# 
   233   000F08                     RE1PPS          equ	3848	;# 
   234   000F09                     RE2PPS          equ	3849	;# 
   235   000F0A                     IOCAF           equ	3850	;# 
   236   000F0B                     IOCAN           equ	3851	;# 
   237   000F0C                     IOCAP           equ	3852	;# 
   238   000F0D                     INLVLA          equ	3853	;# 
   239   000F0E                     SLRCONA         equ	3854	;# 
   240   000F0F                     ODCONA          equ	3855	;# 
   241   000F10                     WPUA            equ	3856	;# 
   242   000F11                     ANSELA          equ	3857	;# 
   243   000F12                     IOCBF           equ	3858	;# 
   244   000F13                     IOCBN           equ	3859	;# 
   245   000F14                     IOCBP           equ	3860	;# 
   246   000F15                     INLVLB          equ	3861	;# 
   247   000F16                     SLRCONB         equ	3862	;# 
   248   000F17                     ODCONB          equ	3863	;# 
   249   000F18                     WPUB            equ	3864	;# 
   250   000F19                     ANSELB          equ	3865	;# 
   251   000F1A                     IOCCF           equ	3866	;# 
   252   000F1B                     IOCCN           equ	3867	;# 
   253   000F1C                     IOCCP           equ	3868	;# 
   254   000F1D                     INLVLC          equ	3869	;# 
   255   000F1E                     SLRCONC         equ	3870	;# 
   256   000F1F                     ODCONC          equ	3871	;# 
   257   000F20                     WPUC            equ	3872	;# 
   258   000F21                     ANSELC          equ	3873	;# 
   259   000F22                     INLVLD          equ	3874	;# 
   260   000F23                     SLRCOND         equ	3875	;# 
   261   000F24                     ODCOND          equ	3876	;# 
   262   000F25                     WPUD            equ	3877	;# 
   263   000F26                     ANSELD          equ	3878	;# 
   264   000F27                     IOCEF           equ	3879	;# 
   265   000F28                     IOCEN           equ	3880	;# 
   266   000F29                     IOCEP           equ	3881	;# 
   267   000F2A                     INLVLE          equ	3882	;# 
   268   000F2B                     SLRCONE         equ	3883	;# 
   269   000F2C                     ODCONE          equ	3884	;# 
   270   000F2D                     WPUE            equ	3885	;# 
   271   000F2E                     ANSELE          equ	3886	;# 
   272   000F2F                     HLVDCON0        equ	3887	;# 
   273   000F30                     HLVDCON1        equ	3888	;# 
   274   000F31                     FVRCON          equ	3889	;# 
   275   000F32                     ZCDCON          equ	3890	;# 
   276   000F33                     DAC1CON0        equ	3891	;# 
   277   000F34                     DAC1CON1        equ	3892	;# 
   278   000F35                     CM2CON0         equ	3893	;# 
   279   000F36                     CM2CON1         equ	3894	;# 
   280   000F37                     CM2NCH          equ	3895	;# 
   281   000F38                     CM2PCH          equ	3896	;# 
   282   000F39                     CM1CON0         equ	3897	;# 
   283   000F3A                     CM1CON1         equ	3898	;# 
   284   000F3B                     CM1NCH          equ	3899	;# 
   285   000F3C                     CM1PCH          equ	3900	;# 
   286   000F3D                     CMOUT           equ	3901	;# 
   287   000F3E                     CLKRCON         equ	3902	;# 
   288   000F3F                     CLKRCLK         equ	3903	;# 
   289   000F40                     CWG1CLK         equ	3904	;# 
   290   000F40                     CWG1CLKCON      equ	3904	;# 
   291   000F41                     CWG1ISM         equ	3905	;# 
   292   000F42                     CWG1DBR         equ	3906	;# 
   293   000F43                     CWG1DBF         equ	3907	;# 
   294   000F44                     CWG1CON0        equ	3908	;# 
   295   000F45                     CWG1CON1        equ	3909	;# 
   296   000F46                     CWG1AS0         equ	3910	;# 
   297   000F47                     CWG1AS1         equ	3911	;# 
   298   000F48                     CWG1STR         equ	3912	;# 
   299   000F49                     SCANLADR        equ	3913	;# 
   300   000F49                     SCANLADRL       equ	3913	;# 
   301   000F4A                     SCANLADRH       equ	3914	;# 
   302   000F4B                     SCANLADRU       equ	3915	;# 
   303   000F4C                     SCANHADR        equ	3916	;# 
   304   000F4C                     SCANHADRL       equ	3916	;# 
   305   000F4D                     SCANHADRH       equ	3917	;# 
   306   000F4E                     SCANHADRU       equ	3918	;# 
   307   000F4F                     SCANCON0        equ	3919	;# 
   308   000F50                     SCANTRIG        equ	3920	;# 
   309   000F51                     MDCON0          equ	3921	;# 
   310   000F52                     MDCON1          equ	3922	;# 
   311   000F53                     MDSRC           equ	3923	;# 
   312   000F54                     MDCARL          equ	3924	;# 
   313   000F55                     MDCARH          equ	3925	;# 
   314   000F56                     ADACT           equ	3926	;# 
   315   000F57                     ADCLK           equ	3927	;# 
   316   000F58                     ADREF           equ	3928	;# 
   317   000F59                     ADCON1          equ	3929	;# 
   318   000F5A                     ADCON2          equ	3930	;# 
   319   000F5B                     ADCON3          equ	3931	;# 
   320   000F5C                     ADACQ           equ	3932	;# 
   321   000F5D                     ADCAP           equ	3933	;# 
   322   000F5E                     ADPRE           equ	3934	;# 
   323   000F5F                     ADPCH           equ	3935	;# 
   324   000F60                     ADCON0          equ	3936	;# 
   325   000F61                     ADPREV          equ	3937	;# 
   326   000F61                     ADPREVL         equ	3937	;# 
   327   000F62                     ADPREVH         equ	3938	;# 
   328   000F63                     ADRES           equ	3939	;# 
   329   000F63                     ADRESL          equ	3939	;# 
   330   000F64                     ADRESH          equ	3940	;# 
   331   000F65                     ADSTAT          equ	3941	;# 
   332   000F66                     ADRPT           equ	3942	;# 
   333   000F67                     ADCNT           equ	3943	;# 
   334   000F68                     ADSTPT          equ	3944	;# 
   335   000F68                     ADSTPTL         equ	3944	;# 
   336   000F69                     ADSTPTH         equ	3945	;# 
   337   000F6A                     ADLTH           equ	3946	;# 
   338   000F6A                     ADLTHL          equ	3946	;# 
   339   000F6B                     ADLTHH          equ	3947	;# 
   340   000F6C                     ADUTH           equ	3948	;# 
   341   000F6C                     ADUTHL          equ	3948	;# 
   342   000F6D                     ADUTHH          equ	3949	;# 
   343   000F6E                     ADERR           equ	3950	;# 
   344   000F6E                     ADERRL          equ	3950	;# 
   345   000F6F                     ADERRH          equ	3951	;# 
   346   000F70                     ADACC           equ	3952	;# 
   347   000F70                     ADACCL          equ	3952	;# 
   348   000F71                     ADACCH          equ	3953	;# 
   349   000F72                     ADFLTR          equ	3954	;# 
   350   000F72                     ADFLTRL         equ	3954	;# 
   351   000F73                     ADFLTRH         equ	3955	;# 
   352   000F74                     CRCDATA         equ	3956	;# 
   353   000F74                     CRCDATL         equ	3956	;# 
   354   000F75                     CRCDATH         equ	3957	;# 
   355   000F76                     CRCACC          equ	3958	;# 
   356   000F76                     CRCACCL         equ	3958	;# 
   357   000F77                     CRCACCH         equ	3959	;# 
   358   000F78                     CRCSHFT         equ	3960	;# 
   359   000F78                     CRCSHIFTL       equ	3960	;# 
   360   000F79                     CRCSHIFTH       equ	3961	;# 
   361   000F7A                     CRCXOR          equ	3962	;# 
   362   000F7A                     CRCXORL         equ	3962	;# 
   363   000F7B                     CRCXORH         equ	3963	;# 
   364   000F7C                     CRCCON0         equ	3964	;# 
   365   000F7D                     CRCCON1         equ	3965	;# 
   366   000F7E                     NVMADR          equ	3966	;# 
   367   000F7E                     NVMADRL         equ	3966	;# 
   368   000F7F                     NVMADRH         equ	3967	;# 
   369   000F80                     NVMDAT          equ	3968	;# 
   370   000F81                     NVMCON1         equ	3969	;# 
   371   000F82                     NVMCON2         equ	3970	;# 
   372   000F83                     LATA            equ	3971	;# 
   373   000F84                     LATB            equ	3972	;# 
   374   000F85                     LATC            equ	3973	;# 
   375   000F86                     LATD            equ	3974	;# 
   376   000F87                     LATE            equ	3975	;# 
   377   000F88                     TRISA           equ	3976	;# 
   378   000F88                     DDRA            equ	3976	;# 
   379   000F89                     TRISB           equ	3977	;# 
   380   000F89                     DDRB            equ	3977	;# 
   381   000F8A                     TRISC           equ	3978	;# 
   382   000F8A                     DDRC            equ	3978	;# 
   383   000F8B                     TRISD           equ	3979	;# 
   384   000F8B                     DDRD            equ	3979	;# 
   385   000F8C                     TRISE           equ	3980	;# 
   386   000F8C                     DDRE            equ	3980	;# 
   387   000F8D                     PORTA           equ	3981	;# 
   388   000F8E                     PORTB           equ	3982	;# 
   389   000F8F                     PORTC           equ	3983	;# 
   390   000F90                     PORTD           equ	3984	;# 
   391   000F91                     PORTE           equ	3985	;# 
   392   000F92                     SSP1BUF         equ	3986	;# 
   393   000F93                     SSP1ADD         equ	3987	;# 
   394   000F94                     SSP1MSK         equ	3988	;# 
   395   000F95                     SSP1STAT        equ	3989	;# 
   396   000F96                     SSP1CON1        equ	3990	;# 
   397   000F97                     SSP1CON2        equ	3991	;# 
   398   000F98                     SSP1CON3        equ	3992	;# 
   399   000F99                     RC1REG          equ	3993	;# 
   400   000F99                     RCREG           equ	3993	;# 
   401   000F99                     RCREG1          equ	3993	;# 
   402   000F9A                     TX1REG          equ	3994	;# 
   403   000F9A                     TXREG1          equ	3994	;# 
   404   000F9A                     TXREG           equ	3994	;# 
   405   000F9B                     SP1BRG          equ	3995	;# 
   406   000F9B                     SP1BRGL         equ	3995	;# 
   407   000F9B                     SPBRG           equ	3995	;# 
   408   000F9B                     SPBRG1          equ	3995	;# 
   409   000F9B                     SPBRGL          equ	3995	;# 
   410   000F9C                     SP1BRGH         equ	3996	;# 
   411   000F9C                     SPBRGH          equ	3996	;# 
   412   000F9C                     SPBRGH1         equ	3996	;# 
   413   000F9D                     RC1STA          equ	3997	;# 
   414   000F9D                     RCSTA1          equ	3997	;# 
   415   000F9D                     RCSTA           equ	3997	;# 
   416   000F9E                     TX1STA          equ	3998	;# 
   417   000F9E                     TXSTA1          equ	3998	;# 
   418   000F9E                     TXSTA           equ	3998	;# 
   419   000F9F                     BAUD1CON        equ	3999	;# 
   420   000F9F                     BAUDCON1        equ	3999	;# 
   421   000F9F                     BAUDCTL1        equ	3999	;# 
   422   000F9F                     BAUDCON         equ	3999	;# 
   423   000F9F                     BAUDCTL         equ	3999	;# 
   424   000FA0                     PWM4DC          equ	4000	;# 
   425   000FA0                     PWM4DCL         equ	4000	;# 
   426   000FA1                     PWM4DCH         equ	4001	;# 
   427   000FA2                     PWM4CON         equ	4002	;# 
   428   000FA3                     PWM3DC          equ	4003	;# 
   429   000FA3                     PWM3DCL         equ	4003	;# 
   430   000FA4                     PWM3DCH         equ	4004	;# 
   431   000FA5                     PWM3CON         equ	4005	;# 
   432   000FA6                     CCPR2           equ	4006	;# 
   433   000FA6                     CCPR2L          equ	4006	;# 
   434   000FA7                     CCPR2H          equ	4007	;# 
   435   000FA8                     CCP2CON         equ	4008	;# 
   436   000FA9                     CCP2CAP         equ	4009	;# 
   437   000FAA                     CCPR1           equ	4010	;# 
   438   000FAA                     CCPR1L          equ	4010	;# 
   439   000FAB                     CCPR1H          equ	4011	;# 
   440   000FAC                     CCP1CON         equ	4012	;# 
   441   000FAD                     CCP1CAP         equ	4013	;# 
   442   000FAE                     CCPTMRS         equ	4014	;# 
   443   000FAF                     T6TMR           equ	4015	;# 
   444   000FAF                     TMR6            equ	4015	;# 
   445   000FB0                     T6PR            equ	4016	;# 
   446   000FB0                     PR6             equ	4016	;# 
   447   000FB1                     T6CON           equ	4017	;# 
   448   000FB2                     T6HLT           equ	4018	;# 
   449   000FB3                     T6CLKCON        equ	4019	;# 
   450   000FB3                     T6CLK           equ	4019	;# 
   451   000FB4                     T6RST           equ	4020	;# 
   452   000FB5                     T4TMR           equ	4021	;# 
   453   000FB5                     TMR4            equ	4021	;# 
   454   000FB6                     T4PR            equ	4022	;# 
   455   000FB6                     PR4             equ	4022	;# 
   456   000FB7                     T4CON           equ	4023	;# 
   457   000FB8                     T4HLT           equ	4024	;# 
   458   000FB9                     T4CLKCON        equ	4025	;# 
   459   000FB9                     T4CLK           equ	4025	;# 
   460   000FBA                     T4RST           equ	4026	;# 
   461   000FBB                     T2TMR           equ	4027	;# 
   462   000FBB                     TMR2            equ	4027	;# 
   463   000FBC                     T2PR            equ	4028	;# 
   464   000FBC                     PR2             equ	4028	;# 
   465   000FBD                     T2CON           equ	4029	;# 
   466   000FBE                     T2HLT           equ	4030	;# 
   467   000FBF                     T2CLKCON        equ	4031	;# 
   468   000FBF                     T2CLK           equ	4031	;# 
   469   000FC0                     T2RST           equ	4032	;# 
   470   000FC1                     TMR5            equ	4033	;# 
   471   000FC1                     TMR5L           equ	4033	;# 
   472   000FC2                     TMR5H           equ	4034	;# 
   473   000FC3                     T5CON           equ	4035	;# 
   474   000FC4                     T5GCON          equ	4036	;# 
   475   000FC4                     PR5             equ	4036	;# 
   476   000FC5                     T5GATE          equ	4037	;# 
   477   000FC5                     TMR5GATE        equ	4037	;# 
   478   000FC6                     T5CLK           equ	4038	;# 
   479   000FC6                     TMR5CLK         equ	4038	;# 
   480   000FC7                     TMR3            equ	4039	;# 
   481   000FC7                     TMR3L           equ	4039	;# 
   482   000FC8                     TMR3H           equ	4040	;# 
   483   000FC9                     T3CON           equ	4041	;# 
   484   000FCA                     T3GCON          equ	4042	;# 
   485   000FCA                     PR3             equ	4042	;# 
   486   000FCB                     T3GATE          equ	4043	;# 
   487   000FCB                     TMR3GATE        equ	4043	;# 
   488   000FCC                     T3CLK           equ	4044	;# 
   489   000FCC                     TMR3CLK         equ	4044	;# 
   490   000FCD                     TMR1            equ	4045	;# 
   491   000FCD                     TMR1L           equ	4045	;# 
   492   000FCE                     TMR1H           equ	4046	;# 
   493   000FCF                     T1CON           equ	4047	;# 
   494   000FD0                     T1GCON          equ	4048	;# 
   495   000FD0                     PR1             equ	4048	;# 
   496   000FD1                     T1GATE          equ	4049	;# 
   497   000FD1                     TMR1GATE        equ	4049	;# 
   498   000FD2                     T1CLK           equ	4050	;# 
   499   000FD2                     TMR1CLK         equ	4050	;# 
   500   000FD3                     TMR0L           equ	4051	;# 
   501   000FD3                     TMR0            equ	4051	;# 
   502   000FD4                     TMR0H           equ	4052	;# 
   503   000FD4                     PR0             equ	4052	;# 
   504   000FD5                     T0CON0          equ	4053	;# 
   505   000FD6                     T0CON1          equ	4054	;# 
   506   000FD7                     PCON0           equ	4055	;# 
   507   000FD8                     STATUS          equ	4056	;# 
   508   000FD9                     FSR2            equ	4057	;# 
   509   000FD9                     FSR2L           equ	4057	;# 
   510   000FDA                     FSR2H           equ	4058	;# 
   511   000FDB                     PLUSW2          equ	4059	;# 
   512   000FDC                     PREINC2         equ	4060	;# 
   513   000FDD                     POSTDEC2        equ	4061	;# 
   514   000FDE                     POSTINC2        equ	4062	;# 
   515   000FDF                     INDF2           equ	4063	;# 
   516   000FE0                     BSR             equ	4064	;# 
   517   000FE1                     FSR1            equ	4065	;# 
   518   000FE1                     FSR1L           equ	4065	;# 
   519   000FE2                     FSR1H           equ	4066	;# 
   520   000FE3                     PLUSW1          equ	4067	;# 
   521   000FE4                     PREINC1         equ	4068	;# 
   522   000FE5                     POSTDEC1        equ	4069	;# 
   523   000FE6                     POSTINC1        equ	4070	;# 
   524   000FE7                     INDF1           equ	4071	;# 
   525   000FE8                     WREG            equ	4072	;# 
   526   000FE9                     FSR0            equ	4073	;# 
   527   000FE9                     FSR0L           equ	4073	;# 
   528   000FEA                     FSR0H           equ	4074	;# 
   529   000FEB                     PLUSW0          equ	4075	;# 
   530   000FEC                     PREINC0         equ	4076	;# 
   531   000FED                     POSTDEC0        equ	4077	;# 
   532   000FEE                     POSTINC0        equ	4078	;# 
   533   000FEF                     INDF0           equ	4079	;# 
   534   000FF2                     INTCON          equ	4082	;# 
   535   000FF3                     PROD            equ	4083	;# 
   536   000FF3                     PRODL           equ	4083	;# 
   537   000FF4                     PRODH           equ	4084	;# 
   538   000FF5                     TABLAT          equ	4085	;# 
   539   000FF6                     TBLPTR          equ	4086	;# 
   540   000FF6                     TBLPTRL         equ	4086	;# 
   541   000FF7                     TBLPTRH         equ	4087	;# 
   542   000FF8                     TBLPTRU         equ	4088	;# 
   543   000FF9                     PCLAT           equ	4089	;# 
   544   000FF9                     PC              equ	4089	;# 
   545   000FF9                     PCL             equ	4089	;# 
   546   000FFA                     PCLATH          equ	4090	;# 
   547   000FFB                     PCLATU          equ	4091	;# 
   548   000FFC                     STKPTR          equ	4092	;# 
   549   000FFD                     TOS             equ	4093	;# 
   550   000FFD                     TOSL            equ	4093	;# 
   551   000FFE                     TOSH            equ	4094	;# 
   552   000FFF                     TOSU            equ	4095	;# 
   553                           
   554                           	psect	idataCOMRAM
   555   000FE6                     __pidataCOMRAM:
   556                           	callstack 0
   557                           
   558                           ;initializer for main@F10131
   559   000FE6  0000               	dw	0
   560   000FE8  0001               	dw	1
   561   000FEA  0002               	dw	2
   562   000F21                     _ANSELC         set	3873
   563   000F19                     _ANSELB         set	3865
   564   000F84                     _LATB           set	3972
   565   000F8A                     _TRISC          set	3978
   566   000F89                     _TRISB          set	3977
   567                           
   568                           ; #config settings
   569                           
   570                           	psect	cinit
   571   000FC0                     __pcinit:
   572                           	callstack 0
   573   000FC0                     start_initialization:
   574                           	callstack 0
   575   000FC0                     __initialization:
   576                           	callstack 0
   577                           
   578                           ; Initialize objects allocated to COMRAM (6 bytes)
   579                           ; load TBLPTR registers with __pidataCOMRAM
   580   000FC0  0EE6               	movlw	low __pidataCOMRAM
   581   000FC2  6EF6               	movwf	tblptrl,c
   582   000FC4  0E0F               	movlw	high __pidataCOMRAM
   583   000FC6  6EF7               	movwf	tblptrh,c
   584   000FC8  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   585   000FCA  6EF8               	movwf	tblptru,c
   586   000FCC  EE00  F00A         	lfsr	0,__pdataCOMRAM
   587   000FD0  EE10 F006          	lfsr	1,6
   588   000FD4                     copy_data0:
   589   000FD4  0009               	tblrd		*+
   590   000FD6  CFF5 FFEE          	movff	tablat,postinc0
   591   000FDA  50E5               	movf	postdec1,w,c
   592   000FDC  50E1               	movf	fsr1l,w,c
   593   000FDE  E1FA               	bnz	copy_data0
   594   000FE0                     end_of_initialization:
   595                           	callstack 0
   596   000FE0                     __end_of__initialization:
   597                           	callstack 0
   598   000FE0  0100               	movlb	0
   599   000FE2  EF81  F007         	goto	_main	;jump to C main() function
   600                           
   601                           	psect	dataCOMRAM
   602   00000A                     __pdataCOMRAM:
   603                           	callstack 0
   604   00000A                     main@F10131:
   605                           	callstack 0
   606   00000A                     	ds	6
   607                           
   608                           	psect	cstackCOMRAM
   609   000001                     __pcstackCOMRAM:
   610                           	callstack 0
   611   000001                     ??_main:
   612                           
   613                           ; 1 bytes @ 0x0
   614   000001                     	ds	2
   615   000003                     main@i:
   616                           	callstack 0
   617                           
   618                           ; 6 bytes @ 0x2
   619   000003                     	ds	6
   620   000009                     main@j:
   621                           	callstack 0
   622                           
   623                           ; 1 bytes @ 0x8
   624   000009                     	ds	1
   625                           
   626 ;;
   627 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   628 ;;
   629 ;; *************** function _main *****************
   630 ;; Defined at:
   631 ;;		line 44 in file "main.c"
   632 ;; Parameters:    Size  Location     Type
   633 ;;		None
   634 ;; Auto vars:     Size  Location     Type
   635 ;;  j               1    8[COMRAM] unsigned char 
   636 ;;  i               6    2[COMRAM] int [3]
   637 ;; Return value:  Size  Location     Type
   638 ;;                  1    wreg      void 
   639 ;; Registers used:
   640 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   641 ;; Tracked objects:
   642 ;;		On entry : 0/0
   643 ;;		On exit  : 0/0
   644 ;;		Unchanged: 0/0
   645 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14
   646 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   647 ;;      Locals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   648 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   649 ;;      Totals:         9       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   650 ;;Total ram usage:        9 bytes
   651 ;; This function calls:
   652 ;;		Nothing
   653 ;; This function is called by:
   654 ;;		Startup code after reset
   655 ;; This function uses a non-reentrant model
   656 ;;
   657                           
   658                           	psect	text0
   659   000F02                     __ptext0:
   660                           	callstack 0
   661   000F02                     _main:
   662                           	callstack 31
   663   000F02                     
   664                           ;main.c: 46:     ANSELB = 0;
   665   000F02  010F               	movlb	15	; () banked
   666   000F04  6B19               	clrf	25,b	;volatile
   667                           
   668                           ;main.c: 48:     TRISB = 0b00000000;
   669   000F06  6A89               	clrf	137,c	;volatile
   670                           
   671                           ;main.c: 49:     ANSELC = 0;
   672   000F08  6B21               	clrf	33,b	;volatile
   673                           
   674                           ;main.c: 50:     TRISC = 0xFF;
   675   000F0A  688A               	setf	138,c	;volatile
   676   000F0C                     
   677                           ; BSR set to: 15
   678                           ;main.c: 52:     LATB = 0b00000001;
   679   000F0C  0E01               	movlw	1
   680   000F0E  6E84               	movwf	132,c	;volatile
   681   000F10                     
   682                           ; BSR set to: 15
   683                           ;main.c: 53:     int i[] = {0,1,2};
   684   000F10  EE20  F00A         	lfsr	2,main@F10131
   685   000F14  EE10  F003         	lfsr	1,main@i
   686   000F18  0E05               	movlw	5
   687   000F1A                     u11:
   688   000F1A  CFDB FFE3          	movff	plusw2,plusw1
   689   000F1E  06E8               	decf	wreg,f,c
   690   000F20  E2FC               	bc	u11
   691   000F22                     l816:
   692                           
   693                           ;main.c: 55:     {;main.c: 63:          LATB = 0;
   694   000F22  6A84               	clrf	132,c	;volatile
   695   000F24                     
   696                           ;main.c: 65:            for(j = 0;j<3;j++){
   697   000F24  6A09               	clrf	main@j^0,c
   698   000F26                     l826:
   699                           
   700                           ;main.c: 66:                LATB |= (1<<i[j]);
   701   000F26  5009               	movf	main@j^0,w,c
   702   000F28  0D02               	mullw	2
   703   000F2A  50F3               	movf	243,w,c
   704   000F2C  0F03               	addlw	low main@i
   705   000F2E  6ED9               	movwf	fsr2l,c
   706   000F30  6ADA               	clrf	fsr2h,c
   707   000F32  50DF               	movf	indf2,w,c
   708   000F34  6E01               	movwf	??_main^0,c
   709   000F36  0E01               	movlw	1
   710   000F38  6E02               	movwf	(??_main+1)^0,c
   711   000F3A  2A01               	incf	??_main^0,f,c
   712   000F3C  EFA2  F007         	goto	u24
   713   000F40                     u25:
   714   000F40  90D8               	bcf	status,0,c
   715   000F42  3602               	rlcf	(??_main+1)^0,f,c
   716   000F44                     u24:
   717   000F44  2E01               	decfsz	??_main^0,f,c
   718   000F46  EFA0  F007         	goto	u25
   719   000F4A  5002               	movf	(??_main+1)^0,w,c
   720   000F4C  1284               	iorwf	132,f,c	;volatile
   721                           
   722                           ;main.c: 67:                i[j] +=1;
   723   000F4E  5009               	movf	main@j^0,w,c
   724   000F50  0D02               	mullw	2
   725   000F52  50F3               	movf	243,w,c
   726   000F54  0F03               	addlw	low main@i
   727   000F56  6ED9               	movwf	fsr2l,c
   728   000F58  6ADA               	clrf	fsr2h,c
   729   000F5A  2ADE               	incf	postinc2,f,c
   730   000F5C  0E00               	movlw	0
   731   000F5E  22DD               	addwfc	postdec2,f,c
   732                           
   733                           ;main.c: 68:                i[j] = i[j]%8;
   734   000F60  5009               	movf	main@j^0,w,c
   735   000F62  0D02               	mullw	2
   736   000F64  50F3               	movf	243,w,c
   737   000F66  0F03               	addlw	low main@i
   738   000F68  6ED9               	movwf	fsr2l,c
   739   000F6A  6ADA               	clrf	fsr2h,c
   740   000F6C  CFDE F001          	movff	postinc2,??_main
   741   000F70  CFDD F002          	movff	postdec2,??_main+1
   742   000F74  0E07               	movlw	7
   743   000F76  1601               	andwf	??_main^0,f,c
   744   000F78  0E00               	movlw	0
   745   000F7A  1602               	andwf	(??_main+1)^0,f,c
   746   000F7C  5009               	movf	main@j^0,w,c
   747   000F7E  0D02               	mullw	2
   748   000F80  50F3               	movf	243,w,c
   749   000F82  0F03               	addlw	low main@i
   750   000F84  6ED9               	movwf	fsr2l,c
   751   000F86  6ADA               	clrf	fsr2h,c
   752   000F88  C001  FFDE         	movff	??_main,postinc2
   753   000F8C  C002  FFDD         	movff	??_main+1,postdec2
   754   000F90                     
   755                           ;main.c: 69:            }
   756   000F90  2A09               	incf	main@j^0,f,c
   757   000F92  0E02               	movlw	2
   758   000F94  6409               	cpfsgt	main@j^0,c
   759   000F96  EFCF  F007         	goto	u31
   760   000F9A  EFD1  F007         	goto	u30
   761   000F9E                     u31:
   762   000F9E  EF93  F007         	goto	l826
   763   000FA2                     u30:
   764   000FA2                     
   765                           ;main.c: 70:         _delay((unsigned long)((500)*(8000000/4000.0)));
   766   000FA2  0E06               	movlw	6
   767   000FA4  6E02               	movwf	(??_main+1)^0,c
   768   000FA6  0E13               	movlw	19
   769   000FA8  6E01               	movwf	??_main^0,c
   770   000FAA  0EAE               	movlw	174
   771   000FAC                     u47:
   772   000FAC  2EE8               	decfsz	wreg,f,c
   773   000FAE  D7FE               	bra	u47
   774   000FB0  2E01               	decfsz	??_main^0,f,c
   775   000FB2  D7FC               	bra	u47
   776   000FB4  2E02               	decfsz	(??_main+1)^0,f,c
   777   000FB6  D7FA               	bra	u47
   778   000FB8  EF91  F007         	goto	l816
   779   000FBC  EFFE  F0FF         	goto	start
   780   000FC0                     __end_of_main:
   781                           	callstack 0
   782                           
   783                           	psect	smallconst
   784   000F00                     __psmallconst:
   785                           	callstack 0
   786   000F00  00                 	db	0
   787   000F01  00                 	db	0	; dummy byte at the end
   788   000F00                     __smallconst    set	__psmallconst
   789   000F00                     __mediumconst   set	__psmallconst
   790   000000                     __activetblptr  equ	0
   791                           
   792                           	psect	rparam
   793   000001                     ___rparam_used  equ	1
   794   000000                     ___param_bank   equ	0
   795   000000                     __Lparam        equ	__Lrparam
   796   000000                     __Hparam        equ	__Hrparam
   797                           
   798                           	psect	idloc
   799                           
   800                           ;Config register IDLOC0 @ 0x200000
   801                           ;	unspecified, using default values
   802   200000                     	org	2097152
   803   200000  FFFF               	dw	65535
   804                           
   805                           ;Config register IDLOC1 @ 0x200002
   806                           ;	unspecified, using default values
   807   200002                     	org	2097154
   808   200002  FFFF               	dw	65535
   809                           
   810                           ;Config register IDLOC2 @ 0x200004
   811                           ;	unspecified, using default values
   812   200004                     	org	2097156
   813   200004  FFFF               	dw	65535
   814                           
   815                           ;Config register IDLOC3 @ 0x200006
   816                           ;	unspecified, using default values
   817   200006                     	org	2097158
   818   200006  FFFF               	dw	65535
   819                           
   820                           ;Config register IDLOC4 @ 0x200008
   821                           ;	unspecified, using default values
   822   200008                     	org	2097160
   823   200008  FFFF               	dw	65535
   824                           
   825                           ;Config register IDLOC5 @ 0x20000A
   826                           ;	unspecified, using default values
   827   20000A                     	org	2097162
   828   20000A  FFFF               	dw	65535
   829                           
   830                           ;Config register IDLOC6 @ 0x20000C
   831                           ;	unspecified, using default values
   832   20000C                     	org	2097164
   833   20000C  FFFF               	dw	65535
   834                           
   835                           ;Config register IDLOC7 @ 0x20000E
   836                           ;	unspecified, using default values
   837   20000E                     	org	2097166
   838   20000E  FFFF               	dw	65535
   839                           
   840                           	psect	config
   841                           
   842                           ;Config register CONFIG1L @ 0x300000
   843                           ;	External Oscillator mode Selection bits
   844                           ;	FEXTOSC = HS, HS (crystal oscillator) above 8 MHz; PFM set to high power
   845                           ;	Power-up default value for COSC bits
   846                           ;	RSTOSC = EXTOSC, EXTOSC operating per FEXTOSC bits (device manufacturing default)
   847   300000                     	org	3145728
   848   300000  FA                 	db	250
   849                           
   850                           ;Config register CONFIG1H @ 0x300001
   851                           ;	Clock Out Enable bit
   852                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   853                           ;	Clock Switch Enable bit
   854                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   855                           ;	Fail-Safe Clock Monitor Enable bit
   856                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   857   300001                     	org	3145729
   858   300001  FF                 	db	255
   859                           
   860                           ;Config register CONFIG2L @ 0x300002
   861                           ;	Master Clear Enable bit
   862                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   863                           ;	Power-up Timer Enable bit
   864                           ;	PWRTE = OFF, Power up timer disabled
   865                           ;	Low-power BOR enable bit
   866                           ;	LPBOREN = OFF, ULPBOR disabled
   867                           ;	Brown-out Reset Enable bits
   868                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   869   300002                     	org	3145730
   870   300002  FF                 	db	255
   871                           
   872                           ;Config register CONFIG2H @ 0x300003
   873                           ;	Brown Out Reset Voltage selection bits
   874                           ;	BORV = VBOR_2P45, Brown-out Reset Voltage (VBOR) set to 2.45V
   875                           ;	ZCD Disable bit
   876                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   877                           ;	PPSLOCK bit One-Way Set Enable bit
   878                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
   879                           ;	Stack Full/Underflow Reset Enable bit
   880                           ;	STVREN = ON, Stack full/underflow will cause Reset
   881                           ;	Debugger Enable bit
   882                           ;	DEBUG = OFF, Background debugger disabled
   883                           ;	Extended Instruction Set Enable bit
   884                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   885   300003                     	org	3145731
   886   300003  FF                 	db	255
   887                           
   888                           ;Config register CONFIG3L @ 0x300004
   889                           ;	WDT Period Select bits
   890                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   891                           ;	WDT operating mode
   892                           ;	WDTE = OFF, WDT Disabled
   893   300004                     	org	3145732
   894   300004  9F                 	db	159
   895                           
   896                           ;Config register CONFIG3H @ 0x300005
   897                           ;	WDT Window Select bits
   898                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   899                           ;	WDT input clock selector
   900                           ;	WDTCCS = SC, Software Control
   901   300005                     	org	3145733
   902   300005  FF                 	db	255
   903                           
   904                           ;Config register CONFIG4L @ 0x300006
   905                           ;	unspecified, using default values
   906                           ;	Write Protection Block 0
   907                           ;	WRT0 = 0x1, unprogrammed default
   908                           ;	Write Protection Block 1
   909                           ;	WRT1 = 0x1, unprogrammed default
   910                           ;	Write Protection Block 2
   911                           ;	WRT2 = 0x1, unprogrammed default
   912                           ;	Write Protection Block 3
   913                           ;	WRT3 = 0x1, unprogrammed default
   914                           ;	Write Protection Block 3
   915                           ;	WRT4 = 0x1, unprogrammed default
   916                           ;	Write Protection Block 3
   917                           ;	WRT5 = 0x1, unprogrammed default
   918                           ;	Write Protection Block 3
   919                           ;	WRT6 = 0x1, unprogrammed default
   920                           ;	Write Protection Block 3
   921                           ;	WRT7 = 0x1, unprogrammed default
   922   300006                     	org	3145734
   923   300006  FF                 	db	255
   924                           
   925                           ;Config register CONFIG4H @ 0x300007
   926                           ;	Configuration Register Write Protection bit
   927                           ;	WRTC = 0x1, unprogrammed default
   928                           ;	Boot Block Write Protection bit
   929                           ;	WRTB = 0x1, unprogrammed default
   930                           ;	Data EEPROM Write Protection bit
   931                           ;	WRTD = 0x1, unprogrammed default
   932                           ;	Scanner Enable bit
   933                           ;	SCANE = 0x1, unprogrammed default
   934                           ;	Low Voltage Programming Enable bit
   935                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
   936   300007                     	org	3145735
   937   300007  DF                 	db	223
   938                           
   939                           ;Config register CONFIG5L @ 0x300008
   940                           ;	unspecified, using default values
   941                           ;	UserNVM Program Memory Code Protection bit
   942                           ;	CP = 0x1, unprogrammed default
   943                           ;	DataNVM Memory Code Protection bit
   944                           ;	CPD = 0x1, unprogrammed default
   945   300008                     	org	3145736
   946   300008  FF                 	db	255
   947                           
   948                           ;Config register CONFIG5H @ 0x300009
   949                           ;	unspecified, using default values
   950   300009                     	org	3145737
   951   300009  FF                 	db	255
   952                           
   953                           ;Config register CONFIG6L @ 0x30000A
   954                           ;	unspecified, using default values
   955                           ;	Table Read Protection Block 0
   956                           ;	EBTR0 = 0x1, unprogrammed default
   957                           ;	Table Read Protection Block 1
   958                           ;	EBTR1 = 0x1, unprogrammed default
   959                           ;	Table Read Protection Block 2
   960                           ;	EBTR2 = 0x1, unprogrammed default
   961                           ;	Table Read Protection Block 3
   962                           ;	EBTR3 = 0x1, unprogrammed default
   963                           ;	Table Read Protection Block 4
   964                           ;	EBTR4 = 0x1, unprogrammed default
   965                           ;	Table Read Protection Block 5
   966                           ;	EBTR5 = 0x1, unprogrammed default
   967                           ;	Table Read Protection Block 6
   968                           ;	EBTR6 = 0x1, unprogrammed default
   969                           ;	Table Read Protection Block 7
   970                           ;	EBTR7 = 0x1, unprogrammed default
   971   30000A                     	org	3145738
   972   30000A  FF                 	db	255
   973                           
   974                           ;Config register CONFIG6H @ 0x30000B
   975                           ;	unspecified, using default values
   976                           ;	Boot Block Table Read Protection bit
   977                           ;	EBTRB = 0x1, unprogrammed default
   978   30000B                     	org	3145739
   979   30000B  FF                 	db	255
   980                           tosu	equ	0xFFF
   981                           tosh	equ	0xFFE
   982                           tosl	equ	0xFFD
   983                           stkptr	equ	0xFFC
   984                           pclatu	equ	0xFFB
   985                           pclath	equ	0xFFA
   986                           pcl	equ	0xFF9
   987                           tblptru	equ	0xFF8
   988                           tblptrh	equ	0xFF7
   989                           tblptrl	equ	0xFF6
   990                           tablat	equ	0xFF5
   991                           prodh	equ	0xFF4
   992                           prodl	equ	0xFF3
   993                           indf0	equ	0xFEF
   994                           postinc0	equ	0xFEE
   995                           postdec0	equ	0xFED
   996                           preinc0	equ	0xFEC
   997                           plusw0	equ	0xFEB
   998                           fsr0h	equ	0xFEA
   999                           fsr0l	equ	0xFE9
  1000                           wreg	equ	0xFE8
  1001                           indf1	equ	0xFE7
  1002                           postinc1	equ	0xFE6
  1003                           postdec1	equ	0xFE5
  1004                           preinc1	equ	0xFE4
  1005                           plusw1	equ	0xFE3
  1006                           fsr1h	equ	0xFE2
  1007                           fsr1l	equ	0xFE1
  1008                           bsr	equ	0xFE0
  1009                           indf2	equ	0xFDF
  1010                           postinc2	equ	0xFDE
  1011                           postdec2	equ	0xFDD
  1012                           preinc2	equ	0xFDC
  1013                           plusw2	equ	0xFDB
  1014                           fsr2h	equ	0xFDA
  1015                           fsr2l	equ	0xFD9
  1016                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        6
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      9      15
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          136      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 9     9      0     150
                                              0 COMRAM     9     9      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            3719      0       0      0.0%
BITBANK13          256      0       0      0.0%
BANK13             256      0       0      0.0%
BITBANK12          256      0       0      0.0%
BANK12             256      0       0      0.0%
BITBANK11          256      0       0      0.0%
BANK11             256      0       0      0.0%
BITBANK10          256      0       0      0.0%
BANK10             256      0       0      0.0%
BITBANK9           256      0       0      0.0%
BANK9              256      0       0      0.0%
BITBANK8           256      0       0      0.0%
BANK8              256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BANK7              256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BANK6              256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK0           160      0       0      0.0%
BANK0              160      0       0      0.0%
BITBIGSFRll        140      0       0      0.0%
BITBANK14          136      0       0      0.0%
BANK14             136      0       0      0.0%
BITBIGSFRh         123      0       0      0.0%
BITBIGSFRlh        106      0       0      0.0%
BITCOMRAM           95      0       0      0.0%
COMRAM              95      9      15     15.8%
STACK                0      0       0      0.0%
DATA                 0      0      15      0.0%


Microchip Technology PIC18 Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Mon Sep 29 10:28:35 2025

                     u11 0F1A                       u30 0FA2                       u31 0F9E  
                     u24 0F44                       u25 0F40                       u47 0FAC  
                    l810 0F02                      l820 0F24                      l812 0F0C  
                    l830 0F92                      l814 0F10                      l832 0FA2  
                    l816 0F22                      l826 0F26                      l818 0F24  
                    l828 0F90                      wreg 0FE8                     _LATB 0F84  
                   _main 0F02                     fsr2h 0FDA                     indf2 0FDF  
                   fsr1l 0FE1                     fsr2l 0FD9                     prodl 0FF3  
                   start FFFC             ___param_bank 0000                    ?_main 0001  
                  _TRISB 0F89                    _TRISC 0F8A                    main@i 0003  
                  main@j 0009                    tablat 0FF5                    plusw1 0FE3  
                  plusw2 0FDB                    status 0FD8          __initialization 0FC0  
           __end_of_main 0FC0                   ??_main 0001            __activetblptr 0000  
                 _ANSELB 0F19                   _ANSELC 0F21                   isa$std 0001  
           __pdataCOMRAM 000A             __mediumconst 0F00                   tblptrh 0FF7  
                 tblptrl 0FF6                   tblptru 0FF8               __accesstop 0060  
__end_of__initialization 0FE0            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0F00  
                __pcinit 0FC0                  __ramtop 0F00                  __ptext0 0F02  
   end_of_initialization 0FE0                  postdec1 0FE5                  postdec2 0FDD  
                postinc0 0FEE                  postinc2 0FDE               main@F10131 000A  
          __pidataCOMRAM 0FE6      start_initialization 0FC0              __smallconst 0F00  
              copy_data0 0FD4                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
