Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 15 16:03:27 2022
| Host         : YMLap running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    67 |
|    Minimum number of control sets                        |    67 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   141 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    67 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             187 |           97 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            9 |
| Yes          | No                    | No                     |             670 |          277 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             178 |           58 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |                   Enable Signal                   |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  Clock/inst/CLK_24                          |                                                   |                                               |                1 |              1 |         1.00 |
|  BootLoaderI/Receiver/counter[3]_i_2__1_n_0 |                                                   |                                               |                3 |              4 |         1.33 |
|  BootLoaderI/Receiver/counter[3]_i_2__1_n_0 | BootLoaderI/Receiver/receiving_reg_n_0            |                                               |                3 |              4 |         1.33 |
|  UART/clk                                   | GP_Bus/UART/Transmitter/counter0                  | GP_Bus/UART/Transmitter/counter[3]_i_1__2_n_0 |                1 |              4 |         4.00 |
|  UART/clk                                   | GP_Bus/UART/Receiver/is_receiving                 |                                               |                2 |              4 |         2.00 |
| ~Clock/inst/CLK_6                           | BootLoaderI/Transmitter/FIFO[3]_i_2_n_0           | BootLoaderI/Transmitter/FIFO[3]_i_1__0_n_0    |                1 |              4 |         4.00 |
| ~Clock/inst/CLK_6                           | BootLoaderI/Transmitter/counter0                  |                                               |                3 |              4 |         1.33 |
|  Clock/inst/CLK_6                           |                                                   | Boot_Controller/p_0_in                        |                2 |              4 |         2.00 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[7]_1     | GP_Bus/Bus_Controller/Slave_Addr_out_reg[4]_4 |                1 |              4 |         4.00 |
| ~Clock/inst/CLK_6                           |                                                   | GP_Bus/Bus_Controller/sel_reg[3]_0            |                2 |              4 |         2.00 |
|  Clock/inst/CLK_6                           | Boot_Controller/E[0]                              |                                               |                3 |              5 |         1.67 |
|  UART/clk                                   | GP_Bus/UART/Transmitter/FIFO[6]_i_1_n_0           |                                               |                2 |              7 |         3.50 |
|  BootLoaderI/Receiver/counter[3]_i_2__1_n_0 | BootLoaderI/Receiver/FIFO                         |                                               |                2 |              8 |         4.00 |
|  BootLoaderI/Receiver/counter[3]_i_2__1_n_0 | BootLoaderI/Receiver/data[7]_i_1__0_n_0           | BootLoaderI/Receiver/finished_receiving       |                2 |              8 |         4.00 |
|  UART/clk                                   | GP_Bus/UART/Receiver/FIFO                         |                                               |                1 |              8 |         8.00 |
|  Clock/inst/CLK_6                           | BootLoaderI/Receiver/PM_Data_out0[1]              |                                               |                4 |              8 |         2.00 |
|  Clock/inst/CLK_6                           | BootLoaderI/Receiver/PM_Data_out0[0]              |                                               |                5 |              8 |         1.60 |
| ~Clock/inst/CLK_12                          | Writer/Slave_Addr_out0                            |                                               |                2 |              8 |         4.00 |
|  UART/clk                                   | GP_Bus/UART/Receiver/data[7]_i_2_n_0              | GP_Bus/UART/Receiver/wrong_parity0            |                2 |              8 |         4.00 |
| ~Clock/inst/CLK_12                          |                                                   |                                               |                4 |              8 |         2.00 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Write_enable_reg_2[0] |                                               |                2 |              8 |         4.00 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/sel_reg[2]_0[0]             |                                               |                3 |              8 |         2.67 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[0]_2[0]  |                                               |                3 |              8 |         2.67 |
|  UART/clk                                   |                                                   |                                               |                7 |              9 |         1.29 |
|  Clock/inst/CLK_6                           | Boot_Controller/Finished_reg[0]                   | Boot_Controller/SR[0]                         |                3 |              9 |         3.00 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[7]_1     |                                               |                5 |             12 |         2.40 |
| ~Clock/inst/CLK_24                          |                                                   |                                               |                8 |             12 |         1.50 |
|  Clock/inst/CLK_6                           | GP_Bus/UART/prescaler_value[0]_i_2_n_0            | GP_Bus/UART/prescaler_value                   |                3 |             12 |         4.00 |
|  Clock/inst/CLK_6                           | GP_Bus/Timer/Timer_A_Config_reg_n_0_[0]           | GP_Bus/Timer/Timer_A/pre_value[0]_i_1_n_0     |                4 |             14 |         3.50 |
|  Clock/inst/CLK_6                           | GP_Bus/Timer/p_0_in[0]                            | GP_Bus/Timer/Timer_B/pre_value[0]_i_1__0_n_0  |                4 |             14 |         3.50 |
| ~Clock/inst/CLK_12                          | PM_Loader/E[0]                                    |                                               |                5 |             16 |         3.20 |
|  Clock/inst/CLK_6                           |                                                   | Boot_Controller/SR[0]                         |                5 |             16 |         3.20 |
|  Clock/inst/CLK_6                           | Decoder/data_cache0                               | Loader/Bus_Loader_inst/data_cache[15]_i_1_n_0 |                9 |             16 |         1.78 |
| ~Clock/inst/CLK_6                           | RAM/read_buffer                                   |                                               |                9 |             16 |         1.78 |
| ~Clock/inst/CLK_6                           | Decoder/SP_dec_reg_0                              |                                               |                4 |             16 |         4.00 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[3]_0     |                                               |                6 |             16 |         2.67 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/E[0]                        |                                               |                4 |             16 |         4.00 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[1]_0[0]  |                                               |                5 |             16 |         3.20 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[0]_4[0]  |                                               |                6 |             16 |         2.67 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[2]_2[0]  |                                               |                7 |             16 |         2.29 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[0]_5[0]  |                                               |                6 |             16 |         2.67 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[1]_2[0]  |                                               |               10 |             16 |         1.60 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[4]_1[0]  |                                               |                4 |             16 |         4.00 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[3]_1[0]  |                                               |                8 |             16 |         2.00 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[2]_0[0]  |                                               |               10 |             16 |         1.60 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[0]_7[0]  |                                               |                8 |             16 |         2.00 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[0]_8[0]  |                                               |                8 |             16 |         2.00 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[0]_9[0]  |                                               |               12 |             16 |         1.33 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[1]_1[0]  |                                               |                8 |             16 |         2.00 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[0]_6[0]  |                                               |               11 |             16 |         1.45 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/sel_reg[4]_1[0]             |                                               |                5 |             16 |         3.20 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[0]_3[0]  |                                               |                7 |             16 |         2.29 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Slave_Addr_out_reg[3]_2[0]  |                                               |                5 |             17 |         3.40 |
|  Clock/inst/CLK_6                           | GP_Bus/Timer/Timer_A/value0                       | GP_Bus/Timer/Timer_A/value[0]_i_1_n_0         |                5 |             17 |         3.40 |
|  Clock/inst/CLK_6                           | GP_Bus/Timer/Timer_B/value0                       | GP_Bus/Timer/Timer_B/value[0]_i_1__0_n_0      |                5 |             17 |         3.40 |
|  Clock/inst/CLK_6                           | Decoder/Bus_load_reg_0[0]                         |                                               |                3 |             17 |         5.67 |
|  Clock/inst/CLK_6                           | BootLoaderI/Receiver/PM_Data_out0[0]              | BootLoaderI/Receiver/finished_reg_0           |                5 |             17 |         3.40 |
| ~Clock/inst/CLK_12                          | Writer/Slave_Addr_out0                            | Loader/Bus_Loader_inst/Bus_enable_reg_0       |                7 |             17 |         2.43 |
| ~Clock/inst/CLK_12                          | Clock/inst/CLK_6                                  | Writer/PM_write_buffer_reg_0                  |                6 |             17 |         2.83 |
| ~Clock/inst/CLK_6                           | GP_Bus/Bus_Controller/Q[0]                        |                                               |                6 |             24 |         4.00 |
| ~Clock/inst/CLK_6                           | Boot_Controller/button_hold_reg_n_0               |                                               |                6 |             24 |         4.00 |
|  Clock/inst/CLK_6                           | Boot_Controller/Finished_reg[0]                   |                                               |                8 |             28 |         3.50 |
|  Clock/inst/CLK_6                           | GP_Bus/Timer/Timer_Micros/data[0]_i_1_n_0         |                                               |                8 |             32 |         4.00 |
|  Clock/inst/CLK_6                           | Decoder/finished_reg[0]                           |                                               |               17 |             32 |         1.88 |
| ~Clock/inst/CLK_6                           |                                                   |                                               |               30 |             66 |         2.20 |
| ~Clock/inst/CLK_12                          | Clock/inst/CLK_6                                  |                                               |               41 |             76 |         1.85 |
|  Clock/inst/CLK_6                           |                                                   |                                               |               44 |             87 |         1.98 |
+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


