library IEEE; 
use IEEE.STD_LOGIC_1164.all; 

entity ShiftRegister_Demo is
	port(SW   : in std_logic_vector(0 downto 0);
		  LEDR : out std_logic_vector(3 downto 0));
	
end ShiftRegister_Demo;

architecture Behavioral ShiftRegister_Demo is

	signal s_clk : std_logic;

begin

	clk   : entity work.