{"Computer program": "/wiki/Computer_program", "Translator (computing)": "/wiki/Translator_(computing)", "Compiler": "/wiki/Compiler", "Compile time": "/wiki/Compile_time", "Optimizing compiler": "/wiki/Optimizing_compiler", "Intermediate representation": "/wiki/Intermediate_representation", "Runtime system": "/wiki/Runtime_system", "Runtime (program lifecycle phase)": "/wiki/Runtime_(program_lifecycle_phase)", "Executable": "/wiki/Executable", "Interpreter (computing)": "/wiki/Interpreter_(computing)", "Virtual machine": "/wiki/Virtual_machine", "Source code": "/wiki/Source_code", "Object code": "/wiki/Object_code", "Bytecode": "/wiki/Bytecode", "Machine code": "/wiki/Machine_code", "Microcode": "/wiki/Microcode", "Ahead-of-time compilation": "/wiki/Ahead-of-time_compilation", "Just-in-time compilation": "/wiki/Just-in-time_compilation", "Tracing just-in-time compilation": "/wiki/Tracing_just-in-time_compilation", "Compile and go system": "/wiki/Compile_and_go_system", "Precompilation": "/wiki/Precompilation", "Source-to-source compiler": "/wiki/Source-to-source_compiler", "Dynamic recompilation": "/wiki/Dynamic_recompilation", "Android Runtime": "/wiki/Android_Runtime", "BEAM (Erlang virtual machine)": "/wiki/BEAM_(Erlang_virtual_machine)", "Common Language Runtime": "/wiki/Common_Language_Runtime", "Mono (software)": "/wiki/Mono_(software)#Code_Execution_Engine", "CPython": "/wiki/CPython", "PyPy": "/wiki/PyPy", "Crt0": "/wiki/Crt0", "Java virtual machine": "/wiki/Java_virtual_machine", "LuaJIT": "/wiki/LuaJIT", "Objective-C": "/wiki/Objective-C", "Swift (programming language)": "/wiki/Swift_(programming_language)", "V8 (JavaScript engine)": "/wiki/V8_(JavaScript_engine)", "Node.js": "/wiki/Node.js", "Zend Engine": "/wiki/Zend_Engine", "GNU Compiler Collection": "/wiki/GNU_Compiler_Collection", "LLVM": "/wiki/LLVM", "Clang": "/wiki/Clang", "Template:Program execution": "/wiki/Template:Program_execution", "Template talk:Program execution": "/wiki/Template_talk:Program_execution", "Wikipedia:Merging": "/wiki/Wikipedia:Merging", "Talk:Runtime (program lifecycle phase)": "/wiki/Talk:Runtime_(program_lifecycle_phase)#Merge_into_Execution_(computing)", "Computer engineering": "/wiki/Computer_engineering", "Computer": "/wiki/Computer", "Instruction cycle": "/wiki/Instruction_cycle", "Control unit": "/wiki/Control_unit", "Formal semantics of programming languages": "/wiki/Formal_semantics_of_programming_languages", "Batch processing": "/wiki/Batch_processing", "User (computing)": "/wiki/User_(computing)", "Command (computing)": "/wiki/Command_(computing)", "Session (computer science)": "/wiki/Session_(computer_science)", "Edit section: Process": "/w/index.php?title=Execution_(computing)&action=edit&section=1", "Program lifecycle phase": "/wiki/Program_lifecycle_phase", "Link time": "/wiki/Link_time", "Load time": "/wiki/Load_time", "Dynamic linking": "/wiki/Dynamic_linking", "Entry point": "/wiki/Entry_point", "Application Binary Interface": "/wiki/Application_Binary_Interface", "Run time (program lifecycle phase)": "/wiki/Run_time_(program_lifecycle_phase)", "Termination (computer science)": "/wiki/Termination_(computer_science)", "Crash (computing)": "/wiki/Crash_(computing)", "Edit section: Executable": "/w/index.php?title=Execution_(computing)&action=edit&section=2", "Instruction (computer science)": "/wiki/Instruction_(computer_science)", "Data (computing)": "/wiki/Data_(computing)", "Parser": "/wiki/Parser", "Central processing unit": "/wiki/Central_processing_unit", "Edit section: Context of execution": "/w/index.php?title=Execution_(computing)&action=edit&section=3", "Bare machine": "/wiki/Bare_machine", "Computer multitasking": "/wiki/Computer_multitasking", "Operating system": "/wiki/Operating_system", "Runtime library": "/wiki/Runtime_library", "Edit section: Context switching": "/w/index.php?title=Execution_(computing)&action=edit&section=4", "Context switch": "/wiki/Context_switch", "Interrupt handler": "/wiki/Interrupt_handler", "Process-context identifier": "/wiki/Process-context_identifier", "Processor register": "/wiki/Processor_register", "Edit section: Runtime system": "/w/index.php?title=Execution_(computing)&action=edit&section=5", "Execution model": "/wiki/Execution_model", "Wikipedia:Please clarify": "/wiki/Wikipedia:Please_clarify", "Integrated development environment": "/wiki/Integrated_development_environment", "Software testing": "/wiki/Software_testing", "Instance (computer science)": "/wiki/Instance_(computer_science)", "Programming language": "/wiki/Programming_language", "Memory management": "/wiki/Memory_management", "Computer memory": "/wiki/Computer_memory", "Variable (computer science)": "/wiki/Variable_(computer_science)", "Subroutine": "/wiki/Subroutine", "Stack (abstract data type)": "/wiki/Stack_(abstract_data_type)", "Heap (data structure)": "/wiki/Heap_(data_structure)", "Garbage collection (computer science)": "/wiki/Garbage_collection_(computer_science)", "Thread (computing)": "/wiki/Thread_(computing)", "Dynamic programming language": "/wiki/Dynamic_programming_language", "Edit section: Instruction cycle": "/w/index.php?title=Execution_(computing)&action=edit&section=6", "Booting": "/wiki/Booting", "Enlarge": "/wiki/File:Fetch-Decode-Execute_Cycle.png", "Concurrent computing": "/wiki/Concurrent_computing", "Parallel computing": "/wiki/Parallel_computing", "Instruction pipeline": "/wiki/Instruction_pipeline", "Edit section: Interpreter": "/w/index.php?title=Execution_(computing)&action=edit&section=7", "Edit section: Virtual machine": "/w/index.php?title=Execution_(computing)&action=edit&section=8", "Virtualization": "/wiki/Virtualization", "Emulator": "/wiki/Emulator", "Computer system": "/wiki/Computer_system", "Computer architecture": "/wiki/Computer_architecture", "System virtual machine": "/wiki/System_virtual_machine", "Full virtualization": "/wiki/Full_virtualization", "Hypervisor": "/wiki/Hypervisor", "Native code": "/wiki/Native_code", "Hardware-assisted virtualization": "/wiki/Hardware-assisted_virtualization", "QEMU": "/wiki/QEMU", "Video game console emulator": "/wiki/Video_game_console_emulator", "CPU": "/wiki/CPU", "OS-level virtualization": "/wiki/OS-level_virtualization", "Kernel (operating system)": "/wiki/Kernel_(operating_system)", "Edit section: References": "/w/index.php?title=Execution_(computing)&action=edit&section=9", "Merriam-Webster": "/wiki/Merriam-Webster", "ISBN (identifier)": "/wiki/ISBN_(identifier)", "Special:BookSources/0-596-00565-2": "/wiki/Special:BookSources/0-596-00565-2", "OCLC (identifier)": "/wiki/OCLC_(identifier)", "Alfred V. Aho": "/wiki/Alfred_V._Aho", "Monica Sin-Ling Lam": "/wiki/Monica_Sin-Ling_Lam", "Ravi Sethi": "/wiki/Ravi_Sethi", "Jeffrey David Ullman": "/wiki/Jeffrey_David_Ullman", "Pearson Education": "/wiki/Pearson_Education", "Special:BookSources/978-0-321-48681-3": "/wiki/Special:BookSources/978-0-321-48681-3", "Template:Processor technologies": "/wiki/Template:Processor_technologies", "Template talk:Processor technologies": "/wiki/Template_talk:Processor_technologies", "Processor (computing)": "/wiki/Processor_(computing)", "Model of computation": "/wiki/Model_of_computation", "Abstract machine": "/wiki/Abstract_machine", "Stored-program computer": "/wiki/Stored-program_computer", "Finite-state machine": "/wiki/Finite-state_machine", "Finite-state machine with datapath": "/wiki/Finite-state_machine_with_datapath", "Hierarchical state machine": "/wiki/Hierarchical_state_machine", "Deterministic finite automaton": "/wiki/Deterministic_finite_automaton", "Queue automaton": "/wiki/Queue_automaton", "Cellular automaton": "/wiki/Cellular_automaton", "Quantum cellular automaton": "/wiki/Quantum_cellular_automaton", "Turing machine": "/wiki/Turing_machine", "Alternating Turing machine": "/wiki/Alternating_Turing_machine", "Universal Turing machine": "/wiki/Universal_Turing_machine", "Post\u2013Turing machine": "/wiki/Post%E2%80%93Turing_machine", "Quantum Turing machine": "/wiki/Quantum_Turing_machine", "Nondeterministic Turing machine": "/wiki/Nondeterministic_Turing_machine", "Probabilistic Turing machine": "/wiki/Probabilistic_Turing_machine", "Hypercomputation": "/wiki/Hypercomputation", "Zeno machine": "/wiki/Zeno_machine", "History of general-purpose CPUs": "/wiki/History_of_general-purpose_CPUs#Belt_machine_architecture", "Stack machine": "/wiki/Stack_machine", "Register machine": "/wiki/Register_machine", "Counter machine": "/wiki/Counter_machine", "Pointer machine": "/wiki/Pointer_machine", "Random-access machine": "/wiki/Random-access_machine", "Random-access stored-program machine": "/wiki/Random-access_stored-program_machine", "Microarchitecture": "/wiki/Microarchitecture", "Von Neumann architecture": "/wiki/Von_Neumann_architecture", "Harvard architecture": "/wiki/Harvard_architecture", "Modified Harvard architecture": "/wiki/Modified_Harvard_architecture", "Dataflow architecture": "/wiki/Dataflow_architecture", "Transport triggered architecture": "/wiki/Transport_triggered_architecture", "Cellular architecture": "/wiki/Cellular_architecture", "Endianness": "/wiki/Endianness", "Computer data storage": "/wiki/Computer_data_storage", "Non-uniform memory access": "/wiki/Non-uniform_memory_access", "Uniform memory access": "/wiki/Uniform_memory_access", "Load\u2013store architecture": "/wiki/Load%E2%80%93store_architecture", "Register\u2013memory architecture": "/wiki/Register%E2%80%93memory_architecture", "Cache hierarchy": "/wiki/Cache_hierarchy", "Memory hierarchy": "/wiki/Memory_hierarchy", "Virtual memory": "/wiki/Virtual_memory", "Secondary storage": "/wiki/Secondary_storage", "Heterogeneous System Architecture": "/wiki/Heterogeneous_System_Architecture", "Fabric computing": "/wiki/Fabric_computing", "Multiprocessing": "/wiki/Multiprocessing", "Cognitive computing": "/wiki/Cognitive_computing", "Neuromorphic engineering": "/wiki/Neuromorphic_engineering", "Instruction set architecture": "/wiki/Instruction_set_architecture", "Orthogonal instruction set": "/wiki/Orthogonal_instruction_set", "Complex instruction set computer": "/wiki/Complex_instruction_set_computer", "Reduced instruction set computer": "/wiki/Reduced_instruction_set_computer", "Application-specific instruction set processor": "/wiki/Application-specific_instruction_set_processor", "Explicit data graph execution": "/wiki/Explicit_data_graph_execution", "TRIPS architecture": "/wiki/TRIPS_architecture", "Very long instruction word": "/wiki/Very_long_instruction_word", "Explicitly parallel instruction computing": "/wiki/Explicitly_parallel_instruction_computing", "Minimal instruction set computer": "/wiki/Minimal_instruction_set_computer", "One-instruction set computer": "/wiki/One-instruction_set_computer", "No instruction set computing": "/wiki/No_instruction_set_computing", "Zero instruction set computer": "/wiki/Zero_instruction_set_computer", "VISC architecture": "/wiki/VISC_architecture", "Quantum computing": "/wiki/Quantum_computing", "Comparison of instruction set architectures": "/wiki/Comparison_of_instruction_set_architectures", "Addressing mode": "/wiki/Addressing_mode", "Motorola 68000 series": "/wiki/Motorola_68000_series", "VAX": "/wiki/VAX", "PDP-11 architecture": "/wiki/PDP-11_architecture", "X86": "/wiki/X86", "ARM architecture family": "/wiki/ARM_architecture_family", "Stanford MIPS": "/wiki/Stanford_MIPS", "MIPS architecture": "/wiki/MIPS_architecture", "MIPS-X": "/wiki/MIPS-X", "IBM POWER architecture": "/wiki/IBM_POWER_architecture", "PowerPC": "/wiki/PowerPC", "Power ISA": "/wiki/Power_ISA", "Clipper architecture": "/wiki/Clipper_architecture", "SPARC": "/wiki/SPARC", "SuperH": "/wiki/SuperH", "DEC Alpha": "/wiki/DEC_Alpha", "ETRAX CRIS": "/wiki/ETRAX_CRIS", "M32R": "/wiki/M32R", "Unicore": "/wiki/Unicore", "IA-64": "/wiki/IA-64", "OpenRISC": "/wiki/OpenRISC", "RISC-V": "/wiki/RISC-V", "MicroBlaze": "/wiki/MicroBlaze", "Little man computer": "/wiki/Little_man_computer", "IBM System/360 architecture": "/wiki/IBM_System/360_architecture", "IBM System/370": "/wiki/IBM_System/370", "IBM System/390": "/wiki/IBM_System/390", "Z/Architecture": "/wiki/Z/Architecture", "Adapteva": "/wiki/Adapteva#Products", "Instruction pipelining": "/wiki/Instruction_pipelining", "Pipeline stall": "/wiki/Pipeline_stall", "Operand forwarding": "/wiki/Operand_forwarding", "Classic RISC pipeline": "/wiki/Classic_RISC_pipeline", "Hazard (computer architecture)": "/wiki/Hazard_(computer_architecture)", "Data dependency": "/wiki/Data_dependency", "Structural hazard": "/wiki/Structural_hazard", "Control hazard": "/wiki/Control_hazard", "False sharing": "/wiki/False_sharing", "Out-of-order execution": "/wiki/Out-of-order_execution", "Scoreboarding": "/wiki/Scoreboarding", "Tomasulo's algorithm": "/wiki/Tomasulo%27s_algorithm", "Reservation station": "/wiki/Reservation_station", "Re-order buffer": "/wiki/Re-order_buffer", "Register renaming": "/wiki/Register_renaming", "Wide-issue": "/wiki/Wide-issue", "Speculative execution": "/wiki/Speculative_execution", "Branch predictor": "/wiki/Branch_predictor", "Memory dependence prediction": "/wiki/Memory_dependence_prediction", "Bit-level parallelism": "/wiki/Bit-level_parallelism", "Bit-serial architecture": "/wiki/Bit-serial_architecture", "Word (computer architecture)": "/wiki/Word_(computer_architecture)", "Instruction-level parallelism": "/wiki/Instruction-level_parallelism", "Scalar processor": "/wiki/Scalar_processor", "Superscalar processor": "/wiki/Superscalar_processor", "Task parallelism": "/wiki/Task_parallelism", "Process (computing)": "/wiki/Process_(computing)", "Data parallelism": "/wiki/Data_parallelism", "Vector processor": "/wiki/Vector_processor", "Memory-level parallelism": "/wiki/Memory-level_parallelism", "Distributed architecture": "/wiki/Distributed_architecture", "Multithreading (computer architecture)": "/wiki/Multithreading_(computer_architecture)", "Temporal multithreading": "/wiki/Temporal_multithreading", "Simultaneous multithreading": "/wiki/Simultaneous_multithreading", "Hyper-threading": "/wiki/Hyper-threading", "Speculative multithreading": "/wiki/Speculative_multithreading", "Preemption (computing)": "/wiki/Preemption_(computing)", "Cooperative multitasking": "/wiki/Cooperative_multitasking", "Flynn's taxonomy": "/wiki/Flynn%27s_taxonomy", "Single instruction, single data": "/wiki/Single_instruction,_single_data", "Single instruction, multiple data": "/wiki/Single_instruction,_multiple_data", "Single instruction, multiple threads": "/wiki/Single_instruction,_multiple_threads", "SWAR": "/wiki/SWAR", "Multiple instruction, single data": "/wiki/Multiple_instruction,_single_data", "Multiple instruction, multiple data": "/wiki/Multiple_instruction,_multiple_data", "Single program, multiple data": "/wiki/Single_program,_multiple_data", "Computer performance": "/wiki/Computer_performance", "Transistor count": "/wiki/Transistor_count", "Instructions per cycle": "/wiki/Instructions_per_cycle", "Cycles per instruction": "/wiki/Cycles_per_instruction", "Instructions per second": "/wiki/Instructions_per_second", "FLOPS": "/wiki/FLOPS", "Transactions per second": "/wiki/Transactions_per_second", "SUPS": "/wiki/SUPS", "Performance per watt": "/wiki/Performance_per_watt", "Cache performance measurement and metric": "/wiki/Cache_performance_measurement_and_metric", "Computer performance by orders of magnitude": "/wiki/Computer_performance_by_orders_of_magnitude", "Graphics processing unit": "/wiki/Graphics_processing_unit", "General-purpose computing on graphics processing units": "/wiki/General-purpose_computing_on_graphics_processing_units", "Barrel processor": "/wiki/Barrel_processor", "Stream processing": "/wiki/Stream_processing", "Tile processor": "/wiki/Tile_processor", "Coprocessor": "/wiki/Coprocessor", "Programmable Array Logic": "/wiki/Programmable_Array_Logic", "Application-specific integrated circuit": "/wiki/Application-specific_integrated_circuit", "Field-programmable gate array": "/wiki/Field-programmable_gate_array", "Field-programmable object array": "/wiki/Field-programmable_object_array", "Complex programmable logic device": "/wiki/Complex_programmable_logic_device", "Multi-chip module": "/wiki/Multi-chip_module", "System in a package": "/wiki/System_in_a_package", "Package on a package": "/wiki/Package_on_a_package", "Embedded system": "/wiki/Embedded_system", "Microprocessor": "/wiki/Microprocessor", "Microcontroller": "/wiki/Microcontroller", "Mobile processor": "/wiki/Mobile_processor", "Ultra-low-voltage processor": "/wiki/Ultra-low-voltage_processor", "Soft microprocessor": "/wiki/Soft_microprocessor", "System on a chip": "/wiki/System_on_a_chip", "Multiprocessor system on a chip": "/wiki/Multiprocessor_system_on_a_chip", "Cypress PSoC": "/wiki/Cypress_PSoC", "Network on a chip": "/wiki/Network_on_a_chip", "Hardware acceleration": "/wiki/Hardware_acceleration", "AI accelerator": "/wiki/AI_accelerator", "Image processor": "/wiki/Image_processor", "Vision processing unit": "/wiki/Vision_processing_unit", "Physics processing unit": "/wiki/Physics_processing_unit", "Digital signal processor": "/wiki/Digital_signal_processor", "Tensor Processing Unit": "/wiki/Tensor_Processing_Unit", "Secure cryptoprocessor": "/wiki/Secure_cryptoprocessor", "Network processor": "/wiki/Network_processor", "Baseband processor": "/wiki/Baseband_processor", "1-bit computing": "/wiki/1-bit_computing", "4-bit computing": "/wiki/4-bit_computing", "8-bit computing": "/wiki/8-bit_computing", "12-bit computing": "/wiki/12-bit_computing", "Apollo Guidance Computer": "/wiki/Apollo_Guidance_Computer", "16-bit computing": "/wiki/16-bit_computing", "24-bit computing": "/wiki/24-bit_computing", "32-bit computing": "/wiki/32-bit_computing", "48-bit computing": "/wiki/48-bit_computing", "64-bit computing": "/wiki/64-bit_computing", "128-bit computing": "/wiki/128-bit_computing", "256-bit computing": "/wiki/256-bit_computing", "512-bit computing": "/wiki/512-bit_computing", "Bit slicing": "/wiki/Bit_slicing", "Single-core": "/wiki/Single-core", "Multi-core processor": "/wiki/Multi-core_processor", "Manycore processor": "/wiki/Manycore_processor", "Heterogeneous computing": "/wiki/Heterogeneous_computing", "Cache (computing)": "/wiki/Cache_(computing)", "CPU cache": "/wiki/CPU_cache", "Scratchpad memory": "/wiki/Scratchpad_memory", "Data cache": "/wiki/Data_cache", "Instruction cache": "/wiki/Instruction_cache", "Cache replacement policies": "/wiki/Cache_replacement_policies", "Cache coherence": "/wiki/Cache_coherence", "Bus (computing)": "/wiki/Bus_(computing)", "Clock rate": "/wiki/Clock_rate", "Clock signal": "/wiki/Clock_signal", "FIFO (computing and electronics)": "/wiki/FIFO_(computing_and_electronics)", "Execution unit": "/wiki/Execution_unit", "Arithmetic logic unit": "/wiki/Arithmetic_logic_unit", "Address generation unit": "/wiki/Address_generation_unit", "Floating-point unit": "/wiki/Floating-point_unit", "Memory management unit": "/wiki/Memory_management_unit", "Load\u2013store unit": "/wiki/Load%E2%80%93store_unit", "Translation lookaside buffer": "/wiki/Translation_lookaside_buffer", "Branch target predictor": "/wiki/Branch_target_predictor", "Memory controller": "/wiki/Memory_controller", "Instruction decoder": "/wiki/Instruction_decoder", "Logic gate": "/wiki/Logic_gate", "Combinational logic": "/wiki/Combinational_logic", "Sequential logic": "/wiki/Sequential_logic", "Glue logic": "/wiki/Glue_logic", "Quantum logic gate": "/wiki/Quantum_logic_gate", "Gate array": "/wiki/Gate_array", "Hardware register": "/wiki/Hardware_register", "Status register": "/wiki/Status_register", "Stack register": "/wiki/Stack_register", "Register file": "/wiki/Register_file", "Memory buffer register": "/wiki/Memory_buffer_register", "Memory address register": "/wiki/Memory_address_register", "Program counter": "/wiki/Program_counter", "Hardwired control unit": "/wiki/Hardwired_control_unit", "Instruction unit": "/wiki/Instruction_unit", "Data buffer": "/wiki/Data_buffer", "Write buffer": "/wiki/Write_buffer", "ROM image": "/wiki/ROM_image", "Counter (digital)": "/wiki/Counter_(digital)", "Datapath": "/wiki/Datapath", "Multiplexer": "/wiki/Multiplexer", "Demultiplexer": "/wiki/Demultiplexer", "Adder (electronics)": "/wiki/Adder_(electronics)", "Binary multiplier": "/wiki/Binary_multiplier", "CPU multiplier": "/wiki/CPU_multiplier", "Binary decoder": "/wiki/Binary_decoder", "Address decoder": "/wiki/Address_decoder", "Sum-addressed decoder": "/wiki/Sum-addressed_decoder", "Barrel shifter": "/wiki/Barrel_shifter", "Electronic circuit": "/wiki/Electronic_circuit", "Integrated circuit": "/wiki/Integrated_circuit", "Three-dimensional integrated circuit": "/wiki/Three-dimensional_integrated_circuit", "Mixed-signal integrated circuit": "/wiki/Mixed-signal_integrated_circuit", "Power management integrated circuit": "/wiki/Power_management_integrated_circuit", "Boolean circuit": "/wiki/Boolean_circuit", "Circuit (computer science)": "/wiki/Circuit_(computer_science)", "Analogue electronics": "/wiki/Analogue_electronics", "Quantum circuit": "/wiki/Quantum_circuit", "Switch": "/wiki/Switch#Electronic_switches", "Power management": "/wiki/Power_management", "Power Management Unit": "/wiki/Power_Management_Unit", "Advanced Power Management": "/wiki/Advanced_Power_Management", "ACPI": "/wiki/ACPI", "Dynamic frequency scaling": "/wiki/Dynamic_frequency_scaling", "Dynamic voltage scaling": "/wiki/Dynamic_voltage_scaling", "Clock gating": "/wiki/Clock_gating", "Microprocessor chronology": "/wiki/Microprocessor_chronology", "Processor design": "/wiki/Processor_design", "Digital electronics": "/wiki/Digital_electronics", "Hardware security module": "/wiki/Hardware_security_module", "Semiconductor device fabrication": "/wiki/Semiconductor_device_fabrication", "Tick\u2013tock model": "/wiki/Tick%E2%80%93tock_model", "Pin grid array": "/wiki/Pin_grid_array", "Chip carrier": "/wiki/Chip_carrier", "Edit section: See also": "/w/index.php?title=Execution_(computing)&action=edit&section=10", "Run-time system": "/wiki/Run-time_system"}