head	1.4;
access;
symbols;
locks; strict;
comment	@ * @;


1.4
date	2017.05.15.23.04.52;	author kettenis;	state Exp;
branches;
next	1.3;
commitid	ImOUtQQ4EUCtkIvg;

1.3
date	2017.05.06.16.29.19;	author kettenis;	state Exp;
branches;
next	1.2;
commitid	p1HwGGnXQsqKUxVg;

1.2
date	2017.05.05.13.23.52;	author kettenis;	state Exp;
branches;
next	1.1;
commitid	yerYsHf1lfjHIbeR;

1.1
date	2017.04.30.17.42.32;	author kettenis;	state Exp;
branches;
next	;
commitid	j4UEUkiMjp0CRDQz;


desc
@@


1.4
log
@Add some SD/MMC controller-related clocks.
@
text
@/* Public Domain */

#define RK3399_PLL_CPLL		4
#define RK3399_PLL_GPLL		5

#define RK3399_CLK_SDMMC	76
#define RK3399_CLK_EMMC		78
#define RK3399_CLK_UART0	81
#define RK3399_CLK_UART1	82
#define RK3399_CLK_UART2	83
#define RK3399_CLK_UART3	84
#define RK3399_CLK_MAC_RX	103
#define RK3399_CLK_MAC_TX	104
#define RK3399_CLK_MAC		105

#define RK3399_CLK_SDMMC_DRV	154
#define RK3399_CLK_SDMMC_SAMPLE	155

#define RK3399_ACLK_GMAC	213
#define RK3399_ACLK_EMMC	240

#define RK3399_PCLK_GMAC	358

#define RK3399_HCLK_HOST0	456
#define RK3399_HCLK_HOST0_ARB	457
#define RK3399_HCLK_HOST1	458
#define RK3399_HCLK_HOST1_ARB	459

#define RK3399_HCLK_SDMMC	462
@


1.3
log
@Add a few GMAC related clocks and implement reset logic.
@
text
@d3 4
a7 1

a11 1

d16 3
a19 1

d28 2
@


1.2
log
@Add eMMC-related clocks.
@
text
@d10 6
d17 2
@


1.1
log
@Add rkclock(4), a driver for the Rockchip RK3399 clocks.
@
text
@d3 2
d9 2
@

