Warning (10268): Verilog HDL information at PCIe_Fundamental.v(250): always construct contains both blocking and non-blocking assignments File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 250
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_1_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_1_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at q_sys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/q_sys_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object "RX_CHECK_HEADER" differs only in case from object "rx_check_header" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/altpciexpav_lite_app.v Line: 172
Info (10281): Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object "RX_IDLE" differs only in case from object "rx_idle" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/altpciexpav_lite_app.v Line: 167
Warning (10720): Verilog HDL or VHDL warning at q_sys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at q_sys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at q_sys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at q_sys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv Line: 26
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/q_sys/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 49
Warning (13024): Output pins are stuck at VCC or GND
