95b54c3e4c92 ("KVM: arm64: Add feature register flag definitions")
3f9b72f6a180 ("arm64: Add TRBE definitions")
4b6929f50d79 ("arm64: Add TRFCR_ELx definitions")
8d3154afc10d ("arm64/cpufeature: Replace all open bits shift encodings with macros")
fcd6535322cc ("arm64/cpufeature: Add remaining feature bits in ID_MMFR4 register")
0ae43a99fe91 ("arm64/cpufeature: Add remaining feature bits in ID_PFR0 register")
152accf8476f ("arm64/cpufeature: Introduce ID_MMFR5 CPU register")
dd35ec070457 ("arm64/cpufeature: Introduce ID_DFR1 CPU register")
16824085a7dd ("arm64/cpufeature: Introduce ID_PFR2 CPU register")
e965bcb06256 ("arm64/cpufeature: Make doublelock a signed feature in ID_AA64DFR0")
1ed1b90a0594 ("arm64/cpufeature: Drop TraceFilt feature exposure from ID_DFR0 register")
2a5bc6c47bc3 ("arm64/cpufeature: Add explicit ftr_id_isar0[] for ID_ISAR0 register")
eeb2d87ece12 ("arm64: cpufeature: Group indexed system register definitions by name")
98448cdfe706 ("arm64: cpufeature: Relax checks for AArch32 support at EL[0-2]")
eab2f9260746 ("arm64: cpufeature: Relax AArch32 system checks if EL1 is 64-bit only")
1efcfe79d97d ("arm64: cpufeature: Factor out checking of AArch32 features")
13dc4d836179 ("arm64: cpufeature: Remove redundant call to id_aa64pfr0_32bit_el0()")
540f76d12c66 ("arm64: cpufeature: Add CPU capability for AArch32 EL1 support")
0113340e6e83 ("arm64: cpufeature: Spell out register fields for ID_ISAR4 and ID_PFR1")
