// Seed: 3439031530
module module_0 (
    id_1
);
  inout uwire id_1;
  assign id_1 = id_1 - id_1;
  assign id_1 = -1'h0;
  localparam id_2 = 1;
  assign module_1.id_0 = 0;
  integer id_3;
  wire id_4, id_5;
  logic id_6;
  logic id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output supply1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output logic id_5,
    output logic id_6,
    input wire id_7,
    output tri id_8,
    input supply1 id_9
);
  always id_5 = 1;
  parameter id_11 = -1;
  wire id_12;
  always_comb
    if (id_11) begin : LABEL_0
      id_6 <= id_9;
    end else;
  module_0 modCall_1 (id_11);
  logic id_13;
endmodule
