{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593631296850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593631296856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 14:21:36 2020 " "Processing started: Wed Jul 01 14:21:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593631296856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593631296856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoC -c SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoC -c SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593631296856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1593631297491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mymemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mymemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mymemory-SYN " "Found design unit 1: mymemory-SYN" {  } { { "VHDL/MyMemory.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307382 ""} { "Info" "ISGN_ENTITY_NAME" "1 MyMemory " "Found entity 1: MyMemory" {  } { { "VHDL/MyMemory.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mulcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mulcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MulCounter-MulCounterArch " "Found design unit 1: MulCounter-MulCounterArch" {  } { { "VHDL/MulCounter.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307384 ""} { "Info" "ISGN_ENTITY_NAME" "1 MulCounter " "Found entity 1: MulCounter" {  } { { "VHDL/MulCounter.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/periphericcircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/periphericcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PeriphericCircuit-PeriphericCircuitArch " "Found design unit 1: PeriphericCircuit-PeriphericCircuitArch" {  } { { "VHDL/PeriphericCircuit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307387 ""} { "Info" "ISGN_ENTITY_NAME" "1 PeriphericCircuit " "Found entity 1: PeriphericCircuit" {  } { { "VHDL/PeriphericCircuit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputcontrolpackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/outputcontrolpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputControlPackage " "Found design unit 1: OutputControlPackage" {  } { { "VHDL/OutputControlPackage.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OutputControlPackage-body " "Found design unit 2: OutputControlPackage-body" {  } { { "VHDL/OutputControlPackage.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/singlepartialproduct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/singlepartialproduct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinglePartialProduct-SinglePartialProductArch " "Found design unit 1: SinglePartialProduct-SinglePartialProductArch" {  } { { "VHDL/SinglePartialProduct.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307393 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinglePartialProduct " "Found entity 1: SinglePartialProduct" {  } { { "VHDL/SinglePartialProduct.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/multiplier32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/multiplier32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier32Bits-Multiplier32BitsArch " "Found design unit 1: Multiplier32Bits-Multiplier32BitsArch" {  } { { "VHDL/Multiplier32Bits.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307397 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier32Bits " "Found entity 1: Multiplier32Bits" {  } { { "VHDL/Multiplier32Bits.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/logicalshiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/logicalshiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalShiftRight-LogicalShiftRightArch " "Found design unit 1: LogicalShiftRight-LogicalShiftRightArch" {  } { { "VHDL/LogicalShiftRight.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307400 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalShiftRight " "Found entity 1: LogicalShiftRight" {  } { { "VHDL/LogicalShiftRight.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/leftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/leftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShift-LeftShiftArch " "Found design unit 1: LeftShift-LeftShiftArch" {  } { { "VHDL/LeftShift.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307403 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShift " "Found entity 1: LeftShift" {  } { { "VHDL/LeftShift.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fullpartialproduct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fullpartialproduct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullPartialProduct-FullPartialProductArch " "Found design unit 1: FullPartialProduct-FullPartialProductArch" {  } { { "VHDL/FullPartialProduct.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307406 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullPartialProduct " "Found entity 1: FullPartialProduct" {  } { { "VHDL/FullPartialProduct.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder32-CRAAdder32Arch " "Found design unit 1: CRAAdder32-CRAAdder32Arch" {  } { { "VHDL/CRAAdder32.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307408 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder32 " "Found entity 1: CRAAdder32" {  } { { "VHDL/CRAAdder32.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder30-CRAAdder30Arch " "Found design unit 1: CRAAdder30-CRAAdder30Arch" {  } { { "VHDL/CRAAdder30.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307411 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder30 " "Found entity 1: CRAAdder30" {  } { { "VHDL/CRAAdder30.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder26-CRAAdder26Arch " "Found design unit 1: CRAAdder26-CRAAdder26Arch" {  } { { "VHDL/CRAAdder26.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307414 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder26 " "Found entity 1: CRAAdder26" {  } { { "VHDL/CRAAdder26.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder22-CRAAdder22Arch " "Found design unit 1: CRAAdder22-CRAAdder22Arch" {  } { { "VHDL/CRAAdder22.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307417 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder22 " "Found entity 1: CRAAdder22" {  } { { "VHDL/CRAAdder22.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder18-CRAAdder18Arch " "Found design unit 1: CRAAdder18-CRAAdder18Arch" {  } { { "VHDL/CRAAdder18.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307419 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder18 " "Found entity 1: CRAAdder18" {  } { { "VHDL/CRAAdder18.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder14-CRAAdder14Arch " "Found design unit 1: CRAAdder14-CRAAdder14Arch" {  } { { "VHDL/CRAAdder14.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307422 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder14 " "Found entity 1: CRAAdder14" {  } { { "VHDL/CRAAdder14.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder10-CRAAdder10Arch " "Found design unit 1: CRAAdder10-CRAAdder10Arch" {  } { { "VHDL/CRAAdder10.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307425 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder10 " "Found entity 1: CRAAdder10" {  } { { "VHDL/CRAAdder10.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder6-CRAAdder6Arch " "Found design unit 1: CRAAdder6-CRAAdder6Arch" {  } { { "VHDL/CRAAdder6.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307428 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder6 " "Found entity 1: CRAAdder6" {  } { { "VHDL/CRAAdder6.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/boothdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/boothdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoothDecoder-BoothDecoderArch " "Found design unit 1: BoothDecoder-BoothDecoderArch" {  } { { "VHDL/BoothDecoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307431 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoothDecoder " "Found entity 1: BoothDecoder" {  } { { "VHDL/BoothDecoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/blockxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/blockxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlockXor-BlockXorArch " "Found design unit 1: BlockXor-BlockXorArch" {  } { { "VHDL/BlockXor.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307433 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockXor " "Found entity 1: BlockXor" {  } { { "VHDL/BlockXor.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/blockor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/blockor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlockOr-BlockOrArch " "Found design unit 1: BlockOr-BlockOrArch" {  } { { "VHDL/BlockOr.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307436 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockOr " "Found entity 1: BlockOr" {  } { { "VHDL/BlockOr.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/blockand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/blockand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlockAnd-BlockAndArch " "Found design unit 1: BlockAnd-BlockAndArch" {  } { { "VHDL/BlockAnd.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307438 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockAnd " "Found entity 1: BlockAnd" {  } { { "VHDL/BlockAnd.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/arithmeticshiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/arithmeticshiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticShiftRight-ArithmeticShiftRightArch " "Found design unit 1: ArithmeticShiftRight-ArithmeticShiftRightArch" {  } { { "VHDL/ArithmeticShiftRight.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307441 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticShiftRight " "Found entity 1: ArithmeticShiftRight" {  } { { "VHDL/ArithmeticShiftRight.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-AluArch " "Found design unit 1: Alu-AluArch" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307445 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mar-MarArch " "Found design unit 1: Mar-MarArch" {  } { { "VHDL/MAR.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307448 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mar " "Found entity 1: Mar" {  } { { "VHDL/MAR.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-CounterArch " "Found design unit 1: Counter-CounterArch" {  } { { "VHDL/Counter.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307451 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "VHDL/Counter.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/word.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/word.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Word-WordArch " "Found design unit 1: Word-WordArch" {  } { { "VHDL/Word.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307453 ""} { "Info" "ISGN_ENTITY_NAME" "1 Word " "Found entity 1: Word" {  } { { "VHDL/Word.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sp-SpArch " "Found design unit 1: Sp-SpArch" {  } { { "VHDL/Sp.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307456 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sp " "Found entity 1: Sp" {  } { { "VHDL/Sp.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/registerspackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/registerspackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistersPackage " "Found design unit 1: RegistersPackage" {  } { { "VHDL/RegistersPackage.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307458 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RegistersPackage-body " "Found design unit 2: RegistersPackage-body" {  } { { "VHDL/RegistersPackage.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/registersblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/registersblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistersBlock-RegistersBlockArch " "Found design unit 1: RegistersBlock-RegistersBlockArch" {  } { { "VHDL/RegistersBlock.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307461 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistersBlock " "Found entity 1: RegistersBlock" {  } { { "VHDL/RegistersBlock.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers-RegistersArch " "Found design unit 1: Registers-RegistersArch" {  } { { "VHDL/Registers.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307463 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "VHDL/Registers.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PCArch " "Found design unit 1: PC-PCArch" {  } { { "VHDL/PC.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307467 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "VHDL/PC.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputmanager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/outputmanager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputManager-OutputManagerArch " "Found design unit 1: OutputManager-OutputManagerArch" {  } { { "VHDL/OutputManager.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307470 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputManager " "Found entity 1: OutputManager" {  } { { "VHDL/OutputManager.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ir-IrArch " "Found design unit 1: Ir-IrArch" {  } { { "VHDL/Ir.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307473 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ir " "Found entity 1: Ir" {  } { { "VHDL/Ir.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/inputmanager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/inputmanager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InputManager-InputManagerArch " "Found design unit 1: InputManager-InputManagerArch" {  } { { "VHDL/InputManager.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307476 ""} { "Info" "ISGN_ENTITY_NAME" "1 InputManager " "Found entity 1: InputManager" {  } { { "VHDL/InputManager.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/csr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSR-CSRArch " "Found design unit 1: CSR-CSRArch" {  } { { "VHDL/CSR.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307479 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSR " "Found entity 1: CSR" {  } { { "VHDL/CSR.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-ControlUnitArch " "Found design unit 1: ControlUnit-ControlUnitArch" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307484 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SoC-SoCArch " "Found design unit 1: SoC-SoCArch" {  } { { "VHDL/SoC.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307487 ""} { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "VHDL/SoC.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/riscv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/riscv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RiscV-RiscVArch " "Found design unit 1: RiscV-RiscVArch" {  } { { "VHDL/RiscV.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307494 ""} { "Info" "ISGN_ENTITY_NAME" "1 RiscV " "Found entity 1: RiscV" {  } { { "VHDL/RiscV.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestProtocol-TestProtocolArch " "Found design unit 1: TestProtocol-TestProtocolArch" {  } { { "VHDL/TestProtocol.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307496 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestProtocol " "Found entity 1: TestProtocol" {  } { { "VHDL/TestProtocol.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631307496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631307496 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "RiscVSpy std_logic_vector RiscV.vhd(168) " "VHDL error at RiscV.vhd(168): type of identifier \"RiscVSpy\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "VHDL/RiscV.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 168 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1593631307512 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out Conteo RiscV.vhd(168) " "VHDL error at RiscV.vhd(168): cannot associate formal port \"Conteo\" of mode \"out\" with an expression" {  } { { "VHDL/RiscV.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 168 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1593631307512 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593631307652 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 01 14:21:47 2020 " "Processing ended: Wed Jul 01 14:21:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593631307652 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593631307652 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593631307652 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593631307652 ""}
