{
    "code": "module TopModule (\n    input logic x3,  // 1-bit input, unsigned\n    input logic x2,  // 1-bit input, unsigned\n    input logic x1,  // 1-bit input, unsigned\n    output logic f   // 1-bit output, unsigned\n);\n\n    always @(*) begin\n        f = (x2 & ~x3) | (x1 & x3);\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}