|FINAL
CarteLed0 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst15.IN0
Clock => FS1:inst32.CLOCK
Clock => urgence:inst11.i_clock
Clock => MSMdpsmf:inst42.clock
Clock => CLK5:inst43.clk
Clock => module_retour:inst.clock
Clock => CLK10:inst3.clk
Clock => animation_porte:inst53.CLK
Clock => HEX:inst33.CLK
Clock => CLKBUZZSHORT:inst38.clk
Clock => principal:inst24.i_clock
Key0 => FS1:inst32.KEY0
Key0 => urgence:inst11.key0
Key0 => inst2668.IN0
Key0 => inst44.IN1
Key1 => FS1:inst32.KEY1
Key1 => urgence:inst11.key1
Key1 => inst45.IN0
Key1 => inst44.IN0
PotentioAB17 => FS1:inst32.POTENTIOAB17
Bouton2 => inst26.IN0
SWS1 => inst26.IN1
Bouton3 => inst27.IN0
SWS2 => inst27.IN1
Bouton4 => inst28.IN0
SWS3 => inst28.IN1
Bouton5 => inst29.IN0
SWS4 => inst29.IN1
Bouton6 => inst30.IN0
SWS5 => inst30.IN1
Bouton7 => inst31.IN0
SWS6 => inst31.IN1
Bouton1 => inst25.IN0
SWS0 => inst25.IN1
SWS7 => MSMdpsmf:inst42.SW7
SWS7 => animation_porte:inst53.SWS7
SWS7 => inst46.IN1
ResetUltraSound => inst1.IN0
EchoUltraSound => animation_porte:inst53.EchoUltraSound
CarteLed1 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
CarteLed2 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
CarteLed3 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
CarteLed4 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CarteLed5 <= inst21.DB_MAX_OUTPUT_PORT_TYPE
CarteLed6 <= inst22.DB_MAX_OUTPUT_PORT_TYPE
CarteLed7 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
HEX0 <= HEX:inst33.HEX0
HEX1 <= HEX:inst33.HEX1
HEX2 <= HEX:inst33.HEX2
HEX3 <= HEX:inst33.HEX3
HEX4 <= HEX:inst33.HEX4
HEX5 <= HEX:inst33.HEX5
HEX6 <= HEX:inst33.HEX6
Buzzer <= inst12.DB_MAX_OUTPUT_PORT_TYPE
LEDTEST <= animation_porte:inst53.LEDTEST
Trig_Out_UltraSon <= animation_porte:inst53.Trig_Out_UltraSon
ser <= principal:inst24.ser
rclk <= principal:inst24.rclk
srclk <= principal:inst24.srclk
srclr <= principal:inst24.srclr
GPIOMAINTENANCE <= FS1:inst32.LED_maintenance
multiHEX[0] <= animation_porte:inst53.HEX3[0]
multiHEX[1] <= animation_porte:inst53.HEX3[1]
multiHEX[2] <= animation_porte:inst53.HEX3[2]
multiHEX[3] <= animation_porte:inst53.HEX3[3]
multiHEX[4] <= animation_porte:inst53.HEX3[4]
multiHEX[5] <= animation_porte:inst53.HEX3[5]
multiHEX[6] <= animation_porte:inst53.HEX3[6]
multiHEX15[0] <= animation_porte:inst53.HEX15[0]
multiHEX15[1] <= animation_porte:inst53.HEX15[1]
multiHEX15[2] <= animation_porte:inst53.HEX15[2]
multiHEX15[3] <= animation_porte:inst53.HEX15[3]
multiHEX15[4] <= animation_porte:inst53.HEX15[4]
multiHEX15[5] <= animation_porte:inst53.HEX15[5]
multiHEX15[6] <= animation_porte:inst53.HEX15[6]
multiHEX15[7] <= animation_porte:inst53.HEX15[7]
multiHEX15[8] <= animation_porte:inst53.HEX15[8]
multiHEX15[9] <= animation_porte:inst53.HEX15[9]
multiHEX15[10] <= animation_porte:inst53.HEX15[10]
multiHEX15[11] <= animation_porte:inst53.HEX15[11]
multiHEX15[12] <= animation_porte:inst53.HEX15[12]
multiHEX15[13] <= animation_porte:inst53.HEX15[13]
multiHEX24[0] <= animation_porte:inst53.HEX24[0]
multiHEX24[1] <= animation_porte:inst53.HEX24[1]
multiHEX24[2] <= animation_porte:inst53.HEX24[2]
multiHEX24[3] <= animation_porte:inst53.HEX24[3]
multiHEX24[4] <= animation_porte:inst53.HEX24[4]
multiHEX24[5] <= animation_porte:inst53.HEX24[5]
multiHEX24[6] <= animation_porte:inst53.HEX24[6]
multiHEX24[7] <= animation_porte:inst53.HEX24[7]
multiHEX24[8] <= animation_porte:inst53.HEX24[8]
multiHEX24[9] <= animation_porte:inst53.HEX24[9]
multiHEX24[10] <= animation_porte:inst53.HEX24[10]
multiHEX24[11] <= animation_porte:inst53.HEX24[11]
multiHEX24[12] <= animation_porte:inst53.HEX24[12]
multiHEX24[13] <= animation_porte:inst53.HEX24[13]


|FINAL|FS2MDP:inst47
reset => reg_fstate.RDC.OUTPUTSELECT
reset => reg_fstate.Etage1.OUTPUTSELECT
reset => reg_fstate.Etage5.OUTPUTSELECT
reset => reg_fstate.Etage6.OUTPUTSELECT
reset => reg_fstate.Etage2.OUTPUTSELECT
reset => reg_fstate.Etage3.OUTPUTSELECT
reset => reg_fstate.Etage4.OUTPUTSELECT
reset => reg_fstate.Prez.OUTPUTSELECT
reset => CarteLed0.OUTPUTSELECT
reset => CarteLed1.OUTPUTSELECT
reset => CarteLed2.OUTPUTSELECT
reset => CarteLed3.OUTPUTSELECT
reset => CarteLed4.OUTPUTSELECT
reset => CarteLed5.OUTPUTSELECT
reset => CarteLed6.OUTPUTSELECT
reset => CarteLed7.OUTPUTSELECT
clock => fstate~1.DATAIN
SWS1 => process_1.IN0
SWS1 => process_1.IN0
SWS1 => process_1.IN1
SWS2 => process_1.IN1
SWS2 => process_1.IN0
SWS2 => process_1.IN1
SWS2 => process_1.IN1
SWS3 => process_1.IN1
SWS3 => process_1.IN1
SWS3 => process_1.IN1
SWS3 => process_1.IN1
SWS3 => process_1.IN0
SWS4 => process_1.IN1
SWS4 => process_1.IN1
SWS4 => process_1.IN1
SWS4 => process_1.IN1
SWS4 => process_1.IN1
SWS4 => process_1.IN0
SWS5 => process_1.IN1
SWS5 => process_1.IN1
SWS5 => process_1.IN0
SWS5 => process_1.IN1
SWS5 => process_1.IN1
SWS5 => process_1.IN1
SWS5 => process_1.IN1
SWS6 => process_1.IN1
SWS6 => process_1.IN1
SWS6 => process_1.IN1
SWS6 => process_1.IN0
SWS6 => process_1.IN1
SWS6 => process_1.IN1
SWS6 => process_1.IN1
SWS6 => process_1.IN1
SWS0 => process_1.IN1
SWS0 => process_1.IN0
SWS0 => process_1.IN1
MDP => process_1.IN1
MDP => process_1.IN1
MDP => process_1.IN1
MDP => process_1.IN1
MDP => process_1.IN1
MDP => process_1.IN1
MDP => process_1.IN1
MDP => process_1.IN1
RD => process_1.IN1
STOP => process_1.IN1
STOP => process_1.IN1
STOP => process_1.IN1
STOP => process_1.IN1
STOP => process_1.IN1
STOP => process_1.IN1
STOP => process_1.IN1
STOP => process_1.IN1
STOP => process_1.IN1
STOP => process_1.IN1
STOP => process_1.IN1
STOP => process_1.IN1
STOP => process_1.IN1
STOP => process_1.IN1
CarteLed0 <= CarteLed0.DB_MAX_OUTPUT_PORT_TYPE
CarteLed1 <= CarteLed1.DB_MAX_OUTPUT_PORT_TYPE
CarteLed2 <= CarteLed2.DB_MAX_OUTPUT_PORT_TYPE
CarteLed3 <= CarteLed3.DB_MAX_OUTPUT_PORT_TYPE
CarteLed4 <= CarteLed4.DB_MAX_OUTPUT_PORT_TYPE
CarteLed5 <= CarteLed5.DB_MAX_OUTPUT_PORT_TYPE
CarteLed6 <= CarteLed6.DB_MAX_OUTPUT_PORT_TYPE
CarteLed7 <= CarteLed7.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|CLK1:inst4
clk => out_pulse~reg0.CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => state.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
rst => pulse_timer[0].ACLR
rst => pulse_timer[1].ACLR
rst => pulse_timer[2].ACLR
rst => pulse_timer[3].ACLR
rst => pulse_timer[4].ACLR
rst => pulse_timer[5].ACLR
rst => pulse_timer[6].ACLR
rst => pulse_timer[7].ACLR
rst => pulse_timer[8].ACLR
rst => pulse_timer[9].ACLR
rst => pulse_timer[10].ACLR
rst => pulse_timer[11].ACLR
rst => pulse_timer[12].ACLR
rst => pulse_timer[13].ACLR
rst => pulse_timer[14].ACLR
rst => pulse_timer[15].ACLR
rst => pulse_timer[16].ACLR
rst => pulse_timer[17].ACLR
rst => pulse_timer[18].ACLR
rst => pulse_timer[19].ACLR
rst => pulse_timer[20].ACLR
rst => pulse_timer[21].ACLR
rst => pulse_timer[22].ACLR
rst => pulse_timer[23].ACLR
rst => pulse_timer[24].ACLR
rst => pulse_timer[25].ACLR
rst => pulse_timer[26].ACLR
rst => pulse_timer[27].ACLR
rst => pulse_timer[28].ACLR
rst => pulse_timer[29].ACLR
rst => pulse_timer[30].ACLR
rst => state.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => count[21].ACLR
rst => count[22].ACLR
rst => count[23].ACLR
rst => count[24].ACLR
rst => count[25].ACLR
rst => count[26].ACLR
rst => count[27].ACLR
rst => count[28].ACLR
rst => count[29].ACLR
rst => count[30].ACLR
rst => out_pulse~reg0.ENA
out_pulse <= out_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32
LED_maintenance <= inst23.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => A2LED:inst.clock
CLOCK => CLK5:inst11.clk
CLOCK => CLK1:inst10.clk
CLOCK => CLK_POT:inst8.clk
CLOCK => ADC_to_4MSB_bits:inst1.MMAX10_CLK1_50
KEY0 => inst6.IN0
KEY1 => inst6.IN1
ResetMaintenance => inst2.IN1
CLOCKPOTENTIO <= inst24.DB_MAX_OUTPUT_PORT_TYPE
POTENTIOAB17 => ADC_to_4MSB_bits:inst1.AADC_potentio
Isdoubleclicked <= A2LED:inst.LED


|FINAL|FS1:inst32|A2LED:inst
reset => reg_fstate.base.OUTPUTSELECT
reset => reg_fstate.appui1.OUTPUTSELECT
reset => reg_fstate.relache1.OUTPUTSELECT
reset => reg_fstate.appui2.OUTPUTSELECT
reset => reg_fstate.razappui3.OUTPUTSELECT
reset => reg_fstate.relache2maintenanceactive.OUTPUTSELECT
reset => reg_LED.OUTPUTSELECT
clock => LED~reg0.CLK
clock => fstate~1.DATAIN
B1 => process_1.IN0
B1 => reg_fstate.DATAB
B1 => Selector2.IN3
B1 => reg_fstate.DATAB
B1 => Selector0.IN1
B1 => Selector0.IN2
B1 => Selector1.IN1
B1 => Selector3.IN1
CLK5 => reg_fstate.DATAA
CLK5 => process_1.IN1
CLK5 => reg_fstate.DATAA
LED <= LED~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|CLK5:inst11
clk => out_pulse~reg0.CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => state.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
rst => pulse_timer[0].ACLR
rst => pulse_timer[1].ACLR
rst => pulse_timer[2].ACLR
rst => pulse_timer[3].ACLR
rst => pulse_timer[4].ACLR
rst => pulse_timer[5].ACLR
rst => pulse_timer[6].ACLR
rst => pulse_timer[7].ACLR
rst => pulse_timer[8].ACLR
rst => pulse_timer[9].ACLR
rst => pulse_timer[10].ACLR
rst => pulse_timer[11].ACLR
rst => pulse_timer[12].ACLR
rst => pulse_timer[13].ACLR
rst => pulse_timer[14].ACLR
rst => pulse_timer[15].ACLR
rst => pulse_timer[16].ACLR
rst => pulse_timer[17].ACLR
rst => pulse_timer[18].ACLR
rst => pulse_timer[19].ACLR
rst => pulse_timer[20].ACLR
rst => pulse_timer[21].ACLR
rst => pulse_timer[22].ACLR
rst => pulse_timer[23].ACLR
rst => pulse_timer[24].ACLR
rst => pulse_timer[25].ACLR
rst => pulse_timer[26].ACLR
rst => pulse_timer[27].ACLR
rst => pulse_timer[28].ACLR
rst => pulse_timer[29].ACLR
rst => pulse_timer[30].ACLR
rst => state.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => count[21].ACLR
rst => count[22].ACLR
rst => count[23].ACLR
rst => count[24].ACLR
rst => count[25].ACLR
rst => count[26].ACLR
rst => count[27].ACLR
rst => count[28].ACLR
rst => count[29].ACLR
rst => count[30].ACLR
rst => out_pulse~reg0.ENA
out_pulse <= out_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|CLK1:inst10
clk => out_pulse~reg0.CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => state.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
rst => pulse_timer[0].ACLR
rst => pulse_timer[1].ACLR
rst => pulse_timer[2].ACLR
rst => pulse_timer[3].ACLR
rst => pulse_timer[4].ACLR
rst => pulse_timer[5].ACLR
rst => pulse_timer[6].ACLR
rst => pulse_timer[7].ACLR
rst => pulse_timer[8].ACLR
rst => pulse_timer[9].ACLR
rst => pulse_timer[10].ACLR
rst => pulse_timer[11].ACLR
rst => pulse_timer[12].ACLR
rst => pulse_timer[13].ACLR
rst => pulse_timer[14].ACLR
rst => pulse_timer[15].ACLR
rst => pulse_timer[16].ACLR
rst => pulse_timer[17].ACLR
rst => pulse_timer[18].ACLR
rst => pulse_timer[19].ACLR
rst => pulse_timer[20].ACLR
rst => pulse_timer[21].ACLR
rst => pulse_timer[22].ACLR
rst => pulse_timer[23].ACLR
rst => pulse_timer[24].ACLR
rst => pulse_timer[25].ACLR
rst => pulse_timer[26].ACLR
rst => pulse_timer[27].ACLR
rst => pulse_timer[28].ACLR
rst => pulse_timer[29].ACLR
rst => pulse_timer[30].ACLR
rst => state.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => count[21].ACLR
rst => count[22].ACLR
rst => count[23].ACLR
rst => count[24].ACLR
rst => count[25].ACLR
rst => count[26].ACLR
rst => count[27].ACLR
rst => count[28].ACLR
rst => count[29].ACLR
rst => count[30].ACLR
rst => out_pulse~reg0.ENA
out_pulse <= out_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|CLK_POT:inst8
clk => out_pulse~reg0.CLK
clk => clock_period[0].CLK
clk => clock_period[1].CLK
clk => clock_period[2].CLK
clk => clock_period[3].CLK
clk => clock_period[4].CLK
clk => clock_period[5].CLK
clk => clock_period[6].CLK
clk => clock_period[7].CLK
clk => clock_period[8].CLK
clk => clock_period[9].CLK
clk => clock_period[10].CLK
clk => clock_period[11].CLK
clk => clock_period[12].CLK
clk => clock_period[13].CLK
clk => clock_period[14].CLK
clk => clock_period[15].CLK
clk => clock_period[16].CLK
clk => clock_period[17].CLK
clk => clock_period[18].CLK
clk => clock_period[19].CLK
clk => clock_period[20].CLK
clk => clock_period[21].CLK
clk => clock_period[22].CLK
clk => clock_period[23].CLK
clk => clock_period[24].CLK
clk => clock_period[25].CLK
clk => clock_period[26].CLK
clk => clock_period[27].CLK
clk => clock_period[28].CLK
clk => clock_period[29].CLK
clk => clock_period[30].CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => state.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
rst => pulse_timer[0].ACLR
rst => pulse_timer[1].ACLR
rst => pulse_timer[2].ACLR
rst => pulse_timer[3].ACLR
rst => pulse_timer[4].ACLR
rst => pulse_timer[5].ACLR
rst => pulse_timer[6].ACLR
rst => pulse_timer[7].ACLR
rst => pulse_timer[8].ACLR
rst => pulse_timer[9].ACLR
rst => pulse_timer[10].ACLR
rst => pulse_timer[11].ACLR
rst => pulse_timer[12].ACLR
rst => pulse_timer[13].ACLR
rst => pulse_timer[14].ACLR
rst => pulse_timer[15].ACLR
rst => pulse_timer[16].ACLR
rst => pulse_timer[17].ACLR
rst => pulse_timer[18].ACLR
rst => pulse_timer[19].ACLR
rst => pulse_timer[20].ACLR
rst => pulse_timer[21].ACLR
rst => pulse_timer[22].ACLR
rst => pulse_timer[23].ACLR
rst => pulse_timer[24].ACLR
rst => pulse_timer[25].ACLR
rst => pulse_timer[26].ACLR
rst => pulse_timer[27].ACLR
rst => pulse_timer[28].ACLR
rst => pulse_timer[29].ACLR
rst => pulse_timer[30].ACLR
rst => state.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => count[21].ACLR
rst => count[22].ACLR
rst => count[23].ACLR
rst => count[24].ACLR
rst => count[25].ACLR
rst => count[26].ACLR
rst => count[27].ACLR
rst => count[28].ACLR
rst => count[29].ACLR
rst => count[30].ACLR
rst => out_pulse~reg0.ENA
rst => clock_period[30].ENA
rst => clock_period[29].ENA
rst => clock_period[28].ENA
rst => clock_period[27].ENA
rst => clock_period[26].ENA
rst => clock_period[25].ENA
rst => clock_period[24].ENA
rst => clock_period[23].ENA
rst => clock_period[22].ENA
rst => clock_period[21].ENA
rst => clock_period[20].ENA
rst => clock_period[19].ENA
rst => clock_period[18].ENA
rst => clock_period[17].ENA
rst => clock_period[16].ENA
rst => clock_period[15].ENA
rst => clock_period[14].ENA
rst => clock_period[13].ENA
rst => clock_period[12].ENA
rst => clock_period[11].ENA
rst => clock_period[10].ENA
rst => clock_period[9].ENA
rst => clock_period[8].ENA
rst => clock_period[7].ENA
rst => clock_period[6].ENA
rst => clock_period[5].ENA
rst => clock_period[4].ENA
rst => clock_period[3].ENA
rst => clock_period[2].ENA
rst => clock_period[1].ENA
rst => clock_period[0].ENA
potentiometer_value[0] => Add1.IN8
potentiometer_value[1] => Add1.IN7
potentiometer_value[2] => Add1.IN6
potentiometer_value[3] => Add1.IN5
out_pulse <= out_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1
AADC_potentio => ~NO_FANOUT~
MMAX10_CLK1_50 => hello_adc:qsys_u0.clk_clk
DR[0] <= adc_sample_to_out:adc_sample_to_out_conv.hundreds[0]
DR[1] <= adc_sample_to_out:adc_sample_to_out_conv.hundreds[1]
DR[2] <= adc_sample_to_out:adc_sample_to_out_conv.hundreds[2]
DR[3] <= adc_sample_to_out:adc_sample_to_out_conv.hundreds[3]


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|adc_sample_to_out:adc_sample_to_out_conv
adc_sample[0] => ones[0].DATAIN
adc_sample[1] => ones[1].DATAIN
adc_sample[2] => ones[2].DATAIN
adc_sample[3] => ones[3].DATAIN
adc_sample[4] => tenths[0].DATAIN
adc_sample[5] => tenths[1].DATAIN
adc_sample[6] => tenths[2].DATAIN
adc_sample[7] => tenths[3].DATAIN
adc_sample[8] => hundreds[0].DATAIN
adc_sample[9] => hundreds[1].DATAIN
adc_sample[10] => hundreds[2].DATAIN
adc_sample[11] => hundreds[3].DATAIN
ones[0] <= adc_sample[0].DB_MAX_OUTPUT_PORT_TYPE
ones[1] <= adc_sample[1].DB_MAX_OUTPUT_PORT_TYPE
ones[2] <= adc_sample[2].DB_MAX_OUTPUT_PORT_TYPE
ones[3] <= adc_sample[3].DB_MAX_OUTPUT_PORT_TYPE
tenths[0] <= adc_sample[4].DB_MAX_OUTPUT_PORT_TYPE
tenths[1] <= adc_sample[5].DB_MAX_OUTPUT_PORT_TYPE
tenths[2] <= adc_sample[6].DB_MAX_OUTPUT_PORT_TYPE
tenths[3] <= adc_sample[7].DB_MAX_OUTPUT_PORT_TYPE
hundreds[0] <= adc_sample[8].DB_MAX_OUTPUT_PORT_TYPE
hundreds[1] <= adc_sample[9].DB_MAX_OUTPUT_PORT_TYPE
hundreds[2] <= adc_sample[10].DB_MAX_OUTPUT_PORT_TYPE
hundreds[3] <= adc_sample[11].DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0
adc_control_core_command_valid => adc_control_core_command_valid.IN1
adc_control_core_command_channel[0] => adc_control_core_command_channel[0].IN1
adc_control_core_command_channel[1] => adc_control_core_command_channel[1].IN1
adc_control_core_command_channel[2] => adc_control_core_command_channel[2].IN1
adc_control_core_command_channel[3] => adc_control_core_command_channel[3].IN1
adc_control_core_command_channel[4] => adc_control_core_command_channel[4].IN1
adc_control_core_command_startofpacket => adc_control_core_command_startofpacket.IN1
adc_control_core_command_endofpacket => adc_control_core_command_endofpacket.IN1
adc_control_core_command_ready <= hello_adc_adc_control_core:adc_control_core.command_ready
adc_control_core_response_valid <= hello_adc_adc_control_core:adc_control_core.response_valid
adc_control_core_response_channel[0] <= hello_adc_adc_control_core:adc_control_core.response_channel
adc_control_core_response_channel[1] <= hello_adc_adc_control_core:adc_control_core.response_channel
adc_control_core_response_channel[2] <= hello_adc_adc_control_core:adc_control_core.response_channel
adc_control_core_response_channel[3] <= hello_adc_adc_control_core:adc_control_core.response_channel
adc_control_core_response_channel[4] <= hello_adc_adc_control_core:adc_control_core.response_channel
adc_control_core_response_data[0] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[1] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[2] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[3] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[4] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[5] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[6] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[7] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[8] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[9] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[10] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_data[11] <= hello_adc_adc_control_core:adc_control_core.response_data
adc_control_core_response_startofpacket <= hello_adc_adc_control_core:adc_control_core.response_startofpacket
adc_control_core_response_endofpacket <= hello_adc_adc_control_core:adc_control_core.response_endofpacket
clk_clk => clk_clk.IN2
clock_bridge_out_clk_clk <= clock_bridge_out_clk_clk.DB_MAX_OUTPUT_PORT_TYPE
reset_reset_n => _.IN1
reset_reset_n => _.IN1


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core
clock_clk => clock_clk.IN1
reset_sink_reset_n => reset_sink_reset_n.IN1
adc_pll_clock_clk => adc_pll_clock_clk.IN1
adc_pll_locked_export => adc_pll_locked_export.IN1
command_valid => command_valid.IN1
command_channel[0] => command_channel[0].IN1
command_channel[1] => command_channel[1].IN1
command_channel[2] => command_channel[2].IN1
command_channel[3] => command_channel[3].IN1
command_channel[4] => command_channel[4].IN1
command_startofpacket => command_startofpacket.IN1
command_endofpacket => command_endofpacket.IN1
command_ready <= altera_modular_adc_control:control_internal.cmd_ready
response_valid <= altera_modular_adc_control:control_internal.rsp_valid
response_channel[0] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[1] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[2] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[3] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[4] <= altera_modular_adc_control:control_internal.rsp_channel
response_data[0] <= altera_modular_adc_control:control_internal.rsp_data
response_data[1] <= altera_modular_adc_control:control_internal.rsp_data
response_data[2] <= altera_modular_adc_control:control_internal.rsp_data
response_data[3] <= altera_modular_adc_control:control_internal.rsp_data
response_data[4] <= altera_modular_adc_control:control_internal.rsp_data
response_data[5] <= altera_modular_adc_control:control_internal.rsp_data
response_data[6] <= altera_modular_adc_control:control_internal.rsp_data
response_data[7] <= altera_modular_adc_control:control_internal.rsp_data
response_data[8] <= altera_modular_adc_control:control_internal.rsp_data
response_data[9] <= altera_modular_adc_control:control_internal.rsp_data
response_data[10] <= altera_modular_adc_control:control_internal.rsp_data
response_data[11] <= altera_modular_adc_control:control_internal.rsp_data
response_startofpacket <= altera_modular_adc_control:control_internal.rsp_sop
response_endofpacket <= altera_modular_adc_control:control_internal.rsp_eop


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal
clk => clk.IN1
rst_n => rst_n.IN1
clk_in_pll_c0 => clk_in_pll_c0.IN1
clk_in_pll_locked => clk_in_pll_locked.IN1
cmd_valid => cmd_valid.IN1
cmd_channel[0] => cmd_channel[0].IN1
cmd_channel[1] => cmd_channel[1].IN1
cmd_channel[2] => cmd_channel[2].IN1
cmd_channel[3] => cmd_channel[3].IN1
cmd_channel[4] => cmd_channel[4].IN1
cmd_sop => cmd_sop.IN1
cmd_eop => cmd_eop.IN1
sync_ready => sync_ready.IN1
cmd_ready <= altera_modular_adc_control_fsm:u_control_fsm.cmd_ready
rsp_valid <= altera_modular_adc_control_fsm:u_control_fsm.rsp_valid
rsp_channel[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_data[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[5] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[6] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[7] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[8] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[9] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[10] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[11] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_sop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_sop
rsp_eop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_eop
sync_valid <= altera_modular_adc_control_fsm:u_control_fsm.sync_valid


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
clk => clk.IN3
rst_n => rst_n.IN2
clk_in_pll_locked => Selector1.IN5
clk_in_pll_locked => Selector0.IN1
cmd_valid => always3.IN1
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.GETCMD_W.DATAB
cmd_valid => Selector7.IN3
cmd_valid => Selector7.IN4
cmd_valid => Selector6.IN2
cmd_valid => Selector6.IN3
cmd_valid => clear_avrg_cnt_done.IN1
cmd_channel[0] => Selector16.IN5
cmd_channel[0] => Equal1.IN4
cmd_channel[0] => Equal2.IN1
cmd_channel[0] => cmd_channel_dly[0].DATAIN
cmd_channel[1] => Selector15.IN5
cmd_channel[1] => Equal1.IN3
cmd_channel[1] => Equal2.IN4
cmd_channel[1] => cmd_channel_dly[1].DATAIN
cmd_channel[2] => Selector14.IN5
cmd_channel[2] => Equal1.IN2
cmd_channel[2] => Equal2.IN3
cmd_channel[2] => cmd_channel_dly[2].DATAIN
cmd_channel[3] => Selector13.IN5
cmd_channel[3] => Equal1.IN1
cmd_channel[3] => Equal2.IN2
cmd_channel[3] => cmd_channel_dly[3].DATAIN
cmd_channel[4] => Selector12.IN5
cmd_channel[4] => Equal1.IN0
cmd_channel[4] => Equal2.IN0
cmd_channel[4] => cmd_channel_dly[4].DATAIN
cmd_sop => cmd_sop_dly.DATAIN
cmd_eop => cmd_eop_dly.DATAIN
clk_dft => clk_dft.IN1
eoc => eoc.IN1
dout[0] => dout_flp.DATAB
dout[1] => dout_flp.DATAB
dout[2] => dout_flp.DATAB
dout[3] => dout_flp.DATAB
dout[4] => dout_flp.DATAB
dout[5] => dout_flp.DATAB
dout[6] => dout_flp.DATAB
dout[7] => dout_flp.DATAB
dout[8] => dout_flp.DATAB
dout[9] => dout_flp.DATAB
dout[10] => dout_flp.DATAB
dout[11] => dout_flp.DATAB
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
rsp_valid <= rsp_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[0] <= rsp_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[1] <= rsp_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[2] <= rsp_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[3] <= rsp_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[4] <= rsp_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[0] <= rsp_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[1] <= rsp_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[2] <= rsp_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[3] <= rsp_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[4] <= rsp_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[5] <= rsp_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[6] <= rsp_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[7] <= rsp_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[8] <= rsp_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[9] <= rsp_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[10] <= rsp_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[11] <= rsp_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_sop <= rsp_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_eop <= rsp_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_ready <= cmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[0] <= chsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[1] <= chsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[2] <= chsel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[3] <= chsel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[4] <= chsel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
soc <= soc~reg0.DB_MAX_OUTPUT_PORT_TYPE
usr_pwd <= usr_pwd~reg0.DB_MAX_OUTPUT_PORT_TYPE
tsen <= tsen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_valid <= sync_valid.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
data[0] => scfifo_ds61:auto_generated.data[0]
data[1] => scfifo_ds61:auto_generated.data[1]
data[2] => scfifo_ds61:auto_generated.data[2]
data[3] => scfifo_ds61:auto_generated.data[3]
data[4] => scfifo_ds61:auto_generated.data[4]
data[5] => scfifo_ds61:auto_generated.data[5]
data[6] => scfifo_ds61:auto_generated.data[6]
data[7] => scfifo_ds61:auto_generated.data[7]
data[8] => scfifo_ds61:auto_generated.data[8]
data[9] => scfifo_ds61:auto_generated.data[9]
data[10] => scfifo_ds61:auto_generated.data[10]
data[11] => scfifo_ds61:auto_generated.data[11]
q[0] <= scfifo_ds61:auto_generated.q[0]
q[1] <= scfifo_ds61:auto_generated.q[1]
q[2] <= scfifo_ds61:auto_generated.q[2]
q[3] <= scfifo_ds61:auto_generated.q[3]
q[4] <= scfifo_ds61:auto_generated.q[4]
q[5] <= scfifo_ds61:auto_generated.q[5]
q[6] <= scfifo_ds61:auto_generated.q[6]
q[7] <= scfifo_ds61:auto_generated.q[7]
q[8] <= scfifo_ds61:auto_generated.q[8]
q[9] <= scfifo_ds61:auto_generated.q[9]
q[10] <= scfifo_ds61:auto_generated.q[10]
q[11] <= scfifo_ds61:auto_generated.q[11]
wrreq => scfifo_ds61:auto_generated.wrreq
rdreq => scfifo_ds61:auto_generated.rdreq
clock => scfifo_ds61:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ds61:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ds61:auto_generated.empty
full <= scfifo_ds61:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated
clock => a_dpfifo_3o41:dpfifo.clock
data[0] => a_dpfifo_3o41:dpfifo.data[0]
data[1] => a_dpfifo_3o41:dpfifo.data[1]
data[2] => a_dpfifo_3o41:dpfifo.data[2]
data[3] => a_dpfifo_3o41:dpfifo.data[3]
data[4] => a_dpfifo_3o41:dpfifo.data[4]
data[5] => a_dpfifo_3o41:dpfifo.data[5]
data[6] => a_dpfifo_3o41:dpfifo.data[6]
data[7] => a_dpfifo_3o41:dpfifo.data[7]
data[8] => a_dpfifo_3o41:dpfifo.data[8]
data[9] => a_dpfifo_3o41:dpfifo.data[9]
data[10] => a_dpfifo_3o41:dpfifo.data[10]
data[11] => a_dpfifo_3o41:dpfifo.data[11]
empty <= a_dpfifo_3o41:dpfifo.empty
full <= a_dpfifo_3o41:dpfifo.full
q[0] <= a_dpfifo_3o41:dpfifo.q[0]
q[1] <= a_dpfifo_3o41:dpfifo.q[1]
q[2] <= a_dpfifo_3o41:dpfifo.q[2]
q[3] <= a_dpfifo_3o41:dpfifo.q[3]
q[4] <= a_dpfifo_3o41:dpfifo.q[4]
q[5] <= a_dpfifo_3o41:dpfifo.q[5]
q[6] <= a_dpfifo_3o41:dpfifo.q[6]
q[7] <= a_dpfifo_3o41:dpfifo.q[7]
q[8] <= a_dpfifo_3o41:dpfifo.q[8]
q[9] <= a_dpfifo_3o41:dpfifo.q[9]
q[10] <= a_dpfifo_3o41:dpfifo.q[10]
q[11] <= a_dpfifo_3o41:dpfifo.q[11]
rdreq => a_dpfifo_3o41:dpfifo.rreq
sclr => a_dpfifo_3o41:dpfifo.sclr
wrreq => a_dpfifo_3o41:dpfifo.wreq


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo
clock => a_fefifo_c6e:fifo_state.clock
clock => altsyncram_rqn1:FIFOram.clock0
clock => altsyncram_rqn1:FIFOram.clock1
clock => cntr_n2b:rd_ptr_count.clock
clock => cntr_n2b:wr_ptr.clock
data[0] => altsyncram_rqn1:FIFOram.data_a[0]
data[1] => altsyncram_rqn1:FIFOram.data_a[1]
data[2] => altsyncram_rqn1:FIFOram.data_a[2]
data[3] => altsyncram_rqn1:FIFOram.data_a[3]
data[4] => altsyncram_rqn1:FIFOram.data_a[4]
data[5] => altsyncram_rqn1:FIFOram.data_a[5]
data[6] => altsyncram_rqn1:FIFOram.data_a[6]
data[7] => altsyncram_rqn1:FIFOram.data_a[7]
data[8] => altsyncram_rqn1:FIFOram.data_a[8]
data[9] => altsyncram_rqn1:FIFOram.data_a[9]
data[10] => altsyncram_rqn1:FIFOram.data_a[10]
data[11] => altsyncram_rqn1:FIFOram.data_a[11]
empty <= a_fefifo_c6e:fifo_state.empty
full <= a_fefifo_c6e:fifo_state.full
q[0] <= altsyncram_rqn1:FIFOram.q_b[0]
q[1] <= altsyncram_rqn1:FIFOram.q_b[1]
q[2] <= altsyncram_rqn1:FIFOram.q_b[2]
q[3] <= altsyncram_rqn1:FIFOram.q_b[3]
q[4] <= altsyncram_rqn1:FIFOram.q_b[4]
q[5] <= altsyncram_rqn1:FIFOram.q_b[5]
q[6] <= altsyncram_rqn1:FIFOram.q_b[6]
q[7] <= altsyncram_rqn1:FIFOram.q_b[7]
q[8] <= altsyncram_rqn1:FIFOram.q_b[8]
q[9] <= altsyncram_rqn1:FIFOram.q_b[9]
q[10] <= altsyncram_rqn1:FIFOram.q_b[10]
q[11] <= altsyncram_rqn1:FIFOram.q_b[11]
rreq => a_fefifo_c6e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_c6e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_n2b:rd_ptr_count.sclr
sclr => cntr_n2b:wr_ptr.sclr
wreq => a_fefifo_c6e:fifo_state.wreq
wreq => valid_wreq.IN0


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_337:count_usedw.aclr
clock => cntr_337:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_337:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
chsel[0] => chsel[0].IN1
chsel[1] => chsel[1].IN1
chsel[2] => chsel[2].IN1
chsel[3] => chsel[3].IN1
chsel[4] => chsel[4].IN1
soc => soc.IN1
eoc <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.eoc
dout[0] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[1] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[2] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[3] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[4] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[5] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[6] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[7] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[8] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[9] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[10] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[11] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
usr_pwd => usr_pwd.IN1
tsen => tsen.IN1
clkout_adccore <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.clkout_adccore
clkin_from_pll_c0 => clkin_from_pll_c0.IN1


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
chsel_from_sw[0] => Decoder0.IN4
chsel_from_sw[1] => Decoder0.IN3
chsel_from_sw[2] => Decoder0.IN2
chsel_from_sw[3] => Decoder0.IN1
chsel_from_sw[4] => Decoder0.IN0
chsel_to_hw[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
chsel[0] => primitive_instance.I_CHSEL
chsel[1] => primitive_instance.I_CHSEL1
chsel[2] => primitive_instance.I_CHSEL2
chsel[3] => primitive_instance.I_CHSEL3
chsel[4] => primitive_instance.I_CHSEL4
soc => primitive_instance.I_SOC
eoc <= primitive_instance.O_EOC
dout[0] <= primitive_instance.O_DOUT
dout[1] <= primitive_instance.O_DOUT1
dout[2] <= primitive_instance.O_DOUT2
dout[3] <= primitive_instance.O_DOUT3
dout[4] <= primitive_instance.O_DOUT4
dout[5] <= primitive_instance.O_DOUT5
dout[6] <= primitive_instance.O_DOUT6
dout[7] <= primitive_instance.O_DOUT7
dout[8] <= primitive_instance.O_DOUT8
dout[9] <= primitive_instance.O_DOUT9
dout[10] <= primitive_instance.O_DOUT10
dout[11] <= primitive_instance.O_DOUT11
usr_pwd => primitive_instance.I_USR_PWD
tsen => primitive_instance.I_TSEN
clkout_adccore <= primitive_instance.O_CLK_DFT
clkin_from_pll_c0 => primitive_instance.I_CLKIN_FROM_PLL_C0


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= hello_adc_altpll_altpll_5b92:sd1.clk
c1 <= hello_adc_altpll_altpll_5b92:sd1.clk
c2 <= hello_adc_altpll_altpll_5b92:sd1.clk
c3 <= hello_adc_altpll_altpll_5b92:sd1.clk
c4 <= hello_adc_altpll_altpll_5b92:sd1.clk
clk => clk.IN2
configupdate => ~NO_FANOUT~
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasedone <= <GND>
phasestep => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scandata => ~NO_FANOUT~
scandataout <= <GND>
scandone <= <GND>
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= hello_adc_altpll_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|urgence:inst11
buzzer <= etat:inst4.buzzer
i_clock => etat:inst4.clock
i_clock => CLK1:inst.clk
key0 => inst13.IN0
key0 => inst3.IN1
key1 => inst13.IN1
key1 => inst3.IN0
i_machine <= etat:inst4.machine


|FINAL|urgence:inst11|etat:inst4
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state5.OUTPUTSELECT
reset => buzzer.OUTPUTSELECT
reset => machine.OUTPUTSELECT
clock => fstate~1.DATAIN
compteur => process_1.IN0
compteur => Selector0.IN2
compteur => Selector1.IN2
compteur => Selector2.IN1
clk => process_1.IN1
buzzer <= buzzer.DB_MAX_OUTPUT_PORT_TYPE
machine <= machine.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|urgence:inst11|CLK1:inst
clk => out_pulse~reg0.CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => state.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
rst => pulse_timer[0].ACLR
rst => pulse_timer[1].ACLR
rst => pulse_timer[2].ACLR
rst => pulse_timer[3].ACLR
rst => pulse_timer[4].ACLR
rst => pulse_timer[5].ACLR
rst => pulse_timer[6].ACLR
rst => pulse_timer[7].ACLR
rst => pulse_timer[8].ACLR
rst => pulse_timer[9].ACLR
rst => pulse_timer[10].ACLR
rst => pulse_timer[11].ACLR
rst => pulse_timer[12].ACLR
rst => pulse_timer[13].ACLR
rst => pulse_timer[14].ACLR
rst => pulse_timer[15].ACLR
rst => pulse_timer[16].ACLR
rst => pulse_timer[17].ACLR
rst => pulse_timer[18].ACLR
rst => pulse_timer[19].ACLR
rst => pulse_timer[20].ACLR
rst => pulse_timer[21].ACLR
rst => pulse_timer[22].ACLR
rst => pulse_timer[23].ACLR
rst => pulse_timer[24].ACLR
rst => pulse_timer[25].ACLR
rst => pulse_timer[26].ACLR
rst => pulse_timer[27].ACLR
rst => pulse_timer[28].ACLR
rst => pulse_timer[29].ACLR
rst => pulse_timer[30].ACLR
rst => state.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => count[21].ACLR
rst => count[22].ACLR
rst => count[23].ACLR
rst => count[24].ACLR
rst => count[25].ACLR
rst => count[26].ACLR
rst => count[27].ACLR
rst => count[28].ACLR
rst => count[29].ACLR
rst => count[30].ACLR
rst => out_pulse~reg0.ENA
out_pulse <= out_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|MSMdpsmf:inst42
reset => reg_fstate.Init.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state4.OUTPUTSELECT
reset => reg_fstate.state5.OUTPUTSELECT
reset => reg_fstate.state9.OUTPUTSELECT
reset => reg_fstate.state.OUTPUTSELECT
reset => reg_fstate.state6.OUTPUTSELECT
reset => reg_fstate.state10.OUTPUTSELECT
reset => reg_fstate.state7.OUTPUTSELECT
reset => reg_fstate.state8.OUTPUTSELECT
reset => reg_MDP.OUTPUTSELECT
clock => MDP~reg0.CLK
clock => fstate~1.DATAIN
KEY0 => process_1.IN0
KEY0 => process_1.IN0
KEY1 => process_1.IN0
KEY1 => process_1.IN0
SW7 => process_1.IN1
SW7 => process_1.IN1
SW7 => process_1.IN1
SW7 => process_1.IN1
SW7 => Selector0.IN6
SW7 => Selector8.IN2
CLK5 => reg_fstate.DATAA
CLK5 => reg_fstate.DATAA
CLK5 => process_1.IN1
CLK5 => process_1.IN1
CLK5 => reg_fstate.DATAA
CLK5 => reg_fstate.DATAA
MDP <= MDP~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|CLK5:inst43
clk => out_pulse~reg0.CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => state.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
rst => pulse_timer[0].ACLR
rst => pulse_timer[1].ACLR
rst => pulse_timer[2].ACLR
rst => pulse_timer[3].ACLR
rst => pulse_timer[4].ACLR
rst => pulse_timer[5].ACLR
rst => pulse_timer[6].ACLR
rst => pulse_timer[7].ACLR
rst => pulse_timer[8].ACLR
rst => pulse_timer[9].ACLR
rst => pulse_timer[10].ACLR
rst => pulse_timer[11].ACLR
rst => pulse_timer[12].ACLR
rst => pulse_timer[13].ACLR
rst => pulse_timer[14].ACLR
rst => pulse_timer[15].ACLR
rst => pulse_timer[16].ACLR
rst => pulse_timer[17].ACLR
rst => pulse_timer[18].ACLR
rst => pulse_timer[19].ACLR
rst => pulse_timer[20].ACLR
rst => pulse_timer[21].ACLR
rst => pulse_timer[22].ACLR
rst => pulse_timer[23].ACLR
rst => pulse_timer[24].ACLR
rst => pulse_timer[25].ACLR
rst => pulse_timer[26].ACLR
rst => pulse_timer[27].ACLR
rst => pulse_timer[28].ACLR
rst => pulse_timer[29].ACLR
rst => pulse_timer[30].ACLR
rst => state.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => count[21].ACLR
rst => count[22].ACLR
rst => count[23].ACLR
rst => count[24].ACLR
rst => count[25].ACLR
rst => count[26].ACLR
rst => count[27].ACLR
rst => count[28].ACLR
rst => count[29].ACLR
rst => count[30].ACLR
rst => out_pulse~reg0.ENA
out_pulse <= out_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|module_retour:inst
reset => reg_fstate.OUTPUTSELECT
reset => reg_SWS0.OUTPUTSELECT
reset => SWS0.OUTPUTSELECT
clock => fstate.CLK
X => reg_fstate.OUTPUTSELECT
X => reg_fstate.DATAA
X => process_1.IN0
Y => process_1.IN1
SWS0 <= SWS0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|CLK10:inst3
clk => out_pulse~reg0.CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => state.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
rst => pulse_timer[0].ACLR
rst => pulse_timer[1].ACLR
rst => pulse_timer[2].ACLR
rst => pulse_timer[3].ACLR
rst => pulse_timer[4].ACLR
rst => pulse_timer[5].ACLR
rst => pulse_timer[6].ACLR
rst => pulse_timer[7].ACLR
rst => pulse_timer[8].ACLR
rst => pulse_timer[9].ACLR
rst => pulse_timer[10].ACLR
rst => pulse_timer[11].ACLR
rst => pulse_timer[12].ACLR
rst => pulse_timer[13].ACLR
rst => pulse_timer[14].ACLR
rst => pulse_timer[15].ACLR
rst => pulse_timer[16].ACLR
rst => pulse_timer[17].ACLR
rst => pulse_timer[18].ACLR
rst => pulse_timer[19].ACLR
rst => pulse_timer[20].ACLR
rst => pulse_timer[21].ACLR
rst => pulse_timer[22].ACLR
rst => pulse_timer[23].ACLR
rst => pulse_timer[24].ACLR
rst => pulse_timer[25].ACLR
rst => pulse_timer[26].ACLR
rst => pulse_timer[27].ACLR
rst => pulse_timer[28].ACLR
rst => pulse_timer[29].ACLR
rst => pulse_timer[30].ACLR
rst => state.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => count[21].ACLR
rst => count[22].ACLR
rst => count[23].ACLR
rst => count[24].ACLR
rst => count[25].ACLR
rst => count[26].ACLR
rst => count[27].ACLR
rst => count[28].ACLR
rst => count[29].ACLR
rst => count[30].ACLR
rst => out_pulse~reg0.ENA
out_pulse <= out_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|animation_porte:inst53
STOP <= inst8.DB_MAX_OUTPUT_PORT_TYPE
CLK => CLKANIM:inst9.clk
CLK => cyclePorte:cyclePortePorte.clock
CLK => cyclePorteFermee:fermeture.clock
CLK => IsArrived2sec:isarrivee.clock
CLK => CLK2:inst4.clk
CLK => ultrason:inst12.Clock
SWS0 => cyclePorteFermee:fermeture.SW1
SWS1 => cyclePorteFermee:fermeture.SW2
SWS2 => cyclePorteFermee:fermeture.SW3
SWS3 => cyclePorteFermee:fermeture.SW4
SWS4 => cyclePorteFermee:fermeture.SW5
SWS5 => cyclePorteFermee:fermeture.SW6
SWS6 => cyclePorteFermee:fermeture.SW7
SWS7 => cyclePorteFermee:fermeture.SW8
RDC => cyclePorteFermee:fermeture.E1
RDC => IsArrived2sec:isarrivee.E1
etage1 => cyclePorteFermee:fermeture.E2
etage1 => IsArrived2sec:isarrivee.E2
etage2 => cyclePorteFermee:fermeture.E3
etage2 => IsArrived2sec:isarrivee.E3
etage3 => cyclePorteFermee:fermeture.E4
etage3 => IsArrived2sec:isarrivee.E4
etage4 => cyclePorteFermee:fermeture.E5
etage4 => IsArrived2sec:isarrivee.E5
etage5 => cyclePorteFermee:fermeture.E6
etage5 => IsArrived2sec:isarrivee.E6
etage6 => cyclePorteFermee:fermeture.E7
etage6 => IsArrived2sec:isarrivee.E7
etage7 => cyclePorteFermee:fermeture.E8
etage7 => IsArrived2sec:isarrivee.E8
MODEMAINTENANCE => inst10.IN2
ResetUltraSound => ultrason:inst12.Reset
EchoUltraSound => ultrason:inst12.Echo
LEDTEST <= ultrason:inst12.o_OpenDoor
Trig_Out_UltraSon <= ultrason:inst12.Trig_Out
HEX15[0] <= inst4673[0].DB_MAX_OUTPUT_PORT_TYPE
HEX15[1] <= inst4673[1].DB_MAX_OUTPUT_PORT_TYPE
HEX15[2] <= inst4673[2].DB_MAX_OUTPUT_PORT_TYPE
HEX15[3] <= inst4673[3].DB_MAX_OUTPUT_PORT_TYPE
HEX15[4] <= inst4673[4].DB_MAX_OUTPUT_PORT_TYPE
HEX15[5] <= inst4673[5].DB_MAX_OUTPUT_PORT_TYPE
HEX15[6] <= inst4673[6].DB_MAX_OUTPUT_PORT_TYPE
HEX15[7] <= inst4673[7].DB_MAX_OUTPUT_PORT_TYPE
HEX15[8] <= inst4673[8].DB_MAX_OUTPUT_PORT_TYPE
HEX15[9] <= inst4673[9].DB_MAX_OUTPUT_PORT_TYPE
HEX15[10] <= inst4673[10].DB_MAX_OUTPUT_PORT_TYPE
HEX15[11] <= inst4673[11].DB_MAX_OUTPUT_PORT_TYPE
HEX15[12] <= inst4673[12].DB_MAX_OUTPUT_PORT_TYPE
HEX15[13] <= inst4673[13].DB_MAX_OUTPUT_PORT_TYPE
HEX24[0] <= inst46783[0].DB_MAX_OUTPUT_PORT_TYPE
HEX24[1] <= inst46783[1].DB_MAX_OUTPUT_PORT_TYPE
HEX24[2] <= inst46783[2].DB_MAX_OUTPUT_PORT_TYPE
HEX24[3] <= inst46783[3].DB_MAX_OUTPUT_PORT_TYPE
HEX24[4] <= inst46783[4].DB_MAX_OUTPUT_PORT_TYPE
HEX24[5] <= inst46783[5].DB_MAX_OUTPUT_PORT_TYPE
HEX24[6] <= inst46783[6].DB_MAX_OUTPUT_PORT_TYPE
HEX24[7] <= inst46783[7].DB_MAX_OUTPUT_PORT_TYPE
HEX24[8] <= inst46783[8].DB_MAX_OUTPUT_PORT_TYPE
HEX24[9] <= inst46783[9].DB_MAX_OUTPUT_PORT_TYPE
HEX24[10] <= inst46783[10].DB_MAX_OUTPUT_PORT_TYPE
HEX24[11] <= inst46783[11].DB_MAX_OUTPUT_PORT_TYPE
HEX24[12] <= inst46783[12].DB_MAX_OUTPUT_PORT_TYPE
HEX24[13] <= inst46783[13].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= inst11[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= inst11[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= inst11[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= inst11[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= inst11[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= inst11[5].DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= inst11[6].DB_MAX_OUTPUT_PORT_TYPE


|FINAL|animation_porte:inst53|porte:inst14
reset => reg_fstate.ferme.OUTPUTSELECT
reset => reg_fstate.moitie1.OUTPUTSELECT
reset => reg_fstate.ouvert.OUTPUTSELECT
reset => reg_fstate.moitie2.OUTPUTSELECT
reset => HEX15.OUTPUTSELECT
reset => HEX24.OUTPUTSELECT
reset => HEX3.OUTPUTSELECT
clock => fstate~1.DATAIN
SW9 => reg_fstate.OUTPUTSELECT
SW9 => reg_fstate.OUTPUTSELECT
SW9 => Selector1.IN3
SW9 => Selector2.IN3
SW9 => Selector3.IN3
SW9 => Selector0.IN1
SW9 => process_1.IN0
SW8 => process_1.IN1
Pause => process_1.IN1
HEX15 <= HEX15.DB_MAX_OUTPUT_PORT_TYPE
HEX24 <= HEX24.DB_MAX_OUTPUT_PORT_TYPE
HEX3 <= HEX3.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|animation_porte:inst53|CLKANIM:inst9
clk => out_pulse~reg0.CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => state.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
rst => pulse_timer[0].ACLR
rst => pulse_timer[1].ACLR
rst => pulse_timer[2].ACLR
rst => pulse_timer[3].ACLR
rst => pulse_timer[4].ACLR
rst => pulse_timer[5].ACLR
rst => pulse_timer[6].ACLR
rst => pulse_timer[7].ACLR
rst => pulse_timer[8].ACLR
rst => pulse_timer[9].ACLR
rst => pulse_timer[10].ACLR
rst => pulse_timer[11].ACLR
rst => pulse_timer[12].ACLR
rst => pulse_timer[13].ACLR
rst => pulse_timer[14].ACLR
rst => pulse_timer[15].ACLR
rst => pulse_timer[16].ACLR
rst => pulse_timer[17].ACLR
rst => pulse_timer[18].ACLR
rst => pulse_timer[19].ACLR
rst => pulse_timer[20].ACLR
rst => pulse_timer[21].ACLR
rst => pulse_timer[22].ACLR
rst => pulse_timer[23].ACLR
rst => pulse_timer[24].ACLR
rst => pulse_timer[25].ACLR
rst => pulse_timer[26].ACLR
rst => pulse_timer[27].ACLR
rst => pulse_timer[28].ACLR
rst => pulse_timer[29].ACLR
rst => pulse_timer[30].ACLR
rst => state.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => count[21].ACLR
rst => count[22].ACLR
rst => count[23].ACLR
rst => count[24].ACLR
rst => count[25].ACLR
rst => count[26].ACLR
rst => count[27].ACLR
rst => count[28].ACLR
rst => count[29].ACLR
rst => count[30].ACLR
rst => out_pulse~reg0.ENA
out_pulse <= out_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|animation_porte:inst53|cyclePorte:cyclePortePorte
reset => reg_fstate.OUTPUTSELECT
reset => BLOQUE.OUTPUTSELECT
clock => fstate.CLK
SW9 => reg_fstate.DATAA
SW9 => process_1.IN0
SW8 => process_1.IN1
Pause => process_1.IN1
BLOQUE <= BLOQUE.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|animation_porte:inst53|cyclePorteFermee:fermeture
reset => reg_fstate.OUTPUTSELECT
reset => Fermee.OUTPUTSELECT
clock => fstate.CLK
SW1 => process_1.IN0
SW2 => process_1.IN0
SW3 => process_1.IN0
SW4 => process_1.IN0
SW5 => process_1.IN0
SW6 => process_1.IN0
SW7 => process_1.IN0
SW8 => process_1.IN0
E1 => process_1.IN1
E2 => process_1.IN1
E3 => process_1.IN1
E4 => process_1.IN1
E5 => process_1.IN1
E6 => process_1.IN1
E7 => process_1.IN1
E8 => process_1.IN1
Fermee <= Fermee.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|animation_porte:inst53|IsArrived2sec:isarrivee
reset => reg_fstate.state4.OUTPUTSELECT
reset => reg_fstate.state2.OUTPUTSELECT
reset => reg_fstate.state3.OUTPUTSELECT
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.state6.OUTPUTSELECT
reset => reg_fstate.state8.OUTPUTSELECT
reset => reg_fstate.state7.OUTPUTSELECT
reset => reg_fstate.state5.OUTPUTSELECT
reset => reg_fstate.state15.OUTPUTSELECT
reset => reg_fstate.state9.OUTPUTSELECT
reset => reg_RESETCLOCK.OUTPUTSELECT
reset => reg_SEC.OUTPUTSELECT
reset => RESETCLOCK.OUTPUTSELECT
reset => SEC.OUTPUTSELECT
clock => fstate~1.DATAIN
E1 => process_1.IN0
E1 => process_1.IN1
E1 => process_1.IN0
E1 => process_1.IN1
E1 => process_1.IN1
E1 => process_1.IN1
E1 => process_1.IN1
E1 => process_1.IN1
E1 => process_1.IN0
E2 => process_1.IN1
E2 => process_1.IN0
E2 => process_1.IN1
E2 => process_1.IN0
E3 => process_1.IN1
E3 => process_1.IN1
E3 => process_1.IN1
E3 => process_1.IN0
E4 => process_1.IN1
E4 => process_1.IN1
E4 => process_1.IN1
E4 => process_1.IN1
E4 => process_1.IN0
E5 => process_1.IN1
E5 => process_1.IN1
E5 => process_1.IN1
E5 => process_1.IN1
E5 => process_1.IN1
E5 => process_1.IN0
E6 => process_1.IN1
E6 => process_1.IN1
E6 => process_1.IN1
E6 => process_1.IN1
E6 => process_1.IN1
E6 => process_1.IN1
E6 => process_1.IN0
E7 => process_1.IN1
E7 => process_1.IN1
E7 => process_1.IN1
E7 => process_1.IN1
E7 => process_1.IN1
E7 => process_1.IN1
E7 => process_1.IN1
E7 => process_1.IN0
E8 => process_1.IN1
E8 => process_1.IN1
E8 => process_1.IN1
E8 => process_1.IN1
E8 => process_1.IN1
E8 => process_1.IN1
E8 => process_1.IN1
E8 => process_1.IN1
E8 => process_1.IN0
CLK2 => reg_fstate.OUTPUTSELECT
CLK2 => reg_fstate.OUTPUTSELECT
CLK2 => reg_fstate.OUTPUTSELECT
CLK2 => reg_fstate.OUTPUTSELECT
CLK2 => reg_fstate.OUTPUTSELECT
CLK2 => reg_fstate.OUTPUTSELECT
CLK2 => reg_fstate.OUTPUTSELECT
CLK2 => reg_fstate.OUTPUTSELECT
CLK2 => reg_fstate.OUTPUTSELECT
CLK2 => reg_fstate.OUTPUTSELECT
CLK2 => reg_fstate.OUTPUTSELECT
CLK2 => reg_fstate.OUTPUTSELECT
CLK2 => reg_fstate.DATAA
CLK2 => reg_fstate.DATAA
CLK2 => Selector8.IN5
CLK2 => process_1.IN1
CLK2 => process_1.IN1
CLK2 => process_1.IN1
CLK2 => process_1.IN1
CLK2 => process_1.IN1
CLK2 => process_1.IN1
CLK2 => process_1.IN1
CLK2 => process_1.IN1
CLK2 => reg_fstate.DATAA
CLK2 => reg_fstate.DATAA
RESETCLOCK <= RESETCLOCK.DB_MAX_OUTPUT_PORT_TYPE
SEC <= SEC.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|animation_porte:inst53|CLK2:inst4
clk => out_pulse~reg0.CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => state.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
rst => pulse_timer[0].ACLR
rst => pulse_timer[1].ACLR
rst => pulse_timer[2].ACLR
rst => pulse_timer[3].ACLR
rst => pulse_timer[4].ACLR
rst => pulse_timer[5].ACLR
rst => pulse_timer[6].ACLR
rst => pulse_timer[7].ACLR
rst => pulse_timer[8].ACLR
rst => pulse_timer[9].ACLR
rst => pulse_timer[10].ACLR
rst => pulse_timer[11].ACLR
rst => pulse_timer[12].ACLR
rst => pulse_timer[13].ACLR
rst => pulse_timer[14].ACLR
rst => pulse_timer[15].ACLR
rst => pulse_timer[16].ACLR
rst => pulse_timer[17].ACLR
rst => pulse_timer[18].ACLR
rst => pulse_timer[19].ACLR
rst => pulse_timer[20].ACLR
rst => pulse_timer[21].ACLR
rst => pulse_timer[22].ACLR
rst => pulse_timer[23].ACLR
rst => pulse_timer[24].ACLR
rst => pulse_timer[25].ACLR
rst => pulse_timer[26].ACLR
rst => pulse_timer[27].ACLR
rst => pulse_timer[28].ACLR
rst => pulse_timer[29].ACLR
rst => pulse_timer[30].ACLR
rst => state.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => count[21].ACLR
rst => count[22].ACLR
rst => count[23].ACLR
rst => count[24].ACLR
rst => count[25].ACLR
rst => count[26].ACLR
rst => count[27].ACLR
rst => count[28].ACLR
rst => count[29].ACLR
rst => count[30].ACLR
rst => out_pulse~reg0.ENA
out_pulse <= out_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|animation_porte:inst53|ultrason:inst12
Trig_Out <= trigger_generator:inst4.o_Trigger
Clock => mdist:inst3.iCLOCK
Reset => mdist:inst3.iREST
Echo => mdist:inst3.iECHO
o_OpenDoor <= machine_LIFTCONTROL:inst7.objectDetected


|FINAL|animation_porte:inst53|ultrason:inst12|trigger_generator:inst4
i_Clock => counter[0].CLK
i_Clock => counter[1].CLK
i_Clock => counter[2].CLK
i_Clock => counter[3].CLK
i_Clock => counter[4].CLK
i_Clock => counter[5].CLK
i_Clock => counter[6].CLK
i_Clock => counter[7].CLK
i_Clock => counter[8].CLK
i_Clock => counter[9].CLK
i_Clock => counter[10].CLK
i_Clock => counter[11].CLK
i_Clock => counter[12].CLK
i_Clock => counter[13].CLK
i_Clock => counter[14].CLK
i_Clock => counter[15].CLK
i_Clock => counter[16].CLK
i_Clock => counter[17].CLK
i_Clock => counter[18].CLK
i_Clock => counter[19].CLK
i_Clock => counter[20].CLK
i_Clock => counter[21].CLK
i_Clock => counter[22].CLK
i_Clock => counter[23].CLK
i_Reset_n => counter[0].ACLR
i_Reset_n => counter[1].ACLR
i_Reset_n => counter[2].ACLR
i_Reset_n => counter[3].ACLR
i_Reset_n => counter[4].ACLR
i_Reset_n => counter[5].ACLR
i_Reset_n => counter[6].ACLR
i_Reset_n => counter[7].ACLR
i_Reset_n => counter[8].ACLR
i_Reset_n => counter[9].ACLR
i_Reset_n => counter[10].ACLR
i_Reset_n => counter[11].ACLR
i_Reset_n => counter[12].ACLR
i_Reset_n => counter[13].ACLR
i_Reset_n => counter[14].ACLR
i_Reset_n => counter[15].ACLR
i_Reset_n => counter[16].ACLR
i_Reset_n => counter[17].ACLR
i_Reset_n => counter[18].ACLR
i_Reset_n => counter[19].ACLR
i_Reset_n => counter[20].ACLR
i_Reset_n => counter[21].ACLR
i_Reset_n => counter[22].ACLR
i_Reset_n => counter[23].ACLR
o_Trigger <= o_Trigger.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|animation_porte:inst53|ultrason:inst12|mdist:inst3
iCLOCK => iiECHO~reg0.CLK
iCLOCK => DFF_inst3.CLK
iCLOCK => DFF_inst2.CLK
iCLOCK => SYNTHESIZED_WIRE_1.CLK
iCLOCK => DFF_inst.CLK
iCLOCK => iiCLOCK.DATAIN
iREST => SYNTHESIZED_WIRE_1.ACLR
iREST => DFF_inst.ACLR
iECHO => DFF_inst2.DATAIN
iiECHO <= iiECHO~reg0.DB_MAX_OUTPUT_PORT_TYPE
iiCLOCK <= iCLOCK.DB_MAX_OUTPUT_PORT_TYPE
iiRESET <= SYNTHESIZED_WIRE_1.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|animation_porte:inst53|ultrason:inst12|machine_LIFTCONTROL:inst7
clk => objectDetected_delayed.CLK
clk => objectDetected~reg0.CLK
clk => object_detected_flag.CLK
clk => obstacle_present.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
clk => totalDistance_cm[0].CLK
clk => totalDistance_cm[1].CLK
clk => totalDistance_cm[2].CLK
clk => totalDistance_cm[3].CLK
clk => totalDistance_cm[4].CLK
clk => totalDistance_cm[5].CLK
clk => totalDistance_cm[6].CLK
clk => totalDistance_cm[7].CLK
clk => totalDistance_cm[8].CLK
clk => totalDistance_cm[9].CLK
clk => totalDistance_cm[10].CLK
clk => totalDistance_cm[11].CLK
clk => totalDistance_cm[12].CLK
clk => totalDistance_cm[13].CLK
clk => totalDistance_cm[14].CLK
clk => totalDistance_cm[15].CLK
clk => totalDistance_cm[16].CLK
clk => totalDistance_cm[17].CLK
clk => totalDistance_cm[18].CLK
clk => totalDistance_cm[19].CLK
clk => totalDistance_cm[20].CLK
clk => totalDistance_cm[21].CLK
clk => totalDistance_cm[22].CLK
clk => totalDistance_cm[23].CLK
clk => totalDistance_cm[24].CLK
clk => totalDistance_cm[25].CLK
clk => totalDistance_cm[26].CLK
clk => totalDistance_cm[27].CLK
clk => totalDistance_cm[28].CLK
clk => totalDistance_cm[29].CLK
clk => totalDistance_cm[30].CLK
clk => totalDistance_cm[31].CLK
units_signal[0] => Add2.IN24
units_signal[1] => Add2.IN23
units_signal[2] => Add2.IN22
units_signal[3] => Add2.IN21
tens_signal[0] => Add0.IN8
tens_signal[0] => Add1.IN20
tens_signal[1] => Add0.IN7
tens_signal[1] => Add1.IN19
tens_signal[2] => Add0.IN5
tens_signal[2] => Add0.IN6
tens_signal[3] => Add0.IN3
tens_signal[3] => Add0.IN4
hundreds_signal[0] => Mult0.IN10
hundreds_signal[1] => Mult0.IN9
hundreds_signal[2] => Mult0.IN8
hundreds_signal[3] => Mult0.IN7
objectDetected <= objectDetected~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|animation_porte:inst53|ultrason:inst12|binary_to_bcd:inst5
i_Clock => bcd_signal[0].CLK
i_Clock => bcd_signal[1].CLK
i_Clock => bcd_signal[2].CLK
i_Clock => bcd_signal[3].CLK
i_Clock => bcd_signal[4].CLK
i_Clock => bcd_signal[5].CLK
i_Clock => bcd_signal[6].CLK
i_Clock => bcd_signal[7].CLK
i_Clock => bcd_signal[8].CLK
i_Clock => bcd_signal[9].CLK
i_Clock => bcd_signal[10].CLK
i_Clock => bcd_signal[11].CLK
i_Clock => \double_dabble:bcd[0].CLK
i_Clock => \double_dabble:bcd[1].CLK
i_Clock => \double_dabble:bcd[2].CLK
i_Clock => \double_dabble:bcd[3].CLK
i_Clock => \double_dabble:bcd[4].CLK
i_Clock => \double_dabble:bcd[5].CLK
i_Clock => \double_dabble:bcd[6].CLK
i_Clock => \double_dabble:bcd[7].CLK
i_Clock => \double_dabble:bcd[8].CLK
i_Clock => \double_dabble:bcd[9].CLK
i_Clock => \double_dabble:bcd[10].CLK
i_Clock => \double_dabble:bcd[11].CLK
i_Clock => \double_dabble:temp[0].CLK
i_Clock => \double_dabble:temp[1].CLK
i_Clock => \double_dabble:temp[2].CLK
i_Clock => \double_dabble:temp[3].CLK
i_Clock => \double_dabble:temp[4].CLK
i_Clock => \double_dabble:temp[5].CLK
i_Clock => \double_dabble:temp[6].CLK
i_Clock => \double_dabble:temp[7].CLK
i_Clock => \double_dabble:temp[8].CLK
i_Clock => \double_dabble:temp[9].CLK
i_Clock => \double_dabble:temp[10].CLK
i_Clock => \double_dabble:temp[11].CLK
i_Clock => \double_dabble:temp[12].CLK
i_Clock => \double_dabble:temp[13].CLK
i_Clock => state~1.DATAIN
i_Reset_n => bcd_signal[0].ACLR
i_Reset_n => bcd_signal[1].ACLR
i_Reset_n => bcd_signal[2].ACLR
i_Reset_n => bcd_signal[3].ACLR
i_Reset_n => bcd_signal[4].ACLR
i_Reset_n => bcd_signal[5].ACLR
i_Reset_n => bcd_signal[6].ACLR
i_Reset_n => bcd_signal[7].ACLR
i_Reset_n => bcd_signal[8].ACLR
i_Reset_n => bcd_signal[9].ACLR
i_Reset_n => bcd_signal[10].ACLR
i_Reset_n => bcd_signal[11].ACLR
i_Reset_n => \double_dabble:bcd[0].ACLR
i_Reset_n => \double_dabble:bcd[1].ACLR
i_Reset_n => \double_dabble:bcd[2].ACLR
i_Reset_n => \double_dabble:bcd[3].ACLR
i_Reset_n => \double_dabble:bcd[4].ACLR
i_Reset_n => \double_dabble:bcd[5].ACLR
i_Reset_n => \double_dabble:bcd[6].ACLR
i_Reset_n => \double_dabble:bcd[7].ACLR
i_Reset_n => \double_dabble:bcd[8].ACLR
i_Reset_n => \double_dabble:bcd[9].ACLR
i_Reset_n => \double_dabble:bcd[10].ACLR
i_Reset_n => \double_dabble:bcd[11].ACLR
i_Reset_n => \double_dabble:temp[0].ACLR
i_Reset_n => \double_dabble:temp[1].ACLR
i_Reset_n => \double_dabble:temp[2].ACLR
i_Reset_n => \double_dabble:temp[3].ACLR
i_Reset_n => \double_dabble:temp[4].ACLR
i_Reset_n => \double_dabble:temp[5].ACLR
i_Reset_n => \double_dabble:temp[6].ACLR
i_Reset_n => \double_dabble:temp[7].ACLR
i_Reset_n => \double_dabble:temp[8].ACLR
i_Reset_n => \double_dabble:temp[9].ACLR
i_Reset_n => \double_dabble:temp[10].ACLR
i_Reset_n => \double_dabble:temp[11].ACLR
i_Reset_n => \double_dabble:temp[12].ACLR
i_Reset_n => \double_dabble:temp[13].ACLR
i_Reset_n => state~3.DATAIN
i_Binary[0] => temp.DATAB
i_Binary[1] => temp.DATAB
i_Binary[2] => temp.DATAB
i_Binary[3] => temp.DATAB
i_Binary[4] => temp.DATAB
i_Binary[5] => temp.DATAB
i_Binary[6] => temp.DATAB
i_Binary[7] => temp.DATAB
i_Binary[8] => temp.DATAB
i_Binary[9] => temp.DATAB
i_Binary[10] => temp.DATAB
i_Binary[11] => temp.DATAB
i_Binary[12] => temp.DATAB
i_Binary[13] => temp.DATAB
i_DV_n => Selector24.IN2
i_DV_n => state.DATAB
o_Ones[0] <= bcd_signal[0].DB_MAX_OUTPUT_PORT_TYPE
o_Ones[1] <= bcd_signal[1].DB_MAX_OUTPUT_PORT_TYPE
o_Ones[2] <= bcd_signal[2].DB_MAX_OUTPUT_PORT_TYPE
o_Ones[3] <= bcd_signal[3].DB_MAX_OUTPUT_PORT_TYPE
o_Tens[0] <= bcd_signal[4].DB_MAX_OUTPUT_PORT_TYPE
o_Tens[1] <= bcd_signal[5].DB_MAX_OUTPUT_PORT_TYPE
o_Tens[2] <= bcd_signal[6].DB_MAX_OUTPUT_PORT_TYPE
o_Tens[3] <= bcd_signal[7].DB_MAX_OUTPUT_PORT_TYPE
o_Hundreds[0] <= bcd_signal[8].DB_MAX_OUTPUT_PORT_TYPE
o_Hundreds[1] <= bcd_signal[9].DB_MAX_OUTPUT_PORT_TYPE
o_Hundreds[2] <= bcd_signal[10].DB_MAX_OUTPUT_PORT_TYPE
o_Hundreds[3] <= bcd_signal[11].DB_MAX_OUTPUT_PORT_TYPE
o_DV_n <= o_DV_n.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|animation_porte:inst53|ultrason:inst12|measurement_cal:inst
i_Clock => state.CLK
i_Clock => result[0].CLK
i_Clock => result[1].CLK
i_Clock => result[2].CLK
i_Clock => result[3].CLK
i_Clock => result[4].CLK
i_Clock => result[5].CLK
i_Clock => result[6].CLK
i_Clock => result[7].CLK
i_Clock => result[8].CLK
i_Clock => result[9].CLK
i_Clock => result[10].CLK
i_Clock => result[11].CLK
i_Clock => result[12].CLK
i_Clock => result[13].CLK
i_Reset_n => state.ACLR
i_Reset_n => result[0].ACLR
i_Reset_n => result[1].ACLR
i_Reset_n => result[2].ACLR
i_Reset_n => result[3].ACLR
i_Reset_n => result[4].ACLR
i_Reset_n => result[5].ACLR
i_Reset_n => result[6].ACLR
i_Reset_n => result[7].ACLR
i_Reset_n => result[8].ACLR
i_Reset_n => result[9].ACLR
i_Reset_n => result[10].ACLR
i_Reset_n => result[11].ACLR
i_Reset_n => result[12].ACLR
i_Reset_n => result[13].ACLR
i_Echo_pulse_time[0] => Add0.IN48
i_Echo_pulse_time[0] => Mult0.IN58
i_Echo_pulse_time[1] => Add0.IN47
i_Echo_pulse_time[1] => Mult0.IN57
i_Echo_pulse_time[2] => Add0.IN45
i_Echo_pulse_time[2] => Add0.IN46
i_Echo_pulse_time[3] => Add0.IN43
i_Echo_pulse_time[3] => Add0.IN44
i_Echo_pulse_time[4] => Add0.IN41
i_Echo_pulse_time[4] => Add0.IN42
i_Echo_pulse_time[5] => Add0.IN39
i_Echo_pulse_time[5] => Add0.IN40
i_Echo_pulse_time[6] => Add0.IN37
i_Echo_pulse_time[6] => Add0.IN38
i_Echo_pulse_time[7] => Add0.IN35
i_Echo_pulse_time[7] => Add0.IN36
i_Echo_pulse_time[8] => Add0.IN33
i_Echo_pulse_time[8] => Add0.IN34
i_Echo_pulse_time[9] => Add0.IN31
i_Echo_pulse_time[9] => Add0.IN32
i_Echo_pulse_time[10] => Add0.IN29
i_Echo_pulse_time[10] => Add0.IN30
i_Echo_pulse_time[11] => Add0.IN27
i_Echo_pulse_time[11] => Add0.IN28
i_Echo_pulse_time[12] => Add0.IN25
i_Echo_pulse_time[12] => Add0.IN26
i_Echo_pulse_time[13] => Add0.IN23
i_Echo_pulse_time[13] => Add0.IN24
i_Echo_pulse_time[14] => Add0.IN21
i_Echo_pulse_time[14] => Add0.IN22
i_Echo_pulse_time[15] => Add0.IN19
i_Echo_pulse_time[15] => Add0.IN20
i_Echo_pulse_time[16] => Add0.IN17
i_Echo_pulse_time[16] => Add0.IN18
i_Echo_pulse_time[17] => Add0.IN15
i_Echo_pulse_time[17] => Add0.IN16
i_Echo_pulse_time[18] => Add0.IN13
i_Echo_pulse_time[18] => Add0.IN14
i_Echo_pulse_time[19] => Add0.IN11
i_Echo_pulse_time[19] => Add0.IN12
i_Echo_pulse_time[20] => Add0.IN9
i_Echo_pulse_time[20] => Add0.IN10
i_Echo_pulse_time[21] => Add0.IN7
i_Echo_pulse_time[21] => Add0.IN8
i_Echo_pulse_time[22] => Add0.IN5
i_Echo_pulse_time[22] => Add0.IN6
i_Echo_pulse_time[23] => Add0.IN3
i_Echo_pulse_time[23] => Add0.IN4
i_DV_n => state.DATAB
o_Distance[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
o_Distance[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
o_Distance[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
o_Distance[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
o_Distance[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
o_Distance[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
o_Distance[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
o_Distance[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
o_Distance[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
o_Distance[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
o_Distance[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
o_Distance[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
o_Distance[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
o_Distance[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
o_DV_n <= state.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|animation_porte:inst53|ultrason:inst12|counter:inst1
i_Clock => o_DV_n~reg0.CLK
i_Clock => echo_pulse_counter[0].CLK
i_Clock => echo_pulse_counter[1].CLK
i_Clock => echo_pulse_counter[2].CLK
i_Clock => echo_pulse_counter[3].CLK
i_Clock => echo_pulse_counter[4].CLK
i_Clock => echo_pulse_counter[5].CLK
i_Clock => echo_pulse_counter[6].CLK
i_Clock => echo_pulse_counter[7].CLK
i_Clock => echo_pulse_counter[8].CLK
i_Clock => echo_pulse_counter[9].CLK
i_Clock => echo_pulse_counter[10].CLK
i_Clock => echo_pulse_counter[11].CLK
i_Clock => echo_pulse_counter[12].CLK
i_Clock => echo_pulse_counter[13].CLK
i_Clock => echo_pulse_counter[14].CLK
i_Clock => echo_pulse_counter[15].CLK
i_Clock => echo_pulse_counter[16].CLK
i_Clock => echo_pulse_counter[17].CLK
i_Clock => echo_pulse_counter[18].CLK
i_Clock => echo_pulse_counter[19].CLK
i_Clock => echo_pulse_counter[20].CLK
i_Clock => echo_pulse_counter[21].CLK
i_Clock => echo_pulse_counter[22].CLK
i_Clock => echo_pulse_counter[23].CLK
i_Clock => o_Echo_pulse_time[0]~reg0.CLK
i_Clock => o_Echo_pulse_time[1]~reg0.CLK
i_Clock => o_Echo_pulse_time[2]~reg0.CLK
i_Clock => o_Echo_pulse_time[3]~reg0.CLK
i_Clock => o_Echo_pulse_time[4]~reg0.CLK
i_Clock => o_Echo_pulse_time[5]~reg0.CLK
i_Clock => o_Echo_pulse_time[6]~reg0.CLK
i_Clock => o_Echo_pulse_time[7]~reg0.CLK
i_Clock => o_Echo_pulse_time[8]~reg0.CLK
i_Clock => o_Echo_pulse_time[9]~reg0.CLK
i_Clock => o_Echo_pulse_time[10]~reg0.CLK
i_Clock => o_Echo_pulse_time[11]~reg0.CLK
i_Clock => o_Echo_pulse_time[12]~reg0.CLK
i_Clock => o_Echo_pulse_time[13]~reg0.CLK
i_Clock => o_Echo_pulse_time[14]~reg0.CLK
i_Clock => o_Echo_pulse_time[15]~reg0.CLK
i_Clock => o_Echo_pulse_time[16]~reg0.CLK
i_Clock => o_Echo_pulse_time[17]~reg0.CLK
i_Clock => o_Echo_pulse_time[18]~reg0.CLK
i_Clock => o_Echo_pulse_time[19]~reg0.CLK
i_Clock => o_Echo_pulse_time[20]~reg0.CLK
i_Clock => o_Echo_pulse_time[21]~reg0.CLK
i_Clock => o_Echo_pulse_time[22]~reg0.CLK
i_Clock => o_Echo_pulse_time[23]~reg0.CLK
i_Clock => state~1.DATAIN
i_Reset_n => o_DV_n~reg0.PRESET
i_Reset_n => echo_pulse_counter[0].ACLR
i_Reset_n => echo_pulse_counter[1].ACLR
i_Reset_n => echo_pulse_counter[2].ACLR
i_Reset_n => echo_pulse_counter[3].ACLR
i_Reset_n => echo_pulse_counter[4].ACLR
i_Reset_n => echo_pulse_counter[5].ACLR
i_Reset_n => echo_pulse_counter[6].ACLR
i_Reset_n => echo_pulse_counter[7].ACLR
i_Reset_n => echo_pulse_counter[8].ACLR
i_Reset_n => echo_pulse_counter[9].ACLR
i_Reset_n => echo_pulse_counter[10].ACLR
i_Reset_n => echo_pulse_counter[11].ACLR
i_Reset_n => echo_pulse_counter[12].ACLR
i_Reset_n => echo_pulse_counter[13].ACLR
i_Reset_n => echo_pulse_counter[14].ACLR
i_Reset_n => echo_pulse_counter[15].ACLR
i_Reset_n => echo_pulse_counter[16].ACLR
i_Reset_n => echo_pulse_counter[17].ACLR
i_Reset_n => echo_pulse_counter[18].ACLR
i_Reset_n => echo_pulse_counter[19].ACLR
i_Reset_n => echo_pulse_counter[20].ACLR
i_Reset_n => echo_pulse_counter[21].ACLR
i_Reset_n => echo_pulse_counter[22].ACLR
i_Reset_n => echo_pulse_counter[23].ACLR
i_Reset_n => o_Echo_pulse_time[0]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[1]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[2]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[3]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[4]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[5]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[6]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[7]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[8]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[9]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[10]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[11]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[12]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[13]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[14]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[15]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[16]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[17]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[18]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[19]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[20]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[21]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[22]~reg0.ACLR
i_Reset_n => o_Echo_pulse_time[23]~reg0.ACLR
i_Reset_n => state~3.DATAIN
i_Echo => state.counting.DATAIN
i_Echo => Selector25.IN1
i_Echo => state.DATAB
o_DV_n <= o_DV_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[0] <= o_Echo_pulse_time[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[1] <= o_Echo_pulse_time[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[2] <= o_Echo_pulse_time[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[3] <= o_Echo_pulse_time[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[4] <= o_Echo_pulse_time[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[5] <= o_Echo_pulse_time[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[6] <= o_Echo_pulse_time[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[7] <= o_Echo_pulse_time[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[8] <= o_Echo_pulse_time[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[9] <= o_Echo_pulse_time[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[10] <= o_Echo_pulse_time[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[11] <= o_Echo_pulse_time[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[12] <= o_Echo_pulse_time[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[13] <= o_Echo_pulse_time[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[14] <= o_Echo_pulse_time[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[15] <= o_Echo_pulse_time[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[16] <= o_Echo_pulse_time[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[17] <= o_Echo_pulse_time[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[18] <= o_Echo_pulse_time[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[19] <= o_Echo_pulse_time[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[20] <= o_Echo_pulse_time[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[21] <= o_Echo_pulse_time[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[22] <= o_Echo_pulse_time[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Echo_pulse_time[23] <= o_Echo_pulse_time[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|HEX:inst33
HEX0 <= 7447:inst2.OA
CLK => AfficheurHEX0:inst.clock
LED00 => AfficheurHEX0:inst.LED00
LED00 => Buzzer:inst9.LED00
LED01 => AfficheurHEX0:inst.LED01
LED01 => Buzzer:inst9.LED01
LED02 => AfficheurHEX0:inst.LED02
LED02 => Buzzer:inst9.LED02
LED03 => AfficheurHEX0:inst.LED03
LED03 => Buzzer:inst9.LED03
LED04 => AfficheurHEX0:inst.LED04
LED04 => Buzzer:inst9.LED04
LED05 => AfficheurHEX0:inst.LED05
LED05 => Buzzer:inst9.LED05
LED06 => AfficheurHEX0:inst.LED06
LED06 => Buzzer:inst9.LED06
LED07 => AfficheurHEX0:inst.LED07
LED07 => Buzzer:inst9.LED07
HEX1 <= 7447:inst2.OB
HEX2 <= 7447:inst2.OC
HEX3 <= 7447:inst2.OD
HEX4 <= 7447:inst2.OE
HEX5 <= 7447:inst2.OF
HEX6 <= 7447:inst2.OG
Buzzer <= Buzzer:inst9.buzz
CLKBUZZER => Buzzer:inst9.clock


|FINAL|HEX:inst33|7447:inst2
OG <= 87.DB_MAX_OUTPUT_PORT_TYPE
C => 25.IN0
LTN => 25.IN1
LTN => 27.IN1
LTN => 29.IN1
LTN => 13.IN5
LTN => 38.IN3
BIN => 37.IN0
B => 27.IN0
D => 14.IN0
A => 29.IN0
RBIN => 15.IN0
OE <= 85.DB_MAX_OUTPUT_PORT_TYPE
RBON <= 13.DB_MAX_OUTPUT_PORT_TYPE
OD <= 84.DB_MAX_OUTPUT_PORT_TYPE
OC <= 83.DB_MAX_OUTPUT_PORT_TYPE
OB <= 82.DB_MAX_OUTPUT_PORT_TYPE
OA <= 81.DB_MAX_OUTPUT_PORT_TYPE
OF <= 86.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|HEX:inst33|AfficheurHEX0:inst
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.RDC.OUTPUTSELECT
reset => reg_fstate.Etage2.OUTPUTSELECT
reset => reg_fstate.Etage1.OUTPUTSELECT
reset => reg_fstate.Prez.OUTPUTSELECT
reset => reg_fstate.Etage6.OUTPUTSELECT
reset => reg_fstate.Etage3.OUTPUTSELECT
reset => reg_fstate.Etage4.OUTPUTSELECT
reset => reg_fstate.Etage5.OUTPUTSELECT
reset => b.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => d.OUTPUTSELECT
clock => fstate~1.DATAIN
LED00 => process_1.IN1
LED00 => process_1.IN0
LED00 => process_1.IN0
LED00 => reg_fstate.DATAA
LED00 => reg_fstate.DATAA
LED01 => process_1.IN0
LED01 => process_1.IN1
LED01 => process_1.IN1
LED01 => reg_fstate.DATAA
LED01 => reg_fstate.DATAA
LED02 => process_1.IN1
LED02 => process_1.IN1
LED02 => process_1.IN1
LED02 => process_1.IN1
LED02 => reg_fstate.DATAA
LED02 => reg_fstate.DATAA
LED03 => process_1.IN1
LED03 => process_1.IN1
LED03 => process_1.IN1
LED03 => process_1.IN1
LED03 => process_1.IN1
LED03 => reg_fstate.DATAA
LED03 => reg_fstate.DATAA
LED04 => process_1.IN1
LED04 => process_1.IN1
LED04 => process_1.IN1
LED04 => process_1.IN1
LED04 => process_1.IN1
LED04 => process_1.IN1
LED04 => reg_fstate.DATAA
LED04 => reg_fstate.DATAA
LED05 => process_1.IN1
LED05 => process_1.IN1
LED05 => process_1.IN1
LED05 => process_1.IN1
LED05 => process_1.IN1
LED05 => process_1.IN1
LED05 => process_1.IN1
LED05 => reg_fstate.DATAA
LED05 => reg_fstate.DATAA
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => reg_fstate.DATAA
LED06 => reg_fstate.DATAA
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => reg_fstate.DATAA
LED07 => reg_fstate.DATAA
a <= <GND>
b <= b.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|HEX:inst33|Buzzer:inst9
reset => reg_fstate.state1.OUTPUTSELECT
reset => reg_fstate.RDC.OUTPUTSELECT
reset => reg_fstate.Etage2.OUTPUTSELECT
reset => reg_fstate.Etage1.OUTPUTSELECT
reset => reg_fstate.Prez.OUTPUTSELECT
reset => reg_fstate.Etage6.OUTPUTSELECT
reset => reg_fstate.Etage3.OUTPUTSELECT
reset => reg_fstate.Etage4.OUTPUTSELECT
reset => reg_fstate.Etage5.OUTPUTSELECT
reset => reg_fstate.buzzstate.OUTPUTSELECT
reset => reg_buzz.OUTPUTSELECT
reset => buzz.OUTPUTSELECT
clock => fstate~1.DATAIN
LED00 => process_1.IN0
LED00 => process_1.IN1
LED00 => process_1.IN1
LED00 => process_1.IN1
LED00 => process_1.IN1
LED00 => process_1.IN1
LED00 => process_1.IN1
LED00 => process_1.IN0
LED00 => Selector1.IN3
LED00 => Selector0.IN2
LED01 => process_1.IN1
LED01 => process_1.IN0
LED01 => process_1.IN1
LED01 => Selector3.IN3
LED01 => Selector0.IN4
LED02 => process_1.IN1
LED02 => process_1.IN1
LED02 => process_1.IN1
LED02 => process_1.IN1
LED02 => Selector2.IN3
LED02 => Selector0.IN3
LED03 => process_1.IN1
LED03 => process_1.IN1
LED03 => process_1.IN1
LED03 => process_1.IN1
LED03 => process_1.IN1
LED03 => Selector6.IN3
LED03 => Selector0.IN7
LED04 => process_1.IN1
LED04 => process_1.IN1
LED04 => process_1.IN1
LED04 => process_1.IN1
LED04 => process_1.IN1
LED04 => process_1.IN1
LED04 => Selector7.IN3
LED04 => Selector0.IN8
LED05 => process_1.IN1
LED05 => process_1.IN1
LED05 => process_1.IN1
LED05 => process_1.IN1
LED05 => process_1.IN1
LED05 => process_1.IN1
LED05 => process_1.IN1
LED05 => Selector8.IN3
LED05 => Selector0.IN9
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => process_1.IN1
LED06 => Selector5.IN3
LED06 => Selector0.IN6
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => process_1.IN1
LED07 => Selector4.IN3
LED07 => Selector0.IN5
buzz <= buzz.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|CLKBUZZSHORT:inst38
clk => out_pulse~reg0.CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => state.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
rst => pulse_timer[0].ACLR
rst => pulse_timer[1].ACLR
rst => pulse_timer[2].ACLR
rst => pulse_timer[3].ACLR
rst => pulse_timer[4].ACLR
rst => pulse_timer[5].ACLR
rst => pulse_timer[6].ACLR
rst => pulse_timer[7].ACLR
rst => pulse_timer[8].ACLR
rst => pulse_timer[9].ACLR
rst => pulse_timer[10].ACLR
rst => pulse_timer[11].ACLR
rst => pulse_timer[12].ACLR
rst => pulse_timer[13].ACLR
rst => pulse_timer[14].ACLR
rst => pulse_timer[15].ACLR
rst => pulse_timer[16].ACLR
rst => pulse_timer[17].ACLR
rst => pulse_timer[18].ACLR
rst => pulse_timer[19].ACLR
rst => pulse_timer[20].ACLR
rst => pulse_timer[21].ACLR
rst => pulse_timer[22].ACLR
rst => pulse_timer[23].ACLR
rst => pulse_timer[24].ACLR
rst => pulse_timer[25].ACLR
rst => pulse_timer[26].ACLR
rst => pulse_timer[27].ACLR
rst => pulse_timer[28].ACLR
rst => pulse_timer[29].ACLR
rst => pulse_timer[30].ACLR
rst => state.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => count[21].ACLR
rst => count[22].ACLR
rst => count[23].ACLR
rst => count[24].ACLR
rst => count[25].ACLR
rst => count[26].ACLR
rst => count[27].ACLR
rst => count[28].ACLR
rst => count[29].ACLR
rst => count[30].ACLR
rst => out_pulse~reg0.ENA
out_pulse <= out_pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FINAL|principal:inst24
srclk <= finbouton:inst.srclk
i_clock => finbouton:inst.clock
i_bouton1 => finbouton:inst.bouton1
i_bouton2 => finbouton:inst.bouton2
i_bouton3 => finbouton:inst.bouton3
i_bouton4 => finbouton:inst.bouton4
i_bouton5 => finbouton:inst.bouton5
i_bouton6 => finbouton:inst.bouton6
i_bouton7 => finbouton:inst.bouton7
Presi => finbouton:inst.presidentiel
ser <= finbouton:inst.ser
rclk <= finbouton:inst.rclk
srclr <= finbouton:inst.srclr


|FINAL|principal:inst24|finbouton:inst
reset => reg_fstate.initialisation.OUTPUTSELECT
reset => reg_fstate.attente1.OUTPUTSELECT
reset => reg_fstate.data.OUTPUTSELECT
reset => reg_fstate.affiche.OUTPUTSELECT
reset => reg_fstate.reinitialisation.OUTPUTSELECT
reset => reg_fstate.incrementation.OUTPUTSELECT
reset => reg_fstate.decalage1.OUTPUTSELECT
reset => reg_fstate.attente2.OUTPUTSELECT
reset => reg_fstate.decalage2.OUTPUTSELECT
reset => reg_fstate.attente3.OUTPUTSELECT
reset => reg_fstate.decalage3.OUTPUTSELECT
reset => reg_fstate.attente4.OUTPUTSELECT
reset => reg_fstate.decalage4.OUTPUTSELECT
reset => reg_fstate.attente5.OUTPUTSELECT
reset => reg_fstate.decalage5.OUTPUTSELECT
reset => reg_fstate.attente6.OUTPUTSELECT
reset => reg_fstate.decalage6.OUTPUTSELECT
reset => reg_fstate.attente7.OUTPUTSELECT
reset => reg_fstate.decalage7.OUTPUTSELECT
reset => ser.OUTPUTSELECT
reset => rclk.OUTPUTSELECT
reset => srclk.OUTPUTSELECT
reset => srclr.OUTPUTSELECT
clock => fstate~1.DATAIN
bouton1 => process_1.IN0
bouton1 => Selector1.IN3
bouton1 => Selector3.IN6
bouton1 => Selector6.IN0
bouton1 => Selector1.IN1
bouton2 => process_1.IN1
bouton2 => Selector7.IN3
bouton2 => Selector7.IN1
bouton2 => Selector8.IN0
bouton2 => Selector3.IN2
bouton3 => process_1.IN1
bouton3 => Selector9.IN3
bouton3 => Selector9.IN1
bouton3 => Selector10.IN0
bouton3 => Selector3.IN3
bouton4 => process_1.IN1
bouton4 => Selector3.IN7
bouton4 => Selector11.IN3
bouton4 => Selector12.IN0
bouton4 => Selector11.IN1
bouton5 => process_1.IN1
bouton5 => Selector3.IN8
bouton5 => Selector13.IN3
bouton5 => Selector14.IN0
bouton5 => Selector13.IN1
bouton6 => process_1.IN1
bouton6 => Selector15.IN3
bouton6 => Selector15.IN1
bouton6 => Selector16.IN0
bouton6 => Selector3.IN4
bouton7 => process_1.IN1
bouton7 => Selector3.IN9
bouton7 => Selector17.IN3
bouton7 => Selector18.IN1
bouton7 => Selector17.IN1
presidentiel => process_1.IN1
presidentiel => Selector3.IN10
presidentiel => Selector18.IN2
ser <= ser.DB_MAX_OUTPUT_PORT_TYPE
rclk <= rclk.DB_MAX_OUTPUT_PORT_TYPE
srclk <= srclk.DB_MAX_OUTPUT_PORT_TYPE
srclr <= srclr.DB_MAX_OUTPUT_PORT_TYPE


