
*** Running vivado
    with args -log design_4_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_4_wrapper.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_4_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/UbuntuShared/4601/Vivado_HLS/fir_demo_stream'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top design_4_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_axi_dma_0_1/design_4_axi_dma_0_1.dcp' for cell 'design_4_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_fir_stream_0_2/design_4_fir_stream_0_2.dcp' for cell 'design_4_i/fir_stream_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_rst_ps8_1_149M_0/design_4_rst_ps8_1_149M_0.dcp' for cell 'design_4_i/rst_ps8_1_149M'
INFO: [Project 1-454] Reading design checkpoint 'h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_zynq_ultra_ps_e_1_0/design_4_zynq_ultra_ps_e_1_0.dcp' for cell 'design_4_i/zynq_ultra_ps_e_1'
INFO: [Project 1-454] Reading design checkpoint 'h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_xbar_0/design_4_xbar_0.dcp' for cell 'design_4_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_xbar_2/design_4_xbar_2.dcp' for cell 'design_4_i/ps8_1_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_auto_pc_0/design_4_auto_pc_0.dcp' for cell 'design_4_i/ps8_1_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1402.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_rst_ps8_1_149M_0/design_4_rst_ps8_1_149M_0_board.xdc] for cell 'design_4_i/rst_ps8_1_149M/U0'
Finished Parsing XDC File [h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_rst_ps8_1_149M_0/design_4_rst_ps8_1_149M_0_board.xdc] for cell 'design_4_i/rst_ps8_1_149M/U0'
Parsing XDC File [h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_rst_ps8_1_149M_0/design_4_rst_ps8_1_149M_0.xdc] for cell 'design_4_i/rst_ps8_1_149M/U0'
Finished Parsing XDC File [h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_rst_ps8_1_149M_0/design_4_rst_ps8_1_149M_0.xdc] for cell 'design_4_i/rst_ps8_1_149M/U0'
Parsing XDC File [h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_zynq_ultra_ps_e_1_0/design_4_zynq_ultra_ps_e_1_0.xdc] for cell 'design_4_i/zynq_ultra_ps_e_1/inst'
Finished Parsing XDC File [h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_zynq_ultra_ps_e_1_0/design_4_zynq_ultra_ps_e_1_0.xdc] for cell 'design_4_i/zynq_ultra_ps_e_1/inst'
Parsing XDC File [h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_axi_dma_0_1/design_4_axi_dma_0_1.xdc] for cell 'design_4_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_axi_dma_0_1/design_4_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_axi_dma_0_1/design_4_axi_dma_0_1.xdc] for cell 'design_4_i/axi_dma_0/U0'
Parsing XDC File [h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_axi_dma_0_1/design_4_axi_dma_0_1_clocks.xdc] for cell 'design_4_i/axi_dma_0/U0'
Finished Parsing XDC File [h:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.gen/sources_1/bd/design_4/ip/design_4_axi_dma_0_1/design_4_axi_dma_0_1_clocks.xdc] for cell 'design_4_i/axi_dma_0/U0'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1541.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 64 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1 instance 

18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1541.875 ; gain = 295.574
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.755 . Memory (MB): peak = 1559.883 ; gain = 18.008

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 809e728c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1885.816 ; gain = 325.934

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_2, which resulted in an inversion of 18 pins
INFO: [Opt 31-138] Pushed 14 inverter(s) to 1553 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dd8abc36

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.985 . Memory (MB): peak = 2204.215 ; gain = 0.039
INFO: [Opt 31-389] Phase Retarget created 89 cells and removed 422 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 134c82784

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2204.215 ; gain = 0.039
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 157 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10e890435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2204.215 ; gain = 0.039
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 225 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 10e890435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2204.215 ; gain = 0.039
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10e890435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2204.215 ; gain = 0.039
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10e890435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2204.215 ; gain = 0.039
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              89  |             422  |                                              0  |
|  Constant propagation         |               9  |             157  |                                              0  |
|  Sweep                        |               0  |             225  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2204.215 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11b480d51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2204.215 ; gain = 0.039

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 15d772032

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2809.359 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15d772032

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2809.359 ; gain = 605.145

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15d772032

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.359 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2809.359 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 185f07205

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2809.359 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2809.359 ; gain = 1267.484
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'H:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.runs/impl_1/design_4_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_4_wrapper_drc_opted.rpt -pb design_4_wrapper_drc_opted.pb -rpx design_4_wrapper_drc_opted.rpx
Command: report_drc -file design_4_wrapper_drc_opted.rpt -pb design_4_wrapper_drc_opted.pb -rpx design_4_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file H:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.runs/impl_1/design_4_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3848.629 ; gain = 1039.270
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: acfdfda0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3848.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d7fa28b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.605 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10ec4d921

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10ec4d921

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10ec4d921

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: e80a175b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 11fe384a7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 10b5ae23f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 10b5ae23f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 2076cce51

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1f610cd80

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1f610cd80

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1f610cd80

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 185048233

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 185048233

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 185048233

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 407 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 161 nets or LUTs. Breaked 0 LUT, combined 161 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3848.629 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            161  |                   161  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            161  |                   161  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: ceff8e0f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: f574a94e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 2 Global Placement | Checksum: f574a94e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cd60fdb0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c98c085c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 18d96c302

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 18469d9fc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 143c4cc93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 153f229a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 19a49f3e5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: ef64b16b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 3 Detail Placement | Checksum: ef64b16b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b6326035

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.189 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2669819bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 196a835ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.202 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b6326035

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.189. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1702f891a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3848.629 ; gain = 0.000

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1702f891a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3848.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2496414e8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                2x2|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                2x2|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2496414e8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2496414e8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3848.629 ; gain = 0.000

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c2a68e95

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3848.629 ; gain = 0.000
Ending Placer Task | Checksum: 1102cc702

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.669 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.runs/impl_1/design_4_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_4_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_4_wrapper_utilization_placed.rpt -pb design_4_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_4_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3848.629 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.580 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.runs/impl_1/design_4_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 288cbadf ConstDB: 0 ShapeSum: e6b8055 RouteDB: d9348bce
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.680 . Memory (MB): peak = 3848.629 ; gain = 0.000
Post Restoration Checksum: NetGraph: fba86c1d NumContArr: df54712a Constraints: 3a5f3b5b Timing: 0
Phase 1 Build RT Design | Checksum: 2155c18a2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2155c18a2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2155c18a2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2155c18a2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: b3c6a1f1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: fe9b0032

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.276  | TNS=0.000  | WHS=-0.072 | THS=-3.319 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9725
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8853
  Number of Partially Routed Nets     = 872
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: c99a345e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: c99a345e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 17061f514

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1238
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.724  | TNS=0.000  | WHS=-0.010 | THS=-0.010 |

Phase 4.1 Global Iteration 0 | Checksum: 24be882a8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2022acc1a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2022acc1a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b6dc5707

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.724  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1b6dc5707

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b6dc5707

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1b6dc5707

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 200c58009

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.724  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b1966ac7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3848.629 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1b1966ac7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.25374 %
  Global Horizontal Routing Utilization  = 0.968887 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 184de11d0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 184de11d0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 184de11d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 184de11d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3848.629 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.724  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 184de11d0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3848.629 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.692 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.runs/impl_1/design_4_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_4_wrapper_drc_routed.rpt -pb design_4_wrapper_drc_routed.pb -rpx design_4_wrapper_drc_routed.rpx
Command: report_drc -file design_4_wrapper_drc_routed.rpt -pb design_4_wrapper_drc_routed.pb -rpx design_4_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file H:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.runs/impl_1/design_4_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_4_wrapper_methodology_drc_routed.rpt -pb design_4_wrapper_methodology_drc_routed.pb -rpx design_4_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_4_wrapper_methodology_drc_routed.rpt -pb design_4_wrapper_methodology_drc_routed.pb -rpx design_4_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file H:/UbuntuShared/4601/Vivado/baseDesign_stream/baseline_hls.runs/impl_1/design_4_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_4_wrapper_power_routed.rpt -pb design_4_wrapper_power_summary_routed.pb -rpx design_4_wrapper_power_routed.rpx
Command: report_power -file design_4_wrapper_power_routed.rpt -pb design_4_wrapper_power_summary_routed.pb -rpx design_4_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
117 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_4_wrapper_route_status.rpt -pb design_4_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_4_wrapper_timing_summary_routed.rpt -pb design_4_wrapper_timing_summary_routed.pb -rpx design_4_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_4_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_4_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_4_wrapper_bus_skew_routed.rpt -pb design_4_wrapper_bus_skew_routed.pb -rpx design_4_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

INFO: [Memdata 28-167] Found XPM memory block design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_4_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_4_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_4_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U10/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U10/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U11/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U11/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U12/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U12/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U13/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U13/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U14/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U14/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U15/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U15/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U16/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U16/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U17/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U17/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U18/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U18/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U19/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U19/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U20/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U20/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U21/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U21/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U22/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U22/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U23/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U23/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U24/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U24/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U26/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U26/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U27/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U27/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U28/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U28/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U29/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U29/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U3/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U3/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U31/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U31/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U4/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U4/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U5/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U5/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U6/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U6/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U7/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U7/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U8/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U8/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U9/fir_stream_mac_mubkb_DSP48_0_U/p input design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U9/fir_stream_mac_mubkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U10/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U10/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U10/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U10/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U11/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U11/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U11/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U11/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U12/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U12/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U12/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U12/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U13/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U13/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U13/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U13/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U14/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U14/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U14/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U14/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U15/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U15/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U15/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U15/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U16/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U16/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U16/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U16/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U17/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U17/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U17/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U17/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U18/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U18/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U18/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U18/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U19/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U19/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U19/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U19/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U20/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U20/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U20/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U20/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U21/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U21/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U21/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U21/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U22/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U22/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U22/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U22/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U23/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U23/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U23/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U23/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U24/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U24/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U24/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U24/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U26/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U26/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U26/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U26/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U27/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U27/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U27/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U27/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U28/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U28/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U28/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U28/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U29/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U29/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U29/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U29/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U3/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U3/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U3/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U3/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U31/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U31/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U31/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U31/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U4/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U4/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U4/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U4/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U5/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U5/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U5/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U5/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U6/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U6/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U6/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U6/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U7/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U7/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U7/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U7/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U8/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U8/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U8/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U8/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U9/fir_stream_mac_mubkb_DSP48_0_U/m output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U9/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U9/fir_stream_mac_mubkb_DSP48_0_U/p output design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U9/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U10/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U10/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U10/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U10/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U11/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U11/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U11/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U11/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U12/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U12/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U12/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U12/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U13/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U13/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U13/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U13/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U14/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U14/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U14/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U14/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U15/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U15/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U15/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U15/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U16/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U16/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U16/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U16/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U17/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U17/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U17/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U17/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U18/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U18/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U18/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U18/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U19/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U19/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U19/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U19/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U20/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U20/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U20/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U20/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U21/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U21/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U21/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U21/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U22/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U22/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U22/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U22/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U23/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U23/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U23/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U23/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U24/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U24/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U24/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U24/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U26/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U26/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U26/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U26/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U27/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U27/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U27/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U27/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U28/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U28/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U28/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U28/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U29/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U29/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U29/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U29/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U3/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U3/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U3/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U3/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U31/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U31/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U31/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U31/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U4/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U4/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U4/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U4/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U5/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U5/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U5/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U5/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U6/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U6/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U6/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U6/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U7/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U7/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U7/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U7/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U8/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U8/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U8/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U8/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U9/fir_stream_mac_mubkb_DSP48_0_U/m multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U9/fir_stream_mac_mubkb_DSP48_0_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U9/fir_stream_mac_mubkb_DSP48_0_U/p multiplier stage design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U9/fir_stream_mac_mubkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 162 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_4_wrapper.bit...
Writing bitstream ./design_4_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3848.629 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 24 15:00:24 2023...
