# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:20:20 on Sep 09,2025
# vlog -reportprogress 300 t_l.v "+acc" 
# -- Compiling module t
# -- Compiling module t_tb
# 
# Top level modules:
# 	t_tb
# End time: 19:20:21 on Sep 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim t_tb 
# Start time: 19:20:21 on Sep 09,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.t_tb(fast)
# Loading work.t(fast)
# clk=0 rst=0 t=x q=0 qbar=1 $time=0
# clk=1 rst=1 t=0 q=0 qbar=1 $time=10
# clk=0 rst=1 t=1 q=0 qbar=1 $time=20
# clk=1 rst=1 t=1 q=1 qbar=0 $time=30
# clk=0 rst=1 t=1 q=1 qbar=0 $time=40
# clk=1 rst=1 t=1 q=0 qbar=1 $time=50
# clk=0 rst=1 t=1 q=0 qbar=1 $time=60
# clk=1 rst=1 t=1 q=1 qbar=0 $time=70
# clk=0 rst=1 t=0 q=1 qbar=0 $time=80
# clk=1 rst=1 t=1 q=0 qbar=1 $time=90
# ** Note: $stop    : t_l.v(47)
#    Time: 100 ns  Iteration: 0  Instance: /t_tb
# Break in Module t_tb at t_l.v line 47
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:22:06 on Sep 09,2025
# vlog -reportprogress 300 t_l.v "+acc" 
# -- Compiling module t
# -- Compiling module t_tb
# 
# Top level modules:
# 	t_tb
# End time: 19:22:06 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:22:10 on Sep 09,2025, Elapsed time: 0:01:49
# Errors: 0, Warnings: 0
# vsim t_tb 
# Start time: 19:22:10 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.t_tb(fast)
# Loading work.t(fast)
# clk=0 rst=0 t=x q=0 qbar=1 $time=0
# clk=1 rst=1 t=0 q=1 qbar=0 $time=10
# clk=0 rst=1 t=1 q=1 qbar=0 $time=20
# clk=1 rst=1 t=1 q=1 qbar=0 $time=30
# clk=0 rst=1 t=1 q=1 qbar=0 $time=40
# clk=1 rst=1 t=1 q=1 qbar=0 $time=50
# clk=0 rst=1 t=1 q=1 qbar=0 $time=60
# clk=1 rst=1 t=1 q=1 qbar=0 $time=70
# clk=0 rst=1 t=0 q=1 qbar=0 $time=80
# clk=1 rst=1 t=1 q=1 qbar=0 $time=90
# ** Note: $stop    : t_l.v(47)
#    Time: 100 ns  Iteration: 0  Instance: /t_tb
# Break in Module t_tb at t_l.v line 47
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:23:54 on Sep 09,2025
# vlog -reportprogress 300 t_l.v "+acc" 
# -- Compiling module t
# -- Compiling module t_tb
# 
# Top level modules:
# 	t_tb
# End time: 19:23:54 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:23:57 on Sep 09,2025, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
# vsim t_tb 
# Start time: 19:23:57 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.t_tb(fast)
# Loading work.t(fast)
# clk=0 rst=0 t=x q=0 qbar=1 $time=0
# clk=1 rst=1 t=0 q=0 qbar=1 $time=10
# clk=0 rst=1 t=1 q=0 qbar=1 $time=20
# clk=1 rst=1 t=1 q=1 qbar=0 $time=30
# clk=0 rst=1 t=1 q=1 qbar=0 $time=40
# clk=1 rst=1 t=1 q=0 qbar=1 $time=50
# clk=0 rst=1 t=1 q=0 qbar=1 $time=60
# clk=1 rst=1 t=1 q=1 qbar=0 $time=70
# clk=0 rst=1 t=0 q=1 qbar=0 $time=80
# clk=1 rst=1 t=1 q=0 qbar=1 $time=90
# ** Note: $stop    : t_l.v(47)
#    Time: 100 ns  Iteration: 0  Instance: /t_tb
# Break in Module t_tb at t_l.v line 47
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:25:47 on Sep 09,2025
# vlog -reportprogress 300 t_l.v "+acc" 
# -- Compiling module t
# -- Compiling module t_tb
# 
# Top level modules:
# 	t_tb
# End time: 19:25:47 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:25:50 on Sep 09,2025, Elapsed time: 0:01:53
# Errors: 0, Warnings: 0
# vsim t_tb 
# Start time: 19:25:50 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.t_tb(fast)
# Loading work.t(fast)
# clk=0 rst=0 t=x q=0 qbar=1 $time=0
# clk=1 rst=1 t=0 q=0 qbar=1 $time=10
# clk=0 rst=1 t=1 q=0 qbar=1 $time=20
# clk=1 rst=1 t=1 q=0 qbar=1 $time=30
# clk=0 rst=1 t=1 q=0 qbar=1 $time=40
# clk=1 rst=1 t=1 q=0 qbar=1 $time=50
# clk=0 rst=1 t=1 q=0 qbar=1 $time=60
# clk=1 rst=1 t=1 q=0 qbar=1 $time=70
# clk=0 rst=1 t=0 q=0 qbar=1 $time=80
# clk=1 rst=1 t=1 q=0 qbar=1 $time=90
# ** Note: $stop    : t_l.v(47)
#    Time: 100 ns  Iteration: 0  Instance: /t_tb
# Break in Module t_tb at t_l.v line 47
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:32:13 on Sep 09,2025
# vlog -reportprogress 300 t_l.v "+acc" 
# -- Compiling module t
# -- Compiling module t_tb
# 
# Top level modules:
# 	t_tb
# End time: 19:32:13 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:32:16 on Sep 09,2025, Elapsed time: 0:06:26
# Errors: 0, Warnings: 0
# vsim t_tb 
# Start time: 19:32:16 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.t_tb(fast)
# Loading work.t(fast)
# clk=0 rst=0 t=x q=0 qbar=1 $time=0
# clk=1 rst=1 t=0 q=0 qbar=1 $time=10
# clk=0 rst=1 t=1 q=0 qbar=1 $time=20
# clk=1 rst=1 t=1 q=1 qbar=0 $time=30
# clk=0 rst=1 t=1 q=1 qbar=0 $time=40
# clk=1 rst=1 t=1 q=0 qbar=1 $time=50
# clk=0 rst=1 t=1 q=0 qbar=1 $time=60
# clk=1 rst=1 t=1 q=1 qbar=0 $time=70
# clk=0 rst=1 t=0 q=1 qbar=0 $time=80
# clk=1 rst=1 t=1 q=0 qbar=1 $time=90
# ** Note: $stop    : t_l.v(47)
#    Time: 100 ns  Iteration: 0  Instance: /t_tb
# Break in Module t_tb at t_l.v line 47
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:34:52 on Sep 09,2025
# vlog -reportprogress 300 t_l.v "+acc" 
# -- Compiling module t
# -- Compiling module t_tb
# 
# Top level modules:
# 	t_tb
# End time: 19:34:52 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:34:55 on Sep 09,2025, Elapsed time: 0:02:39
# Errors: 0, Warnings: 0
# vsim t_tb 
# Start time: 19:34:55 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.t_tb(fast)
# Loading work.t(fast)
# clk=0 rst=0 t=x q=0 qbar=1 $time=0
# clk=1 rst=1 t=0 q=0 qbar=1 $time=10
# clk=0 rst=1 t=1 q=0 qbar=1 $time=20
# clk=1 rst=1 t=1 q=1 qbar=0 $time=30
# clk=0 rst=1 t=1 q=1 qbar=0 $time=40
# clk=1 rst=1 t=1 q=0 qbar=1 $time=50
# clk=0 rst=1 t=1 q=0 qbar=1 $time=60
# clk=1 rst=1 t=1 q=1 qbar=0 $time=70
# clk=0 rst=1 t=0 q=1 qbar=0 $time=80
# clk=1 rst=1 t=1 q=0 qbar=1 $time=90
# ** Note: $stop    : t_l.v(47)
#    Time: 100 ns  Iteration: 0  Instance: /t_tb
# Break in Module t_tb at t_l.v line 47
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:35:45 on Sep 09,2025
# vlog -reportprogress 300 t_l.v "+acc" 
# -- Compiling module t
# -- Compiling module t_tb
# 
# Top level modules:
# 	t_tb
# End time: 19:35:45 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:35:48 on Sep 09,2025, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
# vsim t_tb 
# Start time: 19:35:48 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.t_tb(fast)
# Loading work.t(fast)
# clk=0 rst=0 t=x q=0 qbar=1 $time=0
# clk=1 rst=1 t=0 q=0 qbar=1 $time=10
# clk=0 rst=1 t=1 q=0 qbar=1 $time=20
# clk=1 rst=1 t=1 q=1 qbar=0 $time=30
# clk=0 rst=1 t=1 q=1 qbar=0 $time=40
# clk=1 rst=1 t=1 q=0 qbar=1 $time=50
# clk=0 rst=1 t=1 q=0 qbar=1 $time=60
# clk=1 rst=1 t=1 q=1 qbar=0 $time=70
# clk=0 rst=1 t=0 q=1 qbar=0 $time=80
# clk=1 rst=1 t=1 q=0 qbar=1 $time=90
# ** Note: $stop    : t_l.v(47)
#    Time: 100 ns  Iteration: 0  Instance: /t_tb
# Break in Module t_tb at t_l.v line 47
# End time: 19:40:05 on Sep 09,2025, Elapsed time: 0:04:17
# Errors: 0, Warnings: 0
