ARM GAS  /tmp/ccLPgjdg.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** 
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccLPgjdg.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  65:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  32              		.loc 1 69 3 view .LVU1
  33              	.LBB2:
  34              		.loc 1 69 3 view .LVU2
  35              		.loc 1 69 3 view .LVU3
  36 0000 0E4B     		ldr	r3, .L2
  37              	.LBE2:
  64:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  38              		.loc 1 64 1 is_stmt 0 view .LVU4
  39 0002 82B0     		sub	sp, sp, #8
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 8
  42              	.LBB3:
  43              		.loc 1 69 3 view .LVU5
  44 0004 9A69     		ldr	r2, [r3, #24]
  45 0006 42F00102 		orr	r2, r2, #1
ARM GAS  /tmp/ccLPgjdg.s 			page 3


  46 000a 9A61     		str	r2, [r3, #24]
  47              		.loc 1 69 3 is_stmt 1 view .LVU6
  48 000c 9A69     		ldr	r2, [r3, #24]
  49 000e 02F00102 		and	r2, r2, #1
  50 0012 0092     		str	r2, [sp]
  51              		.loc 1 69 3 view .LVU7
  52 0014 009A     		ldr	r2, [sp]
  53              	.LBE3:
  54              		.loc 1 69 3 view .LVU8
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 70 3 view .LVU9
  56              	.LBB4:
  57              		.loc 1 70 3 view .LVU10
  58              		.loc 1 70 3 view .LVU11
  59 0016 DA69     		ldr	r2, [r3, #28]
  60 0018 42F08052 		orr	r2, r2, #268435456
  61 001c DA61     		str	r2, [r3, #28]
  62              		.loc 1 70 3 view .LVU12
  63 001e DB69     		ldr	r3, [r3, #28]
  64              	.LBE4:
  65              	.LBB5:
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  75:Core/Src/stm32f1xx_hal_msp.c ****   */
  76:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 76 3 is_stmt 0 view .LVU13
  67 0020 074A     		ldr	r2, .L2+4
  68              	.LBE5:
  69              	.LBB6:
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  70              		.loc 1 70 3 view .LVU14
  71 0022 03F08053 		and	r3, r3, #268435456
  72 0026 0193     		str	r3, [sp, #4]
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  73              		.loc 1 70 3 is_stmt 1 view .LVU15
  74 0028 019B     		ldr	r3, [sp, #4]
  75              	.LBE6:
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  76              		.loc 1 70 3 view .LVU16
  77              		.loc 1 76 3 view .LVU17
  78              	.LBB7:
  79              		.loc 1 76 3 view .LVU18
  80 002a 5368     		ldr	r3, [r2, #4]
  81              	.LVL0:
  82              		.loc 1 76 3 view .LVU19
  83 002c 23F0E063 		bic	r3, r3, #117440512
  84              	.LVL1:
  85              		.loc 1 76 3 view .LVU20
  86 0030 43F00073 		orr	r3, r3, #33554432
  87              	.LVL2:
  88              		.loc 1 76 3 view .LVU21
  89 0034 5360     		str	r3, [r2, #4]
  90              	.LBE7:
  91              		.loc 1 76 3 view .LVU22
  77:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccLPgjdg.s 			page 4


  78:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** }
  92              		.loc 1 81 1 is_stmt 0 view .LVU23
  93 0036 02B0     		add	sp, sp, #8
  94              	.LCFI1:
  95              		.cfi_def_cfa_offset 0
  96              		@ sp needed
  97 0038 7047     		bx	lr
  98              	.L3:
  99 003a 00BF     		.align	2
 100              	.L2:
 101 003c 00100240 		.word	1073876992
 102 0040 00000140 		.word	1073807360
 103              		.cfi_endproc
 104              	.LFE65:
 106              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 107              		.align	1
 108              		.global	HAL_UART_MspInit
 109              		.syntax unified
 110              		.thumb
 111              		.thumb_func
 113              	HAL_UART_MspInit:
 114              	.LVL3:
 115              	.LFB66:
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c **** /**
  84:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
  85:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
  87:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f1xx_hal_msp.c **** */
  89:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  90:Core/Src/stm32f1xx_hal_msp.c **** {
 116              		.loc 1 90 1 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 24
 119              		@ frame_needed = 0, uses_anonymous_args = 0
  91:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 120              		.loc 1 91 3 view .LVU25
  90:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 121              		.loc 1 90 1 is_stmt 0 view .LVU26
 122 0000 10B5     		push	{r4, lr}
 123              	.LCFI2:
 124              		.cfi_def_cfa_offset 8
 125              		.cfi_offset 4, -8
 126              		.cfi_offset 14, -4
 127 0002 0446     		mov	r4, r0
 128 0004 86B0     		sub	sp, sp, #24
 129              	.LCFI3:
 130              		.cfi_def_cfa_offset 32
 131              		.loc 1 91 20 view .LVU27
 132 0006 1022     		movs	r2, #16
 133 0008 0021     		movs	r1, #0
 134 000a 02A8     		add	r0, sp, #8
 135              	.LVL4:
ARM GAS  /tmp/ccLPgjdg.s 			page 5


 136              		.loc 1 91 20 view .LVU28
 137 000c FFF7FEFF 		bl	memset
 138              	.LVL5:
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 139              		.loc 1 92 3 is_stmt 1 view .LVU29
 140              		.loc 1 92 5 is_stmt 0 view .LVU30
 141 0010 2268     		ldr	r2, [r4]
 142 0012 174B     		ldr	r3, .L6
 143 0014 9A42     		cmp	r2, r3
 144 0016 28D1     		bne	.L4
  93:Core/Src/stm32f1xx_hal_msp.c ****   {
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 145              		.loc 1 98 5 is_stmt 1 view .LVU31
 146              	.LBB8:
 147              		.loc 1 98 5 view .LVU32
 148              		.loc 1 98 5 view .LVU33
 149 0018 03F55843 		add	r3, r3, #55296
 150 001c 9A69     		ldr	r2, [r3, #24]
 151              	.LBE8:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 102:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 103:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 104:Core/Src/stm32f1xx_hal_msp.c ****     */
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 152              		.loc 1 108 5 is_stmt 0 view .LVU34
 153 001e 1548     		ldr	r0, .L6+4
 154              	.LBB9:
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 155              		.loc 1 98 5 view .LVU35
 156 0020 42F48042 		orr	r2, r2, #16384
 157 0024 9A61     		str	r2, [r3, #24]
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 158              		.loc 1 98 5 is_stmt 1 view .LVU36
 159 0026 9A69     		ldr	r2, [r3, #24]
 160              	.LBE9:
 161              		.loc 1 108 5 is_stmt 0 view .LVU37
 162 0028 02A9     		add	r1, sp, #8
 163              	.LBB10:
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 164              		.loc 1 98 5 view .LVU38
 165 002a 02F48042 		and	r2, r2, #16384
 166 002e 0092     		str	r2, [sp]
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 167              		.loc 1 98 5 is_stmt 1 view .LVU39
 168 0030 009A     		ldr	r2, [sp]
 169              	.LBE10:
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 170              		.loc 1 98 5 view .LVU40
ARM GAS  /tmp/ccLPgjdg.s 			page 6


 100:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 171              		.loc 1 100 5 view .LVU41
 172              	.LBB11:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 173              		.loc 1 100 5 view .LVU42
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 174              		.loc 1 100 5 view .LVU43
 175 0032 9A69     		ldr	r2, [r3, #24]
 176 0034 42F00402 		orr	r2, r2, #4
 177 0038 9A61     		str	r2, [r3, #24]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 178              		.loc 1 100 5 view .LVU44
 179 003a 9B69     		ldr	r3, [r3, #24]
 180              	.LBE11:
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 181              		.loc 1 106 26 is_stmt 0 view .LVU45
 182 003c 4FF40072 		mov	r2, #512
 183              	.LBB12:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 184              		.loc 1 100 5 view .LVU46
 185 0040 03F00403 		and	r3, r3, #4
 186 0044 0193     		str	r3, [sp, #4]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 187              		.loc 1 100 5 is_stmt 1 view .LVU47
 188 0046 019B     		ldr	r3, [sp, #4]
 189              	.LBE12:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 190              		.loc 1 100 5 view .LVU48
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 191              		.loc 1 105 5 view .LVU49
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 192              		.loc 1 106 26 is_stmt 0 view .LVU50
 193 0048 0223     		movs	r3, #2
 194 004a CDE90223 		strd	r2, r3, [sp, #8]
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 195              		.loc 1 107 5 is_stmt 1 view .LVU51
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 196              		.loc 1 107 27 is_stmt 0 view .LVU52
 197 004e 0323     		movs	r3, #3
 198 0050 0593     		str	r3, [sp, #20]
 199              		.loc 1 108 5 is_stmt 1 view .LVU53
 200 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL6:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 202              		.loc 1 110 5 view .LVU54
 111:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 203              		.loc 1 111 26 is_stmt 0 view .LVU55
 204 0056 4FF48061 		mov	r1, #1024
 205 005a 0023     		movs	r3, #0
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 113:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 206              		.loc 1 113 5 view .LVU56
 207 005c 0548     		ldr	r0, .L6+4
 111:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 208              		.loc 1 111 26 view .LVU57
 209 005e CDE90213 		strd	r1, r3, [sp, #8]
ARM GAS  /tmp/ccLPgjdg.s 			page 7


 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210              		.loc 1 112 5 is_stmt 1 view .LVU58
 211              		.loc 1 113 5 is_stmt 0 view .LVU59
 212 0062 02A9     		add	r1, sp, #8
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 213              		.loc 1 112 26 view .LVU60
 214 0064 0493     		str	r3, [sp, #16]
 215              		.loc 1 113 5 is_stmt 1 view .LVU61
 216 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL7:
 218              	.L4:
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 118:Core/Src/stm32f1xx_hal_msp.c ****   }
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 120:Core/Src/stm32f1xx_hal_msp.c **** }
 219              		.loc 1 120 1 is_stmt 0 view .LVU62
 220 006a 06B0     		add	sp, sp, #24
 221              	.LCFI4:
 222              		.cfi_def_cfa_offset 8
 223              		@ sp needed
 224 006c 10BD     		pop	{r4, pc}
 225              	.LVL8:
 226              	.L7:
 227              		.loc 1 120 1 view .LVU63
 228 006e 00BF     		.align	2
 229              	.L6:
 230 0070 00380140 		.word	1073821696
 231 0074 00080140 		.word	1073809408
 232              		.cfi_endproc
 233              	.LFE66:
 235              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 236              		.align	1
 237              		.global	HAL_UART_MspDeInit
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 242              	HAL_UART_MspDeInit:
 243              	.LVL9:
 244              	.LFB67:
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 122:Core/Src/stm32f1xx_hal_msp.c **** /**
 123:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 124:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 125:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 126:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 127:Core/Src/stm32f1xx_hal_msp.c **** */
 128:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 129:Core/Src/stm32f1xx_hal_msp.c **** {
 245              		.loc 1 129 1 is_stmt 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 130:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
ARM GAS  /tmp/ccLPgjdg.s 			page 8


 250              		.loc 1 130 3 view .LVU65
 251              		.loc 1 130 5 is_stmt 0 view .LVU66
 252 0000 0268     		ldr	r2, [r0]
 253 0002 074B     		ldr	r3, .L10
 254 0004 9A42     		cmp	r2, r3
 255 0006 09D1     		bne	.L8
 131:Core/Src/stm32f1xx_hal_msp.c ****   {
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 135:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 136:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 256              		.loc 1 136 5 is_stmt 1 view .LVU67
 257 0008 064A     		ldr	r2, .L10+4
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 139:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 140:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 141:Core/Src/stm32f1xx_hal_msp.c ****     */
 142:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 258              		.loc 1 142 5 is_stmt 0 view .LVU68
 259 000a 4FF4C061 		mov	r1, #1536
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 260              		.loc 1 136 5 view .LVU69
 261 000e 9369     		ldr	r3, [r2, #24]
 262              		.loc 1 142 5 view .LVU70
 263 0010 0548     		ldr	r0, .L10+8
 264              	.LVL10:
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 265              		.loc 1 136 5 view .LVU71
 266 0012 23F48043 		bic	r3, r3, #16384
 267 0016 9361     		str	r3, [r2, #24]
 268              		.loc 1 142 5 is_stmt 1 view .LVU72
 269 0018 FFF7FEBF 		b	HAL_GPIO_DeInit
 270              	.LVL11:
 271              	.L8:
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 147:Core/Src/stm32f1xx_hal_msp.c ****   }
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c **** }
 272              		.loc 1 149 1 is_stmt 0 view .LVU73
 273 001c 7047     		bx	lr
 274              	.L11:
 275 001e 00BF     		.align	2
 276              	.L10:
 277 0020 00380140 		.word	1073821696
 278 0024 00100240 		.word	1073876992
 279 0028 00080140 		.word	1073809408
 280              		.cfi_endproc
 281              	.LFE67:
 283              		.text
 284              	.Letext0:
 285              		.file 2 "/usr/local/src/arm-gnu-toolchain-13.2/arm-none-eabi/include/machine/_default_types.h"
 286              		.file 3 "/usr/local/src/arm-gnu-toolchain-13.2/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /tmp/ccLPgjdg.s 			page 9


 287              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 288              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 289              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 290              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 291              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 292              		.file 9 "<built-in>"
ARM GAS  /tmp/ccLPgjdg.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/ccLPgjdg.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccLPgjdg.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccLPgjdg.s:101    .text.HAL_MspInit:0000003c $d
     /tmp/ccLPgjdg.s:107    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccLPgjdg.s:113    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccLPgjdg.s:230    .text.HAL_UART_MspInit:00000070 $d
     /tmp/ccLPgjdg.s:236    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccLPgjdg.s:242    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccLPgjdg.s:277    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
