--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml io_test.twx io_test.ncd -o io_test.twr io_test.pcf -ucf
io_test.ucf

Design file:              io_test.ncd
Physical constraint file: io_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2674 paths analyzed, 298 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.178ns.
--------------------------------------------------------------------------------

Paths for end point j7_io_reg_0 (SLICE_X9Y2.A4), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_7 (FF)
  Destination:          j7_io_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.135ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.438 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_7 to j7_io_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y13.AQ      Tcko                  0.430   timer<10>
                                                       timer_7
    SLICE_X19Y12.D2      net (fanout=2)        0.979   timer<7>
    SLICE_X19Y12.D       Tilo                  0.259   timer[31]_GND_1_o_equal_9_o<31>2
                                                       timer[31]_GND_1_o_equal_9_o<31>3
    SLICE_X19Y15.B3      net (fanout=4)        0.781   timer[31]_GND_1_o_equal_9_o<31>2
    SLICE_X19Y15.B       Tilo                  0.259   j6_io_reg<0>
                                                       timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X9Y2.A4        net (fanout=18)       2.054   timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X9Y2.CLK       Tas                   0.373   j7_io_reg<3>
                                                       j7_io_reg_0_dpot1
                                                       j7_io_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.135ns (1.321ns logic, 3.814ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_1 (FF)
  Destination:          j7_io_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.976ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.438 - 0.437)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_1 to j7_io_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y11.CQ      Tcko                  0.525   timer<2>
                                                       timer_1
    SLICE_X19Y12.D1      net (fanout=2)        0.725   timer<1>
    SLICE_X19Y12.D       Tilo                  0.259   timer[31]_GND_1_o_equal_9_o<31>2
                                                       timer[31]_GND_1_o_equal_9_o<31>3
    SLICE_X19Y15.B3      net (fanout=4)        0.781   timer[31]_GND_1_o_equal_9_o<31>2
    SLICE_X19Y15.B       Tilo                  0.259   j6_io_reg<0>
                                                       timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X9Y2.A4        net (fanout=18)       2.054   timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X9Y2.CLK       Tas                   0.373   j7_io_reg<3>
                                                       j7_io_reg_0_dpot1
                                                       j7_io_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.976ns (1.416ns logic, 3.560ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_6 (FF)
  Destination:          j7_io_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.438 - 0.444)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_6 to j7_io_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.DQ      Tcko                  0.430   timer<6>
                                                       timer_6
    SLICE_X19Y12.D3      net (fanout=2)        0.605   timer<6>
    SLICE_X19Y12.D       Tilo                  0.259   timer[31]_GND_1_o_equal_9_o<31>2
                                                       timer[31]_GND_1_o_equal_9_o<31>3
    SLICE_X19Y15.B3      net (fanout=4)        0.781   timer[31]_GND_1_o_equal_9_o<31>2
    SLICE_X19Y15.B       Tilo                  0.259   j6_io_reg<0>
                                                       timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X9Y2.A4        net (fanout=18)       2.054   timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X9Y2.CLK       Tas                   0.373   j7_io_reg<3>
                                                       j7_io_reg_0_dpot1
                                                       j7_io_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (1.321ns logic, 3.440ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point j7_io_reg_4 (SLICE_X13Y1.A3), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_7 (FF)
  Destination:          j7_io_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.122ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.428 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_7 to j7_io_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y13.AQ      Tcko                  0.430   timer<10>
                                                       timer_7
    SLICE_X19Y12.D2      net (fanout=2)        0.979   timer<7>
    SLICE_X19Y12.D       Tilo                  0.259   timer[31]_GND_1_o_equal_9_o<31>2
                                                       timer[31]_GND_1_o_equal_9_o<31>3
    SLICE_X19Y15.B3      net (fanout=4)        0.781   timer[31]_GND_1_o_equal_9_o<31>2
    SLICE_X19Y15.B       Tilo                  0.259   j6_io_reg<0>
                                                       timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X13Y1.A3       net (fanout=18)       2.041   timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X13Y1.CLK      Tas                   0.373   j7_io_reg<7>
                                                       j7_io_reg_4_dpot1
                                                       j7_io_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.122ns (1.321ns logic, 3.801ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_1 (FF)
  Destination:          j7_io_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.963ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.428 - 0.437)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_1 to j7_io_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y11.CQ      Tcko                  0.525   timer<2>
                                                       timer_1
    SLICE_X19Y12.D1      net (fanout=2)        0.725   timer<1>
    SLICE_X19Y12.D       Tilo                  0.259   timer[31]_GND_1_o_equal_9_o<31>2
                                                       timer[31]_GND_1_o_equal_9_o<31>3
    SLICE_X19Y15.B3      net (fanout=4)        0.781   timer[31]_GND_1_o_equal_9_o<31>2
    SLICE_X19Y15.B       Tilo                  0.259   j6_io_reg<0>
                                                       timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X13Y1.A3       net (fanout=18)       2.041   timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X13Y1.CLK      Tas                   0.373   j7_io_reg<7>
                                                       j7_io_reg_4_dpot1
                                                       j7_io_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.963ns (1.416ns logic, 3.547ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_6 (FF)
  Destination:          j7_io_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.428 - 0.444)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_6 to j7_io_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.DQ      Tcko                  0.430   timer<6>
                                                       timer_6
    SLICE_X19Y12.D3      net (fanout=2)        0.605   timer<6>
    SLICE_X19Y12.D       Tilo                  0.259   timer[31]_GND_1_o_equal_9_o<31>2
                                                       timer[31]_GND_1_o_equal_9_o<31>3
    SLICE_X19Y15.B3      net (fanout=4)        0.781   timer[31]_GND_1_o_equal_9_o<31>2
    SLICE_X19Y15.B       Tilo                  0.259   j6_io_reg<0>
                                                       timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X13Y1.A3       net (fanout=18)       2.041   timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X13Y1.CLK      Tas                   0.373   j7_io_reg<7>
                                                       j7_io_reg_4_dpot1
                                                       j7_io_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (1.321ns logic, 3.427ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point j7_io_reg_14 (SLICE_X10Y2.C3), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_7 (FF)
  Destination:          j7_io_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.431 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_7 to j7_io_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y13.AQ      Tcko                  0.430   timer<10>
                                                       timer_7
    SLICE_X19Y12.D2      net (fanout=2)        0.979   timer<7>
    SLICE_X19Y12.D       Tilo                  0.259   timer[31]_GND_1_o_equal_9_o<31>2
                                                       timer[31]_GND_1_o_equal_9_o<31>3
    SLICE_X19Y15.B3      net (fanout=4)        0.781   timer[31]_GND_1_o_equal_9_o<31>2
    SLICE_X19Y15.B       Tilo                  0.259   j6_io_reg<0>
                                                       timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X10Y2.C3       net (fanout=18)       2.076   timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X10Y2.CLK      Tas                   0.339   j7_io_reg<15>
                                                       j7_io_reg_14_dpot1
                                                       j7_io_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (1.287ns logic, 3.836ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_1 (FF)
  Destination:          j7_io_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.431 - 0.437)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_1 to j7_io_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y11.CQ      Tcko                  0.525   timer<2>
                                                       timer_1
    SLICE_X19Y12.D1      net (fanout=2)        0.725   timer<1>
    SLICE_X19Y12.D       Tilo                  0.259   timer[31]_GND_1_o_equal_9_o<31>2
                                                       timer[31]_GND_1_o_equal_9_o<31>3
    SLICE_X19Y15.B3      net (fanout=4)        0.781   timer[31]_GND_1_o_equal_9_o<31>2
    SLICE_X19Y15.B       Tilo                  0.259   j6_io_reg<0>
                                                       timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X10Y2.C3       net (fanout=18)       2.076   timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X10Y2.CLK      Tas                   0.339   j7_io_reg<15>
                                                       j7_io_reg_14_dpot1
                                                       j7_io_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (1.382ns logic, 3.582ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_6 (FF)
  Destination:          j7_io_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.749ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.431 - 0.444)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer_6 to j7_io_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.DQ      Tcko                  0.430   timer<6>
                                                       timer_6
    SLICE_X19Y12.D3      net (fanout=2)        0.605   timer<6>
    SLICE_X19Y12.D       Tilo                  0.259   timer[31]_GND_1_o_equal_9_o<31>2
                                                       timer[31]_GND_1_o_equal_9_o<31>3
    SLICE_X19Y15.B3      net (fanout=4)        0.781   timer[31]_GND_1_o_equal_9_o<31>2
    SLICE_X19Y15.B       Tilo                  0.259   j6_io_reg<0>
                                                       timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X10Y2.C3       net (fanout=18)       2.076   timer[31]_GND_1_o_equal_9_o<31>5_rstpot
    SLICE_X10Y2.CLK      Tas                   0.339   j7_io_reg<15>
                                                       j7_io_reg_14_dpot1
                                                       j7_io_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      4.749ns (1.287ns logic, 3.462ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point j7_io_reg_22 (SLICE_X12Y1.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               j7_io_reg_22 (FF)
  Destination:          j7_io_reg_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: j7_io_reg_22 to j7_io_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y1.DQ       Tcko                  0.200   j7_io_reg<22>
                                                       j7_io_reg_22
    SLICE_X12Y1.D6       net (fanout=2)        0.023   j7_io_reg<22>
    SLICE_X12Y1.CLK      Tah         (-Th)    -0.190   j7_io_reg<22>
                                                       j7_io_reg_22_dpot1
                                                       j7_io_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point j7_io_reg_23 (SLICE_X8Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               j7_io_reg_23 (FF)
  Destination:          j7_io_reg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: j7_io_reg_23 to j7_io_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y2.AQ        Tcko                  0.200   j7_io_reg<26>
                                                       j7_io_reg_23
    SLICE_X8Y2.A6        net (fanout=2)        0.025   j7_io_reg<23>
    SLICE_X8Y2.CLK       Tah         (-Th)    -0.190   j7_io_reg<26>
                                                       j7_io_reg_23_dpot1
                                                       j7_io_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point j7_io_reg_26 (SLICE_X8Y2.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               j7_io_reg_26 (FF)
  Destination:          j7_io_reg_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: j7_io_reg_26 to j7_io_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y2.DQ        Tcko                  0.200   j7_io_reg<26>
                                                       j7_io_reg_26
    SLICE_X8Y2.D6        net (fanout=2)        0.027   j7_io_reg<26>
    SLICE_X8Y2.CLK       Tah         (-Th)    -0.190   j7_io_reg<26>
                                                       j7_io_reg_26_dpot1
                                                       j7_io_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: j7_io_reg<15>/CLK
  Logical resource: j7_io_reg_12/CK
  Location pin: SLICE_X10Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: j7_io_reg<15>/SR
  Logical resource: j7_io_reg_12/SR
  Location pin: SLICE_X10Y2.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.178|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2674 paths, 0 nets, and 390 connections

Design statistics:
   Minimum period:   5.178ns{1}   (Maximum frequency: 193.125MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 12 16:57:45 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



