{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 08 13:33:59 2007 " "Info: Processing started: Sat Sep 08 13:33:59 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off st2soc -c st2soc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off st2soc -c st2soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "tool rtl/easy_charlcd.v(12) " "Warning (10335): Unrecognized synthesis attribute \"tool\" at rtl/easy_charlcd.v(12)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 12 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/easy_charlcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/easy_charlcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 easy_charlcd " "Info: Found entity 1: easy_charlcd" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 94 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "easy_charlcd " "Info: Elaborating entity \"easy_charlcd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_i easy_charlcd.v(119) " "Warning (10036): Verilog HDL or VHDL warning at easy_charlcd.v(119): object \"reg_i\" assigned a value but never read" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_j easy_charlcd.v(120) " "Warning (10036): Verilog HDL or VHDL warning at easy_charlcd.v(120): object \"reg_j\" assigned a value but never read" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 easy_charlcd.v(176) " "Warning (10230): Verilog HDL assignment warning at easy_charlcd.v(176): truncated value with size 32 to match size of target (24)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 easy_charlcd.v(183) " "Warning (10230): Verilog HDL assignment warning at easy_charlcd.v(183): truncated value with size 32 to match size of target (16)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetn easy_charlcd.v(254) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(254): variable \"resetn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_pwron easy_charlcd.v(259) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(259): variable \"mode_pwron\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_fnset easy_charlcd.v(260) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(260): variable \"mode_fnset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_onoff easy_charlcd.v(261) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(261): variable \"mode_onoff\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr1 easy_charlcd.v(262) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(262): variable \"mode_entr1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr2 easy_charlcd.v(263) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(263): variable \"mode_entr2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr3 easy_charlcd.v(264) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(264): variable \"mode_entr3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_seta1 easy_charlcd.v(265) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(265): variable \"mode_seta1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_wr1st easy_charlcd.v(266) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(266): variable \"mode_wr1st\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(269) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(269): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(270) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(270): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(271) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(271): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(272) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(272): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(273) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(273): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(274) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(274): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(275) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(275): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(276) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(276): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(277) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(277): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(278) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(278): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(279) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(279): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(280) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(280): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(281) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(281): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(282) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(282): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(283) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(283): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(284) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(284): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "easy_charlcd.v(268) " "Warning (10270): Verilog HDL Case Statement warning at easy_charlcd.v(268): incomplete case statement has no default case item" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_seta2 easy_charlcd.v(288) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(288): variable \"mode_seta2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_wr2nd easy_charlcd.v(289) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(289): variable \"mode_wr2nd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(292) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(292): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(293) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(293): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(294) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(294): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(295) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(295): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(296) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(296): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(297) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(297): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(298) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(298): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(299) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(299): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(300) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(300): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(301) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(301): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(302) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(302): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(303) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(303): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(304) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(304): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(305) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(305): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(306) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(306): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(307) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(307): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "easy_charlcd.v(291) " "Warning (10270): Verilog HDL Case Statement warning at easy_charlcd.v(291): incomplete case statement has no default case item" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_delay easy_charlcd.v(311) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(311): variable \"mode_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 311 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_actcm easy_charlcd.v(312) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(312): variable \"mode_actcm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2085_UNCONVERTED" "easy_charlcd.v(258) " "Warning (10763): Verilog HDL warning at easy_charlcd.v(258): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_data easy_charlcd.v(252) " "Warning (10240): Verilog HDL Always Construct warning at easy_charlcd.v(252): inferring latch(es) for variable \"set_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[0\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[0\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[1\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[1\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[2\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[2\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[3\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[3\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[4\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[4\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[5\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[5\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[6\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[6\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[7\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[7\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[8\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[8\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[9\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[9\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[0\] data_in GND " "Warning: Reduced register \"reg_h\[0\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[1\] data_in GND " "Warning: Reduced register \"reg_h\[1\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[2\] data_in GND " "Warning: Reduced register \"reg_h\[2\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[3\] data_in GND " "Warning: Reduced register \"reg_h\[3\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[4\] data_in GND " "Warning: Reduced register \"reg_h\[4\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[6\] data_in GND " "Warning: Reduced register \"reg_h\[6\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[7\] data_in GND " "Warning: Reduced register \"reg_h\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[8\] data_in GND " "Warning: Reduced register \"reg_h\[8\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[12\] data_in GND " "Warning: Reduced register \"reg_h\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[14\] data_in GND " "Warning: Reduced register \"reg_h\[14\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[15\] data_in GND " "Warning: Reduced register \"reg_h\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[16\] data_in GND " "Warning: Reduced register \"reg_h\[16\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[17\] data_in GND " "Warning: Reduced register \"reg_h\[17\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[19\] data_in GND " "Warning: Reduced register \"reg_h\[19\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[20\] data_in GND " "Warning: Reduced register \"reg_h\[20\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[23\] data_in GND " "Warning: Reduced register \"reg_h\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[24\] data_in GND " "Warning: Reduced register \"reg_h\[24\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[25\] data_in GND " "Warning: Reduced register \"reg_h\[25\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[27\] data_in GND " "Warning: Reduced register \"reg_h\[27\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[31\] data_in GND " "Warning: Reduced register \"reg_h\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[0\] data_in GND " "Warning: Reduced register \"reg_g\[0\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[1\] data_in GND " "Warning: Reduced register \"reg_g\[1\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[4\] data_in GND " "Warning: Reduced register \"reg_g\[4\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[7\] data_in GND " "Warning: Reduced register \"reg_g\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[8\] data_in GND " "Warning: Reduced register \"reg_g\[8\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[9\] data_in GND " "Warning: Reduced register \"reg_g\[9\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[10\] data_in GND " "Warning: Reduced register \"reg_g\[10\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[11\] data_in GND " "Warning: Reduced register \"reg_g\[11\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[12\] data_in GND " "Warning: Reduced register \"reg_g\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[14\] data_in GND " "Warning: Reduced register \"reg_g\[14\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[15\] data_in GND " "Warning: Reduced register \"reg_g\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[16\] data_in GND " "Warning: Reduced register \"reg_g\[16\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[17\] data_in GND " "Warning: Reduced register \"reg_g\[17\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[20\] data_in GND " "Warning: Reduced register \"reg_g\[20\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[22\] data_in GND " "Warning: Reduced register \"reg_g\[22\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[23\] data_in GND " "Warning: Reduced register \"reg_g\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[24\] data_in GND " "Warning: Reduced register \"reg_g\[24\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[28\] data_in GND " "Warning: Reduced register \"reg_g\[28\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[30\] data_in GND " "Warning: Reduced register \"reg_g\[30\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[31\] data_in GND " "Warning: Reduced register \"reg_g\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[4\] data_in GND " "Warning: Reduced register \"reg_f\[4\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[7\] data_in GND " "Warning: Reduced register \"reg_f\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[10\] data_in GND " "Warning: Reduced register \"reg_f\[10\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[11\] data_in GND " "Warning: Reduced register \"reg_f\[11\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[12\] data_in GND " "Warning: Reduced register \"reg_f\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[13\] data_in GND " "Warning: Reduced register \"reg_f\[13\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[15\] data_in GND " "Warning: Reduced register \"reg_f\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[16\] data_in GND " "Warning: Reduced register \"reg_f\[16\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[17\] data_in GND " "Warning: Reduced register \"reg_f\[17\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[18\] data_in GND " "Warning: Reduced register \"reg_f\[18\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[19\] data_in GND " "Warning: Reduced register \"reg_f\[19\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[20\] data_in GND " "Warning: Reduced register \"reg_f\[20\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[22\] data_in GND " "Warning: Reduced register \"reg_f\[22\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[23\] data_in GND " "Warning: Reduced register \"reg_f\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[26\] data_in GND " "Warning: Reduced register \"reg_f\[26\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[27\] data_in GND " "Warning: Reduced register \"reg_f\[27\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[31\] data_in GND " "Warning: Reduced register \"reg_f\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[0\] data_in GND " "Warning: Reduced register \"reg_e\[0\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[4\] data_in GND " "Warning: Reduced register \"reg_e\[4\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[7\] data_in GND " "Warning: Reduced register \"reg_e\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[9\] data_in GND " "Warning: Reduced register \"reg_e\[9\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[10\] data_in GND " "Warning: Reduced register \"reg_e\[10\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[12\] data_in GND " "Warning: Reduced register \"reg_e\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[15\] data_in GND " "Warning: Reduced register \"reg_e\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[17\] data_in GND " "Warning: Reduced register \"reg_e\[17\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[19\] data_in GND " "Warning: Reduced register \"reg_e\[19\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[23\] data_in GND " "Warning: Reduced register \"reg_e\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[24\] data_in GND " "Warning: Reduced register \"reg_e\[24\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[25\] data_in GND " "Warning: Reduced register \"reg_e\[25\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[26\] data_in GND " "Warning: Reduced register \"reg_e\[26\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[28\] data_in GND " "Warning: Reduced register \"reg_e\[28\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[29\] data_in GND " "Warning: Reduced register \"reg_e\[29\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[31\] data_in GND " "Warning: Reduced register \"reg_e\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[0\] data_in GND " "Warning: Reduced register \"reg_d\[0\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[2\] data_in GND " "Warning: Reduced register \"reg_d\[2\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[4\] data_in GND " "Warning: Reduced register \"reg_d\[4\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[5\] data_in GND " "Warning: Reduced register \"reg_d\[5\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[7\] data_in GND " "Warning: Reduced register \"reg_d\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[9\] data_in GND " "Warning: Reduced register \"reg_d\[9\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[11\] data_in GND " "Warning: Reduced register \"reg_d\[11\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[12\] data_in GND " "Warning: Reduced register \"reg_d\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[13\] data_in GND " "Warning: Reduced register \"reg_d\[13\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[15\] data_in GND " "Warning: Reduced register \"reg_d\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[16\] data_in GND " "Warning: Reduced register \"reg_d\[16\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[19\] data_in GND " "Warning: Reduced register \"reg_d\[19\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[22\] data_in GND " "Warning: Reduced register \"reg_d\[22\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[23\] data_in GND " "Warning: Reduced register \"reg_d\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[24\] data_in GND " "Warning: Reduced register \"reg_d\[24\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[26\] data_in GND " "Warning: Reduced register \"reg_d\[26\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[27\] data_in GND " "Warning: Reduced register \"reg_d\[27\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[30\] data_in GND " "Warning: Reduced register \"reg_d\[30\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[31\] data_in GND " "Warning: Reduced register \"reg_d\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[1\] data_in GND " "Warning: Reduced register \"reg_c\[1\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[2\] data_in GND " "Warning: Reduced register \"reg_c\[2\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[6\] data_in GND " "Warning: Reduced register \"reg_c\[6\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[7\] data_in GND " "Warning: Reduced register \"reg_c\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[9\] data_in GND " "Warning: Reduced register \"reg_c\[9\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[12\] data_in GND " "Warning: Reduced register \"reg_c\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[13\] data_in GND " "Warning: Reduced register \"reg_c\[13\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[15\] data_in GND " "Warning: Reduced register \"reg_c\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[16\] data_in GND " "Warning: Reduced register \"reg_c\[16\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[18\] data_in GND " "Warning: Reduced register \"reg_c\[18\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[19\] data_in GND " "Warning: Reduced register \"reg_c\[19\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[21\] data_in GND " "Warning: Reduced register \"reg_c\[21\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[23\] data_in GND " "Warning: Reduced register \"reg_c\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[25\] data_in GND " "Warning: Reduced register \"reg_c\[25\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[26\] data_in GND " "Warning: Reduced register \"reg_c\[26\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[27\] data_in GND " "Warning: Reduced register \"reg_c\[27\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[28\] data_in GND " "Warning: Reduced register \"reg_c\[28\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[29\] data_in GND " "Warning: Reduced register \"reg_c\[29\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[31\] data_in GND " "Warning: Reduced register \"reg_c\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[0\] data_in GND " "Warning: Reduced register \"reg_b\[0\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[1\] data_in GND " "Warning: Reduced register \"reg_b\[1\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[2\] data_in GND " "Warning: Reduced register \"reg_b\[2\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[3\] data_in GND " "Warning: Reduced register \"reg_b\[3\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[4\] data_in GND " "Warning: Reduced register \"reg_b\[4\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[6\] data_in GND " "Warning: Reduced register \"reg_b\[6\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[7\] data_in GND " "Warning: Reduced register \"reg_b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[10\] data_in GND " "Warning: Reduced register \"reg_b\[10\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[11\] data_in GND " "Warning: Reduced register \"reg_b\[11\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[12\] data_in GND " "Warning: Reduced register \"reg_b\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[13\] data_in GND " "Warning: Reduced register \"reg_b\[13\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[15\] data_in GND " "Warning: Reduced register \"reg_b\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[20\] data_in GND " "Warning: Reduced register \"reg_b\[20\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[23\] data_in GND " "Warning: Reduced register \"reg_b\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[26\] data_in GND " "Warning: Reduced register \"reg_b\[26\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[27\] data_in GND " "Warning: Reduced register \"reg_b\[27\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[29\] data_in GND " "Warning: Reduced register \"reg_b\[29\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[31\] data_in GND " "Warning: Reduced register \"reg_b\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[1\] data_in GND " "Warning: Reduced register \"reg_a\[1\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[2\] data_in GND " "Warning: Reduced register \"reg_a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[7\] data_in GND " "Warning: Reduced register \"reg_a\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[10\] data_in GND " "Warning: Reduced register \"reg_a\[10\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[11\] data_in GND " "Warning: Reduced register \"reg_a\[11\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[15\] data_in GND " "Warning: Reduced register \"reg_a\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[17\] data_in GND " "Warning: Reduced register \"reg_a\[17\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[18\] data_in GND " "Warning: Reduced register \"reg_a\[18\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[19\] data_in GND " "Warning: Reduced register \"reg_a\[19\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[20\] data_in GND " "Warning: Reduced register \"reg_a\[20\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[23\] data_in GND " "Warning: Reduced register \"reg_a\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[25\] data_in GND " "Warning: Reduced register \"reg_a\[25\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[27\] data_in GND " "Warning: Reduced register \"reg_a\[27\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[28\] data_in GND " "Warning: Reduced register \"reg_a\[28\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[29\] data_in GND " "Warning: Reduced register \"reg_a\[29\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[31\] data_in GND " "Warning: Reduced register \"reg_a\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[30\] reg_a\[26\] " "Info: Duplicate register \"reg_a\[30\]\" merged to single register \"reg_a\[26\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[26\] reg_a\[24\] " "Info: Duplicate register \"reg_a\[26\]\" merged to single register \"reg_a\[24\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[24\] reg_a\[22\] " "Info: Duplicate register \"reg_a\[24\]\" merged to single register \"reg_a\[22\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[22\] reg_a\[21\] " "Info: Duplicate register \"reg_a\[22\]\" merged to single register \"reg_a\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[21\] reg_a\[16\] " "Info: Duplicate register \"reg_a\[21\]\" merged to single register \"reg_a\[16\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[16\] reg_a\[14\] " "Info: Duplicate register \"reg_a\[16\]\" merged to single register \"reg_a\[14\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[14\] reg_a\[13\] " "Info: Duplicate register \"reg_a\[14\]\" merged to single register \"reg_a\[13\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[13\] reg_a\[12\] " "Info: Duplicate register \"reg_a\[13\]\" merged to single register \"reg_a\[12\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[12\] reg_a\[9\] " "Info: Duplicate register \"reg_a\[12\]\" merged to single register \"reg_a\[9\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[9\] reg_a\[8\] " "Info: Duplicate register \"reg_a\[9\]\" merged to single register \"reg_a\[8\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[8\] reg_a\[6\] " "Info: Duplicate register \"reg_a\[8\]\" merged to single register \"reg_a\[6\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[6\] reg_a\[5\] " "Info: Duplicate register \"reg_a\[6\]\" merged to single register \"reg_a\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[5\] reg_a\[4\] " "Info: Duplicate register \"reg_a\[5\]\" merged to single register \"reg_a\[4\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[4\] reg_a\[3\] " "Info: Duplicate register \"reg_a\[4\]\" merged to single register \"reg_a\[3\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[3\] reg_a\[0\] " "Info: Duplicate register \"reg_a\[3\]\" merged to single register \"reg_a\[0\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[0\] reg_b\[30\] " "Info: Duplicate register \"reg_a\[0\]\" merged to single register \"reg_b\[30\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[30\] reg_b\[28\] " "Info: Duplicate register \"reg_b\[30\]\" merged to single register \"reg_b\[28\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[28\] reg_b\[25\] " "Info: Duplicate register \"reg_b\[28\]\" merged to single register \"reg_b\[25\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[25\] reg_b\[24\] " "Info: Duplicate register \"reg_b\[25\]\" merged to single register \"reg_b\[24\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[24\] reg_b\[22\] " "Info: Duplicate register \"reg_b\[24\]\" merged to single register \"reg_b\[22\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[22\] reg_b\[21\] " "Info: Duplicate register \"reg_b\[22\]\" merged to single register \"reg_b\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[21\] reg_b\[19\] " "Info: Duplicate register \"reg_b\[21\]\" merged to single register \"reg_b\[19\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[19\] reg_b\[18\] " "Info: Duplicate register \"reg_b\[19\]\" merged to single register \"reg_b\[18\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[18\] reg_b\[17\] " "Info: Duplicate register \"reg_b\[18\]\" merged to single register \"reg_b\[17\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[17\] reg_b\[16\] " "Info: Duplicate register \"reg_b\[17\]\" merged to single register \"reg_b\[16\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[16\] reg_b\[14\] " "Info: Duplicate register \"reg_b\[16\]\" merged to single register \"reg_b\[14\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[14\] reg_b\[9\] " "Info: Duplicate register \"reg_b\[14\]\" merged to single register \"reg_b\[9\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[9\] reg_b\[8\] " "Info: Duplicate register \"reg_b\[9\]\" merged to single register \"reg_b\[8\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[8\] reg_b\[5\] " "Info: Duplicate register \"reg_b\[8\]\" merged to single register \"reg_b\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[5\] reg_c\[30\] " "Info: Duplicate register \"reg_b\[5\]\" merged to single register \"reg_c\[30\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[30\] reg_c\[24\] " "Info: Duplicate register \"reg_c\[30\]\" merged to single register \"reg_c\[24\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[24\] reg_c\[22\] " "Info: Duplicate register \"reg_c\[24\]\" merged to single register \"reg_c\[22\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[22\] reg_c\[20\] " "Info: Duplicate register \"reg_c\[22\]\" merged to single register \"reg_c\[20\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[20\] reg_c\[17\] " "Info: Duplicate register \"reg_c\[20\]\" merged to single register \"reg_c\[17\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[17\] reg_c\[14\] " "Info: Duplicate register \"reg_c\[17\]\" merged to single register \"reg_c\[14\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[14\] reg_c\[11\] " "Info: Duplicate register \"reg_c\[14\]\" merged to single register \"reg_c\[11\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[11\] reg_c\[10\] " "Info: Duplicate register \"reg_c\[11\]\" merged to single register \"reg_c\[10\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[10\] reg_c\[8\] " "Info: Duplicate register \"reg_c\[10\]\" merged to single register \"reg_c\[8\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[8\] reg_c\[5\] " "Info: Duplicate register \"reg_c\[8\]\" merged to single register \"reg_c\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[5\] reg_c\[4\] " "Info: Duplicate register \"reg_c\[5\]\" merged to single register \"reg_c\[4\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[4\] reg_c\[3\] " "Info: Duplicate register \"reg_c\[4\]\" merged to single register \"reg_c\[3\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[3\] reg_c\[0\] " "Info: Duplicate register \"reg_c\[3\]\" merged to single register \"reg_c\[0\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[0\] reg_d\[29\] " "Info: Duplicate register \"reg_c\[0\]\" merged to single register \"reg_d\[29\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[29\] reg_d\[28\] " "Info: Duplicate register \"reg_d\[29\]\" merged to single register \"reg_d\[28\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[28\] reg_d\[25\] " "Info: Duplicate register \"reg_d\[28\]\" merged to single register \"reg_d\[25\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[25\] reg_d\[21\] " "Info: Duplicate register \"reg_d\[25\]\" merged to single register \"reg_d\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[21\] reg_d\[20\] " "Info: Duplicate register \"reg_d\[21\]\" merged to single register \"reg_d\[20\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[20\] reg_d\[18\] " "Info: Duplicate register \"reg_d\[20\]\" merged to single register \"reg_d\[18\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[18\] reg_d\[17\] " "Info: Duplicate register \"reg_d\[18\]\" merged to single register \"reg_d\[17\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[17\] reg_d\[14\] " "Info: Duplicate register \"reg_d\[17\]\" merged to single register \"reg_d\[14\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[14\] reg_d\[10\] " "Info: Duplicate register \"reg_d\[14\]\" merged to single register \"reg_d\[10\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[10\] reg_d\[8\] " "Info: Duplicate register \"reg_d\[10\]\" merged to single register \"reg_d\[8\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[8\] reg_d\[6\] " "Info: Duplicate register \"reg_d\[8\]\" merged to single register \"reg_d\[6\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[6\] reg_d\[3\] " "Info: Duplicate register \"reg_d\[6\]\" merged to single register \"reg_d\[3\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[3\] reg_d\[1\] " "Info: Duplicate register \"reg_d\[3\]\" merged to single register \"reg_d\[1\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[1\] reg_e\[30\] " "Info: Duplicate register \"reg_d\[1\]\" merged to single register \"reg_e\[30\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[30\] reg_e\[27\] " "Info: Duplicate register \"reg_e\[30\]\" merged to single register \"reg_e\[27\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[27\] reg_e\[22\] " "Info: Duplicate register \"reg_e\[27\]\" merged to single register \"reg_e\[22\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[22\] reg_e\[21\] " "Info: Duplicate register \"reg_e\[22\]\" merged to single register \"reg_e\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[21\] reg_e\[20\] " "Info: Duplicate register \"reg_e\[21\]\" merged to single register \"reg_e\[20\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[20\] reg_e\[18\] " "Info: Duplicate register \"reg_e\[20\]\" merged to single register \"reg_e\[18\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[18\] reg_e\[16\] " "Info: Duplicate register \"reg_e\[18\]\" merged to single register \"reg_e\[16\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[16\] reg_e\[14\] " "Info: Duplicate register \"reg_e\[16\]\" merged to single register \"reg_e\[14\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[14\] reg_e\[13\] " "Info: Duplicate register \"reg_e\[14\]\" merged to single register \"reg_e\[13\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[13\] reg_e\[11\] " "Info: Duplicate register \"reg_e\[13\]\" merged to single register \"reg_e\[11\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[11\] reg_e\[8\] " "Info: Duplicate register \"reg_e\[11\]\" merged to single register \"reg_e\[8\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[8\] reg_e\[6\] " "Info: Duplicate register \"reg_e\[8\]\" merged to single register \"reg_e\[6\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[6\] reg_e\[5\] " "Info: Duplicate register \"reg_e\[6\]\" merged to single register \"reg_e\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[5\] reg_e\[3\] " "Info: Duplicate register \"reg_e\[5\]\" merged to single register \"reg_e\[3\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[3\] reg_e\[2\] " "Info: Duplicate register \"reg_e\[3\]\" merged to single register \"reg_e\[2\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[2\] reg_e\[1\] " "Info: Duplicate register \"reg_e\[2\]\" merged to single register \"reg_e\[1\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[1\] reg_f\[30\] " "Info: Duplicate register \"reg_e\[1\]\" merged to single register \"reg_f\[30\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[30\] reg_f\[29\] " "Info: Duplicate register \"reg_f\[30\]\" merged to single register \"reg_f\[29\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[29\] reg_f\[28\] " "Info: Duplicate register \"reg_f\[29\]\" merged to single register \"reg_f\[28\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[28\] reg_f\[25\] " "Info: Duplicate register \"reg_f\[28\]\" merged to single register \"reg_f\[25\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[25\] reg_f\[24\] " "Info: Duplicate register \"reg_f\[25\]\" merged to single register \"reg_f\[24\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[24\] reg_f\[21\] " "Info: Duplicate register \"reg_f\[24\]\" merged to single register \"reg_f\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[21\] reg_f\[14\] " "Info: Duplicate register \"reg_f\[21\]\" merged to single register \"reg_f\[14\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[14\] reg_f\[9\] " "Info: Duplicate register \"reg_f\[14\]\" merged to single register \"reg_f\[9\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[9\] reg_f\[8\] " "Info: Duplicate register \"reg_f\[9\]\" merged to single register \"reg_f\[8\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[8\] reg_f\[6\] " "Info: Duplicate register \"reg_f\[8\]\" merged to single register \"reg_f\[6\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[6\] reg_f\[5\] " "Info: Duplicate register \"reg_f\[6\]\" merged to single register \"reg_f\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[5\] reg_f\[3\] " "Info: Duplicate register \"reg_f\[5\]\" merged to single register \"reg_f\[3\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[3\] reg_f\[2\] " "Info: Duplicate register \"reg_f\[3\]\" merged to single register \"reg_f\[2\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[2\] reg_f\[1\] " "Info: Duplicate register \"reg_f\[2\]\" merged to single register \"reg_f\[1\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[1\] reg_f\[0\] " "Info: Duplicate register \"reg_f\[1\]\" merged to single register \"reg_f\[0\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[0\] reg_g\[29\] " "Info: Duplicate register \"reg_f\[0\]\" merged to single register \"reg_g\[29\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[29\] reg_g\[27\] " "Info: Duplicate register \"reg_g\[29\]\" merged to single register \"reg_g\[27\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[27\] reg_g\[26\] " "Info: Duplicate register \"reg_g\[27\]\" merged to single register \"reg_g\[26\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[26\] reg_g\[25\] " "Info: Duplicate register \"reg_g\[26\]\" merged to single register \"reg_g\[25\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[25\] reg_g\[21\] " "Info: Duplicate register \"reg_g\[25\]\" merged to single register \"reg_g\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[21\] reg_g\[19\] " "Info: Duplicate register \"reg_g\[21\]\" merged to single register \"reg_g\[19\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[19\] reg_g\[18\] " "Info: Duplicate register \"reg_g\[19\]\" merged to single register \"reg_g\[18\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[18\] reg_g\[13\] " "Info: Duplicate register \"reg_g\[18\]\" merged to single register \"reg_g\[13\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[13\] reg_g\[6\] " "Info: Duplicate register \"reg_g\[13\]\" merged to single register \"reg_g\[6\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[6\] reg_g\[5\] " "Info: Duplicate register \"reg_g\[6\]\" merged to single register \"reg_g\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[5\] reg_g\[3\] " "Info: Duplicate register \"reg_g\[5\]\" merged to single register \"reg_g\[3\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[3\] reg_g\[2\] " "Info: Duplicate register \"reg_g\[3\]\" merged to single register \"reg_g\[2\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[2\] reg_h\[30\] " "Info: Duplicate register \"reg_g\[2\]\" merged to single register \"reg_h\[30\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[30\] reg_h\[29\] " "Info: Duplicate register \"reg_h\[30\]\" merged to single register \"reg_h\[29\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[29\] reg_h\[28\] " "Info: Duplicate register \"reg_h\[29\]\" merged to single register \"reg_h\[28\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[28\] reg_h\[26\] " "Info: Duplicate register \"reg_h\[28\]\" merged to single register \"reg_h\[26\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[26\] reg_h\[22\] " "Info: Duplicate register \"reg_h\[26\]\" merged to single register \"reg_h\[22\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[22\] reg_h\[21\] " "Info: Duplicate register \"reg_h\[22\]\" merged to single register \"reg_h\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[21\] reg_h\[18\] " "Info: Duplicate register \"reg_h\[21\]\" merged to single register \"reg_h\[18\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[18\] reg_h\[13\] " "Info: Duplicate register \"reg_h\[18\]\" merged to single register \"reg_h\[13\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[13\] reg_h\[11\] " "Info: Duplicate register \"reg_h\[13\]\" merged to single register \"reg_h\[11\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[11\] reg_h\[10\] " "Info: Duplicate register \"reg_h\[11\]\" merged to single register \"reg_h\[10\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[10\] reg_h\[9\] " "Info: Duplicate register \"reg_h\[10\]\" merged to single register \"reg_h\[9\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[9\] reg_h\[5\] " "Info: Duplicate register \"reg_h\[9\]\" merged to single register \"reg_h\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|easy_charlcd\|lcd_mode 13 " "Info: State machine \"\|easy_charlcd\|lcd_mode\" contains 13 states" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|easy_charlcd\|lcd_mode " "Info: Selected Auto state machine encoding method for state machine \"\|easy_charlcd\|lcd_mode\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|easy_charlcd\|lcd_mode " "Info: Encoding result for state machine \"\|easy_charlcd\|lcd_mode\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "13 " "Info: Completed encoding using 13 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.01100 " "Info: Encoded state bit \"lcd_mode.01100\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.01011 " "Info: Encoded state bit \"lcd_mode.01011\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.01010 " "Info: Encoded state bit \"lcd_mode.01010\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.01000 " "Info: Encoded state bit \"lcd_mode.01000\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00111 " "Info: Encoded state bit \"lcd_mode.00111\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00110 " "Info: Encoded state bit \"lcd_mode.00110\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00101 " "Info: Encoded state bit \"lcd_mode.00101\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00100 " "Info: Encoded state bit \"lcd_mode.00100\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00011 " "Info: Encoded state bit \"lcd_mode.00011\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00010 " "Info: Encoded state bit \"lcd_mode.00010\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00001 " "Info: Encoded state bit \"lcd_mode.00001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.01001 " "Info: Encoded state bit \"lcd_mode.01001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00000 " "Info: Encoded state bit \"lcd_mode.00000\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00000 0000000000000 " "Info: State \"\|easy_charlcd\|lcd_mode.00000\" uses code string \"0000000000000\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.01001 0000000000011 " "Info: State \"\|easy_charlcd\|lcd_mode.01001\" uses code string \"0000000000011\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00001 0000000000101 " "Info: State \"\|easy_charlcd\|lcd_mode.00001\" uses code string \"0000000000101\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00010 0000000001001 " "Info: State \"\|easy_charlcd\|lcd_mode.00010\" uses code string \"0000000001001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00011 0000000010001 " "Info: State \"\|easy_charlcd\|lcd_mode.00011\" uses code string \"0000000010001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00100 0000000100001 " "Info: State \"\|easy_charlcd\|lcd_mode.00100\" uses code string \"0000000100001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00101 0000001000001 " "Info: State \"\|easy_charlcd\|lcd_mode.00101\" uses code string \"0000001000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00110 0000010000001 " "Info: State \"\|easy_charlcd\|lcd_mode.00110\" uses code string \"0000010000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00111 0000100000001 " "Info: State \"\|easy_charlcd\|lcd_mode.00111\" uses code string \"0000100000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.01000 0001000000001 " "Info: State \"\|easy_charlcd\|lcd_mode.01000\" uses code string \"0001000000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.01010 0010000000001 " "Info: State \"\|easy_charlcd\|lcd_mode.01010\" uses code string \"0010000000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.01011 0100000000001 " "Info: State \"\|easy_charlcd\|lcd_mode.01011\" uses code string \"0100000000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.01100 1000000000001 " "Info: State \"\|easy_charlcd\|lcd_mode.01100\" uses code string \"1000000000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[9\] " "Warning: Latch set_data\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr0" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[0\] " "Warning: Latch set_data\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00110 " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_mode.00110" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[1\] " "Warning: Latch set_data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00011 " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_mode.00011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[2\] " "Warning: Latch set_data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00011 " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_mode.00011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[3\] " "Warning: Latch set_data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00001 " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_mode.00001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[4\] " "Warning: Latch set_data\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA always2~157 " "Warning: Ports D and ENA on the latch are fed by the same signal always2~157" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[5\] " "Warning: Latch set_data\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA always2~157 " "Warning: Ports D and ENA on the latch are fed by the same signal always2~157" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[6\] " "Warning: Latch set_data\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.01001 " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_mode.01001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[7\] " "Warning: Latch set_data\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.01001 " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_mode.01001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_rw GND " "Warning: Pin \"lcd_rw\" stuck at GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 107 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mode~46 " "Info: Register \"lcd_mode~46\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mode~47 " "Info: Register \"lcd_mode~47\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mode~48 " "Info: Register \"lcd_mode~48\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mode~49 " "Info: Register \"lcd_mode~49\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mode~50 " "Info: Register \"lcd_mode~50\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mode.00000 " "Info: Register \"lcd_mode.00000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Info: Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Info: Implemented 170 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 08 13:34:03 2007 " "Info: Processing ended: Sat Sep 08 13:34:03 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
