# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim tb_kit -do "add wave -r *; run -all" 
# Start time: 22:02:11 on Dec 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-29) Unable to get status of file "/mnt/hgfs/Ubuntu_Documents/single_cycle/RISCV_CORE/work/_info".
# Input/output error. (errno = EIO)
# ** Error (suppressible): sources_1/new/RISCV_Top_DE2115.sv(18): (vopt-2912) Port 'LED_out' not found in module 'CPU' (3rd connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 22:02:11 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
