$comment
	File created using the following command:
		vcd file ula.msim.vcd -direction
$end
$date
	Thu Oct 26 20:03:30 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ula_vlg_vec_tst $end
$var reg 1 ! a2 $end
$var reg 1 " a3 $end
$var reg 1 # a_LSB $end
$var reg 1 $ a_MSB $end
$var reg 1 % b2 $end
$var reg 1 & b3 $end
$var reg 1 ' b_LSB $end
$var reg 1 ( b_MSB $end
$var reg 1 ) bb $end
$var reg 1 * c_in $end
$var reg 1 + SEL0 $end
$var reg 1 , SEL1 $end
$var wire 1 - a_o $end
$var wire 1 . b_o $end
$var wire 1 / c_o $end
$var wire 1 0 cout $end
$var wire 1 1 d_o $end
$var wire 1 2 e_o $end
$var wire 1 3 f_o $end
$var wire 1 4 g_o $end
$var wire 1 5 Lsb0 $end
$var wire 1 6 Lsb1 $end
$var wire 1 7 Lsb2 $end
$var wire 1 8 Msb $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var tri1 1 < devclrn $end
$var tri1 1 = devpor $end
$var tri1 1 > devoe $end
$var wire 1 ? a_o~output_o $end
$var wire 1 @ b_o~output_o $end
$var wire 1 A c_o~output_o $end
$var wire 1 B d_o~output_o $end
$var wire 1 C e_o~output_o $end
$var wire 1 D f_o~output_o $end
$var wire 1 E g_o~output_o $end
$var wire 1 F cout~output_o $end
$var wire 1 G Msb~output_o $end
$var wire 1 H Lsb2~output_o $end
$var wire 1 I Lsb1~output_o $end
$var wire 1 J Lsb0~output_o $end
$var wire 1 K a_MSB~input_o $end
$var wire 1 L a2~input_o $end
$var wire 1 M b_MSB~input_o $end
$var wire 1 N b2~input_o $end
$var wire 1 O inst12|inst40~0_combout $end
$var wire 1 P SEL0~input_o $end
$var wire 1 Q SEL1~input_o $end
$var wire 1 R inst12|inst~3_combout $end
$var wire 1 S bb~input_o $end
$var wire 1 T c_in~input_o $end
$var wire 1 U a_LSB~input_o $end
$var wire 1 V b_LSB~input_o $end
$var wire 1 W inst5|inst|inst30~0_combout $end
$var wire 1 X inst5|inst6|inst30~0_combout $end
$var wire 1 Y a3~input_o $end
$var wire 1 Z b3~input_o $end
$var wire 1 [ inst5|inst7|inst30~0_combout $end
$var wire 1 \ inst5|inst8|inst1~0_combout $end
$var wire 1 ] inst5|inst7|inst1~0_combout $end
$var wire 1 ^ inst5|inst6|inst1~0_combout $end
$var wire 1 _ inst5|inst|inst1~0_combout $end
$var wire 1 ` inst12|inst~2_combout $end
$var wire 1 a inst12|inst2~0_combout $end
$var wire 1 b inst|inst6~0_combout $end
$var wire 1 c inst|inst9~2_combout $end
$var wire 1 d inst|inst22~2_combout $end
$var wire 1 e inst|inst24~0_combout $end
$var wire 1 f inst|inst28~2_combout $end
$var wire 1 g inst5|inst8|inst30~0_combout $end
$var wire 1 h inst12|inst~4_combout $end
$var wire 1 i inst12|inst2~1_combout $end
$var wire 1 j inst12|inst40~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
1-
1.
1/
00
11
12
13
04
05
06
07
08
09
1:
x;
1<
1=
1>
1?
1@
1A
1B
1C
1D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
1b
1c
0d
1e
0f
0g
0h
0i
0j
$end
#1000000
