
__2022_F.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fe14  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001352c  0800ffa8  0800ffa8  0001ffa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080234d4  080234d4  000401e0  2**0
                  CONTENTS
  4 .ARM          00000008  080234d4  080234d4  000334d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080234dc  080234dc  000401e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080234dc  080234dc  000334dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080234e0  080234e0  000334e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080234e4  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000401e0  2**0
                  CONTENTS
 10 .bss          000046f4  200001e0  200001e0  000401e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  200048d4  200048d4  000401e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000401e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025e13  00000000  00000000  00040210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000055f4  00000000  00000000  00066023  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a68  00000000  00000000  0006b618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000018f8  00000000  00000000  0006d080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027880  00000000  00000000  0006e978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023a15  00000000  00000000  000961f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6e03  00000000  00000000  000b9c0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c5  00000000  00000000  00190a10  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008234  00000000  00000000  00190ad8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003c03  00000000  00000000  00198d0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ff8c 	.word	0x0800ff8c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800ff8c 	.word	0x0800ff8c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <calc_FFT>:
static float FFT_Buffer[FFT_SIZE];
/*
 * @brief FFT
 */
void calc_FFT(float*Input,float*Output)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
    //FIR_calc(Input);
    arm_rfft_fast_instance_f32 S;//
    arm_rfft_fast_init_f32(&S,FFT_SIZE);//
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800100a:	4618      	mov	r0, r3
 800100c:	f009 f9ba 	bl	800a384 <arm_rfft_fast_init_f32>
    arm_rfft_fast_f32(&S, Input, FFT_Buffer, 0);//ifft_flag=0 1
 8001010:	f107 0008 	add.w	r0, r7, #8
 8001014:	2300      	movs	r3, #0
 8001016:	4a10      	ldr	r2, [pc, #64]	; (8001058 <calc_FFT+0x60>)
 8001018:	6879      	ldr	r1, [r7, #4]
 800101a:	f009 fa97 	bl	800a54c <arm_rfft_fast_f32>
    arm_cmplx_mag_f32(FFT_Buffer, Output, FFT_SIZE);
 800101e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001022:	6839      	ldr	r1, [r7, #0]
 8001024:	480c      	ldr	r0, [pc, #48]	; (8001058 <calc_FFT+0x60>)
 8001026:	f009 fe6f 	bl	800ad08 <arm_cmplx_mag_f32>
    arm_scale_f32(Output,2.0f/FFT_SIZE,Output,FFT_SIZE);    //V
 800102a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800102e:	6839      	ldr	r1, [r7, #0]
 8001030:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800105c <calc_FFT+0x64>
 8001034:	6838      	ldr	r0, [r7, #0]
 8001036:	f009 ff8b 	bl	800af50 <arm_scale_f32>
    Output[0] *= 0.5f;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	edd3 7a00 	vldr	s15, [r3]
 8001040:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001044:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	edc3 7a00 	vstr	s15, [r3]
}
 800104e:	bf00      	nop
 8001050:	3720      	adds	r7, #32
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	200001fc 	.word	0x200001fc
 800105c:	3b000000 	.word	0x3b000000

08001060 <ADarr_Init>:
TFT_arr[AD_Size] = {0,},
*pTFT_arr, *pTFT_arr_end
;

void ADarr_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
    pAD_arr = AD_arr;
 8001064:	4b07      	ldr	r3, [pc, #28]	; (8001084 <ADarr_Init+0x24>)
 8001066:	4a08      	ldr	r2, [pc, #32]	; (8001088 <ADarr_Init+0x28>)
 8001068:	601a      	str	r2, [r3, #0]
    pAD_arr_end = AD_arr + AD_Size;
 800106a:	4a08      	ldr	r2, [pc, #32]	; (800108c <ADarr_Init+0x2c>)
 800106c:	4b08      	ldr	r3, [pc, #32]	; (8001090 <ADarr_Init+0x30>)
 800106e:	601a      	str	r2, [r3, #0]
    arm_fill_f32(0,AD_arr,AD_Size);
 8001070:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001074:	4804      	ldr	r0, [pc, #16]	; (8001088 <ADarr_Init+0x28>)
 8001076:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8001094 <ADarr_Init+0x34>
 800107a:	f009 f897 	bl	800a1ac <arm_fill_f32>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	200021fc 	.word	0x200021fc
 8001088:	200011fc 	.word	0x200011fc
 800108c:	200021fc 	.word	0x200021fc
 8001090:	20002200 	.word	0x20002200
 8001094:	00000000 	.word	0x00000000

08001098 <get_AD_Results>:

void get_AD_Results(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
    pAD_arr=AD_arr;pAD_arr_end=AD_arr+AD_Size;
 800109c:	4b0a      	ldr	r3, [pc, #40]	; (80010c8 <get_AD_Results+0x30>)
 800109e:	4a0b      	ldr	r2, [pc, #44]	; (80010cc <get_AD_Results+0x34>)
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	4a0b      	ldr	r2, [pc, #44]	; (80010d0 <get_AD_Results+0x38>)
 80010a4:	4b0b      	ldr	r3, [pc, #44]	; (80010d4 <get_AD_Results+0x3c>)
 80010a6:	601a      	str	r2, [r3, #0]
    HAL_TIM_Base_Start_IT(&htim3);
 80010a8:	480b      	ldr	r0, [pc, #44]	; (80010d8 <get_AD_Results+0x40>)
 80010aa:	f006 f8f1 	bl	8007290 <HAL_TIM_Base_Start_IT>
    while(pAD_arr!=pAD_arr_end){};
 80010ae:	bf00      	nop
 80010b0:	4b05      	ldr	r3, [pc, #20]	; (80010c8 <get_AD_Results+0x30>)
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	4b07      	ldr	r3, [pc, #28]	; (80010d4 <get_AD_Results+0x3c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d1f9      	bne.n	80010b0 <get_AD_Results+0x18>
    HAL_TIM_Base_Stop(&htim3);
 80010bc:	4806      	ldr	r0, [pc, #24]	; (80010d8 <get_AD_Results+0x40>)
 80010be:	f006 f8c0 	bl	8007242 <HAL_TIM_Base_Stop>
}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200021fc 	.word	0x200021fc
 80010cc:	200011fc 	.word	0x200011fc
 80010d0:	200021fc 	.word	0x200021fc
 80010d4:	20002200 	.word	0x20002200
 80010d8:	20003444 	.word	0x20003444

080010dc <get_IC>:
void get_IC(void){
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
	tSys.fmFlag = 0;
 80010e0:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <get_IC+0x44>)
 80010e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010e6:	461a      	mov	r2, r3
 80010e8:	2300      	movs	r3, #0
 80010ea:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
	tSys.mfNum = 0;
 80010ee:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <get_IC+0x44>)
 80010f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010f4:	461a      	mov	r2, r3
 80010f6:	f04f 0300 	mov.w	r3, #0
 80010fa:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
	HAL_TIM_Base_Start_IT(&htim7);
 80010fe:	4809      	ldr	r0, [pc, #36]	; (8001124 <get_IC+0x48>)
 8001100:	f006 f8c6 	bl	8007290 <HAL_TIM_Base_Start_IT>
	while(tSys.fmFlag != 1){};
 8001104:	bf00      	nop
 8001106:	4b06      	ldr	r3, [pc, #24]	; (8001120 <get_IC+0x44>)
 8001108:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800110c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8001110:	2b01      	cmp	r3, #1
 8001112:	d1f8      	bne.n	8001106 <get_IC+0x2a>
	HAL_TIM_Base_Stop_IT(&htim7);
 8001114:	4803      	ldr	r0, [pc, #12]	; (8001124 <get_IC+0x48>)
 8001116:	f006 f92b 	bl	8007370 <HAL_TIM_Base_Stop_IT>
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20002208 	.word	0x20002208
 8001124:	200034d4 	.word	0x200034d4

08001128 <delay_init>:
//
//ucos,ucos
//SYSTICKHCLK1/8
//SYSCLK:
void delay_init(u8 SYSCLK)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTickHCLK
 8001132:	2004      	movs	r0, #4
 8001134:	f004 f990 	bl	8005458 <HAL_SYSTICK_CLKSourceConfig>
	fac_us=SYSCLK;		
 8001138:	4a03      	ldr	r2, [pc, #12]	; (8001148 <delay_init+0x20>)
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	7013      	strb	r3, [r2, #0]
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20002204 	.word	0x20002204

0800114c <delay_us>:
			;
	} while (--t); 
}

void delay_us(u32 nus)
{		
 800114c:	b480      	push	{r7}
 800114e:	b089      	sub	sp, #36	; 0x24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
	u32 ticks;
	u32 told,tnow,tcnt=0;
 8001154:	2300      	movs	r3, #0
 8001156:	61bb      	str	r3, [r7, #24]
	u32 reload=SysTick->LOAD;				//LOAD	    	 
 8001158:	4b1a      	ldr	r3, [pc, #104]	; (80011c4 <delay_us+0x78>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						// 
 800115e:	4b1a      	ldr	r3, [pc, #104]	; (80011c8 <delay_us+0x7c>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	461a      	mov	r2, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	fb02 f303 	mul.w	r3, r2, r3
 800116a:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//
 800116c:	4b15      	ldr	r3, [pc, #84]	; (80011c4 <delay_us+0x78>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 8001172:	4b14      	ldr	r3, [pc, #80]	; (80011c4 <delay_us+0x78>)
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 8001178:	68fa      	ldr	r2, [r7, #12]
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	429a      	cmp	r2, r3
 800117e:	d0f8      	beq.n	8001172 <delay_us+0x26>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//SYSTICK.
 8001180:	68fa      	ldr	r2, [r7, #12]
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	429a      	cmp	r2, r3
 8001186:	d206      	bcs.n	8001196 <delay_us+0x4a>
 8001188:	69fa      	ldr	r2, [r7, #28]
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4413      	add	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
 8001194:	e007      	b.n	80011a6 <delay_us+0x5a>
			else tcnt+=reload-tnow+told;	    
 8001196:	697a      	ldr	r2, [r7, #20]
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	1ad2      	subs	r2, r2, r3
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	4413      	add	r3, r2
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	4413      	add	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
			told=tnow;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			///,.
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d200      	bcs.n	80011b4 <delay_us+0x68>
		tnow=SysTick->VAL;	
 80011b2:	e7de      	b.n	8001172 <delay_us+0x26>
			if(tcnt>=ticks)break;			///,.
 80011b4:	bf00      	nop
		}  
	};
}
 80011b6:	bf00      	nop
 80011b8:	3724      	adds	r7, #36	; 0x24
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000e010 	.word	0xe000e010
 80011c8:	20002204 	.word	0x20002204

080011cc <delay_ms>:

//nms
//nms:ms
void delay_ms(u16 nms)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	80fb      	strh	r3, [r7, #6]
	u32 i;
	for(i=0;i<nms;i++) delay_us(1000);
 80011d6:	2300      	movs	r3, #0
 80011d8:	60fb      	str	r3, [r7, #12]
 80011da:	e006      	b.n	80011ea <delay_ms+0x1e>
 80011dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011e0:	f7ff ffb4 	bl	800114c <delay_us>
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	3301      	adds	r3, #1
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	68fa      	ldr	r2, [r7, #12]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d3f4      	bcc.n	80011dc <delay_ms+0x10>
}
 80011f2:	bf00      	nop
 80011f4:	bf00      	nop
 80011f6:	3710      	adds	r7, #16
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <sysInit>:
//		0.233,	0.2,	0.19,	0.16,	0.17,	0.199,	0.211,
//};

/*  */
Sys_T tSys;
void sysInit(void){
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0

	tSys.mode = waitMeasure;
 8001200:	4b35      	ldr	r3, [pc, #212]	; (80012d8 <sysInit+0xdc>)
 8001202:	2200      	movs	r2, #0
 8001204:	801a      	strh	r2, [r3, #0]

	tSys.carrierFre = 10000000;
 8001206:	4b34      	ldr	r3, [pc, #208]	; (80012d8 <sysInit+0xdc>)
 8001208:	4a34      	ldr	r2, [pc, #208]	; (80012dc <sysInit+0xe0>)
 800120a:	605a      	str	r2, [r3, #4]
	tSys.freStep = 500000;
 800120c:	4b32      	ldr	r3, [pc, #200]	; (80012d8 <sysInit+0xdc>)
 800120e:	4a34      	ldr	r2, [pc, #208]	; (80012e0 <sysInit+0xe4>)
 8001210:	609a      	str	r2, [r3, #8]
	tSys.frePointNum = 41;
 8001212:	4b31      	ldr	r3, [pc, #196]	; (80012d8 <sysInit+0xdc>)
 8001214:	2229      	movs	r2, #41	; 0x29
 8001216:	60da      	str	r2, [r3, #12]

	tSys.judegMax = 0;		//
 8001218:	4b2f      	ldr	r3, [pc, #188]	; (80012d8 <sysInit+0xdc>)
 800121a:	f04f 0200 	mov.w	r2, #0
 800121e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	tSys.maxIndex = 0;
 8001222:	4b2d      	ldr	r3, [pc, #180]	; (80012d8 <sysInit+0xdc>)
 8001224:	2200      	movs	r2, #0
 8001226:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	tSys.Fs = 40960;		//Hz
 800122a:	4b2b      	ldr	r3, [pc, #172]	; (80012d8 <sysInit+0xdc>)
 800122c:	4a2d      	ldr	r2, [pc, #180]	; (80012e4 <sysInit+0xe8>)
 800122e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	tSys.fftNum = 0;
 8001232:	4b29      	ldr	r3, [pc, #164]	; (80012d8 <sysInit+0xdc>)
 8001234:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001238:	461a      	mov	r2, r3
 800123a:	2300      	movs	r3, #0
 800123c:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

	tSys.ma = 0;
 8001240:	4b25      	ldr	r3, [pc, #148]	; (80012d8 <sysInit+0xdc>)
 8001242:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001246:	461a      	mov	r2, r3
 8001248:	f04f 0300 	mov.w	r3, #0
 800124c:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	tSys.AMfre = 0;
 8001250:	4b21      	ldr	r3, [pc, #132]	; (80012d8 <sysInit+0xdc>)
 8001252:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001256:	461a      	mov	r2, r3
 8001258:	f04f 0300 	mov.w	r3, #0
 800125c:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
	tSys.AMoffset = 0;
 8001260:	4b1d      	ldr	r3, [pc, #116]	; (80012d8 <sysInit+0xdc>)
 8001262:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001266:	461a      	mov	r2, r3
 8001268:	f04f 0300 	mov.w	r3, #0
 800126c:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0

	tSys.fmFlag = 0;
 8001270:	4b19      	ldr	r3, [pc, #100]	; (80012d8 <sysInit+0xdc>)
 8001272:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001276:	461a      	mov	r2, r3
 8001278:	2300      	movs	r3, #0
 800127a:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
	tSys.mfNum = 0;
 800127e:	4b16      	ldr	r3, [pc, #88]	; (80012d8 <sysInit+0xdc>)
 8001280:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001284:	461a      	mov	r2, r3
 8001286:	f04f 0300 	mov.w	r3, #0
 800128a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
	tSys.mf = 0;
 800128e:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <sysInit+0xdc>)
 8001290:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001294:	461a      	mov	r2, r3
 8001296:	f04f 0300 	mov.w	r3, #0
 800129a:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
	tSys.FMfre = 0;
 800129e:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <sysInit+0xdc>)
 80012a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012a4:	461a      	mov	r2, r3
 80012a6:	f04f 0300 	mov.w	r3, #0
 80012aa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	tSys.FMfre = 0;
 80012ae:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <sysInit+0xdc>)
 80012b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012b4:	461a      	mov	r2, r3
 80012b6:	f04f 0300 	mov.w	r3, #0
 80012ba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	tSys.maxFreDev = 0;
 80012be:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <sysInit+0xdc>)
 80012c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012c4:	461a      	mov	r2, r3
 80012c6:	f04f 0300 	mov.w	r3, #0
 80012ca:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
}
 80012ce:	bf00      	nop
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	20002208 	.word	0x20002208
 80012dc:	00989680 	.word	0x00989680
 80012e0:	0007a120 	.word	0x0007a120
 80012e4:	47200000 	.word	0x47200000

080012e8 <__measureAM>:


void __measureAM(void){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	f5ad 5d81 	sub.w	sp, sp, #4128	; 0x1020
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0

	float fftTemp[1024] = {0,};
 80012f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012f6:	3b04      	subs	r3, #4
 80012f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012fc:	2100      	movs	r1, #0
 80012fe:	4618      	mov	r0, r3
 8001300:	f00a f954 	bl	800b5ac <memset>
	volatile float directVol_A,positiveVol_A,negativeVol_A,abnormal_A;
	volatile int dirIndex,posIndex,negIndex,abnormalIndex;
	volatile int recordFlag = 0;
 8001304:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001308:	461a      	mov	r2, r3
 800130a:	2300      	movs	r3, #0
 800130c:	f842 3c28 	str.w	r3, [r2, #-40]

	ad9959_write_frequency(AD9959_CHANNEL_0,10000000);
 8001310:	496e      	ldr	r1, [pc, #440]	; (80014cc <__measureAM+0x1e4>)
 8001312:	2010      	movs	r0, #16
 8001314:	f003 fcac 	bl	8004c70 <ad9959_write_frequency>
	delay_ms(25);
 8001318:	2019      	movs	r0, #25
 800131a:	f7ff ff57 	bl	80011cc <delay_ms>
	get_AD_Results();
 800131e:	f7ff febb 	bl	8001098 <get_AD_Results>
	calc_FFT(AD_arr,tSys.fftAmp);
 8001322:	496b      	ldr	r1, [pc, #428]	; (80014d0 <__measureAM+0x1e8>)
 8001324:	486b      	ldr	r0, [pc, #428]	; (80014d4 <__measureAM+0x1ec>)
 8001326:	f7ff fe67 	bl	8000ff8 <calc_FFT>

	for(int i = 0; i < AD_Size / 2;i++){
 800132a:	2300      	movs	r3, #0
 800132c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8001330:	f102 0204 	add.w	r2, r2, #4
 8001334:	6013      	str	r3, [r2, #0]
 8001336:	e119      	b.n	800156c <__measureAM+0x284>
		if(tSys.fftAmp[i] > 20 && recordFlag == 0){
 8001338:	4a67      	ldr	r2, [pc, #412]	; (80014d8 <__measureAM+0x1f0>)
 800133a:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800133e:	f103 0304 	add.w	r3, r3, #4
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	3330      	adds	r3, #48	; 0x30
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	4413      	add	r3, r2
 800134a:	3304      	adds	r3, #4
 800134c:	edd3 7a00 	vldr	s15, [r3]
 8001350:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001354:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135c:	dd28      	ble.n	80013b0 <__measureAM+0xc8>
 800135e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001362:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d122      	bne.n	80013b0 <__measureAM+0xc8>
			directVol_A = tSys.fftAmp[i];
 800136a:	4a5b      	ldr	r2, [pc, #364]	; (80014d8 <__measureAM+0x1f0>)
 800136c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001370:	f103 0304 	add.w	r3, r3, #4
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	3330      	adds	r3, #48	; 0x30
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4413      	add	r3, r2
 800137c:	3304      	adds	r3, #4
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001384:	f842 3c08 	str.w	r3, [r2, #-8]
			dirIndex = i;
 8001388:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800138c:	461a      	mov	r2, r3
 800138e:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001392:	f103 0304 	add.w	r3, r3, #4
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f842 3c18 	str.w	r3, [r2, #-24]
			recordFlag++;
 800139c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013a0:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80013a4:	3301      	adds	r3, #1
 80013a6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80013aa:	f842 3c28 	str.w	r3, [r2, #-40]
 80013ae:	e0d2      	b.n	8001556 <__measureAM+0x26e>
		}
		else if(tSys.fftAmp[i] > 60 && recordFlag == 1){
 80013b0:	4a49      	ldr	r2, [pc, #292]	; (80014d8 <__measureAM+0x1f0>)
 80013b2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80013b6:	f103 0304 	add.w	r3, r3, #4
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	3330      	adds	r3, #48	; 0x30
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	4413      	add	r3, r2
 80013c2:	3304      	adds	r3, #4
 80013c4:	edd3 7a00 	vldr	s15, [r3]
 80013c8:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80014dc <__measureAM+0x1f4>
 80013cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d4:	dd33      	ble.n	800143e <__measureAM+0x156>
 80013d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013da:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d12d      	bne.n	800143e <__measureAM+0x156>
			abnormal_A = tSys.fftAmp[i];
 80013e2:	4a3d      	ldr	r2, [pc, #244]	; (80014d8 <__measureAM+0x1f0>)
 80013e4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80013e8:	f103 0304 	add.w	r3, r3, #4
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	3330      	adds	r3, #48	; 0x30
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	4413      	add	r3, r2
 80013f4:	3304      	adds	r3, #4
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80013fc:	f842 3c14 	str.w	r3, [r2, #-20]
			abnormalIndex = i;
 8001400:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001404:	461a      	mov	r2, r3
 8001406:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800140a:	f103 0304 	add.w	r3, r3, #4
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f842 3c24 	str.w	r3, [r2, #-36]
			i += 8;
 8001414:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001418:	f103 0304 	add.w	r3, r3, #4
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	3308      	adds	r3, #8
 8001420:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8001424:	f102 0204 	add.w	r2, r2, #4
 8001428:	6013      	str	r3, [r2, #0]
			recordFlag++;
 800142a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800142e:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001432:	3301      	adds	r3, #1
 8001434:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001438:	f842 3c28 	str.w	r3, [r2, #-40]
 800143c:	e08b      	b.n	8001556 <__measureAM+0x26e>
		}
		else if(tSys.fftAmp[i] > 18 &&recordFlag == 2){
 800143e:	4a26      	ldr	r2, [pc, #152]	; (80014d8 <__measureAM+0x1f0>)
 8001440:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001444:	f103 0304 	add.w	r3, r3, #4
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	3330      	adds	r3, #48	; 0x30
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	3304      	adds	r3, #4
 8001452:	edd3 7a00 	vldr	s15, [r3]
 8001456:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 800145a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800145e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001462:	dd3d      	ble.n	80014e0 <__measureAM+0x1f8>
 8001464:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001468:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800146c:	2b02      	cmp	r3, #2
 800146e:	d137      	bne.n	80014e0 <__measureAM+0x1f8>
			positiveVol_A = tSys.fftAmp[i];
 8001470:	4a19      	ldr	r2, [pc, #100]	; (80014d8 <__measureAM+0x1f0>)
 8001472:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001476:	f103 0304 	add.w	r3, r3, #4
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	3330      	adds	r3, #48	; 0x30
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4413      	add	r3, r2
 8001482:	3304      	adds	r3, #4
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800148a:	f842 3c0c 	str.w	r3, [r2, #-12]
			posIndex = i;
 800148e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001492:	461a      	mov	r2, r3
 8001494:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001498:	f103 0304 	add.w	r3, r3, #4
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f842 3c1c 	str.w	r3, [r2, #-28]
			i += 5;
 80014a2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80014a6:	f103 0304 	add.w	r3, r3, #4
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	3305      	adds	r3, #5
 80014ae:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80014b2:	f102 0204 	add.w	r2, r2, #4
 80014b6:	6013      	str	r3, [r2, #0]
			recordFlag++;
 80014b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014bc:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80014c0:	3301      	adds	r3, #1
 80014c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80014c6:	f842 3c28 	str.w	r3, [r2, #-40]
 80014ca:	e044      	b.n	8001556 <__measureAM+0x26e>
 80014cc:	00989680 	.word	0x00989680
 80014d0:	200022cc 	.word	0x200022cc
 80014d4:	200011fc 	.word	0x200011fc
 80014d8:	20002208 	.word	0x20002208
 80014dc:	42700000 	.word	0x42700000
		}
		else if(tSys.fftAmp[i] > 18 &&recordFlag == 3){
 80014e0:	4ad1      	ldr	r2, [pc, #836]	; (8001828 <__measureAM+0x540>)
 80014e2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80014e6:	f103 0304 	add.w	r3, r3, #4
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	3330      	adds	r3, #48	; 0x30
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	3304      	adds	r3, #4
 80014f4:	edd3 7a00 	vldr	s15, [r3]
 80014f8:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 80014fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001504:	dd27      	ble.n	8001556 <__measureAM+0x26e>
 8001506:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800150a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800150e:	2b03      	cmp	r3, #3
 8001510:	d121      	bne.n	8001556 <__measureAM+0x26e>
			negativeVol_A = tSys.fftAmp[i];
 8001512:	4ac5      	ldr	r2, [pc, #788]	; (8001828 <__measureAM+0x540>)
 8001514:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001518:	f103 0304 	add.w	r3, r3, #4
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	3330      	adds	r3, #48	; 0x30
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	4413      	add	r3, r2
 8001524:	3304      	adds	r3, #4
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800152c:	f842 3c10 	str.w	r3, [r2, #-16]
			negIndex = i;
 8001530:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001534:	461a      	mov	r2, r3
 8001536:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800153a:	f103 0304 	add.w	r3, r3, #4
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f842 3c20 	str.w	r3, [r2, #-32]
			recordFlag++;
 8001544:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001548:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800154c:	3301      	adds	r3, #1
 800154e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001552:	f842 3c28 	str.w	r3, [r2, #-40]
	for(int i = 0; i < AD_Size / 2;i++){
 8001556:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800155a:	f103 0304 	add.w	r3, r3, #4
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	3301      	adds	r3, #1
 8001562:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8001566:	f102 0204 	add.w	r2, r2, #4
 800156a:	6013      	str	r3, [r2, #0]
 800156c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001570:	f103 0304 	add.w	r3, r3, #4
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800157a:	f6ff aedd 	blt.w	8001338 <__measureAM+0x50>
		}
	}
	if(abnormal_A < tSys.fftAmp[abnormalIndex+1]){
 800157e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001582:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001586:	3301      	adds	r3, #1
 8001588:	4aa7      	ldr	r2, [pc, #668]	; (8001828 <__measureAM+0x540>)
 800158a:	3330      	adds	r3, #48	; 0x30
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	4413      	add	r3, r2
 8001590:	3304      	adds	r3, #4
 8001592:	ed93 7a00 	vldr	s14, [r3]
 8001596:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800159a:	ed53 7a05 	vldr	s15, [r3, #-20]	; 0xffffffec
 800159e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a6:	dd0e      	ble.n	80015c6 <__measureAM+0x2de>
		abnormal_A = tSys.fftAmp[abnormalIndex+1];
 80015a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ac:	f853 3c24 	ldr.w	r3, [r3, #-36]
 80015b0:	3301      	adds	r3, #1
 80015b2:	4a9d      	ldr	r2, [pc, #628]	; (8001828 <__measureAM+0x540>)
 80015b4:	3330      	adds	r3, #48	; 0x30
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	4413      	add	r3, r2
 80015ba:	3304      	adds	r3, #4
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015c2:	f842 3c14 	str.w	r3, [r2, #-20]
	}
	if(positiveVol_A < tSys.fftAmp[posIndex+1]){
 80015c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ca:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80015ce:	3301      	adds	r3, #1
 80015d0:	4a95      	ldr	r2, [pc, #596]	; (8001828 <__measureAM+0x540>)
 80015d2:	3330      	adds	r3, #48	; 0x30
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	4413      	add	r3, r2
 80015d8:	3304      	adds	r3, #4
 80015da:	ed93 7a00 	vldr	s14, [r3]
 80015de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015e2:	ed53 7a03 	vldr	s15, [r3, #-12]
 80015e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ee:	dd32      	ble.n	8001656 <__measureAM+0x36e>
		positiveVol_A = tSys.fftAmp[posIndex+1];
 80015f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015f4:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80015f8:	3301      	adds	r3, #1
 80015fa:	4a8b      	ldr	r2, [pc, #556]	; (8001828 <__measureAM+0x540>)
 80015fc:	3330      	adds	r3, #48	; 0x30
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	4413      	add	r3, r2
 8001602:	3304      	adds	r3, #4
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800160a:	f842 3c0c 	str.w	r3, [r2, #-12]
		if(positiveVol_A < tSys.fftAmp[posIndex+2]){
 800160e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001612:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8001616:	3302      	adds	r3, #2
 8001618:	4a83      	ldr	r2, [pc, #524]	; (8001828 <__measureAM+0x540>)
 800161a:	3330      	adds	r3, #48	; 0x30
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	4413      	add	r3, r2
 8001620:	3304      	adds	r3, #4
 8001622:	ed93 7a00 	vldr	s14, [r3]
 8001626:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800162a:	ed53 7a03 	vldr	s15, [r3, #-12]
 800162e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001636:	dd0e      	ble.n	8001656 <__measureAM+0x36e>
			positiveVol_A = tSys.fftAmp[posIndex+2];
 8001638:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800163c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8001640:	3302      	adds	r3, #2
 8001642:	4a79      	ldr	r2, [pc, #484]	; (8001828 <__measureAM+0x540>)
 8001644:	3330      	adds	r3, #48	; 0x30
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	4413      	add	r3, r2
 800164a:	3304      	adds	r3, #4
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001652:	f842 3c0c 	str.w	r3, [r2, #-12]
		}
	}
	if(negativeVol_A < tSys.fftAmp[negIndex+1]){
 8001656:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800165a:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800165e:	3301      	adds	r3, #1
 8001660:	4a71      	ldr	r2, [pc, #452]	; (8001828 <__measureAM+0x540>)
 8001662:	3330      	adds	r3, #48	; 0x30
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4413      	add	r3, r2
 8001668:	3304      	adds	r3, #4
 800166a:	ed93 7a00 	vldr	s14, [r3]
 800166e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001672:	ed53 7a04 	vldr	s15, [r3, #-16]
 8001676:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800167a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800167e:	dd32      	ble.n	80016e6 <__measureAM+0x3fe>
		negativeVol_A = tSys.fftAmp[negIndex+1];
 8001680:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001684:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001688:	3301      	adds	r3, #1
 800168a:	4a67      	ldr	r2, [pc, #412]	; (8001828 <__measureAM+0x540>)
 800168c:	3330      	adds	r3, #48	; 0x30
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	4413      	add	r3, r2
 8001692:	3304      	adds	r3, #4
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800169a:	f842 3c10 	str.w	r3, [r2, #-16]
		if(negativeVol_A < tSys.fftAmp[negIndex+2]){
 800169e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016a2:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80016a6:	3302      	adds	r3, #2
 80016a8:	4a5f      	ldr	r2, [pc, #380]	; (8001828 <__measureAM+0x540>)
 80016aa:	3330      	adds	r3, #48	; 0x30
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	4413      	add	r3, r2
 80016b0:	3304      	adds	r3, #4
 80016b2:	ed93 7a00 	vldr	s14, [r3]
 80016b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016ba:	ed53 7a04 	vldr	s15, [r3, #-16]
 80016be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c6:	dd0e      	ble.n	80016e6 <__measureAM+0x3fe>
			negativeVol_A = tSys.fftAmp[negIndex+2];
 80016c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016cc:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80016d0:	3302      	adds	r3, #2
 80016d2:	4a55      	ldr	r2, [pc, #340]	; (8001828 <__measureAM+0x540>)
 80016d4:	3330      	adds	r3, #48	; 0x30
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	4413      	add	r3, r2
 80016da:	3304      	adds	r3, #4
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016e2:	f842 3c10 	str.w	r3, [r2, #-16]
		}
	}

	delay_ms(400);
 80016e6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80016ea:	f7ff fd6f 	bl	80011cc <delay_ms>

	tSys.ma = (positiveVol_A + negativeVol_A) / 58.1f /4;					//AMma
 80016ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016f2:	ed13 7a03 	vldr	s14, [r3, #-12]
 80016f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016fa:	ed53 7a04 	vldr	s15, [r3, #-16]
 80016fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001702:	eddf 6a4a 	vldr	s13, [pc, #296]	; 800182c <__measureAM+0x544>
 8001706:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800170a:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800170e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001712:	4b45      	ldr	r3, [pc, #276]	; (8001828 <__measureAM+0x540>)
 8001714:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001718:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
	tSys.AMfre = (posIndex + negIndex) / 2 * tSys.Fs / AD_Size;				//AM
 800171c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001720:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8001724:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001728:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800172c:	4413      	add	r3, r2
 800172e:	0fda      	lsrs	r2, r3, #31
 8001730:	4413      	add	r3, r2
 8001732:	105b      	asrs	r3, r3, #1
 8001734:	ee07 3a90 	vmov	s15, r3
 8001738:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800173c:	4b3a      	ldr	r3, [pc, #232]	; (8001828 <__measureAM+0x540>)
 800173e:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 8001742:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001746:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001830 <__measureAM+0x548>
 800174a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800174e:	4b36      	ldr	r3, [pc, #216]	; (8001828 <__measureAM+0x540>)
 8001750:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001754:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc
	tSys.AMoffset = directVol_A;											//AM
 8001758:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800175c:	f853 3c08 	ldr.w	r3, [r3, #-8]
 8001760:	4a31      	ldr	r2, [pc, #196]	; (8001828 <__measureAM+0x540>)
 8001762:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001766:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0

	//AMma
    SetTFTText(0,7,"AM");
 800176a:	4a32      	ldr	r2, [pc, #200]	; (8001834 <__measureAM+0x54c>)
 800176c:	2107      	movs	r1, #7
 800176e:	2000      	movs	r0, #0
 8001770:	f008 f9c8 	bl	8009b04 <SetTFTText>
    SetTextValueFloat(0,8,tSys.ma);
 8001774:	4b2c      	ldr	r3, [pc, #176]	; (8001828 <__measureAM+0x540>)
 8001776:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800177a:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 800177e:	eeb0 0a67 	vmov.f32	s0, s15
 8001782:	2108      	movs	r1, #8
 8001784:	2000      	movs	r0, #0
 8001786:	f008 f9df 	bl	8009b48 <SetTextValueFloat>
    SetTextValueFloat(0,9,tSys.AMfre/1000.f + 0.04);
 800178a:	4b27      	ldr	r3, [pc, #156]	; (8001828 <__measureAM+0x540>)
 800178c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001790:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8001794:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001838 <__measureAM+0x550>
 8001798:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800179c:	ee16 0a90 	vmov	r0, s13
 80017a0:	f7fe fed2 	bl	8000548 <__aeabi_f2d>
 80017a4:	a31e      	add	r3, pc, #120	; (adr r3, 8001820 <__measureAM+0x538>)
 80017a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017aa:	f7fe fd6f 	bl	800028c <__adddf3>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	4610      	mov	r0, r2
 80017b4:	4619      	mov	r1, r3
 80017b6:	f7ff fa17 	bl	8000be8 <__aeabi_d2f>
 80017ba:	4603      	mov	r3, r0
 80017bc:	ee00 3a10 	vmov	s0, r3
 80017c0:	2109      	movs	r1, #9
 80017c2:	2000      	movs	r0, #0
 80017c4:	f008 f9c0 	bl	8009b48 <SetTextValueFloat>
    SetTextValueFloat(0,10,10);
 80017c8:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80017cc:	210a      	movs	r1, #10
 80017ce:	2000      	movs	r0, #0
 80017d0:	f008 f9ba 	bl	8009b48 <SetTextValueFloat>
    SetTFTText(0,13," ");
 80017d4:	4a19      	ldr	r2, [pc, #100]	; (800183c <__measureAM+0x554>)
 80017d6:	210d      	movs	r1, #13
 80017d8:	2000      	movs	r0, #0
 80017da:	f008 f993 	bl	8009b04 <SetTFTText>

    ad9959_write_frequency(AD9959_CHANNEL_3, tSys.AMfre + 40);
 80017de:	4b12      	ldr	r3, [pc, #72]	; (8001828 <__measureAM+0x540>)
 80017e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017e4:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 80017e8:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001840 <__measureAM+0x558>
 80017ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017f4:	ee17 1a90 	vmov	r1, s15
 80017f8:	2080      	movs	r0, #128	; 0x80
 80017fa:	f003 fa39 	bl	8004c70 <ad9959_write_frequency>
    ad9959_write_phase(AD9959_CHANNEL_3, 0);
 80017fe:	2100      	movs	r1, #0
 8001800:	2080      	movs	r0, #128	; 0x80
 8001802:	f003 fa0b 	bl	8004c1c <ad9959_write_phase>
    ad9959_write_amplitude(AD9959_CHANNEL_3, 184);
 8001806:	21b8      	movs	r1, #184	; 0xb8
 8001808:	2080      	movs	r0, #128	; 0x80
 800180a:	f003 fa71 	bl	8004cf0 <ad9959_write_amplitude>

}
 800180e:	bf00      	nop
 8001810:	f507 5781 	add.w	r7, r7, #4128	; 0x1020
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	f3af 8000 	nop.w
 8001820:	47ae147b 	.word	0x47ae147b
 8001824:	3fa47ae1 	.word	0x3fa47ae1
 8001828:	20002208 	.word	0x20002208
 800182c:	42686666 	.word	0x42686666
 8001830:	44800000 	.word	0x44800000
 8001834:	0800ffa8 	.word	0x0800ffa8
 8001838:	447a0000 	.word	0x447a0000
 800183c:	0800ffac 	.word	0x0800ffac
 8001840:	42200000 	.word	0x42200000

08001844 <__measureFM>:
      )
    return 1;
    else return 0;
}

void __measureFM(void){
 8001844:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001848:	f5ad 7d2e 	sub.w	sp, sp, #696	; 0x2b8
 800184c:	af00      	add	r7, sp, #0

	float FMamp[40] = {0,};
 800184e:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8001852:	22a0      	movs	r2, #160	; 0xa0
 8001854:	2100      	movs	r1, #0
 8001856:	4618      	mov	r0, r3
 8001858:	f009 fea8 	bl	800b5ac <memset>
	int FMampIndex[40] = {0,};
 800185c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001860:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001864:	4618      	mov	r0, r3
 8001866:	23a0      	movs	r3, #160	; 0xa0
 8001868:	461a      	mov	r2, r3
 800186a:	2100      	movs	r1, #0
 800186c:	f009 fe9e 	bl	800b5ac <memset>
	int index = 0;
 8001870:	2300      	movs	r3, #0
 8001872:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4
	float modAmp1 = 0,modAmp2 = 0,exAmp = 0;
 8001876:	f04f 0300 	mov.w	r3, #0
 800187a:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
 800187e:	f04f 0300 	mov.w	r3, #0
 8001882:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
 8001886:	f04f 0300 	mov.w	r3, #0
 800188a:	f8c7 32a4 	str.w	r3, [r7, #676]	; 0x2a4
	int modIndex1 = 0,modIndex2 = 0,exIndex = 0;
 800188e:	2300      	movs	r3, #0
 8001890:	f8c7 32a0 	str.w	r3, [r7, #672]	; 0x2a0
 8001894:	2300      	movs	r3, #0
 8001896:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
 800189a:	2300      	movs	r3, #0
 800189c:	f8c7 3298 	str.w	r3, [r7, #664]	; 0x298

	double __Jx0,__Jx1,__Jx2;	//J(x)
	float Jx0Amp[2]={0,};
 80018a0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80018a4:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80018a8:	461a      	mov	r2, r3
 80018aa:	2300      	movs	r3, #0
 80018ac:	6013      	str	r3, [r2, #0]
 80018ae:	6053      	str	r3, [r2, #4]
	int Jx0Index[2]={0,};
 80018b0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80018b4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80018b8:	461a      	mov	r2, r3
 80018ba:	2300      	movs	r3, #0
 80018bc:	6013      	str	r3, [r2, #0]
 80018be:	6053      	str	r3, [r2, #4]
	float Jx1Amp[2]={0,};
 80018c0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80018c4:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80018c8:	461a      	mov	r2, r3
 80018ca:	2300      	movs	r3, #0
 80018cc:	6013      	str	r3, [r2, #0]
 80018ce:	6053      	str	r3, [r2, #4]
	int Jx1Index[2]={0,};
 80018d0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80018d4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80018d8:	461a      	mov	r2, r3
 80018da:	2300      	movs	r3, #0
 80018dc:	6013      	str	r3, [r2, #0]
 80018de:	6053      	str	r3, [r2, #4]
	float Jx2Amp[2]={0,};
 80018e0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80018e4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80018e8:	461a      	mov	r2, r3
 80018ea:	2300      	movs	r3, #0
 80018ec:	6013      	str	r3, [r2, #0]
 80018ee:	6053      	str	r3, [r2, #4]
	int Jx2Index[2]={0,};
 80018f0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80018f4:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80018f8:	461a      	mov	r2, r3
 80018fa:	2300      	movs	r3, #0
 80018fc:	6013      	str	r3, [r2, #0]
 80018fe:	6053      	str	r3, [r2, #4]
	volatile int Jx0Flag = 0,Jx1Flag = 0,Jx2Flag = 0;
 8001900:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001904:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001910:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800191c:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]
	int bessi0I = 0,bessi1I = 0,bessi2I = 0;
 8001924:	2300      	movs	r3, #0
 8001926:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
 800192a:	2300      	movs	r3, #0
 800192c:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
 8001930:	2300      	movs	r3, #0
 8001932:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
	int bessi0Index[10]={0,},bessi1Index[10]={0,},bessi2Index[10]={0,},__bessi = 0;;
 8001936:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800193a:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 800193e:	4618      	mov	r0, r3
 8001940:	2328      	movs	r3, #40	; 0x28
 8001942:	461a      	mov	r2, r3
 8001944:	2100      	movs	r1, #0
 8001946:	f009 fe31 	bl	800b5ac <memset>
 800194a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800194e:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 8001952:	4618      	mov	r0, r3
 8001954:	2328      	movs	r3, #40	; 0x28
 8001956:	461a      	mov	r2, r3
 8001958:	2100      	movs	r1, #0
 800195a:	f009 fe27 	bl	800b5ac <memset>
 800195e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001962:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8001966:	4618      	mov	r0, r3
 8001968:	2328      	movs	r3, #40	; 0x28
 800196a:	461a      	mov	r2, r3
 800196c:	2100      	movs	r1, #0
 800196e:	f009 fe1d 	bl	800b5ac <memset>
 8001972:	2300      	movs	r3, #0
 8001974:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
	float bessi0X[10] = {0,},bessi1X[10] = {0,},bessi2X[10] = {0,};
 8001978:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800197c:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 8001980:	4618      	mov	r0, r3
 8001982:	2328      	movs	r3, #40	; 0x28
 8001984:	461a      	mov	r2, r3
 8001986:	2100      	movs	r1, #0
 8001988:	f009 fe10 	bl	800b5ac <memset>
 800198c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001990:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8001994:	4618      	mov	r0, r3
 8001996:	2328      	movs	r3, #40	; 0x28
 8001998:	461a      	mov	r2, r3
 800199a:	2100      	movs	r1, #0
 800199c:	f009 fe06 	bl	800b5ac <memset>
 80019a0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80019a4:	f5a3 732e 	sub.w	r3, r3, #696	; 0x2b8
 80019a8:	4618      	mov	r0, r3
 80019aa:	2328      	movs	r3, #40	; 0x28
 80019ac:	461a      	mov	r2, r3
 80019ae:	2100      	movs	r1, #0
 80019b0:	f009 fdfc 	bl	800b5ac <memset>

	ad9959_write_frequency(AD9959_CHANNEL_0,10000000);
 80019b4:	4988      	ldr	r1, [pc, #544]	; (8001bd8 <__measureFM+0x394>)
 80019b6:	2010      	movs	r0, #16
 80019b8:	f003 f95a 	bl	8004c70 <ad9959_write_frequency>
	delay_ms(25);
 80019bc:	2019      	movs	r0, #25
 80019be:	f7ff fc05 	bl	80011cc <delay_ms>
	ADarr_Init();
 80019c2:	f7ff fb4d 	bl	8001060 <ADarr_Init>
	get_AD_Results();
 80019c6:	f7ff fb67 	bl	8001098 <get_AD_Results>
	calc_FFT(AD_arr,tSys.fftAmp);
 80019ca:	4984      	ldr	r1, [pc, #528]	; (8001bdc <__measureFM+0x398>)
 80019cc:	4884      	ldr	r0, [pc, #528]	; (8001be0 <__measureFM+0x39c>)
 80019ce:	f7ff fb13 	bl	8000ff8 <calc_FFT>

	for(int i = 1;i < AD_Size/2;i++){		//
 80019d2:	2301      	movs	r3, #1
 80019d4:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
 80019d8:	e133      	b.n	8001c42 <__measureFM+0x3fe>
		if(tSys.fftAmp[i] > 35){
 80019da:	4a82      	ldr	r2, [pc, #520]	; (8001be4 <__measureFM+0x3a0>)
 80019dc:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 80019e0:	3330      	adds	r3, #48	; 0x30
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	4413      	add	r3, r2
 80019e6:	3304      	adds	r3, #4
 80019e8:	edd3 7a00 	vldr	s15, [r3]
 80019ec:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8001be8 <__measureFM+0x3a4>
 80019f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f8:	f340 811e 	ble.w	8001c38 <__measureFM+0x3f4>
			FMampIndex[index] = i;
 80019fc:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001a00:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001a04:	f8d7 22b4 	ldr.w	r2, [r7, #692]	; 0x2b4
 8001a08:	f8d7 12b0 	ldr.w	r1, [r7, #688]	; 0x2b0
 8001a0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			FMamp[index] = tSys.fftAmp[i];
 8001a10:	4a74      	ldr	r2, [pc, #464]	; (8001be4 <__measureFM+0x3a0>)
 8001a12:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001a16:	3330      	adds	r3, #48	; 0x30
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	4413      	add	r3, r2
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	f503 732e 	add.w	r3, r3, #696	; 0x2b8
 8001a2a:	443b      	add	r3, r7
 8001a2c:	3bec      	subs	r3, #236	; 0xec
 8001a2e:	601a      	str	r2, [r3, #0]
			index++;
 8001a30:	f8d7 32b4 	ldr.w	r3, [r7, #692]	; 0x2b4
 8001a34:	3301      	adds	r3, #1
 8001a36:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4

			if(Jx0Flag == 0){
 8001a3a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001a3e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d11f      	bne.n	8001a88 <__measureFM+0x244>
				Jx0Amp[0] = tSys.fftAmp[i];
 8001a48:	4a66      	ldr	r2, [pc, #408]	; (8001be4 <__measureFM+0x3a0>)
 8001a4a:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001a4e:	3330      	adds	r3, #48	; 0x30
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	4413      	add	r3, r2
 8001a54:	3304      	adds	r3, #4
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001a5c:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001a60:	601a      	str	r2, [r3, #0]
				Jx0Index[0] = i;
 8001a62:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001a66:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001a6a:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8001a6e:	601a      	str	r2, [r3, #0]
				i += 5;
 8001a70:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001a74:	3305      	adds	r3, #5
 8001a76:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
				Jx0Flag = 1;
 8001a7a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001a7e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001a82:	2201      	movs	r2, #1
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	e0d7      	b.n	8001c38 <__measureFM+0x3f4>
			}
			else if(Jx0Flag == 1){
 8001a88:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001a8c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d125      	bne.n	8001ae2 <__measureFM+0x29e>
				Jx0Amp[1] = tSys.fftAmp[i];
 8001a96:	4a53      	ldr	r2, [pc, #332]	; (8001be4 <__measureFM+0x3a0>)
 8001a98:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001a9c:	3330      	adds	r3, #48	; 0x30
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	4413      	add	r3, r2
 8001aa2:	3304      	adds	r3, #4
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001aaa:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001aae:	605a      	str	r2, [r3, #4]
				Jx0Index[1] = i;
 8001ab0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ab4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001ab8:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8001abc:	605a      	str	r2, [r3, #4]
				i += 5;
 8001abe:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001ac2:	3305      	adds	r3, #5
 8001ac4:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
				Jx0Flag = 2;
 8001ac8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001acc:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001ad0:	2202      	movs	r2, #2
 8001ad2:	601a      	str	r2, [r3, #0]
				Jx1Flag = 1;
 8001ad4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ad8:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001adc:	2201      	movs	r2, #1
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	e0aa      	b.n	8001c38 <__measureFM+0x3f4>
			}
			else if(Jx1Flag == 1){
 8001ae2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ae6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d11f      	bne.n	8001b30 <__measureFM+0x2ec>
				Jx1Amp[0] = tSys.fftAmp[i];
 8001af0:	4a3c      	ldr	r2, [pc, #240]	; (8001be4 <__measureFM+0x3a0>)
 8001af2:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001af6:	3330      	adds	r3, #48	; 0x30
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	4413      	add	r3, r2
 8001afc:	3304      	adds	r3, #4
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b04:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001b08:	601a      	str	r2, [r3, #0]
				Jx1Index[0] = i;
 8001b0a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b0e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001b12:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8001b16:	601a      	str	r2, [r3, #0]
				i += 5;
 8001b18:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001b1c:	3305      	adds	r3, #5
 8001b1e:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
				Jx1Flag = 2;
 8001b22:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b26:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001b2a:	2202      	movs	r2, #2
 8001b2c:	601a      	str	r2, [r3, #0]
 8001b2e:	e083      	b.n	8001c38 <__measureFM+0x3f4>
			}
			else if(Jx1Flag == 2){
 8001b30:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b34:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d125      	bne.n	8001b8a <__measureFM+0x346>
				Jx1Amp[1] = tSys.fftAmp[i];
 8001b3e:	4a29      	ldr	r2, [pc, #164]	; (8001be4 <__measureFM+0x3a0>)
 8001b40:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001b44:	3330      	adds	r3, #48	; 0x30
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	4413      	add	r3, r2
 8001b4a:	3304      	adds	r3, #4
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b52:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001b56:	605a      	str	r2, [r3, #4]
				Jx1Index[1] = i;
 8001b58:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b5c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001b60:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8001b64:	605a      	str	r2, [r3, #4]
				i+=5;
 8001b66:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001b6a:	3305      	adds	r3, #5
 8001b6c:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
				Jx1Flag = 3;
 8001b70:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b74:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001b78:	2203      	movs	r2, #3
 8001b7a:	601a      	str	r2, [r3, #0]
				Jx2Flag = 1;
 8001b7c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b80:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001b84:	2201      	movs	r2, #1
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	e056      	b.n	8001c38 <__measureFM+0x3f4>
			}
			else if(Jx2Flag == 1){
 8001b8a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001b8e:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d129      	bne.n	8001bec <__measureFM+0x3a8>
				Jx2Amp[0] = tSys.fftAmp[i];
 8001b98:	4a12      	ldr	r2, [pc, #72]	; (8001be4 <__measureFM+0x3a0>)
 8001b9a:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001b9e:	3330      	adds	r3, #48	; 0x30
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	4413      	add	r3, r2
 8001ba4:	3304      	adds	r3, #4
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001bac:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001bb0:	601a      	str	r2, [r3, #0]
				Jx2Index[0] = i;
 8001bb2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001bb6:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001bba:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8001bbe:	601a      	str	r2, [r3, #0]
				i += 5;
 8001bc0:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001bc4:	3305      	adds	r3, #5
 8001bc6:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
				Jx2Flag = 2;
 8001bca:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001bce:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001bd2:	2202      	movs	r2, #2
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	e02f      	b.n	8001c38 <__measureFM+0x3f4>
 8001bd8:	00989680 	.word	0x00989680
 8001bdc:	200022cc 	.word	0x200022cc
 8001be0:	200011fc 	.word	0x200011fc
 8001be4:	20002208 	.word	0x20002208
 8001be8:	420c0000 	.word	0x420c0000
			}
			else if(Jx2Flag == 2){
 8001bec:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001bf0:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d11e      	bne.n	8001c38 <__measureFM+0x3f4>
				Jx2Amp[1] = tSys.fftAmp[i];
 8001bfa:	4ad8      	ldr	r2, [pc, #864]	; (8001f5c <__measureFM+0x718>)
 8001bfc:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001c00:	3330      	adds	r3, #48	; 0x30
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	4413      	add	r3, r2
 8001c06:	3304      	adds	r3, #4
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001c0e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001c12:	605a      	str	r2, [r3, #4]
				Jx2Index[1] = i;
 8001c14:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001c18:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001c1c:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8001c20:	605a      	str	r2, [r3, #4]
				i+=5;
 8001c22:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001c26:	3305      	adds	r3, #5
 8001c28:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
				Jx2Flag = 3;
 8001c2c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001c30:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001c34:	2203      	movs	r2, #3
 8001c36:	601a      	str	r2, [r3, #0]
	for(int i = 1;i < AD_Size/2;i++){		//
 8001c38:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
 8001c42:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8001c46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c4a:	f6ff aec6 	blt.w	80019da <__measureFM+0x196>
			}

		}
	}
	if(Jx0Amp[0] < tSys.fftAmp[Jx0Index[0] + 1]){
 8001c4e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001c52:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001c56:	ed93 7a00 	vldr	s14, [r3]
 8001c5a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001c5e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	3301      	adds	r3, #1
 8001c66:	4abd      	ldr	r2, [pc, #756]	; (8001f5c <__measureFM+0x718>)
 8001c68:	3330      	adds	r3, #48	; 0x30
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	4413      	add	r3, r2
 8001c6e:	3304      	adds	r3, #4
 8001c70:	edd3 7a00 	vldr	s15, [r3]
 8001c74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7c:	f140 8084 	bpl.w	8001d88 <__measureFM+0x544>
		Jx0Amp[0] = tSys.fftAmp[Jx0Index[0] + 1];
 8001c80:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001c84:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	4ab3      	ldr	r2, [pc, #716]	; (8001f5c <__measureFM+0x718>)
 8001c8e:	3330      	adds	r3, #48	; 0x30
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4413      	add	r3, r2
 8001c94:	3304      	adds	r3, #4
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001c9c:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001ca0:	601a      	str	r2, [r3, #0]
		Jx0Index[0] +=1;
 8001ca2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ca6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	1c5a      	adds	r2, r3, #1
 8001cae:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001cb2:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001cb6:	601a      	str	r2, [r3, #0]
		if(Jx0Amp[0] < tSys.fftAmp[Jx0Index[0] + 1]){
 8001cb8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001cbc:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001cc0:	ed93 7a00 	vldr	s14, [r3]
 8001cc4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001cc8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	4aa2      	ldr	r2, [pc, #648]	; (8001f5c <__measureFM+0x718>)
 8001cd2:	3330      	adds	r3, #48	; 0x30
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	3304      	adds	r3, #4
 8001cda:	edd3 7a00 	vldr	s15, [r3]
 8001cde:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ce6:	d54f      	bpl.n	8001d88 <__measureFM+0x544>
			Jx0Amp[0] = tSys.fftAmp[Jx0Index[0] + 1];
 8001ce8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001cec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	4a99      	ldr	r2, [pc, #612]	; (8001f5c <__measureFM+0x718>)
 8001cf6:	3330      	adds	r3, #48	; 0x30
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	4413      	add	r3, r2
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d04:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001d08:	601a      	str	r2, [r3, #0]
			Jx0Index[0]+=1;
 8001d0a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d0e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	1c5a      	adds	r2, r3, #1
 8001d16:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d1a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001d1e:	601a      	str	r2, [r3, #0]
			if(Jx0Amp[0] < tSys.fftAmp[Jx0Index[0] + 1]){
 8001d20:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d24:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001d28:	ed93 7a00 	vldr	s14, [r3]
 8001d2c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d30:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	3301      	adds	r3, #1
 8001d38:	4a88      	ldr	r2, [pc, #544]	; (8001f5c <__measureFM+0x718>)
 8001d3a:	3330      	adds	r3, #48	; 0x30
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	4413      	add	r3, r2
 8001d40:	3304      	adds	r3, #4
 8001d42:	edd3 7a00 	vldr	s15, [r3]
 8001d46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4e:	d51b      	bpl.n	8001d88 <__measureFM+0x544>
					Jx0Amp[0] = tSys.fftAmp[Jx0Index[0] + 1];
 8001d50:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d54:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	4a7f      	ldr	r2, [pc, #508]	; (8001f5c <__measureFM+0x718>)
 8001d5e:	3330      	adds	r3, #48	; 0x30
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	4413      	add	r3, r2
 8001d64:	3304      	adds	r3, #4
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d6c:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001d70:	601a      	str	r2, [r3, #0]
					Jx0Index[0]+=1;
 8001d72:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d76:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	1c5a      	adds	r2, r3, #1
 8001d7e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d82:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001d86:	601a      	str	r2, [r3, #0]
			}
		}
	}
	if(Jx0Amp[1] < tSys.fftAmp[Jx0Index[1] + 1]){
 8001d88:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d8c:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001d90:	ed93 7a01 	vldr	s14, [r3, #4]
 8001d94:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001d98:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	4a6e      	ldr	r2, [pc, #440]	; (8001f5c <__measureFM+0x718>)
 8001da2:	3330      	adds	r3, #48	; 0x30
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	4413      	add	r3, r2
 8001da8:	3304      	adds	r3, #4
 8001daa:	edd3 7a00 	vldr	s15, [r3]
 8001dae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db6:	f140 8084 	bpl.w	8001ec2 <__measureFM+0x67e>
		Jx0Amp[1] = tSys.fftAmp[Jx0Index[1] + 1];
 8001dba:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001dbe:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	4a65      	ldr	r2, [pc, #404]	; (8001f5c <__measureFM+0x718>)
 8001dc8:	3330      	adds	r3, #48	; 0x30
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4413      	add	r3, r2
 8001dce:	3304      	adds	r3, #4
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001dd6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001dda:	605a      	str	r2, [r3, #4]
		Jx0Index[1]+=1;
 8001ddc:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001de0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	1c5a      	adds	r2, r3, #1
 8001de8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001dec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001df0:	605a      	str	r2, [r3, #4]
		if(Jx0Amp[1] < tSys.fftAmp[Jx0Index[1] + 1]){
 8001df2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001df6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001dfa:	ed93 7a01 	vldr	s14, [r3, #4]
 8001dfe:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e02:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	4a54      	ldr	r2, [pc, #336]	; (8001f5c <__measureFM+0x718>)
 8001e0c:	3330      	adds	r3, #48	; 0x30
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	4413      	add	r3, r2
 8001e12:	3304      	adds	r3, #4
 8001e14:	edd3 7a00 	vldr	s15, [r3]
 8001e18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e20:	d54f      	bpl.n	8001ec2 <__measureFM+0x67e>
			Jx0Amp[1] = tSys.fftAmp[Jx0Index[1] + 1];
 8001e22:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e26:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	4a4b      	ldr	r2, [pc, #300]	; (8001f5c <__measureFM+0x718>)
 8001e30:	3330      	adds	r3, #48	; 0x30
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	4413      	add	r3, r2
 8001e36:	3304      	adds	r3, #4
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e3e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001e42:	605a      	str	r2, [r3, #4]
			Jx0Index[1]+=1;
 8001e44:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e48:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	1c5a      	adds	r2, r3, #1
 8001e50:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e54:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001e58:	605a      	str	r2, [r3, #4]
			if(Jx0Amp[1] < tSys.fftAmp[Jx0Index[1] + 1]){
 8001e5a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e5e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001e62:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e66:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e6a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	3301      	adds	r3, #1
 8001e72:	4a3a      	ldr	r2, [pc, #232]	; (8001f5c <__measureFM+0x718>)
 8001e74:	3330      	adds	r3, #48	; 0x30
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	4413      	add	r3, r2
 8001e7a:	3304      	adds	r3, #4
 8001e7c:	edd3 7a00 	vldr	s15, [r3]
 8001e80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e88:	d51b      	bpl.n	8001ec2 <__measureFM+0x67e>
				Jx0Amp[1] = tSys.fftAmp[Jx0Index[1] + 1];
 8001e8a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001e8e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	3301      	adds	r3, #1
 8001e96:	4a31      	ldr	r2, [pc, #196]	; (8001f5c <__measureFM+0x718>)
 8001e98:	3330      	adds	r3, #48	; 0x30
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	4413      	add	r3, r2
 8001e9e:	3304      	adds	r3, #4
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ea6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001eaa:	605a      	str	r2, [r3, #4]
				Jx0Index[1]+=1;
 8001eac:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001eb0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	1c5a      	adds	r2, r3, #1
 8001eb8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ebc:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001ec0:	605a      	str	r2, [r3, #4]
			}
		}
	}
	if(Jx1Amp[0] < tSys.fftAmp[Jx1Index[0] + 1]){
 8001ec2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ec6:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001eca:	ed93 7a00 	vldr	s14, [r3]
 8001ece:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ed2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	4a20      	ldr	r2, [pc, #128]	; (8001f5c <__measureFM+0x718>)
 8001edc:	3330      	adds	r3, #48	; 0x30
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4413      	add	r3, r2
 8001ee2:	3304      	adds	r3, #4
 8001ee4:	edd3 7a00 	vldr	s15, [r3]
 8001ee8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef0:	f140 8087 	bpl.w	8002002 <__measureFM+0x7be>
		Jx1Amp[0] = tSys.fftAmp[Jx1Index[0] + 1];
 8001ef4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ef8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	3301      	adds	r3, #1
 8001f00:	4a16      	ldr	r2, [pc, #88]	; (8001f5c <__measureFM+0x718>)
 8001f02:	3330      	adds	r3, #48	; 0x30
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4413      	add	r3, r2
 8001f08:	3304      	adds	r3, #4
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f10:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001f14:	601a      	str	r2, [r3, #0]
		Jx1Index[0]+=1;
 8001f16:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f1a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	1c5a      	adds	r2, r3, #1
 8001f22:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f26:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001f2a:	601a      	str	r2, [r3, #0]
		if(Jx1Amp[0] < tSys.fftAmp[Jx1Index[0] + 1]){
 8001f2c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f30:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001f34:	ed93 7a00 	vldr	s14, [r3]
 8001f38:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f3c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	3301      	adds	r3, #1
 8001f44:	4a05      	ldr	r2, [pc, #20]	; (8001f5c <__measureFM+0x718>)
 8001f46:	3330      	adds	r3, #48	; 0x30
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	4413      	add	r3, r2
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	edd3 7a00 	vldr	s15, [r3]
 8001f52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f5a:	e001      	b.n	8001f60 <__measureFM+0x71c>
 8001f5c:	20002208 	.word	0x20002208
 8001f60:	d54f      	bpl.n	8002002 <__measureFM+0x7be>
			Jx1Amp[0] = tSys.fftAmp[Jx1Index[0] + 1];
 8001f62:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f66:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	4ad7      	ldr	r2, [pc, #860]	; (80022cc <__measureFM+0xa88>)
 8001f70:	3330      	adds	r3, #48	; 0x30
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	4413      	add	r3, r2
 8001f76:	3304      	adds	r3, #4
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f7e:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001f82:	601a      	str	r2, [r3, #0]
			Jx1Index[0]+=1;if(Jx1Amp[0] < tSys.fftAmp[Jx1Index[0] + 1]){
 8001f84:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f88:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	1c5a      	adds	r2, r3, #1
 8001f90:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f94:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001f98:	601a      	str	r2, [r3, #0]
 8001f9a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001f9e:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001fa2:	ed93 7a00 	vldr	s14, [r3]
 8001fa6:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001faa:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	4ac6      	ldr	r2, [pc, #792]	; (80022cc <__measureFM+0xa88>)
 8001fb4:	3330      	adds	r3, #48	; 0x30
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	4413      	add	r3, r2
 8001fba:	3304      	adds	r3, #4
 8001fbc:	edd3 7a00 	vldr	s15, [r3]
 8001fc0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc8:	d51b      	bpl.n	8002002 <__measureFM+0x7be>
				Jx1Amp[0] = tSys.fftAmp[Jx1Index[0] + 1];
 8001fca:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001fce:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	4abd      	ldr	r2, [pc, #756]	; (80022cc <__measureFM+0xa88>)
 8001fd8:	3330      	adds	r3, #48	; 0x30
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4413      	add	r3, r2
 8001fde:	3304      	adds	r3, #4
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001fe6:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001fea:	601a      	str	r2, [r3, #0]
				Jx1Index[0]+=1;
 8001fec:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ff0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	1c5a      	adds	r2, r3, #1
 8001ff8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8001ffc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002000:	601a      	str	r2, [r3, #0]
			}

		}
	}
	if(Jx1Amp[1] < tSys.fftAmp[Jx1Index[1] + 1]){
 8002002:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002006:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800200a:	ed93 7a01 	vldr	s14, [r3, #4]
 800200e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002012:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	3301      	adds	r3, #1
 800201a:	4aac      	ldr	r2, [pc, #688]	; (80022cc <__measureFM+0xa88>)
 800201c:	3330      	adds	r3, #48	; 0x30
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	4413      	add	r3, r2
 8002022:	3304      	adds	r3, #4
 8002024:	edd3 7a00 	vldr	s15, [r3]
 8002028:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800202c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002030:	f140 8084 	bpl.w	800213c <__measureFM+0x8f8>
		Jx1Amp[1] = tSys.fftAmp[Jx1Index[1] + 1];
 8002034:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002038:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	3301      	adds	r3, #1
 8002040:	4aa2      	ldr	r2, [pc, #648]	; (80022cc <__measureFM+0xa88>)
 8002042:	3330      	adds	r3, #48	; 0x30
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4413      	add	r3, r2
 8002048:	3304      	adds	r3, #4
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002050:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002054:	605a      	str	r2, [r3, #4]
		Jx1Index[1]+=1;
 8002056:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800205a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	1c5a      	adds	r2, r3, #1
 8002062:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002066:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800206a:	605a      	str	r2, [r3, #4]
		if(Jx1Amp[1] < tSys.fftAmp[Jx1Index[1] + 1]){
 800206c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002070:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002074:	ed93 7a01 	vldr	s14, [r3, #4]
 8002078:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800207c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	3301      	adds	r3, #1
 8002084:	4a91      	ldr	r2, [pc, #580]	; (80022cc <__measureFM+0xa88>)
 8002086:	3330      	adds	r3, #48	; 0x30
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	4413      	add	r3, r2
 800208c:	3304      	adds	r3, #4
 800208e:	edd3 7a00 	vldr	s15, [r3]
 8002092:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800209a:	d54f      	bpl.n	800213c <__measureFM+0x8f8>
			Jx1Amp[1] = tSys.fftAmp[Jx1Index[1] + 1];
 800209c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80020a0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	3301      	adds	r3, #1
 80020a8:	4a88      	ldr	r2, [pc, #544]	; (80022cc <__measureFM+0xa88>)
 80020aa:	3330      	adds	r3, #48	; 0x30
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	4413      	add	r3, r2
 80020b0:	3304      	adds	r3, #4
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80020b8:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80020bc:	605a      	str	r2, [r3, #4]
			Jx1Index[1]+=1;
 80020be:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80020c2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	1c5a      	adds	r2, r3, #1
 80020ca:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80020ce:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80020d2:	605a      	str	r2, [r3, #4]
			if(Jx1Amp[1] < tSys.fftAmp[Jx1Index[1] + 1]){
 80020d4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80020d8:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80020dc:	ed93 7a01 	vldr	s14, [r3, #4]
 80020e0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80020e4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	3301      	adds	r3, #1
 80020ec:	4a77      	ldr	r2, [pc, #476]	; (80022cc <__measureFM+0xa88>)
 80020ee:	3330      	adds	r3, #48	; 0x30
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	4413      	add	r3, r2
 80020f4:	3304      	adds	r3, #4
 80020f6:	edd3 7a00 	vldr	s15, [r3]
 80020fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002102:	d51b      	bpl.n	800213c <__measureFM+0x8f8>
				Jx1Amp[1] = tSys.fftAmp[Jx1Index[1] + 1];
 8002104:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002108:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	3301      	adds	r3, #1
 8002110:	4a6e      	ldr	r2, [pc, #440]	; (80022cc <__measureFM+0xa88>)
 8002112:	3330      	adds	r3, #48	; 0x30
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4413      	add	r3, r2
 8002118:	3304      	adds	r3, #4
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002120:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002124:	605a      	str	r2, [r3, #4]
				Jx1Index[1]+=1;
 8002126:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800212a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	1c5a      	adds	r2, r3, #1
 8002132:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002136:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800213a:	605a      	str	r2, [r3, #4]
			}
		}
	}
	if(Jx2Amp[0] < tSys.fftAmp[Jx2Index[0] + 1]){
 800213c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002140:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002144:	ed93 7a00 	vldr	s14, [r3]
 8002148:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800214c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	3301      	adds	r3, #1
 8002154:	4a5d      	ldr	r2, [pc, #372]	; (80022cc <__measureFM+0xa88>)
 8002156:	3330      	adds	r3, #48	; 0x30
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	4413      	add	r3, r2
 800215c:	3304      	adds	r3, #4
 800215e:	edd3 7a00 	vldr	s15, [r3]
 8002162:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800216a:	f140 8084 	bpl.w	8002276 <__measureFM+0xa32>
		Jx2Amp[0] = tSys.fftAmp[Jx2Index[0] + 1];
 800216e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002172:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	3301      	adds	r3, #1
 800217a:	4a54      	ldr	r2, [pc, #336]	; (80022cc <__measureFM+0xa88>)
 800217c:	3330      	adds	r3, #48	; 0x30
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4413      	add	r3, r2
 8002182:	3304      	adds	r3, #4
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800218a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800218e:	601a      	str	r2, [r3, #0]
		Jx2Index[0]+=1;
 8002190:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002194:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	1c5a      	adds	r2, r3, #1
 800219c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80021a0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80021a4:	601a      	str	r2, [r3, #0]
		if(Jx2Amp[0] < tSys.fftAmp[Jx2Index[0] + 1]){
 80021a6:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80021aa:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80021ae:	ed93 7a00 	vldr	s14, [r3]
 80021b2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80021b6:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	3301      	adds	r3, #1
 80021be:	4a43      	ldr	r2, [pc, #268]	; (80022cc <__measureFM+0xa88>)
 80021c0:	3330      	adds	r3, #48	; 0x30
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	3304      	adds	r3, #4
 80021c8:	edd3 7a00 	vldr	s15, [r3]
 80021cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021d4:	d54f      	bpl.n	8002276 <__measureFM+0xa32>
			Jx2Amp[0] = tSys.fftAmp[Jx2Index[0] + 1];
 80021d6:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80021da:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	3301      	adds	r3, #1
 80021e2:	4a3a      	ldr	r2, [pc, #232]	; (80022cc <__measureFM+0xa88>)
 80021e4:	3330      	adds	r3, #48	; 0x30
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	4413      	add	r3, r2
 80021ea:	3304      	adds	r3, #4
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80021f2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80021f6:	601a      	str	r2, [r3, #0]
			Jx2Index[0]+=1;if(Jx2Amp[0] < tSys.fftAmp[Jx2Index[0] + 1]){
 80021f8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80021fc:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	1c5a      	adds	r2, r3, #1
 8002204:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002208:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800220c:	601a      	str	r2, [r3, #0]
 800220e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002212:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002216:	ed93 7a00 	vldr	s14, [r3]
 800221a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800221e:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	3301      	adds	r3, #1
 8002226:	4a29      	ldr	r2, [pc, #164]	; (80022cc <__measureFM+0xa88>)
 8002228:	3330      	adds	r3, #48	; 0x30
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	4413      	add	r3, r2
 800222e:	3304      	adds	r3, #4
 8002230:	edd3 7a00 	vldr	s15, [r3]
 8002234:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800223c:	d51b      	bpl.n	8002276 <__measureFM+0xa32>
				Jx2Amp[0] = tSys.fftAmp[Jx2Index[0] + 1];
 800223e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002242:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	3301      	adds	r3, #1
 800224a:	4a20      	ldr	r2, [pc, #128]	; (80022cc <__measureFM+0xa88>)
 800224c:	3330      	adds	r3, #48	; 0x30
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	4413      	add	r3, r2
 8002252:	3304      	adds	r3, #4
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800225a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800225e:	601a      	str	r2, [r3, #0]
				Jx2Index[0]+=1;
 8002260:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002264:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	1c5a      	adds	r2, r3, #1
 800226c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002270:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002274:	601a      	str	r2, [r3, #0]
			}
		}
	}
	if(Jx2Amp[1] < tSys.fftAmp[Jx2Index[1] + 1]){
 8002276:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800227a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800227e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002282:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002286:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	3301      	adds	r3, #1
 800228e:	4a0f      	ldr	r2, [pc, #60]	; (80022cc <__measureFM+0xa88>)
 8002290:	3330      	adds	r3, #48	; 0x30
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	4413      	add	r3, r2
 8002296:	3304      	adds	r3, #4
 8002298:	edd3 7a00 	vldr	s15, [r3]
 800229c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a4:	f140 8088 	bpl.w	80023b8 <__measureFM+0xb74>
		Jx2Amp[1] = tSys.fftAmp[Jx2Index[1] + 1];
 80022a8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80022ac:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	3301      	adds	r3, #1
 80022b4:	4a05      	ldr	r2, [pc, #20]	; (80022cc <__measureFM+0xa88>)
 80022b6:	3330      	adds	r3, #48	; 0x30
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	4413      	add	r3, r2
 80022bc:	3304      	adds	r3, #4
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80022c4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80022c8:	e002      	b.n	80022d0 <__measureFM+0xa8c>
 80022ca:	bf00      	nop
 80022cc:	20002208 	.word	0x20002208
 80022d0:	605a      	str	r2, [r3, #4]
		Jx2Index[1]+=1;
 80022d2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80022d6:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	1c5a      	adds	r2, r3, #1
 80022de:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80022e2:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80022e6:	605a      	str	r2, [r3, #4]
		if(Jx2Amp[1] < tSys.fftAmp[Jx2Index[1] + 1]){
 80022e8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80022ec:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80022f0:	ed93 7a01 	vldr	s14, [r3, #4]
 80022f4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80022f8:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	3301      	adds	r3, #1
 8002300:	4aba      	ldr	r2, [pc, #744]	; (80025ec <__measureFM+0xda8>)
 8002302:	3330      	adds	r3, #48	; 0x30
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	4413      	add	r3, r2
 8002308:	3304      	adds	r3, #4
 800230a:	edd3 7a00 	vldr	s15, [r3]
 800230e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002316:	d54f      	bpl.n	80023b8 <__measureFM+0xb74>
			Jx2Amp[1] = tSys.fftAmp[Jx2Index[1] + 1];
 8002318:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800231c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	3301      	adds	r3, #1
 8002324:	4ab1      	ldr	r2, [pc, #708]	; (80025ec <__measureFM+0xda8>)
 8002326:	3330      	adds	r3, #48	; 0x30
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4413      	add	r3, r2
 800232c:	3304      	adds	r3, #4
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002334:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002338:	605a      	str	r2, [r3, #4]
			Jx2Index[1]+=1;
 800233a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800233e:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	1c5a      	adds	r2, r3, #1
 8002346:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800234a:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800234e:	605a      	str	r2, [r3, #4]
			if(Jx2Amp[1] < tSys.fftAmp[Jx2Index[1] + 1]){
 8002350:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002354:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002358:	ed93 7a01 	vldr	s14, [r3, #4]
 800235c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002360:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	3301      	adds	r3, #1
 8002368:	4aa0      	ldr	r2, [pc, #640]	; (80025ec <__measureFM+0xda8>)
 800236a:	3330      	adds	r3, #48	; 0x30
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	4413      	add	r3, r2
 8002370:	3304      	adds	r3, #4
 8002372:	edd3 7a00 	vldr	s15, [r3]
 8002376:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800237a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800237e:	d51b      	bpl.n	80023b8 <__measureFM+0xb74>
				Jx2Amp[1] = tSys.fftAmp[Jx2Index[1] + 1];
 8002380:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002384:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	3301      	adds	r3, #1
 800238c:	4a97      	ldr	r2, [pc, #604]	; (80025ec <__measureFM+0xda8>)
 800238e:	3330      	adds	r3, #48	; 0x30
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	4413      	add	r3, r2
 8002394:	3304      	adds	r3, #4
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800239c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80023a0:	605a      	str	r2, [r3, #4]
				Jx2Index[1]+=1;
 80023a2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80023a6:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	1c5a      	adds	r2, r3, #1
 80023ae:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80023b2:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80023b6:	605a      	str	r2, [r3, #4]
			}
		}
	}

	if(fabs(Jx0Amp[0] - Jx0Amp[1])<=30){
 80023b8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80023bc:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80023c0:	ed93 7a00 	vldr	s14, [r3]
 80023c4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80023c8:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80023cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80023d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023d4:	eef0 7ae7 	vabs.f32	s15, s15
 80023d8:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80023dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e4:	f200 810a 	bhi.w	80025fc <__measureFM+0xdb8>
		if(fabs(Jx0Index[0] - Jx0Index[1]) < 20){
 80023e8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80023ec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80023f6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	4618      	mov	r0, r3
 8002400:	f7fe f890 	bl	8000524 <__aeabi_i2d>
 8002404:	4602      	mov	r2, r0
 8002406:	460b      	mov	r3, r1
 8002408:	4692      	mov	sl, r2
 800240a:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 800240e:	f04f 0200 	mov.w	r2, #0
 8002412:	4b77      	ldr	r3, [pc, #476]	; (80025f0 <__measureFM+0xdac>)
 8002414:	4650      	mov	r0, sl
 8002416:	4659      	mov	r1, fp
 8002418:	f7fe fb60 	bl	8000adc <__aeabi_dcmplt>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	f000 81c5 	beq.w	80027ae <__measureFM+0xf6a>
			tSys.FMfre = (Jx0Index[0] + Jx0Index[1]) / 2 * tSys.Fs / AD_Size;		//FM
 8002424:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002428:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002432:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	4413      	add	r3, r2
 800243a:	0fda      	lsrs	r2, r3, #31
 800243c:	4413      	add	r3, r2
 800243e:	105b      	asrs	r3, r3, #1
 8002440:	ee07 3a90 	vmov	s15, r3
 8002444:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002448:	4b68      	ldr	r3, [pc, #416]	; (80025ec <__measureFM+0xda8>)
 800244a:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 800244e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002452:	eddf 6a68 	vldr	s13, [pc, #416]	; 80025f4 <__measureFM+0xdb0>
 8002456:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800245a:	4b64      	ldr	r3, [pc, #400]	; (80025ec <__measureFM+0xda8>)
 800245c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002460:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
			__Jx0 = (Jx0Amp[0] + Jx0Amp[1]) / 2 / 5 /100;
 8002464:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002468:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800246c:	ed93 7a00 	vldr	s14, [r3]
 8002470:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002474:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002478:	edd3 7a01 	vldr	s15, [r3, #4]
 800247c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002480:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002484:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002488:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800248c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002490:	ed9f 7a59 	vldr	s14, [pc, #356]	; 80025f8 <__measureFM+0xdb4>
 8002494:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002498:	ee16 0a90 	vmov	r0, s13
 800249c:	f7fe f854 	bl	8000548 <__aeabi_f2d>
 80024a0:	4602      	mov	r2, r0
 80024a2:	460b      	mov	r3, r1
 80024a4:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
			if(fabs(Jx1Amp[1] - Jx1Amp[0])<=20){
 80024a8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80024ac:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80024b0:	ed93 7a01 	vldr	s14, [r3, #4]
 80024b4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80024b8:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80024bc:	edd3 7a00 	vldr	s15, [r3]
 80024c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024c4:	eef0 7ae7 	vabs.f32	s15, s15
 80024c8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80024cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d4:	d85c      	bhi.n	8002590 <__measureFM+0xd4c>
				__Jx1 = (Jx1Amp[0] + Jx1Amp[1]) / 2 / 5 /100;
 80024d6:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80024da:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80024de:	ed93 7a00 	vldr	s14, [r3]
 80024e2:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80024e6:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 80024ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80024ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024f2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80024f6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80024fa:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80024fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002502:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80025f8 <__measureFM+0xdb4>
 8002506:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800250a:	ee16 0a90 	vmov	r0, s13
 800250e:	f7fe f81b 	bl	8000548 <__aeabi_f2d>
 8002512:	4602      	mov	r2, r0
 8002514:	460b      	mov	r3, r1
 8002516:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
				if(fabs(Jx2Amp[1]-  Jx2Amp[0])<=20){
 800251a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800251e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002522:	ed93 7a01 	vldr	s14, [r3, #4]
 8002526:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800252a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800252e:	edd3 7a00 	vldr	s15, [r3]
 8002532:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002536:	eef0 7ae7 	vabs.f32	s15, s15
 800253a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800253e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002546:	f200 8132 	bhi.w	80027ae <__measureFM+0xf6a>
					__Jx2 = (Jx2Amp[0] + Jx2Amp[1]) / 2 / 5 /100;
 800254a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800254e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002552:	ed93 7a00 	vldr	s14, [r3]
 8002556:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800255a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800255e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002562:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002566:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800256a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800256e:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002572:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002576:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80025f8 <__measureFM+0xdb4>
 800257a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800257e:	ee16 0a90 	vmov	r0, s13
 8002582:	f7fd ffe1 	bl	8000548 <__aeabi_f2d>
 8002586:	4602      	mov	r2, r0
 8002588:	460b      	mov	r3, r1
 800258a:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
 800258e:	e10e      	b.n	80027ae <__measureFM+0xf6a>
				}
			}
			else{
				__Jx1 = Jx1Amp[0] / 5 / 100;
 8002590:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002594:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002598:	ed93 7a00 	vldr	s14, [r3]
 800259c:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80025a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025a4:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80025f8 <__measureFM+0xdb4>
 80025a8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80025ac:	ee16 0a90 	vmov	r0, s13
 80025b0:	f7fd ffca 	bl	8000548 <__aeabi_f2d>
 80025b4:	4602      	mov	r2, r0
 80025b6:	460b      	mov	r3, r1
 80025b8:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
				__Jx2 = Jx2Amp[0] / 5 / 100;
 80025bc:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80025c0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80025c4:	ed93 7a00 	vldr	s14, [r3]
 80025c8:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80025cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025d0:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80025f8 <__measureFM+0xdb4>
 80025d4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80025d8:	ee16 0a90 	vmov	r0, s13
 80025dc:	f7fd ffb4 	bl	8000548 <__aeabi_f2d>
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
 80025e8:	e0e1      	b.n	80027ae <__measureFM+0xf6a>
 80025ea:	bf00      	nop
 80025ec:	20002208 	.word	0x20002208
 80025f0:	40340000 	.word	0x40340000
 80025f4:	44800000 	.word	0x44800000
 80025f8:	42c80000 	.word	0x42c80000

			}
		}
	}
	else if(fabs(Jx0Amp[0] - Jx0Amp[1])>30&&fabs(Jx0Amp[1] - Jx1Amp[0])<=30){
 80025fc:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002600:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002604:	ed93 7a00 	vldr	s14, [r3]
 8002608:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800260c:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002610:	edd3 7a01 	vldr	s15, [r3, #4]
 8002614:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002618:	eef0 7ae7 	vabs.f32	s15, s15
 800261c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002620:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002628:	f340 80c1 	ble.w	80027ae <__measureFM+0xf6a>
 800262c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002630:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002634:	ed93 7a01 	vldr	s14, [r3, #4]
 8002638:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800263c:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002640:	edd3 7a00 	vldr	s15, [r3]
 8002644:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002648:	eef0 7ae7 	vabs.f32	s15, s15
 800264c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002650:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002658:	f200 80a9 	bhi.w	80027ae <__measureFM+0xf6a>
		if(fabs(Jx0Index[0] - Jx0Index[1]) > fabs(Jx0Index[1] - Jx1Index[0])){
 800265c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002660:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800266a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	4618      	mov	r0, r3
 8002674:	f7fd ff56 	bl	8000524 <__aeabi_i2d>
 8002678:	4602      	mov	r2, r0
 800267a:	460b      	mov	r3, r1
 800267c:	4614      	mov	r4, r2
 800267e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8002682:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002686:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800268a:	685a      	ldr	r2, [r3, #4]
 800268c:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002690:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	4618      	mov	r0, r3
 800269a:	f7fd ff43 	bl	8000524 <__aeabi_i2d>
 800269e:	4602      	mov	r2, r0
 80026a0:	460b      	mov	r3, r1
 80026a2:	4690      	mov	r8, r2
 80026a4:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80026a8:	4642      	mov	r2, r8
 80026aa:	464b      	mov	r3, r9
 80026ac:	4620      	mov	r0, r4
 80026ae:	4629      	mov	r1, r5
 80026b0:	f7fe fa32 	bl	8000b18 <__aeabi_dcmpgt>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d079      	beq.n	80027ae <__measureFM+0xf6a>
			tSys.FMfre = (Jx0Index[1] + Jx1Index[0]) / 2 * tSys.Fs / AD_Size;		//FM
 80026ba:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80026be:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80026c8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4413      	add	r3, r2
 80026d0:	0fda      	lsrs	r2, r3, #31
 80026d2:	4413      	add	r3, r2
 80026d4:	105b      	asrs	r3, r3, #1
 80026d6:	ee07 3a90 	vmov	s15, r3
 80026da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026de:	4b78      	ldr	r3, [pc, #480]	; (80028c0 <__measureFM+0x107c>)
 80026e0:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 80026e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026e8:	eddf 6a76 	vldr	s13, [pc, #472]	; 80028c4 <__measureFM+0x1080>
 80026ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026f0:	4b73      	ldr	r3, [pc, #460]	; (80028c0 <__measureFM+0x107c>)
 80026f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026f6:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
			__Jx0 = Jx0Amp[0] / 5 / 100;
 80026fa:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80026fe:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002702:	ed93 7a00 	vldr	s14, [r3]
 8002706:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800270a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800270e:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 80028c8 <__measureFM+0x1084>
 8002712:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002716:	ee16 0a90 	vmov	r0, s13
 800271a:	f7fd ff15 	bl	8000548 <__aeabi_f2d>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
			__Jx1 = (Jx0Amp[1]+Jx1Amp[0]) / 2 / 5 / 100;
 8002726:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800272a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800272e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002732:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8002736:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800273a:	edd3 7a00 	vldr	s15, [r3]
 800273e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002742:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002746:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800274a:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800274e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002752:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80028c8 <__measureFM+0x1084>
 8002756:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800275a:	ee16 0a90 	vmov	r0, s13
 800275e:	f7fd fef3 	bl	8000548 <__aeabi_f2d>
 8002762:	4602      	mov	r2, r0
 8002764:	460b      	mov	r3, r1
 8002766:	e9c7 239e 	strd	r2, r3, [r7, #632]	; 0x278
			__Jx2 = (Jx1Amp[1]+Jx2Amp[0]) / 2 / 5 / 100;
 800276a:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800276e:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8002772:	ed93 7a01 	vldr	s14, [r3, #4]
 8002776:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800277a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800277e:	edd3 7a00 	vldr	s15, [r3]
 8002782:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002786:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800278a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800278e:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002792:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002796:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80028c8 <__measureFM+0x1084>
 800279a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800279e:	ee16 0a90 	vmov	r0, s13
 80027a2:	f7fd fed1 	bl	8000548 <__aeabi_f2d>
 80027a6:	4602      	mov	r2, r0
 80027a8:	460b      	mov	r3, r1
 80027aa:	e9c7 239c 	strd	r2, r3, [r7, #624]	; 0x270
//
//		if(tick0 == 6) {flag0 = 0;tick0 = 0;}
//		if(tick1 == 6) {flag1 = 0;tick1 = 0;}
//		if(tick2 == 6) {flag2 = 0;tick2 = 0;}
//	}
	get_IC();
 80027ae:	f7fe fc95 	bl	80010dc <get_IC>
	float tempK = (tSys.FMfre/1000.f - 3.0f)*54;
 80027b2:	4b43      	ldr	r3, [pc, #268]	; (80028c0 <__measureFM+0x107c>)
 80027b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80027b8:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 80027bc:	eddf 6a43 	vldr	s13, [pc, #268]	; 80028cc <__measureFM+0x1088>
 80027c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027c4:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80027c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80027cc:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80028d0 <__measureFM+0x108c>
 80027d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027d4:	edc7 7a9b 	vstr	s15, [r7, #620]	; 0x26c
	tSys.mf = tSys.mfNum / (200 + tempK);
 80027d8:	4b39      	ldr	r3, [pc, #228]	; (80028c0 <__measureFM+0x107c>)
 80027da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80027de:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 80027e2:	edd7 7a9b 	vldr	s15, [r7, #620]	; 0x26c
 80027e6:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80028d4 <__measureFM+0x1090>
 80027ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80027ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027f2:	4b33      	ldr	r3, [pc, #204]	; (80028c0 <__measureFM+0x107c>)
 80027f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80027f8:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
	tSys.maxFreDev = tSys.mf * tSys.FMfre/1000.f;
 80027fc:	4b30      	ldr	r3, [pc, #192]	; (80028c0 <__measureFM+0x107c>)
 80027fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002802:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002806:	4b2e      	ldr	r3, [pc, #184]	; (80028c0 <__measureFM+0x107c>)
 8002808:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800280c:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8002810:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002814:	eddf 6a2d 	vldr	s13, [pc, #180]	; 80028cc <__measureFM+0x1088>
 8002818:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800281c:	4b28      	ldr	r3, [pc, #160]	; (80028c0 <__measureFM+0x107c>)
 800281e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002822:	edc3 7a3a 	vstr	s15, [r3, #232]	; 0xe8

	delay_ms(200);
 8002826:	20c8      	movs	r0, #200	; 0xc8
 8002828:	f7fe fcd0 	bl	80011cc <delay_ms>
	//mf
    SetTFTText(0,7,"FM");
 800282c:	4a2a      	ldr	r2, [pc, #168]	; (80028d8 <__measureFM+0x1094>)
 800282e:	2107      	movs	r1, #7
 8002830:	2000      	movs	r0, #0
 8002832:	f007 f967 	bl	8009b04 <SetTFTText>
    SetTextValueFloat(0,8,tSys.mf);
 8002836:	4b22      	ldr	r3, [pc, #136]	; (80028c0 <__measureFM+0x107c>)
 8002838:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800283c:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002840:	eeb0 0a67 	vmov.f32	s0, s15
 8002844:	2108      	movs	r1, #8
 8002846:	2000      	movs	r0, #0
 8002848:	f007 f97e 	bl	8009b48 <SetTextValueFloat>
    SetTextValueFloat(0,9,tSys.FMfre/1000.f);
 800284c:	4b1c      	ldr	r3, [pc, #112]	; (80028c0 <__measureFM+0x107c>)
 800284e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002852:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8002856:	eddf 6a1d 	vldr	s13, [pc, #116]	; 80028cc <__measureFM+0x1088>
 800285a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800285e:	eeb0 0a47 	vmov.f32	s0, s14
 8002862:	2109      	movs	r1, #9
 8002864:	2000      	movs	r0, #0
 8002866:	f007 f96f 	bl	8009b48 <SetTextValueFloat>
    SetTextValueFloat(0,10,10);
 800286a:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800286e:	210a      	movs	r1, #10
 8002870:	2000      	movs	r0, #0
 8002872:	f007 f969 	bl	8009b48 <SetTextValueFloat>
    SetTextValueFloat(0,13,tSys.maxFreDev);
 8002876:	4b12      	ldr	r3, [pc, #72]	; (80028c0 <__measureFM+0x107c>)
 8002878:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800287c:	edd3 7a3a 	vldr	s15, [r3, #232]	; 0xe8
 8002880:	eeb0 0a67 	vmov.f32	s0, s15
 8002884:	210d      	movs	r1, #13
 8002886:	2000      	movs	r0, #0
 8002888:	f007 f95e 	bl	8009b48 <SetTextValueFloat>

    ad9959_write_frequency(AD9959_CHANNEL_3, tSys.FMfre);
 800288c:	4b0c      	ldr	r3, [pc, #48]	; (80028c0 <__measureFM+0x107c>)
 800288e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002892:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8002896:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800289a:	ee17 1a90 	vmov	r1, s15
 800289e:	2080      	movs	r0, #128	; 0x80
 80028a0:	f002 f9e6 	bl	8004c70 <ad9959_write_frequency>
    ad9959_write_phase(AD9959_CHANNEL_3, 0);
 80028a4:	2100      	movs	r1, #0
 80028a6:	2080      	movs	r0, #128	; 0x80
 80028a8:	f002 f9b8 	bl	8004c1c <ad9959_write_phase>
    ad9959_write_amplitude(AD9959_CHANNEL_3, 184);
 80028ac:	21b8      	movs	r1, #184	; 0xb8
 80028ae:	2080      	movs	r0, #128	; 0x80
 80028b0:	f002 fa1e 	bl	8004cf0 <ad9959_write_amplitude>
}
 80028b4:	bf00      	nop
 80028b6:	f507 772e 	add.w	r7, r7, #696	; 0x2b8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028c0:	20002208 	.word	0x20002208
 80028c4:	44800000 	.word	0x44800000
 80028c8:	42c80000 	.word	0x42c80000
 80028cc:	447a0000 	.word	0x447a0000
 80028d0:	42580000 	.word	0x42580000
 80028d4:	43480000 	.word	0x43480000
 80028d8:	0800ffb0 	.word	0x0800ffb0

080028dc <detectForFre>:


/*  */
uint32_t detectForFre(void){
 80028dc:	b580      	push	{r7, lr}
 80028de:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0

	float fftTemp[AD_Size] = {0,};
 80028e6:	f107 0310 	add.w	r3, r7, #16
 80028ea:	3b0c      	subs	r3, #12
 80028ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80028f0:	2100      	movs	r1, #0
 80028f2:	4618      	mov	r0, r3
 80028f4:	f008 fe5a 	bl	800b5ac <memset>

	for(int i = 0;i < tSys.frePointNum;i++){
 80028f8:	2300      	movs	r3, #0
 80028fa:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 80028fe:	f102 020c 	add.w	r2, r2, #12
 8002902:	6013      	str	r3, [r2, #0]
 8002904:	e082      	b.n	8002a0c <detectForFre+0x130>

		float totalAmp = 0;
 8002906:	f04f 0300 	mov.w	r3, #0
 800290a:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 800290e:	f102 0208 	add.w	r2, r2, #8
 8002912:	6013      	str	r3, [r2, #0]

		ad9959_write_frequency(AD9959_CHANNEL_0,tSys.carrierFre + i * tSys.freStep);
 8002914:	4b46      	ldr	r3, [pc, #280]	; (8002a30 <detectForFre+0x154>)
 8002916:	685a      	ldr	r2, [r3, #4]
 8002918:	4b45      	ldr	r3, [pc, #276]	; (8002a30 <detectForFre+0x154>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8002920:	f101 010c 	add.w	r1, r1, #12
 8002924:	6809      	ldr	r1, [r1, #0]
 8002926:	fb01 f303 	mul.w	r3, r1, r3
 800292a:	4413      	add	r3, r2
 800292c:	4619      	mov	r1, r3
 800292e:	2010      	movs	r0, #16
 8002930:	f002 f99e 	bl	8004c70 <ad9959_write_frequency>
		HAL_Delay(50);
 8002934:	2032      	movs	r0, #50	; 0x32
 8002936:	f002 fc59 	bl	80051ec <HAL_Delay>
		get_AD_Results();		//
 800293a:	f7fe fbad 	bl	8001098 <get_AD_Results>
		calc_FFT(AD_arr,fftTemp);
 800293e:	f107 0310 	add.w	r3, r7, #16
 8002942:	3b0c      	subs	r3, #12
 8002944:	4619      	mov	r1, r3
 8002946:	483b      	ldr	r0, [pc, #236]	; (8002a34 <detectForFre+0x158>)
 8002948:	f7fe fb56 	bl	8000ff8 <calc_FFT>

		for(int j = 1;j <= 10;j++){
 800294c:	2301      	movs	r3, #1
 800294e:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002952:	f102 0204 	add.w	r2, r2, #4
 8002956:	6013      	str	r3, [r2, #0]
 8002958:	e025      	b.n	80029a6 <detectForFre+0xca>
			totalAmp += fftTemp[j];
 800295a:	f107 0310 	add.w	r3, r7, #16
 800295e:	461a      	mov	r2, r3
 8002960:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002964:	f103 0304 	add.w	r3, r3, #4
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	4413      	add	r3, r2
 800296e:	3b0c      	subs	r3, #12
 8002970:	edd3 7a00 	vldr	s15, [r3]
 8002974:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002978:	f103 0308 	add.w	r3, r3, #8
 800297c:	ed93 7a00 	vldr	s14, [r3]
 8002980:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002984:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002988:	f103 0308 	add.w	r3, r3, #8
 800298c:	edc3 7a00 	vstr	s15, [r3]
		for(int j = 1;j <= 10;j++){
 8002990:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002994:	f103 0304 	add.w	r3, r3, #4
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	3301      	adds	r3, #1
 800299c:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 80029a0:	f102 0204 	add.w	r2, r2, #4
 80029a4:	6013      	str	r3, [r2, #0]
 80029a6:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80029aa:	f103 0304 	add.w	r3, r3, #4
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2b0a      	cmp	r3, #10
 80029b2:	ddd2      	ble.n	800295a <detectForFre+0x7e>
		}
		if(totalAmp < 10){		//
 80029b4:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80029b8:	f103 0308 	add.w	r3, r3, #8
 80029bc:	edd3 7a00 	vldr	s15, [r3]
 80029c0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80029c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029cc:	d50b      	bpl.n	80029e6 <detectForFre+0x10a>
	for(int i = 0;i < tSys.frePointNum;i++){
 80029ce:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80029d2:	f103 030c 	add.w	r3, r3, #12
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	3301      	adds	r3, #1
 80029da:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 80029de:	f102 020c 	add.w	r2, r2, #12
 80029e2:	6013      	str	r3, [r2, #0]
 80029e4:	e012      	b.n	8002a0c <detectForFre+0x130>
			continue;
		}
		else{
			tSys.curCarrFre = tSys.carrierFre + i * tSys.freStep;
 80029e6:	4b12      	ldr	r3, [pc, #72]	; (8002a30 <detectForFre+0x154>)
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	4b11      	ldr	r3, [pc, #68]	; (8002a30 <detectForFre+0x154>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 80029f2:	f101 010c 	add.w	r1, r1, #12
 80029f6:	6809      	ldr	r1, [r1, #0]
 80029f8:	fb01 f303 	mul.w	r3, r1, r3
 80029fc:	4413      	add	r3, r2
 80029fe:	4a0c      	ldr	r2, [pc, #48]	; (8002a30 <detectForFre+0x154>)
 8002a00:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
			return tSys.curCarrFre;		//
 8002a04:	4b0a      	ldr	r3, [pc, #40]	; (8002a30 <detectForFre+0x154>)
 8002a06:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002a0a:	e00a      	b.n	8002a22 <detectForFre+0x146>
	for(int i = 0;i < tSys.frePointNum;i++){
 8002a0c:	4b08      	ldr	r3, [pc, #32]	; (8002a30 <detectForFre+0x154>)
 8002a0e:	68da      	ldr	r2, [r3, #12]
 8002a10:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002a14:	f103 030c 	add.w	r3, r3, #12
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	f63f af73 	bhi.w	8002906 <detectForFre+0x2a>
		}
	}
	return 0;
 8002a20:	2300      	movs	r3, #0

}
 8002a22:	4618      	mov	r0, r3
 8002a24:	f507 5780 	add.w	r7, r7, #4096	; 0x1000
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20002208 	.word	0x20002208
 8002a34:	200011fc 	.word	0x200011fc

08002a38 <idenModuType>:

/*  */
moduType_E idenModuType(void){
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b094      	sub	sp, #80	; 0x50
 8002a3c:	af00      	add	r7, sp, #0

	volatile int recordFlag = 0;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	63fb      	str	r3, [r7, #60]	; 0x3c
	volatile float _1Vol = 0,_2Vol=0,_3Vol=0,_4Vol=0,_5Vol=0,_6Vol=0,_7Vol=0;
 8002a42:	f04f 0300 	mov.w	r3, #0
 8002a46:	63bb      	str	r3, [r7, #56]	; 0x38
 8002a48:	f04f 0300 	mov.w	r3, #0
 8002a4c:	637b      	str	r3, [r7, #52]	; 0x34
 8002a4e:	f04f 0300 	mov.w	r3, #0
 8002a52:	633b      	str	r3, [r7, #48]	; 0x30
 8002a54:	f04f 0300 	mov.w	r3, #0
 8002a58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a5a:	f04f 0300 	mov.w	r3, #0
 8002a5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a60:	f04f 0300 	mov.w	r3, #0
 8002a64:	627b      	str	r3, [r7, #36]	; 0x24
 8002a66:	f04f 0300 	mov.w	r3, #0
 8002a6a:	623b      	str	r3, [r7, #32]
	volatile int _1F=0,_2F=0,_3F=0,_4F=0,_5F=0,_6F=0,_7F=0;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	61fb      	str	r3, [r7, #28]
 8002a70:	2300      	movs	r3, #0
 8002a72:	61bb      	str	r3, [r7, #24]
 8002a74:	2300      	movs	r3, #0
 8002a76:	617b      	str	r3, [r7, #20]
 8002a78:	2300      	movs	r3, #0
 8002a7a:	613b      	str	r3, [r7, #16]
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	2300      	movs	r3, #0
 8002a82:	60bb      	str	r3, [r7, #8]
 8002a84:	2300      	movs	r3, #0
 8002a86:	607b      	str	r3, [r7, #4]

	if(detectForFre() == 0){	//
 8002a88:	f7ff ff28 	bl	80028dc <detectForFre>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d11b      	bne.n	8002aca <idenModuType+0x92>
	    SetTFTText(0,7,"");
 8002a92:	4a7f      	ldr	r2, [pc, #508]	; (8002c90 <idenModuType+0x258>)
 8002a94:	2107      	movs	r1, #7
 8002a96:	2000      	movs	r0, #0
 8002a98:	f007 f834 	bl	8009b04 <SetTFTText>
	    SetTFTText(0,8," ");
 8002a9c:	4a7d      	ldr	r2, [pc, #500]	; (8002c94 <idenModuType+0x25c>)
 8002a9e:	2108      	movs	r1, #8
 8002aa0:	2000      	movs	r0, #0
 8002aa2:	f007 f82f 	bl	8009b04 <SetTFTText>
	    SetTFTText(0,9," ");
 8002aa6:	4a7b      	ldr	r2, [pc, #492]	; (8002c94 <idenModuType+0x25c>)
 8002aa8:	2109      	movs	r1, #9
 8002aaa:	2000      	movs	r0, #0
 8002aac:	f007 f82a 	bl	8009b04 <SetTFTText>
	    SetTFTText(0,10," ");
 8002ab0:	4a78      	ldr	r2, [pc, #480]	; (8002c94 <idenModuType+0x25c>)
 8002ab2:	210a      	movs	r1, #10
 8002ab4:	2000      	movs	r0, #0
 8002ab6:	f007 f825 	bl	8009b04 <SetTFTText>
	    SetTFTText(0,13," ");
 8002aba:	4a76      	ldr	r2, [pc, #472]	; (8002c94 <idenModuType+0x25c>)
 8002abc:	210d      	movs	r1, #13
 8002abe:	2000      	movs	r0, #0
 8002ac0:	f007 f820 	bl	8009b04 <SetTFTText>
		return No;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	f000 be67 	b.w	8003798 <idenModuType+0xd60>
	}
	else{		//AMFM
		ad9959_write_frequency(AD9959_CHANNEL_0,tSys.curCarrFre);
 8002aca:	4b73      	ldr	r3, [pc, #460]	; (8002c98 <idenModuType+0x260>)
 8002acc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	2010      	movs	r0, #16
 8002ad4:	f002 f8cc 	bl	8004c70 <ad9959_write_frequency>
		HAL_Delay(50);
 8002ad8:	2032      	movs	r0, #50	; 0x32
 8002ada:	f002 fb87 	bl	80051ec <HAL_Delay>
		get_AD_Results();
 8002ade:	f7fe fadb 	bl	8001098 <get_AD_Results>
		calc_FFT(AD_arr,tSys.fftAmp);
 8002ae2:	496e      	ldr	r1, [pc, #440]	; (8002c9c <idenModuType+0x264>)
 8002ae4:	486e      	ldr	r0, [pc, #440]	; (8002ca0 <idenModuType+0x268>)
 8002ae6:	f7fe fa87 	bl	8000ff8 <calc_FFT>

		for(int i = 1;i < AD_Size/2;i++){
 8002aea:	2301      	movs	r3, #1
 8002aec:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002aee:	e0fd      	b.n	8002cec <idenModuType+0x2b4>
			if(tSys.fftAmp[i] > 45){			//
 8002af0:	4a69      	ldr	r2, [pc, #420]	; (8002c98 <idenModuType+0x260>)
 8002af2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002af4:	3330      	adds	r3, #48	; 0x30
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	4413      	add	r3, r2
 8002afa:	3304      	adds	r3, #4
 8002afc:	edd3 7a00 	vldr	s15, [r3]
 8002b00:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8002ca4 <idenModuType+0x26c>
 8002b04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b0c:	f340 80eb 	ble.w	8002ce6 <idenModuType+0x2ae>
				if(tSys.fftNum == 0){
 8002b10:	4b61      	ldr	r3, [pc, #388]	; (8002c98 <idenModuType+0x260>)
 8002b12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b16:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d118      	bne.n	8002b50 <idenModuType+0x118>
					_1Vol = tSys.fftAmp[i];
 8002b1e:	4a5e      	ldr	r2, [pc, #376]	; (8002c98 <idenModuType+0x260>)
 8002b20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b22:	3330      	adds	r3, #48	; 0x30
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4413      	add	r3, r2
 8002b28:	3304      	adds	r3, #4
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	63bb      	str	r3, [r7, #56]	; 0x38
					_1F = i;
 8002b2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b30:	61fb      	str	r3, [r7, #28]
					i+=7;
 8002b32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b34:	3307      	adds	r3, #7
 8002b36:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002b38:	4b57      	ldr	r3, [pc, #348]	; (8002c98 <idenModuType+0x260>)
 8002b3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b3e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002b42:	3301      	adds	r3, #1
 8002b44:	4a54      	ldr	r2, [pc, #336]	; (8002c98 <idenModuType+0x260>)
 8002b46:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002b4a:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002b4e:	e0ca      	b.n	8002ce6 <idenModuType+0x2ae>
				}
				else if(tSys.fftNum == 1){
 8002b50:	4b51      	ldr	r3, [pc, #324]	; (8002c98 <idenModuType+0x260>)
 8002b52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b56:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d118      	bne.n	8002b90 <idenModuType+0x158>
					_2Vol = tSys.fftAmp[i];
 8002b5e:	4a4e      	ldr	r2, [pc, #312]	; (8002c98 <idenModuType+0x260>)
 8002b60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b62:	3330      	adds	r3, #48	; 0x30
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4413      	add	r3, r2
 8002b68:	3304      	adds	r3, #4
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	637b      	str	r3, [r7, #52]	; 0x34
					_2F = i;
 8002b6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b70:	61bb      	str	r3, [r7, #24]
					i+=5;
 8002b72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b74:	3305      	adds	r3, #5
 8002b76:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002b78:	4b47      	ldr	r3, [pc, #284]	; (8002c98 <idenModuType+0x260>)
 8002b7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b7e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002b82:	3301      	adds	r3, #1
 8002b84:	4a44      	ldr	r2, [pc, #272]	; (8002c98 <idenModuType+0x260>)
 8002b86:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002b8a:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002b8e:	e0aa      	b.n	8002ce6 <idenModuType+0x2ae>
				}
				else if(tSys.fftNum == 2){
 8002b90:	4b41      	ldr	r3, [pc, #260]	; (8002c98 <idenModuType+0x260>)
 8002b92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b96:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d118      	bne.n	8002bd0 <idenModuType+0x198>
					_3Vol = tSys.fftAmp[i];
 8002b9e:	4a3e      	ldr	r2, [pc, #248]	; (8002c98 <idenModuType+0x260>)
 8002ba0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ba2:	3330      	adds	r3, #48	; 0x30
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	4413      	add	r3, r2
 8002ba8:	3304      	adds	r3, #4
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	633b      	str	r3, [r7, #48]	; 0x30
					_3F = i;
 8002bae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bb0:	617b      	str	r3, [r7, #20]
					i+=5;
 8002bb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bb4:	3305      	adds	r3, #5
 8002bb6:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002bb8:	4b37      	ldr	r3, [pc, #220]	; (8002c98 <idenModuType+0x260>)
 8002bba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bbe:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	4a34      	ldr	r2, [pc, #208]	; (8002c98 <idenModuType+0x260>)
 8002bc6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002bca:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002bce:	e08a      	b.n	8002ce6 <idenModuType+0x2ae>
				}
				else if(tSys.fftNum == 3){
 8002bd0:	4b31      	ldr	r3, [pc, #196]	; (8002c98 <idenModuType+0x260>)
 8002bd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bd6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002bda:	2b03      	cmp	r3, #3
 8002bdc:	d118      	bne.n	8002c10 <idenModuType+0x1d8>
					_4Vol = tSys.fftAmp[i];
 8002bde:	4a2e      	ldr	r2, [pc, #184]	; (8002c98 <idenModuType+0x260>)
 8002be0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002be2:	3330      	adds	r3, #48	; 0x30
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	4413      	add	r3, r2
 8002be8:	3304      	adds	r3, #4
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	62fb      	str	r3, [r7, #44]	; 0x2c
					_4F = i;
 8002bee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bf0:	613b      	str	r3, [r7, #16]
					i+=5;
 8002bf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bf4:	3305      	adds	r3, #5
 8002bf6:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002bf8:	4b27      	ldr	r3, [pc, #156]	; (8002c98 <idenModuType+0x260>)
 8002bfa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bfe:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002c02:	3301      	adds	r3, #1
 8002c04:	4a24      	ldr	r2, [pc, #144]	; (8002c98 <idenModuType+0x260>)
 8002c06:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002c0a:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002c0e:	e06a      	b.n	8002ce6 <idenModuType+0x2ae>
				}
				else if(tSys.fftNum == 4){
 8002c10:	4b21      	ldr	r3, [pc, #132]	; (8002c98 <idenModuType+0x260>)
 8002c12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c16:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002c1a:	2b04      	cmp	r3, #4
 8002c1c:	d118      	bne.n	8002c50 <idenModuType+0x218>
					_5Vol = tSys.fftAmp[i];
 8002c1e:	4a1e      	ldr	r2, [pc, #120]	; (8002c98 <idenModuType+0x260>)
 8002c20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c22:	3330      	adds	r3, #48	; 0x30
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	4413      	add	r3, r2
 8002c28:	3304      	adds	r3, #4
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	62bb      	str	r3, [r7, #40]	; 0x28
					_5F = i;
 8002c2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c30:	60fb      	str	r3, [r7, #12]
					i+=5;
 8002c32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c34:	3305      	adds	r3, #5
 8002c36:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002c38:	4b17      	ldr	r3, [pc, #92]	; (8002c98 <idenModuType+0x260>)
 8002c3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c3e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002c42:	3301      	adds	r3, #1
 8002c44:	4a14      	ldr	r2, [pc, #80]	; (8002c98 <idenModuType+0x260>)
 8002c46:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002c4a:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002c4e:	e04a      	b.n	8002ce6 <idenModuType+0x2ae>
				}
				else if(tSys.fftNum == 5){
 8002c50:	4b11      	ldr	r3, [pc, #68]	; (8002c98 <idenModuType+0x260>)
 8002c52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c56:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002c5a:	2b05      	cmp	r3, #5
 8002c5c:	d124      	bne.n	8002ca8 <idenModuType+0x270>
					_6Vol = tSys.fftAmp[i];
 8002c5e:	4a0e      	ldr	r2, [pc, #56]	; (8002c98 <idenModuType+0x260>)
 8002c60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c62:	3330      	adds	r3, #48	; 0x30
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	4413      	add	r3, r2
 8002c68:	3304      	adds	r3, #4
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	627b      	str	r3, [r7, #36]	; 0x24
					_6F = i;
 8002c6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c70:	60bb      	str	r3, [r7, #8]
					i+=5;
 8002c72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c74:	3305      	adds	r3, #5
 8002c76:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002c78:	4b07      	ldr	r3, [pc, #28]	; (8002c98 <idenModuType+0x260>)
 8002c7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c7e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002c82:	3301      	adds	r3, #1
 8002c84:	4a04      	ldr	r2, [pc, #16]	; (8002c98 <idenModuType+0x260>)
 8002c86:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002c8a:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002c8e:	e02a      	b.n	8002ce6 <idenModuType+0x2ae>
 8002c90:	0800ffb4 	.word	0x0800ffb4
 8002c94:	0800ffac 	.word	0x0800ffac
 8002c98:	20002208 	.word	0x20002208
 8002c9c:	200022cc 	.word	0x200022cc
 8002ca0:	200011fc 	.word	0x200011fc
 8002ca4:	42340000 	.word	0x42340000
				}
				else if(tSys.fftNum == 6){
 8002ca8:	4bba      	ldr	r3, [pc, #744]	; (8002f94 <idenModuType+0x55c>)
 8002caa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cae:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002cb2:	2b06      	cmp	r3, #6
 8002cb4:	d117      	bne.n	8002ce6 <idenModuType+0x2ae>
					_7Vol = tSys.fftAmp[i];
 8002cb6:	4ab7      	ldr	r2, [pc, #732]	; (8002f94 <idenModuType+0x55c>)
 8002cb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cba:	3330      	adds	r3, #48	; 0x30
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	4413      	add	r3, r2
 8002cc0:	3304      	adds	r3, #4
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	623b      	str	r3, [r7, #32]
					_7F = i;
 8002cc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cc8:	607b      	str	r3, [r7, #4]
					i+=5;
 8002cca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ccc:	3305      	adds	r3, #5
 8002cce:	64fb      	str	r3, [r7, #76]	; 0x4c
					tSys.fftNum++;
 8002cd0:	4bb0      	ldr	r3, [pc, #704]	; (8002f94 <idenModuType+0x55c>)
 8002cd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cd6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002cda:	3301      	adds	r3, #1
 8002cdc:	4aad      	ldr	r2, [pc, #692]	; (8002f94 <idenModuType+0x55c>)
 8002cde:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002ce2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		for(int i = 1;i < AD_Size/2;i++){
 8002ce6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ce8:	3301      	adds	r3, #1
 8002cea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002cec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cf2:	f6ff aefd 	blt.w	8002af0 <idenModuType+0xb8>
				}
			}
		}
		if(_1Vol < tSys.fftAmp[_1F+1]){
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	4aa6      	ldr	r2, [pc, #664]	; (8002f94 <idenModuType+0x55c>)
 8002cfc:	3330      	adds	r3, #48	; 0x30
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4413      	add	r3, r2
 8002d02:	3304      	adds	r3, #4
 8002d04:	ed93 7a00 	vldr	s14, [r3]
 8002d08:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002d0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d14:	dd7b      	ble.n	8002e0e <idenModuType+0x3d6>
			_1Vol = tSys.fftAmp[_1F+1];
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	4a9e      	ldr	r2, [pc, #632]	; (8002f94 <idenModuType+0x55c>)
 8002d1c:	3330      	adds	r3, #48	; 0x30
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	4413      	add	r3, r2
 8002d22:	3304      	adds	r3, #4
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	63bb      	str	r3, [r7, #56]	; 0x38
			_1F+=1;
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	61fb      	str	r3, [r7, #28]
			if(_1Vol < tSys.fftAmp[_1F+1]){
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	3301      	adds	r3, #1
 8002d32:	4a98      	ldr	r2, [pc, #608]	; (8002f94 <idenModuType+0x55c>)
 8002d34:	3330      	adds	r3, #48	; 0x30
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	4413      	add	r3, r2
 8002d3a:	3304      	adds	r3, #4
 8002d3c:	ed93 7a00 	vldr	s14, [r3]
 8002d40:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002d44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d4c:	dd5f      	ble.n	8002e0e <idenModuType+0x3d6>
				_1Vol = tSys.fftAmp[_1F+1];
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	3301      	adds	r3, #1
 8002d52:	4a90      	ldr	r2, [pc, #576]	; (8002f94 <idenModuType+0x55c>)
 8002d54:	3330      	adds	r3, #48	; 0x30
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	4413      	add	r3, r2
 8002d5a:	3304      	adds	r3, #4
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	63bb      	str	r3, [r7, #56]	; 0x38
				_1F+=1;
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	3301      	adds	r3, #1
 8002d64:	61fb      	str	r3, [r7, #28]
				if(_1Vol < tSys.fftAmp[_1F+1]){
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	4a8a      	ldr	r2, [pc, #552]	; (8002f94 <idenModuType+0x55c>)
 8002d6c:	3330      	adds	r3, #48	; 0x30
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	4413      	add	r3, r2
 8002d72:	3304      	adds	r3, #4
 8002d74:	ed93 7a00 	vldr	s14, [r3]
 8002d78:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002d7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d84:	dd43      	ble.n	8002e0e <idenModuType+0x3d6>
					_1Vol = tSys.fftAmp[_1F+1];
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	4a82      	ldr	r2, [pc, #520]	; (8002f94 <idenModuType+0x55c>)
 8002d8c:	3330      	adds	r3, #48	; 0x30
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	4413      	add	r3, r2
 8002d92:	3304      	adds	r3, #4
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	63bb      	str	r3, [r7, #56]	; 0x38
					_1F+=1;
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	61fb      	str	r3, [r7, #28]
					if(_1Vol < tSys.fftAmp[_1F+1]){
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	3301      	adds	r3, #1
 8002da2:	4a7c      	ldr	r2, [pc, #496]	; (8002f94 <idenModuType+0x55c>)
 8002da4:	3330      	adds	r3, #48	; 0x30
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	4413      	add	r3, r2
 8002daa:	3304      	adds	r3, #4
 8002dac:	ed93 7a00 	vldr	s14, [r3]
 8002db0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002db4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dbc:	dd27      	ble.n	8002e0e <idenModuType+0x3d6>
						_1Vol = tSys.fftAmp[_1F+1];
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	4a74      	ldr	r2, [pc, #464]	; (8002f94 <idenModuType+0x55c>)
 8002dc4:	3330      	adds	r3, #48	; 0x30
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4413      	add	r3, r2
 8002dca:	3304      	adds	r3, #4
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	63bb      	str	r3, [r7, #56]	; 0x38
						_1F+=1;
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	61fb      	str	r3, [r7, #28]
						if(_1Vol < tSys.fftAmp[_1F+1]){
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	4a6e      	ldr	r2, [pc, #440]	; (8002f94 <idenModuType+0x55c>)
 8002ddc:	3330      	adds	r3, #48	; 0x30
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	4413      	add	r3, r2
 8002de2:	3304      	adds	r3, #4
 8002de4:	ed93 7a00 	vldr	s14, [r3]
 8002de8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002dec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002df4:	dd0b      	ble.n	8002e0e <idenModuType+0x3d6>
							_1Vol = tSys.fftAmp[_1F+1];
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	3301      	adds	r3, #1
 8002dfa:	4a66      	ldr	r2, [pc, #408]	; (8002f94 <idenModuType+0x55c>)
 8002dfc:	3330      	adds	r3, #48	; 0x30
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	4413      	add	r3, r2
 8002e02:	3304      	adds	r3, #4
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	63bb      	str	r3, [r7, #56]	; 0x38
							_1F+=1;
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	61fb      	str	r3, [r7, #28]
						}
					}
				}
			}
		}
		if(_2Vol < tSys.fftAmp[_2F+1]){
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	3301      	adds	r3, #1
 8002e12:	4a60      	ldr	r2, [pc, #384]	; (8002f94 <idenModuType+0x55c>)
 8002e14:	3330      	adds	r3, #48	; 0x30
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	4413      	add	r3, r2
 8002e1a:	3304      	adds	r3, #4
 8002e1c:	ed93 7a00 	vldr	s14, [r3]
 8002e20:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e2c:	dd7b      	ble.n	8002f26 <idenModuType+0x4ee>
			_2Vol = tSys.fftAmp[_2F+1];
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	3301      	adds	r3, #1
 8002e32:	4a58      	ldr	r2, [pc, #352]	; (8002f94 <idenModuType+0x55c>)
 8002e34:	3330      	adds	r3, #48	; 0x30
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	4413      	add	r3, r2
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	637b      	str	r3, [r7, #52]	; 0x34
			_2F+=1;
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	3301      	adds	r3, #1
 8002e44:	61bb      	str	r3, [r7, #24]
			if(_2Vol < tSys.fftAmp[_2F+1]){
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	4a52      	ldr	r2, [pc, #328]	; (8002f94 <idenModuType+0x55c>)
 8002e4c:	3330      	adds	r3, #48	; 0x30
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	4413      	add	r3, r2
 8002e52:	3304      	adds	r3, #4
 8002e54:	ed93 7a00 	vldr	s14, [r3]
 8002e58:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e64:	dd5f      	ble.n	8002f26 <idenModuType+0x4ee>
				_2Vol = tSys.fftAmp[_2F+1];
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	3301      	adds	r3, #1
 8002e6a:	4a4a      	ldr	r2, [pc, #296]	; (8002f94 <idenModuType+0x55c>)
 8002e6c:	3330      	adds	r3, #48	; 0x30
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	4413      	add	r3, r2
 8002e72:	3304      	adds	r3, #4
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	637b      	str	r3, [r7, #52]	; 0x34
				_2F+=1;
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	61bb      	str	r3, [r7, #24]
				if(_2Vol < tSys.fftAmp[_2F+1]){
 8002e7e:	69bb      	ldr	r3, [r7, #24]
 8002e80:	3301      	adds	r3, #1
 8002e82:	4a44      	ldr	r2, [pc, #272]	; (8002f94 <idenModuType+0x55c>)
 8002e84:	3330      	adds	r3, #48	; 0x30
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	4413      	add	r3, r2
 8002e8a:	3304      	adds	r3, #4
 8002e8c:	ed93 7a00 	vldr	s14, [r3]
 8002e90:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e9c:	dd43      	ble.n	8002f26 <idenModuType+0x4ee>
					_2Vol = tSys.fftAmp[_2F+1];
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	4a3c      	ldr	r2, [pc, #240]	; (8002f94 <idenModuType+0x55c>)
 8002ea4:	3330      	adds	r3, #48	; 0x30
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	4413      	add	r3, r2
 8002eaa:	3304      	adds	r3, #4
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	637b      	str	r3, [r7, #52]	; 0x34
					_2F+=1;
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	61bb      	str	r3, [r7, #24]
					if(_2Vol < tSys.fftAmp[_2F+1]){
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	3301      	adds	r3, #1
 8002eba:	4a36      	ldr	r2, [pc, #216]	; (8002f94 <idenModuType+0x55c>)
 8002ebc:	3330      	adds	r3, #48	; 0x30
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	4413      	add	r3, r2
 8002ec2:	3304      	adds	r3, #4
 8002ec4:	ed93 7a00 	vldr	s14, [r3]
 8002ec8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002ecc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed4:	dd27      	ble.n	8002f26 <idenModuType+0x4ee>
						_2Vol = tSys.fftAmp[_2F+1];
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	4a2e      	ldr	r2, [pc, #184]	; (8002f94 <idenModuType+0x55c>)
 8002edc:	3330      	adds	r3, #48	; 0x30
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3304      	adds	r3, #4
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	637b      	str	r3, [r7, #52]	; 0x34
						_2F+=1;
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	3301      	adds	r3, #1
 8002eec:	61bb      	str	r3, [r7, #24]
						if(_2Vol < tSys.fftAmp[_2F+1]){
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	4a28      	ldr	r2, [pc, #160]	; (8002f94 <idenModuType+0x55c>)
 8002ef4:	3330      	adds	r3, #48	; 0x30
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	4413      	add	r3, r2
 8002efa:	3304      	adds	r3, #4
 8002efc:	ed93 7a00 	vldr	s14, [r3]
 8002f00:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f0c:	dd0b      	ble.n	8002f26 <idenModuType+0x4ee>
							_2Vol = tSys.fftAmp[_2F+1];
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	3301      	adds	r3, #1
 8002f12:	4a20      	ldr	r2, [pc, #128]	; (8002f94 <idenModuType+0x55c>)
 8002f14:	3330      	adds	r3, #48	; 0x30
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	4413      	add	r3, r2
 8002f1a:	3304      	adds	r3, #4
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	637b      	str	r3, [r7, #52]	; 0x34
							_2F+=1;
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	3301      	adds	r3, #1
 8002f24:	61bb      	str	r3, [r7, #24]
						}
					}
				}
			}
		}
		if(_3Vol < tSys.fftAmp[_3F+1]){
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	4a1a      	ldr	r2, [pc, #104]	; (8002f94 <idenModuType+0x55c>)
 8002f2c:	3330      	adds	r3, #48	; 0x30
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	4413      	add	r3, r2
 8002f32:	3304      	adds	r3, #4
 8002f34:	ed93 7a00 	vldr	s14, [r3]
 8002f38:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002f3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f44:	dd7f      	ble.n	8003046 <idenModuType+0x60e>
			_3Vol = tSys.fftAmp[_3F+1];
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	3301      	adds	r3, #1
 8002f4a:	4a12      	ldr	r2, [pc, #72]	; (8002f94 <idenModuType+0x55c>)
 8002f4c:	3330      	adds	r3, #48	; 0x30
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	4413      	add	r3, r2
 8002f52:	3304      	adds	r3, #4
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	633b      	str	r3, [r7, #48]	; 0x30
			_3F+=1;
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	617b      	str	r3, [r7, #20]
			if(_3Vol < tSys.fftAmp[_3F+1]){
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	3301      	adds	r3, #1
 8002f62:	4a0c      	ldr	r2, [pc, #48]	; (8002f94 <idenModuType+0x55c>)
 8002f64:	3330      	adds	r3, #48	; 0x30
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	4413      	add	r3, r2
 8002f6a:	3304      	adds	r3, #4
 8002f6c:	ed93 7a00 	vldr	s14, [r3]
 8002f70:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002f74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f7c:	dd63      	ble.n	8003046 <idenModuType+0x60e>
				_3Vol = tSys.fftAmp[_3F+1];
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	3301      	adds	r3, #1
 8002f82:	4a04      	ldr	r2, [pc, #16]	; (8002f94 <idenModuType+0x55c>)
 8002f84:	3330      	adds	r3, #48	; 0x30
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	4413      	add	r3, r2
 8002f8a:	3304      	adds	r3, #4
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	633b      	str	r3, [r7, #48]	; 0x30
 8002f90:	e002      	b.n	8002f98 <idenModuType+0x560>
 8002f92:	bf00      	nop
 8002f94:	20002208 	.word	0x20002208
				_3F+=1;
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	617b      	str	r3, [r7, #20]
				if(_3Vol < tSys.fftAmp[_3F+1]){
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	4abd      	ldr	r2, [pc, #756]	; (8003298 <idenModuType+0x860>)
 8002fa4:	3330      	adds	r3, #48	; 0x30
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	4413      	add	r3, r2
 8002faa:	3304      	adds	r3, #4
 8002fac:	ed93 7a00 	vldr	s14, [r3]
 8002fb0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002fb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fbc:	dd43      	ble.n	8003046 <idenModuType+0x60e>
					_3Vol = tSys.fftAmp[_3F+1];
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	4ab5      	ldr	r2, [pc, #724]	; (8003298 <idenModuType+0x860>)
 8002fc4:	3330      	adds	r3, #48	; 0x30
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	4413      	add	r3, r2
 8002fca:	3304      	adds	r3, #4
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	633b      	str	r3, [r7, #48]	; 0x30
					_3F+=1;
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	617b      	str	r3, [r7, #20]
					if(_3Vol < tSys.fftAmp[_3F+1]){
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	3301      	adds	r3, #1
 8002fda:	4aaf      	ldr	r2, [pc, #700]	; (8003298 <idenModuType+0x860>)
 8002fdc:	3330      	adds	r3, #48	; 0x30
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	4413      	add	r3, r2
 8002fe2:	3304      	adds	r3, #4
 8002fe4:	ed93 7a00 	vldr	s14, [r3]
 8002fe8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002fec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff4:	dd27      	ble.n	8003046 <idenModuType+0x60e>
						_3Vol = tSys.fftAmp[_3F+1];
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	4aa7      	ldr	r2, [pc, #668]	; (8003298 <idenModuType+0x860>)
 8002ffc:	3330      	adds	r3, #48	; 0x30
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	4413      	add	r3, r2
 8003002:	3304      	adds	r3, #4
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	633b      	str	r3, [r7, #48]	; 0x30
						_3F+=1;
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	3301      	adds	r3, #1
 800300c:	617b      	str	r3, [r7, #20]
						if(_3Vol < tSys.fftAmp[_3F+1]){
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	3301      	adds	r3, #1
 8003012:	4aa1      	ldr	r2, [pc, #644]	; (8003298 <idenModuType+0x860>)
 8003014:	3330      	adds	r3, #48	; 0x30
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	4413      	add	r3, r2
 800301a:	3304      	adds	r3, #4
 800301c:	ed93 7a00 	vldr	s14, [r3]
 8003020:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003024:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800302c:	dd0b      	ble.n	8003046 <idenModuType+0x60e>
							_3Vol = tSys.fftAmp[_3F+1];
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	3301      	adds	r3, #1
 8003032:	4a99      	ldr	r2, [pc, #612]	; (8003298 <idenModuType+0x860>)
 8003034:	3330      	adds	r3, #48	; 0x30
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	4413      	add	r3, r2
 800303a:	3304      	adds	r3, #4
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	633b      	str	r3, [r7, #48]	; 0x30
							_3F+=1;
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	3301      	adds	r3, #1
 8003044:	617b      	str	r3, [r7, #20]
						}
					}
				}
			}
		}
		if(_4Vol < tSys.fftAmp[_4F+1]){
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	3301      	adds	r3, #1
 800304a:	4a93      	ldr	r2, [pc, #588]	; (8003298 <idenModuType+0x860>)
 800304c:	3330      	adds	r3, #48	; 0x30
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	4413      	add	r3, r2
 8003052:	3304      	adds	r3, #4
 8003054:	ed93 7a00 	vldr	s14, [r3]
 8003058:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800305c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003064:	dd7b      	ble.n	800315e <idenModuType+0x726>
			_4Vol = tSys.fftAmp[_4F+1];
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	3301      	adds	r3, #1
 800306a:	4a8b      	ldr	r2, [pc, #556]	; (8003298 <idenModuType+0x860>)
 800306c:	3330      	adds	r3, #48	; 0x30
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	4413      	add	r3, r2
 8003072:	3304      	adds	r3, #4
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	62fb      	str	r3, [r7, #44]	; 0x2c
			_4F+=1;
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	3301      	adds	r3, #1
 800307c:	613b      	str	r3, [r7, #16]
			if(_4Vol < tSys.fftAmp[_4F+1]){
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	3301      	adds	r3, #1
 8003082:	4a85      	ldr	r2, [pc, #532]	; (8003298 <idenModuType+0x860>)
 8003084:	3330      	adds	r3, #48	; 0x30
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	4413      	add	r3, r2
 800308a:	3304      	adds	r3, #4
 800308c:	ed93 7a00 	vldr	s14, [r3]
 8003090:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003094:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800309c:	dd5f      	ble.n	800315e <idenModuType+0x726>
				_4Vol = tSys.fftAmp[_4F+1];
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	3301      	adds	r3, #1
 80030a2:	4a7d      	ldr	r2, [pc, #500]	; (8003298 <idenModuType+0x860>)
 80030a4:	3330      	adds	r3, #48	; 0x30
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4413      	add	r3, r2
 80030aa:	3304      	adds	r3, #4
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	62fb      	str	r3, [r7, #44]	; 0x2c
				_4F+=1;
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	3301      	adds	r3, #1
 80030b4:	613b      	str	r3, [r7, #16]
				if(_4Vol < tSys.fftAmp[_4F+1]){
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	3301      	adds	r3, #1
 80030ba:	4a77      	ldr	r2, [pc, #476]	; (8003298 <idenModuType+0x860>)
 80030bc:	3330      	adds	r3, #48	; 0x30
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	4413      	add	r3, r2
 80030c2:	3304      	adds	r3, #4
 80030c4:	ed93 7a00 	vldr	s14, [r3]
 80030c8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80030cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d4:	dd43      	ble.n	800315e <idenModuType+0x726>
					_4Vol = tSys.fftAmp[_4F+1];
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	3301      	adds	r3, #1
 80030da:	4a6f      	ldr	r2, [pc, #444]	; (8003298 <idenModuType+0x860>)
 80030dc:	3330      	adds	r3, #48	; 0x30
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	4413      	add	r3, r2
 80030e2:	3304      	adds	r3, #4
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	62fb      	str	r3, [r7, #44]	; 0x2c
					_4F+=1;
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	3301      	adds	r3, #1
 80030ec:	613b      	str	r3, [r7, #16]
					if(_4Vol < tSys.fftAmp[_4F+1]){
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	3301      	adds	r3, #1
 80030f2:	4a69      	ldr	r2, [pc, #420]	; (8003298 <idenModuType+0x860>)
 80030f4:	3330      	adds	r3, #48	; 0x30
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	4413      	add	r3, r2
 80030fa:	3304      	adds	r3, #4
 80030fc:	ed93 7a00 	vldr	s14, [r3]
 8003100:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003104:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800310c:	dd27      	ble.n	800315e <idenModuType+0x726>
						_4Vol = tSys.fftAmp[_4F+1];
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	3301      	adds	r3, #1
 8003112:	4a61      	ldr	r2, [pc, #388]	; (8003298 <idenModuType+0x860>)
 8003114:	3330      	adds	r3, #48	; 0x30
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	4413      	add	r3, r2
 800311a:	3304      	adds	r3, #4
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	62fb      	str	r3, [r7, #44]	; 0x2c
						_4F+=1;
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	3301      	adds	r3, #1
 8003124:	613b      	str	r3, [r7, #16]
						if(_4Vol < tSys.fftAmp[_4F+1]){
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	3301      	adds	r3, #1
 800312a:	4a5b      	ldr	r2, [pc, #364]	; (8003298 <idenModuType+0x860>)
 800312c:	3330      	adds	r3, #48	; 0x30
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	4413      	add	r3, r2
 8003132:	3304      	adds	r3, #4
 8003134:	ed93 7a00 	vldr	s14, [r3]
 8003138:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800313c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003144:	dd0b      	ble.n	800315e <idenModuType+0x726>
							_4Vol = tSys.fftAmp[_4F+1];
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	3301      	adds	r3, #1
 800314a:	4a53      	ldr	r2, [pc, #332]	; (8003298 <idenModuType+0x860>)
 800314c:	3330      	adds	r3, #48	; 0x30
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	3304      	adds	r3, #4
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	62fb      	str	r3, [r7, #44]	; 0x2c
							_4F+=1;
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	3301      	adds	r3, #1
 800315c:	613b      	str	r3, [r7, #16]
						}
					}
				}
			}
		}
		if(_5Vol < tSys.fftAmp[_5F+1]){
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	3301      	adds	r3, #1
 8003162:	4a4d      	ldr	r2, [pc, #308]	; (8003298 <idenModuType+0x860>)
 8003164:	3330      	adds	r3, #48	; 0x30
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	4413      	add	r3, r2
 800316a:	3304      	adds	r3, #4
 800316c:	ed93 7a00 	vldr	s14, [r3]
 8003170:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003174:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800317c:	dd7b      	ble.n	8003276 <idenModuType+0x83e>
			_5Vol = tSys.fftAmp[_5F+1];
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	3301      	adds	r3, #1
 8003182:	4a45      	ldr	r2, [pc, #276]	; (8003298 <idenModuType+0x860>)
 8003184:	3330      	adds	r3, #48	; 0x30
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	4413      	add	r3, r2
 800318a:	3304      	adds	r3, #4
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	62bb      	str	r3, [r7, #40]	; 0x28
			_5F+=1;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	3301      	adds	r3, #1
 8003194:	60fb      	str	r3, [r7, #12]
			if(_5Vol < tSys.fftAmp[_5F+1]){
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	3301      	adds	r3, #1
 800319a:	4a3f      	ldr	r2, [pc, #252]	; (8003298 <idenModuType+0x860>)
 800319c:	3330      	adds	r3, #48	; 0x30
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	4413      	add	r3, r2
 80031a2:	3304      	adds	r3, #4
 80031a4:	ed93 7a00 	vldr	s14, [r3]
 80031a8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80031ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b4:	dd5f      	ble.n	8003276 <idenModuType+0x83e>
				_5Vol = tSys.fftAmp[_5F+1];
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	3301      	adds	r3, #1
 80031ba:	4a37      	ldr	r2, [pc, #220]	; (8003298 <idenModuType+0x860>)
 80031bc:	3330      	adds	r3, #48	; 0x30
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	4413      	add	r3, r2
 80031c2:	3304      	adds	r3, #4
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	62bb      	str	r3, [r7, #40]	; 0x28
				_5F+=1;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	3301      	adds	r3, #1
 80031cc:	60fb      	str	r3, [r7, #12]
				if(_5Vol < tSys.fftAmp[_5F+1]){
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	3301      	adds	r3, #1
 80031d2:	4a31      	ldr	r2, [pc, #196]	; (8003298 <idenModuType+0x860>)
 80031d4:	3330      	adds	r3, #48	; 0x30
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	4413      	add	r3, r2
 80031da:	3304      	adds	r3, #4
 80031dc:	ed93 7a00 	vldr	s14, [r3]
 80031e0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80031e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ec:	dd43      	ble.n	8003276 <idenModuType+0x83e>
					_5Vol = tSys.fftAmp[_5F+1];
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	3301      	adds	r3, #1
 80031f2:	4a29      	ldr	r2, [pc, #164]	; (8003298 <idenModuType+0x860>)
 80031f4:	3330      	adds	r3, #48	; 0x30
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	4413      	add	r3, r2
 80031fa:	3304      	adds	r3, #4
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	62bb      	str	r3, [r7, #40]	; 0x28
					_5F+=1;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	3301      	adds	r3, #1
 8003204:	60fb      	str	r3, [r7, #12]
					if(_5Vol < tSys.fftAmp[_5F+1]){
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	3301      	adds	r3, #1
 800320a:	4a23      	ldr	r2, [pc, #140]	; (8003298 <idenModuType+0x860>)
 800320c:	3330      	adds	r3, #48	; 0x30
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	4413      	add	r3, r2
 8003212:	3304      	adds	r3, #4
 8003214:	ed93 7a00 	vldr	s14, [r3]
 8003218:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800321c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003224:	dd27      	ble.n	8003276 <idenModuType+0x83e>
						_5Vol = tSys.fftAmp[_5F+1];
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	3301      	adds	r3, #1
 800322a:	4a1b      	ldr	r2, [pc, #108]	; (8003298 <idenModuType+0x860>)
 800322c:	3330      	adds	r3, #48	; 0x30
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	3304      	adds	r3, #4
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	62bb      	str	r3, [r7, #40]	; 0x28
						_5F+=1;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	3301      	adds	r3, #1
 800323c:	60fb      	str	r3, [r7, #12]
						if(_5Vol < tSys.fftAmp[_5F+1]){
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	3301      	adds	r3, #1
 8003242:	4a15      	ldr	r2, [pc, #84]	; (8003298 <idenModuType+0x860>)
 8003244:	3330      	adds	r3, #48	; 0x30
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	4413      	add	r3, r2
 800324a:	3304      	adds	r3, #4
 800324c:	ed93 7a00 	vldr	s14, [r3]
 8003250:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003254:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800325c:	dd0b      	ble.n	8003276 <idenModuType+0x83e>
							_5Vol = tSys.fftAmp[_5F+1];
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	3301      	adds	r3, #1
 8003262:	4a0d      	ldr	r2, [pc, #52]	; (8003298 <idenModuType+0x860>)
 8003264:	3330      	adds	r3, #48	; 0x30
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	4413      	add	r3, r2
 800326a:	3304      	adds	r3, #4
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	62bb      	str	r3, [r7, #40]	; 0x28
							_5F+=1;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	3301      	adds	r3, #1
 8003274:	60fb      	str	r3, [r7, #12]
						}
					}
				}
			}
		}
		if(_6Vol < tSys.fftAmp[_6F+1]){
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	3301      	adds	r3, #1
 800327a:	4a07      	ldr	r2, [pc, #28]	; (8003298 <idenModuType+0x860>)
 800327c:	3330      	adds	r3, #48	; 0x30
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4413      	add	r3, r2
 8003282:	3304      	adds	r3, #4
 8003284:	ed93 7a00 	vldr	s14, [r3]
 8003288:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800328c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003294:	e002      	b.n	800329c <idenModuType+0x864>
 8003296:	bf00      	nop
 8003298:	20002208 	.word	0x20002208
 800329c:	dd7b      	ble.n	8003396 <idenModuType+0x95e>
			_6Vol = tSys.fftAmp[_6F+1];
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	3301      	adds	r3, #1
 80032a2:	4ac7      	ldr	r2, [pc, #796]	; (80035c0 <idenModuType+0xb88>)
 80032a4:	3330      	adds	r3, #48	; 0x30
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	4413      	add	r3, r2
 80032aa:	3304      	adds	r3, #4
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	627b      	str	r3, [r7, #36]	; 0x24
			_6F+=1;
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	3301      	adds	r3, #1
 80032b4:	60bb      	str	r3, [r7, #8]
			if(_6Vol < tSys.fftAmp[_6F+1]){
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	3301      	adds	r3, #1
 80032ba:	4ac1      	ldr	r2, [pc, #772]	; (80035c0 <idenModuType+0xb88>)
 80032bc:	3330      	adds	r3, #48	; 0x30
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	4413      	add	r3, r2
 80032c2:	3304      	adds	r3, #4
 80032c4:	ed93 7a00 	vldr	s14, [r3]
 80032c8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80032cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032d4:	dd5f      	ble.n	8003396 <idenModuType+0x95e>
				_6Vol = tSys.fftAmp[_6F+1];
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	3301      	adds	r3, #1
 80032da:	4ab9      	ldr	r2, [pc, #740]	; (80035c0 <idenModuType+0xb88>)
 80032dc:	3330      	adds	r3, #48	; 0x30
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	4413      	add	r3, r2
 80032e2:	3304      	adds	r3, #4
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	627b      	str	r3, [r7, #36]	; 0x24
				_6F+=1;
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	3301      	adds	r3, #1
 80032ec:	60bb      	str	r3, [r7, #8]
				if(_6Vol < tSys.fftAmp[_6F+1]){
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	3301      	adds	r3, #1
 80032f2:	4ab3      	ldr	r2, [pc, #716]	; (80035c0 <idenModuType+0xb88>)
 80032f4:	3330      	adds	r3, #48	; 0x30
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	4413      	add	r3, r2
 80032fa:	3304      	adds	r3, #4
 80032fc:	ed93 7a00 	vldr	s14, [r3]
 8003300:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003304:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800330c:	dd43      	ble.n	8003396 <idenModuType+0x95e>
					_6Vol = tSys.fftAmp[_6F+1];
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	3301      	adds	r3, #1
 8003312:	4aab      	ldr	r2, [pc, #684]	; (80035c0 <idenModuType+0xb88>)
 8003314:	3330      	adds	r3, #48	; 0x30
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	4413      	add	r3, r2
 800331a:	3304      	adds	r3, #4
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	627b      	str	r3, [r7, #36]	; 0x24
					_6F+=1;
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	3301      	adds	r3, #1
 8003324:	60bb      	str	r3, [r7, #8]
					if(_6Vol < tSys.fftAmp[_6F+1]){
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	3301      	adds	r3, #1
 800332a:	4aa5      	ldr	r2, [pc, #660]	; (80035c0 <idenModuType+0xb88>)
 800332c:	3330      	adds	r3, #48	; 0x30
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	4413      	add	r3, r2
 8003332:	3304      	adds	r3, #4
 8003334:	ed93 7a00 	vldr	s14, [r3]
 8003338:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800333c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003344:	dd27      	ble.n	8003396 <idenModuType+0x95e>
						_6Vol = tSys.fftAmp[_6F+1];
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	3301      	adds	r3, #1
 800334a:	4a9d      	ldr	r2, [pc, #628]	; (80035c0 <idenModuType+0xb88>)
 800334c:	3330      	adds	r3, #48	; 0x30
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	4413      	add	r3, r2
 8003352:	3304      	adds	r3, #4
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	627b      	str	r3, [r7, #36]	; 0x24
						_6F+=1;
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	3301      	adds	r3, #1
 800335c:	60bb      	str	r3, [r7, #8]
						if(_6Vol < tSys.fftAmp[_6F+1]){
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	3301      	adds	r3, #1
 8003362:	4a97      	ldr	r2, [pc, #604]	; (80035c0 <idenModuType+0xb88>)
 8003364:	3330      	adds	r3, #48	; 0x30
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	4413      	add	r3, r2
 800336a:	3304      	adds	r3, #4
 800336c:	ed93 7a00 	vldr	s14, [r3]
 8003370:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003374:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800337c:	dd0b      	ble.n	8003396 <idenModuType+0x95e>
							_6Vol = tSys.fftAmp[_6F+1];
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	3301      	adds	r3, #1
 8003382:	4a8f      	ldr	r2, [pc, #572]	; (80035c0 <idenModuType+0xb88>)
 8003384:	3330      	adds	r3, #48	; 0x30
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	4413      	add	r3, r2
 800338a:	3304      	adds	r3, #4
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	627b      	str	r3, [r7, #36]	; 0x24
							_6F+=1;
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	3301      	adds	r3, #1
 8003394:	60bb      	str	r3, [r7, #8]
						}
					}
				}
			}
		}
		if(_7Vol < tSys.fftAmp[_7F+1]){
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	3301      	adds	r3, #1
 800339a:	4a89      	ldr	r2, [pc, #548]	; (80035c0 <idenModuType+0xb88>)
 800339c:	3330      	adds	r3, #48	; 0x30
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	4413      	add	r3, r2
 80033a2:	3304      	adds	r3, #4
 80033a4:	ed93 7a00 	vldr	s14, [r3]
 80033a8:	edd7 7a08 	vldr	s15, [r7, #32]
 80033ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b4:	dd7b      	ble.n	80034ae <idenModuType+0xa76>
			_7Vol = tSys.fftAmp[_7F+1];
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	3301      	adds	r3, #1
 80033ba:	4a81      	ldr	r2, [pc, #516]	; (80035c0 <idenModuType+0xb88>)
 80033bc:	3330      	adds	r3, #48	; 0x30
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4413      	add	r3, r2
 80033c2:	3304      	adds	r3, #4
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	623b      	str	r3, [r7, #32]
			_7F+=1;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	3301      	adds	r3, #1
 80033cc:	607b      	str	r3, [r7, #4]
			if(_7Vol < tSys.fftAmp[_7F+1]){
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	3301      	adds	r3, #1
 80033d2:	4a7b      	ldr	r2, [pc, #492]	; (80035c0 <idenModuType+0xb88>)
 80033d4:	3330      	adds	r3, #48	; 0x30
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	4413      	add	r3, r2
 80033da:	3304      	adds	r3, #4
 80033dc:	ed93 7a00 	vldr	s14, [r3]
 80033e0:	edd7 7a08 	vldr	s15, [r7, #32]
 80033e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ec:	dd5f      	ble.n	80034ae <idenModuType+0xa76>
				_7Vol = tSys.fftAmp[_7F+1];
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	3301      	adds	r3, #1
 80033f2:	4a73      	ldr	r2, [pc, #460]	; (80035c0 <idenModuType+0xb88>)
 80033f4:	3330      	adds	r3, #48	; 0x30
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	4413      	add	r3, r2
 80033fa:	3304      	adds	r3, #4
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	623b      	str	r3, [r7, #32]
				_7F+=1;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	3301      	adds	r3, #1
 8003404:	607b      	str	r3, [r7, #4]
				if(_7Vol < tSys.fftAmp[_7F+1]){
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	3301      	adds	r3, #1
 800340a:	4a6d      	ldr	r2, [pc, #436]	; (80035c0 <idenModuType+0xb88>)
 800340c:	3330      	adds	r3, #48	; 0x30
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	4413      	add	r3, r2
 8003412:	3304      	adds	r3, #4
 8003414:	ed93 7a00 	vldr	s14, [r3]
 8003418:	edd7 7a08 	vldr	s15, [r7, #32]
 800341c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003424:	dd43      	ble.n	80034ae <idenModuType+0xa76>
					_7Vol = tSys.fftAmp[_7F+1];
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	3301      	adds	r3, #1
 800342a:	4a65      	ldr	r2, [pc, #404]	; (80035c0 <idenModuType+0xb88>)
 800342c:	3330      	adds	r3, #48	; 0x30
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	4413      	add	r3, r2
 8003432:	3304      	adds	r3, #4
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	623b      	str	r3, [r7, #32]
					_7F+=1;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	3301      	adds	r3, #1
 800343c:	607b      	str	r3, [r7, #4]
					if(_7Vol < tSys.fftAmp[_7F+1]){
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	3301      	adds	r3, #1
 8003442:	4a5f      	ldr	r2, [pc, #380]	; (80035c0 <idenModuType+0xb88>)
 8003444:	3330      	adds	r3, #48	; 0x30
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	4413      	add	r3, r2
 800344a:	3304      	adds	r3, #4
 800344c:	ed93 7a00 	vldr	s14, [r3]
 8003450:	edd7 7a08 	vldr	s15, [r7, #32]
 8003454:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800345c:	dd27      	ble.n	80034ae <idenModuType+0xa76>
						_7Vol = tSys.fftAmp[_7F+1];
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	3301      	adds	r3, #1
 8003462:	4a57      	ldr	r2, [pc, #348]	; (80035c0 <idenModuType+0xb88>)
 8003464:	3330      	adds	r3, #48	; 0x30
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	4413      	add	r3, r2
 800346a:	3304      	adds	r3, #4
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	623b      	str	r3, [r7, #32]
						_2F+=1;
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	3301      	adds	r3, #1
 8003474:	61bb      	str	r3, [r7, #24]
						if(_7Vol < tSys.fftAmp[_7F+1]){
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	3301      	adds	r3, #1
 800347a:	4a51      	ldr	r2, [pc, #324]	; (80035c0 <idenModuType+0xb88>)
 800347c:	3330      	adds	r3, #48	; 0x30
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	4413      	add	r3, r2
 8003482:	3304      	adds	r3, #4
 8003484:	ed93 7a00 	vldr	s14, [r3]
 8003488:	edd7 7a08 	vldr	s15, [r7, #32]
 800348c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003494:	dd0b      	ble.n	80034ae <idenModuType+0xa76>
							_7Vol = tSys.fftAmp[_7F+1];
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	3301      	adds	r3, #1
 800349a:	4a49      	ldr	r2, [pc, #292]	; (80035c0 <idenModuType+0xb88>)
 800349c:	3330      	adds	r3, #48	; 0x30
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	4413      	add	r3, r2
 80034a2:	3304      	adds	r3, #4
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	623b      	str	r3, [r7, #32]
							_7F+=1;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	3301      	adds	r3, #1
 80034ac:	607b      	str	r3, [r7, #4]
					}
				}
			}
		}
		//FFT
		if(tSys.fftNum == 3){
 80034ae:	4b44      	ldr	r3, [pc, #272]	; (80035c0 <idenModuType+0xb88>)
 80034b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034b4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80034b8:	2b03      	cmp	r3, #3
 80034ba:	f040 808f 	bne.w	80035dc <idenModuType+0xba4>

			tSys.fftNum = 0;
 80034be:	4b40      	ldr	r3, [pc, #256]	; (80035c0 <idenModuType+0xb88>)
 80034c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034c4:	461a      	mov	r2, r3
 80034c6:	2300      	movs	r3, #0
 80034c8:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
			tSys.ma = (_2Vol + _3Vol) / 57.1f /4;					//AMma
 80034cc:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80034d0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80034d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034d8:	eddf 6a3a 	vldr	s13, [pc, #232]	; 80035c4 <idenModuType+0xb8c>
 80034dc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80034e0:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80034e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80034e8:	4b35      	ldr	r3, [pc, #212]	; (80035c0 <idenModuType+0xb88>)
 80034ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034ee:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
			tSys.AMfre = (_2F + _3F) / 2 * tSys.Fs / AD_Size;				//AM
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	4413      	add	r3, r2
 80034f8:	0fda      	lsrs	r2, r3, #31
 80034fa:	4413      	add	r3, r2
 80034fc:	105b      	asrs	r3, r3, #1
 80034fe:	ee07 3a90 	vmov	s15, r3
 8003502:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003506:	4b2e      	ldr	r3, [pc, #184]	; (80035c0 <idenModuType+0xb88>)
 8003508:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 800350c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003510:	eddf 6a2d 	vldr	s13, [pc, #180]	; 80035c8 <idenModuType+0xb90>
 8003514:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003518:	4b29      	ldr	r3, [pc, #164]	; (80035c0 <idenModuType+0xb88>)
 800351a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800351e:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc

			//AMma
		    SetTFTText(0,7,"AM");
 8003522:	4a2a      	ldr	r2, [pc, #168]	; (80035cc <idenModuType+0xb94>)
 8003524:	2107      	movs	r1, #7
 8003526:	2000      	movs	r0, #0
 8003528:	f006 faec 	bl	8009b04 <SetTFTText>
		    SetTextValueFloat(0,8,tSys.ma);
 800352c:	4b24      	ldr	r3, [pc, #144]	; (80035c0 <idenModuType+0xb88>)
 800352e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003532:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8003536:	eeb0 0a67 	vmov.f32	s0, s15
 800353a:	2108      	movs	r1, #8
 800353c:	2000      	movs	r0, #0
 800353e:	f006 fb03 	bl	8009b48 <SetTextValueFloat>
		    SetTextValueFloat(0,9,tSys.AMfre/1000.f);
 8003542:	4b1f      	ldr	r3, [pc, #124]	; (80035c0 <idenModuType+0xb88>)
 8003544:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003548:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 800354c:	eddf 6a20 	vldr	s13, [pc, #128]	; 80035d0 <idenModuType+0xb98>
 8003550:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003554:	eeb0 0a47 	vmov.f32	s0, s14
 8003558:	2109      	movs	r1, #9
 800355a:	2000      	movs	r0, #0
 800355c:	f006 faf4 	bl	8009b48 <SetTextValueFloat>
		    SetTextValueFloat(0,10,tSys.curCarrFre/1000000.f);
 8003560:	4b17      	ldr	r3, [pc, #92]	; (80035c0 <idenModuType+0xb88>)
 8003562:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003566:	ee07 3a90 	vmov	s15, r3
 800356a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800356e:	eddf 6a19 	vldr	s13, [pc, #100]	; 80035d4 <idenModuType+0xb9c>
 8003572:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003576:	eeb0 0a47 	vmov.f32	s0, s14
 800357a:	210a      	movs	r1, #10
 800357c:	2000      	movs	r0, #0
 800357e:	f006 fae3 	bl	8009b48 <SetTextValueFloat>
		    SetTFTText(0,13," ");
 8003582:	4a15      	ldr	r2, [pc, #84]	; (80035d8 <idenModuType+0xba0>)
 8003584:	210d      	movs	r1, #13
 8003586:	2000      	movs	r0, #0
 8003588:	f006 fabc 	bl	8009b04 <SetTFTText>
		    HAL_Delay(200);
 800358c:	20c8      	movs	r0, #200	; 0xc8
 800358e:	f001 fe2d 	bl	80051ec <HAL_Delay>

		    ad9959_write_frequency(AD9959_CHANNEL_3, tSys.AMfre);
 8003592:	4b0b      	ldr	r3, [pc, #44]	; (80035c0 <idenModuType+0xb88>)
 8003594:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003598:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 800359c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035a0:	ee17 1a90 	vmov	r1, s15
 80035a4:	2080      	movs	r0, #128	; 0x80
 80035a6:	f001 fb63 	bl	8004c70 <ad9959_write_frequency>
		    ad9959_write_phase(AD9959_CHANNEL_3, 0);
 80035aa:	2100      	movs	r1, #0
 80035ac:	2080      	movs	r0, #128	; 0x80
 80035ae:	f001 fb35 	bl	8004c1c <ad9959_write_phase>
		    ad9959_write_amplitude(AD9959_CHANNEL_3, 184);
 80035b2:	21b8      	movs	r1, #184	; 0xb8
 80035b4:	2080      	movs	r0, #128	; 0x80
 80035b6:	f001 fb9b 	bl	8004cf0 <ad9959_write_amplitude>

			return AM;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e0ec      	b.n	8003798 <idenModuType+0xd60>
 80035be:	bf00      	nop
 80035c0:	20002208 	.word	0x20002208
 80035c4:	42646666 	.word	0x42646666
 80035c8:	44800000 	.word	0x44800000
 80035cc:	0800ffa8 	.word	0x0800ffa8
 80035d0:	447a0000 	.word	0x447a0000
 80035d4:	49742400 	.word	0x49742400
 80035d8:	0800ffac 	.word	0x0800ffac
		}
		if(tSys.fftNum >=5){
 80035dc:	4b70      	ldr	r3, [pc, #448]	; (80037a0 <idenModuType+0xd68>)
 80035de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80035e2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80035e6:	2b04      	cmp	r3, #4
 80035e8:	f340 80d5 	ble.w	8003796 <idenModuType+0xd5e>

			float __Jx0 = 0,__Jx1 = 0;
 80035ec:	f04f 0300 	mov.w	r3, #0
 80035f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80035f2:	f04f 0300 	mov.w	r3, #0
 80035f6:	647b      	str	r3, [r7, #68]	; 0x44
//			int bessi0I = 0,bessi1I = 0;
//			int bessi0Index[4]={0,},bessi1Index[4]={0,},__bessi = 0;;
//			float bessi0X[4] = {0,},bessi1X[4] = {0,};

			__Jx0 = _1Vol/5/100;
 80035f8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80035fc:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8003600:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003604:	eddf 6a67 	vldr	s13, [pc, #412]	; 80037a4 <idenModuType+0xd6c>
 8003608:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800360c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
			__Jx1 = (_2Vol+_3Vol)/2/5/100;
 8003610:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003614:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003618:	ee37 7a27 	vadd.f32	s14, s14, s15
 800361c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003620:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003624:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8003628:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800362c:	eddf 6a5d 	vldr	s13, [pc, #372]	; 80037a4 <idenModuType+0xd6c>
 8003630:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003634:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
			tSys.FMfre = (_2F + _3F) / 2 * tSys.Fs / AD_Size;
 8003638:	69ba      	ldr	r2, [r7, #24]
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	4413      	add	r3, r2
 800363e:	0fda      	lsrs	r2, r3, #31
 8003640:	4413      	add	r3, r2
 8003642:	105b      	asrs	r3, r3, #1
 8003644:	ee07 3a90 	vmov	s15, r3
 8003648:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800364c:	4b54      	ldr	r3, [pc, #336]	; (80037a0 <idenModuType+0xd68>)
 800364e:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 8003652:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003656:	eddf 6a54 	vldr	s13, [pc, #336]	; 80037a8 <idenModuType+0xd70>
 800365a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800365e:	4b50      	ldr	r3, [pc, #320]	; (80037a0 <idenModuType+0xd68>)
 8003660:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003664:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
//				if(flag1 == 1) {tick1++;}
//				if(tick1 == 2) {flag0 = 0;tick0 = 0;}
//				if(tick1 == 2) {flag1 = 0;tick1 = 0;}
//			}

			get_IC();
 8003668:	f7fd fd38 	bl	80010dc <get_IC>
			float tempK = (tSys.FMfre/1000.f - 5.0f)*54;
 800366c:	4b4c      	ldr	r3, [pc, #304]	; (80037a0 <idenModuType+0xd68>)
 800366e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003672:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 8003676:	eddf 6a4d 	vldr	s13, [pc, #308]	; 80037ac <idenModuType+0xd74>
 800367a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800367e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8003682:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003686:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80037b0 <idenModuType+0xd78>
 800368a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800368e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
			tSys.mf = tSys.mfNum / (316 + tempK);
 8003692:	4b43      	ldr	r3, [pc, #268]	; (80037a0 <idenModuType+0xd68>)
 8003694:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003698:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 800369c:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80036a0:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80037b4 <idenModuType+0xd7c>
 80036a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80036a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036ac:	4b3c      	ldr	r3, [pc, #240]	; (80037a0 <idenModuType+0xd68>)
 80036ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036b2:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
			tSys.maxFreDev = tSys.mf * tSys.FMfre/1000.f;
 80036b6:	4b3a      	ldr	r3, [pc, #232]	; (80037a0 <idenModuType+0xd68>)
 80036b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036bc:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 80036c0:	4b37      	ldr	r3, [pc, #220]	; (80037a0 <idenModuType+0xd68>)
 80036c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036c6:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 80036ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80036ce:	eddf 6a37 	vldr	s13, [pc, #220]	; 80037ac <idenModuType+0xd74>
 80036d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036d6:	4b32      	ldr	r3, [pc, #200]	; (80037a0 <idenModuType+0xd68>)
 80036d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036dc:	edc3 7a3a 	vstr	s15, [r3, #232]	; 0xe8
			tSys.fftNum = 0;
 80036e0:	4b2f      	ldr	r3, [pc, #188]	; (80037a0 <idenModuType+0xd68>)
 80036e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036e6:	461a      	mov	r2, r3
 80036e8:	2300      	movs	r3, #0
 80036ea:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		    SetTFTText(0,7,"FM");
 80036ee:	4a32      	ldr	r2, [pc, #200]	; (80037b8 <idenModuType+0xd80>)
 80036f0:	2107      	movs	r1, #7
 80036f2:	2000      	movs	r0, #0
 80036f4:	f006 fa06 	bl	8009b04 <SetTFTText>
		    SetTextValueFloat(0,8,tSys.mf);
 80036f8:	4b29      	ldr	r3, [pc, #164]	; (80037a0 <idenModuType+0xd68>)
 80036fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036fe:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003702:	eeb0 0a67 	vmov.f32	s0, s15
 8003706:	2108      	movs	r1, #8
 8003708:	2000      	movs	r0, #0
 800370a:	f006 fa1d 	bl	8009b48 <SetTextValueFloat>
		    SetTextValueFloat(0,9,tSys.FMfre/1000.f);
 800370e:	4b24      	ldr	r3, [pc, #144]	; (80037a0 <idenModuType+0xd68>)
 8003710:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003714:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003718:	eddf 6a24 	vldr	s13, [pc, #144]	; 80037ac <idenModuType+0xd74>
 800371c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003720:	eeb0 0a47 	vmov.f32	s0, s14
 8003724:	2109      	movs	r1, #9
 8003726:	2000      	movs	r0, #0
 8003728:	f006 fa0e 	bl	8009b48 <SetTextValueFloat>
		    SetTextValueFloat(0,10,tSys.curCarrFre/1000000.f);
 800372c:	4b1c      	ldr	r3, [pc, #112]	; (80037a0 <idenModuType+0xd68>)
 800372e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003732:	ee07 3a90 	vmov	s15, r3
 8003736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800373a:	eddf 6a20 	vldr	s13, [pc, #128]	; 80037bc <idenModuType+0xd84>
 800373e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003742:	eeb0 0a47 	vmov.f32	s0, s14
 8003746:	210a      	movs	r1, #10
 8003748:	2000      	movs	r0, #0
 800374a:	f006 f9fd 	bl	8009b48 <SetTextValueFloat>
		    SetTextValueFloat(0,13,tSys.maxFreDev);
 800374e:	4b14      	ldr	r3, [pc, #80]	; (80037a0 <idenModuType+0xd68>)
 8003750:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003754:	edd3 7a3a 	vldr	s15, [r3, #232]	; 0xe8
 8003758:	eeb0 0a67 	vmov.f32	s0, s15
 800375c:	210d      	movs	r1, #13
 800375e:	2000      	movs	r0, #0
 8003760:	f006 f9f2 	bl	8009b48 <SetTextValueFloat>
		    HAL_Delay(200);
 8003764:	20c8      	movs	r0, #200	; 0xc8
 8003766:	f001 fd41 	bl	80051ec <HAL_Delay>

		    ad9959_write_frequency(AD9959_CHANNEL_3, tSys.FMfre);
 800376a:	4b0d      	ldr	r3, [pc, #52]	; (80037a0 <idenModuType+0xd68>)
 800376c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003770:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003774:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003778:	ee17 1a90 	vmov	r1, s15
 800377c:	2080      	movs	r0, #128	; 0x80
 800377e:	f001 fa77 	bl	8004c70 <ad9959_write_frequency>
		    ad9959_write_phase(AD9959_CHANNEL_3, 0);
 8003782:	2100      	movs	r1, #0
 8003784:	2080      	movs	r0, #128	; 0x80
 8003786:	f001 fa49 	bl	8004c1c <ad9959_write_phase>
		    ad9959_write_amplitude(AD9959_CHANNEL_3, 184);
 800378a:	21b8      	movs	r1, #184	; 0xb8
 800378c:	2080      	movs	r0, #128	; 0x80
 800378e:	f001 faaf 	bl	8004cf0 <ad9959_write_amplitude>

			return FM;
 8003792:	2302      	movs	r3, #2
 8003794:	e000      	b.n	8003798 <idenModuType+0xd60>
		}
	}
	return  No;
 8003796:	2300      	movs	r3, #0
}
 8003798:	4618      	mov	r0, r3
 800379a:	3750      	adds	r7, #80	; 0x50
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	20002208 	.word	0x20002208
 80037a4:	42c80000 	.word	0x42c80000
 80037a8:	44800000 	.word	0x44800000
 80037ac:	447a0000 	.word	0x447a0000
 80037b0:	42580000 	.word	0x42580000
 80037b4:	439e0000 	.word	0x439e0000
 80037b8:	0800ffb0 	.word	0x0800ffb0
 80037bc:	49742400 	.word	0x49742400

080037c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80037c6:	2300      	movs	r3, #0
 80037c8:	607b      	str	r3, [r7, #4]
 80037ca:	4b0c      	ldr	r3, [pc, #48]	; (80037fc <MX_DMA_Init+0x3c>)
 80037cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ce:	4a0b      	ldr	r2, [pc, #44]	; (80037fc <MX_DMA_Init+0x3c>)
 80037d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80037d4:	6313      	str	r3, [r2, #48]	; 0x30
 80037d6:	4b09      	ldr	r3, [pc, #36]	; (80037fc <MX_DMA_Init+0x3c>)
 80037d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037de:	607b      	str	r3, [r7, #4]
 80037e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 0);
 80037e2:	2200      	movs	r2, #0
 80037e4:	2101      	movs	r1, #1
 80037e6:	2039      	movs	r0, #57	; 0x39
 80037e8:	f001 fdff 	bl	80053ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80037ec:	2039      	movs	r0, #57	; 0x39
 80037ee:	f001 fe18 	bl	8005422 <HAL_NVIC_EnableIRQ>

}
 80037f2:	bf00      	nop
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	40023800 	.word	0x40023800

08003800 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b08e      	sub	sp, #56	; 0x38
 8003804:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003806:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800380a:	2200      	movs	r2, #0
 800380c:	601a      	str	r2, [r3, #0]
 800380e:	605a      	str	r2, [r3, #4]
 8003810:	609a      	str	r2, [r3, #8]
 8003812:	60da      	str	r2, [r3, #12]
 8003814:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003816:	2300      	movs	r3, #0
 8003818:	623b      	str	r3, [r7, #32]
 800381a:	4b91      	ldr	r3, [pc, #580]	; (8003a60 <MX_GPIO_Init+0x260>)
 800381c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381e:	4a90      	ldr	r2, [pc, #576]	; (8003a60 <MX_GPIO_Init+0x260>)
 8003820:	f043 0310 	orr.w	r3, r3, #16
 8003824:	6313      	str	r3, [r2, #48]	; 0x30
 8003826:	4b8e      	ldr	r3, [pc, #568]	; (8003a60 <MX_GPIO_Init+0x260>)
 8003828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382a:	f003 0310 	and.w	r3, r3, #16
 800382e:	623b      	str	r3, [r7, #32]
 8003830:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003832:	2300      	movs	r3, #0
 8003834:	61fb      	str	r3, [r7, #28]
 8003836:	4b8a      	ldr	r3, [pc, #552]	; (8003a60 <MX_GPIO_Init+0x260>)
 8003838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383a:	4a89      	ldr	r2, [pc, #548]	; (8003a60 <MX_GPIO_Init+0x260>)
 800383c:	f043 0304 	orr.w	r3, r3, #4
 8003840:	6313      	str	r3, [r2, #48]	; 0x30
 8003842:	4b87      	ldr	r3, [pc, #540]	; (8003a60 <MX_GPIO_Init+0x260>)
 8003844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003846:	f003 0304 	and.w	r3, r3, #4
 800384a:	61fb      	str	r3, [r7, #28]
 800384c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800384e:	2300      	movs	r3, #0
 8003850:	61bb      	str	r3, [r7, #24]
 8003852:	4b83      	ldr	r3, [pc, #524]	; (8003a60 <MX_GPIO_Init+0x260>)
 8003854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003856:	4a82      	ldr	r2, [pc, #520]	; (8003a60 <MX_GPIO_Init+0x260>)
 8003858:	f043 0320 	orr.w	r3, r3, #32
 800385c:	6313      	str	r3, [r2, #48]	; 0x30
 800385e:	4b80      	ldr	r3, [pc, #512]	; (8003a60 <MX_GPIO_Init+0x260>)
 8003860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003862:	f003 0320 	and.w	r3, r3, #32
 8003866:	61bb      	str	r3, [r7, #24]
 8003868:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800386a:	2300      	movs	r3, #0
 800386c:	617b      	str	r3, [r7, #20]
 800386e:	4b7c      	ldr	r3, [pc, #496]	; (8003a60 <MX_GPIO_Init+0x260>)
 8003870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003872:	4a7b      	ldr	r2, [pc, #492]	; (8003a60 <MX_GPIO_Init+0x260>)
 8003874:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003878:	6313      	str	r3, [r2, #48]	; 0x30
 800387a:	4b79      	ldr	r3, [pc, #484]	; (8003a60 <MX_GPIO_Init+0x260>)
 800387c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003882:	617b      	str	r3, [r7, #20]
 8003884:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003886:	2300      	movs	r3, #0
 8003888:	613b      	str	r3, [r7, #16]
 800388a:	4b75      	ldr	r3, [pc, #468]	; (8003a60 <MX_GPIO_Init+0x260>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388e:	4a74      	ldr	r2, [pc, #464]	; (8003a60 <MX_GPIO_Init+0x260>)
 8003890:	f043 0301 	orr.w	r3, r3, #1
 8003894:	6313      	str	r3, [r2, #48]	; 0x30
 8003896:	4b72      	ldr	r3, [pc, #456]	; (8003a60 <MX_GPIO_Init+0x260>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	f003 0301 	and.w	r3, r3, #1
 800389e:	613b      	str	r3, [r7, #16]
 80038a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038a2:	2300      	movs	r3, #0
 80038a4:	60fb      	str	r3, [r7, #12]
 80038a6:	4b6e      	ldr	r3, [pc, #440]	; (8003a60 <MX_GPIO_Init+0x260>)
 80038a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038aa:	4a6d      	ldr	r2, [pc, #436]	; (8003a60 <MX_GPIO_Init+0x260>)
 80038ac:	f043 0302 	orr.w	r3, r3, #2
 80038b0:	6313      	str	r3, [r2, #48]	; 0x30
 80038b2:	4b6b      	ldr	r3, [pc, #428]	; (8003a60 <MX_GPIO_Init+0x260>)
 80038b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	60fb      	str	r3, [r7, #12]
 80038bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80038be:	2300      	movs	r3, #0
 80038c0:	60bb      	str	r3, [r7, #8]
 80038c2:	4b67      	ldr	r3, [pc, #412]	; (8003a60 <MX_GPIO_Init+0x260>)
 80038c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c6:	4a66      	ldr	r2, [pc, #408]	; (8003a60 <MX_GPIO_Init+0x260>)
 80038c8:	f043 0308 	orr.w	r3, r3, #8
 80038cc:	6313      	str	r3, [r2, #48]	; 0x30
 80038ce:	4b64      	ldr	r3, [pc, #400]	; (8003a60 <MX_GPIO_Init+0x260>)
 80038d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d2:	f003 0308 	and.w	r3, r3, #8
 80038d6:	60bb      	str	r3, [r7, #8]
 80038d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80038da:	2300      	movs	r3, #0
 80038dc:	607b      	str	r3, [r7, #4]
 80038de:	4b60      	ldr	r3, [pc, #384]	; (8003a60 <MX_GPIO_Init+0x260>)
 80038e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e2:	4a5f      	ldr	r2, [pc, #380]	; (8003a60 <MX_GPIO_Init+0x260>)
 80038e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038e8:	6313      	str	r3, [r2, #48]	; 0x30
 80038ea:	4b5d      	ldr	r3, [pc, #372]	; (8003a60 <MX_GPIO_Init+0x260>)
 80038ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038f2:	607b      	str	r3, [r7, #4]
 80038f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AD9959_SDIO2_Pin|AD9959_SDIO1_Pin|AD9959_SDIO3_Pin|DAC8563_SCK_Pin
 80038f6:	2200      	movs	r2, #0
 80038f8:	f24c 0170 	movw	r1, #49264	; 0xc070
 80038fc:	4859      	ldr	r0, [pc, #356]	; (8003a64 <MX_GPIO_Init+0x264>)
 80038fe:	f002 fb65 	bl	8005fcc <HAL_GPIO_WritePin>
                          |DAC8563_LD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, AD9959_SDIO0_Pin|AD9959_SCLK_Pin|AD9959_PS3_Pin|AD9959_CS_Pin
 8003902:	2200      	movs	r2, #0
 8003904:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003908:	4857      	ldr	r0, [pc, #348]	; (8003a68 <MX_GPIO_Init+0x268>)
 800390a:	f002 fb5f 	bl	8005fcc <HAL_GPIO_WritePin>
                          |AD9959_PS2_Pin|AD9959_UPDATE_Pin|AD9959_PS1_Pin|AD9959_RESET_Pin
                          |AD9959_PS0_Pin|AD9959_PDC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W25QXX_CS_GPIO_Port, W25QXX_CS_Pin, GPIO_PIN_SET);
 800390e:	2201      	movs	r2, #1
 8003910:	2110      	movs	r1, #16
 8003912:	4856      	ldr	r0, [pc, #344]	; (8003a6c <MX_GPIO_Init+0x26c>)
 8003914:	f002 fb5a 	bl	8005fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DAC8563_SYN_Pin|DAC8563_DIN_Pin|DAC8563_CLR_Pin, GPIO_PIN_RESET);
 8003918:	2200      	movs	r2, #0
 800391a:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800391e:	4854      	ldr	r0, [pc, #336]	; (8003a70 <MX_GPIO_Init+0x270>)
 8003920:	f002 fb54 	bl	8005fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADS8688_DAISY_GPIO_Port, ADS8688_DAISY_Pin, GPIO_PIN_RESET);
 8003924:	2200      	movs	r2, #0
 8003926:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800392a:	4852      	ldr	r0, [pc, #328]	; (8003a74 <MX_GPIO_Init+0x274>)
 800392c:	f002 fb4e 	bl	8005fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ADS8688_RST_Pin|ADS8688_CS_Pin, GPIO_PIN_SET);
 8003930:	2201      	movs	r2, #1
 8003932:	210c      	movs	r1, #12
 8003934:	4850      	ldr	r0, [pc, #320]	; (8003a78 <MX_GPIO_Init+0x278>)
 8003936:	f002 fb49 	bl	8005fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ADS8688_GND_Pin|ADS8688_GNDD5_Pin, GPIO_PIN_RESET);
 800393a:	2200      	movs	r2, #0
 800393c:	2130      	movs	r1, #48	; 0x30
 800393e:	484e      	ldr	r0, [pc, #312]	; (8003a78 <MX_GPIO_Init+0x278>)
 8003940:	f002 fb44 	bl	8005fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8003944:	2200      	movs	r2, #0
 8003946:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800394a:	484c      	ldr	r0, [pc, #304]	; (8003a7c <MX_GPIO_Init+0x27c>)
 800394c:	f002 fb3e 	bl	8005fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = AD9959_SDIO2_Pin|AD9959_SDIO1_Pin|AD9959_SDIO3_Pin;
 8003950:	2370      	movs	r3, #112	; 0x70
 8003952:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003954:	2301      	movs	r3, #1
 8003956:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003958:	2300      	movs	r3, #0
 800395a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800395c:	2302      	movs	r3, #2
 800395e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003960:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003964:	4619      	mov	r1, r3
 8003966:	483f      	ldr	r0, [pc, #252]	; (8003a64 <MX_GPIO_Init+0x264>)
 8003968:	f002 f994 	bl	8005c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin
                           PFPin PFPin */
  GPIO_InitStruct.Pin = AD9959_SDIO0_Pin|AD9959_SCLK_Pin|AD9959_PS3_Pin|AD9959_CS_Pin
 800396c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003970:	627b      	str	r3, [r7, #36]	; 0x24
                          |AD9959_PS2_Pin|AD9959_UPDATE_Pin|AD9959_PS1_Pin|AD9959_RESET_Pin
                          |AD9959_PS0_Pin|AD9959_PDC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003972:	2301      	movs	r3, #1
 8003974:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003976:	2300      	movs	r3, #0
 8003978:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800397a:	2302      	movs	r3, #2
 800397c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800397e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003982:	4619      	mov	r1, r3
 8003984:	4838      	ldr	r0, [pc, #224]	; (8003a68 <MX_GPIO_Init+0x268>)
 8003986:	f002 f985 	bl	8005c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = W25QXX_CS_Pin;
 800398a:	2310      	movs	r3, #16
 800398c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800398e:	2301      	movs	r3, #1
 8003990:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003992:	2301      	movs	r3, #1
 8003994:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003996:	2303      	movs	r3, #3
 8003998:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(W25QXX_CS_GPIO_Port, &GPIO_InitStruct);
 800399a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800399e:	4619      	mov	r1, r3
 80039a0:	4832      	ldr	r0, [pc, #200]	; (8003a6c <MX_GPIO_Init+0x26c>)
 80039a2:	f002 f977 	bl	8005c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = DAC8563_SCK_Pin|DAC8563_LD_Pin;
 80039a6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80039aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039ac:	2301      	movs	r3, #1
 80039ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b0:	2300      	movs	r3, #0
 80039b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039b4:	2303      	movs	r3, #3
 80039b6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80039b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039bc:	4619      	mov	r1, r3
 80039be:	4829      	ldr	r0, [pc, #164]	; (8003a64 <MX_GPIO_Init+0x264>)
 80039c0:	f002 f968 	bl	8005c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DAC8563_SYN_Pin|DAC8563_DIN_Pin|DAC8563_CLR_Pin;
 80039c4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80039c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039ca:	2301      	movs	r3, #1
 80039cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ce:	2300      	movs	r3, #0
 80039d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039d2:	2303      	movs	r3, #3
 80039d4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039da:	4619      	mov	r1, r3
 80039dc:	4824      	ldr	r0, [pc, #144]	; (8003a70 <MX_GPIO_Init+0x270>)
 80039de:	f002 f959 	bl	8005c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADS8688_DAISY_Pin;
 80039e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039e8:	2301      	movs	r3, #1
 80039ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ec:	2300      	movs	r3, #0
 80039ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039f0:	2300      	movs	r3, #0
 80039f2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ADS8688_DAISY_GPIO_Port, &GPIO_InitStruct);
 80039f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039f8:	4619      	mov	r1, r3
 80039fa:	481e      	ldr	r0, [pc, #120]	; (8003a74 <MX_GPIO_Init+0x274>)
 80039fc:	f002 f94a 	bl	8005c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = ADS8688_RST_Pin|ADS8688_GND_Pin|ADS8688_GNDD5_Pin;
 8003a00:	2334      	movs	r3, #52	; 0x34
 8003a02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a04:	2301      	movs	r3, #1
 8003a06:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a14:	4619      	mov	r1, r3
 8003a16:	4818      	ldr	r0, [pc, #96]	; (8003a78 <MX_GPIO_Init+0x278>)
 8003a18:	f002 f93c 	bl	8005c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADS8688_CS_Pin;
 8003a1c:	2308      	movs	r3, #8
 8003a1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a20:	2301      	movs	r3, #1
 8003a22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a24:	2300      	movs	r3, #0
 8003a26:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a28:	2303      	movs	r3, #3
 8003a2a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ADS8688_CS_GPIO_Port, &GPIO_InitStruct);
 8003a2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a30:	4619      	mov	r1, r3
 8003a32:	4811      	ldr	r0, [pc, #68]	; (8003a78 <MX_GPIO_Init+0x278>)
 8003a34:	f002 f92e 	bl	8005c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8003a38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a42:	2300      	movs	r3, #0
 8003a44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a46:	2300      	movs	r3, #0
 8003a48:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8003a4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a4e:	4619      	mov	r1, r3
 8003a50:	480a      	ldr	r0, [pc, #40]	; (8003a7c <MX_GPIO_Init+0x27c>)
 8003a52:	f002 f91f 	bl	8005c94 <HAL_GPIO_Init>

}
 8003a56:	bf00      	nop
 8003a58:	3738      	adds	r7, #56	; 0x38
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	40023800 	.word	0x40023800
 8003a64:	40021000 	.word	0x40021000
 8003a68:	40021400 	.word	0x40021400
 8003a6c:	40020800 	.word	0x40020800
 8003a70:	40020400 	.word	0x40020400
 8003a74:	40020000 	.word	0x40020000
 8003a78:	40020c00 	.word	0x40020c00
 8003a7c:	40021800 	.word	0x40021800

08003a80 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003a84:	4b12      	ldr	r3, [pc, #72]	; (8003ad0 <MX_I2C1_Init+0x50>)
 8003a86:	4a13      	ldr	r2, [pc, #76]	; (8003ad4 <MX_I2C1_Init+0x54>)
 8003a88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003a8a:	4b11      	ldr	r3, [pc, #68]	; (8003ad0 <MX_I2C1_Init+0x50>)
 8003a8c:	4a12      	ldr	r2, [pc, #72]	; (8003ad8 <MX_I2C1_Init+0x58>)
 8003a8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003a90:	4b0f      	ldr	r3, [pc, #60]	; (8003ad0 <MX_I2C1_Init+0x50>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003a96:	4b0e      	ldr	r3, [pc, #56]	; (8003ad0 <MX_I2C1_Init+0x50>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003a9c:	4b0c      	ldr	r3, [pc, #48]	; (8003ad0 <MX_I2C1_Init+0x50>)
 8003a9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003aa2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003aa4:	4b0a      	ldr	r3, [pc, #40]	; (8003ad0 <MX_I2C1_Init+0x50>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003aaa:	4b09      	ldr	r3, [pc, #36]	; (8003ad0 <MX_I2C1_Init+0x50>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ab0:	4b07      	ldr	r3, [pc, #28]	; (8003ad0 <MX_I2C1_Init+0x50>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ab6:	4b06      	ldr	r3, [pc, #24]	; (8003ad0 <MX_I2C1_Init+0x50>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003abc:	4804      	ldr	r0, [pc, #16]	; (8003ad0 <MX_I2C1_Init+0x50>)
 8003abe:	f002 fa9f 	bl	8006000 <HAL_I2C_Init>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d001      	beq.n	8003acc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003ac8:	f000 f9a4 	bl	8003e14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003acc:	bf00      	nop
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	200032f4 	.word	0x200032f4
 8003ad4:	40005400 	.word	0x40005400
 8003ad8:	000186a0 	.word	0x000186a0

08003adc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b08a      	sub	sp, #40	; 0x28
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae4:	f107 0314 	add.w	r3, r7, #20
 8003ae8:	2200      	movs	r2, #0
 8003aea:	601a      	str	r2, [r3, #0]
 8003aec:	605a      	str	r2, [r3, #4]
 8003aee:	609a      	str	r2, [r3, #8]
 8003af0:	60da      	str	r2, [r3, #12]
 8003af2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a19      	ldr	r2, [pc, #100]	; (8003b60 <HAL_I2C_MspInit+0x84>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d12b      	bne.n	8003b56 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003afe:	2300      	movs	r3, #0
 8003b00:	613b      	str	r3, [r7, #16]
 8003b02:	4b18      	ldr	r3, [pc, #96]	; (8003b64 <HAL_I2C_MspInit+0x88>)
 8003b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b06:	4a17      	ldr	r2, [pc, #92]	; (8003b64 <HAL_I2C_MspInit+0x88>)
 8003b08:	f043 0302 	orr.w	r3, r3, #2
 8003b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b0e:	4b15      	ldr	r3, [pc, #84]	; (8003b64 <HAL_I2C_MspInit+0x88>)
 8003b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b12:	f003 0302 	and.w	r3, r3, #2
 8003b16:	613b      	str	r3, [r7, #16]
 8003b18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = AT24CXX_SCL_Pin|AT24CXX_SDA_Pin;
 8003b1a:	23c0      	movs	r3, #192	; 0xc0
 8003b1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b1e:	2312      	movs	r3, #18
 8003b20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b22:	2300      	movs	r3, #0
 8003b24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b26:	2303      	movs	r3, #3
 8003b28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b2a:	2304      	movs	r3, #4
 8003b2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b2e:	f107 0314 	add.w	r3, r7, #20
 8003b32:	4619      	mov	r1, r3
 8003b34:	480c      	ldr	r0, [pc, #48]	; (8003b68 <HAL_I2C_MspInit+0x8c>)
 8003b36:	f002 f8ad 	bl	8005c94 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	60fb      	str	r3, [r7, #12]
 8003b3e:	4b09      	ldr	r3, [pc, #36]	; (8003b64 <HAL_I2C_MspInit+0x88>)
 8003b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b42:	4a08      	ldr	r2, [pc, #32]	; (8003b64 <HAL_I2C_MspInit+0x88>)
 8003b44:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003b48:	6413      	str	r3, [r2, #64]	; 0x40
 8003b4a:	4b06      	ldr	r3, [pc, #24]	; (8003b64 <HAL_I2C_MspInit+0x88>)
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b52:	60fb      	str	r3, [r7, #12]
 8003b54:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003b56:	bf00      	nop
 8003b58:	3728      	adds	r7, #40	; 0x28
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	40005400 	.word	0x40005400
 8003b64:	40023800 	.word	0x40023800
 8003b68:	40020400 	.word	0x40020400

08003b6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003b70:	f001 faca 	bl	8005108 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003b74:	f000 f84c 	bl	8003c10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003b78:	f7ff fe42 	bl	8003800 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003b7c:	f000 fd5e 	bl	800463c <MX_USART2_UART_Init>
  MX_DMA_Init();
 8003b80:	f7ff fe1e 	bl	80037c0 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8003b84:	f000 fdae 	bl	80046e4 <MX_USART6_UART_Init>
  MX_USART3_UART_Init();
 8003b88:	f000 fd82 	bl	8004690 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8003b8c:	f000 fc42 	bl	8004414 <MX_TIM6_Init>
  MX_I2C1_Init();
 8003b90:	f7ff ff76 	bl	8003a80 <MX_I2C1_Init>
  MX_SPI1_Init();
 8003b94:	f000 f944 	bl	8003e20 <MX_SPI1_Init>
  MX_SPI3_Init();
 8003b98:	f000 f978 	bl	8003e8c <MX_SPI3_Init>
  MX_TIM3_Init();
 8003b9c:	f000 fbee 	bl	800437c <MX_TIM3_Init>
  MX_TIM2_Init();
 8003ba0:	f000 fb7c 	bl	800429c <MX_TIM2_Init>
  MX_TIM7_Init();
 8003ba4:	f000 fc74 	bl	8004490 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  delay_init(168);
 8003ba8:	20a8      	movs	r0, #168	; 0xa8
 8003baa:	f7fd fabd 	bl	8001128 <delay_init>
  sysInit();
 8003bae:	f7fd fb25 	bl	80011fc <sysInit>
  TFT_Init();
 8003bb2:	f006 fa97 	bl	800a0e4 <TFT_Init>
  ADS8688_Init(&ads8688, &hspi3, ADS8688_CS_GPIO_Port, ADS8688_CS_Pin);
 8003bb6:	2308      	movs	r3, #8
 8003bb8:	4a10      	ldr	r2, [pc, #64]	; (8003bfc <main+0x90>)
 8003bba:	4911      	ldr	r1, [pc, #68]	; (8003c00 <main+0x94>)
 8003bbc:	4811      	ldr	r0, [pc, #68]	; (8003c04 <main+0x98>)
 8003bbe:	f001 f8cb 	bl	8004d58 <ADS8688_Init>
  ad9959_init();
 8003bc2:	f000 fef1 	bl	80049a8 <ad9959_init>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	480f      	ldr	r0, [pc, #60]	; (8003c08 <main+0x9c>)
 8003bca:	f003 fc59 	bl	8007480 <HAL_TIM_IC_Start_IT>

    /* USER CODE BEGIN 3 */
	if(tSys.mode == waitMeasure){

	}
	if(tSys.mode == measureAM){
 8003bce:	4b0f      	ldr	r3, [pc, #60]	; (8003c0c <main+0xa0>)
 8003bd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d101      	bne.n	8003bdc <main+0x70>
		__measureAM();
 8003bd8:	f7fd fb86 	bl	80012e8 <__measureAM>
	}
	if(tSys.mode == measureFM){
 8003bdc:	4b0b      	ldr	r3, [pc, #44]	; (8003c0c <main+0xa0>)
 8003bde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d101      	bne.n	8003bea <main+0x7e>
		__measureFM();
 8003be6:	f7fd fe2d 	bl	8001844 <__measureFM>
	}
	if(tSys.mode == measureAuto){
 8003bea:	4b08      	ldr	r3, [pc, #32]	; (8003c0c <main+0xa0>)
 8003bec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003bf0:	2b03      	cmp	r3, #3
 8003bf2:	d1ec      	bne.n	8003bce <main+0x62>
		idenModuType();
 8003bf4:	f7fe ff20 	bl	8002a38 <idenModuType>
	if(tSys.mode == waitMeasure){
 8003bf8:	e7e9      	b.n	8003bce <main+0x62>
 8003bfa:	bf00      	nop
 8003bfc:	40020c00 	.word	0x40020c00
 8003c00:	200033a0 	.word	0x200033a0
 8003c04:	2000364c 	.word	0x2000364c
 8003c08:	200033fc 	.word	0x200033fc
 8003c0c:	20002208 	.word	0x20002208

08003c10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b094      	sub	sp, #80	; 0x50
 8003c14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003c16:	f107 0320 	add.w	r3, r7, #32
 8003c1a:	2230      	movs	r2, #48	; 0x30
 8003c1c:	2100      	movs	r1, #0
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f007 fcc4 	bl	800b5ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003c24:	f107 030c 	add.w	r3, r7, #12
 8003c28:	2200      	movs	r2, #0
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	605a      	str	r2, [r3, #4]
 8003c2e:	609a      	str	r2, [r3, #8]
 8003c30:	60da      	str	r2, [r3, #12]
 8003c32:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c34:	2300      	movs	r3, #0
 8003c36:	60bb      	str	r3, [r7, #8]
 8003c38:	4b28      	ldr	r3, [pc, #160]	; (8003cdc <SystemClock_Config+0xcc>)
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3c:	4a27      	ldr	r2, [pc, #156]	; (8003cdc <SystemClock_Config+0xcc>)
 8003c3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c42:	6413      	str	r3, [r2, #64]	; 0x40
 8003c44:	4b25      	ldr	r3, [pc, #148]	; (8003cdc <SystemClock_Config+0xcc>)
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c4c:	60bb      	str	r3, [r7, #8]
 8003c4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c50:	2300      	movs	r3, #0
 8003c52:	607b      	str	r3, [r7, #4]
 8003c54:	4b22      	ldr	r3, [pc, #136]	; (8003ce0 <SystemClock_Config+0xd0>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a21      	ldr	r2, [pc, #132]	; (8003ce0 <SystemClock_Config+0xd0>)
 8003c5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c5e:	6013      	str	r3, [r2, #0]
 8003c60:	4b1f      	ldr	r3, [pc, #124]	; (8003ce0 <SystemClock_Config+0xd0>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c68:	607b      	str	r3, [r7, #4]
 8003c6a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003c70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003c74:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c76:	2302      	movs	r3, #2
 8003c78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003c7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003c80:	2304      	movs	r3, #4
 8003c82:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003c84:	23a8      	movs	r3, #168	; 0xa8
 8003c86:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003c88:	2302      	movs	r3, #2
 8003c8a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003c8c:	2304      	movs	r3, #4
 8003c8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c90:	f107 0320 	add.w	r3, r7, #32
 8003c94:	4618      	mov	r0, r3
 8003c96:	f002 faf7 	bl	8006288 <HAL_RCC_OscConfig>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003ca0:	f000 f8b8 	bl	8003e14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ca4:	230f      	movs	r3, #15
 8003ca6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ca8:	2302      	movs	r3, #2
 8003caa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003cac:	2300      	movs	r3, #0
 8003cae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003cb0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003cb4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003cb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003cbc:	f107 030c 	add.w	r3, r7, #12
 8003cc0:	2105      	movs	r1, #5
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f002 fd58 	bl	8006778 <HAL_RCC_ClockConfig>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003cce:	f000 f8a1 	bl	8003e14 <Error_Handler>
  }
}
 8003cd2:	bf00      	nop
 8003cd4:	3750      	adds	r7, #80	; 0x50
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	40023800 	.word	0x40023800
 8003ce0:	40007000 	.word	0x40007000

08003ce4 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cf4:	d126      	bne.n	8003d44 <HAL_TIM_IC_CaptureCallback+0x60>
		if(htim->Channel==HAL_TIM_ACTIVE_CHANNEL_1){
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	7f1b      	ldrb	r3, [r3, #28]
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d122      	bne.n	8003d44 <HAL_TIM_IC_CaptureCallback+0x60>
			tSys.mfNum ++;
 8003cfe:	4b14      	ldr	r3, [pc, #80]	; (8003d50 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8003d00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d04:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003d08:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003d0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003d10:	4b0f      	ldr	r3, [pc, #60]	; (8003d50 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8003d12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d16:	edc3 7a36 	vstr	s15, [r3, #216]	; 0xd8
			if(tSys.mfNum > 10000000){
 8003d1a:	4b0d      	ldr	r3, [pc, #52]	; (8003d50 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8003d1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d20:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003d24:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8003d54 <HAL_TIM_IC_CaptureCallback+0x70>
 8003d28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d30:	dc00      	bgt.n	8003d34 <HAL_TIM_IC_CaptureCallback+0x50>
				tSys.mfNum = 0;
			}
		}
	}
}
 8003d32:	e007      	b.n	8003d44 <HAL_TIM_IC_CaptureCallback+0x60>
				tSys.mfNum = 0;
 8003d34:	4b06      	ldr	r3, [pc, #24]	; (8003d50 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8003d36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	f04f 0300 	mov.w	r3, #0
 8003d40:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	20002208 	.word	0x20002208
 8003d54:	4b189680 	.word	0x4b189680

08003d58 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af02      	add	r7, sp, #8
 8003d5e:	6078      	str	r0, [r7, #4]
    if(htim == &htim3){
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a25      	ldr	r2, [pc, #148]	; (8003df8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d133      	bne.n	8003dd0 <HAL_TIM_PeriodElapsedCallback+0x78>
    	uint8_t rxbuf[4] = {0};
 8003d68:	2300      	movs	r3, #0
 8003d6a:	60fb      	str	r3, [r7, #12]
    	uint8_t txbuf=0;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	72fb      	strb	r3, [r7, #11]
        if(pAD_arr < pAD_arr_end)
 8003d70:	4b22      	ldr	r3, [pc, #136]	; (8003dfc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	4b22      	ldr	r3, [pc, #136]	; (8003e00 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d229      	bcs.n	8003dd0 <HAL_TIM_PeriodElapsedCallback+0x78>
        {
        	SAMPLE_END;
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	2108      	movs	r1, #8
 8003d80:	4820      	ldr	r0, [pc, #128]	; (8003e04 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8003d82:	f002 f923 	bl	8005fcc <HAL_GPIO_WritePin>
			SAMPLE_BEGIN;
 8003d86:	2200      	movs	r2, #0
 8003d88:	2108      	movs	r1, #8
 8003d8a:	481e      	ldr	r0, [pc, #120]	; (8003e04 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8003d8c:	f002 f91e 	bl	8005fcc <HAL_GPIO_WritePin>
        	HAL_SPI_TransmitReceive(&hspi3, &txbuf, rxbuf, 2,2);
 8003d90:	f107 020c 	add.w	r2, r7, #12
 8003d94:	f107 010b 	add.w	r1, r7, #11
 8003d98:	2302      	movs	r3, #2
 8003d9a:	9300      	str	r3, [sp, #0]
 8003d9c:	2302      	movs	r3, #2
 8003d9e:	481a      	ldr	r0, [pc, #104]	; (8003e08 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8003da0:	f002 ff93 	bl	8006cca <HAL_SPI_TransmitReceive>
        	*pAD_arr++ = (*(u16*)(&rxbuf[2])-ADS8688_ZERO)*AD_mV_Scale;
 8003da4:	f107 030c 	add.w	r3, r7, #12
 8003da8:	3302      	adds	r3, #2
 8003daa:	881b      	ldrh	r3, [r3, #0]
 8003dac:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8003db0:	3b7f      	subs	r3, #127	; 0x7f
 8003db2:	ee07 3a90 	vmov	s15, r3
 8003db6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dba:	4b10      	ldr	r3, [pc, #64]	; (8003dfc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	1d1a      	adds	r2, r3, #4
 8003dc0:	490e      	ldr	r1, [pc, #56]	; (8003dfc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003dc2:	600a      	str	r2, [r1, #0]
 8003dc4:	eeb5 7a04 	vmov.f32	s14, #84	; 0x3ea00000  0.3125000
 8003dc8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003dcc:	edc3 7a00 	vstr	s15, [r3]
        }
    }
    if(htim == &htim7){
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a0e      	ldr	r2, [pc, #56]	; (8003e0c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d10a      	bne.n	8003dee <HAL_TIM_PeriodElapsedCallback+0x96>
    	tSys.fmFlag++;
 8003dd8:	4b0d      	ldr	r3, [pc, #52]	; (8003e10 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8003dda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003dde:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8003de2:	3301      	adds	r3, #1
 8003de4:	4a0a      	ldr	r2, [pc, #40]	; (8003e10 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8003de6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003dea:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
//    	if(tSys.fmFlag > 2){
////    		HAL_TIM_Base_Stop_IT(&htim7);
//    	}
    }
}
 8003dee:	bf00      	nop
 8003df0:	3710      	adds	r7, #16
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	20003444 	.word	0x20003444
 8003dfc:	200021fc 	.word	0x200021fc
 8003e00:	20002200 	.word	0x20002200
 8003e04:	40020c00 	.word	0x40020c00
 8003e08:	200033a0 	.word	0x200033a0
 8003e0c:	200034d4 	.word	0x200034d4
 8003e10:	20002208 	.word	0x20002208

08003e14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003e18:	b672      	cpsid	i
}
 8003e1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003e1c:	e7fe      	b.n	8003e1c <Error_Handler+0x8>
	...

08003e20 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003e24:	4b17      	ldr	r3, [pc, #92]	; (8003e84 <MX_SPI1_Init+0x64>)
 8003e26:	4a18      	ldr	r2, [pc, #96]	; (8003e88 <MX_SPI1_Init+0x68>)
 8003e28:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003e2a:	4b16      	ldr	r3, [pc, #88]	; (8003e84 <MX_SPI1_Init+0x64>)
 8003e2c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003e30:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003e32:	4b14      	ldr	r3, [pc, #80]	; (8003e84 <MX_SPI1_Init+0x64>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003e38:	4b12      	ldr	r3, [pc, #72]	; (8003e84 <MX_SPI1_Init+0x64>)
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003e3e:	4b11      	ldr	r3, [pc, #68]	; (8003e84 <MX_SPI1_Init+0x64>)
 8003e40:	2202      	movs	r2, #2
 8003e42:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003e44:	4b0f      	ldr	r3, [pc, #60]	; (8003e84 <MX_SPI1_Init+0x64>)
 8003e46:	2201      	movs	r2, #1
 8003e48:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003e4a:	4b0e      	ldr	r3, [pc, #56]	; (8003e84 <MX_SPI1_Init+0x64>)
 8003e4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e50:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003e52:	4b0c      	ldr	r3, [pc, #48]	; (8003e84 <MX_SPI1_Init+0x64>)
 8003e54:	2238      	movs	r2, #56	; 0x38
 8003e56:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003e58:	4b0a      	ldr	r3, [pc, #40]	; (8003e84 <MX_SPI1_Init+0x64>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003e5e:	4b09      	ldr	r3, [pc, #36]	; (8003e84 <MX_SPI1_Init+0x64>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e64:	4b07      	ldr	r3, [pc, #28]	; (8003e84 <MX_SPI1_Init+0x64>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003e6a:	4b06      	ldr	r3, [pc, #24]	; (8003e84 <MX_SPI1_Init+0x64>)
 8003e6c:	220a      	movs	r2, #10
 8003e6e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003e70:	4804      	ldr	r0, [pc, #16]	; (8003e84 <MX_SPI1_Init+0x64>)
 8003e72:	f002 fea1 	bl	8006bb8 <HAL_SPI_Init>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d001      	beq.n	8003e80 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003e7c:	f7ff ffca 	bl	8003e14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003e80:	bf00      	nop
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	20003348 	.word	0x20003348
 8003e88:	40013000 	.word	0x40013000

08003e8c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8003e90:	4b18      	ldr	r3, [pc, #96]	; (8003ef4 <MX_SPI3_Init+0x68>)
 8003e92:	4a19      	ldr	r2, [pc, #100]	; (8003ef8 <MX_SPI3_Init+0x6c>)
 8003e94:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003e96:	4b17      	ldr	r3, [pc, #92]	; (8003ef4 <MX_SPI3_Init+0x68>)
 8003e98:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003e9c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003e9e:	4b15      	ldr	r3, [pc, #84]	; (8003ef4 <MX_SPI3_Init+0x68>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8003ea4:	4b13      	ldr	r3, [pc, #76]	; (8003ef4 <MX_SPI3_Init+0x68>)
 8003ea6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003eaa:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003eac:	4b11      	ldr	r3, [pc, #68]	; (8003ef4 <MX_SPI3_Init+0x68>)
 8003eae:	2200      	movs	r2, #0
 8003eb0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003eb2:	4b10      	ldr	r3, [pc, #64]	; (8003ef4 <MX_SPI3_Init+0x68>)
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003eb8:	4b0e      	ldr	r3, [pc, #56]	; (8003ef4 <MX_SPI3_Init+0x68>)
 8003eba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ebe:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ec0:	4b0c      	ldr	r3, [pc, #48]	; (8003ef4 <MX_SPI3_Init+0x68>)
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003ec6:	4b0b      	ldr	r3, [pc, #44]	; (8003ef4 <MX_SPI3_Init+0x68>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003ecc:	4b09      	ldr	r3, [pc, #36]	; (8003ef4 <MX_SPI3_Init+0x68>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ed2:	4b08      	ldr	r3, [pc, #32]	; (8003ef4 <MX_SPI3_Init+0x68>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003ed8:	4b06      	ldr	r3, [pc, #24]	; (8003ef4 <MX_SPI3_Init+0x68>)
 8003eda:	220a      	movs	r2, #10
 8003edc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003ede:	4805      	ldr	r0, [pc, #20]	; (8003ef4 <MX_SPI3_Init+0x68>)
 8003ee0:	f002 fe6a 	bl	8006bb8 <HAL_SPI_Init>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8003eea:	f7ff ff93 	bl	8003e14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003eee:	bf00      	nop
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	200033a0 	.word	0x200033a0
 8003ef8:	40003c00 	.word	0x40003c00

08003efc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b08c      	sub	sp, #48	; 0x30
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f04:	f107 031c 	add.w	r3, r7, #28
 8003f08:	2200      	movs	r2, #0
 8003f0a:	601a      	str	r2, [r3, #0]
 8003f0c:	605a      	str	r2, [r3, #4]
 8003f0e:	609a      	str	r2, [r3, #8]
 8003f10:	60da      	str	r2, [r3, #12]
 8003f12:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a32      	ldr	r2, [pc, #200]	; (8003fe4 <HAL_SPI_MspInit+0xe8>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d12c      	bne.n	8003f78 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003f1e:	2300      	movs	r3, #0
 8003f20:	61bb      	str	r3, [r7, #24]
 8003f22:	4b31      	ldr	r3, [pc, #196]	; (8003fe8 <HAL_SPI_MspInit+0xec>)
 8003f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f26:	4a30      	ldr	r2, [pc, #192]	; (8003fe8 <HAL_SPI_MspInit+0xec>)
 8003f28:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003f2c:	6453      	str	r3, [r2, #68]	; 0x44
 8003f2e:	4b2e      	ldr	r3, [pc, #184]	; (8003fe8 <HAL_SPI_MspInit+0xec>)
 8003f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f36:	61bb      	str	r3, [r7, #24]
 8003f38:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	617b      	str	r3, [r7, #20]
 8003f3e:	4b2a      	ldr	r3, [pc, #168]	; (8003fe8 <HAL_SPI_MspInit+0xec>)
 8003f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f42:	4a29      	ldr	r2, [pc, #164]	; (8003fe8 <HAL_SPI_MspInit+0xec>)
 8003f44:	f043 0302 	orr.w	r3, r3, #2
 8003f48:	6313      	str	r3, [r2, #48]	; 0x30
 8003f4a:	4b27      	ldr	r3, [pc, #156]	; (8003fe8 <HAL_SPI_MspInit+0xec>)
 8003f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	617b      	str	r3, [r7, #20]
 8003f54:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = W25QXX_SCK_Pin|W25QXX_MISO_Pin|W25QXX_MOSI_Pin;
 8003f56:	2338      	movs	r3, #56	; 0x38
 8003f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f5a:	2302      	movs	r3, #2
 8003f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f62:	2303      	movs	r3, #3
 8003f64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003f66:	2305      	movs	r3, #5
 8003f68:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f6a:	f107 031c 	add.w	r3, r7, #28
 8003f6e:	4619      	mov	r1, r3
 8003f70:	481e      	ldr	r0, [pc, #120]	; (8003fec <HAL_SPI_MspInit+0xf0>)
 8003f72:	f001 fe8f 	bl	8005c94 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8003f76:	e031      	b.n	8003fdc <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI3)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a1c      	ldr	r2, [pc, #112]	; (8003ff0 <HAL_SPI_MspInit+0xf4>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d12c      	bne.n	8003fdc <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003f82:	2300      	movs	r3, #0
 8003f84:	613b      	str	r3, [r7, #16]
 8003f86:	4b18      	ldr	r3, [pc, #96]	; (8003fe8 <HAL_SPI_MspInit+0xec>)
 8003f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8a:	4a17      	ldr	r2, [pc, #92]	; (8003fe8 <HAL_SPI_MspInit+0xec>)
 8003f8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f90:	6413      	str	r3, [r2, #64]	; 0x40
 8003f92:	4b15      	ldr	r3, [pc, #84]	; (8003fe8 <HAL_SPI_MspInit+0xec>)
 8003f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f9a:	613b      	str	r3, [r7, #16]
 8003f9c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	60fb      	str	r3, [r7, #12]
 8003fa2:	4b11      	ldr	r3, [pc, #68]	; (8003fe8 <HAL_SPI_MspInit+0xec>)
 8003fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa6:	4a10      	ldr	r2, [pc, #64]	; (8003fe8 <HAL_SPI_MspInit+0xec>)
 8003fa8:	f043 0304 	orr.w	r3, r3, #4
 8003fac:	6313      	str	r3, [r2, #48]	; 0x30
 8003fae:	4b0e      	ldr	r3, [pc, #56]	; (8003fe8 <HAL_SPI_MspInit+0xec>)
 8003fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb2:	f003 0304 	and.w	r3, r3, #4
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AD8688_SCK_Pin|ADS8688_MISO_Pin|ADS8688_MOSI_Pin;
 8003fba:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003fbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fc0:	2302      	movs	r3, #2
 8003fc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003fcc:	2306      	movs	r3, #6
 8003fce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fd0:	f107 031c 	add.w	r3, r7, #28
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	4807      	ldr	r0, [pc, #28]	; (8003ff4 <HAL_SPI_MspInit+0xf8>)
 8003fd8:	f001 fe5c 	bl	8005c94 <HAL_GPIO_Init>
}
 8003fdc:	bf00      	nop
 8003fde:	3730      	adds	r7, #48	; 0x30
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	40013000 	.word	0x40013000
 8003fe8:	40023800 	.word	0x40023800
 8003fec:	40020400 	.word	0x40020400
 8003ff0:	40003c00 	.word	0x40003c00
 8003ff4:	40020800 	.word	0x40020800

08003ff8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ffe:	2300      	movs	r3, #0
 8004000:	607b      	str	r3, [r7, #4]
 8004002:	4b10      	ldr	r3, [pc, #64]	; (8004044 <HAL_MspInit+0x4c>)
 8004004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004006:	4a0f      	ldr	r2, [pc, #60]	; (8004044 <HAL_MspInit+0x4c>)
 8004008:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800400c:	6453      	str	r3, [r2, #68]	; 0x44
 800400e:	4b0d      	ldr	r3, [pc, #52]	; (8004044 <HAL_MspInit+0x4c>)
 8004010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004012:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004016:	607b      	str	r3, [r7, #4]
 8004018:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800401a:	2300      	movs	r3, #0
 800401c:	603b      	str	r3, [r7, #0]
 800401e:	4b09      	ldr	r3, [pc, #36]	; (8004044 <HAL_MspInit+0x4c>)
 8004020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004022:	4a08      	ldr	r2, [pc, #32]	; (8004044 <HAL_MspInit+0x4c>)
 8004024:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004028:	6413      	str	r3, [r2, #64]	; 0x40
 800402a:	4b06      	ldr	r3, [pc, #24]	; (8004044 <HAL_MspInit+0x4c>)
 800402c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004032:	603b      	str	r3, [r7, #0]
 8004034:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004036:	bf00      	nop
 8004038:	370c      	adds	r7, #12
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	40023800 	.word	0x40023800

08004048 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004048:	b480      	push	{r7}
 800404a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800404c:	e7fe      	b.n	800404c <NMI_Handler+0x4>

0800404e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800404e:	b480      	push	{r7}
 8004050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004052:	e7fe      	b.n	8004052 <HardFault_Handler+0x4>

08004054 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004054:	b480      	push	{r7}
 8004056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004058:	e7fe      	b.n	8004058 <MemManage_Handler+0x4>

0800405a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800405a:	b480      	push	{r7}
 800405c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800405e:	e7fe      	b.n	800405e <BusFault_Handler+0x4>

08004060 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004060:	b480      	push	{r7}
 8004062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004064:	e7fe      	b.n	8004064 <UsageFault_Handler+0x4>

08004066 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004066:	b480      	push	{r7}
 8004068:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800406a:	bf00      	nop
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004078:	bf00      	nop
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr

08004082 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004082:	b480      	push	{r7}
 8004084:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004086:	bf00      	nop
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004094:	f001 f88a 	bl	80051ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004098:	bf00      	nop
 800409a:	bd80      	pop	{r7, pc}

0800409c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80040a0:	4802      	ldr	r0, [pc, #8]	; (80040ac <TIM2_IRQHandler+0x10>)
 80040a2:	f003 fb6f 	bl	8007784 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80040a6:	bf00      	nop
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	200033fc 	.word	0x200033fc

080040b0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80040b4:	4802      	ldr	r0, [pc, #8]	; (80040c0 <TIM3_IRQHandler+0x10>)
 80040b6:	f003 fb65 	bl	8007784 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80040ba:	bf00      	nop
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	20003444 	.word	0x20003444

080040c4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80040c8:	4802      	ldr	r0, [pc, #8]	; (80040d4 <TIM7_IRQHandler+0x10>)
 80040ca:	f003 fb5b 	bl	8007784 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80040ce:	bf00      	nop
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	200034d4 	.word	0x200034d4

080040d8 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80040dc:	4802      	ldr	r0, [pc, #8]	; (80040e8 <DMA2_Stream1_IRQHandler+0x10>)
 80040de:	f001 fb6f 	bl	80057c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80040e2:	bf00      	nop
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	200035e8 	.word	0x200035e8

080040ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80040ec:	b480      	push	{r7}
 80040ee:	af00      	add	r7, sp, #0
	return 1;
 80040f0:	2301      	movs	r3, #1
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <_kill>:

int _kill(int pid, int sig)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004106:	f007 fa27 	bl	800b558 <__errno>
 800410a:	4603      	mov	r3, r0
 800410c:	2216      	movs	r2, #22
 800410e:	601a      	str	r2, [r3, #0]
	return -1;
 8004110:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004114:	4618      	mov	r0, r3
 8004116:	3708      	adds	r7, #8
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <_exit>:

void _exit (int status)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004124:	f04f 31ff 	mov.w	r1, #4294967295
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f7ff ffe7 	bl	80040fc <_kill>
	while (1) {}		/* Make sure we hang here */
 800412e:	e7fe      	b.n	800412e <_exit+0x12>

08004130 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b086      	sub	sp, #24
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800413c:	2300      	movs	r3, #0
 800413e:	617b      	str	r3, [r7, #20]
 8004140:	e00a      	b.n	8004158 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004142:	f3af 8000 	nop.w
 8004146:	4601      	mov	r1, r0
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	1c5a      	adds	r2, r3, #1
 800414c:	60ba      	str	r2, [r7, #8]
 800414e:	b2ca      	uxtb	r2, r1
 8004150:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	3301      	adds	r3, #1
 8004156:	617b      	str	r3, [r7, #20]
 8004158:	697a      	ldr	r2, [r7, #20]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	429a      	cmp	r2, r3
 800415e:	dbf0      	blt.n	8004142 <_read+0x12>
	}

return len;
 8004160:	687b      	ldr	r3, [r7, #4]
}
 8004162:	4618      	mov	r0, r3
 8004164:	3718      	adds	r7, #24
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}

0800416a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800416a:	b580      	push	{r7, lr}
 800416c:	b086      	sub	sp, #24
 800416e:	af00      	add	r7, sp, #0
 8004170:	60f8      	str	r0, [r7, #12]
 8004172:	60b9      	str	r1, [r7, #8]
 8004174:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004176:	2300      	movs	r3, #0
 8004178:	617b      	str	r3, [r7, #20]
 800417a:	e009      	b.n	8004190 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	1c5a      	adds	r2, r3, #1
 8004180:	60ba      	str	r2, [r7, #8]
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	4618      	mov	r0, r3
 8004186:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	3301      	adds	r3, #1
 800418e:	617b      	str	r3, [r7, #20]
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	429a      	cmp	r2, r3
 8004196:	dbf1      	blt.n	800417c <_write+0x12>
	}
	return len;
 8004198:	687b      	ldr	r3, [r7, #4]
}
 800419a:	4618      	mov	r0, r3
 800419c:	3718      	adds	r7, #24
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <_close>:

int _close(int file)
{
 80041a2:	b480      	push	{r7}
 80041a4:	b083      	sub	sp, #12
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
	return -1;
 80041aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr

080041ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80041ba:	b480      	push	{r7}
 80041bc:	b083      	sub	sp, #12
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
 80041c2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80041ca:	605a      	str	r2, [r3, #4]
	return 0;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	370c      	adds	r7, #12
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr

080041da <_isatty>:

int _isatty(int file)
{
 80041da:	b480      	push	{r7}
 80041dc:	b083      	sub	sp, #12
 80041de:	af00      	add	r7, sp, #0
 80041e0:	6078      	str	r0, [r7, #4]
	return 1;
 80041e2:	2301      	movs	r3, #1
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]
	return 0;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3714      	adds	r7, #20
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr
	...

0800420c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b086      	sub	sp, #24
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004214:	4a14      	ldr	r2, [pc, #80]	; (8004268 <_sbrk+0x5c>)
 8004216:	4b15      	ldr	r3, [pc, #84]	; (800426c <_sbrk+0x60>)
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004220:	4b13      	ldr	r3, [pc, #76]	; (8004270 <_sbrk+0x64>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d102      	bne.n	800422e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004228:	4b11      	ldr	r3, [pc, #68]	; (8004270 <_sbrk+0x64>)
 800422a:	4a12      	ldr	r2, [pc, #72]	; (8004274 <_sbrk+0x68>)
 800422c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800422e:	4b10      	ldr	r3, [pc, #64]	; (8004270 <_sbrk+0x64>)
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4413      	add	r3, r2
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	429a      	cmp	r2, r3
 800423a:	d207      	bcs.n	800424c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800423c:	f007 f98c 	bl	800b558 <__errno>
 8004240:	4603      	mov	r3, r0
 8004242:	220c      	movs	r2, #12
 8004244:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004246:	f04f 33ff 	mov.w	r3, #4294967295
 800424a:	e009      	b.n	8004260 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800424c:	4b08      	ldr	r3, [pc, #32]	; (8004270 <_sbrk+0x64>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004252:	4b07      	ldr	r3, [pc, #28]	; (8004270 <_sbrk+0x64>)
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4413      	add	r3, r2
 800425a:	4a05      	ldr	r2, [pc, #20]	; (8004270 <_sbrk+0x64>)
 800425c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800425e:	68fb      	ldr	r3, [r7, #12]
}
 8004260:	4618      	mov	r0, r3
 8004262:	3718      	adds	r7, #24
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}
 8004268:	20020000 	.word	0x20020000
 800426c:	00000800 	.word	0x00000800
 8004270:	200033f8 	.word	0x200033f8
 8004274:	200048d8 	.word	0x200048d8

08004278 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004278:	b480      	push	{r7}
 800427a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800427c:	4b06      	ldr	r3, [pc, #24]	; (8004298 <SystemInit+0x20>)
 800427e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004282:	4a05      	ldr	r2, [pc, #20]	; (8004298 <SystemInit+0x20>)
 8004284:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004288:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800428c:	bf00      	nop
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	e000ed00 	.word	0xe000ed00

0800429c <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b08a      	sub	sp, #40	; 0x28
 80042a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80042a2:	f107 0318 	add.w	r3, r7, #24
 80042a6:	2200      	movs	r2, #0
 80042a8:	601a      	str	r2, [r3, #0]
 80042aa:	605a      	str	r2, [r3, #4]
 80042ac:	609a      	str	r2, [r3, #8]
 80042ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042b0:	f107 0310 	add.w	r3, r7, #16
 80042b4:	2200      	movs	r2, #0
 80042b6:	601a      	str	r2, [r3, #0]
 80042b8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80042ba:	463b      	mov	r3, r7
 80042bc:	2200      	movs	r2, #0
 80042be:	601a      	str	r2, [r3, #0]
 80042c0:	605a      	str	r2, [r3, #4]
 80042c2:	609a      	str	r2, [r3, #8]
 80042c4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80042c6:	4b2c      	ldr	r3, [pc, #176]	; (8004378 <MX_TIM2_Init+0xdc>)
 80042c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80042cc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80042ce:	4b2a      	ldr	r3, [pc, #168]	; (8004378 <MX_TIM2_Init+0xdc>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042d4:	4b28      	ldr	r3, [pc, #160]	; (8004378 <MX_TIM2_Init+0xdc>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80042da:	4b27      	ldr	r3, [pc, #156]	; (8004378 <MX_TIM2_Init+0xdc>)
 80042dc:	f04f 32ff 	mov.w	r2, #4294967295
 80042e0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042e2:	4b25      	ldr	r3, [pc, #148]	; (8004378 <MX_TIM2_Init+0xdc>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042e8:	4b23      	ldr	r3, [pc, #140]	; (8004378 <MX_TIM2_Init+0xdc>)
 80042ea:	2200      	movs	r2, #0
 80042ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80042ee:	4822      	ldr	r0, [pc, #136]	; (8004378 <MX_TIM2_Init+0xdc>)
 80042f0:	f002 ff58 	bl	80071a4 <HAL_TIM_Base_Init>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d001      	beq.n	80042fe <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80042fa:	f7ff fd8b 	bl	8003e14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004302:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004304:	f107 0318 	add.w	r3, r7, #24
 8004308:	4619      	mov	r1, r3
 800430a:	481b      	ldr	r0, [pc, #108]	; (8004378 <MX_TIM2_Init+0xdc>)
 800430c:	f003 fbde 	bl	8007acc <HAL_TIM_ConfigClockSource>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8004316:	f7ff fd7d 	bl	8003e14 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800431a:	4817      	ldr	r0, [pc, #92]	; (8004378 <MX_TIM2_Init+0xdc>)
 800431c:	f003 f857 	bl	80073ce <HAL_TIM_IC_Init>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8004326:	f7ff fd75 	bl	8003e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800432a:	2300      	movs	r3, #0
 800432c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800432e:	2300      	movs	r3, #0
 8004330:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004332:	f107 0310 	add.w	r3, r7, #16
 8004336:	4619      	mov	r1, r3
 8004338:	480f      	ldr	r0, [pc, #60]	; (8004378 <MX_TIM2_Init+0xdc>)
 800433a:	f003 ff37 	bl	80081ac <HAL_TIMEx_MasterConfigSynchronization>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d001      	beq.n	8004348 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8004344:	f7ff fd66 	bl	8003e14 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004348:	2300      	movs	r3, #0
 800434a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800434c:	2301      	movs	r3, #1
 800434e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004350:	2300      	movs	r3, #0
 8004352:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8004354:	2300      	movs	r3, #0
 8004356:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8004358:	463b      	mov	r3, r7
 800435a:	2200      	movs	r2, #0
 800435c:	4619      	mov	r1, r3
 800435e:	4806      	ldr	r0, [pc, #24]	; (8004378 <MX_TIM2_Init+0xdc>)
 8004360:	f003 fb18 	bl	8007994 <HAL_TIM_IC_ConfigChannel>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800436a:	f7ff fd53 	bl	8003e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800436e:	bf00      	nop
 8004370:	3728      	adds	r7, #40	; 0x28
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	200033fc 	.word	0x200033fc

0800437c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b086      	sub	sp, #24
 8004380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004382:	f107 0308 	add.w	r3, r7, #8
 8004386:	2200      	movs	r2, #0
 8004388:	601a      	str	r2, [r3, #0]
 800438a:	605a      	str	r2, [r3, #4]
 800438c:	609a      	str	r2, [r3, #8]
 800438e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004390:	463b      	mov	r3, r7
 8004392:	2200      	movs	r2, #0
 8004394:	601a      	str	r2, [r3, #0]
 8004396:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004398:	4b1c      	ldr	r3, [pc, #112]	; (800440c <MX_TIM3_Init+0x90>)
 800439a:	4a1d      	ldr	r2, [pc, #116]	; (8004410 <MX_TIM3_Init+0x94>)
 800439c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41-1;
 800439e:	4b1b      	ldr	r3, [pc, #108]	; (800440c <MX_TIM3_Init+0x90>)
 80043a0:	2228      	movs	r2, #40	; 0x28
 80043a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043a4:	4b19      	ldr	r3, [pc, #100]	; (800440c <MX_TIM3_Init+0x90>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50-1;
 80043aa:	4b18      	ldr	r3, [pc, #96]	; (800440c <MX_TIM3_Init+0x90>)
 80043ac:	2231      	movs	r2, #49	; 0x31
 80043ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043b0:	4b16      	ldr	r3, [pc, #88]	; (800440c <MX_TIM3_Init+0x90>)
 80043b2:	2200      	movs	r2, #0
 80043b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043b6:	4b15      	ldr	r3, [pc, #84]	; (800440c <MX_TIM3_Init+0x90>)
 80043b8:	2200      	movs	r2, #0
 80043ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80043bc:	4813      	ldr	r0, [pc, #76]	; (800440c <MX_TIM3_Init+0x90>)
 80043be:	f002 fef1 	bl	80071a4 <HAL_TIM_Base_Init>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80043c8:	f7ff fd24 	bl	8003e14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80043cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80043d2:	f107 0308 	add.w	r3, r7, #8
 80043d6:	4619      	mov	r1, r3
 80043d8:	480c      	ldr	r0, [pc, #48]	; (800440c <MX_TIM3_Init+0x90>)
 80043da:	f003 fb77 	bl	8007acc <HAL_TIM_ConfigClockSource>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d001      	beq.n	80043e8 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80043e4:	f7ff fd16 	bl	8003e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043e8:	2300      	movs	r3, #0
 80043ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043ec:	2300      	movs	r3, #0
 80043ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80043f0:	463b      	mov	r3, r7
 80043f2:	4619      	mov	r1, r3
 80043f4:	4805      	ldr	r0, [pc, #20]	; (800440c <MX_TIM3_Init+0x90>)
 80043f6:	f003 fed9 	bl	80081ac <HAL_TIMEx_MasterConfigSynchronization>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d001      	beq.n	8004404 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8004400:	f7ff fd08 	bl	8003e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004404:	bf00      	nop
 8004406:	3718      	adds	r7, #24
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	20003444 	.word	0x20003444
 8004410:	40000400 	.word	0x40000400

08004414 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800441a:	463b      	mov	r3, r7
 800441c:	2200      	movs	r2, #0
 800441e:	601a      	str	r2, [r3, #0]
 8004420:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004422:	4b19      	ldr	r3, [pc, #100]	; (8004488 <MX_TIM6_Init+0x74>)
 8004424:	4a19      	ldr	r2, [pc, #100]	; (800448c <MX_TIM6_Init+0x78>)
 8004426:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8004428:	4b17      	ldr	r3, [pc, #92]	; (8004488 <MX_TIM6_Init+0x74>)
 800442a:	2200      	movs	r2, #0
 800442c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800442e:	4b16      	ldr	r3, [pc, #88]	; (8004488 <MX_TIM6_Init+0x74>)
 8004430:	2200      	movs	r2, #0
 8004432:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8004434:	4b14      	ldr	r3, [pc, #80]	; (8004488 <MX_TIM6_Init+0x74>)
 8004436:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800443a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800443c:	4b12      	ldr	r3, [pc, #72]	; (8004488 <MX_TIM6_Init+0x74>)
 800443e:	2200      	movs	r2, #0
 8004440:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004442:	4811      	ldr	r0, [pc, #68]	; (8004488 <MX_TIM6_Init+0x74>)
 8004444:	f002 feae 	bl	80071a4 <HAL_TIM_Base_Init>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d001      	beq.n	8004452 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800444e:	f7ff fce1 	bl	8003e14 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim6, TIM_OPMODE_SINGLE) != HAL_OK)
 8004452:	2108      	movs	r1, #8
 8004454:	480c      	ldr	r0, [pc, #48]	; (8004488 <MX_TIM6_Init+0x74>)
 8004456:	f003 f93b 	bl	80076d0 <HAL_TIM_OnePulse_Init>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <MX_TIM6_Init+0x50>
  {
    Error_Handler();
 8004460:	f7ff fcd8 	bl	8003e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004464:	2300      	movs	r3, #0
 8004466:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004468:	2300      	movs	r3, #0
 800446a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800446c:	463b      	mov	r3, r7
 800446e:	4619      	mov	r1, r3
 8004470:	4805      	ldr	r0, [pc, #20]	; (8004488 <MX_TIM6_Init+0x74>)
 8004472:	f003 fe9b 	bl	80081ac <HAL_TIMEx_MasterConfigSynchronization>
 8004476:	4603      	mov	r3, r0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d001      	beq.n	8004480 <MX_TIM6_Init+0x6c>
  {
    Error_Handler();
 800447c:	f7ff fcca 	bl	8003e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004480:	bf00      	nop
 8004482:	3708      	adds	r7, #8
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	2000348c 	.word	0x2000348c
 800448c:	40001000 	.word	0x40001000

08004490 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004496:	463b      	mov	r3, r7
 8004498:	2200      	movs	r2, #0
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800449e:	4b15      	ldr	r3, [pc, #84]	; (80044f4 <MX_TIM7_Init+0x64>)
 80044a0:	4a15      	ldr	r2, [pc, #84]	; (80044f8 <MX_TIM7_Init+0x68>)
 80044a2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 840-1;
 80044a4:	4b13      	ldr	r3, [pc, #76]	; (80044f4 <MX_TIM7_Init+0x64>)
 80044a6:	f240 3247 	movw	r2, #839	; 0x347
 80044aa:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044ac:	4b11      	ldr	r3, [pc, #68]	; (80044f4 <MX_TIM7_Init+0x64>)
 80044ae:	2200      	movs	r2, #0
 80044b0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000-1;
 80044b2:	4b10      	ldr	r3, [pc, #64]	; (80044f4 <MX_TIM7_Init+0x64>)
 80044b4:	f242 720f 	movw	r2, #9999	; 0x270f
 80044b8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80044ba:	4b0e      	ldr	r3, [pc, #56]	; (80044f4 <MX_TIM7_Init+0x64>)
 80044bc:	2200      	movs	r2, #0
 80044be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80044c0:	480c      	ldr	r0, [pc, #48]	; (80044f4 <MX_TIM7_Init+0x64>)
 80044c2:	f002 fe6f 	bl	80071a4 <HAL_TIM_Base_Init>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d001      	beq.n	80044d0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80044cc:	f7ff fca2 	bl	8003e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80044d0:	2300      	movs	r3, #0
 80044d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80044d4:	2300      	movs	r3, #0
 80044d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80044d8:	463b      	mov	r3, r7
 80044da:	4619      	mov	r1, r3
 80044dc:	4805      	ldr	r0, [pc, #20]	; (80044f4 <MX_TIM7_Init+0x64>)
 80044de:	f003 fe65 	bl	80081ac <HAL_TIMEx_MasterConfigSynchronization>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d001      	beq.n	80044ec <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80044e8:	f7ff fc94 	bl	8003e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80044ec:	bf00      	nop
 80044ee:	3708      	adds	r7, #8
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	200034d4 	.word	0x200034d4
 80044f8:	40001400 	.word	0x40001400

080044fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b08c      	sub	sp, #48	; 0x30
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004504:	f107 031c 	add.w	r3, r7, #28
 8004508:	2200      	movs	r2, #0
 800450a:	601a      	str	r2, [r3, #0]
 800450c:	605a      	str	r2, [r3, #4]
 800450e:	609a      	str	r2, [r3, #8]
 8004510:	60da      	str	r2, [r3, #12]
 8004512:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800451c:	d134      	bne.n	8004588 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800451e:	2300      	movs	r3, #0
 8004520:	61bb      	str	r3, [r7, #24]
 8004522:	4b41      	ldr	r3, [pc, #260]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 8004524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004526:	4a40      	ldr	r2, [pc, #256]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 8004528:	f043 0301 	orr.w	r3, r3, #1
 800452c:	6413      	str	r3, [r2, #64]	; 0x40
 800452e:	4b3e      	ldr	r3, [pc, #248]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 8004530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	61bb      	str	r3, [r7, #24]
 8004538:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800453a:	2300      	movs	r3, #0
 800453c:	617b      	str	r3, [r7, #20]
 800453e:	4b3a      	ldr	r3, [pc, #232]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 8004540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004542:	4a39      	ldr	r2, [pc, #228]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 8004544:	f043 0301 	orr.w	r3, r3, #1
 8004548:	6313      	str	r3, [r2, #48]	; 0x30
 800454a:	4b37      	ldr	r3, [pc, #220]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 800454c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	617b      	str	r3, [r7, #20]
 8004554:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004556:	2301      	movs	r3, #1
 8004558:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800455a:	2302      	movs	r3, #2
 800455c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800455e:	2300      	movs	r3, #0
 8004560:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004562:	2300      	movs	r3, #0
 8004564:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004566:	2301      	movs	r3, #1
 8004568:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800456a:	f107 031c 	add.w	r3, r7, #28
 800456e:	4619      	mov	r1, r3
 8004570:	482e      	ldr	r0, [pc, #184]	; (800462c <HAL_TIM_Base_MspInit+0x130>)
 8004572:	f001 fb8f 	bl	8005c94 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004576:	2200      	movs	r2, #0
 8004578:	2100      	movs	r1, #0
 800457a:	201c      	movs	r0, #28
 800457c:	f000 ff35 	bl	80053ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004580:	201c      	movs	r0, #28
 8004582:	f000 ff4e 	bl	8005422 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8004586:	e04a      	b.n	800461e <HAL_TIM_Base_MspInit+0x122>
  else if(tim_baseHandle->Instance==TIM3)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a28      	ldr	r2, [pc, #160]	; (8004630 <HAL_TIM_Base_MspInit+0x134>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d116      	bne.n	80045c0 <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004592:	2300      	movs	r3, #0
 8004594:	613b      	str	r3, [r7, #16]
 8004596:	4b24      	ldr	r3, [pc, #144]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 8004598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459a:	4a23      	ldr	r2, [pc, #140]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 800459c:	f043 0302 	orr.w	r3, r3, #2
 80045a0:	6413      	str	r3, [r2, #64]	; 0x40
 80045a2:	4b21      	ldr	r3, [pc, #132]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 80045a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	613b      	str	r3, [r7, #16]
 80045ac:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80045ae:	2200      	movs	r2, #0
 80045b0:	2100      	movs	r1, #0
 80045b2:	201d      	movs	r0, #29
 80045b4:	f000 ff19 	bl	80053ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80045b8:	201d      	movs	r0, #29
 80045ba:	f000 ff32 	bl	8005422 <HAL_NVIC_EnableIRQ>
}
 80045be:	e02e      	b.n	800461e <HAL_TIM_Base_MspInit+0x122>
  else if(tim_baseHandle->Instance==TIM6)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a1b      	ldr	r2, [pc, #108]	; (8004634 <HAL_TIM_Base_MspInit+0x138>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d10e      	bne.n	80045e8 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80045ca:	2300      	movs	r3, #0
 80045cc:	60fb      	str	r3, [r7, #12]
 80045ce:	4b16      	ldr	r3, [pc, #88]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 80045d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d2:	4a15      	ldr	r2, [pc, #84]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 80045d4:	f043 0310 	orr.w	r3, r3, #16
 80045d8:	6413      	str	r3, [r2, #64]	; 0x40
 80045da:	4b13      	ldr	r3, [pc, #76]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 80045dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045de:	f003 0310 	and.w	r3, r3, #16
 80045e2:	60fb      	str	r3, [r7, #12]
 80045e4:	68fb      	ldr	r3, [r7, #12]
}
 80045e6:	e01a      	b.n	800461e <HAL_TIM_Base_MspInit+0x122>
  else if(tim_baseHandle->Instance==TIM7)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a12      	ldr	r2, [pc, #72]	; (8004638 <HAL_TIM_Base_MspInit+0x13c>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d115      	bne.n	800461e <HAL_TIM_Base_MspInit+0x122>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80045f2:	2300      	movs	r3, #0
 80045f4:	60bb      	str	r3, [r7, #8]
 80045f6:	4b0c      	ldr	r3, [pc, #48]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 80045f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fa:	4a0b      	ldr	r2, [pc, #44]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 80045fc:	f043 0320 	orr.w	r3, r3, #32
 8004600:	6413      	str	r3, [r2, #64]	; 0x40
 8004602:	4b09      	ldr	r3, [pc, #36]	; (8004628 <HAL_TIM_Base_MspInit+0x12c>)
 8004604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004606:	f003 0320 	and.w	r3, r3, #32
 800460a:	60bb      	str	r3, [r7, #8]
 800460c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800460e:	2200      	movs	r2, #0
 8004610:	2100      	movs	r1, #0
 8004612:	2037      	movs	r0, #55	; 0x37
 8004614:	f000 fee9 	bl	80053ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004618:	2037      	movs	r0, #55	; 0x37
 800461a:	f000 ff02 	bl	8005422 <HAL_NVIC_EnableIRQ>
}
 800461e:	bf00      	nop
 8004620:	3730      	adds	r7, #48	; 0x30
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	40023800 	.word	0x40023800
 800462c:	40020000 	.word	0x40020000
 8004630:	40000400 	.word	0x40000400
 8004634:	40001000 	.word	0x40001000
 8004638:	40001400 	.word	0x40001400

0800463c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004640:	4b11      	ldr	r3, [pc, #68]	; (8004688 <MX_USART2_UART_Init+0x4c>)
 8004642:	4a12      	ldr	r2, [pc, #72]	; (800468c <MX_USART2_UART_Init+0x50>)
 8004644:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004646:	4b10      	ldr	r3, [pc, #64]	; (8004688 <MX_USART2_UART_Init+0x4c>)
 8004648:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800464c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800464e:	4b0e      	ldr	r3, [pc, #56]	; (8004688 <MX_USART2_UART_Init+0x4c>)
 8004650:	2200      	movs	r2, #0
 8004652:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004654:	4b0c      	ldr	r3, [pc, #48]	; (8004688 <MX_USART2_UART_Init+0x4c>)
 8004656:	2200      	movs	r2, #0
 8004658:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800465a:	4b0b      	ldr	r3, [pc, #44]	; (8004688 <MX_USART2_UART_Init+0x4c>)
 800465c:	2200      	movs	r2, #0
 800465e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004660:	4b09      	ldr	r3, [pc, #36]	; (8004688 <MX_USART2_UART_Init+0x4c>)
 8004662:	220c      	movs	r2, #12
 8004664:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004666:	4b08      	ldr	r3, [pc, #32]	; (8004688 <MX_USART2_UART_Init+0x4c>)
 8004668:	2200      	movs	r2, #0
 800466a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800466c:	4b06      	ldr	r3, [pc, #24]	; (8004688 <MX_USART2_UART_Init+0x4c>)
 800466e:	2200      	movs	r2, #0
 8004670:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004672:	4805      	ldr	r0, [pc, #20]	; (8004688 <MX_USART2_UART_Init+0x4c>)
 8004674:	f003 fe2a 	bl	80082cc <HAL_UART_Init>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d001      	beq.n	8004682 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800467e:	f7ff fbc9 	bl	8003e14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004682:	bf00      	nop
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	2000351c 	.word	0x2000351c
 800468c:	40004400 	.word	0x40004400

08004690 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004694:	4b11      	ldr	r3, [pc, #68]	; (80046dc <MX_USART3_UART_Init+0x4c>)
 8004696:	4a12      	ldr	r2, [pc, #72]	; (80046e0 <MX_USART3_UART_Init+0x50>)
 8004698:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 800469a:	4b10      	ldr	r3, [pc, #64]	; (80046dc <MX_USART3_UART_Init+0x4c>)
 800469c:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80046a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80046a2:	4b0e      	ldr	r3, [pc, #56]	; (80046dc <MX_USART3_UART_Init+0x4c>)
 80046a4:	2200      	movs	r2, #0
 80046a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80046a8:	4b0c      	ldr	r3, [pc, #48]	; (80046dc <MX_USART3_UART_Init+0x4c>)
 80046aa:	2200      	movs	r2, #0
 80046ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80046ae:	4b0b      	ldr	r3, [pc, #44]	; (80046dc <MX_USART3_UART_Init+0x4c>)
 80046b0:	2200      	movs	r2, #0
 80046b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80046b4:	4b09      	ldr	r3, [pc, #36]	; (80046dc <MX_USART3_UART_Init+0x4c>)
 80046b6:	220c      	movs	r2, #12
 80046b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80046ba:	4b08      	ldr	r3, [pc, #32]	; (80046dc <MX_USART3_UART_Init+0x4c>)
 80046bc:	2200      	movs	r2, #0
 80046be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80046c0:	4b06      	ldr	r3, [pc, #24]	; (80046dc <MX_USART3_UART_Init+0x4c>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80046c6:	4805      	ldr	r0, [pc, #20]	; (80046dc <MX_USART3_UART_Init+0x4c>)
 80046c8:	f003 fe00 	bl	80082cc <HAL_UART_Init>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80046d2:	f7ff fb9f 	bl	8003e14 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80046d6:	bf00      	nop
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	20003560 	.word	0x20003560
 80046e0:	40004800 	.word	0x40004800

080046e4 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80046e8:	4b11      	ldr	r3, [pc, #68]	; (8004730 <MX_USART6_UART_Init+0x4c>)
 80046ea:	4a12      	ldr	r2, [pc, #72]	; (8004734 <MX_USART6_UART_Init+0x50>)
 80046ec:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80046ee:	4b10      	ldr	r3, [pc, #64]	; (8004730 <MX_USART6_UART_Init+0x4c>)
 80046f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80046f4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80046f6:	4b0e      	ldr	r3, [pc, #56]	; (8004730 <MX_USART6_UART_Init+0x4c>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80046fc:	4b0c      	ldr	r3, [pc, #48]	; (8004730 <MX_USART6_UART_Init+0x4c>)
 80046fe:	2200      	movs	r2, #0
 8004700:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004702:	4b0b      	ldr	r3, [pc, #44]	; (8004730 <MX_USART6_UART_Init+0x4c>)
 8004704:	2200      	movs	r2, #0
 8004706:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004708:	4b09      	ldr	r3, [pc, #36]	; (8004730 <MX_USART6_UART_Init+0x4c>)
 800470a:	220c      	movs	r2, #12
 800470c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800470e:	4b08      	ldr	r3, [pc, #32]	; (8004730 <MX_USART6_UART_Init+0x4c>)
 8004710:	2200      	movs	r2, #0
 8004712:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004714:	4b06      	ldr	r3, [pc, #24]	; (8004730 <MX_USART6_UART_Init+0x4c>)
 8004716:	2200      	movs	r2, #0
 8004718:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800471a:	4805      	ldr	r0, [pc, #20]	; (8004730 <MX_USART6_UART_Init+0x4c>)
 800471c:	f003 fdd6 	bl	80082cc <HAL_UART_Init>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8004726:	f7ff fb75 	bl	8003e14 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800472a:	bf00      	nop
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	200035a4 	.word	0x200035a4
 8004734:	40011400 	.word	0x40011400

08004738 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b08e      	sub	sp, #56	; 0x38
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004740:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004744:	2200      	movs	r2, #0
 8004746:	601a      	str	r2, [r3, #0]
 8004748:	605a      	str	r2, [r3, #4]
 800474a:	609a      	str	r2, [r3, #8]
 800474c:	60da      	str	r2, [r3, #12]
 800474e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a6b      	ldr	r2, [pc, #428]	; (8004904 <HAL_UART_MspInit+0x1cc>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d134      	bne.n	80047c4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800475a:	2300      	movs	r3, #0
 800475c:	623b      	str	r3, [r7, #32]
 800475e:	4b6a      	ldr	r3, [pc, #424]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	4a69      	ldr	r2, [pc, #420]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 8004764:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004768:	6413      	str	r3, [r2, #64]	; 0x40
 800476a:	4b67      	ldr	r3, [pc, #412]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004772:	623b      	str	r3, [r7, #32]
 8004774:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004776:	2300      	movs	r3, #0
 8004778:	61fb      	str	r3, [r7, #28]
 800477a:	4b63      	ldr	r3, [pc, #396]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 800477c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800477e:	4a62      	ldr	r2, [pc, #392]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 8004780:	f043 0301 	orr.w	r3, r3, #1
 8004784:	6313      	str	r3, [r2, #48]	; 0x30
 8004786:	4b60      	ldr	r3, [pc, #384]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 8004788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	61fb      	str	r3, [r7, #28]
 8004790:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004792:	230c      	movs	r3, #12
 8004794:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004796:	2302      	movs	r3, #2
 8004798:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800479a:	2300      	movs	r3, #0
 800479c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800479e:	2303      	movs	r3, #3
 80047a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80047a2:	2307      	movs	r3, #7
 80047a4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047aa:	4619      	mov	r1, r3
 80047ac:	4857      	ldr	r0, [pc, #348]	; (800490c <HAL_UART_MspInit+0x1d4>)
 80047ae:	f001 fa71 	bl	8005c94 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80047b2:	2200      	movs	r2, #0
 80047b4:	2100      	movs	r1, #0
 80047b6:	2026      	movs	r0, #38	; 0x26
 80047b8:	f000 fe17 	bl	80053ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80047bc:	2026      	movs	r0, #38	; 0x26
 80047be:	f000 fe30 	bl	8005422 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80047c2:	e09a      	b.n	80048fa <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART3)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a51      	ldr	r2, [pc, #324]	; (8004910 <HAL_UART_MspInit+0x1d8>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d12d      	bne.n	800482a <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80047ce:	2300      	movs	r3, #0
 80047d0:	61bb      	str	r3, [r7, #24]
 80047d2:	4b4d      	ldr	r3, [pc, #308]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 80047d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d6:	4a4c      	ldr	r2, [pc, #304]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 80047d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047dc:	6413      	str	r3, [r2, #64]	; 0x40
 80047de:	4b4a      	ldr	r3, [pc, #296]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 80047e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047e6:	61bb      	str	r3, [r7, #24]
 80047e8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80047ea:	2300      	movs	r3, #0
 80047ec:	617b      	str	r3, [r7, #20]
 80047ee:	4b46      	ldr	r3, [pc, #280]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 80047f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047f2:	4a45      	ldr	r2, [pc, #276]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 80047f4:	f043 0308 	orr.w	r3, r3, #8
 80047f8:	6313      	str	r3, [r2, #48]	; 0x30
 80047fa:	4b43      	ldr	r3, [pc, #268]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 80047fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047fe:	f003 0308 	and.w	r3, r3, #8
 8004802:	617b      	str	r3, [r7, #20]
 8004804:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004806:	f44f 7340 	mov.w	r3, #768	; 0x300
 800480a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800480c:	2302      	movs	r3, #2
 800480e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004810:	2300      	movs	r3, #0
 8004812:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004814:	2303      	movs	r3, #3
 8004816:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004818:	2307      	movs	r3, #7
 800481a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800481c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004820:	4619      	mov	r1, r3
 8004822:	483c      	ldr	r0, [pc, #240]	; (8004914 <HAL_UART_MspInit+0x1dc>)
 8004824:	f001 fa36 	bl	8005c94 <HAL_GPIO_Init>
}
 8004828:	e067      	b.n	80048fa <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART6)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a3a      	ldr	r2, [pc, #232]	; (8004918 <HAL_UART_MspInit+0x1e0>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d162      	bne.n	80048fa <HAL_UART_MspInit+0x1c2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004834:	2300      	movs	r3, #0
 8004836:	613b      	str	r3, [r7, #16]
 8004838:	4b33      	ldr	r3, [pc, #204]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 800483a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800483c:	4a32      	ldr	r2, [pc, #200]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 800483e:	f043 0320 	orr.w	r3, r3, #32
 8004842:	6453      	str	r3, [r2, #68]	; 0x44
 8004844:	4b30      	ldr	r3, [pc, #192]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 8004846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004848:	f003 0320 	and.w	r3, r3, #32
 800484c:	613b      	str	r3, [r7, #16]
 800484e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004850:	2300      	movs	r3, #0
 8004852:	60fb      	str	r3, [r7, #12]
 8004854:	4b2c      	ldr	r3, [pc, #176]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 8004856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004858:	4a2b      	ldr	r2, [pc, #172]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 800485a:	f043 0304 	orr.w	r3, r3, #4
 800485e:	6313      	str	r3, [r2, #48]	; 0x30
 8004860:	4b29      	ldr	r3, [pc, #164]	; (8004908 <HAL_UART_MspInit+0x1d0>)
 8004862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004864:	f003 0304 	and.w	r3, r3, #4
 8004868:	60fb      	str	r3, [r7, #12]
 800486a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800486c:	23c0      	movs	r3, #192	; 0xc0
 800486e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004870:	2302      	movs	r3, #2
 8004872:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004874:	2300      	movs	r3, #0
 8004876:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004878:	2303      	movs	r3, #3
 800487a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800487c:	2308      	movs	r3, #8
 800487e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004880:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004884:	4619      	mov	r1, r3
 8004886:	4825      	ldr	r0, [pc, #148]	; (800491c <HAL_UART_MspInit+0x1e4>)
 8004888:	f001 fa04 	bl	8005c94 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800488c:	4b24      	ldr	r3, [pc, #144]	; (8004920 <HAL_UART_MspInit+0x1e8>)
 800488e:	4a25      	ldr	r2, [pc, #148]	; (8004924 <HAL_UART_MspInit+0x1ec>)
 8004890:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8004892:	4b23      	ldr	r3, [pc, #140]	; (8004920 <HAL_UART_MspInit+0x1e8>)
 8004894:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8004898:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800489a:	4b21      	ldr	r3, [pc, #132]	; (8004920 <HAL_UART_MspInit+0x1e8>)
 800489c:	2200      	movs	r2, #0
 800489e:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048a0:	4b1f      	ldr	r3, [pc, #124]	; (8004920 <HAL_UART_MspInit+0x1e8>)
 80048a2:	2200      	movs	r2, #0
 80048a4:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80048a6:	4b1e      	ldr	r3, [pc, #120]	; (8004920 <HAL_UART_MspInit+0x1e8>)
 80048a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048ac:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80048ae:	4b1c      	ldr	r3, [pc, #112]	; (8004920 <HAL_UART_MspInit+0x1e8>)
 80048b0:	2200      	movs	r2, #0
 80048b2:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80048b4:	4b1a      	ldr	r3, [pc, #104]	; (8004920 <HAL_UART_MspInit+0x1e8>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80048ba:	4b19      	ldr	r3, [pc, #100]	; (8004920 <HAL_UART_MspInit+0x1e8>)
 80048bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80048c0:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80048c2:	4b17      	ldr	r3, [pc, #92]	; (8004920 <HAL_UART_MspInit+0x1e8>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80048c8:	4b15      	ldr	r3, [pc, #84]	; (8004920 <HAL_UART_MspInit+0x1e8>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80048ce:	4814      	ldr	r0, [pc, #80]	; (8004920 <HAL_UART_MspInit+0x1e8>)
 80048d0:	f000 fdde 	bl	8005490 <HAL_DMA_Init>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d001      	beq.n	80048de <HAL_UART_MspInit+0x1a6>
      Error_Handler();
 80048da:	f7ff fa9b 	bl	8003e14 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a0f      	ldr	r2, [pc, #60]	; (8004920 <HAL_UART_MspInit+0x1e8>)
 80048e2:	639a      	str	r2, [r3, #56]	; 0x38
 80048e4:	4a0e      	ldr	r2, [pc, #56]	; (8004920 <HAL_UART_MspInit+0x1e8>)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 1, 0);
 80048ea:	2200      	movs	r2, #0
 80048ec:	2101      	movs	r1, #1
 80048ee:	2047      	movs	r0, #71	; 0x47
 80048f0:	f000 fd7b 	bl	80053ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80048f4:	2047      	movs	r0, #71	; 0x47
 80048f6:	f000 fd94 	bl	8005422 <HAL_NVIC_EnableIRQ>
}
 80048fa:	bf00      	nop
 80048fc:	3738      	adds	r7, #56	; 0x38
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	40004400 	.word	0x40004400
 8004908:	40023800 	.word	0x40023800
 800490c:	40020000 	.word	0x40020000
 8004910:	40004800 	.word	0x40004800
 8004914:	40020c00 	.word	0x40020c00
 8004918:	40011400 	.word	0x40011400
 800491c:	40020800 	.word	0x40020800
 8004920:	200035e8 	.word	0x200035e8
 8004924:	40026428 	.word	0x40026428

08004928 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004928:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004960 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800492c:	480d      	ldr	r0, [pc, #52]	; (8004964 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800492e:	490e      	ldr	r1, [pc, #56]	; (8004968 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004930:	4a0e      	ldr	r2, [pc, #56]	; (800496c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004932:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004934:	e002      	b.n	800493c <LoopCopyDataInit>

08004936 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004936:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004938:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800493a:	3304      	adds	r3, #4

0800493c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800493c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800493e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004940:	d3f9      	bcc.n	8004936 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004942:	4a0b      	ldr	r2, [pc, #44]	; (8004970 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004944:	4c0b      	ldr	r4, [pc, #44]	; (8004974 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004946:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004948:	e001      	b.n	800494e <LoopFillZerobss>

0800494a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800494a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800494c:	3204      	adds	r2, #4

0800494e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800494e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004950:	d3fb      	bcc.n	800494a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004952:	f7ff fc91 	bl	8004278 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004956:	f006 fe05 	bl	800b564 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800495a:	f7ff f907 	bl	8003b6c <main>
  bx  lr    
 800495e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004960:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004964:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004968:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800496c:	080234e4 	.word	0x080234e4
  ldr r2, =_sbss
 8004970:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8004974:	200048d4 	.word	0x200048d4

08004978 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004978:	e7fe      	b.n	8004978 <ADC_IRQHandler>

0800497a <ad9959_delay>:

/**
* @brief AD9959
* */
static void ad9959_delay(uint32_t length)
 {
 800497a:	b480      	push	{r7}
 800497c:	b083      	sub	sp, #12
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
    length = length * 12;
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	4613      	mov	r3, r2
 8004986:	005b      	lsls	r3, r3, #1
 8004988:	4413      	add	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	607b      	str	r3, [r7, #4]
    while (length--);
 800498e:	bf00      	nop
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	1e5a      	subs	r2, r3, #1
 8004994:	607a      	str	r2, [r7, #4]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1fa      	bne.n	8004990 <ad9959_delay+0x16>
 }
 800499a:	bf00      	nop
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr

080049a8 <ad9959_init>:
//}

/**
* @brief AD9959
* */
void ad9959_init(void) {
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b082      	sub	sp, #8
 80049ac:	af00      	add	r7, sp, #0
    uint8_t FR1_DATA[3] = {0xD0, 0x00,0x00};//20 Charge pump control = 75uA FR1<23> -- VCO gain control =0 system clock below 160 MHz;
 80049ae:	4a11      	ldr	r2, [pc, #68]	; (80049f4 <ad9959_init+0x4c>)
 80049b0:	1d3b      	adds	r3, r7, #4
 80049b2:	6812      	ldr	r2, [r2, #0]
 80049b4:	4611      	mov	r1, r2
 80049b6:	8019      	strh	r1, [r3, #0]
 80049b8:	3302      	adds	r3, #2
 80049ba:	0c12      	lsrs	r2, r2, #16
 80049bc:	701a      	strb	r2, [r3, #0]

//  ad9959_GPIO_Init(); //GPIO
    ad9959_io_init();//IO
 80049be:	f000 f839 	bl	8004a34 <ad9959_io_init>
    ad9959_reset();//9959
 80049c2:	f000 f81b 	bl	80049fc <ad9959_reset>

    ad9959_write_data(AD9959_REG_FR1, 3, FR1_DATA, 1);//1
 80049c6:	1d3a      	adds	r2, r7, #4
 80049c8:	2301      	movs	r3, #1
 80049ca:	2103      	movs	r1, #3
 80049cc:	2001      	movs	r0, #1
 80049ce:	f000 f893 	bl	8004af8 <ad9959_write_data>
    //ad9959_write_data(AD9959_REG_FR2, 2, FR2_DATA, 0);//2

    //ad9959_write_data(0x00,1,CSR_DATA0,1);//1
    //
    ad9959_write_frequency(AD9959_CHANNEL_0, 10000000);
 80049d2:	4909      	ldr	r1, [pc, #36]	; (80049f8 <ad9959_init+0x50>)
 80049d4:	2010      	movs	r0, #16
 80049d6:	f000 f94b 	bl	8004c70 <ad9959_write_frequency>
    ad9959_write_phase(AD9959_CHANNEL_0, 0);
 80049da:	2100      	movs	r1, #0
 80049dc:	2010      	movs	r0, #16
 80049de:	f000 f91d 	bl	8004c1c <ad9959_write_phase>
    ad9959_write_amplitude(AD9959_CHANNEL_0, 500);
 80049e2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80049e6:	2010      	movs	r0, #16
 80049e8:	f000 f982 	bl	8004cf0 <ad9959_write_amplitude>

}
 80049ec:	bf00      	nop
 80049ee:	3708      	adds	r7, #8
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	0800ffbc 	.word	0x0800ffbc
 80049f8:	00989680 	.word	0x00989680

080049fc <ad9959_reset>:

/**
* @brief AD9959
* */
void ad9959_reset(void) {
 80049fc:	b580      	push	{r7, lr}
 80049fe:	af00      	add	r7, sp, #0
    AD9959_RESET_0;
 8004a00:	2200      	movs	r2, #0
 8004a02:	2180      	movs	r1, #128	; 0x80
 8004a04:	480a      	ldr	r0, [pc, #40]	; (8004a30 <ad9959_reset+0x34>)
 8004a06:	f001 fae1 	bl	8005fcc <HAL_GPIO_WritePin>
    ad9959_delay(1);
 8004a0a:	2001      	movs	r0, #1
 8004a0c:	f7ff ffb5 	bl	800497a <ad9959_delay>
    AD9959_RESET_1;
 8004a10:	2201      	movs	r2, #1
 8004a12:	2180      	movs	r1, #128	; 0x80
 8004a14:	4806      	ldr	r0, [pc, #24]	; (8004a30 <ad9959_reset+0x34>)
 8004a16:	f001 fad9 	bl	8005fcc <HAL_GPIO_WritePin>
    ad9959_delay(30);
 8004a1a:	201e      	movs	r0, #30
 8004a1c:	f7ff ffad 	bl	800497a <ad9959_delay>
    AD9959_RESET_0;
 8004a20:	2200      	movs	r2, #0
 8004a22:	2180      	movs	r1, #128	; 0x80
 8004a24:	4802      	ldr	r0, [pc, #8]	; (8004a30 <ad9959_reset+0x34>)
 8004a26:	f001 fad1 	bl	8005fcc <HAL_GPIO_WritePin>
}
 8004a2a:	bf00      	nop
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	40021400 	.word	0x40021400

08004a34 <ad9959_io_init>:

/**
* @brief AD9959IO
* */
void ad9959_io_init(void) {
 8004a34:	b580      	push	{r7, lr}
 8004a36:	af00      	add	r7, sp, #0

    AD9959_PDC_0;
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004a3e:	481e      	ldr	r0, [pc, #120]	; (8004ab8 <ad9959_io_init+0x84>)
 8004a40:	f001 fac4 	bl	8005fcc <HAL_GPIO_WritePin>
    AD9959_CS_1;
 8004a44:	2201      	movs	r2, #1
 8004a46:	2108      	movs	r1, #8
 8004a48:	481b      	ldr	r0, [pc, #108]	; (8004ab8 <ad9959_io_init+0x84>)
 8004a4a:	f001 fabf 	bl	8005fcc <HAL_GPIO_WritePin>
    AD9959_SCLK_0;
 8004a4e:	2200      	movs	r2, #0
 8004a50:	2102      	movs	r1, #2
 8004a52:	4819      	ldr	r0, [pc, #100]	; (8004ab8 <ad9959_io_init+0x84>)
 8004a54:	f001 faba 	bl	8005fcc <HAL_GPIO_WritePin>
    AD9959_UPDATE_0;
 8004a58:	2200      	movs	r2, #0
 8004a5a:	2120      	movs	r1, #32
 8004a5c:	4816      	ldr	r0, [pc, #88]	; (8004ab8 <ad9959_io_init+0x84>)
 8004a5e:	f001 fab5 	bl	8005fcc <HAL_GPIO_WritePin>
    AD9959_PS0_0;
 8004a62:	2200      	movs	r2, #0
 8004a64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004a68:	4813      	ldr	r0, [pc, #76]	; (8004ab8 <ad9959_io_init+0x84>)
 8004a6a:	f001 faaf 	bl	8005fcc <HAL_GPIO_WritePin>
    AD9959_PS1_0;
 8004a6e:	2200      	movs	r2, #0
 8004a70:	2140      	movs	r1, #64	; 0x40
 8004a72:	4811      	ldr	r0, [pc, #68]	; (8004ab8 <ad9959_io_init+0x84>)
 8004a74:	f001 faaa 	bl	8005fcc <HAL_GPIO_WritePin>
    AD9959_PS2_0;
 8004a78:	2200      	movs	r2, #0
 8004a7a:	2110      	movs	r1, #16
 8004a7c:	480e      	ldr	r0, [pc, #56]	; (8004ab8 <ad9959_io_init+0x84>)
 8004a7e:	f001 faa5 	bl	8005fcc <HAL_GPIO_WritePin>
    AD9959_PS3_0;
 8004a82:	2200      	movs	r2, #0
 8004a84:	2104      	movs	r1, #4
 8004a86:	480c      	ldr	r0, [pc, #48]	; (8004ab8 <ad9959_io_init+0x84>)
 8004a88:	f001 faa0 	bl	8005fcc <HAL_GPIO_WritePin>
    AD9959_SDIO0_0;
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	2101      	movs	r1, #1
 8004a90:	4809      	ldr	r0, [pc, #36]	; (8004ab8 <ad9959_io_init+0x84>)
 8004a92:	f001 fa9b 	bl	8005fcc <HAL_GPIO_WritePin>
    AD9959_SDIO1_0;
 8004a96:	2200      	movs	r2, #0
 8004a98:	2120      	movs	r1, #32
 8004a9a:	4808      	ldr	r0, [pc, #32]	; (8004abc <ad9959_io_init+0x88>)
 8004a9c:	f001 fa96 	bl	8005fcc <HAL_GPIO_WritePin>
    AD9959_SDIO2_0;
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	2110      	movs	r1, #16
 8004aa4:	4805      	ldr	r0, [pc, #20]	; (8004abc <ad9959_io_init+0x88>)
 8004aa6:	f001 fa91 	bl	8005fcc <HAL_GPIO_WritePin>
    AD9959_SDIO3_0;
 8004aaa:	2200      	movs	r2, #0
 8004aac:	2140      	movs	r1, #64	; 0x40
 8004aae:	4803      	ldr	r0, [pc, #12]	; (8004abc <ad9959_io_init+0x88>)
 8004ab0:	f001 fa8c 	bl	8005fcc <HAL_GPIO_WritePin>
}
 8004ab4:	bf00      	nop
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	40021400 	.word	0x40021400
 8004abc:	40021000 	.word	0x40021000

08004ac0 <ad9959_io_update>:

/**
 * @brief AD9959IO
 * */
void ad9959_io_update(void) {
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	af00      	add	r7, sp, #0
    AD9959_UPDATE_0;
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	2120      	movs	r1, #32
 8004ac8:	480a      	ldr	r0, [pc, #40]	; (8004af4 <ad9959_io_update+0x34>)
 8004aca:	f001 fa7f 	bl	8005fcc <HAL_GPIO_WritePin>
    ad9959_delay(2);
 8004ace:	2002      	movs	r0, #2
 8004ad0:	f7ff ff53 	bl	800497a <ad9959_delay>
    AD9959_UPDATE_1;
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	2120      	movs	r1, #32
 8004ad8:	4806      	ldr	r0, [pc, #24]	; (8004af4 <ad9959_io_update+0x34>)
 8004ada:	f001 fa77 	bl	8005fcc <HAL_GPIO_WritePin>
    ad9959_delay(4);
 8004ade:	2004      	movs	r0, #4
 8004ae0:	f7ff ff4b 	bl	800497a <ad9959_delay>
    AD9959_UPDATE_0;
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	2120      	movs	r1, #32
 8004ae8:	4802      	ldr	r0, [pc, #8]	; (8004af4 <ad9959_io_update+0x34>)
 8004aea:	f001 fa6f 	bl	8005fcc <HAL_GPIO_WritePin>
}
 8004aee:	bf00      	nop
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	40021400 	.word	0x40021400

08004af8 <ad9959_write_data>:
 * @param number_of_registers 
 * @param register_data 
 * @param update IO
 * */
void ad9959_write_data(AD9959_REG_ADDR register_address, uint8_t number_of_registers, const uint8_t *register_data,bool update)
    {
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	603a      	str	r2, [r7, #0]
 8004b00:	461a      	mov	r2, r3
 8004b02:	4603      	mov	r3, r0
 8004b04:	71fb      	strb	r3, [r7, #7]
 8004b06:	460b      	mov	r3, r1
 8004b08:	71bb      	strb	r3, [r7, #6]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	717b      	strb	r3, [r7, #5]
    uint8_t ControlValue = 0;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	73fb      	strb	r3, [r7, #15]
    uint8_t ValueToWrite = 0;
 8004b12:	2300      	movs	r3, #0
 8004b14:	73bb      	strb	r3, [r7, #14]
    uint8_t RegisterIndex = 0;
 8004b16:	2300      	movs	r3, #0
 8004b18:	737b      	strb	r3, [r7, #13]
    uint8_t i = 0;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	733b      	strb	r3, [r7, #12]

    assert_param(IS_AD9959_REG_ADDR(register_address));//


    ControlValue = register_address;
 8004b1e:	79fb      	ldrb	r3, [r7, #7]
 8004b20:	73fb      	strb	r3, [r7, #15]
//
    AD9959_SCLK_0;
 8004b22:	2200      	movs	r2, #0
 8004b24:	2102      	movs	r1, #2
 8004b26:	483c      	ldr	r0, [pc, #240]	; (8004c18 <ad9959_write_data+0x120>)
 8004b28:	f001 fa50 	bl	8005fcc <HAL_GPIO_WritePin>
    AD9959_CS_0;
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	2108      	movs	r1, #8
 8004b30:	4839      	ldr	r0, [pc, #228]	; (8004c18 <ad9959_write_data+0x120>)
 8004b32:	f001 fa4b 	bl	8005fcc <HAL_GPIO_WritePin>
    for (i = 0; i < 8; i++) {
 8004b36:	2300      	movs	r3, #0
 8004b38:	733b      	strb	r3, [r7, #12]
 8004b3a:	e01e      	b.n	8004b7a <ad9959_write_data+0x82>
        AD9959_SCLK_0;
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	2102      	movs	r1, #2
 8004b40:	4835      	ldr	r0, [pc, #212]	; (8004c18 <ad9959_write_data+0x120>)
 8004b42:	f001 fa43 	bl	8005fcc <HAL_GPIO_WritePin>
        if (0x80 == (ControlValue & 0x80))
 8004b46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	da05      	bge.n	8004b5a <ad9959_write_data+0x62>
            AD9959_SDIO0_1;
 8004b4e:	2201      	movs	r2, #1
 8004b50:	2101      	movs	r1, #1
 8004b52:	4831      	ldr	r0, [pc, #196]	; (8004c18 <ad9959_write_data+0x120>)
 8004b54:	f001 fa3a 	bl	8005fcc <HAL_GPIO_WritePin>
 8004b58:	e004      	b.n	8004b64 <ad9959_write_data+0x6c>
        else
            AD9959_SDIO0_0;
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	2101      	movs	r1, #1
 8004b5e:	482e      	ldr	r0, [pc, #184]	; (8004c18 <ad9959_write_data+0x120>)
 8004b60:	f001 fa34 	bl	8005fcc <HAL_GPIO_WritePin>
            AD9959_SCLK_1;
 8004b64:	2201      	movs	r2, #1
 8004b66:	2102      	movs	r1, #2
 8004b68:	482b      	ldr	r0, [pc, #172]	; (8004c18 <ad9959_write_data+0x120>)
 8004b6a:	f001 fa2f 	bl	8005fcc <HAL_GPIO_WritePin>
        ControlValue <<= 1;
 8004b6e:	7bfb      	ldrb	r3, [r7, #15]
 8004b70:	005b      	lsls	r3, r3, #1
 8004b72:	73fb      	strb	r3, [r7, #15]
    for (i = 0; i < 8; i++) {
 8004b74:	7b3b      	ldrb	r3, [r7, #12]
 8004b76:	3301      	adds	r3, #1
 8004b78:	733b      	strb	r3, [r7, #12]
 8004b7a:	7b3b      	ldrb	r3, [r7, #12]
 8004b7c:	2b07      	cmp	r3, #7
 8004b7e:	d9dd      	bls.n	8004b3c <ad9959_write_data+0x44>
    }
    AD9959_SCLK_0;
 8004b80:	2200      	movs	r2, #0
 8004b82:	2102      	movs	r1, #2
 8004b84:	4824      	ldr	r0, [pc, #144]	; (8004c18 <ad9959_write_data+0x120>)
 8004b86:	f001 fa21 	bl	8005fcc <HAL_GPIO_WritePin>
//
    for (RegisterIndex = 0; RegisterIndex < number_of_registers; RegisterIndex++)
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	737b      	strb	r3, [r7, #13]
 8004b8e:	e031      	b.n	8004bf4 <ad9959_write_data+0xfc>
    {
        ValueToWrite = register_data[RegisterIndex];
 8004b90:	7b7b      	ldrb	r3, [r7, #13]
 8004b92:	683a      	ldr	r2, [r7, #0]
 8004b94:	4413      	add	r3, r2
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	73bb      	strb	r3, [r7, #14]
        for (i = 0; i < 8; i++) {
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	733b      	strb	r3, [r7, #12]
 8004b9e:	e01e      	b.n	8004bde <ad9959_write_data+0xe6>
            AD9959_SCLK_0;
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	2102      	movs	r1, #2
 8004ba4:	481c      	ldr	r0, [pc, #112]	; (8004c18 <ad9959_write_data+0x120>)
 8004ba6:	f001 fa11 	bl	8005fcc <HAL_GPIO_WritePin>
            if (0x80 == (ValueToWrite & 0x80))
 8004baa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	da05      	bge.n	8004bbe <ad9959_write_data+0xc6>
                AD9959_SDIO0_1;
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	2101      	movs	r1, #1
 8004bb6:	4818      	ldr	r0, [pc, #96]	; (8004c18 <ad9959_write_data+0x120>)
 8004bb8:	f001 fa08 	bl	8005fcc <HAL_GPIO_WritePin>
 8004bbc:	e004      	b.n	8004bc8 <ad9959_write_data+0xd0>
            else
                AD9959_SDIO0_0;
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	2101      	movs	r1, #1
 8004bc2:	4815      	ldr	r0, [pc, #84]	; (8004c18 <ad9959_write_data+0x120>)
 8004bc4:	f001 fa02 	bl	8005fcc <HAL_GPIO_WritePin>
            AD9959_SCLK_1;
 8004bc8:	2201      	movs	r2, #1
 8004bca:	2102      	movs	r1, #2
 8004bcc:	4812      	ldr	r0, [pc, #72]	; (8004c18 <ad9959_write_data+0x120>)
 8004bce:	f001 f9fd 	bl	8005fcc <HAL_GPIO_WritePin>
            ValueToWrite <<= 1;
 8004bd2:	7bbb      	ldrb	r3, [r7, #14]
 8004bd4:	005b      	lsls	r3, r3, #1
 8004bd6:	73bb      	strb	r3, [r7, #14]
        for (i = 0; i < 8; i++) {
 8004bd8:	7b3b      	ldrb	r3, [r7, #12]
 8004bda:	3301      	adds	r3, #1
 8004bdc:	733b      	strb	r3, [r7, #12]
 8004bde:	7b3b      	ldrb	r3, [r7, #12]
 8004be0:	2b07      	cmp	r3, #7
 8004be2:	d9dd      	bls.n	8004ba0 <ad9959_write_data+0xa8>
        }
        AD9959_SCLK_0;
 8004be4:	2200      	movs	r2, #0
 8004be6:	2102      	movs	r1, #2
 8004be8:	480b      	ldr	r0, [pc, #44]	; (8004c18 <ad9959_write_data+0x120>)
 8004bea:	f001 f9ef 	bl	8005fcc <HAL_GPIO_WritePin>
    for (RegisterIndex = 0; RegisterIndex < number_of_registers; RegisterIndex++)
 8004bee:	7b7b      	ldrb	r3, [r7, #13]
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	737b      	strb	r3, [r7, #13]
 8004bf4:	7b7a      	ldrb	r2, [r7, #13]
 8004bf6:	79bb      	ldrb	r3, [r7, #6]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d3c9      	bcc.n	8004b90 <ad9959_write_data+0x98>
    }
    if (update) ad9959_io_update();
 8004bfc:	797b      	ldrb	r3, [r7, #5]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d001      	beq.n	8004c06 <ad9959_write_data+0x10e>
 8004c02:	f7ff ff5d 	bl	8004ac0 <ad9959_io_update>
    AD9959_CS_1;
 8004c06:	2201      	movs	r2, #1
 8004c08:	2108      	movs	r1, #8
 8004c0a:	4803      	ldr	r0, [pc, #12]	; (8004c18 <ad9959_write_data+0x120>)
 8004c0c:	f001 f9de 	bl	8005fcc <HAL_GPIO_WritePin>
}
 8004c10:	bf00      	nop
 8004c12:	3710      	adds	r7, #16
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	40021400 	.word	0x40021400

08004c1c <ad9959_write_phase>:
/**
 * @brief 
 * @param channel 
 * @param phase  14bit 0~16383(0~360)
 * */
void ad9959_write_phase(AD9959_CHANNEL channel, uint16_t phase) {
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	4603      	mov	r3, r0
 8004c24:	460a      	mov	r2, r1
 8004c26:	71fb      	strb	r3, [r7, #7]
 8004c28:	4613      	mov	r3, r2
 8004c2a:	80bb      	strh	r3, [r7, #4]
    uint8_t cs_data = channel;
 8004c2c:	79fb      	ldrb	r3, [r7, #7]
 8004c2e:	73fb      	strb	r3, [r7, #15]
    assert_param(IS_AD9959_CHANNEL(channel));//

    CPOW0_DATA[1] = (uint8_t) phase;
 8004c30:	88bb      	ldrh	r3, [r7, #4]
 8004c32:	b2da      	uxtb	r2, r3
 8004c34:	4b0c      	ldr	r3, [pc, #48]	; (8004c68 <ad9959_write_phase+0x4c>)
 8004c36:	705a      	strb	r2, [r3, #1]
    CPOW0_DATA[0] = (uint8_t) (phase >> 8);
 8004c38:	88bb      	ldrh	r3, [r7, #4]
 8004c3a:	0a1b      	lsrs	r3, r3, #8
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	b2da      	uxtb	r2, r3
 8004c40:	4b09      	ldr	r3, [pc, #36]	; (8004c68 <ad9959_write_phase+0x4c>)
 8004c42:	701a      	strb	r2, [r3, #0]
    ad9959_write_data(AD9959_REG_CSR, 1, &cs_data, 1);
 8004c44:	f107 020f 	add.w	r2, r7, #15
 8004c48:	2301      	movs	r3, #1
 8004c4a:	2101      	movs	r1, #1
 8004c4c:	2000      	movs	r0, #0
 8004c4e:	f7ff ff53 	bl	8004af8 <ad9959_write_data>
    ad9959_write_data(AD9959_REG_CPOW0, 2, CPOW0_DATA, 1);
 8004c52:	2301      	movs	r3, #1
 8004c54:	4a04      	ldr	r2, [pc, #16]	; (8004c68 <ad9959_write_phase+0x4c>)
 8004c56:	2102      	movs	r1, #2
 8004c58:	2005      	movs	r0, #5
 8004c5a:	f7ff ff4d 	bl	8004af8 <ad9959_write_data>

}
 8004c5e:	bf00      	nop
 8004c60:	3710      	adds	r7, #16
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	20003648 	.word	0x20003648
 8004c6c:	00000000 	.word	0x00000000

08004c70 <ad9959_write_frequency>:
/**
 * @brief 
 * @param channel 
 * @param amplitude  ( 1 ~ 200000000Hz)
 * */
void ad9959_write_frequency(AD9959_CHANNEL channel, uint32_t Freq) {
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b086      	sub	sp, #24
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	4603      	mov	r3, r0
 8004c78:	6039      	str	r1, [r7, #0]
 8004c7a:	71fb      	strb	r3, [r7, #7]
    uint8_t CFTW0_DATA[4] = {0x00, 0x00, 0x00, 0x00};    //
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	613b      	str	r3, [r7, #16]
    uint32_t frequency;
    uint8_t cs_data = channel;
 8004c80:	79fb      	ldrb	r3, [r7, #7]
 8004c82:	73fb      	strb	r3, [r7, #15]

    assert_param(IS_AD9959_CHANNEL(channel));//


    frequency = (uint32_t) Freq * 8.589934592;       //  8.589934592=(2^32)/500000000 500M=25M*20()
 8004c84:	6838      	ldr	r0, [r7, #0]
 8004c86:	f7fb fc3d 	bl	8000504 <__aeabi_ui2d>
 8004c8a:	a317      	add	r3, pc, #92	; (adr r3, 8004ce8 <ad9959_write_frequency+0x78>)
 8004c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c90:	f7fb fcb2 	bl	80005f8 <__aeabi_dmul>
 8004c94:	4602      	mov	r2, r0
 8004c96:	460b      	mov	r3, r1
 8004c98:	4610      	mov	r0, r2
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	f7fb ff84 	bl	8000ba8 <__aeabi_d2uiz>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	617b      	str	r3, [r7, #20]
    CFTW0_DATA[3] = (uint8_t) frequency;
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	74fb      	strb	r3, [r7, #19]
    CFTW0_DATA[2] = (uint8_t) (frequency >> 8);
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	0a1b      	lsrs	r3, r3, #8
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	74bb      	strb	r3, [r7, #18]
    CFTW0_DATA[1] = (uint8_t) (frequency >> 16);
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	0c1b      	lsrs	r3, r3, #16
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	747b      	strb	r3, [r7, #17]
    CFTW0_DATA[0] = (uint8_t) (frequency >> 24);
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	0e1b      	lsrs	r3, r3, #24
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	743b      	strb	r3, [r7, #16]

    ad9959_write_data(AD9959_REG_CSR, 1, &cs_data, 1);
 8004cc2:	f107 020f 	add.w	r2, r7, #15
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	2101      	movs	r1, #1
 8004cca:	2000      	movs	r0, #0
 8004ccc:	f7ff ff14 	bl	8004af8 <ad9959_write_data>
    ad9959_write_data(AD9959_REG_CFTW0, 4, CFTW0_DATA, 1);
 8004cd0:	f107 0210 	add.w	r2, r7, #16
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	2104      	movs	r1, #4
 8004cd8:	2004      	movs	r0, #4
 8004cda:	f7ff ff0d 	bl	8004af8 <ad9959_write_data>


}
 8004cde:	bf00      	nop
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	e826d695 	.word	0xe826d695
 8004cec:	40212e0b 	.word	0x40212e0b

08004cf0 <ad9959_write_amplitude>:
/**
 * @brief 
 * @param channel 
 * @param amplitude  10bit 0~1023(0 ~ 530mV)
 * */
void ad9959_write_amplitude(AD9959_CHANNEL channel, uint16_t amplitude) {
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	460a      	mov	r2, r1
 8004cfa:	71fb      	strb	r3, [r7, #7]
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	80bb      	strh	r3, [r7, #4]
    uint8_t ACR_DATA[3] = {0x00, 0x00, 0x00};//default Value = 0x--0000 Rest = 18.91/Iout
 8004d00:	4a14      	ldr	r2, [pc, #80]	; (8004d54 <ad9959_write_amplitude+0x64>)
 8004d02:	f107 030c 	add.w	r3, r7, #12
 8004d06:	6812      	ldr	r2, [r2, #0]
 8004d08:	4611      	mov	r1, r2
 8004d0a:	8019      	strh	r1, [r3, #0]
 8004d0c:	3302      	adds	r3, #2
 8004d0e:	0c12      	lsrs	r2, r2, #16
 8004d10:	701a      	strb	r2, [r3, #0]
    uint8_t cs_data = channel;
 8004d12:	79fb      	ldrb	r3, [r7, #7]
 8004d14:	72fb      	strb	r3, [r7, #11]

    assert_param(IS_AD9959_CHANNEL(channel));//

    amplitude = amplitude | 0x1000;
 8004d16:	88bb      	ldrh	r3, [r7, #4]
 8004d18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d1c:	80bb      	strh	r3, [r7, #4]
    ACR_DATA[2] = (uint8_t) amplitude;
 8004d1e:	88bb      	ldrh	r3, [r7, #4]
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	73bb      	strb	r3, [r7, #14]
    ACR_DATA[1] = (uint8_t) (amplitude >> 8);
 8004d24:	88bb      	ldrh	r3, [r7, #4]
 8004d26:	0a1b      	lsrs	r3, r3, #8
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	737b      	strb	r3, [r7, #13]

    ad9959_write_data(AD9959_REG_CSR, 1, &cs_data, 1);
 8004d2e:	f107 020b 	add.w	r2, r7, #11
 8004d32:	2301      	movs	r3, #1
 8004d34:	2101      	movs	r1, #1
 8004d36:	2000      	movs	r0, #0
 8004d38:	f7ff fede 	bl	8004af8 <ad9959_write_data>
    ad9959_write_data(AD9959_REG_ACR, 3, ACR_DATA, 1);
 8004d3c:	f107 020c 	add.w	r2, r7, #12
 8004d40:	2301      	movs	r3, #1
 8004d42:	2103      	movs	r1, #3
 8004d44:	2006      	movs	r0, #6
 8004d46:	f7ff fed7 	bl	8004af8 <ad9959_write_data>

}
 8004d4a:	bf00      	nop
 8004d4c:	3710      	adds	r7, #16
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	0800ffc0 	.word	0x0800ffc0

08004d58 <ADS8688_Init>:

ADS8688 ads8688;
/*
 * INITIALISATION
 */
uint8_t ADS8688_Init(ADS8688 *ads, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *csPinBank, uint16_t csPin) {
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
 8004d64:	807b      	strh	r3, [r7, #2]
/* Store interface parameters in struct */
	ads->spiHandle 		= spiHandle;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	68ba      	ldr	r2, [r7, #8]
 8004d6a:	601a      	str	r2, [r3, #0]
	ads->csPinBank 	= csPinBank;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	605a      	str	r2, [r3, #4]
	ads->csPin 		= csPin;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	887a      	ldrh	r2, [r7, #2]
 8004d76:	811a      	strh	r2, [r3, #8]

	uint8_t ads_data[2] = {0};
 8004d78:	2300      	movs	r3, #0
 8004d7a:	82bb      	strh	r3, [r7, #20]
	uint8_t state = 0;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	75fb      	strb	r3, [r7, #23]
	// reset all registers to default
	state += ADS_Cmd_Write(ads, RST, ads_data);
 8004d80:	f107 0314 	add.w	r3, r7, #20
 8004d84:	461a      	mov	r2, r3
 8004d86:	2185      	movs	r1, #133	; 0x85
 8004d88:	68f8      	ldr	r0, [r7, #12]
 8004d8a:	f000 f8a7 	bl	8004edc <ADS_Cmd_Write>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	461a      	mov	r2, r3
 8004d92:	7dfb      	ldrb	r3, [r7, #23]
 8004d94:	4413      	add	r3, r2
 8004d96:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 8004d98:	2064      	movs	r0, #100	; 0x64
 8004d9a:	f000 fa27 	bl	80051ec <HAL_Delay>
	// send a no_op message to the ADS to enter IDLE mode
	state += ADS_Cmd_Write(ads, CONT, ads_data);
 8004d9e:	f107 0314 	add.w	r3, r7, #20
 8004da2:	461a      	mov	r2, r3
 8004da4:	2100      	movs	r1, #0
 8004da6:	68f8      	ldr	r0, [r7, #12]
 8004da8:	f000 f898 	bl	8004edc <ADS_Cmd_Write>
 8004dac:	4603      	mov	r3, r0
 8004dae:	461a      	mov	r2, r3
 8004db0:	7dfb      	ldrb	r3, [r7, #23]
 8004db2:	4413      	add	r3, r2
 8004db4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004db6:	200a      	movs	r0, #10
 8004db8:	f000 fa18 	bl	80051ec <HAL_Delay>
	// enable auto transmit for all inputs(datasheet page 54) or as many as you want
	// if you want only some of the inputs enabled, make sure to power down the unused ones
	ads_data[0] = 0x01;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, AUTO_SEQ_EN, ads_data);
 8004dc0:	f107 0314 	add.w	r3, r7, #20
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	2101      	movs	r1, #1
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	f000 f84c 	bl	8004e66 <ADS_Prog_Write>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	7dfb      	ldrb	r3, [r7, #23]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004dd8:	200a      	movs	r0, #10
 8004dda:	f000 fa07 	bl	80051ec <HAL_Delay>
	ads_data[0] = 0xfe;
 8004dde:	23fe      	movs	r3, #254	; 0xfe
 8004de0:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHN_PWRDN, ads_data);
 8004de2:	f107 0314 	add.w	r3, r7, #20
 8004de6:	461a      	mov	r2, r3
 8004de8:	2102      	movs	r1, #2
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f000 f83b 	bl	8004e66 <ADS_Prog_Write>
 8004df0:	4603      	mov	r3, r0
 8004df2:	461a      	mov	r2, r3
 8004df4:	7dfb      	ldrb	r3, [r7, #23]
 8004df6:	4413      	add	r3, r2
 8004df8:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004dfa:	200a      	movs	r0, #10
 8004dfc:	f000 f9f6 	bl	80051ec <HAL_Delay>
	// set the desired features such as device id (if multiple devices are used), alarm enable/disable and output format
	ads_data[0] = 0x03; // here i chose id = 0, alarm = disabled and SDO_format = 3 (datasheet page 56)
 8004e00:	2303      	movs	r3, #3
 8004e02:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, FEATURE_SELECT, ads_data);
 8004e04:	f107 0314 	add.w	r3, r7, #20
 8004e08:	461a      	mov	r2, r3
 8004e0a:	2103      	movs	r1, #3
 8004e0c:	68f8      	ldr	r0, [r7, #12]
 8004e0e:	f000 f82a 	bl	8004e66 <ADS_Prog_Write>
 8004e12:	4603      	mov	r3, r0
 8004e14:	461a      	mov	r2, r3
 8004e16:	7dfb      	ldrb	r3, [r7, #23]
 8004e18:	4413      	add	r3, r2
 8004e1a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004e1c:	200a      	movs	r0, #10
 8004e1e:	f000 f9e5 	bl	80051ec <HAL_Delay>
	// set all channels ranges(page 57)
	// 0x05 -> Input range is set to 0 to 2.5 x VREF (for VREF=5 volts, this means 0-10 volts range)
	// 0x06 -> Input range is set to 0 to 1.25 x VREF (for VREF=5 volts, this means 0-5 volts range)
	ads_data[0] = 0x00;
 8004e22:	2300      	movs	r3, #0
 8004e24:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHN_0_RANGE, ads_data);
 8004e26:	f107 0314 	add.w	r3, r7, #20
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	2105      	movs	r1, #5
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f000 f819 	bl	8004e66 <ADS_Prog_Write>
 8004e34:	4603      	mov	r3, r0
 8004e36:	461a      	mov	r2, r3
 8004e38:	7dfb      	ldrb	r3, [r7, #23]
 8004e3a:	4413      	add	r3, r2
 8004e3c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004e3e:	200a      	movs	r0, #10
 8004e40:	f000 f9d4 	bl	80051ec <HAL_Delay>
//	ads_data[0] = 0x00;
//	state += ADS_Prog_Write(ads, CHN_1_RANGE, ads_data);
//	HAL_Delay(10);
	// start the auto transmission by entering the appropriate state
	state += ADS_Cmd_Write(ads, AUTO_RST, ads_data);
 8004e44:	f107 0314 	add.w	r3, r7, #20
 8004e48:	461a      	mov	r2, r3
 8004e4a:	21a0      	movs	r1, #160	; 0xa0
 8004e4c:	68f8      	ldr	r0, [r7, #12]
 8004e4e:	f000 f845 	bl	8004edc <ADS_Cmd_Write>
 8004e52:	4603      	mov	r3, r0
 8004e54:	461a      	mov	r2, r3
 8004e56:	7dfb      	ldrb	r3, [r7, #23]
 8004e58:	4413      	add	r3, r2
 8004e5a:	75fb      	strb	r3, [r7, #23]

	return state;
 8004e5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3718      	adds	r7, #24
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}

08004e66 <ADS_Prog_Write>:
	data[1] = rxbuf[3];
	return ret;
}

// after the write, data should contain the data (byte) written to the addressed register (check equality for evaluation)
HAL_StatusTypeDef ADS_Prog_Write(ADS8688 *ads, uint8_t addr, uint8_t *data) {
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b088      	sub	sp, #32
 8004e6a:	af02      	add	r7, sp, #8
 8004e6c:	60f8      	str	r0, [r7, #12]
 8004e6e:	460b      	mov	r3, r1
 8004e70:	607a      	str	r2, [r7, #4]
 8004e72:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {data[0], (addr << 1 | 0x01)}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	781b      	ldrb	r3, [r3, #0]
 8004e78:	753b      	strb	r3, [r7, #20]
 8004e7a:	7afb      	ldrb	r3, [r7, #11]
 8004e7c:	005b      	lsls	r3, r3, #1
 8004e7e:	b25b      	sxtb	r3, r3
 8004e80:	f043 0301 	orr.w	r3, r3, #1
 8004e84:	b25b      	sxtb	r3, r3
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6858      	ldr	r0, [r3, #4]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	891b      	ldrh	r3, [r3, #8]
 8004e92:	2200      	movs	r2, #0
 8004e94:	4619      	mov	r1, r3
 8004e96:	f001 f899 	bl	8005fcc <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6818      	ldr	r0, [r3, #0]
 8004e9e:	f107 0210 	add.w	r2, r7, #16
 8004ea2:	f107 0114 	add.w	r1, r7, #20
 8004ea6:	230a      	movs	r3, #10
 8004ea8:	9300      	str	r3, [sp, #0]
 8004eaa:	2302      	movs	r3, #2
 8004eac:	f001 ff0d 	bl	8006cca <HAL_SPI_TransmitReceive>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6858      	ldr	r0, [r3, #4]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	891b      	ldrh	r3, [r3, #8]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	4619      	mov	r1, r3
 8004ec0:	f001 f884 	bl	8005fcc <HAL_GPIO_WritePin>

	data[0] = rxbuf[3];
 8004ec4:	7cfa      	ldrb	r2, [r7, #19]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	3301      	adds	r3, #1
 8004ece:	2200      	movs	r2, #0
 8004ed0:	701a      	strb	r2, [r3, #0]
	return ret;
 8004ed2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3718      	adds	r7, #24
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <ADS_Cmd_Write>:

HAL_StatusTypeDef ADS_Cmd_Write(ADS8688 *ads, uint8_t cmd, uint8_t *data) {
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b088      	sub	sp, #32
 8004ee0:	af02      	add	r7, sp, #8
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	460b      	mov	r3, r1
 8004ee6:	607a      	str	r2, [r7, #4]
 8004ee8:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {0x00,cmd}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 8004eea:	2300      	movs	r3, #0
 8004eec:	753b      	strb	r3, [r7, #20]
 8004eee:	7afb      	ldrb	r3, [r7, #11]
 8004ef0:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6858      	ldr	r0, [r3, #4]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	891b      	ldrh	r3, [r3, #8]
 8004efa:	2200      	movs	r2, #0
 8004efc:	4619      	mov	r1, r3
 8004efe:	f001 f865 	bl	8005fcc <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6818      	ldr	r0, [r3, #0]
 8004f06:	f107 0210 	add.w	r2, r7, #16
 8004f0a:	f107 0114 	add.w	r1, r7, #20
 8004f0e:	230a      	movs	r3, #10
 8004f10:	9300      	str	r3, [sp, #0]
 8004f12:	2302      	movs	r3, #2
 8004f14:	f001 fed9 	bl	8006cca <HAL_SPI_TransmitReceive>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6858      	ldr	r0, [r3, #4]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	891b      	ldrh	r3, [r3, #8]
 8004f24:	2201      	movs	r2, #1
 8004f26:	4619      	mov	r1, r3
 8004f28:	f001 f850 	bl	8005fcc <HAL_GPIO_WritePin>

	data[0] = rxbuf[2];
 8004f2c:	7cba      	ldrb	r2, [r7, #18]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	701a      	strb	r2, [r3, #0]
	data[1] = rxbuf[3];
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	3301      	adds	r3, #1
 8004f36:	7cfa      	ldrb	r2, [r7, #19]
 8004f38:	701a      	strb	r2, [r3, #0]
	return ret;
 8004f3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3718      	adds	r7, #24
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <print>:
/**
 * @brief  
 * @retval None
 **/
void print(UART_HandleTypeDef* huart, const char* buf, ...)
{
 8004f44:	b40e      	push	{r1, r2, r3}
 8004f46:	b580      	push	{r7, lr}
 8004f48:	f6ad 0d14 	subw	sp, sp, #2068	; 0x814
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8004f52:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8004f56:	6018      	str	r0, [r3, #0]
  char str[RxBufferSize] = {0};
 8004f58:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8004f5c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004f60:	2200      	movs	r2, #0
 8004f62:	601a      	str	r2, [r3, #0]
 8004f64:	3304      	adds	r3, #4
 8004f66:	f240 72fc 	movw	r2, #2044	; 0x7fc
 8004f6a:	2100      	movs	r1, #0
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f006 fb1d 	bl	800b5ac <memset>
  va_list v;
  va_start(v, buf);
 8004f72:	f507 6202 	add.w	r2, r7, #2080	; 0x820
 8004f76:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8004f7a:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8004f7e:	601a      	str	r2, [r3, #0]
  vsprintf(str, buf, v); 	//sprintf
 8004f80:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8004f84:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8004f88:	f107 0010 	add.w	r0, r7, #16
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	f8d7 181c 	ldr.w	r1, [r7, #2076]	; 0x81c
 8004f92:	f008 f8ab 	bl	800d0ec <vsiprintf>
  HAL_UART_Transmit(huart,(uint8_t*)str,strlen(str),0xffffffff);
 8004f96:	f107 0310 	add.w	r3, r7, #16
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f7fb f918 	bl	80001d0 <strlen>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	f107 0110 	add.w	r1, r7, #16
 8004fa8:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8004fac:	f6a3 000c 	subw	r0, r3, #2060	; 0x80c
 8004fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8004fb4:	6800      	ldr	r0, [r0, #0]
 8004fb6:	f003 f9d6 	bl	8008366 <HAL_UART_Transmit>
  va_end(v);
}
 8004fba:	bf00      	nop
 8004fbc:	f607 0714 	addw	r7, r7, #2068	; 0x814
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004fc6:	b003      	add	sp, #12
 8004fc8:	4770      	bx	lr
	...

08004fcc <RxCallback>:

/**
 * @brief  ESP8266 
 * @retval None
 **/
void RxCallback(){
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b086      	sub	sp, #24
 8004fd0:	af00      	add	r7, sp, #0
	UART_HandleTypeDef*  huart = wifi.huart; //ESP8266
 8004fd2:	4b44      	ldr	r3, [pc, #272]	; (80050e4 <RxCallback+0x118>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	60bb      	str	r3, [r7, #8]

	/*  */
	if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) != RESET) {
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0310 	and.w	r3, r3, #16
 8004fe2:	2b10      	cmp	r3, #16
 8004fe4:	d179      	bne.n	80050da <RxCallback+0x10e>
		__HAL_UART_CLEAR_IDLEFLAG(huart); //IDLE
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	603b      	str	r3, [r7, #0]
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	603b      	str	r3, [r7, #0]
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	603b      	str	r3, [r7, #0]
 8004ffa:	683b      	ldr	r3, [r7, #0]
		HAL_UART_DMAStop(huart);          // DMA
 8004ffc:	68b8      	ldr	r0, [r7, #8]
 8004ffe:	f003 faa4 	bl	800854a <HAL_UART_DMAStop>

		// AckBuffer 
		int recv_end    = RxBufferSize - __HAL_DMA_GET_COUNTER(wifi.dma_rx); // 
 8005002:	4b38      	ldr	r3, [pc, #224]	; (80050e4 <RxCallback+0x118>)
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800500e:	607b      	str	r3, [r7, #4]
		int recv_start  = recv_end % RxBufferSize;                      // 
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	425a      	negs	r2, r3
 8005014:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005018:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800501c:	bf58      	it	pl
 800501e:	4253      	negpl	r3, r2
 8005020:	617b      	str	r3, [r7, #20]
		while(wifi.RxBuffer[recv_start] == 0) { //
 8005022:	e009      	b.n	8005038 <RxCallback+0x6c>
			recv_start = (recv_start + 1) % RxBufferSize;
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	3301      	adds	r3, #1
 8005028:	425a      	negs	r2, r3
 800502a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800502e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8005032:	bf58      	it	pl
 8005034:	4253      	negpl	r3, r2
 8005036:	617b      	str	r3, [r7, #20]
		while(wifi.RxBuffer[recv_start] == 0) { //
 8005038:	4a2a      	ldr	r2, [pc, #168]	; (80050e4 <RxCallback+0x118>)
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	4413      	add	r3, r2
 800503e:	330e      	adds	r3, #14
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d0ee      	beq.n	8005024 <RxCallback+0x58>
		}
		int index = recv_start;
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	613b      	str	r3, [r7, #16]
		int i;
		for(i=0; index != recv_end; i++)
 800504a:	2300      	movs	r3, #0
 800504c:	60fb      	str	r3, [r7, #12]
 800504e:	e01e      	b.n	800508e <RxCallback+0xc2>
		{
			wifi.AckBuffer[i] = wifi.RxBuffer[index];
 8005050:	4a24      	ldr	r2, [pc, #144]	; (80050e4 <RxCallback+0x118>)
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	4413      	add	r3, r2
 8005056:	330e      	adds	r3, #14
 8005058:	7819      	ldrb	r1, [r3, #0]
 800505a:	4a22      	ldr	r2, [pc, #136]	; (80050e4 <RxCallback+0x118>)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	4413      	add	r3, r2
 8005060:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 8005064:	460a      	mov	r2, r1
 8005066:	701a      	strb	r2, [r3, #0]
			wifi.RxBuffer[index] = 0;
 8005068:	4a1e      	ldr	r2, [pc, #120]	; (80050e4 <RxCallback+0x118>)
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	4413      	add	r3, r2
 800506e:	330e      	adds	r3, #14
 8005070:	2200      	movs	r2, #0
 8005072:	701a      	strb	r2, [r3, #0]
			index = (index+1)%RxBufferSize;
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	3301      	adds	r3, #1
 8005078:	425a      	negs	r2, r3
 800507a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800507e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8005082:	bf58      	it	pl
 8005084:	4253      	negpl	r3, r2
 8005086:	613b      	str	r3, [r7, #16]
		for(i=0; index != recv_end; i++)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	3301      	adds	r3, #1
 800508c:	60fb      	str	r3, [r7, #12]
 800508e:	693a      	ldr	r2, [r7, #16]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	429a      	cmp	r2, r3
 8005094:	d1dc      	bne.n	8005050 <RxCallback+0x84>
		}
		wifi.AckBuffer[i] = 0; //
 8005096:	4a13      	ldr	r2, [pc, #76]	; (80050e4 <RxCallback+0x118>)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	4413      	add	r3, r2
 800509c:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 80050a0:	2200      	movs	r2, #0
 80050a2:	701a      	strb	r2, [r3, #0]

		//
		print(&huart3,"\r\n:\r\n");
 80050a4:	4910      	ldr	r1, [pc, #64]	; (80050e8 <RxCallback+0x11c>)
 80050a6:	4811      	ldr	r0, [pc, #68]	; (80050ec <RxCallback+0x120>)
 80050a8:	f7ff ff4c 	bl	8004f44 <print>
		print(&huart3,"%s",wifi.AckBuffer);
 80050ac:	4a10      	ldr	r2, [pc, #64]	; (80050f0 <RxCallback+0x124>)
 80050ae:	4911      	ldr	r1, [pc, #68]	; (80050f4 <RxCallback+0x128>)
 80050b0:	480e      	ldr	r0, [pc, #56]	; (80050ec <RxCallback+0x120>)
 80050b2:	f7ff ff47 	bl	8004f44 <print>
		//
		if(wifi.uart_state == Sent) {	//
 80050b6:	4b0b      	ldr	r3, [pc, #44]	; (80050e4 <RxCallback+0x118>)
 80050b8:	7b5b      	ldrb	r3, [r3, #13]
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d102      	bne.n	80050c4 <RxCallback+0xf8>
			wifi.uart_state = Idle; 	//
 80050be:	4b09      	ldr	r3, [pc, #36]	; (80050e4 <RxCallback+0x118>)
 80050c0:	2200      	movs	r2, #0
 80050c2:	735a      	strb	r2, [r3, #13]
		//for(;;); //TODO:

		}

		/* DMA */
		__HAL_DMA_SET_COUNTER(wifi.dma_rx, 0);
 80050c4:	4b07      	ldr	r3, [pc, #28]	; (80050e4 <RxCallback+0x118>)
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2200      	movs	r2, #0
 80050cc:	605a      	str	r2, [r3, #4]
		HAL_UART_Receive_DMA(huart, (uint8_t*)wifi.RxBuffer, RxBufferSize);
 80050ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80050d2:	4909      	ldr	r1, [pc, #36]	; (80050f8 <RxCallback+0x12c>)
 80050d4:	68b8      	ldr	r0, [r7, #8]
 80050d6:	f003 fa08 	bl	80084ea <HAL_UART_Receive_DMA>
	}
}
 80050da:	bf00      	nop
 80050dc:	3718      	adds	r7, #24
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}
 80050e2:	bf00      	nop
 80050e4:	20003658 	.word	0x20003658
 80050e8:	0800ffc4 	.word	0x0800ffc4
 80050ec:	20003560 	.word	0x20003560
 80050f0:	20003e66 	.word	0x20003e66
 80050f4:	0800ffd0 	.word	0x0800ffd0
 80050f8:	20003666 	.word	0x20003666

080050fc <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	af00      	add	r7, sp, #0
	RxCallback();
 8005100:	f7ff ff64 	bl	8004fcc <RxCallback>
}
 8005104:	bf00      	nop
 8005106:	bd80      	pop	{r7, pc}

08005108 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800510c:	4b0e      	ldr	r3, [pc, #56]	; (8005148 <HAL_Init+0x40>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a0d      	ldr	r2, [pc, #52]	; (8005148 <HAL_Init+0x40>)
 8005112:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005116:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005118:	4b0b      	ldr	r3, [pc, #44]	; (8005148 <HAL_Init+0x40>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a0a      	ldr	r2, [pc, #40]	; (8005148 <HAL_Init+0x40>)
 800511e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005122:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005124:	4b08      	ldr	r3, [pc, #32]	; (8005148 <HAL_Init+0x40>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a07      	ldr	r2, [pc, #28]	; (8005148 <HAL_Init+0x40>)
 800512a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800512e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005130:	2003      	movs	r0, #3
 8005132:	f000 f94f 	bl	80053d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005136:	200f      	movs	r0, #15
 8005138:	f000 f808 	bl	800514c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800513c:	f7fe ff5c 	bl	8003ff8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	40023c00 	.word	0x40023c00

0800514c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005154:	4b12      	ldr	r3, [pc, #72]	; (80051a0 <HAL_InitTick+0x54>)
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	4b12      	ldr	r3, [pc, #72]	; (80051a4 <HAL_InitTick+0x58>)
 800515a:	781b      	ldrb	r3, [r3, #0]
 800515c:	4619      	mov	r1, r3
 800515e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005162:	fbb3 f3f1 	udiv	r3, r3, r1
 8005166:	fbb2 f3f3 	udiv	r3, r2, r3
 800516a:	4618      	mov	r0, r3
 800516c:	f000 f967 	bl	800543e <HAL_SYSTICK_Config>
 8005170:	4603      	mov	r3, r0
 8005172:	2b00      	cmp	r3, #0
 8005174:	d001      	beq.n	800517a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e00e      	b.n	8005198 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2b0f      	cmp	r3, #15
 800517e:	d80a      	bhi.n	8005196 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005180:	2200      	movs	r2, #0
 8005182:	6879      	ldr	r1, [r7, #4]
 8005184:	f04f 30ff 	mov.w	r0, #4294967295
 8005188:	f000 f92f 	bl	80053ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800518c:	4a06      	ldr	r2, [pc, #24]	; (80051a8 <HAL_InitTick+0x5c>)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005192:	2300      	movs	r3, #0
 8005194:	e000      	b.n	8005198 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
}
 8005198:	4618      	mov	r0, r3
 800519a:	3708      	adds	r7, #8
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	20000000 	.word	0x20000000
 80051a4:	20000008 	.word	0x20000008
 80051a8:	20000004 	.word	0x20000004

080051ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80051ac:	b480      	push	{r7}
 80051ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80051b0:	4b06      	ldr	r3, [pc, #24]	; (80051cc <HAL_IncTick+0x20>)
 80051b2:	781b      	ldrb	r3, [r3, #0]
 80051b4:	461a      	mov	r2, r3
 80051b6:	4b06      	ldr	r3, [pc, #24]	; (80051d0 <HAL_IncTick+0x24>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4413      	add	r3, r2
 80051bc:	4a04      	ldr	r2, [pc, #16]	; (80051d0 <HAL_IncTick+0x24>)
 80051be:	6013      	str	r3, [r2, #0]
}
 80051c0:	bf00      	nop
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	20000008 	.word	0x20000008
 80051d0:	20004690 	.word	0x20004690

080051d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80051d4:	b480      	push	{r7}
 80051d6:	af00      	add	r7, sp, #0
  return uwTick;
 80051d8:	4b03      	ldr	r3, [pc, #12]	; (80051e8 <HAL_GetTick+0x14>)
 80051da:	681b      	ldr	r3, [r3, #0]
}
 80051dc:	4618      	mov	r0, r3
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	20004690 	.word	0x20004690

080051ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80051f4:	f7ff ffee 	bl	80051d4 <HAL_GetTick>
 80051f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005204:	d005      	beq.n	8005212 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005206:	4b0a      	ldr	r3, [pc, #40]	; (8005230 <HAL_Delay+0x44>)
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	461a      	mov	r2, r3
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	4413      	add	r3, r2
 8005210:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005212:	bf00      	nop
 8005214:	f7ff ffde 	bl	80051d4 <HAL_GetTick>
 8005218:	4602      	mov	r2, r0
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	1ad3      	subs	r3, r2, r3
 800521e:	68fa      	ldr	r2, [r7, #12]
 8005220:	429a      	cmp	r2, r3
 8005222:	d8f7      	bhi.n	8005214 <HAL_Delay+0x28>
  {
  }
}
 8005224:	bf00      	nop
 8005226:	bf00      	nop
 8005228:	3710      	adds	r7, #16
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	20000008 	.word	0x20000008

08005234 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f003 0307 	and.w	r3, r3, #7
 8005242:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005244:	4b0c      	ldr	r3, [pc, #48]	; (8005278 <__NVIC_SetPriorityGrouping+0x44>)
 8005246:	68db      	ldr	r3, [r3, #12]
 8005248:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800524a:	68ba      	ldr	r2, [r7, #8]
 800524c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005250:	4013      	ands	r3, r2
 8005252:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800525c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005260:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005264:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005266:	4a04      	ldr	r2, [pc, #16]	; (8005278 <__NVIC_SetPriorityGrouping+0x44>)
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	60d3      	str	r3, [r2, #12]
}
 800526c:	bf00      	nop
 800526e:	3714      	adds	r7, #20
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr
 8005278:	e000ed00 	.word	0xe000ed00

0800527c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800527c:	b480      	push	{r7}
 800527e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005280:	4b04      	ldr	r3, [pc, #16]	; (8005294 <__NVIC_GetPriorityGrouping+0x18>)
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	0a1b      	lsrs	r3, r3, #8
 8005286:	f003 0307 	and.w	r3, r3, #7
}
 800528a:	4618      	mov	r0, r3
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr
 8005294:	e000ed00 	.word	0xe000ed00

08005298 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005298:	b480      	push	{r7}
 800529a:	b083      	sub	sp, #12
 800529c:	af00      	add	r7, sp, #0
 800529e:	4603      	mov	r3, r0
 80052a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	db0b      	blt.n	80052c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052aa:	79fb      	ldrb	r3, [r7, #7]
 80052ac:	f003 021f 	and.w	r2, r3, #31
 80052b0:	4907      	ldr	r1, [pc, #28]	; (80052d0 <__NVIC_EnableIRQ+0x38>)
 80052b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052b6:	095b      	lsrs	r3, r3, #5
 80052b8:	2001      	movs	r0, #1
 80052ba:	fa00 f202 	lsl.w	r2, r0, r2
 80052be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80052c2:	bf00      	nop
 80052c4:	370c      	adds	r7, #12
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	e000e100 	.word	0xe000e100

080052d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	4603      	mov	r3, r0
 80052dc:	6039      	str	r1, [r7, #0]
 80052de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	db0a      	blt.n	80052fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	b2da      	uxtb	r2, r3
 80052ec:	490c      	ldr	r1, [pc, #48]	; (8005320 <__NVIC_SetPriority+0x4c>)
 80052ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052f2:	0112      	lsls	r2, r2, #4
 80052f4:	b2d2      	uxtb	r2, r2
 80052f6:	440b      	add	r3, r1
 80052f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80052fc:	e00a      	b.n	8005314 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	b2da      	uxtb	r2, r3
 8005302:	4908      	ldr	r1, [pc, #32]	; (8005324 <__NVIC_SetPriority+0x50>)
 8005304:	79fb      	ldrb	r3, [r7, #7]
 8005306:	f003 030f 	and.w	r3, r3, #15
 800530a:	3b04      	subs	r3, #4
 800530c:	0112      	lsls	r2, r2, #4
 800530e:	b2d2      	uxtb	r2, r2
 8005310:	440b      	add	r3, r1
 8005312:	761a      	strb	r2, [r3, #24]
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr
 8005320:	e000e100 	.word	0xe000e100
 8005324:	e000ed00 	.word	0xe000ed00

08005328 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005328:	b480      	push	{r7}
 800532a:	b089      	sub	sp, #36	; 0x24
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f003 0307 	and.w	r3, r3, #7
 800533a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	f1c3 0307 	rsb	r3, r3, #7
 8005342:	2b04      	cmp	r3, #4
 8005344:	bf28      	it	cs
 8005346:	2304      	movcs	r3, #4
 8005348:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800534a:	69fb      	ldr	r3, [r7, #28]
 800534c:	3304      	adds	r3, #4
 800534e:	2b06      	cmp	r3, #6
 8005350:	d902      	bls.n	8005358 <NVIC_EncodePriority+0x30>
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	3b03      	subs	r3, #3
 8005356:	e000      	b.n	800535a <NVIC_EncodePriority+0x32>
 8005358:	2300      	movs	r3, #0
 800535a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800535c:	f04f 32ff 	mov.w	r2, #4294967295
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	fa02 f303 	lsl.w	r3, r2, r3
 8005366:	43da      	mvns	r2, r3
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	401a      	ands	r2, r3
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005370:	f04f 31ff 	mov.w	r1, #4294967295
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	fa01 f303 	lsl.w	r3, r1, r3
 800537a:	43d9      	mvns	r1, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005380:	4313      	orrs	r3, r2
         );
}
 8005382:	4618      	mov	r0, r3
 8005384:	3724      	adds	r7, #36	; 0x24
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr
	...

08005390 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	3b01      	subs	r3, #1
 800539c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80053a0:	d301      	bcc.n	80053a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80053a2:	2301      	movs	r3, #1
 80053a4:	e00f      	b.n	80053c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80053a6:	4a0a      	ldr	r2, [pc, #40]	; (80053d0 <SysTick_Config+0x40>)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	3b01      	subs	r3, #1
 80053ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80053ae:	210f      	movs	r1, #15
 80053b0:	f04f 30ff 	mov.w	r0, #4294967295
 80053b4:	f7ff ff8e 	bl	80052d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80053b8:	4b05      	ldr	r3, [pc, #20]	; (80053d0 <SysTick_Config+0x40>)
 80053ba:	2200      	movs	r2, #0
 80053bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80053be:	4b04      	ldr	r3, [pc, #16]	; (80053d0 <SysTick_Config+0x40>)
 80053c0:	2207      	movs	r2, #7
 80053c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3708      	adds	r7, #8
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	e000e010 	.word	0xe000e010

080053d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b082      	sub	sp, #8
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f7ff ff29 	bl	8005234 <__NVIC_SetPriorityGrouping>
}
 80053e2:	bf00      	nop
 80053e4:	3708      	adds	r7, #8
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}

080053ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80053ea:	b580      	push	{r7, lr}
 80053ec:	b086      	sub	sp, #24
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	4603      	mov	r3, r0
 80053f2:	60b9      	str	r1, [r7, #8]
 80053f4:	607a      	str	r2, [r7, #4]
 80053f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80053f8:	2300      	movs	r3, #0
 80053fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80053fc:	f7ff ff3e 	bl	800527c <__NVIC_GetPriorityGrouping>
 8005400:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	68b9      	ldr	r1, [r7, #8]
 8005406:	6978      	ldr	r0, [r7, #20]
 8005408:	f7ff ff8e 	bl	8005328 <NVIC_EncodePriority>
 800540c:	4602      	mov	r2, r0
 800540e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005412:	4611      	mov	r1, r2
 8005414:	4618      	mov	r0, r3
 8005416:	f7ff ff5d 	bl	80052d4 <__NVIC_SetPriority>
}
 800541a:	bf00      	nop
 800541c:	3718      	adds	r7, #24
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}

08005422 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005422:	b580      	push	{r7, lr}
 8005424:	b082      	sub	sp, #8
 8005426:	af00      	add	r7, sp, #0
 8005428:	4603      	mov	r3, r0
 800542a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800542c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005430:	4618      	mov	r0, r3
 8005432:	f7ff ff31 	bl	8005298 <__NVIC_EnableIRQ>
}
 8005436:	bf00      	nop
 8005438:	3708      	adds	r7, #8
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}

0800543e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800543e:	b580      	push	{r7, lr}
 8005440:	b082      	sub	sp, #8
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f7ff ffa2 	bl	8005390 <SysTick_Config>
 800544c:	4603      	mov	r3, r0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3708      	adds	r7, #8
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
	...

08005458 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b04      	cmp	r3, #4
 8005464:	d106      	bne.n	8005474 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8005466:	4b09      	ldr	r3, [pc, #36]	; (800548c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a08      	ldr	r2, [pc, #32]	; (800548c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800546c:	f043 0304 	orr.w	r3, r3, #4
 8005470:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8005472:	e005      	b.n	8005480 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8005474:	4b05      	ldr	r3, [pc, #20]	; (800548c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a04      	ldr	r2, [pc, #16]	; (800548c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800547a:	f023 0304 	bic.w	r3, r3, #4
 800547e:	6013      	str	r3, [r2, #0]
}
 8005480:	bf00      	nop
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr
 800548c:	e000e010 	.word	0xe000e010

08005490 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005498:	2300      	movs	r3, #0
 800549a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800549c:	f7ff fe9a 	bl	80051d4 <HAL_GetTick>
 80054a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d101      	bne.n	80054ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e099      	b.n	80055e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2202      	movs	r2, #2
 80054b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f022 0201 	bic.w	r2, r2, #1
 80054ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054cc:	e00f      	b.n	80054ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80054ce:	f7ff fe81 	bl	80051d4 <HAL_GetTick>
 80054d2:	4602      	mov	r2, r0
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	2b05      	cmp	r3, #5
 80054da:	d908      	bls.n	80054ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2220      	movs	r2, #32
 80054e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2203      	movs	r2, #3
 80054e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e078      	b.n	80055e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0301 	and.w	r3, r3, #1
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d1e8      	bne.n	80054ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005504:	697a      	ldr	r2, [r7, #20]
 8005506:	4b38      	ldr	r3, [pc, #224]	; (80055e8 <HAL_DMA_Init+0x158>)
 8005508:	4013      	ands	r3, r2
 800550a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	685a      	ldr	r2, [r3, #4]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800551a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	691b      	ldr	r3, [r3, #16]
 8005520:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005526:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005532:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	4313      	orrs	r3, r2
 800553e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005544:	2b04      	cmp	r3, #4
 8005546:	d107      	bne.n	8005558 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005550:	4313      	orrs	r3, r2
 8005552:	697a      	ldr	r2, [r7, #20]
 8005554:	4313      	orrs	r3, r2
 8005556:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	697a      	ldr	r2, [r7, #20]
 800555e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	f023 0307 	bic.w	r3, r3, #7
 800556e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005574:	697a      	ldr	r2, [r7, #20]
 8005576:	4313      	orrs	r3, r2
 8005578:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557e:	2b04      	cmp	r3, #4
 8005580:	d117      	bne.n	80055b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	4313      	orrs	r3, r2
 800558a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00e      	beq.n	80055b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f000 fb01 	bl	8005b9c <DMA_CheckFifoParam>
 800559a:	4603      	mov	r3, r0
 800559c:	2b00      	cmp	r3, #0
 800559e:	d008      	beq.n	80055b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2240      	movs	r2, #64	; 0x40
 80055a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2201      	movs	r2, #1
 80055aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80055ae:	2301      	movs	r3, #1
 80055b0:	e016      	b.n	80055e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 fab8 	bl	8005b30 <DMA_CalcBaseAndBitshift>
 80055c0:	4603      	mov	r3, r0
 80055c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055c8:	223f      	movs	r2, #63	; 0x3f
 80055ca:	409a      	lsls	r2, r3
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2201      	movs	r2, #1
 80055da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80055de:	2300      	movs	r3, #0
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3718      	adds	r7, #24
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	f010803f 	.word	0xf010803f

080055ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]
 80055f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055fa:	2300      	movs	r3, #0
 80055fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005602:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800560a:	2b01      	cmp	r3, #1
 800560c:	d101      	bne.n	8005612 <HAL_DMA_Start_IT+0x26>
 800560e:	2302      	movs	r3, #2
 8005610:	e040      	b.n	8005694 <HAL_DMA_Start_IT+0xa8>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2201      	movs	r2, #1
 8005616:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005620:	b2db      	uxtb	r3, r3
 8005622:	2b01      	cmp	r3, #1
 8005624:	d12f      	bne.n	8005686 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2202      	movs	r2, #2
 800562a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	68b9      	ldr	r1, [r7, #8]
 800563a:	68f8      	ldr	r0, [r7, #12]
 800563c:	f000 fa4a 	bl	8005ad4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005644:	223f      	movs	r2, #63	; 0x3f
 8005646:	409a      	lsls	r2, r3
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f042 0216 	orr.w	r2, r2, #22
 800565a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005660:	2b00      	cmp	r3, #0
 8005662:	d007      	beq.n	8005674 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f042 0208 	orr.w	r2, r2, #8
 8005672:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f042 0201 	orr.w	r2, r2, #1
 8005682:	601a      	str	r2, [r3, #0]
 8005684:	e005      	b.n	8005692 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800568e:	2302      	movs	r3, #2
 8005690:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005692:	7dfb      	ldrb	r3, [r7, #23]
}
 8005694:	4618      	mov	r0, r3
 8005696:	3718      	adds	r7, #24
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}

0800569c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056a8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80056aa:	f7ff fd93 	bl	80051d4 <HAL_GetTick>
 80056ae:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	d008      	beq.n	80056ce <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2280      	movs	r2, #128	; 0x80
 80056c0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e052      	b.n	8005774 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f022 0216 	bic.w	r2, r2, #22
 80056dc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	695a      	ldr	r2, [r3, #20]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056ec:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d103      	bne.n	80056fe <HAL_DMA_Abort+0x62>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d007      	beq.n	800570e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 0208 	bic.w	r2, r2, #8
 800570c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f022 0201 	bic.w	r2, r2, #1
 800571c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800571e:	e013      	b.n	8005748 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005720:	f7ff fd58 	bl	80051d4 <HAL_GetTick>
 8005724:	4602      	mov	r2, r0
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	2b05      	cmp	r3, #5
 800572c:	d90c      	bls.n	8005748 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2220      	movs	r2, #32
 8005732:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2203      	movs	r2, #3
 8005738:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e015      	b.n	8005774 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1e4      	bne.n	8005720 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800575a:	223f      	movs	r2, #63	; 0x3f
 800575c:	409a      	lsls	r2, r3
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2201      	movs	r2, #1
 8005766:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005772:	2300      	movs	r3, #0
}
 8005774:	4618      	mov	r0, r3
 8005776:	3710      	adds	r7, #16
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800577c:	b480      	push	{r7}
 800577e:	b083      	sub	sp, #12
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800578a:	b2db      	uxtb	r3, r3
 800578c:	2b02      	cmp	r3, #2
 800578e:	d004      	beq.n	800579a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2280      	movs	r2, #128	; 0x80
 8005794:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	e00c      	b.n	80057b4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2205      	movs	r2, #5
 800579e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 0201 	bic.w	r2, r2, #1
 80057b0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80057b2:	2300      	movs	r3, #0
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b086      	sub	sp, #24
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80057c8:	2300      	movs	r3, #0
 80057ca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80057cc:	4b8e      	ldr	r3, [pc, #568]	; (8005a08 <HAL_DMA_IRQHandler+0x248>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a8e      	ldr	r2, [pc, #568]	; (8005a0c <HAL_DMA_IRQHandler+0x24c>)
 80057d2:	fba2 2303 	umull	r2, r3, r2, r3
 80057d6:	0a9b      	lsrs	r3, r3, #10
 80057d8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057de:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057ea:	2208      	movs	r2, #8
 80057ec:	409a      	lsls	r2, r3
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	4013      	ands	r3, r2
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d01a      	beq.n	800582c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0304 	and.w	r3, r3, #4
 8005800:	2b00      	cmp	r3, #0
 8005802:	d013      	beq.n	800582c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f022 0204 	bic.w	r2, r2, #4
 8005812:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005818:	2208      	movs	r2, #8
 800581a:	409a      	lsls	r2, r3
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005824:	f043 0201 	orr.w	r2, r3, #1
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005830:	2201      	movs	r2, #1
 8005832:	409a      	lsls	r2, r3
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	4013      	ands	r3, r2
 8005838:	2b00      	cmp	r3, #0
 800583a:	d012      	beq.n	8005862 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00b      	beq.n	8005862 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800584e:	2201      	movs	r2, #1
 8005850:	409a      	lsls	r2, r3
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800585a:	f043 0202 	orr.w	r2, r3, #2
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005866:	2204      	movs	r2, #4
 8005868:	409a      	lsls	r2, r3
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	4013      	ands	r3, r2
 800586e:	2b00      	cmp	r3, #0
 8005870:	d012      	beq.n	8005898 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d00b      	beq.n	8005898 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005884:	2204      	movs	r2, #4
 8005886:	409a      	lsls	r2, r3
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005890:	f043 0204 	orr.w	r2, r3, #4
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800589c:	2210      	movs	r2, #16
 800589e:	409a      	lsls	r2, r3
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	4013      	ands	r3, r2
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d043      	beq.n	8005930 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0308 	and.w	r3, r3, #8
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d03c      	beq.n	8005930 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058ba:	2210      	movs	r2, #16
 80058bc:	409a      	lsls	r2, r3
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d018      	beq.n	8005902 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d108      	bne.n	80058f0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d024      	beq.n	8005930 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	4798      	blx	r3
 80058ee:	e01f      	b.n	8005930 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d01b      	beq.n	8005930 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	4798      	blx	r3
 8005900:	e016      	b.n	8005930 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800590c:	2b00      	cmp	r3, #0
 800590e:	d107      	bne.n	8005920 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f022 0208 	bic.w	r2, r2, #8
 800591e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005924:	2b00      	cmp	r3, #0
 8005926:	d003      	beq.n	8005930 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005934:	2220      	movs	r2, #32
 8005936:	409a      	lsls	r2, r3
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	4013      	ands	r3, r2
 800593c:	2b00      	cmp	r3, #0
 800593e:	f000 808f 	beq.w	8005a60 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 0310 	and.w	r3, r3, #16
 800594c:	2b00      	cmp	r3, #0
 800594e:	f000 8087 	beq.w	8005a60 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005956:	2220      	movs	r2, #32
 8005958:	409a      	lsls	r2, r3
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b05      	cmp	r3, #5
 8005968:	d136      	bne.n	80059d8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 0216 	bic.w	r2, r2, #22
 8005978:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	695a      	ldr	r2, [r3, #20]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005988:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598e:	2b00      	cmp	r3, #0
 8005990:	d103      	bne.n	800599a <HAL_DMA_IRQHandler+0x1da>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005996:	2b00      	cmp	r3, #0
 8005998:	d007      	beq.n	80059aa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f022 0208 	bic.w	r2, r2, #8
 80059a8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059ae:	223f      	movs	r2, #63	; 0x3f
 80059b0:	409a      	lsls	r2, r3
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d07e      	beq.n	8005acc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	4798      	blx	r3
        }
        return;
 80059d6:	e079      	b.n	8005acc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d01d      	beq.n	8005a22 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d10d      	bne.n	8005a10 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d031      	beq.n	8005a60 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	4798      	blx	r3
 8005a04:	e02c      	b.n	8005a60 <HAL_DMA_IRQHandler+0x2a0>
 8005a06:	bf00      	nop
 8005a08:	20000000 	.word	0x20000000
 8005a0c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d023      	beq.n	8005a60 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	4798      	blx	r3
 8005a20:	e01e      	b.n	8005a60 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d10f      	bne.n	8005a50 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f022 0210 	bic.w	r2, r2, #16
 8005a3e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d003      	beq.n	8005a60 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d032      	beq.n	8005ace <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a6c:	f003 0301 	and.w	r3, r3, #1
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d022      	beq.n	8005aba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2205      	movs	r2, #5
 8005a78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f022 0201 	bic.w	r2, r2, #1
 8005a8a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	3301      	adds	r3, #1
 8005a90:	60bb      	str	r3, [r7, #8]
 8005a92:	697a      	ldr	r2, [r7, #20]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d307      	bcc.n	8005aa8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 0301 	and.w	r3, r3, #1
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d1f2      	bne.n	8005a8c <HAL_DMA_IRQHandler+0x2cc>
 8005aa6:	e000      	b.n	8005aaa <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005aa8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d005      	beq.n	8005ace <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	4798      	blx	r3
 8005aca:	e000      	b.n	8005ace <HAL_DMA_IRQHandler+0x30e>
        return;
 8005acc:	bf00      	nop
    }
  }
}
 8005ace:	3718      	adds	r7, #24
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b085      	sub	sp, #20
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	607a      	str	r2, [r7, #4]
 8005ae0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005af0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	683a      	ldr	r2, [r7, #0]
 8005af8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	2b40      	cmp	r3, #64	; 0x40
 8005b00:	d108      	bne.n	8005b14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68ba      	ldr	r2, [r7, #8]
 8005b10:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005b12:	e007      	b.n	8005b24 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	60da      	str	r2, [r3, #12]
}
 8005b24:	bf00      	nop
 8005b26:	3714      	adds	r7, #20
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	3b10      	subs	r3, #16
 8005b40:	4a14      	ldr	r2, [pc, #80]	; (8005b94 <DMA_CalcBaseAndBitshift+0x64>)
 8005b42:	fba2 2303 	umull	r2, r3, r2, r3
 8005b46:	091b      	lsrs	r3, r3, #4
 8005b48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005b4a:	4a13      	ldr	r2, [pc, #76]	; (8005b98 <DMA_CalcBaseAndBitshift+0x68>)
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	4413      	add	r3, r2
 8005b50:	781b      	ldrb	r3, [r3, #0]
 8005b52:	461a      	mov	r2, r3
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2b03      	cmp	r3, #3
 8005b5c:	d909      	bls.n	8005b72 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005b66:	f023 0303 	bic.w	r3, r3, #3
 8005b6a:	1d1a      	adds	r2, r3, #4
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	659a      	str	r2, [r3, #88]	; 0x58
 8005b70:	e007      	b.n	8005b82 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005b7a:	f023 0303 	bic.w	r3, r3, #3
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3714      	adds	r7, #20
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr
 8005b92:	bf00      	nop
 8005b94:	aaaaaaab 	.word	0xaaaaaaab
 8005b98:	08010040 	.word	0x08010040

08005b9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b085      	sub	sp, #20
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	699b      	ldr	r3, [r3, #24]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d11f      	bne.n	8005bf6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2b03      	cmp	r3, #3
 8005bba:	d856      	bhi.n	8005c6a <DMA_CheckFifoParam+0xce>
 8005bbc:	a201      	add	r2, pc, #4	; (adr r2, 8005bc4 <DMA_CheckFifoParam+0x28>)
 8005bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bc2:	bf00      	nop
 8005bc4:	08005bd5 	.word	0x08005bd5
 8005bc8:	08005be7 	.word	0x08005be7
 8005bcc:	08005bd5 	.word	0x08005bd5
 8005bd0:	08005c6b 	.word	0x08005c6b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d046      	beq.n	8005c6e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005be4:	e043      	b.n	8005c6e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005bee:	d140      	bne.n	8005c72 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bf4:	e03d      	b.n	8005c72 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	699b      	ldr	r3, [r3, #24]
 8005bfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bfe:	d121      	bne.n	8005c44 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	2b03      	cmp	r3, #3
 8005c04:	d837      	bhi.n	8005c76 <DMA_CheckFifoParam+0xda>
 8005c06:	a201      	add	r2, pc, #4	; (adr r2, 8005c0c <DMA_CheckFifoParam+0x70>)
 8005c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c0c:	08005c1d 	.word	0x08005c1d
 8005c10:	08005c23 	.word	0x08005c23
 8005c14:	08005c1d 	.word	0x08005c1d
 8005c18:	08005c35 	.word	0x08005c35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	73fb      	strb	r3, [r7, #15]
      break;
 8005c20:	e030      	b.n	8005c84 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d025      	beq.n	8005c7a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c32:	e022      	b.n	8005c7a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c38:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005c3c:	d11f      	bne.n	8005c7e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005c42:	e01c      	b.n	8005c7e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d903      	bls.n	8005c52 <DMA_CheckFifoParam+0xb6>
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	2b03      	cmp	r3, #3
 8005c4e:	d003      	beq.n	8005c58 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005c50:	e018      	b.n	8005c84 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	73fb      	strb	r3, [r7, #15]
      break;
 8005c56:	e015      	b.n	8005c84 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d00e      	beq.n	8005c82 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	73fb      	strb	r3, [r7, #15]
      break;
 8005c68:	e00b      	b.n	8005c82 <DMA_CheckFifoParam+0xe6>
      break;
 8005c6a:	bf00      	nop
 8005c6c:	e00a      	b.n	8005c84 <DMA_CheckFifoParam+0xe8>
      break;
 8005c6e:	bf00      	nop
 8005c70:	e008      	b.n	8005c84 <DMA_CheckFifoParam+0xe8>
      break;
 8005c72:	bf00      	nop
 8005c74:	e006      	b.n	8005c84 <DMA_CheckFifoParam+0xe8>
      break;
 8005c76:	bf00      	nop
 8005c78:	e004      	b.n	8005c84 <DMA_CheckFifoParam+0xe8>
      break;
 8005c7a:	bf00      	nop
 8005c7c:	e002      	b.n	8005c84 <DMA_CheckFifoParam+0xe8>
      break;   
 8005c7e:	bf00      	nop
 8005c80:	e000      	b.n	8005c84 <DMA_CheckFifoParam+0xe8>
      break;
 8005c82:	bf00      	nop
    }
  } 
  
  return status; 
 8005c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3714      	adds	r7, #20
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr
 8005c92:	bf00      	nop

08005c94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b089      	sub	sp, #36	; 0x24
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005caa:	2300      	movs	r3, #0
 8005cac:	61fb      	str	r3, [r7, #28]
 8005cae:	e16b      	b.n	8005f88 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	f040 815a 	bne.w	8005f82 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	f003 0303 	and.w	r3, r3, #3
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d005      	beq.n	8005ce6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d130      	bne.n	8005d48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	005b      	lsls	r3, r3, #1
 8005cf0:	2203      	movs	r2, #3
 8005cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf6:	43db      	mvns	r3, r3
 8005cf8:	69ba      	ldr	r2, [r7, #24]
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	68da      	ldr	r2, [r3, #12]
 8005d02:	69fb      	ldr	r3, [r7, #28]
 8005d04:	005b      	lsls	r3, r3, #1
 8005d06:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0a:	69ba      	ldr	r2, [r7, #24]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	69ba      	ldr	r2, [r7, #24]
 8005d14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	fa02 f303 	lsl.w	r3, r2, r3
 8005d24:	43db      	mvns	r3, r3
 8005d26:	69ba      	ldr	r2, [r7, #24]
 8005d28:	4013      	ands	r3, r2
 8005d2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	091b      	lsrs	r3, r3, #4
 8005d32:	f003 0201 	and.w	r2, r3, #1
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	fa02 f303 	lsl.w	r3, r2, r3
 8005d3c:	69ba      	ldr	r2, [r7, #24]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	69ba      	ldr	r2, [r7, #24]
 8005d46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	f003 0303 	and.w	r3, r3, #3
 8005d50:	2b03      	cmp	r3, #3
 8005d52:	d017      	beq.n	8005d84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005d5a:	69fb      	ldr	r3, [r7, #28]
 8005d5c:	005b      	lsls	r3, r3, #1
 8005d5e:	2203      	movs	r2, #3
 8005d60:	fa02 f303 	lsl.w	r3, r2, r3
 8005d64:	43db      	mvns	r3, r3
 8005d66:	69ba      	ldr	r2, [r7, #24]
 8005d68:	4013      	ands	r3, r2
 8005d6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	689a      	ldr	r2, [r3, #8]
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	005b      	lsls	r3, r3, #1
 8005d74:	fa02 f303 	lsl.w	r3, r2, r3
 8005d78:	69ba      	ldr	r2, [r7, #24]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	69ba      	ldr	r2, [r7, #24]
 8005d82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	f003 0303 	and.w	r3, r3, #3
 8005d8c:	2b02      	cmp	r3, #2
 8005d8e:	d123      	bne.n	8005dd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	08da      	lsrs	r2, r3, #3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	3208      	adds	r2, #8
 8005d98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	f003 0307 	and.w	r3, r3, #7
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	220f      	movs	r2, #15
 8005da8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dac:	43db      	mvns	r3, r3
 8005dae:	69ba      	ldr	r2, [r7, #24]
 8005db0:	4013      	ands	r3, r2
 8005db2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	691a      	ldr	r2, [r3, #16]
 8005db8:	69fb      	ldr	r3, [r7, #28]
 8005dba:	f003 0307 	and.w	r3, r3, #7
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc4:	69ba      	ldr	r2, [r7, #24]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	08da      	lsrs	r2, r3, #3
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	3208      	adds	r2, #8
 8005dd2:	69b9      	ldr	r1, [r7, #24]
 8005dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005dde:	69fb      	ldr	r3, [r7, #28]
 8005de0:	005b      	lsls	r3, r3, #1
 8005de2:	2203      	movs	r2, #3
 8005de4:	fa02 f303 	lsl.w	r3, r2, r3
 8005de8:	43db      	mvns	r3, r3
 8005dea:	69ba      	ldr	r2, [r7, #24]
 8005dec:	4013      	ands	r3, r2
 8005dee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	f003 0203 	and.w	r2, r3, #3
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	005b      	lsls	r3, r3, #1
 8005dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005e00:	69ba      	ldr	r2, [r7, #24]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	69ba      	ldr	r2, [r7, #24]
 8005e0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	f000 80b4 	beq.w	8005f82 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	60fb      	str	r3, [r7, #12]
 8005e1e:	4b60      	ldr	r3, [pc, #384]	; (8005fa0 <HAL_GPIO_Init+0x30c>)
 8005e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e22:	4a5f      	ldr	r2, [pc, #380]	; (8005fa0 <HAL_GPIO_Init+0x30c>)
 8005e24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e28:	6453      	str	r3, [r2, #68]	; 0x44
 8005e2a:	4b5d      	ldr	r3, [pc, #372]	; (8005fa0 <HAL_GPIO_Init+0x30c>)
 8005e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e32:	60fb      	str	r3, [r7, #12]
 8005e34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005e36:	4a5b      	ldr	r2, [pc, #364]	; (8005fa4 <HAL_GPIO_Init+0x310>)
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	089b      	lsrs	r3, r3, #2
 8005e3c:	3302      	adds	r3, #2
 8005e3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	f003 0303 	and.w	r3, r3, #3
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	220f      	movs	r2, #15
 8005e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e52:	43db      	mvns	r3, r3
 8005e54:	69ba      	ldr	r2, [r7, #24]
 8005e56:	4013      	ands	r3, r2
 8005e58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a52      	ldr	r2, [pc, #328]	; (8005fa8 <HAL_GPIO_Init+0x314>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d02b      	beq.n	8005eba <HAL_GPIO_Init+0x226>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a51      	ldr	r2, [pc, #324]	; (8005fac <HAL_GPIO_Init+0x318>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d025      	beq.n	8005eb6 <HAL_GPIO_Init+0x222>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a50      	ldr	r2, [pc, #320]	; (8005fb0 <HAL_GPIO_Init+0x31c>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d01f      	beq.n	8005eb2 <HAL_GPIO_Init+0x21e>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a4f      	ldr	r2, [pc, #316]	; (8005fb4 <HAL_GPIO_Init+0x320>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d019      	beq.n	8005eae <HAL_GPIO_Init+0x21a>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a4e      	ldr	r2, [pc, #312]	; (8005fb8 <HAL_GPIO_Init+0x324>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d013      	beq.n	8005eaa <HAL_GPIO_Init+0x216>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a4d      	ldr	r2, [pc, #308]	; (8005fbc <HAL_GPIO_Init+0x328>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d00d      	beq.n	8005ea6 <HAL_GPIO_Init+0x212>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a4c      	ldr	r2, [pc, #304]	; (8005fc0 <HAL_GPIO_Init+0x32c>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d007      	beq.n	8005ea2 <HAL_GPIO_Init+0x20e>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a4b      	ldr	r2, [pc, #300]	; (8005fc4 <HAL_GPIO_Init+0x330>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d101      	bne.n	8005e9e <HAL_GPIO_Init+0x20a>
 8005e9a:	2307      	movs	r3, #7
 8005e9c:	e00e      	b.n	8005ebc <HAL_GPIO_Init+0x228>
 8005e9e:	2308      	movs	r3, #8
 8005ea0:	e00c      	b.n	8005ebc <HAL_GPIO_Init+0x228>
 8005ea2:	2306      	movs	r3, #6
 8005ea4:	e00a      	b.n	8005ebc <HAL_GPIO_Init+0x228>
 8005ea6:	2305      	movs	r3, #5
 8005ea8:	e008      	b.n	8005ebc <HAL_GPIO_Init+0x228>
 8005eaa:	2304      	movs	r3, #4
 8005eac:	e006      	b.n	8005ebc <HAL_GPIO_Init+0x228>
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e004      	b.n	8005ebc <HAL_GPIO_Init+0x228>
 8005eb2:	2302      	movs	r3, #2
 8005eb4:	e002      	b.n	8005ebc <HAL_GPIO_Init+0x228>
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e000      	b.n	8005ebc <HAL_GPIO_Init+0x228>
 8005eba:	2300      	movs	r3, #0
 8005ebc:	69fa      	ldr	r2, [r7, #28]
 8005ebe:	f002 0203 	and.w	r2, r2, #3
 8005ec2:	0092      	lsls	r2, r2, #2
 8005ec4:	4093      	lsls	r3, r2
 8005ec6:	69ba      	ldr	r2, [r7, #24]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005ecc:	4935      	ldr	r1, [pc, #212]	; (8005fa4 <HAL_GPIO_Init+0x310>)
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	089b      	lsrs	r3, r3, #2
 8005ed2:	3302      	adds	r3, #2
 8005ed4:	69ba      	ldr	r2, [r7, #24]
 8005ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005eda:	4b3b      	ldr	r3, [pc, #236]	; (8005fc8 <HAL_GPIO_Init+0x334>)
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	43db      	mvns	r3, r3
 8005ee4:	69ba      	ldr	r2, [r7, #24]
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d003      	beq.n	8005efe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005ef6:	69ba      	ldr	r2, [r7, #24]
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	4313      	orrs	r3, r2
 8005efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005efe:	4a32      	ldr	r2, [pc, #200]	; (8005fc8 <HAL_GPIO_Init+0x334>)
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005f04:	4b30      	ldr	r3, [pc, #192]	; (8005fc8 <HAL_GPIO_Init+0x334>)
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	43db      	mvns	r3, r3
 8005f0e:	69ba      	ldr	r2, [r7, #24]
 8005f10:	4013      	ands	r3, r2
 8005f12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d003      	beq.n	8005f28 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005f20:	69ba      	ldr	r2, [r7, #24]
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005f28:	4a27      	ldr	r2, [pc, #156]	; (8005fc8 <HAL_GPIO_Init+0x334>)
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005f2e:	4b26      	ldr	r3, [pc, #152]	; (8005fc8 <HAL_GPIO_Init+0x334>)
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	43db      	mvns	r3, r3
 8005f38:	69ba      	ldr	r2, [r7, #24]
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d003      	beq.n	8005f52 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005f4a:	69ba      	ldr	r2, [r7, #24]
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005f52:	4a1d      	ldr	r2, [pc, #116]	; (8005fc8 <HAL_GPIO_Init+0x334>)
 8005f54:	69bb      	ldr	r3, [r7, #24]
 8005f56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005f58:	4b1b      	ldr	r3, [pc, #108]	; (8005fc8 <HAL_GPIO_Init+0x334>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	43db      	mvns	r3, r3
 8005f62:	69ba      	ldr	r2, [r7, #24]
 8005f64:	4013      	ands	r3, r2
 8005f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d003      	beq.n	8005f7c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005f74:	69ba      	ldr	r2, [r7, #24]
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005f7c:	4a12      	ldr	r2, [pc, #72]	; (8005fc8 <HAL_GPIO_Init+0x334>)
 8005f7e:	69bb      	ldr	r3, [r7, #24]
 8005f80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	3301      	adds	r3, #1
 8005f86:	61fb      	str	r3, [r7, #28]
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	2b0f      	cmp	r3, #15
 8005f8c:	f67f ae90 	bls.w	8005cb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005f90:	bf00      	nop
 8005f92:	bf00      	nop
 8005f94:	3724      	adds	r7, #36	; 0x24
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr
 8005f9e:	bf00      	nop
 8005fa0:	40023800 	.word	0x40023800
 8005fa4:	40013800 	.word	0x40013800
 8005fa8:	40020000 	.word	0x40020000
 8005fac:	40020400 	.word	0x40020400
 8005fb0:	40020800 	.word	0x40020800
 8005fb4:	40020c00 	.word	0x40020c00
 8005fb8:	40021000 	.word	0x40021000
 8005fbc:	40021400 	.word	0x40021400
 8005fc0:	40021800 	.word	0x40021800
 8005fc4:	40021c00 	.word	0x40021c00
 8005fc8:	40013c00 	.word	0x40013c00

08005fcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	460b      	mov	r3, r1
 8005fd6:	807b      	strh	r3, [r7, #2]
 8005fd8:	4613      	mov	r3, r2
 8005fda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005fdc:	787b      	ldrb	r3, [r7, #1]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d003      	beq.n	8005fea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005fe2:	887a      	ldrh	r2, [r7, #2]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005fe8:	e003      	b.n	8005ff2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005fea:	887b      	ldrh	r3, [r7, #2]
 8005fec:	041a      	lsls	r2, r3, #16
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	619a      	str	r2, [r3, #24]
}
 8005ff2:	bf00      	nop
 8005ff4:	370c      	adds	r7, #12
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr
	...

08006000 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e12b      	b.n	800626a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006018:	b2db      	uxtb	r3, r3
 800601a:	2b00      	cmp	r3, #0
 800601c:	d106      	bne.n	800602c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f7fd fd58 	bl	8003adc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2224      	movs	r2, #36	; 0x24
 8006030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f022 0201 	bic.w	r2, r2, #1
 8006042:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006052:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006062:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006064:	f000 fd80 	bl	8006b68 <HAL_RCC_GetPCLK1Freq>
 8006068:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	4a81      	ldr	r2, [pc, #516]	; (8006274 <HAL_I2C_Init+0x274>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d807      	bhi.n	8006084 <HAL_I2C_Init+0x84>
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	4a80      	ldr	r2, [pc, #512]	; (8006278 <HAL_I2C_Init+0x278>)
 8006078:	4293      	cmp	r3, r2
 800607a:	bf94      	ite	ls
 800607c:	2301      	movls	r3, #1
 800607e:	2300      	movhi	r3, #0
 8006080:	b2db      	uxtb	r3, r3
 8006082:	e006      	b.n	8006092 <HAL_I2C_Init+0x92>
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	4a7d      	ldr	r2, [pc, #500]	; (800627c <HAL_I2C_Init+0x27c>)
 8006088:	4293      	cmp	r3, r2
 800608a:	bf94      	ite	ls
 800608c:	2301      	movls	r3, #1
 800608e:	2300      	movhi	r3, #0
 8006090:	b2db      	uxtb	r3, r3
 8006092:	2b00      	cmp	r3, #0
 8006094:	d001      	beq.n	800609a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e0e7      	b.n	800626a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	4a78      	ldr	r2, [pc, #480]	; (8006280 <HAL_I2C_Init+0x280>)
 800609e:	fba2 2303 	umull	r2, r3, r2, r3
 80060a2:	0c9b      	lsrs	r3, r3, #18
 80060a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68ba      	ldr	r2, [r7, #8]
 80060b6:	430a      	orrs	r2, r1
 80060b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	6a1b      	ldr	r3, [r3, #32]
 80060c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	4a6a      	ldr	r2, [pc, #424]	; (8006274 <HAL_I2C_Init+0x274>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d802      	bhi.n	80060d4 <HAL_I2C_Init+0xd4>
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	3301      	adds	r3, #1
 80060d2:	e009      	b.n	80060e8 <HAL_I2C_Init+0xe8>
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80060da:	fb02 f303 	mul.w	r3, r2, r3
 80060de:	4a69      	ldr	r2, [pc, #420]	; (8006284 <HAL_I2C_Init+0x284>)
 80060e0:	fba2 2303 	umull	r2, r3, r2, r3
 80060e4:	099b      	lsrs	r3, r3, #6
 80060e6:	3301      	adds	r3, #1
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	6812      	ldr	r2, [r2, #0]
 80060ec:	430b      	orrs	r3, r1
 80060ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	69db      	ldr	r3, [r3, #28]
 80060f6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80060fa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	495c      	ldr	r1, [pc, #368]	; (8006274 <HAL_I2C_Init+0x274>)
 8006104:	428b      	cmp	r3, r1
 8006106:	d819      	bhi.n	800613c <HAL_I2C_Init+0x13c>
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	1e59      	subs	r1, r3, #1
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	005b      	lsls	r3, r3, #1
 8006112:	fbb1 f3f3 	udiv	r3, r1, r3
 8006116:	1c59      	adds	r1, r3, #1
 8006118:	f640 73fc 	movw	r3, #4092	; 0xffc
 800611c:	400b      	ands	r3, r1
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00a      	beq.n	8006138 <HAL_I2C_Init+0x138>
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	1e59      	subs	r1, r3, #1
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	005b      	lsls	r3, r3, #1
 800612c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006130:	3301      	adds	r3, #1
 8006132:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006136:	e051      	b.n	80061dc <HAL_I2C_Init+0x1dc>
 8006138:	2304      	movs	r3, #4
 800613a:	e04f      	b.n	80061dc <HAL_I2C_Init+0x1dc>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d111      	bne.n	8006168 <HAL_I2C_Init+0x168>
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	1e58      	subs	r0, r3, #1
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6859      	ldr	r1, [r3, #4]
 800614c:	460b      	mov	r3, r1
 800614e:	005b      	lsls	r3, r3, #1
 8006150:	440b      	add	r3, r1
 8006152:	fbb0 f3f3 	udiv	r3, r0, r3
 8006156:	3301      	adds	r3, #1
 8006158:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800615c:	2b00      	cmp	r3, #0
 800615e:	bf0c      	ite	eq
 8006160:	2301      	moveq	r3, #1
 8006162:	2300      	movne	r3, #0
 8006164:	b2db      	uxtb	r3, r3
 8006166:	e012      	b.n	800618e <HAL_I2C_Init+0x18e>
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	1e58      	subs	r0, r3, #1
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6859      	ldr	r1, [r3, #4]
 8006170:	460b      	mov	r3, r1
 8006172:	009b      	lsls	r3, r3, #2
 8006174:	440b      	add	r3, r1
 8006176:	0099      	lsls	r1, r3, #2
 8006178:	440b      	add	r3, r1
 800617a:	fbb0 f3f3 	udiv	r3, r0, r3
 800617e:	3301      	adds	r3, #1
 8006180:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006184:	2b00      	cmp	r3, #0
 8006186:	bf0c      	ite	eq
 8006188:	2301      	moveq	r3, #1
 800618a:	2300      	movne	r3, #0
 800618c:	b2db      	uxtb	r3, r3
 800618e:	2b00      	cmp	r3, #0
 8006190:	d001      	beq.n	8006196 <HAL_I2C_Init+0x196>
 8006192:	2301      	movs	r3, #1
 8006194:	e022      	b.n	80061dc <HAL_I2C_Init+0x1dc>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d10e      	bne.n	80061bc <HAL_I2C_Init+0x1bc>
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	1e58      	subs	r0, r3, #1
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6859      	ldr	r1, [r3, #4]
 80061a6:	460b      	mov	r3, r1
 80061a8:	005b      	lsls	r3, r3, #1
 80061aa:	440b      	add	r3, r1
 80061ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80061b0:	3301      	adds	r3, #1
 80061b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061ba:	e00f      	b.n	80061dc <HAL_I2C_Init+0x1dc>
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	1e58      	subs	r0, r3, #1
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6859      	ldr	r1, [r3, #4]
 80061c4:	460b      	mov	r3, r1
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	440b      	add	r3, r1
 80061ca:	0099      	lsls	r1, r3, #2
 80061cc:	440b      	add	r3, r1
 80061ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80061d2:	3301      	adds	r3, #1
 80061d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80061dc:	6879      	ldr	r1, [r7, #4]
 80061de:	6809      	ldr	r1, [r1, #0]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	69da      	ldr	r2, [r3, #28]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6a1b      	ldr	r3, [r3, #32]
 80061f6:	431a      	orrs	r2, r3
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	430a      	orrs	r2, r1
 80061fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800620a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	6911      	ldr	r1, [r2, #16]
 8006212:	687a      	ldr	r2, [r7, #4]
 8006214:	68d2      	ldr	r2, [r2, #12]
 8006216:	4311      	orrs	r1, r2
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	6812      	ldr	r2, [r2, #0]
 800621c:	430b      	orrs	r3, r1
 800621e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	695a      	ldr	r2, [r3, #20]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	699b      	ldr	r3, [r3, #24]
 8006232:	431a      	orrs	r2, r3
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	430a      	orrs	r2, r1
 800623a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f042 0201 	orr.w	r2, r2, #1
 800624a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2220      	movs	r2, #32
 8006256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2200      	movs	r2, #0
 800625e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3710      	adds	r7, #16
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	000186a0 	.word	0x000186a0
 8006278:	001e847f 	.word	0x001e847f
 800627c:	003d08ff 	.word	0x003d08ff
 8006280:	431bde83 	.word	0x431bde83
 8006284:	10624dd3 	.word	0x10624dd3

08006288 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b086      	sub	sp, #24
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d101      	bne.n	800629a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e267      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d075      	beq.n	8006392 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80062a6:	4b88      	ldr	r3, [pc, #544]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	f003 030c 	and.w	r3, r3, #12
 80062ae:	2b04      	cmp	r3, #4
 80062b0:	d00c      	beq.n	80062cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062b2:	4b85      	ldr	r3, [pc, #532]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80062ba:	2b08      	cmp	r3, #8
 80062bc:	d112      	bne.n	80062e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062be:	4b82      	ldr	r3, [pc, #520]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80062ca:	d10b      	bne.n	80062e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062cc:	4b7e      	ldr	r3, [pc, #504]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d05b      	beq.n	8006390 <HAL_RCC_OscConfig+0x108>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d157      	bne.n	8006390 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e242      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062ec:	d106      	bne.n	80062fc <HAL_RCC_OscConfig+0x74>
 80062ee:	4b76      	ldr	r3, [pc, #472]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a75      	ldr	r2, [pc, #468]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 80062f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062f8:	6013      	str	r3, [r2, #0]
 80062fa:	e01d      	b.n	8006338 <HAL_RCC_OscConfig+0xb0>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006304:	d10c      	bne.n	8006320 <HAL_RCC_OscConfig+0x98>
 8006306:	4b70      	ldr	r3, [pc, #448]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a6f      	ldr	r2, [pc, #444]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 800630c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006310:	6013      	str	r3, [r2, #0]
 8006312:	4b6d      	ldr	r3, [pc, #436]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a6c      	ldr	r2, [pc, #432]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 8006318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800631c:	6013      	str	r3, [r2, #0]
 800631e:	e00b      	b.n	8006338 <HAL_RCC_OscConfig+0xb0>
 8006320:	4b69      	ldr	r3, [pc, #420]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a68      	ldr	r2, [pc, #416]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 8006326:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800632a:	6013      	str	r3, [r2, #0]
 800632c:	4b66      	ldr	r3, [pc, #408]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a65      	ldr	r2, [pc, #404]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 8006332:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006336:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d013      	beq.n	8006368 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006340:	f7fe ff48 	bl	80051d4 <HAL_GetTick>
 8006344:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006346:	e008      	b.n	800635a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006348:	f7fe ff44 	bl	80051d4 <HAL_GetTick>
 800634c:	4602      	mov	r2, r0
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	2b64      	cmp	r3, #100	; 0x64
 8006354:	d901      	bls.n	800635a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e207      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800635a:	4b5b      	ldr	r3, [pc, #364]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d0f0      	beq.n	8006348 <HAL_RCC_OscConfig+0xc0>
 8006366:	e014      	b.n	8006392 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006368:	f7fe ff34 	bl	80051d4 <HAL_GetTick>
 800636c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800636e:	e008      	b.n	8006382 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006370:	f7fe ff30 	bl	80051d4 <HAL_GetTick>
 8006374:	4602      	mov	r2, r0
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	1ad3      	subs	r3, r2, r3
 800637a:	2b64      	cmp	r3, #100	; 0x64
 800637c:	d901      	bls.n	8006382 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e1f3      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006382:	4b51      	ldr	r3, [pc, #324]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d1f0      	bne.n	8006370 <HAL_RCC_OscConfig+0xe8>
 800638e:	e000      	b.n	8006392 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006390:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 0302 	and.w	r3, r3, #2
 800639a:	2b00      	cmp	r3, #0
 800639c:	d063      	beq.n	8006466 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800639e:	4b4a      	ldr	r3, [pc, #296]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	f003 030c 	and.w	r3, r3, #12
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00b      	beq.n	80063c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063aa:	4b47      	ldr	r3, [pc, #284]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80063b2:	2b08      	cmp	r3, #8
 80063b4:	d11c      	bne.n	80063f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063b6:	4b44      	ldr	r3, [pc, #272]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d116      	bne.n	80063f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063c2:	4b41      	ldr	r3, [pc, #260]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0302 	and.w	r3, r3, #2
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d005      	beq.n	80063da <HAL_RCC_OscConfig+0x152>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d001      	beq.n	80063da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e1c7      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063da:	4b3b      	ldr	r3, [pc, #236]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	00db      	lsls	r3, r3, #3
 80063e8:	4937      	ldr	r1, [pc, #220]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063ee:	e03a      	b.n	8006466 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d020      	beq.n	800643a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063f8:	4b34      	ldr	r3, [pc, #208]	; (80064cc <HAL_RCC_OscConfig+0x244>)
 80063fa:	2201      	movs	r2, #1
 80063fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063fe:	f7fe fee9 	bl	80051d4 <HAL_GetTick>
 8006402:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006404:	e008      	b.n	8006418 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006406:	f7fe fee5 	bl	80051d4 <HAL_GetTick>
 800640a:	4602      	mov	r2, r0
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	1ad3      	subs	r3, r2, r3
 8006410:	2b02      	cmp	r3, #2
 8006412:	d901      	bls.n	8006418 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006414:	2303      	movs	r3, #3
 8006416:	e1a8      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006418:	4b2b      	ldr	r3, [pc, #172]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0302 	and.w	r3, r3, #2
 8006420:	2b00      	cmp	r3, #0
 8006422:	d0f0      	beq.n	8006406 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006424:	4b28      	ldr	r3, [pc, #160]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	691b      	ldr	r3, [r3, #16]
 8006430:	00db      	lsls	r3, r3, #3
 8006432:	4925      	ldr	r1, [pc, #148]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 8006434:	4313      	orrs	r3, r2
 8006436:	600b      	str	r3, [r1, #0]
 8006438:	e015      	b.n	8006466 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800643a:	4b24      	ldr	r3, [pc, #144]	; (80064cc <HAL_RCC_OscConfig+0x244>)
 800643c:	2200      	movs	r2, #0
 800643e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006440:	f7fe fec8 	bl	80051d4 <HAL_GetTick>
 8006444:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006446:	e008      	b.n	800645a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006448:	f7fe fec4 	bl	80051d4 <HAL_GetTick>
 800644c:	4602      	mov	r2, r0
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	2b02      	cmp	r3, #2
 8006454:	d901      	bls.n	800645a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006456:	2303      	movs	r3, #3
 8006458:	e187      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800645a:	4b1b      	ldr	r3, [pc, #108]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0302 	and.w	r3, r3, #2
 8006462:	2b00      	cmp	r3, #0
 8006464:	d1f0      	bne.n	8006448 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f003 0308 	and.w	r3, r3, #8
 800646e:	2b00      	cmp	r3, #0
 8006470:	d036      	beq.n	80064e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d016      	beq.n	80064a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800647a:	4b15      	ldr	r3, [pc, #84]	; (80064d0 <HAL_RCC_OscConfig+0x248>)
 800647c:	2201      	movs	r2, #1
 800647e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006480:	f7fe fea8 	bl	80051d4 <HAL_GetTick>
 8006484:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006486:	e008      	b.n	800649a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006488:	f7fe fea4 	bl	80051d4 <HAL_GetTick>
 800648c:	4602      	mov	r2, r0
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	2b02      	cmp	r3, #2
 8006494:	d901      	bls.n	800649a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e167      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800649a:	4b0b      	ldr	r3, [pc, #44]	; (80064c8 <HAL_RCC_OscConfig+0x240>)
 800649c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d0f0      	beq.n	8006488 <HAL_RCC_OscConfig+0x200>
 80064a6:	e01b      	b.n	80064e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064a8:	4b09      	ldr	r3, [pc, #36]	; (80064d0 <HAL_RCC_OscConfig+0x248>)
 80064aa:	2200      	movs	r2, #0
 80064ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064ae:	f7fe fe91 	bl	80051d4 <HAL_GetTick>
 80064b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064b4:	e00e      	b.n	80064d4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80064b6:	f7fe fe8d 	bl	80051d4 <HAL_GetTick>
 80064ba:	4602      	mov	r2, r0
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	1ad3      	subs	r3, r2, r3
 80064c0:	2b02      	cmp	r3, #2
 80064c2:	d907      	bls.n	80064d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80064c4:	2303      	movs	r3, #3
 80064c6:	e150      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
 80064c8:	40023800 	.word	0x40023800
 80064cc:	42470000 	.word	0x42470000
 80064d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064d4:	4b88      	ldr	r3, [pc, #544]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 80064d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064d8:	f003 0302 	and.w	r3, r3, #2
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1ea      	bne.n	80064b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f003 0304 	and.w	r3, r3, #4
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	f000 8097 	beq.w	800661c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064ee:	2300      	movs	r3, #0
 80064f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064f2:	4b81      	ldr	r3, [pc, #516]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 80064f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d10f      	bne.n	800651e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064fe:	2300      	movs	r3, #0
 8006500:	60bb      	str	r3, [r7, #8]
 8006502:	4b7d      	ldr	r3, [pc, #500]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 8006504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006506:	4a7c      	ldr	r2, [pc, #496]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 8006508:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800650c:	6413      	str	r3, [r2, #64]	; 0x40
 800650e:	4b7a      	ldr	r3, [pc, #488]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 8006510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006516:	60bb      	str	r3, [r7, #8]
 8006518:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800651a:	2301      	movs	r3, #1
 800651c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800651e:	4b77      	ldr	r3, [pc, #476]	; (80066fc <HAL_RCC_OscConfig+0x474>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006526:	2b00      	cmp	r3, #0
 8006528:	d118      	bne.n	800655c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800652a:	4b74      	ldr	r3, [pc, #464]	; (80066fc <HAL_RCC_OscConfig+0x474>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a73      	ldr	r2, [pc, #460]	; (80066fc <HAL_RCC_OscConfig+0x474>)
 8006530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006534:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006536:	f7fe fe4d 	bl	80051d4 <HAL_GetTick>
 800653a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800653c:	e008      	b.n	8006550 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800653e:	f7fe fe49 	bl	80051d4 <HAL_GetTick>
 8006542:	4602      	mov	r2, r0
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	1ad3      	subs	r3, r2, r3
 8006548:	2b02      	cmp	r3, #2
 800654a:	d901      	bls.n	8006550 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800654c:	2303      	movs	r3, #3
 800654e:	e10c      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006550:	4b6a      	ldr	r3, [pc, #424]	; (80066fc <HAL_RCC_OscConfig+0x474>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006558:	2b00      	cmp	r3, #0
 800655a:	d0f0      	beq.n	800653e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	2b01      	cmp	r3, #1
 8006562:	d106      	bne.n	8006572 <HAL_RCC_OscConfig+0x2ea>
 8006564:	4b64      	ldr	r3, [pc, #400]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 8006566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006568:	4a63      	ldr	r2, [pc, #396]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 800656a:	f043 0301 	orr.w	r3, r3, #1
 800656e:	6713      	str	r3, [r2, #112]	; 0x70
 8006570:	e01c      	b.n	80065ac <HAL_RCC_OscConfig+0x324>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	2b05      	cmp	r3, #5
 8006578:	d10c      	bne.n	8006594 <HAL_RCC_OscConfig+0x30c>
 800657a:	4b5f      	ldr	r3, [pc, #380]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 800657c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800657e:	4a5e      	ldr	r2, [pc, #376]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 8006580:	f043 0304 	orr.w	r3, r3, #4
 8006584:	6713      	str	r3, [r2, #112]	; 0x70
 8006586:	4b5c      	ldr	r3, [pc, #368]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 8006588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800658a:	4a5b      	ldr	r2, [pc, #364]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 800658c:	f043 0301 	orr.w	r3, r3, #1
 8006590:	6713      	str	r3, [r2, #112]	; 0x70
 8006592:	e00b      	b.n	80065ac <HAL_RCC_OscConfig+0x324>
 8006594:	4b58      	ldr	r3, [pc, #352]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 8006596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006598:	4a57      	ldr	r2, [pc, #348]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 800659a:	f023 0301 	bic.w	r3, r3, #1
 800659e:	6713      	str	r3, [r2, #112]	; 0x70
 80065a0:	4b55      	ldr	r3, [pc, #340]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 80065a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065a4:	4a54      	ldr	r2, [pc, #336]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 80065a6:	f023 0304 	bic.w	r3, r3, #4
 80065aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d015      	beq.n	80065e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065b4:	f7fe fe0e 	bl	80051d4 <HAL_GetTick>
 80065b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065ba:	e00a      	b.n	80065d2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065bc:	f7fe fe0a 	bl	80051d4 <HAL_GetTick>
 80065c0:	4602      	mov	r2, r0
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d901      	bls.n	80065d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80065ce:	2303      	movs	r3, #3
 80065d0:	e0cb      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065d2:	4b49      	ldr	r3, [pc, #292]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 80065d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065d6:	f003 0302 	and.w	r3, r3, #2
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d0ee      	beq.n	80065bc <HAL_RCC_OscConfig+0x334>
 80065de:	e014      	b.n	800660a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065e0:	f7fe fdf8 	bl	80051d4 <HAL_GetTick>
 80065e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065e6:	e00a      	b.n	80065fe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065e8:	f7fe fdf4 	bl	80051d4 <HAL_GetTick>
 80065ec:	4602      	mov	r2, r0
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d901      	bls.n	80065fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80065fa:	2303      	movs	r3, #3
 80065fc:	e0b5      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065fe:	4b3e      	ldr	r3, [pc, #248]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 8006600:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006602:	f003 0302 	and.w	r3, r3, #2
 8006606:	2b00      	cmp	r3, #0
 8006608:	d1ee      	bne.n	80065e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800660a:	7dfb      	ldrb	r3, [r7, #23]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d105      	bne.n	800661c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006610:	4b39      	ldr	r3, [pc, #228]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 8006612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006614:	4a38      	ldr	r2, [pc, #224]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 8006616:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800661a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	699b      	ldr	r3, [r3, #24]
 8006620:	2b00      	cmp	r3, #0
 8006622:	f000 80a1 	beq.w	8006768 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006626:	4b34      	ldr	r3, [pc, #208]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	f003 030c 	and.w	r3, r3, #12
 800662e:	2b08      	cmp	r3, #8
 8006630:	d05c      	beq.n	80066ec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	699b      	ldr	r3, [r3, #24]
 8006636:	2b02      	cmp	r3, #2
 8006638:	d141      	bne.n	80066be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800663a:	4b31      	ldr	r3, [pc, #196]	; (8006700 <HAL_RCC_OscConfig+0x478>)
 800663c:	2200      	movs	r2, #0
 800663e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006640:	f7fe fdc8 	bl	80051d4 <HAL_GetTick>
 8006644:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006646:	e008      	b.n	800665a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006648:	f7fe fdc4 	bl	80051d4 <HAL_GetTick>
 800664c:	4602      	mov	r2, r0
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	1ad3      	subs	r3, r2, r3
 8006652:	2b02      	cmp	r3, #2
 8006654:	d901      	bls.n	800665a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006656:	2303      	movs	r3, #3
 8006658:	e087      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800665a:	4b27      	ldr	r3, [pc, #156]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1f0      	bne.n	8006648 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	69da      	ldr	r2, [r3, #28]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6a1b      	ldr	r3, [r3, #32]
 800666e:	431a      	orrs	r2, r3
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006674:	019b      	lsls	r3, r3, #6
 8006676:	431a      	orrs	r2, r3
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800667c:	085b      	lsrs	r3, r3, #1
 800667e:	3b01      	subs	r3, #1
 8006680:	041b      	lsls	r3, r3, #16
 8006682:	431a      	orrs	r2, r3
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006688:	061b      	lsls	r3, r3, #24
 800668a:	491b      	ldr	r1, [pc, #108]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 800668c:	4313      	orrs	r3, r2
 800668e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006690:	4b1b      	ldr	r3, [pc, #108]	; (8006700 <HAL_RCC_OscConfig+0x478>)
 8006692:	2201      	movs	r2, #1
 8006694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006696:	f7fe fd9d 	bl	80051d4 <HAL_GetTick>
 800669a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800669c:	e008      	b.n	80066b0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800669e:	f7fe fd99 	bl	80051d4 <HAL_GetTick>
 80066a2:	4602      	mov	r2, r0
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d901      	bls.n	80066b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80066ac:	2303      	movs	r3, #3
 80066ae:	e05c      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066b0:	4b11      	ldr	r3, [pc, #68]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d0f0      	beq.n	800669e <HAL_RCC_OscConfig+0x416>
 80066bc:	e054      	b.n	8006768 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066be:	4b10      	ldr	r3, [pc, #64]	; (8006700 <HAL_RCC_OscConfig+0x478>)
 80066c0:	2200      	movs	r2, #0
 80066c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066c4:	f7fe fd86 	bl	80051d4 <HAL_GetTick>
 80066c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066ca:	e008      	b.n	80066de <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066cc:	f7fe fd82 	bl	80051d4 <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	d901      	bls.n	80066de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	e045      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066de:	4b06      	ldr	r3, [pc, #24]	; (80066f8 <HAL_RCC_OscConfig+0x470>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1f0      	bne.n	80066cc <HAL_RCC_OscConfig+0x444>
 80066ea:	e03d      	b.n	8006768 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	699b      	ldr	r3, [r3, #24]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d107      	bne.n	8006704 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e038      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
 80066f8:	40023800 	.word	0x40023800
 80066fc:	40007000 	.word	0x40007000
 8006700:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006704:	4b1b      	ldr	r3, [pc, #108]	; (8006774 <HAL_RCC_OscConfig+0x4ec>)
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	2b01      	cmp	r3, #1
 8006710:	d028      	beq.n	8006764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800671c:	429a      	cmp	r2, r3
 800671e:	d121      	bne.n	8006764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800672a:	429a      	cmp	r2, r3
 800672c:	d11a      	bne.n	8006764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800672e:	68fa      	ldr	r2, [r7, #12]
 8006730:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006734:	4013      	ands	r3, r2
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800673a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800673c:	4293      	cmp	r3, r2
 800673e:	d111      	bne.n	8006764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800674a:	085b      	lsrs	r3, r3, #1
 800674c:	3b01      	subs	r3, #1
 800674e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006750:	429a      	cmp	r2, r3
 8006752:	d107      	bne.n	8006764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800675e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006760:	429a      	cmp	r2, r3
 8006762:	d001      	beq.n	8006768 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	e000      	b.n	800676a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	3718      	adds	r7, #24
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}
 8006772:	bf00      	nop
 8006774:	40023800 	.word	0x40023800

08006778 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d101      	bne.n	800678c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	e0cc      	b.n	8006926 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800678c:	4b68      	ldr	r3, [pc, #416]	; (8006930 <HAL_RCC_ClockConfig+0x1b8>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 0307 	and.w	r3, r3, #7
 8006794:	683a      	ldr	r2, [r7, #0]
 8006796:	429a      	cmp	r2, r3
 8006798:	d90c      	bls.n	80067b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800679a:	4b65      	ldr	r3, [pc, #404]	; (8006930 <HAL_RCC_ClockConfig+0x1b8>)
 800679c:	683a      	ldr	r2, [r7, #0]
 800679e:	b2d2      	uxtb	r2, r2
 80067a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067a2:	4b63      	ldr	r3, [pc, #396]	; (8006930 <HAL_RCC_ClockConfig+0x1b8>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f003 0307 	and.w	r3, r3, #7
 80067aa:	683a      	ldr	r2, [r7, #0]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d001      	beq.n	80067b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	e0b8      	b.n	8006926 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 0302 	and.w	r3, r3, #2
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d020      	beq.n	8006802 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 0304 	and.w	r3, r3, #4
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d005      	beq.n	80067d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80067cc:	4b59      	ldr	r3, [pc, #356]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	4a58      	ldr	r2, [pc, #352]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 80067d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80067d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0308 	and.w	r3, r3, #8
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d005      	beq.n	80067f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80067e4:	4b53      	ldr	r3, [pc, #332]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	4a52      	ldr	r2, [pc, #328]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 80067ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80067ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067f0:	4b50      	ldr	r3, [pc, #320]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	494d      	ldr	r1, [pc, #308]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 0301 	and.w	r3, r3, #1
 800680a:	2b00      	cmp	r3, #0
 800680c:	d044      	beq.n	8006898 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	2b01      	cmp	r3, #1
 8006814:	d107      	bne.n	8006826 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006816:	4b47      	ldr	r3, [pc, #284]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d119      	bne.n	8006856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	e07f      	b.n	8006926 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	2b02      	cmp	r3, #2
 800682c:	d003      	beq.n	8006836 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006832:	2b03      	cmp	r3, #3
 8006834:	d107      	bne.n	8006846 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006836:	4b3f      	ldr	r3, [pc, #252]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800683e:	2b00      	cmp	r3, #0
 8006840:	d109      	bne.n	8006856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	e06f      	b.n	8006926 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006846:	4b3b      	ldr	r3, [pc, #236]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 0302 	and.w	r3, r3, #2
 800684e:	2b00      	cmp	r3, #0
 8006850:	d101      	bne.n	8006856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e067      	b.n	8006926 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006856:	4b37      	ldr	r3, [pc, #220]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	f023 0203 	bic.w	r2, r3, #3
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	4934      	ldr	r1, [pc, #208]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 8006864:	4313      	orrs	r3, r2
 8006866:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006868:	f7fe fcb4 	bl	80051d4 <HAL_GetTick>
 800686c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800686e:	e00a      	b.n	8006886 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006870:	f7fe fcb0 	bl	80051d4 <HAL_GetTick>
 8006874:	4602      	mov	r2, r0
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	f241 3288 	movw	r2, #5000	; 0x1388
 800687e:	4293      	cmp	r3, r2
 8006880:	d901      	bls.n	8006886 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006882:	2303      	movs	r3, #3
 8006884:	e04f      	b.n	8006926 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006886:	4b2b      	ldr	r3, [pc, #172]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f003 020c 	and.w	r2, r3, #12
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	429a      	cmp	r2, r3
 8006896:	d1eb      	bne.n	8006870 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006898:	4b25      	ldr	r3, [pc, #148]	; (8006930 <HAL_RCC_ClockConfig+0x1b8>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0307 	and.w	r3, r3, #7
 80068a0:	683a      	ldr	r2, [r7, #0]
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d20c      	bcs.n	80068c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068a6:	4b22      	ldr	r3, [pc, #136]	; (8006930 <HAL_RCC_ClockConfig+0x1b8>)
 80068a8:	683a      	ldr	r2, [r7, #0]
 80068aa:	b2d2      	uxtb	r2, r2
 80068ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068ae:	4b20      	ldr	r3, [pc, #128]	; (8006930 <HAL_RCC_ClockConfig+0x1b8>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 0307 	and.w	r3, r3, #7
 80068b6:	683a      	ldr	r2, [r7, #0]
 80068b8:	429a      	cmp	r2, r3
 80068ba:	d001      	beq.n	80068c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	e032      	b.n	8006926 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 0304 	and.w	r3, r3, #4
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d008      	beq.n	80068de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80068cc:	4b19      	ldr	r3, [pc, #100]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	68db      	ldr	r3, [r3, #12]
 80068d8:	4916      	ldr	r1, [pc, #88]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 80068da:	4313      	orrs	r3, r2
 80068dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f003 0308 	and.w	r3, r3, #8
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d009      	beq.n	80068fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80068ea:	4b12      	ldr	r3, [pc, #72]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	00db      	lsls	r3, r3, #3
 80068f8:	490e      	ldr	r1, [pc, #56]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 80068fa:	4313      	orrs	r3, r2
 80068fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80068fe:	f000 f821 	bl	8006944 <HAL_RCC_GetSysClockFreq>
 8006902:	4602      	mov	r2, r0
 8006904:	4b0b      	ldr	r3, [pc, #44]	; (8006934 <HAL_RCC_ClockConfig+0x1bc>)
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	091b      	lsrs	r3, r3, #4
 800690a:	f003 030f 	and.w	r3, r3, #15
 800690e:	490a      	ldr	r1, [pc, #40]	; (8006938 <HAL_RCC_ClockConfig+0x1c0>)
 8006910:	5ccb      	ldrb	r3, [r1, r3]
 8006912:	fa22 f303 	lsr.w	r3, r2, r3
 8006916:	4a09      	ldr	r2, [pc, #36]	; (800693c <HAL_RCC_ClockConfig+0x1c4>)
 8006918:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800691a:	4b09      	ldr	r3, [pc, #36]	; (8006940 <HAL_RCC_ClockConfig+0x1c8>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4618      	mov	r0, r3
 8006920:	f7fe fc14 	bl	800514c <HAL_InitTick>

  return HAL_OK;
 8006924:	2300      	movs	r3, #0
}
 8006926:	4618      	mov	r0, r3
 8006928:	3710      	adds	r7, #16
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
 800692e:	bf00      	nop
 8006930:	40023c00 	.word	0x40023c00
 8006934:	40023800 	.word	0x40023800
 8006938:	08010028 	.word	0x08010028
 800693c:	20000000 	.word	0x20000000
 8006940:	20000004 	.word	0x20000004

08006944 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006944:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006948:	b094      	sub	sp, #80	; 0x50
 800694a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800694c:	2300      	movs	r3, #0
 800694e:	647b      	str	r3, [r7, #68]	; 0x44
 8006950:	2300      	movs	r3, #0
 8006952:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006954:	2300      	movs	r3, #0
 8006956:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006958:	2300      	movs	r3, #0
 800695a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800695c:	4b79      	ldr	r3, [pc, #484]	; (8006b44 <HAL_RCC_GetSysClockFreq+0x200>)
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	f003 030c 	and.w	r3, r3, #12
 8006964:	2b08      	cmp	r3, #8
 8006966:	d00d      	beq.n	8006984 <HAL_RCC_GetSysClockFreq+0x40>
 8006968:	2b08      	cmp	r3, #8
 800696a:	f200 80e1 	bhi.w	8006b30 <HAL_RCC_GetSysClockFreq+0x1ec>
 800696e:	2b00      	cmp	r3, #0
 8006970:	d002      	beq.n	8006978 <HAL_RCC_GetSysClockFreq+0x34>
 8006972:	2b04      	cmp	r3, #4
 8006974:	d003      	beq.n	800697e <HAL_RCC_GetSysClockFreq+0x3a>
 8006976:	e0db      	b.n	8006b30 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006978:	4b73      	ldr	r3, [pc, #460]	; (8006b48 <HAL_RCC_GetSysClockFreq+0x204>)
 800697a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800697c:	e0db      	b.n	8006b36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800697e:	4b73      	ldr	r3, [pc, #460]	; (8006b4c <HAL_RCC_GetSysClockFreq+0x208>)
 8006980:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006982:	e0d8      	b.n	8006b36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006984:	4b6f      	ldr	r3, [pc, #444]	; (8006b44 <HAL_RCC_GetSysClockFreq+0x200>)
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800698c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800698e:	4b6d      	ldr	r3, [pc, #436]	; (8006b44 <HAL_RCC_GetSysClockFreq+0x200>)
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006996:	2b00      	cmp	r3, #0
 8006998:	d063      	beq.n	8006a62 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800699a:	4b6a      	ldr	r3, [pc, #424]	; (8006b44 <HAL_RCC_GetSysClockFreq+0x200>)
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	099b      	lsrs	r3, r3, #6
 80069a0:	2200      	movs	r2, #0
 80069a2:	63bb      	str	r3, [r7, #56]	; 0x38
 80069a4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80069a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069ac:	633b      	str	r3, [r7, #48]	; 0x30
 80069ae:	2300      	movs	r3, #0
 80069b0:	637b      	str	r3, [r7, #52]	; 0x34
 80069b2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80069b6:	4622      	mov	r2, r4
 80069b8:	462b      	mov	r3, r5
 80069ba:	f04f 0000 	mov.w	r0, #0
 80069be:	f04f 0100 	mov.w	r1, #0
 80069c2:	0159      	lsls	r1, r3, #5
 80069c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80069c8:	0150      	lsls	r0, r2, #5
 80069ca:	4602      	mov	r2, r0
 80069cc:	460b      	mov	r3, r1
 80069ce:	4621      	mov	r1, r4
 80069d0:	1a51      	subs	r1, r2, r1
 80069d2:	6139      	str	r1, [r7, #16]
 80069d4:	4629      	mov	r1, r5
 80069d6:	eb63 0301 	sbc.w	r3, r3, r1
 80069da:	617b      	str	r3, [r7, #20]
 80069dc:	f04f 0200 	mov.w	r2, #0
 80069e0:	f04f 0300 	mov.w	r3, #0
 80069e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069e8:	4659      	mov	r1, fp
 80069ea:	018b      	lsls	r3, r1, #6
 80069ec:	4651      	mov	r1, sl
 80069ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80069f2:	4651      	mov	r1, sl
 80069f4:	018a      	lsls	r2, r1, #6
 80069f6:	4651      	mov	r1, sl
 80069f8:	ebb2 0801 	subs.w	r8, r2, r1
 80069fc:	4659      	mov	r1, fp
 80069fe:	eb63 0901 	sbc.w	r9, r3, r1
 8006a02:	f04f 0200 	mov.w	r2, #0
 8006a06:	f04f 0300 	mov.w	r3, #0
 8006a0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a16:	4690      	mov	r8, r2
 8006a18:	4699      	mov	r9, r3
 8006a1a:	4623      	mov	r3, r4
 8006a1c:	eb18 0303 	adds.w	r3, r8, r3
 8006a20:	60bb      	str	r3, [r7, #8]
 8006a22:	462b      	mov	r3, r5
 8006a24:	eb49 0303 	adc.w	r3, r9, r3
 8006a28:	60fb      	str	r3, [r7, #12]
 8006a2a:	f04f 0200 	mov.w	r2, #0
 8006a2e:	f04f 0300 	mov.w	r3, #0
 8006a32:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006a36:	4629      	mov	r1, r5
 8006a38:	024b      	lsls	r3, r1, #9
 8006a3a:	4621      	mov	r1, r4
 8006a3c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006a40:	4621      	mov	r1, r4
 8006a42:	024a      	lsls	r2, r1, #9
 8006a44:	4610      	mov	r0, r2
 8006a46:	4619      	mov	r1, r3
 8006a48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a4e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006a50:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006a54:	f7fa f918 	bl	8000c88 <__aeabi_uldivmod>
 8006a58:	4602      	mov	r2, r0
 8006a5a:	460b      	mov	r3, r1
 8006a5c:	4613      	mov	r3, r2
 8006a5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a60:	e058      	b.n	8006b14 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a62:	4b38      	ldr	r3, [pc, #224]	; (8006b44 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	099b      	lsrs	r3, r3, #6
 8006a68:	2200      	movs	r2, #0
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	4611      	mov	r1, r2
 8006a6e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006a72:	623b      	str	r3, [r7, #32]
 8006a74:	2300      	movs	r3, #0
 8006a76:	627b      	str	r3, [r7, #36]	; 0x24
 8006a78:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006a7c:	4642      	mov	r2, r8
 8006a7e:	464b      	mov	r3, r9
 8006a80:	f04f 0000 	mov.w	r0, #0
 8006a84:	f04f 0100 	mov.w	r1, #0
 8006a88:	0159      	lsls	r1, r3, #5
 8006a8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a8e:	0150      	lsls	r0, r2, #5
 8006a90:	4602      	mov	r2, r0
 8006a92:	460b      	mov	r3, r1
 8006a94:	4641      	mov	r1, r8
 8006a96:	ebb2 0a01 	subs.w	sl, r2, r1
 8006a9a:	4649      	mov	r1, r9
 8006a9c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006aa0:	f04f 0200 	mov.w	r2, #0
 8006aa4:	f04f 0300 	mov.w	r3, #0
 8006aa8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006aac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006ab0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006ab4:	ebb2 040a 	subs.w	r4, r2, sl
 8006ab8:	eb63 050b 	sbc.w	r5, r3, fp
 8006abc:	f04f 0200 	mov.w	r2, #0
 8006ac0:	f04f 0300 	mov.w	r3, #0
 8006ac4:	00eb      	lsls	r3, r5, #3
 8006ac6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006aca:	00e2      	lsls	r2, r4, #3
 8006acc:	4614      	mov	r4, r2
 8006ace:	461d      	mov	r5, r3
 8006ad0:	4643      	mov	r3, r8
 8006ad2:	18e3      	adds	r3, r4, r3
 8006ad4:	603b      	str	r3, [r7, #0]
 8006ad6:	464b      	mov	r3, r9
 8006ad8:	eb45 0303 	adc.w	r3, r5, r3
 8006adc:	607b      	str	r3, [r7, #4]
 8006ade:	f04f 0200 	mov.w	r2, #0
 8006ae2:	f04f 0300 	mov.w	r3, #0
 8006ae6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006aea:	4629      	mov	r1, r5
 8006aec:	028b      	lsls	r3, r1, #10
 8006aee:	4621      	mov	r1, r4
 8006af0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006af4:	4621      	mov	r1, r4
 8006af6:	028a      	lsls	r2, r1, #10
 8006af8:	4610      	mov	r0, r2
 8006afa:	4619      	mov	r1, r3
 8006afc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006afe:	2200      	movs	r2, #0
 8006b00:	61bb      	str	r3, [r7, #24]
 8006b02:	61fa      	str	r2, [r7, #28]
 8006b04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b08:	f7fa f8be 	bl	8000c88 <__aeabi_uldivmod>
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	460b      	mov	r3, r1
 8006b10:	4613      	mov	r3, r2
 8006b12:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006b14:	4b0b      	ldr	r3, [pc, #44]	; (8006b44 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	0c1b      	lsrs	r3, r3, #16
 8006b1a:	f003 0303 	and.w	r3, r3, #3
 8006b1e:	3301      	adds	r3, #1
 8006b20:	005b      	lsls	r3, r3, #1
 8006b22:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006b24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006b26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b2c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006b2e:	e002      	b.n	8006b36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006b30:	4b05      	ldr	r3, [pc, #20]	; (8006b48 <HAL_RCC_GetSysClockFreq+0x204>)
 8006b32:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006b34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3750      	adds	r7, #80	; 0x50
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b42:	bf00      	nop
 8006b44:	40023800 	.word	0x40023800
 8006b48:	00f42400 	.word	0x00f42400
 8006b4c:	007a1200 	.word	0x007a1200

08006b50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b50:	b480      	push	{r7}
 8006b52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b54:	4b03      	ldr	r3, [pc, #12]	; (8006b64 <HAL_RCC_GetHCLKFreq+0x14>)
 8006b56:	681b      	ldr	r3, [r3, #0]
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	20000000 	.word	0x20000000

08006b68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006b6c:	f7ff fff0 	bl	8006b50 <HAL_RCC_GetHCLKFreq>
 8006b70:	4602      	mov	r2, r0
 8006b72:	4b05      	ldr	r3, [pc, #20]	; (8006b88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b74:	689b      	ldr	r3, [r3, #8]
 8006b76:	0a9b      	lsrs	r3, r3, #10
 8006b78:	f003 0307 	and.w	r3, r3, #7
 8006b7c:	4903      	ldr	r1, [pc, #12]	; (8006b8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b7e:	5ccb      	ldrb	r3, [r1, r3]
 8006b80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	bd80      	pop	{r7, pc}
 8006b88:	40023800 	.word	0x40023800
 8006b8c:	08010038 	.word	0x08010038

08006b90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006b94:	f7ff ffdc 	bl	8006b50 <HAL_RCC_GetHCLKFreq>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	4b05      	ldr	r3, [pc, #20]	; (8006bb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	0b5b      	lsrs	r3, r3, #13
 8006ba0:	f003 0307 	and.w	r3, r3, #7
 8006ba4:	4903      	ldr	r1, [pc, #12]	; (8006bb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ba6:	5ccb      	ldrb	r3, [r1, r3]
 8006ba8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	40023800 	.word	0x40023800
 8006bb4:	08010038 	.word	0x08010038

08006bb8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b082      	sub	sp, #8
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d101      	bne.n	8006bca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e07b      	b.n	8006cc2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d108      	bne.n	8006be4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bda:	d009      	beq.n	8006bf0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	61da      	str	r2, [r3, #28]
 8006be2:	e005      	b.n	8006bf0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2200      	movs	r2, #0
 8006be8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2200      	movs	r2, #0
 8006bee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d106      	bne.n	8006c10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f7fd f976 	bl	8003efc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2202      	movs	r2, #2
 8006c14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c26:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006c38:	431a      	orrs	r2, r3
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c42:	431a      	orrs	r2, r3
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	691b      	ldr	r3, [r3, #16]
 8006c48:	f003 0302 	and.w	r3, r3, #2
 8006c4c:	431a      	orrs	r2, r3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	695b      	ldr	r3, [r3, #20]
 8006c52:	f003 0301 	and.w	r3, r3, #1
 8006c56:	431a      	orrs	r2, r3
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	699b      	ldr	r3, [r3, #24]
 8006c5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c60:	431a      	orrs	r2, r3
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	69db      	ldr	r3, [r3, #28]
 8006c66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c6a:	431a      	orrs	r2, r3
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6a1b      	ldr	r3, [r3, #32]
 8006c70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c74:	ea42 0103 	orr.w	r1, r2, r3
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c7c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	430a      	orrs	r2, r1
 8006c86:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	699b      	ldr	r3, [r3, #24]
 8006c8c:	0c1b      	lsrs	r3, r3, #16
 8006c8e:	f003 0104 	and.w	r1, r3, #4
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c96:	f003 0210 	and.w	r2, r3, #16
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	430a      	orrs	r2, r1
 8006ca0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	69da      	ldr	r2, [r3, #28]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006cb0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006cc0:	2300      	movs	r3, #0
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3708      	adds	r7, #8
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}

08006cca <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006cca:	b580      	push	{r7, lr}
 8006ccc:	b08c      	sub	sp, #48	; 0x30
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	60f8      	str	r0, [r7, #12]
 8006cd2:	60b9      	str	r1, [r7, #8]
 8006cd4:	607a      	str	r2, [r7, #4]
 8006cd6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d101      	bne.n	8006cf0 <HAL_SPI_TransmitReceive+0x26>
 8006cec:	2302      	movs	r3, #2
 8006cee:	e18a      	b.n	8007006 <HAL_SPI_TransmitReceive+0x33c>
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cf8:	f7fe fa6c 	bl	80051d4 <HAL_GetTick>
 8006cfc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006d0e:	887b      	ldrh	r3, [r7, #2]
 8006d10:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006d12:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d00f      	beq.n	8006d3a <HAL_SPI_TransmitReceive+0x70>
 8006d1a:	69fb      	ldr	r3, [r7, #28]
 8006d1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d20:	d107      	bne.n	8006d32 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d103      	bne.n	8006d32 <HAL_SPI_TransmitReceive+0x68>
 8006d2a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006d2e:	2b04      	cmp	r3, #4
 8006d30:	d003      	beq.n	8006d3a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006d32:	2302      	movs	r3, #2
 8006d34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006d38:	e15b      	b.n	8006ff2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d005      	beq.n	8006d4c <HAL_SPI_TransmitReceive+0x82>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d002      	beq.n	8006d4c <HAL_SPI_TransmitReceive+0x82>
 8006d46:	887b      	ldrh	r3, [r7, #2]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d103      	bne.n	8006d54 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006d52:	e14e      	b.n	8006ff2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d5a:	b2db      	uxtb	r3, r3
 8006d5c:	2b04      	cmp	r3, #4
 8006d5e:	d003      	beq.n	8006d68 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2205      	movs	r2, #5
 8006d64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	887a      	ldrh	r2, [r7, #2]
 8006d78:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	887a      	ldrh	r2, [r7, #2]
 8006d7e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	68ba      	ldr	r2, [r7, #8]
 8006d84:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	887a      	ldrh	r2, [r7, #2]
 8006d8a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	887a      	ldrh	r2, [r7, #2]
 8006d90:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2200      	movs	r2, #0
 8006d96:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006da8:	2b40      	cmp	r3, #64	; 0x40
 8006daa:	d007      	beq.n	8006dbc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006dba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dc4:	d178      	bne.n	8006eb8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d002      	beq.n	8006dd4 <HAL_SPI_TransmitReceive+0x10a>
 8006dce:	8b7b      	ldrh	r3, [r7, #26]
 8006dd0:	2b01      	cmp	r3, #1
 8006dd2:	d166      	bne.n	8006ea2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd8:	881a      	ldrh	r2, [r3, #0]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006de4:	1c9a      	adds	r2, r3, #2
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	3b01      	subs	r3, #1
 8006df2:	b29a      	uxth	r2, r3
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006df8:	e053      	b.n	8006ea2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	689b      	ldr	r3, [r3, #8]
 8006e00:	f003 0302 	and.w	r3, r3, #2
 8006e04:	2b02      	cmp	r3, #2
 8006e06:	d11b      	bne.n	8006e40 <HAL_SPI_TransmitReceive+0x176>
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d016      	beq.n	8006e40 <HAL_SPI_TransmitReceive+0x176>
 8006e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d113      	bne.n	8006e40 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e1c:	881a      	ldrh	r2, [r3, #0]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e28:	1c9a      	adds	r2, r3, #2
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	3b01      	subs	r3, #1
 8006e36:	b29a      	uxth	r2, r3
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	f003 0301 	and.w	r3, r3, #1
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	d119      	bne.n	8006e82 <HAL_SPI_TransmitReceive+0x1b8>
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d014      	beq.n	8006e82 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68da      	ldr	r2, [r3, #12]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e62:	b292      	uxth	r2, r2
 8006e64:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e6a:	1c9a      	adds	r2, r3, #2
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	3b01      	subs	r3, #1
 8006e78:	b29a      	uxth	r2, r3
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006e82:	f7fe f9a7 	bl	80051d4 <HAL_GetTick>
 8006e86:	4602      	mov	r2, r0
 8006e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d807      	bhi.n	8006ea2 <HAL_SPI_TransmitReceive+0x1d8>
 8006e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e98:	d003      	beq.n	8006ea2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006e9a:	2303      	movs	r3, #3
 8006e9c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006ea0:	e0a7      	b.n	8006ff2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d1a6      	bne.n	8006dfa <HAL_SPI_TransmitReceive+0x130>
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d1a1      	bne.n	8006dfa <HAL_SPI_TransmitReceive+0x130>
 8006eb6:	e07c      	b.n	8006fb2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d002      	beq.n	8006ec6 <HAL_SPI_TransmitReceive+0x1fc>
 8006ec0:	8b7b      	ldrh	r3, [r7, #26]
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d16b      	bne.n	8006f9e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	330c      	adds	r3, #12
 8006ed0:	7812      	ldrb	r2, [r2, #0]
 8006ed2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ed8:	1c5a      	adds	r2, r3, #1
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	3b01      	subs	r3, #1
 8006ee6:	b29a      	uxth	r2, r3
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006eec:	e057      	b.n	8006f9e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f003 0302 	and.w	r3, r3, #2
 8006ef8:	2b02      	cmp	r3, #2
 8006efa:	d11c      	bne.n	8006f36 <HAL_SPI_TransmitReceive+0x26c>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d017      	beq.n	8006f36 <HAL_SPI_TransmitReceive+0x26c>
 8006f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d114      	bne.n	8006f36 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	330c      	adds	r3, #12
 8006f16:	7812      	ldrb	r2, [r2, #0]
 8006f18:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f1e:	1c5a      	adds	r2, r3, #1
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	3b01      	subs	r3, #1
 8006f2c:	b29a      	uxth	r2, r3
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f32:	2300      	movs	r3, #0
 8006f34:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	f003 0301 	and.w	r3, r3, #1
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d119      	bne.n	8006f78 <HAL_SPI_TransmitReceive+0x2ae>
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d014      	beq.n	8006f78 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68da      	ldr	r2, [r3, #12]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f58:	b2d2      	uxtb	r2, r2
 8006f5a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f60:	1c5a      	adds	r2, r3, #1
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f6a:	b29b      	uxth	r3, r3
 8006f6c:	3b01      	subs	r3, #1
 8006f6e:	b29a      	uxth	r2, r3
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f74:	2301      	movs	r3, #1
 8006f76:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006f78:	f7fe f92c 	bl	80051d4 <HAL_GetTick>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d803      	bhi.n	8006f90 <HAL_SPI_TransmitReceive+0x2c6>
 8006f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f8e:	d102      	bne.n	8006f96 <HAL_SPI_TransmitReceive+0x2cc>
 8006f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d103      	bne.n	8006f9e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006f96:	2303      	movs	r3, #3
 8006f98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006f9c:	e029      	b.n	8006ff2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d1a2      	bne.n	8006eee <HAL_SPI_TransmitReceive+0x224>
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d19d      	bne.n	8006eee <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fb4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006fb6:	68f8      	ldr	r0, [r7, #12]
 8006fb8:	f000 f8b2 	bl	8007120 <SPI_EndRxTxTransaction>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d006      	beq.n	8006fd0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2220      	movs	r2, #32
 8006fcc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006fce:	e010      	b.n	8006ff2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d10b      	bne.n	8006ff0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006fd8:	2300      	movs	r3, #0
 8006fda:	617b      	str	r3, [r7, #20]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	617b      	str	r3, [r7, #20]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	617b      	str	r3, [r7, #20]
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	e000      	b.n	8006ff2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006ff0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007002:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007006:	4618      	mov	r0, r3
 8007008:	3730      	adds	r7, #48	; 0x30
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
	...

08007010 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b088      	sub	sp, #32
 8007014:	af00      	add	r7, sp, #0
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	60b9      	str	r1, [r7, #8]
 800701a:	603b      	str	r3, [r7, #0]
 800701c:	4613      	mov	r3, r2
 800701e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007020:	f7fe f8d8 	bl	80051d4 <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007028:	1a9b      	subs	r3, r3, r2
 800702a:	683a      	ldr	r2, [r7, #0]
 800702c:	4413      	add	r3, r2
 800702e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007030:	f7fe f8d0 	bl	80051d4 <HAL_GetTick>
 8007034:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007036:	4b39      	ldr	r3, [pc, #228]	; (800711c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	015b      	lsls	r3, r3, #5
 800703c:	0d1b      	lsrs	r3, r3, #20
 800703e:	69fa      	ldr	r2, [r7, #28]
 8007040:	fb02 f303 	mul.w	r3, r2, r3
 8007044:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007046:	e054      	b.n	80070f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800704e:	d050      	beq.n	80070f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007050:	f7fe f8c0 	bl	80051d4 <HAL_GetTick>
 8007054:	4602      	mov	r2, r0
 8007056:	69bb      	ldr	r3, [r7, #24]
 8007058:	1ad3      	subs	r3, r2, r3
 800705a:	69fa      	ldr	r2, [r7, #28]
 800705c:	429a      	cmp	r2, r3
 800705e:	d902      	bls.n	8007066 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007060:	69fb      	ldr	r3, [r7, #28]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d13d      	bne.n	80070e2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	685a      	ldr	r2, [r3, #4]
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007074:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800707e:	d111      	bne.n	80070a4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007088:	d004      	beq.n	8007094 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007092:	d107      	bne.n	80070a4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070ac:	d10f      	bne.n	80070ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80070bc:	601a      	str	r2, [r3, #0]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	681a      	ldr	r2, [r3, #0]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2201      	movs	r2, #1
 80070d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2200      	movs	r2, #0
 80070da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	e017      	b.n	8007112 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d101      	bne.n	80070ec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80070e8:	2300      	movs	r3, #0
 80070ea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	3b01      	subs	r3, #1
 80070f0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	689a      	ldr	r2, [r3, #8]
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	4013      	ands	r3, r2
 80070fc:	68ba      	ldr	r2, [r7, #8]
 80070fe:	429a      	cmp	r2, r3
 8007100:	bf0c      	ite	eq
 8007102:	2301      	moveq	r3, #1
 8007104:	2300      	movne	r3, #0
 8007106:	b2db      	uxtb	r3, r3
 8007108:	461a      	mov	r2, r3
 800710a:	79fb      	ldrb	r3, [r7, #7]
 800710c:	429a      	cmp	r2, r3
 800710e:	d19b      	bne.n	8007048 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007110:	2300      	movs	r3, #0
}
 8007112:	4618      	mov	r0, r3
 8007114:	3720      	adds	r7, #32
 8007116:	46bd      	mov	sp, r7
 8007118:	bd80      	pop	{r7, pc}
 800711a:	bf00      	nop
 800711c:	20000000 	.word	0x20000000

08007120 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b088      	sub	sp, #32
 8007124:	af02      	add	r7, sp, #8
 8007126:	60f8      	str	r0, [r7, #12]
 8007128:	60b9      	str	r1, [r7, #8]
 800712a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800712c:	4b1b      	ldr	r3, [pc, #108]	; (800719c <SPI_EndRxTxTransaction+0x7c>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a1b      	ldr	r2, [pc, #108]	; (80071a0 <SPI_EndRxTxTransaction+0x80>)
 8007132:	fba2 2303 	umull	r2, r3, r2, r3
 8007136:	0d5b      	lsrs	r3, r3, #21
 8007138:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800713c:	fb02 f303 	mul.w	r3, r2, r3
 8007140:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800714a:	d112      	bne.n	8007172 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	9300      	str	r3, [sp, #0]
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	2200      	movs	r2, #0
 8007154:	2180      	movs	r1, #128	; 0x80
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f7ff ff5a 	bl	8007010 <SPI_WaitFlagStateUntilTimeout>
 800715c:	4603      	mov	r3, r0
 800715e:	2b00      	cmp	r3, #0
 8007160:	d016      	beq.n	8007190 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007166:	f043 0220 	orr.w	r2, r3, #32
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800716e:	2303      	movs	r3, #3
 8007170:	e00f      	b.n	8007192 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d00a      	beq.n	800718e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	3b01      	subs	r3, #1
 800717c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007188:	2b80      	cmp	r3, #128	; 0x80
 800718a:	d0f2      	beq.n	8007172 <SPI_EndRxTxTransaction+0x52>
 800718c:	e000      	b.n	8007190 <SPI_EndRxTxTransaction+0x70>
        break;
 800718e:	bf00      	nop
  }

  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3718      	adds	r7, #24
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop
 800719c:	20000000 	.word	0x20000000
 80071a0:	165e9f81 	.word	0x165e9f81

080071a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b082      	sub	sp, #8
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d101      	bne.n	80071b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	e041      	b.n	800723a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d106      	bne.n	80071d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f7fd f996 	bl	80044fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2202      	movs	r2, #2
 80071d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	3304      	adds	r3, #4
 80071e0:	4619      	mov	r1, r3
 80071e2:	4610      	mov	r0, r2
 80071e4:	f000 fd58 	bl	8007c98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2201      	movs	r2, #1
 80071f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2201      	movs	r2, #1
 80071fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2201      	movs	r2, #1
 8007204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2201      	movs	r2, #1
 800720c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2201      	movs	r2, #1
 8007234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007238:	2300      	movs	r3, #0
}
 800723a:	4618      	mov	r0, r3
 800723c:	3708      	adds	r7, #8
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}

08007242 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007242:	b480      	push	{r7}
 8007244:	b083      	sub	sp, #12
 8007246:	af00      	add	r7, sp, #0
 8007248:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	6a1a      	ldr	r2, [r3, #32]
 8007250:	f241 1311 	movw	r3, #4369	; 0x1111
 8007254:	4013      	ands	r3, r2
 8007256:	2b00      	cmp	r3, #0
 8007258:	d10f      	bne.n	800727a <HAL_TIM_Base_Stop+0x38>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	6a1a      	ldr	r2, [r3, #32]
 8007260:	f240 4344 	movw	r3, #1092	; 0x444
 8007264:	4013      	ands	r3, r2
 8007266:	2b00      	cmp	r3, #0
 8007268:	d107      	bne.n	800727a <HAL_TIM_Base_Stop+0x38>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f022 0201 	bic.w	r2, r2, #1
 8007278:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2201      	movs	r2, #1
 800727e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007282:	2300      	movs	r3, #0
}
 8007284:	4618      	mov	r0, r3
 8007286:	370c      	adds	r7, #12
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr

08007290 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007290:	b480      	push	{r7}
 8007292:	b085      	sub	sp, #20
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d001      	beq.n	80072a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	e04e      	b.n	8007346 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2202      	movs	r2, #2
 80072ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	68da      	ldr	r2, [r3, #12]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f042 0201 	orr.w	r2, r2, #1
 80072be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a23      	ldr	r2, [pc, #140]	; (8007354 <HAL_TIM_Base_Start_IT+0xc4>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d022      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072d2:	d01d      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a1f      	ldr	r2, [pc, #124]	; (8007358 <HAL_TIM_Base_Start_IT+0xc8>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d018      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a1e      	ldr	r2, [pc, #120]	; (800735c <HAL_TIM_Base_Start_IT+0xcc>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d013      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a1c      	ldr	r2, [pc, #112]	; (8007360 <HAL_TIM_Base_Start_IT+0xd0>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d00e      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a1b      	ldr	r2, [pc, #108]	; (8007364 <HAL_TIM_Base_Start_IT+0xd4>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d009      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a19      	ldr	r2, [pc, #100]	; (8007368 <HAL_TIM_Base_Start_IT+0xd8>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d004      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0x80>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a18      	ldr	r2, [pc, #96]	; (800736c <HAL_TIM_Base_Start_IT+0xdc>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d111      	bne.n	8007334 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	f003 0307 	and.w	r3, r3, #7
 800731a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2b06      	cmp	r3, #6
 8007320:	d010      	beq.n	8007344 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	681a      	ldr	r2, [r3, #0]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f042 0201 	orr.w	r2, r2, #1
 8007330:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007332:	e007      	b.n	8007344 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f042 0201 	orr.w	r2, r2, #1
 8007342:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3714      	adds	r7, #20
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr
 8007352:	bf00      	nop
 8007354:	40010000 	.word	0x40010000
 8007358:	40000400 	.word	0x40000400
 800735c:	40000800 	.word	0x40000800
 8007360:	40000c00 	.word	0x40000c00
 8007364:	40010400 	.word	0x40010400
 8007368:	40014000 	.word	0x40014000
 800736c:	40001800 	.word	0x40001800

08007370 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007370:	b480      	push	{r7}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	68da      	ldr	r2, [r3, #12]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f022 0201 	bic.w	r2, r2, #1
 8007386:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	6a1a      	ldr	r2, [r3, #32]
 800738e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007392:	4013      	ands	r3, r2
 8007394:	2b00      	cmp	r3, #0
 8007396:	d10f      	bne.n	80073b8 <HAL_TIM_Base_Stop_IT+0x48>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	6a1a      	ldr	r2, [r3, #32]
 800739e:	f240 4344 	movw	r3, #1092	; 0x444
 80073a2:	4013      	ands	r3, r2
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d107      	bne.n	80073b8 <HAL_TIM_Base_Stop_IT+0x48>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f022 0201 	bic.w	r2, r2, #1
 80073b6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2201      	movs	r2, #1
 80073bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	370c      	adds	r7, #12
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr

080073ce <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80073ce:	b580      	push	{r7, lr}
 80073d0:	b082      	sub	sp, #8
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d101      	bne.n	80073e0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	e041      	b.n	8007464 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d106      	bne.n	80073fa <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f000 f839 	bl	800746c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2202      	movs	r2, #2
 80073fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	3304      	adds	r3, #4
 800740a:	4619      	mov	r1, r3
 800740c:	4610      	mov	r0, r2
 800740e:	f000 fc43 	bl	8007c98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2201      	movs	r2, #1
 8007416:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2201      	movs	r2, #1
 800741e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2201      	movs	r2, #1
 8007426:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2201      	movs	r2, #1
 800742e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2201      	movs	r2, #1
 8007436:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2201      	movs	r2, #1
 800743e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2201      	movs	r2, #1
 8007446:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2201      	movs	r2, #1
 800744e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2201      	movs	r2, #1
 8007456:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2201      	movs	r2, #1
 800745e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	3708      	adds	r7, #8
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007474:	bf00      	nop
 8007476:	370c      	adds	r7, #12
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800748a:	2300      	movs	r3, #0
 800748c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d104      	bne.n	800749e <HAL_TIM_IC_Start_IT+0x1e>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800749a:	b2db      	uxtb	r3, r3
 800749c:	e013      	b.n	80074c6 <HAL_TIM_IC_Start_IT+0x46>
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	2b04      	cmp	r3, #4
 80074a2:	d104      	bne.n	80074ae <HAL_TIM_IC_Start_IT+0x2e>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	e00b      	b.n	80074c6 <HAL_TIM_IC_Start_IT+0x46>
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	2b08      	cmp	r3, #8
 80074b2:	d104      	bne.n	80074be <HAL_TIM_IC_Start_IT+0x3e>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	e003      	b.n	80074c6 <HAL_TIM_IC_Start_IT+0x46>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d104      	bne.n	80074d8 <HAL_TIM_IC_Start_IT+0x58>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	e013      	b.n	8007500 <HAL_TIM_IC_Start_IT+0x80>
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	2b04      	cmp	r3, #4
 80074dc:	d104      	bne.n	80074e8 <HAL_TIM_IC_Start_IT+0x68>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	e00b      	b.n	8007500 <HAL_TIM_IC_Start_IT+0x80>
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	2b08      	cmp	r3, #8
 80074ec:	d104      	bne.n	80074f8 <HAL_TIM_IC_Start_IT+0x78>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80074f4:	b2db      	uxtb	r3, r3
 80074f6:	e003      	b.n	8007500 <HAL_TIM_IC_Start_IT+0x80>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80074fe:	b2db      	uxtb	r3, r3
 8007500:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007502:	7bbb      	ldrb	r3, [r7, #14]
 8007504:	2b01      	cmp	r3, #1
 8007506:	d102      	bne.n	800750e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007508:	7b7b      	ldrb	r3, [r7, #13]
 800750a:	2b01      	cmp	r3, #1
 800750c:	d001      	beq.n	8007512 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	e0cc      	b.n	80076ac <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d104      	bne.n	8007522 <HAL_TIM_IC_Start_IT+0xa2>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2202      	movs	r2, #2
 800751c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007520:	e013      	b.n	800754a <HAL_TIM_IC_Start_IT+0xca>
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	2b04      	cmp	r3, #4
 8007526:	d104      	bne.n	8007532 <HAL_TIM_IC_Start_IT+0xb2>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2202      	movs	r2, #2
 800752c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007530:	e00b      	b.n	800754a <HAL_TIM_IC_Start_IT+0xca>
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	2b08      	cmp	r3, #8
 8007536:	d104      	bne.n	8007542 <HAL_TIM_IC_Start_IT+0xc2>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2202      	movs	r2, #2
 800753c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007540:	e003      	b.n	800754a <HAL_TIM_IC_Start_IT+0xca>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2202      	movs	r2, #2
 8007546:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d104      	bne.n	800755a <HAL_TIM_IC_Start_IT+0xda>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2202      	movs	r2, #2
 8007554:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007558:	e013      	b.n	8007582 <HAL_TIM_IC_Start_IT+0x102>
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	2b04      	cmp	r3, #4
 800755e:	d104      	bne.n	800756a <HAL_TIM_IC_Start_IT+0xea>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2202      	movs	r2, #2
 8007564:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007568:	e00b      	b.n	8007582 <HAL_TIM_IC_Start_IT+0x102>
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	2b08      	cmp	r3, #8
 800756e:	d104      	bne.n	800757a <HAL_TIM_IC_Start_IT+0xfa>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2202      	movs	r2, #2
 8007574:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007578:	e003      	b.n	8007582 <HAL_TIM_IC_Start_IT+0x102>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2202      	movs	r2, #2
 800757e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	2b0c      	cmp	r3, #12
 8007586:	d841      	bhi.n	800760c <HAL_TIM_IC_Start_IT+0x18c>
 8007588:	a201      	add	r2, pc, #4	; (adr r2, 8007590 <HAL_TIM_IC_Start_IT+0x110>)
 800758a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800758e:	bf00      	nop
 8007590:	080075c5 	.word	0x080075c5
 8007594:	0800760d 	.word	0x0800760d
 8007598:	0800760d 	.word	0x0800760d
 800759c:	0800760d 	.word	0x0800760d
 80075a0:	080075d7 	.word	0x080075d7
 80075a4:	0800760d 	.word	0x0800760d
 80075a8:	0800760d 	.word	0x0800760d
 80075ac:	0800760d 	.word	0x0800760d
 80075b0:	080075e9 	.word	0x080075e9
 80075b4:	0800760d 	.word	0x0800760d
 80075b8:	0800760d 	.word	0x0800760d
 80075bc:	0800760d 	.word	0x0800760d
 80075c0:	080075fb 	.word	0x080075fb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	68da      	ldr	r2, [r3, #12]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f042 0202 	orr.w	r2, r2, #2
 80075d2:	60da      	str	r2, [r3, #12]
      break;
 80075d4:	e01d      	b.n	8007612 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	68da      	ldr	r2, [r3, #12]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f042 0204 	orr.w	r2, r2, #4
 80075e4:	60da      	str	r2, [r3, #12]
      break;
 80075e6:	e014      	b.n	8007612 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68da      	ldr	r2, [r3, #12]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f042 0208 	orr.w	r2, r2, #8
 80075f6:	60da      	str	r2, [r3, #12]
      break;
 80075f8:	e00b      	b.n	8007612 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68da      	ldr	r2, [r3, #12]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f042 0210 	orr.w	r2, r2, #16
 8007608:	60da      	str	r2, [r3, #12]
      break;
 800760a:	e002      	b.n	8007612 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800760c:	2301      	movs	r3, #1
 800760e:	73fb      	strb	r3, [r7, #15]
      break;
 8007610:	bf00      	nop
  }

  if (status == HAL_OK)
 8007612:	7bfb      	ldrb	r3, [r7, #15]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d148      	bne.n	80076aa <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	2201      	movs	r2, #1
 800761e:	6839      	ldr	r1, [r7, #0]
 8007620:	4618      	mov	r0, r3
 8007622:	f000 fd9d 	bl	8008160 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a22      	ldr	r2, [pc, #136]	; (80076b4 <HAL_TIM_IC_Start_IT+0x234>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d022      	beq.n	8007676 <HAL_TIM_IC_Start_IT+0x1f6>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007638:	d01d      	beq.n	8007676 <HAL_TIM_IC_Start_IT+0x1f6>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a1e      	ldr	r2, [pc, #120]	; (80076b8 <HAL_TIM_IC_Start_IT+0x238>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d018      	beq.n	8007676 <HAL_TIM_IC_Start_IT+0x1f6>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a1c      	ldr	r2, [pc, #112]	; (80076bc <HAL_TIM_IC_Start_IT+0x23c>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d013      	beq.n	8007676 <HAL_TIM_IC_Start_IT+0x1f6>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a1b      	ldr	r2, [pc, #108]	; (80076c0 <HAL_TIM_IC_Start_IT+0x240>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d00e      	beq.n	8007676 <HAL_TIM_IC_Start_IT+0x1f6>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a19      	ldr	r2, [pc, #100]	; (80076c4 <HAL_TIM_IC_Start_IT+0x244>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d009      	beq.n	8007676 <HAL_TIM_IC_Start_IT+0x1f6>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a18      	ldr	r2, [pc, #96]	; (80076c8 <HAL_TIM_IC_Start_IT+0x248>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d004      	beq.n	8007676 <HAL_TIM_IC_Start_IT+0x1f6>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a16      	ldr	r2, [pc, #88]	; (80076cc <HAL_TIM_IC_Start_IT+0x24c>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d111      	bne.n	800769a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	689b      	ldr	r3, [r3, #8]
 800767c:	f003 0307 	and.w	r3, r3, #7
 8007680:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	2b06      	cmp	r3, #6
 8007686:	d010      	beq.n	80076aa <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f042 0201 	orr.w	r2, r2, #1
 8007696:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007698:	e007      	b.n	80076aa <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f042 0201 	orr.w	r2, r2, #1
 80076a8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80076aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3710      	adds	r7, #16
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}
 80076b4:	40010000 	.word	0x40010000
 80076b8:	40000400 	.word	0x40000400
 80076bc:	40000800 	.word	0x40000800
 80076c0:	40000c00 	.word	0x40000c00
 80076c4:	40010400 	.word	0x40010400
 80076c8:	40014000 	.word	0x40014000
 80076cc:	40001800 	.word	0x40001800

080076d0 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d101      	bne.n	80076e4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	e041      	b.n	8007768 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d106      	bne.n	80076fe <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f000 f839 	bl	8007770 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2202      	movs	r2, #2
 8007702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681a      	ldr	r2, [r3, #0]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	3304      	adds	r3, #4
 800770e:	4619      	mov	r1, r3
 8007710:	4610      	mov	r0, r2
 8007712:	f000 fac1 	bl	8007c98 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	681a      	ldr	r2, [r3, #0]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f022 0208 	bic.w	r2, r2, #8
 8007724:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	6819      	ldr	r1, [r3, #0]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	683a      	ldr	r2, [r7, #0]
 8007732:	430a      	orrs	r2, r1
 8007734:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2201      	movs	r2, #1
 800773a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2201      	movs	r2, #1
 8007742:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2201      	movs	r2, #1
 800774a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2201      	movs	r2, #1
 8007752:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2201      	movs	r2, #1
 800775a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2201      	movs	r2, #1
 8007762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007766:	2300      	movs	r3, #0
}
 8007768:	4618      	mov	r0, r3
 800776a:	3708      	adds	r7, #8
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}

08007770 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007778:	bf00      	nop
 800777a:	370c      	adds	r7, #12
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr

08007784 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b082      	sub	sp, #8
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	f003 0302 	and.w	r3, r3, #2
 8007796:	2b02      	cmp	r3, #2
 8007798:	d122      	bne.n	80077e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	f003 0302 	and.w	r3, r3, #2
 80077a4:	2b02      	cmp	r3, #2
 80077a6:	d11b      	bne.n	80077e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f06f 0202 	mvn.w	r2, #2
 80077b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2201      	movs	r2, #1
 80077b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	699b      	ldr	r3, [r3, #24]
 80077be:	f003 0303 	and.w	r3, r3, #3
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d003      	beq.n	80077ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f7fc fa8c 	bl	8003ce4 <HAL_TIM_IC_CaptureCallback>
 80077cc:	e005      	b.n	80077da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f000 fa43 	bl	8007c5a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f000 fa4a 	bl	8007c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2200      	movs	r2, #0
 80077de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	f003 0304 	and.w	r3, r3, #4
 80077ea:	2b04      	cmp	r3, #4
 80077ec:	d122      	bne.n	8007834 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	f003 0304 	and.w	r3, r3, #4
 80077f8:	2b04      	cmp	r3, #4
 80077fa:	d11b      	bne.n	8007834 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f06f 0204 	mvn.w	r2, #4
 8007804:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2202      	movs	r2, #2
 800780a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	699b      	ldr	r3, [r3, #24]
 8007812:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007816:	2b00      	cmp	r3, #0
 8007818:	d003      	beq.n	8007822 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f7fc fa62 	bl	8003ce4 <HAL_TIM_IC_CaptureCallback>
 8007820:	e005      	b.n	800782e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 fa19 	bl	8007c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007828:	6878      	ldr	r0, [r7, #4]
 800782a:	f000 fa20 	bl	8007c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2200      	movs	r2, #0
 8007832:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	691b      	ldr	r3, [r3, #16]
 800783a:	f003 0308 	and.w	r3, r3, #8
 800783e:	2b08      	cmp	r3, #8
 8007840:	d122      	bne.n	8007888 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	68db      	ldr	r3, [r3, #12]
 8007848:	f003 0308 	and.w	r3, r3, #8
 800784c:	2b08      	cmp	r3, #8
 800784e:	d11b      	bne.n	8007888 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f06f 0208 	mvn.w	r2, #8
 8007858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2204      	movs	r2, #4
 800785e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	69db      	ldr	r3, [r3, #28]
 8007866:	f003 0303 	and.w	r3, r3, #3
 800786a:	2b00      	cmp	r3, #0
 800786c:	d003      	beq.n	8007876 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f7fc fa38 	bl	8003ce4 <HAL_TIM_IC_CaptureCallback>
 8007874:	e005      	b.n	8007882 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 f9ef 	bl	8007c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f000 f9f6 	bl	8007c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2200      	movs	r2, #0
 8007886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	691b      	ldr	r3, [r3, #16]
 800788e:	f003 0310 	and.w	r3, r3, #16
 8007892:	2b10      	cmp	r3, #16
 8007894:	d122      	bne.n	80078dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	f003 0310 	and.w	r3, r3, #16
 80078a0:	2b10      	cmp	r3, #16
 80078a2:	d11b      	bne.n	80078dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f06f 0210 	mvn.w	r2, #16
 80078ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2208      	movs	r2, #8
 80078b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	69db      	ldr	r3, [r3, #28]
 80078ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d003      	beq.n	80078ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f7fc fa0e 	bl	8003ce4 <HAL_TIM_IC_CaptureCallback>
 80078c8:	e005      	b.n	80078d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f9c5 	bl	8007c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f000 f9cc 	bl	8007c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2200      	movs	r2, #0
 80078da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	691b      	ldr	r3, [r3, #16]
 80078e2:	f003 0301 	and.w	r3, r3, #1
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d10e      	bne.n	8007908 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	68db      	ldr	r3, [r3, #12]
 80078f0:	f003 0301 	and.w	r3, r3, #1
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d107      	bne.n	8007908 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f06f 0201 	mvn.w	r2, #1
 8007900:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f7fc fa28 	bl	8003d58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	691b      	ldr	r3, [r3, #16]
 800790e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007912:	2b80      	cmp	r3, #128	; 0x80
 8007914:	d10e      	bne.n	8007934 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007920:	2b80      	cmp	r3, #128	; 0x80
 8007922:	d107      	bne.n	8007934 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800792c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 fcc2 	bl	80082b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800793e:	2b40      	cmp	r3, #64	; 0x40
 8007940:	d10e      	bne.n	8007960 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800794c:	2b40      	cmp	r3, #64	; 0x40
 800794e:	d107      	bne.n	8007960 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f000 f991 	bl	8007c82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	691b      	ldr	r3, [r3, #16]
 8007966:	f003 0320 	and.w	r3, r3, #32
 800796a:	2b20      	cmp	r3, #32
 800796c:	d10e      	bne.n	800798c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	68db      	ldr	r3, [r3, #12]
 8007974:	f003 0320 	and.w	r3, r3, #32
 8007978:	2b20      	cmp	r3, #32
 800797a:	d107      	bne.n	800798c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f06f 0220 	mvn.w	r2, #32
 8007984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f000 fc8c 	bl	80082a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800798c:	bf00      	nop
 800798e:	3708      	adds	r7, #8
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b086      	sub	sp, #24
 8007998:	af00      	add	r7, sp, #0
 800799a:	60f8      	str	r0, [r7, #12]
 800799c:	60b9      	str	r1, [r7, #8]
 800799e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80079a0:	2300      	movs	r3, #0
 80079a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d101      	bne.n	80079b2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80079ae:	2302      	movs	r3, #2
 80079b0:	e088      	b.n	8007ac4 <HAL_TIM_IC_ConfigChannel+0x130>
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2201      	movs	r2, #1
 80079b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d11b      	bne.n	80079f8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6818      	ldr	r0, [r3, #0]
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	6819      	ldr	r1, [r3, #0]
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	685a      	ldr	r2, [r3, #4]
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	f000 fa02 	bl	8007dd8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	699a      	ldr	r2, [r3, #24]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f022 020c 	bic.w	r2, r2, #12
 80079e2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	6999      	ldr	r1, [r3, #24]
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	689a      	ldr	r2, [r3, #8]
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	430a      	orrs	r2, r1
 80079f4:	619a      	str	r2, [r3, #24]
 80079f6:	e060      	b.n	8007aba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2b04      	cmp	r3, #4
 80079fc:	d11c      	bne.n	8007a38 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6818      	ldr	r0, [r3, #0]
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	6819      	ldr	r1, [r3, #0]
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	685a      	ldr	r2, [r3, #4]
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	68db      	ldr	r3, [r3, #12]
 8007a0e:	f000 fa86 	bl	8007f1e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	699a      	ldr	r2, [r3, #24]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007a20:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	6999      	ldr	r1, [r3, #24]
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	021a      	lsls	r2, r3, #8
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	430a      	orrs	r2, r1
 8007a34:	619a      	str	r2, [r3, #24]
 8007a36:	e040      	b.n	8007aba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2b08      	cmp	r3, #8
 8007a3c:	d11b      	bne.n	8007a76 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6818      	ldr	r0, [r3, #0]
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	6819      	ldr	r1, [r3, #0]
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	685a      	ldr	r2, [r3, #4]
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	68db      	ldr	r3, [r3, #12]
 8007a4e:	f000 fad3 	bl	8007ff8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	69da      	ldr	r2, [r3, #28]
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f022 020c 	bic.w	r2, r2, #12
 8007a60:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	69d9      	ldr	r1, [r3, #28]
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	689a      	ldr	r2, [r3, #8]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	430a      	orrs	r2, r1
 8007a72:	61da      	str	r2, [r3, #28]
 8007a74:	e021      	b.n	8007aba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2b0c      	cmp	r3, #12
 8007a7a:	d11c      	bne.n	8007ab6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	6818      	ldr	r0, [r3, #0]
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	6819      	ldr	r1, [r3, #0]
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	685a      	ldr	r2, [r3, #4]
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	68db      	ldr	r3, [r3, #12]
 8007a8c:	f000 faf0 	bl	8008070 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	69da      	ldr	r2, [r3, #28]
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007a9e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	69d9      	ldr	r1, [r3, #28]
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	689b      	ldr	r3, [r3, #8]
 8007aaa:	021a      	lsls	r2, r3, #8
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	430a      	orrs	r2, r1
 8007ab2:	61da      	str	r2, [r3, #28]
 8007ab4:	e001      	b.n	8007aba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2200      	movs	r2, #0
 8007abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007ac2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3718      	adds	r7, #24
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d101      	bne.n	8007ae8 <HAL_TIM_ConfigClockSource+0x1c>
 8007ae4:	2302      	movs	r3, #2
 8007ae6:	e0b4      	b.n	8007c52 <HAL_TIM_ConfigClockSource+0x186>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2201      	movs	r2, #1
 8007aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2202      	movs	r2, #2
 8007af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007b06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	68ba      	ldr	r2, [r7, #8]
 8007b16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b20:	d03e      	beq.n	8007ba0 <HAL_TIM_ConfigClockSource+0xd4>
 8007b22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b26:	f200 8087 	bhi.w	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b2e:	f000 8086 	beq.w	8007c3e <HAL_TIM_ConfigClockSource+0x172>
 8007b32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b36:	d87f      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b38:	2b70      	cmp	r3, #112	; 0x70
 8007b3a:	d01a      	beq.n	8007b72 <HAL_TIM_ConfigClockSource+0xa6>
 8007b3c:	2b70      	cmp	r3, #112	; 0x70
 8007b3e:	d87b      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b40:	2b60      	cmp	r3, #96	; 0x60
 8007b42:	d050      	beq.n	8007be6 <HAL_TIM_ConfigClockSource+0x11a>
 8007b44:	2b60      	cmp	r3, #96	; 0x60
 8007b46:	d877      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b48:	2b50      	cmp	r3, #80	; 0x50
 8007b4a:	d03c      	beq.n	8007bc6 <HAL_TIM_ConfigClockSource+0xfa>
 8007b4c:	2b50      	cmp	r3, #80	; 0x50
 8007b4e:	d873      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b50:	2b40      	cmp	r3, #64	; 0x40
 8007b52:	d058      	beq.n	8007c06 <HAL_TIM_ConfigClockSource+0x13a>
 8007b54:	2b40      	cmp	r3, #64	; 0x40
 8007b56:	d86f      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b58:	2b30      	cmp	r3, #48	; 0x30
 8007b5a:	d064      	beq.n	8007c26 <HAL_TIM_ConfigClockSource+0x15a>
 8007b5c:	2b30      	cmp	r3, #48	; 0x30
 8007b5e:	d86b      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b60:	2b20      	cmp	r3, #32
 8007b62:	d060      	beq.n	8007c26 <HAL_TIM_ConfigClockSource+0x15a>
 8007b64:	2b20      	cmp	r3, #32
 8007b66:	d867      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d05c      	beq.n	8007c26 <HAL_TIM_ConfigClockSource+0x15a>
 8007b6c:	2b10      	cmp	r3, #16
 8007b6e:	d05a      	beq.n	8007c26 <HAL_TIM_ConfigClockSource+0x15a>
 8007b70:	e062      	b.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6818      	ldr	r0, [r3, #0]
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	6899      	ldr	r1, [r3, #8]
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	685a      	ldr	r2, [r3, #4]
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	68db      	ldr	r3, [r3, #12]
 8007b82:	f000 facd 	bl	8008120 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	689b      	ldr	r3, [r3, #8]
 8007b8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007b94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	68ba      	ldr	r2, [r7, #8]
 8007b9c:	609a      	str	r2, [r3, #8]
      break;
 8007b9e:	e04f      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6818      	ldr	r0, [r3, #0]
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	6899      	ldr	r1, [r3, #8]
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	685a      	ldr	r2, [r3, #4]
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	68db      	ldr	r3, [r3, #12]
 8007bb0:	f000 fab6 	bl	8008120 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	689a      	ldr	r2, [r3, #8]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007bc2:	609a      	str	r2, [r3, #8]
      break;
 8007bc4:	e03c      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6818      	ldr	r0, [r3, #0]
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	6859      	ldr	r1, [r3, #4]
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	68db      	ldr	r3, [r3, #12]
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	f000 f974 	bl	8007ec0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	2150      	movs	r1, #80	; 0x50
 8007bde:	4618      	mov	r0, r3
 8007be0:	f000 fa83 	bl	80080ea <TIM_ITRx_SetConfig>
      break;
 8007be4:	e02c      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6818      	ldr	r0, [r3, #0]
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	6859      	ldr	r1, [r3, #4]
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	f000 f9d0 	bl	8007f98 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	2160      	movs	r1, #96	; 0x60
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f000 fa73 	bl	80080ea <TIM_ITRx_SetConfig>
      break;
 8007c04:	e01c      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6818      	ldr	r0, [r3, #0]
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	6859      	ldr	r1, [r3, #4]
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	461a      	mov	r2, r3
 8007c14:	f000 f954 	bl	8007ec0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	2140      	movs	r1, #64	; 0x40
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f000 fa63 	bl	80080ea <TIM_ITRx_SetConfig>
      break;
 8007c24:	e00c      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4619      	mov	r1, r3
 8007c30:	4610      	mov	r0, r2
 8007c32:	f000 fa5a 	bl	80080ea <TIM_ITRx_SetConfig>
      break;
 8007c36:	e003      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007c38:	2301      	movs	r3, #1
 8007c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8007c3c:	e000      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007c3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2201      	movs	r2, #1
 8007c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	3710      	adds	r7, #16
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}

08007c5a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007c5a:	b480      	push	{r7}
 8007c5c:	b083      	sub	sp, #12
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007c62:	bf00      	nop
 8007c64:	370c      	adds	r7, #12
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr

08007c6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007c6e:	b480      	push	{r7}
 8007c70:	b083      	sub	sp, #12
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007c76:	bf00      	nop
 8007c78:	370c      	adds	r7, #12
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr

08007c82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007c82:	b480      	push	{r7}
 8007c84:	b083      	sub	sp, #12
 8007c86:	af00      	add	r7, sp, #0
 8007c88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007c8a:	bf00      	nop
 8007c8c:	370c      	adds	r7, #12
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c94:	4770      	bx	lr
	...

08007c98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b085      	sub	sp, #20
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	4a40      	ldr	r2, [pc, #256]	; (8007dac <TIM_Base_SetConfig+0x114>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d013      	beq.n	8007cd8 <TIM_Base_SetConfig+0x40>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cb6:	d00f      	beq.n	8007cd8 <TIM_Base_SetConfig+0x40>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	4a3d      	ldr	r2, [pc, #244]	; (8007db0 <TIM_Base_SetConfig+0x118>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d00b      	beq.n	8007cd8 <TIM_Base_SetConfig+0x40>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	4a3c      	ldr	r2, [pc, #240]	; (8007db4 <TIM_Base_SetConfig+0x11c>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d007      	beq.n	8007cd8 <TIM_Base_SetConfig+0x40>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	4a3b      	ldr	r2, [pc, #236]	; (8007db8 <TIM_Base_SetConfig+0x120>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d003      	beq.n	8007cd8 <TIM_Base_SetConfig+0x40>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	4a3a      	ldr	r2, [pc, #232]	; (8007dbc <TIM_Base_SetConfig+0x124>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d108      	bne.n	8007cea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	4a2f      	ldr	r2, [pc, #188]	; (8007dac <TIM_Base_SetConfig+0x114>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d02b      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cf8:	d027      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	4a2c      	ldr	r2, [pc, #176]	; (8007db0 <TIM_Base_SetConfig+0x118>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d023      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	4a2b      	ldr	r2, [pc, #172]	; (8007db4 <TIM_Base_SetConfig+0x11c>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d01f      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	4a2a      	ldr	r2, [pc, #168]	; (8007db8 <TIM_Base_SetConfig+0x120>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d01b      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	4a29      	ldr	r2, [pc, #164]	; (8007dbc <TIM_Base_SetConfig+0x124>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d017      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	4a28      	ldr	r2, [pc, #160]	; (8007dc0 <TIM_Base_SetConfig+0x128>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d013      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	4a27      	ldr	r2, [pc, #156]	; (8007dc4 <TIM_Base_SetConfig+0x12c>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d00f      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	4a26      	ldr	r2, [pc, #152]	; (8007dc8 <TIM_Base_SetConfig+0x130>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d00b      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	4a25      	ldr	r2, [pc, #148]	; (8007dcc <TIM_Base_SetConfig+0x134>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d007      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	4a24      	ldr	r2, [pc, #144]	; (8007dd0 <TIM_Base_SetConfig+0x138>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d003      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	4a23      	ldr	r2, [pc, #140]	; (8007dd4 <TIM_Base_SetConfig+0x13c>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d108      	bne.n	8007d5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	68db      	ldr	r3, [r3, #12]
 8007d56:	68fa      	ldr	r2, [r7, #12]
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	695b      	ldr	r3, [r3, #20]
 8007d66:	4313      	orrs	r3, r2
 8007d68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	68fa      	ldr	r2, [r7, #12]
 8007d6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	689a      	ldr	r2, [r3, #8]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	4a0a      	ldr	r2, [pc, #40]	; (8007dac <TIM_Base_SetConfig+0x114>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d003      	beq.n	8007d90 <TIM_Base_SetConfig+0xf8>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	4a0c      	ldr	r2, [pc, #48]	; (8007dbc <TIM_Base_SetConfig+0x124>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d103      	bne.n	8007d98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	691a      	ldr	r2, [r3, #16]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	615a      	str	r2, [r3, #20]
}
 8007d9e:	bf00      	nop
 8007da0:	3714      	adds	r7, #20
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	40010000 	.word	0x40010000
 8007db0:	40000400 	.word	0x40000400
 8007db4:	40000800 	.word	0x40000800
 8007db8:	40000c00 	.word	0x40000c00
 8007dbc:	40010400 	.word	0x40010400
 8007dc0:	40014000 	.word	0x40014000
 8007dc4:	40014400 	.word	0x40014400
 8007dc8:	40014800 	.word	0x40014800
 8007dcc:	40001800 	.word	0x40001800
 8007dd0:	40001c00 	.word	0x40001c00
 8007dd4:	40002000 	.word	0x40002000

08007dd8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b087      	sub	sp, #28
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	60f8      	str	r0, [r7, #12]
 8007de0:	60b9      	str	r1, [r7, #8]
 8007de2:	607a      	str	r2, [r7, #4]
 8007de4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	6a1b      	ldr	r3, [r3, #32]
 8007dea:	f023 0201 	bic.w	r2, r3, #1
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	699b      	ldr	r3, [r3, #24]
 8007df6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	6a1b      	ldr	r3, [r3, #32]
 8007dfc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	4a28      	ldr	r2, [pc, #160]	; (8007ea4 <TIM_TI1_SetConfig+0xcc>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d01b      	beq.n	8007e3e <TIM_TI1_SetConfig+0x66>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e0c:	d017      	beq.n	8007e3e <TIM_TI1_SetConfig+0x66>
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	4a25      	ldr	r2, [pc, #148]	; (8007ea8 <TIM_TI1_SetConfig+0xd0>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d013      	beq.n	8007e3e <TIM_TI1_SetConfig+0x66>
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	4a24      	ldr	r2, [pc, #144]	; (8007eac <TIM_TI1_SetConfig+0xd4>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d00f      	beq.n	8007e3e <TIM_TI1_SetConfig+0x66>
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	4a23      	ldr	r2, [pc, #140]	; (8007eb0 <TIM_TI1_SetConfig+0xd8>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d00b      	beq.n	8007e3e <TIM_TI1_SetConfig+0x66>
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	4a22      	ldr	r2, [pc, #136]	; (8007eb4 <TIM_TI1_SetConfig+0xdc>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d007      	beq.n	8007e3e <TIM_TI1_SetConfig+0x66>
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	4a21      	ldr	r2, [pc, #132]	; (8007eb8 <TIM_TI1_SetConfig+0xe0>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d003      	beq.n	8007e3e <TIM_TI1_SetConfig+0x66>
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	4a20      	ldr	r2, [pc, #128]	; (8007ebc <TIM_TI1_SetConfig+0xe4>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d101      	bne.n	8007e42 <TIM_TI1_SetConfig+0x6a>
 8007e3e:	2301      	movs	r3, #1
 8007e40:	e000      	b.n	8007e44 <TIM_TI1_SetConfig+0x6c>
 8007e42:	2300      	movs	r3, #0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d008      	beq.n	8007e5a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	f023 0303 	bic.w	r3, r3, #3
 8007e4e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007e50:	697a      	ldr	r2, [r7, #20]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	617b      	str	r3, [r7, #20]
 8007e58:	e003      	b.n	8007e62 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	f043 0301 	orr.w	r3, r3, #1
 8007e60:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	011b      	lsls	r3, r3, #4
 8007e6e:	b2db      	uxtb	r3, r3
 8007e70:	697a      	ldr	r2, [r7, #20]
 8007e72:	4313      	orrs	r3, r2
 8007e74:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	f023 030a 	bic.w	r3, r3, #10
 8007e7c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	f003 030a 	and.w	r3, r3, #10
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	4313      	orrs	r3, r2
 8007e88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	697a      	ldr	r2, [r7, #20]
 8007e8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	693a      	ldr	r2, [r7, #16]
 8007e94:	621a      	str	r2, [r3, #32]
}
 8007e96:	bf00      	nop
 8007e98:	371c      	adds	r7, #28
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea0:	4770      	bx	lr
 8007ea2:	bf00      	nop
 8007ea4:	40010000 	.word	0x40010000
 8007ea8:	40000400 	.word	0x40000400
 8007eac:	40000800 	.word	0x40000800
 8007eb0:	40000c00 	.word	0x40000c00
 8007eb4:	40010400 	.word	0x40010400
 8007eb8:	40014000 	.word	0x40014000
 8007ebc:	40001800 	.word	0x40001800

08007ec0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b087      	sub	sp, #28
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6a1b      	ldr	r3, [r3, #32]
 8007ed0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	6a1b      	ldr	r3, [r3, #32]
 8007ed6:	f023 0201 	bic.w	r2, r3, #1
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	699b      	ldr	r3, [r3, #24]
 8007ee2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007eea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	011b      	lsls	r3, r3, #4
 8007ef0:	693a      	ldr	r2, [r7, #16]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	f023 030a 	bic.w	r3, r3, #10
 8007efc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007efe:	697a      	ldr	r2, [r7, #20]
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	4313      	orrs	r3, r2
 8007f04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	693a      	ldr	r2, [r7, #16]
 8007f0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	697a      	ldr	r2, [r7, #20]
 8007f10:	621a      	str	r2, [r3, #32]
}
 8007f12:	bf00      	nop
 8007f14:	371c      	adds	r7, #28
 8007f16:	46bd      	mov	sp, r7
 8007f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1c:	4770      	bx	lr

08007f1e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007f1e:	b480      	push	{r7}
 8007f20:	b087      	sub	sp, #28
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	60f8      	str	r0, [r7, #12]
 8007f26:	60b9      	str	r1, [r7, #8]
 8007f28:	607a      	str	r2, [r7, #4]
 8007f2a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	6a1b      	ldr	r3, [r3, #32]
 8007f30:	f023 0210 	bic.w	r2, r3, #16
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	699b      	ldr	r3, [r3, #24]
 8007f3c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f4a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	021b      	lsls	r3, r3, #8
 8007f50:	697a      	ldr	r2, [r7, #20]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007f5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	031b      	lsls	r3, r3, #12
 8007f62:	b29b      	uxth	r3, r3
 8007f64:	697a      	ldr	r2, [r7, #20]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007f70:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	011b      	lsls	r3, r3, #4
 8007f76:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007f7a:	693a      	ldr	r2, [r7, #16]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	697a      	ldr	r2, [r7, #20]
 8007f84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	693a      	ldr	r2, [r7, #16]
 8007f8a:	621a      	str	r2, [r3, #32]
}
 8007f8c:	bf00      	nop
 8007f8e:	371c      	adds	r7, #28
 8007f90:	46bd      	mov	sp, r7
 8007f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f96:	4770      	bx	lr

08007f98 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b087      	sub	sp, #28
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	60f8      	str	r0, [r7, #12]
 8007fa0:	60b9      	str	r1, [r7, #8]
 8007fa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6a1b      	ldr	r3, [r3, #32]
 8007fa8:	f023 0210 	bic.w	r2, r3, #16
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	699b      	ldr	r3, [r3, #24]
 8007fb4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	6a1b      	ldr	r3, [r3, #32]
 8007fba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007fc2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	031b      	lsls	r3, r3, #12
 8007fc8:	697a      	ldr	r2, [r7, #20]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007fd4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	011b      	lsls	r3, r3, #4
 8007fda:	693a      	ldr	r2, [r7, #16]
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	697a      	ldr	r2, [r7, #20]
 8007fe4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	693a      	ldr	r2, [r7, #16]
 8007fea:	621a      	str	r2, [r3, #32]
}
 8007fec:	bf00      	nop
 8007fee:	371c      	adds	r7, #28
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr

08007ff8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b087      	sub	sp, #28
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	60f8      	str	r0, [r7, #12]
 8008000:	60b9      	str	r1, [r7, #8]
 8008002:	607a      	str	r2, [r7, #4]
 8008004:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	6a1b      	ldr	r3, [r3, #32]
 800800a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	69db      	ldr	r3, [r3, #28]
 8008016:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	6a1b      	ldr	r3, [r3, #32]
 800801c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	f023 0303 	bic.w	r3, r3, #3
 8008024:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008026:	697a      	ldr	r2, [r7, #20]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4313      	orrs	r3, r2
 800802c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008034:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	011b      	lsls	r3, r3, #4
 800803a:	b2db      	uxtb	r3, r3
 800803c:	697a      	ldr	r2, [r7, #20]
 800803e:	4313      	orrs	r3, r2
 8008040:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008048:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	021b      	lsls	r3, r3, #8
 800804e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008052:	693a      	ldr	r2, [r7, #16]
 8008054:	4313      	orrs	r3, r2
 8008056:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	697a      	ldr	r2, [r7, #20]
 800805c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	693a      	ldr	r2, [r7, #16]
 8008062:	621a      	str	r2, [r3, #32]
}
 8008064:	bf00      	nop
 8008066:	371c      	adds	r7, #28
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008070:	b480      	push	{r7}
 8008072:	b087      	sub	sp, #28
 8008074:	af00      	add	r7, sp, #0
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	60b9      	str	r1, [r7, #8]
 800807a:	607a      	str	r2, [r7, #4]
 800807c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	6a1b      	ldr	r3, [r3, #32]
 8008082:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	69db      	ldr	r3, [r3, #28]
 800808e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	6a1b      	ldr	r3, [r3, #32]
 8008094:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800809c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	021b      	lsls	r3, r3, #8
 80080a2:	697a      	ldr	r2, [r7, #20]
 80080a4:	4313      	orrs	r3, r2
 80080a6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80080ae:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	031b      	lsls	r3, r3, #12
 80080b4:	b29b      	uxth	r3, r3
 80080b6:	697a      	ldr	r2, [r7, #20]
 80080b8:	4313      	orrs	r3, r2
 80080ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80080c2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	031b      	lsls	r3, r3, #12
 80080c8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80080cc:	693a      	ldr	r2, [r7, #16]
 80080ce:	4313      	orrs	r3, r2
 80080d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	697a      	ldr	r2, [r7, #20]
 80080d6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	693a      	ldr	r2, [r7, #16]
 80080dc:	621a      	str	r2, [r3, #32]
}
 80080de:	bf00      	nop
 80080e0:	371c      	adds	r7, #28
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr

080080ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80080ea:	b480      	push	{r7}
 80080ec:	b085      	sub	sp, #20
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	6078      	str	r0, [r7, #4]
 80080f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008100:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008102:	683a      	ldr	r2, [r7, #0]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	4313      	orrs	r3, r2
 8008108:	f043 0307 	orr.w	r3, r3, #7
 800810c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	68fa      	ldr	r2, [r7, #12]
 8008112:	609a      	str	r2, [r3, #8]
}
 8008114:	bf00      	nop
 8008116:	3714      	adds	r7, #20
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr

08008120 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008120:	b480      	push	{r7}
 8008122:	b087      	sub	sp, #28
 8008124:	af00      	add	r7, sp, #0
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	607a      	str	r2, [r7, #4]
 800812c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	689b      	ldr	r3, [r3, #8]
 8008132:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800813a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	021a      	lsls	r2, r3, #8
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	431a      	orrs	r2, r3
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	4313      	orrs	r3, r2
 8008148:	697a      	ldr	r2, [r7, #20]
 800814a:	4313      	orrs	r3, r2
 800814c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	697a      	ldr	r2, [r7, #20]
 8008152:	609a      	str	r2, [r3, #8]
}
 8008154:	bf00      	nop
 8008156:	371c      	adds	r7, #28
 8008158:	46bd      	mov	sp, r7
 800815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815e:	4770      	bx	lr

08008160 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008160:	b480      	push	{r7}
 8008162:	b087      	sub	sp, #28
 8008164:	af00      	add	r7, sp, #0
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	f003 031f 	and.w	r3, r3, #31
 8008172:	2201      	movs	r2, #1
 8008174:	fa02 f303 	lsl.w	r3, r2, r3
 8008178:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	6a1a      	ldr	r2, [r3, #32]
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	43db      	mvns	r3, r3
 8008182:	401a      	ands	r2, r3
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6a1a      	ldr	r2, [r3, #32]
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	f003 031f 	and.w	r3, r3, #31
 8008192:	6879      	ldr	r1, [r7, #4]
 8008194:	fa01 f303 	lsl.w	r3, r1, r3
 8008198:	431a      	orrs	r2, r3
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	621a      	str	r2, [r3, #32]
}
 800819e:	bf00      	nop
 80081a0:	371c      	adds	r7, #28
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr
	...

080081ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b085      	sub	sp, #20
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d101      	bne.n	80081c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80081c0:	2302      	movs	r3, #2
 80081c2:	e05a      	b.n	800827a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2202      	movs	r2, #2
 80081d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	68fa      	ldr	r2, [r7, #12]
 80081f2:	4313      	orrs	r3, r2
 80081f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	68fa      	ldr	r2, [r7, #12]
 80081fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a21      	ldr	r2, [pc, #132]	; (8008288 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d022      	beq.n	800824e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008210:	d01d      	beq.n	800824e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	4a1d      	ldr	r2, [pc, #116]	; (800828c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d018      	beq.n	800824e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a1b      	ldr	r2, [pc, #108]	; (8008290 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d013      	beq.n	800824e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a1a      	ldr	r2, [pc, #104]	; (8008294 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d00e      	beq.n	800824e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a18      	ldr	r2, [pc, #96]	; (8008298 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d009      	beq.n	800824e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4a17      	ldr	r2, [pc, #92]	; (800829c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d004      	beq.n	800824e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a15      	ldr	r2, [pc, #84]	; (80082a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d10c      	bne.n	8008268 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008254:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	685b      	ldr	r3, [r3, #4]
 800825a:	68ba      	ldr	r2, [r7, #8]
 800825c:	4313      	orrs	r3, r2
 800825e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	68ba      	ldr	r2, [r7, #8]
 8008266:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2201      	movs	r2, #1
 800826c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2200      	movs	r2, #0
 8008274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008278:	2300      	movs	r3, #0
}
 800827a:	4618      	mov	r0, r3
 800827c:	3714      	adds	r7, #20
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr
 8008286:	bf00      	nop
 8008288:	40010000 	.word	0x40010000
 800828c:	40000400 	.word	0x40000400
 8008290:	40000800 	.word	0x40000800
 8008294:	40000c00 	.word	0x40000c00
 8008298:	40010400 	.word	0x40010400
 800829c:	40014000 	.word	0x40014000
 80082a0:	40001800 	.word	0x40001800

080082a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b083      	sub	sp, #12
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80082ac:	bf00      	nop
 80082ae:	370c      	adds	r7, #12
 80082b0:	46bd      	mov	sp, r7
 80082b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b6:	4770      	bx	lr

080082b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b082      	sub	sp, #8
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d101      	bne.n	80082de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80082da:	2301      	movs	r3, #1
 80082dc:	e03f      	b.n	800835e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d106      	bne.n	80082f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f7fc fa20 	bl	8004738 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2224      	movs	r2, #36	; 0x24
 80082fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	68da      	ldr	r2, [r3, #12]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800830e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f001 f855 	bl	80093c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	691a      	ldr	r2, [r3, #16]
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008324:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	695a      	ldr	r2, [r3, #20]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008334:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	68da      	ldr	r2, [r3, #12]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008344:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2200      	movs	r2, #0
 800834a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2220      	movs	r2, #32
 8008350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2220      	movs	r2, #32
 8008358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800835c:	2300      	movs	r3, #0
}
 800835e:	4618      	mov	r0, r3
 8008360:	3708      	adds	r7, #8
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}

08008366 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008366:	b580      	push	{r7, lr}
 8008368:	b08a      	sub	sp, #40	; 0x28
 800836a:	af02      	add	r7, sp, #8
 800836c:	60f8      	str	r0, [r7, #12]
 800836e:	60b9      	str	r1, [r7, #8]
 8008370:	603b      	str	r3, [r7, #0]
 8008372:	4613      	mov	r3, r2
 8008374:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008376:	2300      	movs	r3, #0
 8008378:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008380:	b2db      	uxtb	r3, r3
 8008382:	2b20      	cmp	r3, #32
 8008384:	d17c      	bne.n	8008480 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d002      	beq.n	8008392 <HAL_UART_Transmit+0x2c>
 800838c:	88fb      	ldrh	r3, [r7, #6]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d101      	bne.n	8008396 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e075      	b.n	8008482 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800839c:	2b01      	cmp	r3, #1
 800839e:	d101      	bne.n	80083a4 <HAL_UART_Transmit+0x3e>
 80083a0:	2302      	movs	r3, #2
 80083a2:	e06e      	b.n	8008482 <HAL_UART_Transmit+0x11c>
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2200      	movs	r2, #0
 80083b0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2221      	movs	r2, #33	; 0x21
 80083b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80083ba:	f7fc ff0b 	bl	80051d4 <HAL_GetTick>
 80083be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	88fa      	ldrh	r2, [r7, #6]
 80083c4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	88fa      	ldrh	r2, [r7, #6]
 80083ca:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	689b      	ldr	r3, [r3, #8]
 80083d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083d4:	d108      	bne.n	80083e8 <HAL_UART_Transmit+0x82>
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	691b      	ldr	r3, [r3, #16]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d104      	bne.n	80083e8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80083de:	2300      	movs	r3, #0
 80083e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	61bb      	str	r3, [r7, #24]
 80083e6:	e003      	b.n	80083f0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80083ec:	2300      	movs	r3, #0
 80083ee:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	2200      	movs	r2, #0
 80083f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80083f8:	e02a      	b.n	8008450 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	9300      	str	r3, [sp, #0]
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	2200      	movs	r2, #0
 8008402:	2180      	movs	r1, #128	; 0x80
 8008404:	68f8      	ldr	r0, [r7, #12]
 8008406:	f000 fccf 	bl	8008da8 <UART_WaitOnFlagUntilTimeout>
 800840a:	4603      	mov	r3, r0
 800840c:	2b00      	cmp	r3, #0
 800840e:	d001      	beq.n	8008414 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008410:	2303      	movs	r3, #3
 8008412:	e036      	b.n	8008482 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008414:	69fb      	ldr	r3, [r7, #28]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d10b      	bne.n	8008432 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800841a:	69bb      	ldr	r3, [r7, #24]
 800841c:	881b      	ldrh	r3, [r3, #0]
 800841e:	461a      	mov	r2, r3
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008428:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800842a:	69bb      	ldr	r3, [r7, #24]
 800842c:	3302      	adds	r3, #2
 800842e:	61bb      	str	r3, [r7, #24]
 8008430:	e007      	b.n	8008442 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008432:	69fb      	ldr	r3, [r7, #28]
 8008434:	781a      	ldrb	r2, [r3, #0]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800843c:	69fb      	ldr	r3, [r7, #28]
 800843e:	3301      	adds	r3, #1
 8008440:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008446:	b29b      	uxth	r3, r3
 8008448:	3b01      	subs	r3, #1
 800844a:	b29a      	uxth	r2, r3
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008454:	b29b      	uxth	r3, r3
 8008456:	2b00      	cmp	r3, #0
 8008458:	d1cf      	bne.n	80083fa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	9300      	str	r3, [sp, #0]
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	2200      	movs	r2, #0
 8008462:	2140      	movs	r1, #64	; 0x40
 8008464:	68f8      	ldr	r0, [r7, #12]
 8008466:	f000 fc9f 	bl	8008da8 <UART_WaitOnFlagUntilTimeout>
 800846a:	4603      	mov	r3, r0
 800846c:	2b00      	cmp	r3, #0
 800846e:	d001      	beq.n	8008474 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008470:	2303      	movs	r3, #3
 8008472:	e006      	b.n	8008482 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2220      	movs	r2, #32
 8008478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800847c:	2300      	movs	r3, #0
 800847e:	e000      	b.n	8008482 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008480:	2302      	movs	r3, #2
  }
}
 8008482:	4618      	mov	r0, r3
 8008484:	3720      	adds	r7, #32
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}

0800848a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800848a:	b580      	push	{r7, lr}
 800848c:	b084      	sub	sp, #16
 800848e:	af00      	add	r7, sp, #0
 8008490:	60f8      	str	r0, [r7, #12]
 8008492:	60b9      	str	r1, [r7, #8]
 8008494:	4613      	mov	r3, r2
 8008496:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	2b20      	cmp	r3, #32
 80084a2:	d11d      	bne.n	80084e0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d002      	beq.n	80084b0 <HAL_UART_Receive_IT+0x26>
 80084aa:	88fb      	ldrh	r3, [r7, #6]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d101      	bne.n	80084b4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80084b0:	2301      	movs	r3, #1
 80084b2:	e016      	b.n	80084e2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	d101      	bne.n	80084c2 <HAL_UART_Receive_IT+0x38>
 80084be:	2302      	movs	r3, #2
 80084c0:	e00f      	b.n	80084e2 <HAL_UART_Receive_IT+0x58>
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2201      	movs	r2, #1
 80084c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2200      	movs	r2, #0
 80084ce:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80084d0:	88fb      	ldrh	r3, [r7, #6]
 80084d2:	461a      	mov	r2, r3
 80084d4:	68b9      	ldr	r1, [r7, #8]
 80084d6:	68f8      	ldr	r0, [r7, #12]
 80084d8:	f000 fcd4 	bl	8008e84 <UART_Start_Receive_IT>
 80084dc:	4603      	mov	r3, r0
 80084de:	e000      	b.n	80084e2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80084e0:	2302      	movs	r3, #2
  }
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3710      	adds	r7, #16
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}

080084ea <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80084ea:	b580      	push	{r7, lr}
 80084ec:	b084      	sub	sp, #16
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	60f8      	str	r0, [r7, #12]
 80084f2:	60b9      	str	r1, [r7, #8]
 80084f4:	4613      	mov	r3, r2
 80084f6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	2b20      	cmp	r3, #32
 8008502:	d11d      	bne.n	8008540 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d002      	beq.n	8008510 <HAL_UART_Receive_DMA+0x26>
 800850a:	88fb      	ldrh	r3, [r7, #6]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d101      	bne.n	8008514 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e016      	b.n	8008542 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800851a:	2b01      	cmp	r3, #1
 800851c:	d101      	bne.n	8008522 <HAL_UART_Receive_DMA+0x38>
 800851e:	2302      	movs	r3, #2
 8008520:	e00f      	b.n	8008542 <HAL_UART_Receive_DMA+0x58>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	2201      	movs	r2, #1
 8008526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2200      	movs	r2, #0
 800852e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008530:	88fb      	ldrh	r3, [r7, #6]
 8008532:	461a      	mov	r2, r3
 8008534:	68b9      	ldr	r1, [r7, #8]
 8008536:	68f8      	ldr	r0, [r7, #12]
 8008538:	f000 fce2 	bl	8008f00 <UART_Start_Receive_DMA>
 800853c:	4603      	mov	r3, r0
 800853e:	e000      	b.n	8008542 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008540:	2302      	movs	r3, #2
  }
}
 8008542:	4618      	mov	r0, r3
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800854a:	b580      	push	{r7, lr}
 800854c:	b090      	sub	sp, #64	; 0x40
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008552:	2300      	movs	r3, #0
 8008554:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	695b      	ldr	r3, [r3, #20]
 800855c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008560:	2b80      	cmp	r3, #128	; 0x80
 8008562:	bf0c      	ite	eq
 8008564:	2301      	moveq	r3, #1
 8008566:	2300      	movne	r3, #0
 8008568:	b2db      	uxtb	r3, r3
 800856a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008572:	b2db      	uxtb	r3, r3
 8008574:	2b21      	cmp	r3, #33	; 0x21
 8008576:	d128      	bne.n	80085ca <HAL_UART_DMAStop+0x80>
 8008578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800857a:	2b00      	cmp	r3, #0
 800857c:	d025      	beq.n	80085ca <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	3314      	adds	r3, #20
 8008584:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008588:	e853 3f00 	ldrex	r3, [r3]
 800858c:	623b      	str	r3, [r7, #32]
   return(result);
 800858e:	6a3b      	ldr	r3, [r7, #32]
 8008590:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008594:	63bb      	str	r3, [r7, #56]	; 0x38
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	3314      	adds	r3, #20
 800859c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800859e:	633a      	str	r2, [r7, #48]	; 0x30
 80085a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80085a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085a6:	e841 2300 	strex	r3, r2, [r1]
 80085aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80085ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d1e5      	bne.n	800857e <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d004      	beq.n	80085c4 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085be:	4618      	mov	r0, r3
 80085c0:	f7fd f86c 	bl	800569c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 fd39 	bl	800903c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	695b      	ldr	r3, [r3, #20]
 80085d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085d4:	2b40      	cmp	r3, #64	; 0x40
 80085d6:	bf0c      	ite	eq
 80085d8:	2301      	moveq	r3, #1
 80085da:	2300      	movne	r3, #0
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80085e6:	b2db      	uxtb	r3, r3
 80085e8:	2b22      	cmp	r3, #34	; 0x22
 80085ea:	d128      	bne.n	800863e <HAL_UART_DMAStop+0xf4>
 80085ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d025      	beq.n	800863e <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	3314      	adds	r3, #20
 80085f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	e853 3f00 	ldrex	r3, [r3]
 8008600:	60fb      	str	r3, [r7, #12]
   return(result);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008608:	637b      	str	r3, [r7, #52]	; 0x34
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	3314      	adds	r3, #20
 8008610:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008612:	61fa      	str	r2, [r7, #28]
 8008614:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008616:	69b9      	ldr	r1, [r7, #24]
 8008618:	69fa      	ldr	r2, [r7, #28]
 800861a:	e841 2300 	strex	r3, r2, [r1]
 800861e:	617b      	str	r3, [r7, #20]
   return(result);
 8008620:	697b      	ldr	r3, [r7, #20]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d1e5      	bne.n	80085f2 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800862a:	2b00      	cmp	r3, #0
 800862c:	d004      	beq.n	8008638 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008632:	4618      	mov	r0, r3
 8008634:	f7fd f832 	bl	800569c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f000 fd27 	bl	800908c <UART_EndRxTransfer>
  }

  return HAL_OK;
 800863e:	2300      	movs	r3, #0
}
 8008640:	4618      	mov	r0, r3
 8008642:	3740      	adds	r7, #64	; 0x40
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}

08008648 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b0ba      	sub	sp, #232	; 0xe8
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	695b      	ldr	r3, [r3, #20]
 800866a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800866e:	2300      	movs	r3, #0
 8008670:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008674:	2300      	movs	r3, #0
 8008676:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800867a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800867e:	f003 030f 	and.w	r3, r3, #15
 8008682:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008686:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800868a:	2b00      	cmp	r3, #0
 800868c:	d10f      	bne.n	80086ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800868e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008692:	f003 0320 	and.w	r3, r3, #32
 8008696:	2b00      	cmp	r3, #0
 8008698:	d009      	beq.n	80086ae <HAL_UART_IRQHandler+0x66>
 800869a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800869e:	f003 0320 	and.w	r3, r3, #32
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d003      	beq.n	80086ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f000 fdcf 	bl	800924a <UART_Receive_IT>
      return;
 80086ac:	e256      	b.n	8008b5c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80086ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	f000 80de 	beq.w	8008874 <HAL_UART_IRQHandler+0x22c>
 80086b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80086bc:	f003 0301 	and.w	r3, r3, #1
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d106      	bne.n	80086d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80086c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086c8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	f000 80d1 	beq.w	8008874 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80086d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086d6:	f003 0301 	and.w	r3, r3, #1
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d00b      	beq.n	80086f6 <HAL_UART_IRQHandler+0xae>
 80086de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d005      	beq.n	80086f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ee:	f043 0201 	orr.w	r2, r3, #1
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086fa:	f003 0304 	and.w	r3, r3, #4
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d00b      	beq.n	800871a <HAL_UART_IRQHandler+0xd2>
 8008702:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008706:	f003 0301 	and.w	r3, r3, #1
 800870a:	2b00      	cmp	r3, #0
 800870c:	d005      	beq.n	800871a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008712:	f043 0202 	orr.w	r2, r3, #2
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800871a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800871e:	f003 0302 	and.w	r3, r3, #2
 8008722:	2b00      	cmp	r3, #0
 8008724:	d00b      	beq.n	800873e <HAL_UART_IRQHandler+0xf6>
 8008726:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800872a:	f003 0301 	and.w	r3, r3, #1
 800872e:	2b00      	cmp	r3, #0
 8008730:	d005      	beq.n	800873e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008736:	f043 0204 	orr.w	r2, r3, #4
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800873e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008742:	f003 0308 	and.w	r3, r3, #8
 8008746:	2b00      	cmp	r3, #0
 8008748:	d011      	beq.n	800876e <HAL_UART_IRQHandler+0x126>
 800874a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800874e:	f003 0320 	and.w	r3, r3, #32
 8008752:	2b00      	cmp	r3, #0
 8008754:	d105      	bne.n	8008762 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008756:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800875a:	f003 0301 	and.w	r3, r3, #1
 800875e:	2b00      	cmp	r3, #0
 8008760:	d005      	beq.n	800876e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008766:	f043 0208 	orr.w	r2, r3, #8
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008772:	2b00      	cmp	r3, #0
 8008774:	f000 81ed 	beq.w	8008b52 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800877c:	f003 0320 	and.w	r3, r3, #32
 8008780:	2b00      	cmp	r3, #0
 8008782:	d008      	beq.n	8008796 <HAL_UART_IRQHandler+0x14e>
 8008784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008788:	f003 0320 	and.w	r3, r3, #32
 800878c:	2b00      	cmp	r3, #0
 800878e:	d002      	beq.n	8008796 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f000 fd5a 	bl	800924a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	695b      	ldr	r3, [r3, #20]
 800879c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087a0:	2b40      	cmp	r3, #64	; 0x40
 80087a2:	bf0c      	ite	eq
 80087a4:	2301      	moveq	r3, #1
 80087a6:	2300      	movne	r3, #0
 80087a8:	b2db      	uxtb	r3, r3
 80087aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087b2:	f003 0308 	and.w	r3, r3, #8
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d103      	bne.n	80087c2 <HAL_UART_IRQHandler+0x17a>
 80087ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d04f      	beq.n	8008862 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f000 fc62 	bl	800908c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	695b      	ldr	r3, [r3, #20]
 80087ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087d2:	2b40      	cmp	r3, #64	; 0x40
 80087d4:	d141      	bne.n	800885a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	3314      	adds	r3, #20
 80087dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80087e4:	e853 3f00 	ldrex	r3, [r3]
 80087e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80087ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80087f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	3314      	adds	r3, #20
 80087fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008802:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008806:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800880e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008812:	e841 2300 	strex	r3, r2, [r1]
 8008816:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800881a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800881e:	2b00      	cmp	r3, #0
 8008820:	d1d9      	bne.n	80087d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008826:	2b00      	cmp	r3, #0
 8008828:	d013      	beq.n	8008852 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800882e:	4a7d      	ldr	r2, [pc, #500]	; (8008a24 <HAL_UART_IRQHandler+0x3dc>)
 8008830:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008836:	4618      	mov	r0, r3
 8008838:	f7fc ffa0 	bl	800577c <HAL_DMA_Abort_IT>
 800883c:	4603      	mov	r3, r0
 800883e:	2b00      	cmp	r3, #0
 8008840:	d016      	beq.n	8008870 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008846:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008848:	687a      	ldr	r2, [r7, #4]
 800884a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800884c:	4610      	mov	r0, r2
 800884e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008850:	e00e      	b.n	8008870 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 f99a 	bl	8008b8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008858:	e00a      	b.n	8008870 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f000 f996 	bl	8008b8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008860:	e006      	b.n	8008870 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 f992 	bl	8008b8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2200      	movs	r2, #0
 800886c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800886e:	e170      	b.n	8008b52 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008870:	bf00      	nop
    return;
 8008872:	e16e      	b.n	8008b52 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008878:	2b01      	cmp	r3, #1
 800887a:	f040 814a 	bne.w	8008b12 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800887e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008882:	f003 0310 	and.w	r3, r3, #16
 8008886:	2b00      	cmp	r3, #0
 8008888:	f000 8143 	beq.w	8008b12 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800888c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008890:	f003 0310 	and.w	r3, r3, #16
 8008894:	2b00      	cmp	r3, #0
 8008896:	f000 813c 	beq.w	8008b12 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800889a:	2300      	movs	r3, #0
 800889c:	60bb      	str	r3, [r7, #8]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	60bb      	str	r3, [r7, #8]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	60bb      	str	r3, [r7, #8]
 80088ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	695b      	ldr	r3, [r3, #20]
 80088b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088ba:	2b40      	cmp	r3, #64	; 0x40
 80088bc:	f040 80b4 	bne.w	8008a28 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80088cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	f000 8140 	beq.w	8008b56 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80088da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80088de:	429a      	cmp	r2, r3
 80088e0:	f080 8139 	bcs.w	8008b56 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80088ea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088f0:	69db      	ldr	r3, [r3, #28]
 80088f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088f6:	f000 8088 	beq.w	8008a0a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	330c      	adds	r3, #12
 8008900:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008904:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008908:	e853 3f00 	ldrex	r3, [r3]
 800890c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008910:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008918:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	330c      	adds	r3, #12
 8008922:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008926:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800892a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008932:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008936:	e841 2300 	strex	r3, r2, [r1]
 800893a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800893e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1d9      	bne.n	80088fa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	3314      	adds	r3, #20
 800894c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800894e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008950:	e853 3f00 	ldrex	r3, [r3]
 8008954:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008956:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008958:	f023 0301 	bic.w	r3, r3, #1
 800895c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	3314      	adds	r3, #20
 8008966:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800896a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800896e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008970:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008972:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008976:	e841 2300 	strex	r3, r2, [r1]
 800897a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800897c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800897e:	2b00      	cmp	r3, #0
 8008980:	d1e1      	bne.n	8008946 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	3314      	adds	r3, #20
 8008988:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800898a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800898c:	e853 3f00 	ldrex	r3, [r3]
 8008990:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008992:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008994:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008998:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	3314      	adds	r3, #20
 80089a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80089a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80089a8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80089ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80089ae:	e841 2300 	strex	r3, r2, [r1]
 80089b2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80089b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d1e3      	bne.n	8008982 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2220      	movs	r2, #32
 80089be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2200      	movs	r2, #0
 80089c6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	330c      	adds	r3, #12
 80089ce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089d2:	e853 3f00 	ldrex	r3, [r3]
 80089d6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80089d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089da:	f023 0310 	bic.w	r3, r3, #16
 80089de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	330c      	adds	r3, #12
 80089e8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80089ec:	65ba      	str	r2, [r7, #88]	; 0x58
 80089ee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80089f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80089f4:	e841 2300 	strex	r3, r2, [r1]
 80089f8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80089fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d1e3      	bne.n	80089c8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a04:	4618      	mov	r0, r3
 8008a06:	f7fc fe49 	bl	800569c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a12:	b29b      	uxth	r3, r3
 8008a14:	1ad3      	subs	r3, r2, r3
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	4619      	mov	r1, r3
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	f000 f8c0 	bl	8008ba0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008a20:	e099      	b.n	8008b56 <HAL_UART_IRQHandler+0x50e>
 8008a22:	bf00      	nop
 8008a24:	08009153 	.word	0x08009153
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a30:	b29b      	uxth	r3, r3
 8008a32:	1ad3      	subs	r3, r2, r3
 8008a34:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	f000 808b 	beq.w	8008b5a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008a44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	f000 8086 	beq.w	8008b5a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	330c      	adds	r3, #12
 8008a54:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a58:	e853 3f00 	ldrex	r3, [r3]
 8008a5c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008a5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a60:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a64:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	330c      	adds	r3, #12
 8008a6e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008a72:	647a      	str	r2, [r7, #68]	; 0x44
 8008a74:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a76:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008a78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a7a:	e841 2300 	strex	r3, r2, [r1]
 8008a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008a80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d1e3      	bne.n	8008a4e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	3314      	adds	r3, #20
 8008a8c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a90:	e853 3f00 	ldrex	r3, [r3]
 8008a94:	623b      	str	r3, [r7, #32]
   return(result);
 8008a96:	6a3b      	ldr	r3, [r7, #32]
 8008a98:	f023 0301 	bic.w	r3, r3, #1
 8008a9c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	3314      	adds	r3, #20
 8008aa6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008aaa:	633a      	str	r2, [r7, #48]	; 0x30
 8008aac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008ab0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ab2:	e841 2300 	strex	r3, r2, [r1]
 8008ab6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d1e3      	bne.n	8008a86 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2220      	movs	r2, #32
 8008ac2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	330c      	adds	r3, #12
 8008ad2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	e853 3f00 	ldrex	r3, [r3]
 8008ada:	60fb      	str	r3, [r7, #12]
   return(result);
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f023 0310 	bic.w	r3, r3, #16
 8008ae2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	330c      	adds	r3, #12
 8008aec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008af0:	61fa      	str	r2, [r7, #28]
 8008af2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008af4:	69b9      	ldr	r1, [r7, #24]
 8008af6:	69fa      	ldr	r2, [r7, #28]
 8008af8:	e841 2300 	strex	r3, r2, [r1]
 8008afc:	617b      	str	r3, [r7, #20]
   return(result);
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d1e3      	bne.n	8008acc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008b08:	4619      	mov	r1, r3
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f000 f848 	bl	8008ba0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b10:	e023      	b.n	8008b5a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d009      	beq.n	8008b32 <HAL_UART_IRQHandler+0x4ea>
 8008b1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d003      	beq.n	8008b32 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f000 fb25 	bl	800917a <UART_Transmit_IT>
    return;
 8008b30:	e014      	b.n	8008b5c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d00e      	beq.n	8008b5c <HAL_UART_IRQHandler+0x514>
 8008b3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d008      	beq.n	8008b5c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f000 fb65 	bl	800921a <UART_EndTransmit_IT>
    return;
 8008b50:	e004      	b.n	8008b5c <HAL_UART_IRQHandler+0x514>
    return;
 8008b52:	bf00      	nop
 8008b54:	e002      	b.n	8008b5c <HAL_UART_IRQHandler+0x514>
      return;
 8008b56:	bf00      	nop
 8008b58:	e000      	b.n	8008b5c <HAL_UART_IRQHandler+0x514>
      return;
 8008b5a:	bf00      	nop
  }
}
 8008b5c:	37e8      	adds	r7, #232	; 0xe8
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	bd80      	pop	{r7, pc}
 8008b62:	bf00      	nop

08008b64 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b083      	sub	sp, #12
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008b6c:	bf00      	nop
 8008b6e:	370c      	adds	r7, #12
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr

08008b78 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b083      	sub	sp, #12
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008b80:	bf00      	nop
 8008b82:	370c      	adds	r7, #12
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr

08008b8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008b94:	bf00      	nop
 8008b96:	370c      	adds	r7, #12
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	460b      	mov	r3, r1
 8008baa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008bac:	bf00      	nop
 8008bae:	370c      	adds	r7, #12
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb6:	4770      	bx	lr

08008bb8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b09c      	sub	sp, #112	; 0x70
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc4:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d172      	bne.n	8008cba <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008bd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008bda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	330c      	adds	r3, #12
 8008be0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008be4:	e853 3f00 	ldrex	r3, [r3]
 8008be8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008bea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008bf0:	66bb      	str	r3, [r7, #104]	; 0x68
 8008bf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	330c      	adds	r3, #12
 8008bf8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008bfa:	65ba      	str	r2, [r7, #88]	; 0x58
 8008bfc:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bfe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008c00:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008c02:	e841 2300 	strex	r3, r2, [r1]
 8008c06:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008c08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d1e5      	bne.n	8008bda <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	3314      	adds	r3, #20
 8008c14:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c18:	e853 3f00 	ldrex	r3, [r3]
 8008c1c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008c1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c20:	f023 0301 	bic.w	r3, r3, #1
 8008c24:	667b      	str	r3, [r7, #100]	; 0x64
 8008c26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	3314      	adds	r3, #20
 8008c2c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008c2e:	647a      	str	r2, [r7, #68]	; 0x44
 8008c30:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c32:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008c34:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c36:	e841 2300 	strex	r3, r2, [r1]
 8008c3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008c3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d1e5      	bne.n	8008c0e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	3314      	adds	r3, #20
 8008c48:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c4c:	e853 3f00 	ldrex	r3, [r3]
 8008c50:	623b      	str	r3, [r7, #32]
   return(result);
 8008c52:	6a3b      	ldr	r3, [r7, #32]
 8008c54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c58:	663b      	str	r3, [r7, #96]	; 0x60
 8008c5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	3314      	adds	r3, #20
 8008c60:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008c62:	633a      	str	r2, [r7, #48]	; 0x30
 8008c64:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008c68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c6a:	e841 2300 	strex	r3, r2, [r1]
 8008c6e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d1e5      	bne.n	8008c42 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008c76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c78:	2220      	movs	r2, #32
 8008c7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c82:	2b01      	cmp	r3, #1
 8008c84:	d119      	bne.n	8008cba <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	330c      	adds	r3, #12
 8008c8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	e853 3f00 	ldrex	r3, [r3]
 8008c94:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	f023 0310 	bic.w	r3, r3, #16
 8008c9c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008c9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	330c      	adds	r3, #12
 8008ca4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008ca6:	61fa      	str	r2, [r7, #28]
 8008ca8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008caa:	69b9      	ldr	r1, [r7, #24]
 8008cac:	69fa      	ldr	r2, [r7, #28]
 8008cae:	e841 2300 	strex	r3, r2, [r1]
 8008cb2:	617b      	str	r3, [r7, #20]
   return(result);
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d1e5      	bne.n	8008c86 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cbe:	2b01      	cmp	r3, #1
 8008cc0:	d106      	bne.n	8008cd0 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008cc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cc4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008cca:	f7ff ff69 	bl	8008ba0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008cce:	e002      	b.n	8008cd6 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8008cd0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008cd2:	f001 fa3f 	bl	800a154 <HAL_UART_RxCpltCallback>
}
 8008cd6:	bf00      	nop
 8008cd8:	3770      	adds	r7, #112	; 0x70
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}

08008cde <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008cde:	b580      	push	{r7, lr}
 8008ce0:	b084      	sub	sp, #16
 8008ce2:	af00      	add	r7, sp, #0
 8008ce4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cea:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d108      	bne.n	8008d06 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008cf8:	085b      	lsrs	r3, r3, #1
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	4619      	mov	r1, r3
 8008cfe:	68f8      	ldr	r0, [r7, #12]
 8008d00:	f7ff ff4e 	bl	8008ba0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008d04:	e002      	b.n	8008d0c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008d06:	68f8      	ldr	r0, [r7, #12]
 8008d08:	f7ff ff36 	bl	8008b78 <HAL_UART_RxHalfCpltCallback>
}
 8008d0c:	bf00      	nop
 8008d0e:	3710      	adds	r7, #16
 8008d10:	46bd      	mov	sp, r7
 8008d12:	bd80      	pop	{r7, pc}

08008d14 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b084      	sub	sp, #16
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d24:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	695b      	ldr	r3, [r3, #20]
 8008d2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d30:	2b80      	cmp	r3, #128	; 0x80
 8008d32:	bf0c      	ite	eq
 8008d34:	2301      	moveq	r3, #1
 8008d36:	2300      	movne	r3, #0
 8008d38:	b2db      	uxtb	r3, r3
 8008d3a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d42:	b2db      	uxtb	r3, r3
 8008d44:	2b21      	cmp	r3, #33	; 0x21
 8008d46:	d108      	bne.n	8008d5a <UART_DMAError+0x46>
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d005      	beq.n	8008d5a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	2200      	movs	r2, #0
 8008d52:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008d54:	68b8      	ldr	r0, [r7, #8]
 8008d56:	f000 f971 	bl	800903c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	695b      	ldr	r3, [r3, #20]
 8008d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d64:	2b40      	cmp	r3, #64	; 0x40
 8008d66:	bf0c      	ite	eq
 8008d68:	2301      	moveq	r3, #1
 8008d6a:	2300      	movne	r3, #0
 8008d6c:	b2db      	uxtb	r3, r3
 8008d6e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008d76:	b2db      	uxtb	r3, r3
 8008d78:	2b22      	cmp	r3, #34	; 0x22
 8008d7a:	d108      	bne.n	8008d8e <UART_DMAError+0x7a>
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d005      	beq.n	8008d8e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	2200      	movs	r2, #0
 8008d86:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008d88:	68b8      	ldr	r0, [r7, #8]
 8008d8a:	f000 f97f 	bl	800908c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d92:	f043 0210 	orr.w	r2, r3, #16
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d9a:	68b8      	ldr	r0, [r7, #8]
 8008d9c:	f7ff fef6 	bl	8008b8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008da0:	bf00      	nop
 8008da2:	3710      	adds	r7, #16
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}

08008da8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b090      	sub	sp, #64	; 0x40
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	60b9      	str	r1, [r7, #8]
 8008db2:	603b      	str	r3, [r7, #0]
 8008db4:	4613      	mov	r3, r2
 8008db6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008db8:	e050      	b.n	8008e5c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008dba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dc0:	d04c      	beq.n	8008e5c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008dc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d007      	beq.n	8008dd8 <UART_WaitOnFlagUntilTimeout+0x30>
 8008dc8:	f7fc fa04 	bl	80051d4 <HAL_GetTick>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	1ad3      	subs	r3, r2, r3
 8008dd2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	d241      	bcs.n	8008e5c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	330c      	adds	r3, #12
 8008dde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008de2:	e853 3f00 	ldrex	r3, [r3]
 8008de6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008dee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	330c      	adds	r3, #12
 8008df6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008df8:	637a      	str	r2, [r7, #52]	; 0x34
 8008dfa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dfc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008dfe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008e00:	e841 2300 	strex	r3, r2, [r1]
 8008e04:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008e06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d1e5      	bne.n	8008dd8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	3314      	adds	r3, #20
 8008e12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	e853 3f00 	ldrex	r3, [r3]
 8008e1a:	613b      	str	r3, [r7, #16]
   return(result);
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	f023 0301 	bic.w	r3, r3, #1
 8008e22:	63bb      	str	r3, [r7, #56]	; 0x38
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	3314      	adds	r3, #20
 8008e2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e2c:	623a      	str	r2, [r7, #32]
 8008e2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e30:	69f9      	ldr	r1, [r7, #28]
 8008e32:	6a3a      	ldr	r2, [r7, #32]
 8008e34:	e841 2300 	strex	r3, r2, [r1]
 8008e38:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e3a:	69bb      	ldr	r3, [r7, #24]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d1e5      	bne.n	8008e0c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2220      	movs	r2, #32
 8008e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2220      	movs	r2, #32
 8008e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	2200      	movs	r2, #0
 8008e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008e58:	2303      	movs	r3, #3
 8008e5a:	e00f      	b.n	8008e7c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	681a      	ldr	r2, [r3, #0]
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	4013      	ands	r3, r2
 8008e66:	68ba      	ldr	r2, [r7, #8]
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	bf0c      	ite	eq
 8008e6c:	2301      	moveq	r3, #1
 8008e6e:	2300      	movne	r3, #0
 8008e70:	b2db      	uxtb	r3, r3
 8008e72:	461a      	mov	r2, r3
 8008e74:	79fb      	ldrb	r3, [r7, #7]
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d09f      	beq.n	8008dba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008e7a:	2300      	movs	r3, #0
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	3740      	adds	r7, #64	; 0x40
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008e84:	b480      	push	{r7}
 8008e86:	b085      	sub	sp, #20
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	60f8      	str	r0, [r7, #12]
 8008e8c:	60b9      	str	r1, [r7, #8]
 8008e8e:	4613      	mov	r3, r2
 8008e90:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	68ba      	ldr	r2, [r7, #8]
 8008e96:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	88fa      	ldrh	r2, [r7, #6]
 8008e9c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	88fa      	ldrh	r2, [r7, #6]
 8008ea2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	2222      	movs	r2, #34	; 0x22
 8008eae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	691b      	ldr	r3, [r3, #16]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d007      	beq.n	8008ed2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	68da      	ldr	r2, [r3, #12]
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ed0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	695a      	ldr	r2, [r3, #20]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f042 0201 	orr.w	r2, r2, #1
 8008ee0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	68da      	ldr	r2, [r3, #12]
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f042 0220 	orr.w	r2, r2, #32
 8008ef0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008ef2:	2300      	movs	r3, #0
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3714      	adds	r7, #20
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b098      	sub	sp, #96	; 0x60
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	60b9      	str	r1, [r7, #8]
 8008f0a:	4613      	mov	r3, r2
 8008f0c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008f0e:	68ba      	ldr	r2, [r7, #8]
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	88fa      	ldrh	r2, [r7, #6]
 8008f18:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2222      	movs	r2, #34	; 0x22
 8008f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f2c:	4a40      	ldr	r2, [pc, #256]	; (8009030 <UART_Start_Receive_DMA+0x130>)
 8008f2e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f34:	4a3f      	ldr	r2, [pc, #252]	; (8009034 <UART_Start_Receive_DMA+0x134>)
 8008f36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f3c:	4a3e      	ldr	r2, [pc, #248]	; (8009038 <UART_Start_Receive_DMA+0x138>)
 8008f3e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f44:	2200      	movs	r2, #0
 8008f46:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008f48:	f107 0308 	add.w	r3, r7, #8
 8008f4c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	3304      	adds	r3, #4
 8008f58:	4619      	mov	r1, r3
 8008f5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	88fb      	ldrh	r3, [r7, #6]
 8008f60:	f7fc fb44 	bl	80055ec <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008f64:	2300      	movs	r3, #0
 8008f66:	613b      	str	r3, [r7, #16]
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	613b      	str	r3, [r7, #16]
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	613b      	str	r3, [r7, #16]
 8008f78:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	691b      	ldr	r3, [r3, #16]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d019      	beq.n	8008fbe <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	330c      	adds	r3, #12
 8008f90:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f94:	e853 3f00 	ldrex	r3, [r3]
 8008f98:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008f9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fa0:	65bb      	str	r3, [r7, #88]	; 0x58
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	330c      	adds	r3, #12
 8008fa8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008faa:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008fac:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fae:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008fb0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008fb2:	e841 2300 	strex	r3, r2, [r1]
 8008fb6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008fb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d1e5      	bne.n	8008f8a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	3314      	adds	r3, #20
 8008fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fc8:	e853 3f00 	ldrex	r3, [r3]
 8008fcc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fd0:	f043 0301 	orr.w	r3, r3, #1
 8008fd4:	657b      	str	r3, [r7, #84]	; 0x54
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	3314      	adds	r3, #20
 8008fdc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008fde:	63ba      	str	r2, [r7, #56]	; 0x38
 8008fe0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008fe4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008fe6:	e841 2300 	strex	r3, r2, [r1]
 8008fea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d1e5      	bne.n	8008fbe <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	3314      	adds	r3, #20
 8008ff8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ffa:	69bb      	ldr	r3, [r7, #24]
 8008ffc:	e853 3f00 	ldrex	r3, [r3]
 8009000:	617b      	str	r3, [r7, #20]
   return(result);
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009008:	653b      	str	r3, [r7, #80]	; 0x50
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	3314      	adds	r3, #20
 8009010:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009012:	627a      	str	r2, [r7, #36]	; 0x24
 8009014:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009016:	6a39      	ldr	r1, [r7, #32]
 8009018:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800901a:	e841 2300 	strex	r3, r2, [r1]
 800901e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009020:	69fb      	ldr	r3, [r7, #28]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d1e5      	bne.n	8008ff2 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8009026:	2300      	movs	r3, #0
}
 8009028:	4618      	mov	r0, r3
 800902a:	3760      	adds	r7, #96	; 0x60
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}
 8009030:	08008bb9 	.word	0x08008bb9
 8009034:	08008cdf 	.word	0x08008cdf
 8009038:	08008d15 	.word	0x08008d15

0800903c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800903c:	b480      	push	{r7}
 800903e:	b089      	sub	sp, #36	; 0x24
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	330c      	adds	r3, #12
 800904a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	e853 3f00 	ldrex	r3, [r3]
 8009052:	60bb      	str	r3, [r7, #8]
   return(result);
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800905a:	61fb      	str	r3, [r7, #28]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	330c      	adds	r3, #12
 8009062:	69fa      	ldr	r2, [r7, #28]
 8009064:	61ba      	str	r2, [r7, #24]
 8009066:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009068:	6979      	ldr	r1, [r7, #20]
 800906a:	69ba      	ldr	r2, [r7, #24]
 800906c:	e841 2300 	strex	r3, r2, [r1]
 8009070:	613b      	str	r3, [r7, #16]
   return(result);
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d1e5      	bne.n	8009044 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2220      	movs	r2, #32
 800907c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009080:	bf00      	nop
 8009082:	3724      	adds	r7, #36	; 0x24
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr

0800908c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800908c:	b480      	push	{r7}
 800908e:	b095      	sub	sp, #84	; 0x54
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	330c      	adds	r3, #12
 800909a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800909e:	e853 3f00 	ldrex	r3, [r3]
 80090a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80090a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090a6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80090aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	330c      	adds	r3, #12
 80090b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80090b4:	643a      	str	r2, [r7, #64]	; 0x40
 80090b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80090ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80090bc:	e841 2300 	strex	r3, r2, [r1]
 80090c0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80090c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d1e5      	bne.n	8009094 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	3314      	adds	r3, #20
 80090ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090d0:	6a3b      	ldr	r3, [r7, #32]
 80090d2:	e853 3f00 	ldrex	r3, [r3]
 80090d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	f023 0301 	bic.w	r3, r3, #1
 80090de:	64bb      	str	r3, [r7, #72]	; 0x48
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	3314      	adds	r3, #20
 80090e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80090e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80090ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80090f0:	e841 2300 	strex	r3, r2, [r1]
 80090f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80090f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d1e5      	bne.n	80090c8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009100:	2b01      	cmp	r3, #1
 8009102:	d119      	bne.n	8009138 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	330c      	adds	r3, #12
 800910a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	e853 3f00 	ldrex	r3, [r3]
 8009112:	60bb      	str	r3, [r7, #8]
   return(result);
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	f023 0310 	bic.w	r3, r3, #16
 800911a:	647b      	str	r3, [r7, #68]	; 0x44
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	330c      	adds	r3, #12
 8009122:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009124:	61ba      	str	r2, [r7, #24]
 8009126:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009128:	6979      	ldr	r1, [r7, #20]
 800912a:	69ba      	ldr	r2, [r7, #24]
 800912c:	e841 2300 	strex	r3, r2, [r1]
 8009130:	613b      	str	r3, [r7, #16]
   return(result);
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d1e5      	bne.n	8009104 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2220      	movs	r2, #32
 800913c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2200      	movs	r2, #0
 8009144:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009146:	bf00      	nop
 8009148:	3754      	adds	r7, #84	; 0x54
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr

08009152 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009152:	b580      	push	{r7, lr}
 8009154:	b084      	sub	sp, #16
 8009156:	af00      	add	r7, sp, #0
 8009158:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800915e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	2200      	movs	r2, #0
 8009164:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	2200      	movs	r2, #0
 800916a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800916c:	68f8      	ldr	r0, [r7, #12]
 800916e:	f7ff fd0d 	bl	8008b8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009172:	bf00      	nop
 8009174:	3710      	adds	r7, #16
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}

0800917a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800917a:	b480      	push	{r7}
 800917c:	b085      	sub	sp, #20
 800917e:	af00      	add	r7, sp, #0
 8009180:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009188:	b2db      	uxtb	r3, r3
 800918a:	2b21      	cmp	r3, #33	; 0x21
 800918c:	d13e      	bne.n	800920c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009196:	d114      	bne.n	80091c2 <UART_Transmit_IT+0x48>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	691b      	ldr	r3, [r3, #16]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d110      	bne.n	80091c2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6a1b      	ldr	r3, [r3, #32]
 80091a4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	881b      	ldrh	r3, [r3, #0]
 80091aa:	461a      	mov	r2, r3
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091b4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6a1b      	ldr	r3, [r3, #32]
 80091ba:	1c9a      	adds	r2, r3, #2
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	621a      	str	r2, [r3, #32]
 80091c0:	e008      	b.n	80091d4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6a1b      	ldr	r3, [r3, #32]
 80091c6:	1c59      	adds	r1, r3, #1
 80091c8:	687a      	ldr	r2, [r7, #4]
 80091ca:	6211      	str	r1, [r2, #32]
 80091cc:	781a      	ldrb	r2, [r3, #0]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80091d8:	b29b      	uxth	r3, r3
 80091da:	3b01      	subs	r3, #1
 80091dc:	b29b      	uxth	r3, r3
 80091de:	687a      	ldr	r2, [r7, #4]
 80091e0:	4619      	mov	r1, r3
 80091e2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d10f      	bne.n	8009208 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	68da      	ldr	r2, [r3, #12]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80091f6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	68da      	ldr	r2, [r3, #12]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009206:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009208:	2300      	movs	r3, #0
 800920a:	e000      	b.n	800920e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800920c:	2302      	movs	r3, #2
  }
}
 800920e:	4618      	mov	r0, r3
 8009210:	3714      	adds	r7, #20
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr

0800921a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800921a:	b580      	push	{r7, lr}
 800921c:	b082      	sub	sp, #8
 800921e:	af00      	add	r7, sp, #0
 8009220:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	68da      	ldr	r2, [r3, #12]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009230:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2220      	movs	r2, #32
 8009236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f7ff fc92 	bl	8008b64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009240:	2300      	movs	r3, #0
}
 8009242:	4618      	mov	r0, r3
 8009244:	3708      	adds	r7, #8
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}

0800924a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800924a:	b580      	push	{r7, lr}
 800924c:	b08c      	sub	sp, #48	; 0x30
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009258:	b2db      	uxtb	r3, r3
 800925a:	2b22      	cmp	r3, #34	; 0x22
 800925c:	f040 80ab 	bne.w	80093b6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009268:	d117      	bne.n	800929a <UART_Receive_IT+0x50>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	691b      	ldr	r3, [r3, #16]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d113      	bne.n	800929a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009272:	2300      	movs	r3, #0
 8009274:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800927a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	685b      	ldr	r3, [r3, #4]
 8009282:	b29b      	uxth	r3, r3
 8009284:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009288:	b29a      	uxth	r2, r3
 800928a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800928c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009292:	1c9a      	adds	r2, r3, #2
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	629a      	str	r2, [r3, #40]	; 0x28
 8009298:	e026      	b.n	80092e8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800929e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80092a0:	2300      	movs	r3, #0
 80092a2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	689b      	ldr	r3, [r3, #8]
 80092a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092ac:	d007      	beq.n	80092be <UART_Receive_IT+0x74>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d10a      	bne.n	80092cc <UART_Receive_IT+0x82>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	691b      	ldr	r3, [r3, #16]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d106      	bne.n	80092cc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	685b      	ldr	r3, [r3, #4]
 80092c4:	b2da      	uxtb	r2, r3
 80092c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092c8:	701a      	strb	r2, [r3, #0]
 80092ca:	e008      	b.n	80092de <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	685b      	ldr	r3, [r3, #4]
 80092d2:	b2db      	uxtb	r3, r3
 80092d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80092d8:	b2da      	uxtb	r2, r3
 80092da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092dc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092e2:	1c5a      	adds	r2, r3, #1
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80092ec:	b29b      	uxth	r3, r3
 80092ee:	3b01      	subs	r3, #1
 80092f0:	b29b      	uxth	r3, r3
 80092f2:	687a      	ldr	r2, [r7, #4]
 80092f4:	4619      	mov	r1, r3
 80092f6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d15a      	bne.n	80093b2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	68da      	ldr	r2, [r3, #12]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f022 0220 	bic.w	r2, r2, #32
 800930a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	68da      	ldr	r2, [r3, #12]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800931a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	695a      	ldr	r2, [r3, #20]
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f022 0201 	bic.w	r2, r2, #1
 800932a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2220      	movs	r2, #32
 8009330:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009338:	2b01      	cmp	r3, #1
 800933a:	d135      	bne.n	80093a8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2200      	movs	r2, #0
 8009340:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	330c      	adds	r3, #12
 8009348:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	e853 3f00 	ldrex	r3, [r3]
 8009350:	613b      	str	r3, [r7, #16]
   return(result);
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	f023 0310 	bic.w	r3, r3, #16
 8009358:	627b      	str	r3, [r7, #36]	; 0x24
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	330c      	adds	r3, #12
 8009360:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009362:	623a      	str	r2, [r7, #32]
 8009364:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009366:	69f9      	ldr	r1, [r7, #28]
 8009368:	6a3a      	ldr	r2, [r7, #32]
 800936a:	e841 2300 	strex	r3, r2, [r1]
 800936e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009370:	69bb      	ldr	r3, [r7, #24]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d1e5      	bne.n	8009342 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f003 0310 	and.w	r3, r3, #16
 8009380:	2b10      	cmp	r3, #16
 8009382:	d10a      	bne.n	800939a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009384:	2300      	movs	r3, #0
 8009386:	60fb      	str	r3, [r7, #12]
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	60fb      	str	r3, [r7, #12]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	60fb      	str	r3, [r7, #12]
 8009398:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800939e:	4619      	mov	r1, r3
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f7ff fbfd 	bl	8008ba0 <HAL_UARTEx_RxEventCallback>
 80093a6:	e002      	b.n	80093ae <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f000 fed3 	bl	800a154 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80093ae:	2300      	movs	r3, #0
 80093b0:	e002      	b.n	80093b8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80093b2:	2300      	movs	r3, #0
 80093b4:	e000      	b.n	80093b8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80093b6:	2302      	movs	r3, #2
  }
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3730      	adds	r7, #48	; 0x30
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}

080093c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093c4:	b0c0      	sub	sp, #256	; 0x100
 80093c6:	af00      	add	r7, sp, #0
 80093c8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	691b      	ldr	r3, [r3, #16]
 80093d4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80093d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093dc:	68d9      	ldr	r1, [r3, #12]
 80093de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093e2:	681a      	ldr	r2, [r3, #0]
 80093e4:	ea40 0301 	orr.w	r3, r0, r1
 80093e8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80093ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093ee:	689a      	ldr	r2, [r3, #8]
 80093f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093f4:	691b      	ldr	r3, [r3, #16]
 80093f6:	431a      	orrs	r2, r3
 80093f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093fc:	695b      	ldr	r3, [r3, #20]
 80093fe:	431a      	orrs	r2, r3
 8009400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009404:	69db      	ldr	r3, [r3, #28]
 8009406:	4313      	orrs	r3, r2
 8009408:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800940c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	68db      	ldr	r3, [r3, #12]
 8009414:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009418:	f021 010c 	bic.w	r1, r1, #12
 800941c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009420:	681a      	ldr	r2, [r3, #0]
 8009422:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009426:	430b      	orrs	r3, r1
 8009428:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800942a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	695b      	ldr	r3, [r3, #20]
 8009432:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800943a:	6999      	ldr	r1, [r3, #24]
 800943c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009440:	681a      	ldr	r2, [r3, #0]
 8009442:	ea40 0301 	orr.w	r3, r0, r1
 8009446:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	4b8f      	ldr	r3, [pc, #572]	; (800968c <UART_SetConfig+0x2cc>)
 8009450:	429a      	cmp	r2, r3
 8009452:	d005      	beq.n	8009460 <UART_SetConfig+0xa0>
 8009454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	4b8d      	ldr	r3, [pc, #564]	; (8009690 <UART_SetConfig+0x2d0>)
 800945c:	429a      	cmp	r2, r3
 800945e:	d104      	bne.n	800946a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009460:	f7fd fb96 	bl	8006b90 <HAL_RCC_GetPCLK2Freq>
 8009464:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009468:	e003      	b.n	8009472 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800946a:	f7fd fb7d 	bl	8006b68 <HAL_RCC_GetPCLK1Freq>
 800946e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009476:	69db      	ldr	r3, [r3, #28]
 8009478:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800947c:	f040 810c 	bne.w	8009698 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009480:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009484:	2200      	movs	r2, #0
 8009486:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800948a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800948e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009492:	4622      	mov	r2, r4
 8009494:	462b      	mov	r3, r5
 8009496:	1891      	adds	r1, r2, r2
 8009498:	65b9      	str	r1, [r7, #88]	; 0x58
 800949a:	415b      	adcs	r3, r3
 800949c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800949e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80094a2:	4621      	mov	r1, r4
 80094a4:	eb12 0801 	adds.w	r8, r2, r1
 80094a8:	4629      	mov	r1, r5
 80094aa:	eb43 0901 	adc.w	r9, r3, r1
 80094ae:	f04f 0200 	mov.w	r2, #0
 80094b2:	f04f 0300 	mov.w	r3, #0
 80094b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80094ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80094be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80094c2:	4690      	mov	r8, r2
 80094c4:	4699      	mov	r9, r3
 80094c6:	4623      	mov	r3, r4
 80094c8:	eb18 0303 	adds.w	r3, r8, r3
 80094cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80094d0:	462b      	mov	r3, r5
 80094d2:	eb49 0303 	adc.w	r3, r9, r3
 80094d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80094da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094de:	685b      	ldr	r3, [r3, #4]
 80094e0:	2200      	movs	r2, #0
 80094e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80094e6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80094ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80094ee:	460b      	mov	r3, r1
 80094f0:	18db      	adds	r3, r3, r3
 80094f2:	653b      	str	r3, [r7, #80]	; 0x50
 80094f4:	4613      	mov	r3, r2
 80094f6:	eb42 0303 	adc.w	r3, r2, r3
 80094fa:	657b      	str	r3, [r7, #84]	; 0x54
 80094fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009500:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009504:	f7f7 fbc0 	bl	8000c88 <__aeabi_uldivmod>
 8009508:	4602      	mov	r2, r0
 800950a:	460b      	mov	r3, r1
 800950c:	4b61      	ldr	r3, [pc, #388]	; (8009694 <UART_SetConfig+0x2d4>)
 800950e:	fba3 2302 	umull	r2, r3, r3, r2
 8009512:	095b      	lsrs	r3, r3, #5
 8009514:	011c      	lsls	r4, r3, #4
 8009516:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800951a:	2200      	movs	r2, #0
 800951c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009520:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009524:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009528:	4642      	mov	r2, r8
 800952a:	464b      	mov	r3, r9
 800952c:	1891      	adds	r1, r2, r2
 800952e:	64b9      	str	r1, [r7, #72]	; 0x48
 8009530:	415b      	adcs	r3, r3
 8009532:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009534:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009538:	4641      	mov	r1, r8
 800953a:	eb12 0a01 	adds.w	sl, r2, r1
 800953e:	4649      	mov	r1, r9
 8009540:	eb43 0b01 	adc.w	fp, r3, r1
 8009544:	f04f 0200 	mov.w	r2, #0
 8009548:	f04f 0300 	mov.w	r3, #0
 800954c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009550:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009554:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009558:	4692      	mov	sl, r2
 800955a:	469b      	mov	fp, r3
 800955c:	4643      	mov	r3, r8
 800955e:	eb1a 0303 	adds.w	r3, sl, r3
 8009562:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009566:	464b      	mov	r3, r9
 8009568:	eb4b 0303 	adc.w	r3, fp, r3
 800956c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	2200      	movs	r2, #0
 8009578:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800957c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009580:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009584:	460b      	mov	r3, r1
 8009586:	18db      	adds	r3, r3, r3
 8009588:	643b      	str	r3, [r7, #64]	; 0x40
 800958a:	4613      	mov	r3, r2
 800958c:	eb42 0303 	adc.w	r3, r2, r3
 8009590:	647b      	str	r3, [r7, #68]	; 0x44
 8009592:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009596:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800959a:	f7f7 fb75 	bl	8000c88 <__aeabi_uldivmod>
 800959e:	4602      	mov	r2, r0
 80095a0:	460b      	mov	r3, r1
 80095a2:	4611      	mov	r1, r2
 80095a4:	4b3b      	ldr	r3, [pc, #236]	; (8009694 <UART_SetConfig+0x2d4>)
 80095a6:	fba3 2301 	umull	r2, r3, r3, r1
 80095aa:	095b      	lsrs	r3, r3, #5
 80095ac:	2264      	movs	r2, #100	; 0x64
 80095ae:	fb02 f303 	mul.w	r3, r2, r3
 80095b2:	1acb      	subs	r3, r1, r3
 80095b4:	00db      	lsls	r3, r3, #3
 80095b6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80095ba:	4b36      	ldr	r3, [pc, #216]	; (8009694 <UART_SetConfig+0x2d4>)
 80095bc:	fba3 2302 	umull	r2, r3, r3, r2
 80095c0:	095b      	lsrs	r3, r3, #5
 80095c2:	005b      	lsls	r3, r3, #1
 80095c4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80095c8:	441c      	add	r4, r3
 80095ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80095ce:	2200      	movs	r2, #0
 80095d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80095d4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80095d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80095dc:	4642      	mov	r2, r8
 80095de:	464b      	mov	r3, r9
 80095e0:	1891      	adds	r1, r2, r2
 80095e2:	63b9      	str	r1, [r7, #56]	; 0x38
 80095e4:	415b      	adcs	r3, r3
 80095e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80095e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80095ec:	4641      	mov	r1, r8
 80095ee:	1851      	adds	r1, r2, r1
 80095f0:	6339      	str	r1, [r7, #48]	; 0x30
 80095f2:	4649      	mov	r1, r9
 80095f4:	414b      	adcs	r3, r1
 80095f6:	637b      	str	r3, [r7, #52]	; 0x34
 80095f8:	f04f 0200 	mov.w	r2, #0
 80095fc:	f04f 0300 	mov.w	r3, #0
 8009600:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009604:	4659      	mov	r1, fp
 8009606:	00cb      	lsls	r3, r1, #3
 8009608:	4651      	mov	r1, sl
 800960a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800960e:	4651      	mov	r1, sl
 8009610:	00ca      	lsls	r2, r1, #3
 8009612:	4610      	mov	r0, r2
 8009614:	4619      	mov	r1, r3
 8009616:	4603      	mov	r3, r0
 8009618:	4642      	mov	r2, r8
 800961a:	189b      	adds	r3, r3, r2
 800961c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009620:	464b      	mov	r3, r9
 8009622:	460a      	mov	r2, r1
 8009624:	eb42 0303 	adc.w	r3, r2, r3
 8009628:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800962c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	2200      	movs	r2, #0
 8009634:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009638:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800963c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009640:	460b      	mov	r3, r1
 8009642:	18db      	adds	r3, r3, r3
 8009644:	62bb      	str	r3, [r7, #40]	; 0x28
 8009646:	4613      	mov	r3, r2
 8009648:	eb42 0303 	adc.w	r3, r2, r3
 800964c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800964e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009652:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009656:	f7f7 fb17 	bl	8000c88 <__aeabi_uldivmod>
 800965a:	4602      	mov	r2, r0
 800965c:	460b      	mov	r3, r1
 800965e:	4b0d      	ldr	r3, [pc, #52]	; (8009694 <UART_SetConfig+0x2d4>)
 8009660:	fba3 1302 	umull	r1, r3, r3, r2
 8009664:	095b      	lsrs	r3, r3, #5
 8009666:	2164      	movs	r1, #100	; 0x64
 8009668:	fb01 f303 	mul.w	r3, r1, r3
 800966c:	1ad3      	subs	r3, r2, r3
 800966e:	00db      	lsls	r3, r3, #3
 8009670:	3332      	adds	r3, #50	; 0x32
 8009672:	4a08      	ldr	r2, [pc, #32]	; (8009694 <UART_SetConfig+0x2d4>)
 8009674:	fba2 2303 	umull	r2, r3, r2, r3
 8009678:	095b      	lsrs	r3, r3, #5
 800967a:	f003 0207 	and.w	r2, r3, #7
 800967e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4422      	add	r2, r4
 8009686:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009688:	e105      	b.n	8009896 <UART_SetConfig+0x4d6>
 800968a:	bf00      	nop
 800968c:	40011000 	.word	0x40011000
 8009690:	40011400 	.word	0x40011400
 8009694:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009698:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800969c:	2200      	movs	r2, #0
 800969e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80096a2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80096a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80096aa:	4642      	mov	r2, r8
 80096ac:	464b      	mov	r3, r9
 80096ae:	1891      	adds	r1, r2, r2
 80096b0:	6239      	str	r1, [r7, #32]
 80096b2:	415b      	adcs	r3, r3
 80096b4:	627b      	str	r3, [r7, #36]	; 0x24
 80096b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80096ba:	4641      	mov	r1, r8
 80096bc:	1854      	adds	r4, r2, r1
 80096be:	4649      	mov	r1, r9
 80096c0:	eb43 0501 	adc.w	r5, r3, r1
 80096c4:	f04f 0200 	mov.w	r2, #0
 80096c8:	f04f 0300 	mov.w	r3, #0
 80096cc:	00eb      	lsls	r3, r5, #3
 80096ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80096d2:	00e2      	lsls	r2, r4, #3
 80096d4:	4614      	mov	r4, r2
 80096d6:	461d      	mov	r5, r3
 80096d8:	4643      	mov	r3, r8
 80096da:	18e3      	adds	r3, r4, r3
 80096dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80096e0:	464b      	mov	r3, r9
 80096e2:	eb45 0303 	adc.w	r3, r5, r3
 80096e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80096ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096ee:	685b      	ldr	r3, [r3, #4]
 80096f0:	2200      	movs	r2, #0
 80096f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80096f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80096fa:	f04f 0200 	mov.w	r2, #0
 80096fe:	f04f 0300 	mov.w	r3, #0
 8009702:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009706:	4629      	mov	r1, r5
 8009708:	008b      	lsls	r3, r1, #2
 800970a:	4621      	mov	r1, r4
 800970c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009710:	4621      	mov	r1, r4
 8009712:	008a      	lsls	r2, r1, #2
 8009714:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009718:	f7f7 fab6 	bl	8000c88 <__aeabi_uldivmod>
 800971c:	4602      	mov	r2, r0
 800971e:	460b      	mov	r3, r1
 8009720:	4b60      	ldr	r3, [pc, #384]	; (80098a4 <UART_SetConfig+0x4e4>)
 8009722:	fba3 2302 	umull	r2, r3, r3, r2
 8009726:	095b      	lsrs	r3, r3, #5
 8009728:	011c      	lsls	r4, r3, #4
 800972a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800972e:	2200      	movs	r2, #0
 8009730:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009734:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009738:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800973c:	4642      	mov	r2, r8
 800973e:	464b      	mov	r3, r9
 8009740:	1891      	adds	r1, r2, r2
 8009742:	61b9      	str	r1, [r7, #24]
 8009744:	415b      	adcs	r3, r3
 8009746:	61fb      	str	r3, [r7, #28]
 8009748:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800974c:	4641      	mov	r1, r8
 800974e:	1851      	adds	r1, r2, r1
 8009750:	6139      	str	r1, [r7, #16]
 8009752:	4649      	mov	r1, r9
 8009754:	414b      	adcs	r3, r1
 8009756:	617b      	str	r3, [r7, #20]
 8009758:	f04f 0200 	mov.w	r2, #0
 800975c:	f04f 0300 	mov.w	r3, #0
 8009760:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009764:	4659      	mov	r1, fp
 8009766:	00cb      	lsls	r3, r1, #3
 8009768:	4651      	mov	r1, sl
 800976a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800976e:	4651      	mov	r1, sl
 8009770:	00ca      	lsls	r2, r1, #3
 8009772:	4610      	mov	r0, r2
 8009774:	4619      	mov	r1, r3
 8009776:	4603      	mov	r3, r0
 8009778:	4642      	mov	r2, r8
 800977a:	189b      	adds	r3, r3, r2
 800977c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009780:	464b      	mov	r3, r9
 8009782:	460a      	mov	r2, r1
 8009784:	eb42 0303 	adc.w	r3, r2, r3
 8009788:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800978c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	2200      	movs	r2, #0
 8009794:	67bb      	str	r3, [r7, #120]	; 0x78
 8009796:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009798:	f04f 0200 	mov.w	r2, #0
 800979c:	f04f 0300 	mov.w	r3, #0
 80097a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80097a4:	4649      	mov	r1, r9
 80097a6:	008b      	lsls	r3, r1, #2
 80097a8:	4641      	mov	r1, r8
 80097aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80097ae:	4641      	mov	r1, r8
 80097b0:	008a      	lsls	r2, r1, #2
 80097b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80097b6:	f7f7 fa67 	bl	8000c88 <__aeabi_uldivmod>
 80097ba:	4602      	mov	r2, r0
 80097bc:	460b      	mov	r3, r1
 80097be:	4b39      	ldr	r3, [pc, #228]	; (80098a4 <UART_SetConfig+0x4e4>)
 80097c0:	fba3 1302 	umull	r1, r3, r3, r2
 80097c4:	095b      	lsrs	r3, r3, #5
 80097c6:	2164      	movs	r1, #100	; 0x64
 80097c8:	fb01 f303 	mul.w	r3, r1, r3
 80097cc:	1ad3      	subs	r3, r2, r3
 80097ce:	011b      	lsls	r3, r3, #4
 80097d0:	3332      	adds	r3, #50	; 0x32
 80097d2:	4a34      	ldr	r2, [pc, #208]	; (80098a4 <UART_SetConfig+0x4e4>)
 80097d4:	fba2 2303 	umull	r2, r3, r2, r3
 80097d8:	095b      	lsrs	r3, r3, #5
 80097da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80097de:	441c      	add	r4, r3
 80097e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80097e4:	2200      	movs	r2, #0
 80097e6:	673b      	str	r3, [r7, #112]	; 0x70
 80097e8:	677a      	str	r2, [r7, #116]	; 0x74
 80097ea:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80097ee:	4642      	mov	r2, r8
 80097f0:	464b      	mov	r3, r9
 80097f2:	1891      	adds	r1, r2, r2
 80097f4:	60b9      	str	r1, [r7, #8]
 80097f6:	415b      	adcs	r3, r3
 80097f8:	60fb      	str	r3, [r7, #12]
 80097fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80097fe:	4641      	mov	r1, r8
 8009800:	1851      	adds	r1, r2, r1
 8009802:	6039      	str	r1, [r7, #0]
 8009804:	4649      	mov	r1, r9
 8009806:	414b      	adcs	r3, r1
 8009808:	607b      	str	r3, [r7, #4]
 800980a:	f04f 0200 	mov.w	r2, #0
 800980e:	f04f 0300 	mov.w	r3, #0
 8009812:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009816:	4659      	mov	r1, fp
 8009818:	00cb      	lsls	r3, r1, #3
 800981a:	4651      	mov	r1, sl
 800981c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009820:	4651      	mov	r1, sl
 8009822:	00ca      	lsls	r2, r1, #3
 8009824:	4610      	mov	r0, r2
 8009826:	4619      	mov	r1, r3
 8009828:	4603      	mov	r3, r0
 800982a:	4642      	mov	r2, r8
 800982c:	189b      	adds	r3, r3, r2
 800982e:	66bb      	str	r3, [r7, #104]	; 0x68
 8009830:	464b      	mov	r3, r9
 8009832:	460a      	mov	r2, r1
 8009834:	eb42 0303 	adc.w	r3, r2, r3
 8009838:	66fb      	str	r3, [r7, #108]	; 0x6c
 800983a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800983e:	685b      	ldr	r3, [r3, #4]
 8009840:	2200      	movs	r2, #0
 8009842:	663b      	str	r3, [r7, #96]	; 0x60
 8009844:	667a      	str	r2, [r7, #100]	; 0x64
 8009846:	f04f 0200 	mov.w	r2, #0
 800984a:	f04f 0300 	mov.w	r3, #0
 800984e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009852:	4649      	mov	r1, r9
 8009854:	008b      	lsls	r3, r1, #2
 8009856:	4641      	mov	r1, r8
 8009858:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800985c:	4641      	mov	r1, r8
 800985e:	008a      	lsls	r2, r1, #2
 8009860:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009864:	f7f7 fa10 	bl	8000c88 <__aeabi_uldivmod>
 8009868:	4602      	mov	r2, r0
 800986a:	460b      	mov	r3, r1
 800986c:	4b0d      	ldr	r3, [pc, #52]	; (80098a4 <UART_SetConfig+0x4e4>)
 800986e:	fba3 1302 	umull	r1, r3, r3, r2
 8009872:	095b      	lsrs	r3, r3, #5
 8009874:	2164      	movs	r1, #100	; 0x64
 8009876:	fb01 f303 	mul.w	r3, r1, r3
 800987a:	1ad3      	subs	r3, r2, r3
 800987c:	011b      	lsls	r3, r3, #4
 800987e:	3332      	adds	r3, #50	; 0x32
 8009880:	4a08      	ldr	r2, [pc, #32]	; (80098a4 <UART_SetConfig+0x4e4>)
 8009882:	fba2 2303 	umull	r2, r3, r2, r3
 8009886:	095b      	lsrs	r3, r3, #5
 8009888:	f003 020f 	and.w	r2, r3, #15
 800988c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4422      	add	r2, r4
 8009894:	609a      	str	r2, [r3, #8]
}
 8009896:	bf00      	nop
 8009898:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800989c:	46bd      	mov	sp, r7
 800989e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80098a2:	bf00      	nop
 80098a4:	51eb851f 	.word	0x51eb851f

080098a8 <ProcessMessage>:
uint8 convertFlag2 = 0;
uint8 convertFlag3 = 0;
uint8 cmd_buffer[CMD_MAX_SIZE];//
 
void ProcessMessage( PCTRL_MSG msg, uint16 size)
{
 80098a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098aa:	b08d      	sub	sp, #52	; 0x34
 80098ac:	af04      	add	r7, sp, #16
 80098ae:	60f8      	str	r0, [r7, #12]
 80098b0:	460b      	mov	r3, r1
 80098b2:	817b      	strh	r3, [r7, #10]
	uint8 cmd_type = msg->cmd_type;//
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	785b      	ldrb	r3, [r3, #1]
 80098b8:	77fb      	strb	r3, [r7, #31]
	uint8 ctrl_msg = msg->ctrl_msg;   //
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	789b      	ldrb	r3, [r3, #2]
 80098be:	77bb      	strb	r3, [r7, #30]
	uint8 control_type = msg->control_type;//
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	79db      	ldrb	r3, [r3, #7]
 80098c4:	777b      	strb	r3, [r7, #29]
	uint16 screen_id = PTR2U16(&msg->screen_id);//ID
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	3303      	adds	r3, #3
 80098ca:	781b      	ldrb	r3, [r3, #0]
 80098cc:	021b      	lsls	r3, r3, #8
 80098ce:	b21a      	sxth	r2, r3
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	3303      	adds	r3, #3
 80098d4:	3301      	adds	r3, #1
 80098d6:	781b      	ldrb	r3, [r3, #0]
 80098d8:	b21b      	sxth	r3, r3
 80098da:	4313      	orrs	r3, r2
 80098dc:	b21b      	sxth	r3, r3
 80098de:	837b      	strh	r3, [r7, #26]
	uint16 control_id = PTR2U16(&msg->control_id);//ID
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	3305      	adds	r3, #5
 80098e4:	781b      	ldrb	r3, [r3, #0]
 80098e6:	021b      	lsls	r3, r3, #8
 80098e8:	b21a      	sxth	r2, r3
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	3305      	adds	r3, #5
 80098ee:	3301      	adds	r3, #1
 80098f0:	781b      	ldrb	r3, [r3, #0]
 80098f2:	b21b      	sxth	r3, r3
 80098f4:	4313      	orrs	r3, r2
 80098f6:	b21b      	sxth	r3, r3
 80098f8:	833b      	strh	r3, [r7, #24]
	uint32 value = PTR2U32(msg->param);//
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	7a1b      	ldrb	r3, [r3, #8]
 80098fe:	061a      	lsls	r2, r3, #24
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	7a5b      	ldrb	r3, [r3, #9]
 8009904:	041b      	lsls	r3, r3, #16
 8009906:	431a      	orrs	r2, r3
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	7a9b      	ldrb	r3, [r3, #10]
 800990c:	021b      	lsls	r3, r3, #8
 800990e:	4313      	orrs	r3, r2
 8009910:	68fa      	ldr	r2, [r7, #12]
 8009912:	7ad2      	ldrb	r2, [r2, #11]
 8009914:	4313      	orrs	r3, r2
 8009916:	617b      	str	r3, [r7, #20]

	switch(cmd_type)
 8009918:	7ffb      	ldrb	r3, [r7, #31]
 800991a:	2bf7      	cmp	r3, #247	; 0xf7
 800991c:	d063      	beq.n	80099e6 <ProcessMessage+0x13e>
 800991e:	2bf7      	cmp	r3, #247	; 0xf7
 8009920:	f300 80e6 	bgt.w	8009af0 <ProcessMessage+0x248>
 8009924:	2b0f      	cmp	r3, #15
 8009926:	dc27      	bgt.n	8009978 <ProcessMessage+0xd0>
 8009928:	2b00      	cmp	r3, #0
 800992a:	f340 80e1 	ble.w	8009af0 <ProcessMessage+0x248>
 800992e:	3b01      	subs	r3, #1
 8009930:	2b0e      	cmp	r3, #14
 8009932:	f200 80dd 	bhi.w	8009af0 <ProcessMessage+0x248>
 8009936:	a201      	add	r2, pc, #4	; (adr r2, 800993c <ProcessMessage+0x94>)
 8009938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800993c:	0800997f 	.word	0x0800997f
 8009940:	08009af1 	.word	0x08009af1
 8009944:	0800997f 	.word	0x0800997f
 8009948:	08009af1 	.word	0x08009af1
 800994c:	08009af1 	.word	0x08009af1
 8009950:	08009af1 	.word	0x08009af1
 8009954:	08009af1 	.word	0x08009af1
 8009958:	08009af1 	.word	0x08009af1
 800995c:	08009af1 	.word	0x08009af1
 8009960:	08009af1 	.word	0x08009af1
 8009964:	080099c7 	.word	0x080099c7
 8009968:	080099b3 	.word	0x080099b3
 800996c:	080099bd 	.word	0x080099bd
 8009970:	08009af1 	.word	0x08009af1
 8009974:	080099d9 	.word	0x080099d9
 8009978:	2bb1      	cmp	r3, #177	; 0xb1
 800997a:	d04f      	beq.n	8009a1c <ProcessMessage+0x174>
				}
			}			
		}
		break;
	default:
		break;
 800997c:	e0b8      	b.n	8009af0 <ProcessMessage+0x248>
		NotifyTouchXY(cmd_buffer[1],PTR2U16(cmd_buffer+2),PTR2U16(cmd_buffer+4),NULL);
 800997e:	4b5f      	ldr	r3, [pc, #380]	; (8009afc <ProcessMessage+0x254>)
 8009980:	7858      	ldrb	r0, [r3, #1]
 8009982:	4b5e      	ldr	r3, [pc, #376]	; (8009afc <ProcessMessage+0x254>)
 8009984:	789b      	ldrb	r3, [r3, #2]
 8009986:	021b      	lsls	r3, r3, #8
 8009988:	b21a      	sxth	r2, r3
 800998a:	4b5c      	ldr	r3, [pc, #368]	; (8009afc <ProcessMessage+0x254>)
 800998c:	78db      	ldrb	r3, [r3, #3]
 800998e:	b21b      	sxth	r3, r3
 8009990:	4313      	orrs	r3, r2
 8009992:	b21b      	sxth	r3, r3
 8009994:	b299      	uxth	r1, r3
 8009996:	4b59      	ldr	r3, [pc, #356]	; (8009afc <ProcessMessage+0x254>)
 8009998:	791b      	ldrb	r3, [r3, #4]
 800999a:	021b      	lsls	r3, r3, #8
 800999c:	b21a      	sxth	r2, r3
 800999e:	4b57      	ldr	r3, [pc, #348]	; (8009afc <ProcessMessage+0x254>)
 80099a0:	795b      	ldrb	r3, [r3, #5]
 80099a2:	b21b      	sxth	r3, r3
 80099a4:	4313      	orrs	r3, r2
 80099a6:	b21b      	sxth	r3, r3
 80099a8:	b29a      	uxth	r2, r3
 80099aa:	2300      	movs	r3, #0
 80099ac:	f000 f904 	bl	8009bb8 <NotifyTouchXY>
		break;	
 80099b0:	e09f      	b.n	8009af2 <ProcessMessage+0x24a>
		NotifyWriteFlash(1,NULL);
 80099b2:	2100      	movs	r1, #0
 80099b4:	2001      	movs	r0, #1
 80099b6:	f000 fa52 	bl	8009e5e <NotifyWriteFlash>
		break;
 80099ba:	e09a      	b.n	8009af2 <ProcessMessage+0x24a>
		NotifyWriteFlash(0,NULL);
 80099bc:	2100      	movs	r1, #0
 80099be:	2000      	movs	r0, #0
 80099c0:	f000 fa4d 	bl	8009e5e <NotifyWriteFlash>
		break;
 80099c4:	e095      	b.n	8009af2 <ProcessMessage+0x24a>
		NotifyReadFlash(1,cmd_buffer+2,size-6,NULL);//
 80099c6:	494e      	ldr	r1, [pc, #312]	; (8009b00 <ProcessMessage+0x258>)
 80099c8:	897b      	ldrh	r3, [r7, #10]
 80099ca:	3b06      	subs	r3, #6
 80099cc:	b29a      	uxth	r2, r3
 80099ce:	2300      	movs	r3, #0
 80099d0:	2001      	movs	r0, #1
 80099d2:	f000 fa35 	bl	8009e40 <NotifyReadFlash>
		break;
 80099d6:	e08c      	b.n	8009af2 <ProcessMessage+0x24a>
		NotifyReadFlash(0,0,0,NULL);
 80099d8:	2300      	movs	r3, #0
 80099da:	2200      	movs	r2, #0
 80099dc:	2100      	movs	r1, #0
 80099de:	2000      	movs	r0, #0
 80099e0:	f000 fa2e 	bl	8009e40 <NotifyReadFlash>
		break;
 80099e4:	e085      	b.n	8009af2 <ProcessMessage+0x24a>
		NotifyReadRTC(cmd_buffer[1],cmd_buffer[2],cmd_buffer[3],cmd_buffer[4],cmd_buffer[5],cmd_buffer[6],cmd_buffer[7],NULL);
 80099e6:	4b45      	ldr	r3, [pc, #276]	; (8009afc <ProcessMessage+0x254>)
 80099e8:	7858      	ldrb	r0, [r3, #1]
 80099ea:	4b44      	ldr	r3, [pc, #272]	; (8009afc <ProcessMessage+0x254>)
 80099ec:	789c      	ldrb	r4, [r3, #2]
 80099ee:	4b43      	ldr	r3, [pc, #268]	; (8009afc <ProcessMessage+0x254>)
 80099f0:	78dd      	ldrb	r5, [r3, #3]
 80099f2:	4b42      	ldr	r3, [pc, #264]	; (8009afc <ProcessMessage+0x254>)
 80099f4:	791e      	ldrb	r6, [r3, #4]
 80099f6:	4b41      	ldr	r3, [pc, #260]	; (8009afc <ProcessMessage+0x254>)
 80099f8:	795b      	ldrb	r3, [r3, #5]
 80099fa:	607b      	str	r3, [r7, #4]
 80099fc:	4a3f      	ldr	r2, [pc, #252]	; (8009afc <ProcessMessage+0x254>)
 80099fe:	7992      	ldrb	r2, [r2, #6]
 8009a00:	493e      	ldr	r1, [pc, #248]	; (8009afc <ProcessMessage+0x254>)
 8009a02:	79c9      	ldrb	r1, [r1, #7]
 8009a04:	2300      	movs	r3, #0
 8009a06:	9303      	str	r3, [sp, #12]
 8009a08:	9102      	str	r1, [sp, #8]
 8009a0a:	9201      	str	r2, [sp, #4]
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	9300      	str	r3, [sp, #0]
 8009a10:	4633      	mov	r3, r6
 8009a12:	462a      	mov	r2, r5
 8009a14:	4621      	mov	r1, r4
 8009a16:	f000 fa2e 	bl	8009e76 <NotifyReadRTC>
		break;
 8009a1a:	e06a      	b.n	8009af2 <ProcessMessage+0x24a>
			if(ctrl_msg==MSG_GET_CURRENT_SCREEN)//ID
 8009a1c:	7fbb      	ldrb	r3, [r7, #30]
 8009a1e:	2b01      	cmp	r3, #1
 8009a20:	d105      	bne.n	8009a2e <ProcessMessage+0x186>
				NotifyScreen(screen_id,NULL);
 8009a22:	8b7b      	ldrh	r3, [r7, #26]
 8009a24:	2100      	movs	r1, #0
 8009a26:	4618      	mov	r0, r3
 8009a28:	f000 f8ba 	bl	8009ba0 <NotifyScreen>
		break;
 8009a2c:	e061      	b.n	8009af2 <ProcessMessage+0x24a>
				switch(control_type)
 8009a2e:	7f7b      	ldrb	r3, [r7, #29]
 8009a30:	3b10      	subs	r3, #16
 8009a32:	2b0b      	cmp	r3, #11
 8009a34:	d85a      	bhi.n	8009aec <ProcessMessage+0x244>
 8009a36:	a201      	add	r2, pc, #4	; (adr r2, 8009a3c <ProcessMessage+0x194>)
 8009a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a3c:	08009a6d 	.word	0x08009a6d
 8009a40:	08009a7d 	.word	0x08009a7d
 8009a44:	08009a8f 	.word	0x08009a8f
 8009a48:	08009a9d 	.word	0x08009a9d
 8009a4c:	08009aab 	.word	0x08009aab
 8009a50:	08009aed 	.word	0x08009aed
 8009a54:	08009aed 	.word	0x08009aed
 8009a58:	08009adf 	.word	0x08009adf
 8009a5c:	08009aed 	.word	0x08009aed
 8009a60:	08009aed 	.word	0x08009aed
 8009a64:	08009ab9 	.word	0x08009ab9
 8009a68:	08009acf 	.word	0x08009acf
					NotifyButton(screen_id,control_id,msg->param[0],NULL);
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	7a1a      	ldrb	r2, [r3, #8]
 8009a70:	8b39      	ldrh	r1, [r7, #24]
 8009a72:	8b78      	ldrh	r0, [r7, #26]
 8009a74:	2300      	movs	r3, #0
 8009a76:	f000 f8af 	bl	8009bd8 <NotifyButton>
					break;
 8009a7a:	e038      	b.n	8009aee <ProcessMessage+0x246>
					NotifyText(screen_id,control_id,msg->param,NULL);
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	f103 0208 	add.w	r2, r3, #8
 8009a82:	8b39      	ldrh	r1, [r7, #24]
 8009a84:	8b78      	ldrh	r0, [r7, #26]
 8009a86:	2300      	movs	r3, #0
 8009a88:	f000 f96c 	bl	8009d64 <NotifyText>
					break;
 8009a8c:	e02f      	b.n	8009aee <ProcessMessage+0x246>
					NotifyProgress(screen_id,control_id,value,NULL);
 8009a8e:	8b39      	ldrh	r1, [r7, #24]
 8009a90:	8b78      	ldrh	r0, [r7, #26]
 8009a92:	2300      	movs	r3, #0
 8009a94:	697a      	ldr	r2, [r7, #20]
 8009a96:	f000 f974 	bl	8009d82 <NotifyProgress>
					break;
 8009a9a:	e028      	b.n	8009aee <ProcessMessage+0x246>
					NotifySlider(screen_id,control_id,value,NULL);
 8009a9c:	8b39      	ldrh	r1, [r7, #24]
 8009a9e:	8b78      	ldrh	r0, [r7, #26]
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	697a      	ldr	r2, [r7, #20]
 8009aa4:	f000 f97c 	bl	8009da0 <NotifySlider>
					break;
 8009aa8:	e021      	b.n	8009aee <ProcessMessage+0x246>
					NotifyMeter(screen_id,control_id,value,NULL);
 8009aaa:	8b39      	ldrh	r1, [r7, #24]
 8009aac:	8b78      	ldrh	r0, [r7, #26]
 8009aae:	2300      	movs	r3, #0
 8009ab0:	697a      	ldr	r2, [r7, #20]
 8009ab2:	f000 f984 	bl	8009dbe <NotifyMeter>
					break;
 8009ab6:	e01a      	b.n	8009aee <ProcessMessage+0x246>
					NotifyMenu(screen_id,control_id,msg->param[0],msg->param[1],NULL);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	7a1a      	ldrb	r2, [r3, #8]
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	7a5b      	ldrb	r3, [r3, #9]
 8009ac0:	8b39      	ldrh	r1, [r7, #24]
 8009ac2:	8b78      	ldrh	r0, [r7, #26]
 8009ac4:	2400      	movs	r4, #0
 8009ac6:	9400      	str	r4, [sp, #0]
 8009ac8:	f000 f988 	bl	8009ddc <NotifyMenu>
					break;
 8009acc:	e00f      	b.n	8009aee <ProcessMessage+0x246>
					NotifySelector(screen_id,control_id,msg->param[0],NULL);
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	7a1a      	ldrb	r2, [r3, #8]
 8009ad2:	8b39      	ldrh	r1, [r7, #24]
 8009ad4:	8b78      	ldrh	r0, [r7, #26]
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	f000 f994 	bl	8009e04 <NotifySelector>
					break;
 8009adc:	e007      	b.n	8009aee <ProcessMessage+0x246>
					NotifyTimer(screen_id,control_id,NULL);
 8009ade:	8b39      	ldrh	r1, [r7, #24]
 8009ae0:	8b7b      	ldrh	r3, [r7, #26]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	f000 f99d 	bl	8009e24 <NotifyTimer>
					break;
 8009aea:	e000      	b.n	8009aee <ProcessMessage+0x246>
					break;
 8009aec:	bf00      	nop
		break;
 8009aee:	e000      	b.n	8009af2 <ProcessMessage+0x24a>
		break;
 8009af0:	bf00      	nop
	}
}
 8009af2:	bf00      	nop
 8009af4:	3724      	adds	r7, #36	; 0x24
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009afa:	bf00      	nop
 8009afc:	20004698 	.word	0x20004698
 8009b00:	2000469a 	.word	0x2000469a

08009b04 <SetTFTText>:

void SetTFTText(uint16 screen_id,uint16 control_id,char* text,...)
{
 8009b04:	b40c      	push	{r2, r3}
 8009b06:	b580      	push	{r7, lr}
 8009b08:	b088      	sub	sp, #32
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	460a      	mov	r2, r1
 8009b10:	80fb      	strh	r3, [r7, #6]
 8009b12:	4613      	mov	r3, r2
 8009b14:	80bb      	strh	r3, [r7, #4]
    char buffer[20];
    va_list ap; 
	va_start(ap,text);
 8009b16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009b1a:	60bb      	str	r3, [r7, #8]
	vsprintf(buffer,text,ap);
 8009b1c:	f107 030c 	add.w	r3, r7, #12
 8009b20:	68ba      	ldr	r2, [r7, #8]
 8009b22:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009b24:	4618      	mov	r0, r3
 8009b26:	f003 fae1 	bl	800d0ec <vsiprintf>
	va_end(ap);
    SetTextValue(screen_id,control_id,(u8*)buffer);
 8009b2a:	f107 020c 	add.w	r2, r7, #12
 8009b2e:	88b9      	ldrh	r1, [r7, #4]
 8009b30:	88fb      	ldrh	r3, [r7, #6]
 8009b32:	4618      	mov	r0, r3
 8009b34:	f000 fa9a 	bl	800a06c <SetTextValue>
}
 8009b38:	bf00      	nop
 8009b3a:	3720      	adds	r7, #32
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009b42:	b002      	add	sp, #8
 8009b44:	4770      	bx	lr
	...

08009b48 <SetTextValueFloat>:
	snprintf((char *)buffer,sizeof(buffer),"%ld",value); //
	SetTextValue(screen_id,control_id,buffer);
}

void SetTextValueFloat(uint16 screen_id, uint16 control_id,float value)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b088      	sub	sp, #32
 8009b4c:	af02      	add	r7, sp, #8
 8009b4e:	4603      	mov	r3, r0
 8009b50:	460a      	mov	r2, r1
 8009b52:	ed87 0a00 	vstr	s0, [r7]
 8009b56:	80fb      	strh	r3, [r7, #6]
 8009b58:	4613      	mov	r3, r2
 8009b5a:	80bb      	strh	r3, [r7, #4]
	uchar buffer[12] = {0};
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	60fb      	str	r3, [r7, #12]
 8009b60:	f107 0310 	add.w	r3, r7, #16
 8009b64:	2200      	movs	r2, #0
 8009b66:	601a      	str	r2, [r3, #0]
 8009b68:	605a      	str	r2, [r3, #4]
	snprintf((char *)buffer,sizeof(buffer),"%.2f",value);//()
 8009b6a:	6838      	ldr	r0, [r7, #0]
 8009b6c:	f7f6 fcec 	bl	8000548 <__aeabi_f2d>
 8009b70:	4602      	mov	r2, r0
 8009b72:	460b      	mov	r3, r1
 8009b74:	f107 000c 	add.w	r0, r7, #12
 8009b78:	e9cd 2300 	strd	r2, r3, [sp]
 8009b7c:	4a07      	ldr	r2, [pc, #28]	; (8009b9c <SetTextValueFloat+0x54>)
 8009b7e:	210c      	movs	r1, #12
 8009b80:	f002 fb9c 	bl	800c2bc <sniprintf>
	SetTextValue(screen_id,control_id,buffer);
 8009b84:	f107 020c 	add.w	r2, r7, #12
 8009b88:	88b9      	ldrh	r1, [r7, #4]
 8009b8a:	88fb      	ldrh	r3, [r7, #6]
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f000 fa6d 	bl	800a06c <SetTextValue>
}
 8009b92:	bf00      	nop
 8009b94:	3718      	adds	r7, #24
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}
 8009b9a:	bf00      	nop
 8009b9c:	08010020 	.word	0x08010020

08009ba0 <NotifyScreen>:
 *  \brief  
 *  \details  (GetScreen)
 *  \param screen_id ID
 */
void NotifyScreen(uint16 screen_id,void* userdata)
{
 8009ba0:	b480      	push	{r7}
 8009ba2:	b083      	sub	sp, #12
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	6039      	str	r1, [r7, #0]
 8009baa:	80fb      	strh	r3, [r7, #6]
   
}
 8009bac:	bf00      	nop
 8009bae:	370c      	adds	r7, #12
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb6:	4770      	bx	lr

08009bb8 <NotifyTouchXY>:
 *  \param press 13
 *  \param x x
 *  \param y y
 */
void NotifyTouchXY(uint8 press,uint16 x,uint16 y,void* userdata)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b085      	sub	sp, #20
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	607b      	str	r3, [r7, #4]
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	73fb      	strb	r3, [r7, #15]
 8009bc4:	460b      	mov	r3, r1
 8009bc6:	81bb      	strh	r3, [r7, #12]
 8009bc8:	4613      	mov	r3, r2
 8009bca:	817b      	strh	r3, [r7, #10]
	
}
 8009bcc:	bf00      	nop
 8009bce:	3714      	adds	r7, #20
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd6:	4770      	bx	lr

08009bd8 <NotifyButton>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param state 01
 */
void NotifyButton(uint16 screen_id, uint16 control_id, uint8  state,void* userdata)
{
 8009bd8:	b480      	push	{r7}
 8009bda:	b085      	sub	sp, #20
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	607b      	str	r3, [r7, #4]
 8009be0:	4603      	mov	r3, r0
 8009be2:	81fb      	strh	r3, [r7, #14]
 8009be4:	460b      	mov	r3, r1
 8009be6:	81bb      	strh	r3, [r7, #12]
 8009be8:	4613      	mov	r3, r2
 8009bea:	72fb      	strb	r3, [r7, #11]
	if(screen_id == 0 && control_id == 32){
 8009bec:	89fb      	ldrh	r3, [r7, #14]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d135      	bne.n	8009c5e <NotifyButton+0x86>
 8009bf2:	89bb      	ldrh	r3, [r7, #12]
 8009bf4:	2b20      	cmp	r3, #32
 8009bf6:	d132      	bne.n	8009c5e <NotifyButton+0x86>
		if(convertFlag1 == 0){
 8009bf8:	4b55      	ldr	r3, [pc, #340]	; (8009d50 <NotifyButton+0x178>)
 8009bfa:	781b      	ldrb	r3, [r3, #0]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d115      	bne.n	8009c2c <NotifyButton+0x54>
			tSys.mode = measureAM;
 8009c00:	4b54      	ldr	r3, [pc, #336]	; (8009d54 <NotifyButton+0x17c>)
 8009c02:	2201      	movs	r2, #1
 8009c04:	801a      	strh	r2, [r3, #0]
			convertFlag1 = 1;
 8009c06:	4b52      	ldr	r3, [pc, #328]	; (8009d50 <NotifyButton+0x178>)
 8009c08:	2201      	movs	r2, #1
 8009c0a:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 8009c0c:	4b52      	ldr	r3, [pc, #328]	; (8009d58 <NotifyButton+0x180>)
 8009c0e:	2200      	movs	r2, #0
 8009c10:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 8009c12:	4b52      	ldr	r3, [pc, #328]	; (8009d5c <NotifyButton+0x184>)
 8009c14:	2200      	movs	r2, #0
 8009c16:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 8009c18:	4b51      	ldr	r3, [pc, #324]	; (8009d60 <NotifyButton+0x188>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	bf0c      	ite	eq
 8009c20:	2301      	moveq	r3, #1
 8009c22:	2300      	movne	r3, #0
 8009c24:	b2da      	uxtb	r2, r3
 8009c26:	4b4e      	ldr	r3, [pc, #312]	; (8009d60 <NotifyButton+0x188>)
 8009c28:	601a      	str	r2, [r3, #0]
 8009c2a:	e018      	b.n	8009c5e <NotifyButton+0x86>
		}
		else if(convertFlag1 == 1){
 8009c2c:	4b48      	ldr	r3, [pc, #288]	; (8009d50 <NotifyButton+0x178>)
 8009c2e:	781b      	ldrb	r3, [r3, #0]
 8009c30:	2b01      	cmp	r3, #1
 8009c32:	d114      	bne.n	8009c5e <NotifyButton+0x86>
			tSys.mode = waitMeasure;
 8009c34:	4b47      	ldr	r3, [pc, #284]	; (8009d54 <NotifyButton+0x17c>)
 8009c36:	2200      	movs	r2, #0
 8009c38:	801a      	strh	r2, [r3, #0]
			convertFlag1 = 0;
 8009c3a:	4b45      	ldr	r3, [pc, #276]	; (8009d50 <NotifyButton+0x178>)
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 8009c40:	4b45      	ldr	r3, [pc, #276]	; (8009d58 <NotifyButton+0x180>)
 8009c42:	2200      	movs	r2, #0
 8009c44:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 8009c46:	4b45      	ldr	r3, [pc, #276]	; (8009d5c <NotifyButton+0x184>)
 8009c48:	2200      	movs	r2, #0
 8009c4a:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 8009c4c:	4b44      	ldr	r3, [pc, #272]	; (8009d60 <NotifyButton+0x188>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	bf0c      	ite	eq
 8009c54:	2301      	moveq	r3, #1
 8009c56:	2300      	movne	r3, #0
 8009c58:	b2da      	uxtb	r2, r3
 8009c5a:	4b41      	ldr	r3, [pc, #260]	; (8009d60 <NotifyButton+0x188>)
 8009c5c:	601a      	str	r2, [r3, #0]
		}
	}
	if(screen_id == 0 && control_id == 33){
 8009c5e:	89fb      	ldrh	r3, [r7, #14]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d135      	bne.n	8009cd0 <NotifyButton+0xf8>
 8009c64:	89bb      	ldrh	r3, [r7, #12]
 8009c66:	2b21      	cmp	r3, #33	; 0x21
 8009c68:	d132      	bne.n	8009cd0 <NotifyButton+0xf8>
		if(convertFlag2 == 0){
 8009c6a:	4b3b      	ldr	r3, [pc, #236]	; (8009d58 <NotifyButton+0x180>)
 8009c6c:	781b      	ldrb	r3, [r3, #0]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d115      	bne.n	8009c9e <NotifyButton+0xc6>
			tSys.mode = measureFM;
 8009c72:	4b38      	ldr	r3, [pc, #224]	; (8009d54 <NotifyButton+0x17c>)
 8009c74:	2202      	movs	r2, #2
 8009c76:	801a      	strh	r2, [r3, #0]
			convertFlag2 = 1;
 8009c78:	4b37      	ldr	r3, [pc, #220]	; (8009d58 <NotifyButton+0x180>)
 8009c7a:	2201      	movs	r2, #1
 8009c7c:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 8009c7e:	4b34      	ldr	r3, [pc, #208]	; (8009d50 <NotifyButton+0x178>)
 8009c80:	2200      	movs	r2, #0
 8009c82:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 8009c84:	4b35      	ldr	r3, [pc, #212]	; (8009d5c <NotifyButton+0x184>)
 8009c86:	2200      	movs	r2, #0
 8009c88:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 8009c8a:	4b35      	ldr	r3, [pc, #212]	; (8009d60 <NotifyButton+0x188>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	bf0c      	ite	eq
 8009c92:	2301      	moveq	r3, #1
 8009c94:	2300      	movne	r3, #0
 8009c96:	b2da      	uxtb	r2, r3
 8009c98:	4b31      	ldr	r3, [pc, #196]	; (8009d60 <NotifyButton+0x188>)
 8009c9a:	601a      	str	r2, [r3, #0]
 8009c9c:	e018      	b.n	8009cd0 <NotifyButton+0xf8>
		}
		else if(convertFlag2 == 1){
 8009c9e:	4b2e      	ldr	r3, [pc, #184]	; (8009d58 <NotifyButton+0x180>)
 8009ca0:	781b      	ldrb	r3, [r3, #0]
 8009ca2:	2b01      	cmp	r3, #1
 8009ca4:	d114      	bne.n	8009cd0 <NotifyButton+0xf8>
			tSys.mode = waitMeasure;
 8009ca6:	4b2b      	ldr	r3, [pc, #172]	; (8009d54 <NotifyButton+0x17c>)
 8009ca8:	2200      	movs	r2, #0
 8009caa:	801a      	strh	r2, [r3, #0]
			convertFlag2 = 0;
 8009cac:	4b2a      	ldr	r3, [pc, #168]	; (8009d58 <NotifyButton+0x180>)
 8009cae:	2200      	movs	r2, #0
 8009cb0:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 8009cb2:	4b27      	ldr	r3, [pc, #156]	; (8009d50 <NotifyButton+0x178>)
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 8009cb8:	4b28      	ldr	r3, [pc, #160]	; (8009d5c <NotifyButton+0x184>)
 8009cba:	2200      	movs	r2, #0
 8009cbc:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 8009cbe:	4b28      	ldr	r3, [pc, #160]	; (8009d60 <NotifyButton+0x188>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	bf0c      	ite	eq
 8009cc6:	2301      	moveq	r3, #1
 8009cc8:	2300      	movne	r3, #0
 8009cca:	b2da      	uxtb	r2, r3
 8009ccc:	4b24      	ldr	r3, [pc, #144]	; (8009d60 <NotifyButton+0x188>)
 8009cce:	601a      	str	r2, [r3, #0]
		}
	}
	if(screen_id == 0 && control_id == 34){
 8009cd0:	89fb      	ldrh	r3, [r7, #14]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d135      	bne.n	8009d42 <NotifyButton+0x16a>
 8009cd6:	89bb      	ldrh	r3, [r7, #12]
 8009cd8:	2b22      	cmp	r3, #34	; 0x22
 8009cda:	d132      	bne.n	8009d42 <NotifyButton+0x16a>
		if(convertFlag3 == 0){
 8009cdc:	4b1f      	ldr	r3, [pc, #124]	; (8009d5c <NotifyButton+0x184>)
 8009cde:	781b      	ldrb	r3, [r3, #0]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d115      	bne.n	8009d10 <NotifyButton+0x138>
			tSys.mode = measureAuto;
 8009ce4:	4b1b      	ldr	r3, [pc, #108]	; (8009d54 <NotifyButton+0x17c>)
 8009ce6:	2203      	movs	r2, #3
 8009ce8:	801a      	strh	r2, [r3, #0]
			convertFlag3 = 1;
 8009cea:	4b1c      	ldr	r3, [pc, #112]	; (8009d5c <NotifyButton+0x184>)
 8009cec:	2201      	movs	r2, #1
 8009cee:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 8009cf0:	4b17      	ldr	r3, [pc, #92]	; (8009d50 <NotifyButton+0x178>)
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 8009cf6:	4b18      	ldr	r3, [pc, #96]	; (8009d58 <NotifyButton+0x180>)
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 8009cfc:	4b18      	ldr	r3, [pc, #96]	; (8009d60 <NotifyButton+0x188>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	bf0c      	ite	eq
 8009d04:	2301      	moveq	r3, #1
 8009d06:	2300      	movne	r3, #0
 8009d08:	b2da      	uxtb	r2, r3
 8009d0a:	4b15      	ldr	r3, [pc, #84]	; (8009d60 <NotifyButton+0x188>)
 8009d0c:	601a      	str	r2, [r3, #0]
			convertFlag1 = 0;
			convertFlag2 = 0;
			LED0 = !LED0;
		}
	}
}
 8009d0e:	e018      	b.n	8009d42 <NotifyButton+0x16a>
		else if(convertFlag3 == 1){
 8009d10:	4b12      	ldr	r3, [pc, #72]	; (8009d5c <NotifyButton+0x184>)
 8009d12:	781b      	ldrb	r3, [r3, #0]
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d114      	bne.n	8009d42 <NotifyButton+0x16a>
			tSys.mode = waitMeasure;
 8009d18:	4b0e      	ldr	r3, [pc, #56]	; (8009d54 <NotifyButton+0x17c>)
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	801a      	strh	r2, [r3, #0]
			convertFlag3 = 0;
 8009d1e:	4b0f      	ldr	r3, [pc, #60]	; (8009d5c <NotifyButton+0x184>)
 8009d20:	2200      	movs	r2, #0
 8009d22:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 8009d24:	4b0a      	ldr	r3, [pc, #40]	; (8009d50 <NotifyButton+0x178>)
 8009d26:	2200      	movs	r2, #0
 8009d28:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 8009d2a:	4b0b      	ldr	r3, [pc, #44]	; (8009d58 <NotifyButton+0x180>)
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 8009d30:	4b0b      	ldr	r3, [pc, #44]	; (8009d60 <NotifyButton+0x188>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	bf0c      	ite	eq
 8009d38:	2301      	moveq	r3, #1
 8009d3a:	2300      	movne	r3, #0
 8009d3c:	b2da      	uxtb	r2, r3
 8009d3e:	4b08      	ldr	r3, [pc, #32]	; (8009d60 <NotifyButton+0x188>)
 8009d40:	601a      	str	r2, [r3, #0]
}
 8009d42:	bf00      	nop
 8009d44:	3714      	adds	r7, #20
 8009d46:	46bd      	mov	sp, r7
 8009d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4c:	4770      	bx	lr
 8009d4e:	bf00      	nop
 8009d50:	20004694 	.word	0x20004694
 8009d54:	20002208 	.word	0x20002208
 8009d58:	20004695 	.word	0x20004695
 8009d5c:	20004696 	.word	0x20004696
 8009d60:	424302b4 	.word	0x424302b4

08009d64 <NotifyText>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param str 
 */
void NotifyText(uint16 screen_id, uint16 control_id, uint8 *str,void* userdata)
{ 
 8009d64:	b480      	push	{r7}
 8009d66:	b085      	sub	sp, #20
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	60ba      	str	r2, [r7, #8]
 8009d6c:	607b      	str	r3, [r7, #4]
 8009d6e:	4603      	mov	r3, r0
 8009d70:	81fb      	strh	r3, [r7, #14]
 8009d72:	460b      	mov	r3, r1
 8009d74:	81bb      	strh	r3, [r7, #12]

}
 8009d76:	bf00      	nop
 8009d78:	3714      	adds	r7, #20
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d80:	4770      	bx	lr

08009d82 <NotifyProgress>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyProgress(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 8009d82:	b480      	push	{r7}
 8009d84:	b085      	sub	sp, #20
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	60ba      	str	r2, [r7, #8]
 8009d8a:	607b      	str	r3, [r7, #4]
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	81fb      	strh	r3, [r7, #14]
 8009d90:	460b      	mov	r3, r1
 8009d92:	81bb      	strh	r3, [r7, #12]
	
}
 8009d94:	bf00      	nop
 8009d96:	3714      	adds	r7, #20
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr

08009da0 <NotifySlider>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifySlider(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 8009da0:	b480      	push	{r7}
 8009da2:	b085      	sub	sp, #20
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	60ba      	str	r2, [r7, #8]
 8009da8:	607b      	str	r3, [r7, #4]
 8009daa:	4603      	mov	r3, r0
 8009dac:	81fb      	strh	r3, [r7, #14]
 8009dae:	460b      	mov	r3, r1
 8009db0:	81bb      	strh	r3, [r7, #12]
	
}
 8009db2:	bf00      	nop
 8009db4:	3714      	adds	r7, #20
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr

08009dbe <NotifyMeter>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyMeter(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 8009dbe:	b480      	push	{r7}
 8009dc0:	b085      	sub	sp, #20
 8009dc2:	af00      	add	r7, sp, #0
 8009dc4:	60ba      	str	r2, [r7, #8]
 8009dc6:	607b      	str	r3, [r7, #4]
 8009dc8:	4603      	mov	r3, r0
 8009dca:	81fb      	strh	r3, [r7, #14]
 8009dcc:	460b      	mov	r3, r1
 8009dce:	81bb      	strh	r3, [r7, #12]
	
}
 8009dd0:	bf00      	nop
 8009dd2:	3714      	adds	r7, #20
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dda:	4770      	bx	lr

08009ddc <NotifyMenu>:
 *  \param control_id ID
 *  \param item 
 *  \param state 01
 */
void NotifyMenu(uint16 screen_id, uint16 control_id, uint8  item, uint8  state,void* userdata)
{
 8009ddc:	b490      	push	{r4, r7}
 8009dde:	b082      	sub	sp, #8
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	4604      	mov	r4, r0
 8009de4:	4608      	mov	r0, r1
 8009de6:	4611      	mov	r1, r2
 8009de8:	461a      	mov	r2, r3
 8009dea:	4623      	mov	r3, r4
 8009dec:	80fb      	strh	r3, [r7, #6]
 8009dee:	4603      	mov	r3, r0
 8009df0:	80bb      	strh	r3, [r7, #4]
 8009df2:	460b      	mov	r3, r1
 8009df4:	70fb      	strb	r3, [r7, #3]
 8009df6:	4613      	mov	r3, r2
 8009df8:	70bb      	strb	r3, [r7, #2]
	
}
 8009dfa:	bf00      	nop
 8009dfc:	3708      	adds	r7, #8
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bc90      	pop	{r4, r7}
 8009e02:	4770      	bx	lr

08009e04 <NotifySelector>:
 *  \param control_id ID
 *  \param item 
 */

void NotifySelector(uint16 screen_id, uint16 control_id, uint8  item,void* userdata)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b085      	sub	sp, #20
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	607b      	str	r3, [r7, #4]
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	81fb      	strh	r3, [r7, #14]
 8009e10:	460b      	mov	r3, r1
 8009e12:	81bb      	strh	r3, [r7, #12]
 8009e14:	4613      	mov	r3, r2
 8009e16:	72fb      	strb	r3, [r7, #11]

}
 8009e18:	bf00      	nop
 8009e1a:	3714      	adds	r7, #20
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e22:	4770      	bx	lr

08009e24 <NotifyTimer>:
 *  \brief  
 *  \param screen_id ID
 *  \param control_id ID
 */
void NotifyTimer(uint16 screen_id, uint16 control_id,void* userdata)
{
 8009e24:	b480      	push	{r7}
 8009e26:	b083      	sub	sp, #12
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	603a      	str	r2, [r7, #0]
 8009e2e:	80fb      	strh	r3, [r7, #6]
 8009e30:	460b      	mov	r3, r1
 8009e32:	80bb      	strh	r3, [r7, #4]
	
}
 8009e34:	bf00      	nop
 8009e36:	370c      	adds	r7, #12
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3e:	4770      	bx	lr

08009e40 <NotifyReadFlash>:
 *  \param status 01
 *  \param _data 
 *  \param length 
 */
void NotifyReadFlash(uint8 status,uint8 *_data,uint16 length,void* userdata)
{
 8009e40:	b480      	push	{r7}
 8009e42:	b085      	sub	sp, #20
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	60b9      	str	r1, [r7, #8]
 8009e48:	607b      	str	r3, [r7, #4]
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	73fb      	strb	r3, [r7, #15]
 8009e4e:	4613      	mov	r3, r2
 8009e50:	81bb      	strh	r3, [r7, #12]
	
}
 8009e52:	bf00      	nop
 8009e54:	3714      	adds	r7, #20
 8009e56:	46bd      	mov	sp, r7
 8009e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5c:	4770      	bx	lr

08009e5e <NotifyWriteFlash>:
/*! 
 *  \brief  FLASH
 *  \param status 01
 */
void NotifyWriteFlash(uint8 status,void* userdata)
{
 8009e5e:	b480      	push	{r7}
 8009e60:	b083      	sub	sp, #12
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	4603      	mov	r3, r0
 8009e66:	6039      	str	r1, [r7, #0]
 8009e68:	71fb      	strb	r3, [r7, #7]
	
}
 8009e6a:	bf00      	nop
 8009e6c:	370c      	adds	r7, #12
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e74:	4770      	bx	lr

08009e76 <NotifyReadRTC>:
 *  \param hour BCD
 *  \param minute BCD
 *  \param second BCD
 */
void NotifyReadRTC(uint8 year,uint8 month,uint8 week,uint8 day,uint8 hour,uint8 minute,uint8 second,void* userdata)
{
 8009e76:	b490      	push	{r4, r7}
 8009e78:	b082      	sub	sp, #8
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	4604      	mov	r4, r0
 8009e7e:	4608      	mov	r0, r1
 8009e80:	4611      	mov	r1, r2
 8009e82:	461a      	mov	r2, r3
 8009e84:	4623      	mov	r3, r4
 8009e86:	71fb      	strb	r3, [r7, #7]
 8009e88:	4603      	mov	r3, r0
 8009e8a:	71bb      	strb	r3, [r7, #6]
 8009e8c:	460b      	mov	r3, r1
 8009e8e:	717b      	strb	r3, [r7, #5]
 8009e90:	4613      	mov	r3, r2
 8009e92:	713b      	strb	r3, [r7, #4]
    
}
 8009e94:	bf00      	nop
 8009e96:	3708      	adds	r7, #8
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bc90      	pop	{r4, r7}
 8009e9c:	4770      	bx	lr
	...

08009ea0 <queue_reset>:
QUEUE que = {0,0,0};   //
static uint32 cmd_state = 0;  //
static qsize cmd_pos = 0;  //

void queue_reset()
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	af00      	add	r7, sp, #0
	que._head = que._tail = 0;
 8009ea4:	4b08      	ldr	r3, [pc, #32]	; (8009ec8 <queue_reset+0x28>)
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	805a      	strh	r2, [r3, #2]
 8009eaa:	4b07      	ldr	r3, [pc, #28]	; (8009ec8 <queue_reset+0x28>)
 8009eac:	885a      	ldrh	r2, [r3, #2]
 8009eae:	4b06      	ldr	r3, [pc, #24]	; (8009ec8 <queue_reset+0x28>)
 8009eb0:	801a      	strh	r2, [r3, #0]
	cmd_pos = cmd_state = 0;
 8009eb2:	4b06      	ldr	r3, [pc, #24]	; (8009ecc <queue_reset+0x2c>)
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	601a      	str	r2, [r3, #0]
 8009eb8:	4b05      	ldr	r3, [pc, #20]	; (8009ed0 <queue_reset+0x30>)
 8009eba:	2200      	movs	r2, #0
 8009ebc:	801a      	strh	r2, [r3, #0]
}
 8009ebe:	bf00      	nop
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec6:	4770      	bx	lr
 8009ec8:	200046b4 	.word	0x200046b4
 8009ecc:	200048b8 	.word	0x200048b8
 8009ed0:	200048bc 	.word	0x200048bc

08009ed4 <queue_push>:

void queue_push(qdata _data)
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b085      	sub	sp, #20
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	4603      	mov	r3, r0
 8009edc:	71fb      	strb	r3, [r7, #7]
	qsize pos = (que._head+1)%QUEUE_MAX_SIZE;
 8009ede:	4b10      	ldr	r3, [pc, #64]	; (8009f20 <queue_push+0x4c>)
 8009ee0:	881b      	ldrh	r3, [r3, #0]
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	425a      	negs	r2, r3
 8009ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009eea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009eee:	bf58      	it	pl
 8009ef0:	4253      	negpl	r3, r2
 8009ef2:	81fb      	strh	r3, [r7, #14]
	if(pos!=que._tail)//
 8009ef4:	4b0a      	ldr	r3, [pc, #40]	; (8009f20 <queue_push+0x4c>)
 8009ef6:	885b      	ldrh	r3, [r3, #2]
 8009ef8:	89fa      	ldrh	r2, [r7, #14]
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d009      	beq.n	8009f12 <queue_push+0x3e>
	{
		que._data[que._head] = _data;
 8009efe:	4b08      	ldr	r3, [pc, #32]	; (8009f20 <queue_push+0x4c>)
 8009f00:	881b      	ldrh	r3, [r3, #0]
 8009f02:	461a      	mov	r2, r3
 8009f04:	4b06      	ldr	r3, [pc, #24]	; (8009f20 <queue_push+0x4c>)
 8009f06:	4413      	add	r3, r2
 8009f08:	79fa      	ldrb	r2, [r7, #7]
 8009f0a:	711a      	strb	r2, [r3, #4]
		que._head = pos;
 8009f0c:	4a04      	ldr	r2, [pc, #16]	; (8009f20 <queue_push+0x4c>)
 8009f0e:	89fb      	ldrh	r3, [r7, #14]
 8009f10:	8013      	strh	r3, [r2, #0]
	}
}
 8009f12:	bf00      	nop
 8009f14:	3714      	adds	r7, #20
 8009f16:	46bd      	mov	sp, r7
 8009f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1c:	4770      	bx	lr
 8009f1e:	bf00      	nop
 8009f20:	200046b4 	.word	0x200046b4

08009f24 <queue_pop>:

//
static void queue_pop(qdata* _data)
{
 8009f24:	b480      	push	{r7}
 8009f26:	b083      	sub	sp, #12
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
	if(que._tail!=que._head)//
 8009f2c:	4b10      	ldr	r3, [pc, #64]	; (8009f70 <queue_pop+0x4c>)
 8009f2e:	885a      	ldrh	r2, [r3, #2]
 8009f30:	4b0f      	ldr	r3, [pc, #60]	; (8009f70 <queue_pop+0x4c>)
 8009f32:	881b      	ldrh	r3, [r3, #0]
 8009f34:	429a      	cmp	r2, r3
 8009f36:	d014      	beq.n	8009f62 <queue_pop+0x3e>
	{
		*_data = que._data[que._tail];
 8009f38:	4b0d      	ldr	r3, [pc, #52]	; (8009f70 <queue_pop+0x4c>)
 8009f3a:	885b      	ldrh	r3, [r3, #2]
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	4b0c      	ldr	r3, [pc, #48]	; (8009f70 <queue_pop+0x4c>)
 8009f40:	4413      	add	r3, r2
 8009f42:	791a      	ldrb	r2, [r3, #4]
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	701a      	strb	r2, [r3, #0]
		que._tail = (que._tail+1)%QUEUE_MAX_SIZE;
 8009f48:	4b09      	ldr	r3, [pc, #36]	; (8009f70 <queue_pop+0x4c>)
 8009f4a:	885b      	ldrh	r3, [r3, #2]
 8009f4c:	3301      	adds	r3, #1
 8009f4e:	425a      	negs	r2, r3
 8009f50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f58:	bf58      	it	pl
 8009f5a:	4253      	negpl	r3, r2
 8009f5c:	b29a      	uxth	r2, r3
 8009f5e:	4b04      	ldr	r3, [pc, #16]	; (8009f70 <queue_pop+0x4c>)
 8009f60:	805a      	strh	r2, [r3, #2]
	}
}
 8009f62:	bf00      	nop
 8009f64:	370c      	adds	r7, #12
 8009f66:	46bd      	mov	sp, r7
 8009f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6c:	4770      	bx	lr
 8009f6e:	bf00      	nop
 8009f70:	200046b4 	.word	0x200046b4

08009f74 <queue_size>:

//,                    ,
static qsize queue_size()
{
 8009f74:	b480      	push	{r7}
 8009f76:	af00      	add	r7, sp, #0
	return ((que._head+QUEUE_MAX_SIZE-que._tail)%QUEUE_MAX_SIZE);
 8009f78:	4b09      	ldr	r3, [pc, #36]	; (8009fa0 <queue_size+0x2c>)
 8009f7a:	881b      	ldrh	r3, [r3, #0]
 8009f7c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8009f80:	4a07      	ldr	r2, [pc, #28]	; (8009fa0 <queue_size+0x2c>)
 8009f82:	8852      	ldrh	r2, [r2, #2]
 8009f84:	1a9b      	subs	r3, r3, r2
 8009f86:	425a      	negs	r2, r3
 8009f88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f90:	bf58      	it	pl
 8009f92:	4253      	negpl	r3, r2
 8009f94:	b29b      	uxth	r3, r3
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9e:	4770      	bx	lr
 8009fa0:	200046b4 	.word	0x200046b4

08009fa4 <queue_find_cmd>:

qsize queue_find_cmd(qdata *buffer,qsize buf_len)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b084      	sub	sp, #16
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
 8009fac:	460b      	mov	r3, r1
 8009fae:	807b      	strh	r3, [r7, #2]
	qsize cmd_size = 0;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	81fb      	strh	r3, [r7, #14]
	qdata _data = 0;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	737b      	strb	r3, [r7, #13]
	while(queue_size()>0)
 8009fb8:	e034      	b.n	800a024 <queue_find_cmd+0x80>
	{
		//
		queue_pop(&_data);
 8009fba:	f107 030d 	add.w	r3, r7, #13
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	f7ff ffb0 	bl	8009f24 <queue_pop>

		if(cmd_pos==0&&_data!=CMD_HEAD)//
 8009fc4:	4b1c      	ldr	r3, [pc, #112]	; (800a038 <queue_find_cmd+0x94>)
 8009fc6:	881b      	ldrh	r3, [r3, #0]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d103      	bne.n	8009fd4 <queue_find_cmd+0x30>
 8009fcc:	7b7b      	ldrb	r3, [r7, #13]
 8009fce:	2bee      	cmp	r3, #238	; 0xee
 8009fd0:	d000      	beq.n	8009fd4 <queue_find_cmd+0x30>
		    continue;
 8009fd2:	e027      	b.n	800a024 <queue_find_cmd+0x80>

		if(cmd_pos<buf_len)//
 8009fd4:	4b18      	ldr	r3, [pc, #96]	; (800a038 <queue_find_cmd+0x94>)
 8009fd6:	881b      	ldrh	r3, [r3, #0]
 8009fd8:	887a      	ldrh	r2, [r7, #2]
 8009fda:	429a      	cmp	r2, r3
 8009fdc:	d90a      	bls.n	8009ff4 <queue_find_cmd+0x50>
			buffer[cmd_pos++] = _data;
 8009fde:	4b16      	ldr	r3, [pc, #88]	; (800a038 <queue_find_cmd+0x94>)
 8009fe0:	881b      	ldrh	r3, [r3, #0]
 8009fe2:	1c5a      	adds	r2, r3, #1
 8009fe4:	b291      	uxth	r1, r2
 8009fe6:	4a14      	ldr	r2, [pc, #80]	; (800a038 <queue_find_cmd+0x94>)
 8009fe8:	8011      	strh	r1, [r2, #0]
 8009fea:	461a      	mov	r2, r3
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	4413      	add	r3, r2
 8009ff0:	7b7a      	ldrb	r2, [r7, #13]
 8009ff2:	701a      	strb	r2, [r3, #0]

		cmd_state = ((cmd_state<<8)|_data);//432
 8009ff4:	4b11      	ldr	r3, [pc, #68]	; (800a03c <queue_find_cmd+0x98>)
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	021b      	lsls	r3, r3, #8
 8009ffa:	7b7a      	ldrb	r2, [r7, #13]
 8009ffc:	4313      	orrs	r3, r2
 8009ffe:	4a0f      	ldr	r2, [pc, #60]	; (800a03c <queue_find_cmd+0x98>)
 800a000:	6013      	str	r3, [r2, #0]

		//4
		if(cmd_state==CMD_TAIL)
 800a002:	4b0e      	ldr	r3, [pc, #56]	; (800a03c <queue_find_cmd+0x98>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f46f 3240 	mvn.w	r2, #196608	; 0x30000
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d10a      	bne.n	800a024 <queue_find_cmd+0x80>
		{
			cmd_size = cmd_pos; //
 800a00e:	4b0a      	ldr	r3, [pc, #40]	; (800a038 <queue_find_cmd+0x94>)
 800a010:	881b      	ldrh	r3, [r3, #0]
 800a012:	81fb      	strh	r3, [r7, #14]
			cmd_state = 0;  //
 800a014:	4b09      	ldr	r3, [pc, #36]	; (800a03c <queue_find_cmd+0x98>)
 800a016:	2200      	movs	r2, #0
 800a018:	601a      	str	r2, [r3, #0]
			cmd_pos = 0; //
 800a01a:	4b07      	ldr	r3, [pc, #28]	; (800a038 <queue_find_cmd+0x94>)
 800a01c:	2200      	movs	r2, #0
 800a01e:	801a      	strh	r2, [r3, #0]
				return 0;

			cmd_size -= 2;//CRC162
#endif

			return cmd_size;
 800a020:	89fb      	ldrh	r3, [r7, #14]
 800a022:	e005      	b.n	800a030 <queue_find_cmd+0x8c>
	while(queue_size()>0)
 800a024:	f7ff ffa6 	bl	8009f74 <queue_size>
 800a028:	4603      	mov	r3, r0
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d1c5      	bne.n	8009fba <queue_find_cmd+0x16>
		}
	}

	return 0;//
 800a02e:	2300      	movs	r3, #0
}
 800a030:	4618      	mov	r0, r3
 800a032:	3710      	adds	r7, #16
 800a034:	46bd      	mov	sp, r7
 800a036:	bd80      	pop	{r7, pc}
 800a038:	200048bc 	.word	0x200048bc
 800a03c:	200048b8 	.word	0x200048b8

0800a040 <SendStrings>:
	for(i = n;i>0;i--)
		for(j=1000;j>0;j--) ; 
}

void SendStrings(uchar *str)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b082      	sub	sp, #8
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
	while(*str)
 800a048:	e007      	b.n	800a05a <SendStrings+0x1a>
	{
		TX_8(*str);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	781b      	ldrb	r3, [r3, #0]
 800a04e:	4618      	mov	r0, r3
 800a050:	f000 f89a 	bl	800a188 <SendChar>
		str++;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	3301      	adds	r3, #1
 800a058:	607b      	str	r3, [r7, #4]
	while(*str)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	781b      	ldrb	r3, [r3, #0]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d1f3      	bne.n	800a04a <SendStrings+0xa>
	}
}
 800a062:	bf00      	nop
 800a064:	bf00      	nop
 800a066:	3708      	adds	r7, #8
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd80      	pop	{r7, pc}

0800a06c <SetTextValue>:
	TX_8(state);
	END_CMD();
}

void SetTextValue(uint16 screen_id,uint16 control_id,uchar *str)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b082      	sub	sp, #8
 800a070:	af00      	add	r7, sp, #0
 800a072:	4603      	mov	r3, r0
 800a074:	603a      	str	r2, [r7, #0]
 800a076:	80fb      	strh	r3, [r7, #6]
 800a078:	460b      	mov	r3, r1
 800a07a:	80bb      	strh	r3, [r7, #4]
	BEGIN_CMD();
 800a07c:	20ee      	movs	r0, #238	; 0xee
 800a07e:	f000 f883 	bl	800a188 <SendChar>
	TX_8(0xB1);
 800a082:	20b1      	movs	r0, #177	; 0xb1
 800a084:	f000 f880 	bl	800a188 <SendChar>
	TX_8(0x10);
 800a088:	2010      	movs	r0, #16
 800a08a:	f000 f87d 	bl	800a188 <SendChar>
	TX_16(screen_id);
 800a08e:	88fb      	ldrh	r3, [r7, #6]
 800a090:	0a1b      	lsrs	r3, r3, #8
 800a092:	b29b      	uxth	r3, r3
 800a094:	b2db      	uxtb	r3, r3
 800a096:	4618      	mov	r0, r3
 800a098:	f000 f876 	bl	800a188 <SendChar>
 800a09c:	88fb      	ldrh	r3, [r7, #6]
 800a09e:	b2db      	uxtb	r3, r3
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	f000 f871 	bl	800a188 <SendChar>
	TX_16(control_id);
 800a0a6:	88bb      	ldrh	r3, [r7, #4]
 800a0a8:	0a1b      	lsrs	r3, r3, #8
 800a0aa:	b29b      	uxth	r3, r3
 800a0ac:	b2db      	uxtb	r3, r3
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f000 f86a 	bl	800a188 <SendChar>
 800a0b4:	88bb      	ldrh	r3, [r7, #4]
 800a0b6:	b2db      	uxtb	r3, r3
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f000 f865 	bl	800a188 <SendChar>
	SendStrings(str);
 800a0be:	6838      	ldr	r0, [r7, #0]
 800a0c0:	f7ff ffbe 	bl	800a040 <SendStrings>
	END_CMD();
 800a0c4:	20ff      	movs	r0, #255	; 0xff
 800a0c6:	f000 f85f 	bl	800a188 <SendChar>
 800a0ca:	20fc      	movs	r0, #252	; 0xfc
 800a0cc:	f000 f85c 	bl	800a188 <SendChar>
 800a0d0:	20ff      	movs	r0, #255	; 0xff
 800a0d2:	f000 f859 	bl	800a188 <SendChar>
 800a0d6:	20ff      	movs	r0, #255	; 0xff
 800a0d8:	f000 f856 	bl	800a188 <SendChar>
}
 800a0dc:	bf00      	nop
 800a0de:	3708      	adds	r7, #8
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <TFT_Init>:
#define R_UART_	USART2

unsigned char buffer[1];

void TFT_Init(void)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&R_UART, buffer,sizeof(buffer));//
 800a0e8:	2201      	movs	r2, #1
 800a0ea:	4904      	ldr	r1, [pc, #16]	; (800a0fc <TFT_Init+0x18>)
 800a0ec:	4804      	ldr	r0, [pc, #16]	; (800a100 <TFT_Init+0x1c>)
 800a0ee:	f7fe f9cc 	bl	800848a <HAL_UART_Receive_IT>
    queue_reset();
 800a0f2:	f7ff fed5 	bl	8009ea0 <queue_reset>
}
 800a0f6:	bf00      	nop
 800a0f8:	bd80      	pop	{r7, pc}
 800a0fa:	bf00      	nop
 800a0fc:	200048c0 	.word	0x200048c0
 800a100:	2000351c 	.word	0x2000351c

0800a104 <Param_Update>:
void Param_Update(void) //
{
 800a104:	b580      	push	{r7, lr}
 800a106:	b082      	sub	sp, #8
 800a108:	af00      	add	r7, sp, #0
	qsize size;
    size = queue_find_cmd(cmd_buffer,CMD_MAX_SIZE);
 800a10a:	2119      	movs	r1, #25
 800a10c:	4808      	ldr	r0, [pc, #32]	; (800a130 <Param_Update+0x2c>)
 800a10e:	f7ff ff49 	bl	8009fa4 <queue_find_cmd>
 800a112:	4603      	mov	r3, r0
 800a114:	80fb      	strh	r3, [r7, #6]
    if(size)
 800a116:	88fb      	ldrh	r3, [r7, #6]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d004      	beq.n	800a126 <Param_Update+0x22>
    {
        ProcessMessage((PCTRL_MSG)cmd_buffer, size);//
 800a11c:	88fb      	ldrh	r3, [r7, #6]
 800a11e:	4619      	mov	r1, r3
 800a120:	4803      	ldr	r0, [pc, #12]	; (800a130 <Param_Update+0x2c>)
 800a122:	f7ff fbc1 	bl	80098a8 <ProcessMessage>
    }
}
 800a126:	bf00      	nop
 800a128:	3708      	adds	r7, #8
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
 800a12e:	bf00      	nop
 800a130:	20004698 	.word	0x20004698

0800a134 <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 800a134:	b580      	push	{r7, lr}
 800a136:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 800a138:	4804      	ldr	r0, [pc, #16]	; (800a14c <USART2_IRQHandler+0x18>)
 800a13a:	f7fe fa85 	bl	8008648 <HAL_UART_IRQHandler>
	HAL_UART_Receive_IT(&huart2, buffer,sizeof(buffer));  //
 800a13e:	2201      	movs	r2, #1
 800a140:	4903      	ldr	r1, [pc, #12]	; (800a150 <USART2_IRQHandler+0x1c>)
 800a142:	4802      	ldr	r0, [pc, #8]	; (800a14c <USART2_IRQHandler+0x18>)
 800a144:	f7fe f9a1 	bl	800848a <HAL_UART_Receive_IT>
}
 800a148:	bf00      	nop
 800a14a:	bd80      	pop	{r7, pc}
 800a14c:	2000351c 	.word	0x2000351c
 800a150:	200048c0 	.word	0x200048c0

0800a154 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)   //
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b084      	sub	sp, #16
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
	u8 rec;
	if(huart->Instance==USART2)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	4a08      	ldr	r2, [pc, #32]	; (800a184 <HAL_UART_RxCpltCallback+0x30>)
 800a162:	4293      	cmp	r3, r2
 800a164:	d10a      	bne.n	800a17c <HAL_UART_RxCpltCallback+0x28>
	{
		rec=*((huart->pRxBuffPtr)-1); //
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a16a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a16e:	73fb      	strb	r3, [r7, #15]
		queue_push(rec);//
 800a170:	7bfb      	ldrb	r3, [r7, #15]
 800a172:	4618      	mov	r0, r3
 800a174:	f7ff feae 	bl	8009ed4 <queue_push>
        Param_Update();//
 800a178:	f7ff ffc4 	bl	800a104 <Param_Update>
	}
}
 800a17c:	bf00      	nop
 800a17e:	3710      	adds	r7, #16
 800a180:	46bd      	mov	sp, r7
 800a182:	bd80      	pop	{r7, pc}
 800a184:	40004400 	.word	0x40004400

0800a188 <SendChar>:
*      1
*  t  
*  
 *****************************************************************/
void  SendChar(uchar t)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b082      	sub	sp, #8
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	4603      	mov	r3, r0
 800a190:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart2,&t,1,1000);
 800a192:	1df9      	adds	r1, r7, #7
 800a194:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a198:	2201      	movs	r2, #1
 800a19a:	4803      	ldr	r0, [pc, #12]	; (800a1a8 <SendChar+0x20>)
 800a19c:	f7fe f8e3 	bl	8008366 <HAL_UART_Transmit>
}
 800a1a0:	bf00      	nop
 800a1a2:	3708      	adds	r7, #8
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}
 800a1a8:	2000351c 	.word	0x2000351c

0800a1ac <arm_fill_f32>:
 800a1ac:	b410      	push	{r4}
 800a1ae:	088c      	lsrs	r4, r1, #2
 800a1b0:	d010      	beq.n	800a1d4 <arm_fill_f32+0x28>
 800a1b2:	f100 0310 	add.w	r3, r0, #16
 800a1b6:	4622      	mov	r2, r4
 800a1b8:	3a01      	subs	r2, #1
 800a1ba:	ed03 0a04 	vstr	s0, [r3, #-16]
 800a1be:	ed03 0a03 	vstr	s0, [r3, #-12]
 800a1c2:	ed03 0a02 	vstr	s0, [r3, #-8]
 800a1c6:	ed03 0a01 	vstr	s0, [r3, #-4]
 800a1ca:	f103 0310 	add.w	r3, r3, #16
 800a1ce:	d1f3      	bne.n	800a1b8 <arm_fill_f32+0xc>
 800a1d0:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800a1d4:	f011 0103 	ands.w	r1, r1, #3
 800a1d8:	d009      	beq.n	800a1ee <arm_fill_f32+0x42>
 800a1da:	3901      	subs	r1, #1
 800a1dc:	ed80 0a00 	vstr	s0, [r0]
 800a1e0:	d005      	beq.n	800a1ee <arm_fill_f32+0x42>
 800a1e2:	2901      	cmp	r1, #1
 800a1e4:	ed80 0a01 	vstr	s0, [r0, #4]
 800a1e8:	bf18      	it	ne
 800a1ea:	ed80 0a02 	vstrne	s0, [r0, #8]
 800a1ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1f2:	4770      	bx	lr

0800a1f4 <arm_rfft_32_fast_init_f32>:
 800a1f4:	b178      	cbz	r0, 800a216 <arm_rfft_32_fast_init_f32+0x22>
 800a1f6:	b430      	push	{r4, r5}
 800a1f8:	4908      	ldr	r1, [pc, #32]	; (800a21c <arm_rfft_32_fast_init_f32+0x28>)
 800a1fa:	4a09      	ldr	r2, [pc, #36]	; (800a220 <arm_rfft_32_fast_init_f32+0x2c>)
 800a1fc:	2310      	movs	r3, #16
 800a1fe:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a202:	8003      	strh	r3, [r0, #0]
 800a204:	2520      	movs	r5, #32
 800a206:	2414      	movs	r4, #20
 800a208:	4b06      	ldr	r3, [pc, #24]	; (800a224 <arm_rfft_32_fast_init_f32+0x30>)
 800a20a:	8205      	strh	r5, [r0, #16]
 800a20c:	8184      	strh	r4, [r0, #12]
 800a20e:	6143      	str	r3, [r0, #20]
 800a210:	bc30      	pop	{r4, r5}
 800a212:	2000      	movs	r0, #0
 800a214:	4770      	bx	lr
 800a216:	f04f 30ff 	mov.w	r0, #4294967295
 800a21a:	4770      	bx	lr
 800a21c:	08010ff8 	.word	0x08010ff8
 800a220:	08015930 	.word	0x08015930
 800a224:	0801e6b0 	.word	0x0801e6b0

0800a228 <arm_rfft_64_fast_init_f32>:
 800a228:	b178      	cbz	r0, 800a24a <arm_rfft_64_fast_init_f32+0x22>
 800a22a:	b430      	push	{r4, r5}
 800a22c:	4908      	ldr	r1, [pc, #32]	; (800a250 <arm_rfft_64_fast_init_f32+0x28>)
 800a22e:	4a09      	ldr	r2, [pc, #36]	; (800a254 <arm_rfft_64_fast_init_f32+0x2c>)
 800a230:	2320      	movs	r3, #32
 800a232:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a236:	8003      	strh	r3, [r0, #0]
 800a238:	2540      	movs	r5, #64	; 0x40
 800a23a:	2430      	movs	r4, #48	; 0x30
 800a23c:	4b06      	ldr	r3, [pc, #24]	; (800a258 <arm_rfft_64_fast_init_f32+0x30>)
 800a23e:	8205      	strh	r5, [r0, #16]
 800a240:	8184      	strh	r4, [r0, #12]
 800a242:	6143      	str	r3, [r0, #20]
 800a244:	bc30      	pop	{r4, r5}
 800a246:	2000      	movs	r0, #0
 800a248:	4770      	bx	lr
 800a24a:	f04f 30ff 	mov.w	r0, #4294967295
 800a24e:	4770      	bx	lr
 800a250:	08013150 	.word	0x08013150
 800a254:	0801a1b0 	.word	0x0801a1b0
 800a258:	08022f30 	.word	0x08022f30

0800a25c <arm_rfft_256_fast_init_f32>:
 800a25c:	b180      	cbz	r0, 800a280 <arm_rfft_256_fast_init_f32+0x24>
 800a25e:	b430      	push	{r4, r5}
 800a260:	4909      	ldr	r1, [pc, #36]	; (800a288 <arm_rfft_256_fast_init_f32+0x2c>)
 800a262:	4a0a      	ldr	r2, [pc, #40]	; (800a28c <arm_rfft_256_fast_init_f32+0x30>)
 800a264:	2380      	movs	r3, #128	; 0x80
 800a266:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a26a:	8003      	strh	r3, [r0, #0]
 800a26c:	f44f 7580 	mov.w	r5, #256	; 0x100
 800a270:	24d0      	movs	r4, #208	; 0xd0
 800a272:	4b07      	ldr	r3, [pc, #28]	; (800a290 <arm_rfft_256_fast_init_f32+0x34>)
 800a274:	8205      	strh	r5, [r0, #16]
 800a276:	8184      	strh	r4, [r0, #12]
 800a278:	6143      	str	r3, [r0, #20]
 800a27a:	bc30      	pop	{r4, r5}
 800a27c:	2000      	movs	r0, #0
 800a27e:	4770      	bx	lr
 800a280:	f04f 30ff 	mov.w	r0, #4294967295
 800a284:	4770      	bx	lr
 800a286:	bf00      	nop
 800a288:	08010e58 	.word	0x08010e58
 800a28c:	08015530 	.word	0x08015530
 800a290:	0801e2b0 	.word	0x0801e2b0

0800a294 <arm_rfft_512_fast_init_f32>:
 800a294:	b190      	cbz	r0, 800a2bc <arm_rfft_512_fast_init_f32+0x28>
 800a296:	b430      	push	{r4, r5}
 800a298:	490a      	ldr	r1, [pc, #40]	; (800a2c4 <arm_rfft_512_fast_init_f32+0x30>)
 800a29a:	4a0b      	ldr	r2, [pc, #44]	; (800a2c8 <arm_rfft_512_fast_init_f32+0x34>)
 800a29c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a2a0:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a2a4:	8003      	strh	r3, [r0, #0]
 800a2a6:	f44f 7500 	mov.w	r5, #512	; 0x200
 800a2aa:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800a2ae:	4b07      	ldr	r3, [pc, #28]	; (800a2cc <arm_rfft_512_fast_init_f32+0x38>)
 800a2b0:	8205      	strh	r5, [r0, #16]
 800a2b2:	8184      	strh	r4, [r0, #12]
 800a2b4:	6143      	str	r3, [r0, #20]
 800a2b6:	bc30      	pop	{r4, r5}
 800a2b8:	2000      	movs	r0, #0
 800a2ba:	4770      	bx	lr
 800a2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a2c0:	4770      	bx	lr
 800a2c2:	bf00      	nop
 800a2c4:	08012de0 	.word	0x08012de0
 800a2c8:	080199b0 	.word	0x080199b0
 800a2cc:	08022730 	.word	0x08022730

0800a2d0 <arm_rfft_1024_fast_init_f32>:
 800a2d0:	b190      	cbz	r0, 800a2f8 <arm_rfft_1024_fast_init_f32+0x28>
 800a2d2:	b430      	push	{r4, r5}
 800a2d4:	490a      	ldr	r1, [pc, #40]	; (800a300 <arm_rfft_1024_fast_init_f32+0x30>)
 800a2d6:	4a0b      	ldr	r2, [pc, #44]	; (800a304 <arm_rfft_1024_fast_init_f32+0x34>)
 800a2d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a2dc:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a2e0:	8003      	strh	r3, [r0, #0]
 800a2e2:	f44f 6580 	mov.w	r5, #1024	; 0x400
 800a2e6:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800a2ea:	4b07      	ldr	r3, [pc, #28]	; (800a308 <arm_rfft_1024_fast_init_f32+0x38>)
 800a2ec:	8205      	strh	r5, [r0, #16]
 800a2ee:	8184      	strh	r4, [r0, #12]
 800a2f0:	6143      	str	r3, [r0, #20]
 800a2f2:	bc30      	pop	{r4, r5}
 800a2f4:	2000      	movs	r0, #0
 800a2f6:	4770      	bx	lr
 800a2f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a2fc:	4770      	bx	lr
 800a2fe:	bf00      	nop
 800a300:	080131b0 	.word	0x080131b0
 800a304:	0801a2b0 	.word	0x0801a2b0
 800a308:	0801b2b0 	.word	0x0801b2b0

0800a30c <arm_rfft_2048_fast_init_f32>:
 800a30c:	b190      	cbz	r0, 800a334 <arm_rfft_2048_fast_init_f32+0x28>
 800a30e:	b430      	push	{r4, r5}
 800a310:	490a      	ldr	r1, [pc, #40]	; (800a33c <arm_rfft_2048_fast_init_f32+0x30>)
 800a312:	4a0b      	ldr	r2, [pc, #44]	; (800a340 <arm_rfft_2048_fast_init_f32+0x34>)
 800a314:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a318:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a31c:	8003      	strh	r3, [r0, #0]
 800a31e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800a322:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 800a326:	4b07      	ldr	r3, [pc, #28]	; (800a344 <arm_rfft_2048_fast_init_f32+0x38>)
 800a328:	8205      	strh	r5, [r0, #16]
 800a32a:	8184      	strh	r4, [r0, #12]
 800a32c:	6143      	str	r3, [r0, #20]
 800a32e:	bc30      	pop	{r4, r5}
 800a330:	2000      	movs	r0, #0
 800a332:	4770      	bx	lr
 800a334:	f04f 30ff 	mov.w	r0, #4294967295
 800a338:	4770      	bx	lr
 800a33a:	bf00      	nop
 800a33c:	08010048 	.word	0x08010048
 800a340:	08013530 	.word	0x08013530
 800a344:	0801c2b0 	.word	0x0801c2b0

0800a348 <arm_rfft_4096_fast_init_f32>:
 800a348:	b190      	cbz	r0, 800a370 <arm_rfft_4096_fast_init_f32+0x28>
 800a34a:	b430      	push	{r4, r5}
 800a34c:	490a      	ldr	r1, [pc, #40]	; (800a378 <arm_rfft_4096_fast_init_f32+0x30>)
 800a34e:	4a0b      	ldr	r2, [pc, #44]	; (800a37c <arm_rfft_4096_fast_init_f32+0x34>)
 800a350:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a354:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a358:	8003      	strh	r3, [r0, #0]
 800a35a:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800a35e:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 800a362:	4b07      	ldr	r3, [pc, #28]	; (800a380 <arm_rfft_4096_fast_init_f32+0x38>)
 800a364:	8205      	strh	r5, [r0, #16]
 800a366:	8184      	strh	r4, [r0, #12]
 800a368:	6143      	str	r3, [r0, #20]
 800a36a:	bc30      	pop	{r4, r5}
 800a36c:	2000      	movs	r0, #0
 800a36e:	4770      	bx	lr
 800a370:	f04f 30ff 	mov.w	r0, #4294967295
 800a374:	4770      	bx	lr
 800a376:	bf00      	nop
 800a378:	08011020 	.word	0x08011020
 800a37c:	080159b0 	.word	0x080159b0
 800a380:	0801e730 	.word	0x0801e730

0800a384 <arm_rfft_fast_init_f32>:
 800a384:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a388:	d01f      	beq.n	800a3ca <arm_rfft_fast_init_f32+0x46>
 800a38a:	d90b      	bls.n	800a3a4 <arm_rfft_fast_init_f32+0x20>
 800a38c:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800a390:	d019      	beq.n	800a3c6 <arm_rfft_fast_init_f32+0x42>
 800a392:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800a396:	d012      	beq.n	800a3be <arm_rfft_fast_init_f32+0x3a>
 800a398:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a39c:	d00d      	beq.n	800a3ba <arm_rfft_fast_init_f32+0x36>
 800a39e:	f04f 30ff 	mov.w	r0, #4294967295
 800a3a2:	4770      	bx	lr
 800a3a4:	2940      	cmp	r1, #64	; 0x40
 800a3a6:	d00c      	beq.n	800a3c2 <arm_rfft_fast_init_f32+0x3e>
 800a3a8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800a3ac:	d003      	beq.n	800a3b6 <arm_rfft_fast_init_f32+0x32>
 800a3ae:	2920      	cmp	r1, #32
 800a3b0:	d1f5      	bne.n	800a39e <arm_rfft_fast_init_f32+0x1a>
 800a3b2:	4b07      	ldr	r3, [pc, #28]	; (800a3d0 <arm_rfft_fast_init_f32+0x4c>)
 800a3b4:	4718      	bx	r3
 800a3b6:	4b07      	ldr	r3, [pc, #28]	; (800a3d4 <arm_rfft_fast_init_f32+0x50>)
 800a3b8:	4718      	bx	r3
 800a3ba:	4b07      	ldr	r3, [pc, #28]	; (800a3d8 <arm_rfft_fast_init_f32+0x54>)
 800a3bc:	4718      	bx	r3
 800a3be:	4b07      	ldr	r3, [pc, #28]	; (800a3dc <arm_rfft_fast_init_f32+0x58>)
 800a3c0:	4718      	bx	r3
 800a3c2:	4b07      	ldr	r3, [pc, #28]	; (800a3e0 <arm_rfft_fast_init_f32+0x5c>)
 800a3c4:	e7f6      	b.n	800a3b4 <arm_rfft_fast_init_f32+0x30>
 800a3c6:	4b07      	ldr	r3, [pc, #28]	; (800a3e4 <arm_rfft_fast_init_f32+0x60>)
 800a3c8:	e7f4      	b.n	800a3b4 <arm_rfft_fast_init_f32+0x30>
 800a3ca:	4b07      	ldr	r3, [pc, #28]	; (800a3e8 <arm_rfft_fast_init_f32+0x64>)
 800a3cc:	e7f2      	b.n	800a3b4 <arm_rfft_fast_init_f32+0x30>
 800a3ce:	bf00      	nop
 800a3d0:	0800a1f5 	.word	0x0800a1f5
 800a3d4:	0800a25d 	.word	0x0800a25d
 800a3d8:	0800a2d1 	.word	0x0800a2d1
 800a3dc:	0800a349 	.word	0x0800a349
 800a3e0:	0800a229 	.word	0x0800a229
 800a3e4:	0800a30d 	.word	0x0800a30d
 800a3e8:	0800a295 	.word	0x0800a295

0800a3ec <stage_rfft_f32>:
 800a3ec:	b410      	push	{r4}
 800a3ee:	edd1 7a00 	vldr	s15, [r1]
 800a3f2:	ed91 7a01 	vldr	s14, [r1, #4]
 800a3f6:	8804      	ldrh	r4, [r0, #0]
 800a3f8:	6940      	ldr	r0, [r0, #20]
 800a3fa:	ee37 7a07 	vadd.f32	s14, s14, s14
 800a3fe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a402:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800a406:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a40a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a40e:	3c01      	subs	r4, #1
 800a410:	ee26 7a84 	vmul.f32	s14, s13, s8
 800a414:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a418:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800a41c:	ed82 7a00 	vstr	s14, [r2]
 800a420:	edc2 7a01 	vstr	s15, [r2, #4]
 800a424:	3010      	adds	r0, #16
 800a426:	3210      	adds	r2, #16
 800a428:	3b08      	subs	r3, #8
 800a42a:	3110      	adds	r1, #16
 800a42c:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a430:	ed93 7a02 	vldr	s14, [r3, #8]
 800a434:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a438:	edd3 4a03 	vldr	s9, [r3, #12]
 800a43c:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a440:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a444:	ee77 5a45 	vsub.f32	s11, s14, s10
 800a448:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a44c:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a450:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a454:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a458:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a45c:	ee37 7a23 	vadd.f32	s14, s14, s7
 800a460:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a464:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a468:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a46c:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a470:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a474:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a478:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a47c:	3c01      	subs	r4, #1
 800a47e:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a482:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a486:	f1a3 0308 	sub.w	r3, r3, #8
 800a48a:	f101 0108 	add.w	r1, r1, #8
 800a48e:	f100 0008 	add.w	r0, r0, #8
 800a492:	f102 0208 	add.w	r2, r2, #8
 800a496:	d1c9      	bne.n	800a42c <stage_rfft_f32+0x40>
 800a498:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a49c:	4770      	bx	lr
 800a49e:	bf00      	nop

0800a4a0 <merge_rfft_f32>:
 800a4a0:	b410      	push	{r4}
 800a4a2:	edd1 7a00 	vldr	s15, [r1]
 800a4a6:	edd1 6a01 	vldr	s13, [r1, #4]
 800a4aa:	8804      	ldrh	r4, [r0, #0]
 800a4ac:	6940      	ldr	r0, [r0, #20]
 800a4ae:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a4b2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a4b6:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800a4ba:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a4be:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a4c2:	3c01      	subs	r4, #1
 800a4c4:	ed82 7a00 	vstr	s14, [r2]
 800a4c8:	edc2 7a01 	vstr	s15, [r2, #4]
 800a4cc:	b3dc      	cbz	r4, 800a546 <merge_rfft_f32+0xa6>
 800a4ce:	00e3      	lsls	r3, r4, #3
 800a4d0:	3b08      	subs	r3, #8
 800a4d2:	440b      	add	r3, r1
 800a4d4:	3010      	adds	r0, #16
 800a4d6:	3210      	adds	r2, #16
 800a4d8:	3110      	adds	r1, #16
 800a4da:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a4de:	ed93 7a02 	vldr	s14, [r3, #8]
 800a4e2:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a4e6:	edd3 4a03 	vldr	s9, [r3, #12]
 800a4ea:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a4ee:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a4f2:	ee75 5a47 	vsub.f32	s11, s10, s14
 800a4f6:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a4fa:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a4fe:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a502:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a506:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a50a:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a50e:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a512:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a516:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a51a:	ee37 7a46 	vsub.f32	s14, s14, s12
 800a51e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a522:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a526:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a52a:	3c01      	subs	r4, #1
 800a52c:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a530:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a534:	f1a3 0308 	sub.w	r3, r3, #8
 800a538:	f101 0108 	add.w	r1, r1, #8
 800a53c:	f100 0008 	add.w	r0, r0, #8
 800a540:	f102 0208 	add.w	r2, r2, #8
 800a544:	d1c9      	bne.n	800a4da <merge_rfft_f32+0x3a>
 800a546:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a54a:	4770      	bx	lr

0800a54c <arm_rfft_fast_f32>:
 800a54c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a550:	8a05      	ldrh	r5, [r0, #16]
 800a552:	086d      	lsrs	r5, r5, #1
 800a554:	8005      	strh	r5, [r0, #0]
 800a556:	4604      	mov	r4, r0
 800a558:	4616      	mov	r6, r2
 800a55a:	461d      	mov	r5, r3
 800a55c:	b14b      	cbz	r3, 800a572 <arm_rfft_fast_f32+0x26>
 800a55e:	f7ff ff9f 	bl	800a4a0 <merge_rfft_f32>
 800a562:	462a      	mov	r2, r5
 800a564:	4631      	mov	r1, r6
 800a566:	4620      	mov	r0, r4
 800a568:	2301      	movs	r3, #1
 800a56a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a56e:	f000 bb33 	b.w	800abd8 <arm_cfft_f32>
 800a572:	460f      	mov	r7, r1
 800a574:	461a      	mov	r2, r3
 800a576:	2301      	movs	r3, #1
 800a578:	f000 fb2e 	bl	800abd8 <arm_cfft_f32>
 800a57c:	4632      	mov	r2, r6
 800a57e:	4639      	mov	r1, r7
 800a580:	4620      	mov	r0, r4
 800a582:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a586:	f7ff bf31 	b.w	800a3ec <stage_rfft_f32>
 800a58a:	bf00      	nop

0800a58c <arm_cfft_radix8by2_f32>:
 800a58c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a590:	ed2d 8b08 	vpush	{d8-d11}
 800a594:	4607      	mov	r7, r0
 800a596:	4608      	mov	r0, r1
 800a598:	f8b7 c000 	ldrh.w	ip, [r7]
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800a5a2:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800a5a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800a5aa:	f000 80b0 	beq.w	800a70e <arm_cfft_radix8by2_f32+0x182>
 800a5ae:	008c      	lsls	r4, r1, #2
 800a5b0:	3410      	adds	r4, #16
 800a5b2:	f100 0310 	add.w	r3, r0, #16
 800a5b6:	1906      	adds	r6, r0, r4
 800a5b8:	3210      	adds	r2, #16
 800a5ba:	4444      	add	r4, r8
 800a5bc:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800a5c0:	f108 0510 	add.w	r5, r8, #16
 800a5c4:	ed15 2a04 	vldr	s4, [r5, #-16]
 800a5c8:	ed55 2a03 	vldr	s5, [r5, #-12]
 800a5cc:	ed54 4a04 	vldr	s9, [r4, #-16]
 800a5d0:	ed14 4a03 	vldr	s8, [r4, #-12]
 800a5d4:	ed14 6a02 	vldr	s12, [r4, #-8]
 800a5d8:	ed54 5a01 	vldr	s11, [r4, #-4]
 800a5dc:	ed53 3a04 	vldr	s7, [r3, #-16]
 800a5e0:	ed15 0a02 	vldr	s0, [r5, #-8]
 800a5e4:	ed55 0a01 	vldr	s1, [r5, #-4]
 800a5e8:	ed56 6a04 	vldr	s13, [r6, #-16]
 800a5ec:	ed16 3a03 	vldr	s6, [r6, #-12]
 800a5f0:	ed13 7a03 	vldr	s14, [r3, #-12]
 800a5f4:	ed13 5a02 	vldr	s10, [r3, #-8]
 800a5f8:	ed53 7a01 	vldr	s15, [r3, #-4]
 800a5fc:	ed16 1a02 	vldr	s2, [r6, #-8]
 800a600:	ed56 1a01 	vldr	s3, [r6, #-4]
 800a604:	ee73 ba82 	vadd.f32	s23, s7, s4
 800a608:	ee37 ba22 	vadd.f32	s22, s14, s5
 800a60c:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800a610:	ee33 9a04 	vadd.f32	s18, s6, s8
 800a614:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800a618:	ee75 aa00 	vadd.f32	s21, s10, s0
 800a61c:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800a620:	ee71 8a06 	vadd.f32	s17, s2, s12
 800a624:	ed43 ba04 	vstr	s23, [r3, #-16]
 800a628:	ed03 ba03 	vstr	s22, [r3, #-12]
 800a62c:	ed43 aa02 	vstr	s21, [r3, #-8]
 800a630:	ed03 aa01 	vstr	s20, [r3, #-4]
 800a634:	ed06 8a01 	vstr	s16, [r6, #-4]
 800a638:	ed46 9a04 	vstr	s19, [r6, #-16]
 800a63c:	ed06 9a03 	vstr	s18, [r6, #-12]
 800a640:	ed46 8a02 	vstr	s17, [r6, #-8]
 800a644:	ee37 7a62 	vsub.f32	s14, s14, s5
 800a648:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800a64c:	ee34 4a43 	vsub.f32	s8, s8, s6
 800a650:	ed52 6a03 	vldr	s13, [r2, #-12]
 800a654:	ed12 3a04 	vldr	s6, [r2, #-16]
 800a658:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800a65c:	ee27 8a26 	vmul.f32	s16, s14, s13
 800a660:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800a664:	ee23 2a83 	vmul.f32	s4, s7, s6
 800a668:	ee64 4a83 	vmul.f32	s9, s9, s6
 800a66c:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800a670:	ee27 7a03 	vmul.f32	s14, s14, s6
 800a674:	ee64 6a26 	vmul.f32	s13, s8, s13
 800a678:	ee24 4a03 	vmul.f32	s8, s8, s6
 800a67c:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a680:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800a684:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800a688:	ee32 3a08 	vadd.f32	s6, s4, s16
 800a68c:	ed05 7a03 	vstr	s14, [r5, #-12]
 800a690:	ed05 3a04 	vstr	s6, [r5, #-16]
 800a694:	ed04 4a04 	vstr	s8, [r4, #-16]
 800a698:	ed44 6a03 	vstr	s13, [r4, #-12]
 800a69c:	ed12 7a01 	vldr	s14, [r2, #-4]
 800a6a0:	ee76 6a41 	vsub.f32	s13, s12, s2
 800a6a4:	ee35 5a40 	vsub.f32	s10, s10, s0
 800a6a8:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800a6ac:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a6b0:	ed52 5a02 	vldr	s11, [r2, #-8]
 800a6b4:	ee67 3a87 	vmul.f32	s7, s15, s14
 800a6b8:	ee66 4a87 	vmul.f32	s9, s13, s14
 800a6bc:	ee25 4a25 	vmul.f32	s8, s10, s11
 800a6c0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a6c4:	ee25 5a07 	vmul.f32	s10, s10, s14
 800a6c8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800a6cc:	ee26 7a07 	vmul.f32	s14, s12, s14
 800a6d0:	ee26 6a25 	vmul.f32	s12, s12, s11
 800a6d4:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800a6d8:	ee74 5a23 	vadd.f32	s11, s8, s7
 800a6dc:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800a6e0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a6e4:	3310      	adds	r3, #16
 800a6e6:	4563      	cmp	r3, ip
 800a6e8:	ed45 5a02 	vstr	s11, [r5, #-8]
 800a6ec:	f106 0610 	add.w	r6, r6, #16
 800a6f0:	ed45 7a01 	vstr	s15, [r5, #-4]
 800a6f4:	f102 0210 	add.w	r2, r2, #16
 800a6f8:	ed04 6a02 	vstr	s12, [r4, #-8]
 800a6fc:	ed04 7a01 	vstr	s14, [r4, #-4]
 800a700:	f105 0510 	add.w	r5, r5, #16
 800a704:	f104 0410 	add.w	r4, r4, #16
 800a708:	f47f af5c 	bne.w	800a5c4 <arm_cfft_radix8by2_f32+0x38>
 800a70c:	687a      	ldr	r2, [r7, #4]
 800a70e:	b28c      	uxth	r4, r1
 800a710:	4621      	mov	r1, r4
 800a712:	2302      	movs	r3, #2
 800a714:	f000 fc60 	bl	800afd8 <arm_radix8_butterfly_f32>
 800a718:	ecbd 8b08 	vpop	{d8-d11}
 800a71c:	4621      	mov	r1, r4
 800a71e:	687a      	ldr	r2, [r7, #4]
 800a720:	4640      	mov	r0, r8
 800a722:	2302      	movs	r3, #2
 800a724:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a728:	f000 bc56 	b.w	800afd8 <arm_radix8_butterfly_f32>

0800a72c <arm_cfft_radix8by4_f32>:
 800a72c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a730:	ed2d 8b0a 	vpush	{d8-d12}
 800a734:	b08d      	sub	sp, #52	; 0x34
 800a736:	460d      	mov	r5, r1
 800a738:	910b      	str	r1, [sp, #44]	; 0x2c
 800a73a:	8801      	ldrh	r1, [r0, #0]
 800a73c:	6842      	ldr	r2, [r0, #4]
 800a73e:	900a      	str	r0, [sp, #40]	; 0x28
 800a740:	0849      	lsrs	r1, r1, #1
 800a742:	008b      	lsls	r3, r1, #2
 800a744:	18ee      	adds	r6, r5, r3
 800a746:	18f0      	adds	r0, r6, r3
 800a748:	edd0 5a00 	vldr	s11, [r0]
 800a74c:	edd5 7a00 	vldr	s15, [r5]
 800a750:	ed96 7a00 	vldr	s14, [r6]
 800a754:	edd0 3a01 	vldr	s7, [r0, #4]
 800a758:	ed96 4a01 	vldr	s8, [r6, #4]
 800a75c:	ed95 5a01 	vldr	s10, [r5, #4]
 800a760:	9008      	str	r0, [sp, #32]
 800a762:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800a766:	18c7      	adds	r7, r0, r3
 800a768:	edd7 4a00 	vldr	s9, [r7]
 800a76c:	ed97 3a01 	vldr	s6, [r7, #4]
 800a770:	9701      	str	r7, [sp, #4]
 800a772:	ee77 6a06 	vadd.f32	s13, s14, s12
 800a776:	462c      	mov	r4, r5
 800a778:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800a77c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800a780:	ee16 ca90 	vmov	ip, s13
 800a784:	f844 cb08 	str.w	ip, [r4], #8
 800a788:	ee75 6a23 	vadd.f32	s13, s10, s7
 800a78c:	edd6 5a01 	vldr	s11, [r6, #4]
 800a790:	edd7 2a01 	vldr	s5, [r7, #4]
 800a794:	9404      	str	r4, [sp, #16]
 800a796:	ee35 5a63 	vsub.f32	s10, s10, s7
 800a79a:	ee74 3a27 	vadd.f32	s7, s8, s15
 800a79e:	ee36 6a47 	vsub.f32	s12, s12, s14
 800a7a2:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800a7a6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800a7aa:	0849      	lsrs	r1, r1, #1
 800a7ac:	f102 0e08 	add.w	lr, r2, #8
 800a7b0:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800a7b4:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800a7b8:	9109      	str	r1, [sp, #36]	; 0x24
 800a7ba:	ee35 4a47 	vsub.f32	s8, s10, s14
 800a7be:	f1a1 0902 	sub.w	r9, r1, #2
 800a7c2:	f8cd e00c 	str.w	lr, [sp, #12]
 800a7c6:	4631      	mov	r1, r6
 800a7c8:	ee13 ea90 	vmov	lr, s7
 800a7cc:	ee36 6a64 	vsub.f32	s12, s12, s9
 800a7d0:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800a7d4:	4604      	mov	r4, r0
 800a7d6:	edc5 5a01 	vstr	s11, [r5, #4]
 800a7da:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a7de:	f841 eb08 	str.w	lr, [r1], #8
 800a7e2:	ee34 5a24 	vadd.f32	s10, s8, s9
 800a7e6:	ee16 ea10 	vmov	lr, s12
 800a7ea:	ed86 5a01 	vstr	s10, [r6, #4]
 800a7ee:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800a7f2:	f844 eb08 	str.w	lr, [r4], #8
 800a7f6:	ee77 7a83 	vadd.f32	s15, s15, s6
 800a7fa:	edc0 6a01 	vstr	s13, [r0, #4]
 800a7fe:	9405      	str	r4, [sp, #20]
 800a800:	4604      	mov	r4, r0
 800a802:	ee17 0a90 	vmov	r0, s15
 800a806:	9106      	str	r1, [sp, #24]
 800a808:	ee37 7a64 	vsub.f32	s14, s14, s9
 800a80c:	f102 0110 	add.w	r1, r2, #16
 800a810:	46bc      	mov	ip, r7
 800a812:	9100      	str	r1, [sp, #0]
 800a814:	f847 0b08 	str.w	r0, [r7], #8
 800a818:	f102 0118 	add.w	r1, r2, #24
 800a81c:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800a820:	9102      	str	r1, [sp, #8]
 800a822:	ed8c 7a01 	vstr	s14, [ip, #4]
 800a826:	9007      	str	r0, [sp, #28]
 800a828:	f000 8134 	beq.w	800aa94 <arm_cfft_radix8by4_f32+0x368>
 800a82c:	f102 0920 	add.w	r9, r2, #32
 800a830:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800a834:	9a01      	ldr	r2, [sp, #4]
 800a836:	f8dd a000 	ldr.w	sl, [sp]
 800a83a:	3b0c      	subs	r3, #12
 800a83c:	4683      	mov	fp, r0
 800a83e:	4463      	add	r3, ip
 800a840:	f105 0e10 	add.w	lr, r5, #16
 800a844:	f1a4 010c 	sub.w	r1, r4, #12
 800a848:	f104 0510 	add.w	r5, r4, #16
 800a84c:	f1a6 0c0c 	sub.w	ip, r6, #12
 800a850:	f1a2 040c 	sub.w	r4, r2, #12
 800a854:	f106 0010 	add.w	r0, r6, #16
 800a858:	3210      	adds	r2, #16
 800a85a:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800a85e:	ed55 5a02 	vldr	s11, [r5, #-8]
 800a862:	ed50 7a02 	vldr	s15, [r0, #-8]
 800a866:	ed52 1a02 	vldr	s3, [r2, #-8]
 800a86a:	ed55 6a01 	vldr	s13, [r5, #-4]
 800a86e:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800a872:	ed12 1a01 	vldr	s2, [r2, #-4]
 800a876:	ed10 8a01 	vldr	s16, [r0, #-4]
 800a87a:	ee35 4a25 	vadd.f32	s8, s10, s11
 800a87e:	ee30 6a26 	vadd.f32	s12, s0, s13
 800a882:	ee37 7a84 	vadd.f32	s14, s15, s8
 800a886:	ee30 0a66 	vsub.f32	s0, s0, s13
 800a88a:	ee37 7a21 	vadd.f32	s14, s14, s3
 800a88e:	ee75 5a65 	vsub.f32	s11, s10, s11
 800a892:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800a896:	ed10 7a01 	vldr	s14, [r0, #-4]
 800a89a:	ed52 6a01 	vldr	s13, [r2, #-4]
 800a89e:	ee36 7a07 	vadd.f32	s14, s12, s14
 800a8a2:	ee78 aa25 	vadd.f32	s21, s16, s11
 800a8a6:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a8aa:	ee70 3a67 	vsub.f32	s7, s0, s15
 800a8ae:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800a8b2:	ed94 7a02 	vldr	s14, [r4, #8]
 800a8b6:	ed9c 2a02 	vldr	s4, [ip, #8]
 800a8ba:	ed91 ba02 	vldr	s22, [r1, #8]
 800a8be:	edd3 9a02 	vldr	s19, [r3, #8]
 800a8c2:	edd4 2a01 	vldr	s5, [r4, #4]
 800a8c6:	ed9c 9a01 	vldr	s18, [ip, #4]
 800a8ca:	ed93 5a01 	vldr	s10, [r3, #4]
 800a8ce:	edd1 0a01 	vldr	s1, [r1, #4]
 800a8d2:	ee72 6a07 	vadd.f32	s13, s4, s14
 800a8d6:	ee32 2a47 	vsub.f32	s4, s4, s14
 800a8da:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800a8de:	ee79 4a22 	vadd.f32	s9, s18, s5
 800a8e2:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800a8e6:	ee79 2a62 	vsub.f32	s5, s18, s5
 800a8ea:	ed8c 7a02 	vstr	s14, [ip, #8]
 800a8ee:	ed91 7a01 	vldr	s14, [r1, #4]
 800a8f2:	edd3 8a01 	vldr	s17, [r3, #4]
 800a8f6:	ee34 7a87 	vadd.f32	s14, s9, s14
 800a8fa:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800a8fe:	ee37 7a28 	vadd.f32	s14, s14, s17
 800a902:	ee32 9a60 	vsub.f32	s18, s4, s1
 800a906:	ed8c 7a01 	vstr	s14, [ip, #4]
 800a90a:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800a90e:	ed1a aa02 	vldr	s20, [sl, #-8]
 800a912:	ee73 8a22 	vadd.f32	s17, s6, s5
 800a916:	ee39 9a05 	vadd.f32	s18, s18, s10
 800a91a:	ee7a aac1 	vsub.f32	s21, s21, s2
 800a91e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800a922:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800a926:	ee69 ba07 	vmul.f32	s23, s18, s14
 800a92a:	ee6a aa87 	vmul.f32	s21, s21, s14
 800a92e:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800a932:	ee63 ca87 	vmul.f32	s25, s7, s14
 800a936:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800a93a:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800a93e:	ee68 8a87 	vmul.f32	s17, s17, s14
 800a942:	ee73 3aea 	vsub.f32	s7, s7, s21
 800a946:	ee78 8a89 	vadd.f32	s17, s17, s18
 800a94a:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800a94e:	ee3b aaca 	vsub.f32	s20, s23, s20
 800a952:	ee34 4a67 	vsub.f32	s8, s8, s15
 800a956:	ee76 6acb 	vsub.f32	s13, s13, s22
 800a95a:	ee36 6a48 	vsub.f32	s12, s12, s16
 800a95e:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800a962:	ed00 7a02 	vstr	s14, [r0, #-8]
 800a966:	ed40 3a01 	vstr	s7, [r0, #-4]
 800a96a:	edc1 8a01 	vstr	s17, [r1, #4]
 800a96e:	ed81 aa02 	vstr	s20, [r1, #8]
 800a972:	ed59 3a04 	vldr	s7, [r9, #-16]
 800a976:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800a97a:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800a97e:	ed59 6a03 	vldr	s13, [r9, #-12]
 800a982:	ee34 4a61 	vsub.f32	s8, s8, s3
 800a986:	ee36 6a41 	vsub.f32	s12, s12, s2
 800a98a:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800a98e:	ee66 9a26 	vmul.f32	s19, s12, s13
 800a992:	ee24 9a23 	vmul.f32	s18, s8, s7
 800a996:	ee26 6a23 	vmul.f32	s12, s12, s7
 800a99a:	ee24 4a26 	vmul.f32	s8, s8, s13
 800a99e:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a9a2:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800a9a6:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800a9aa:	ee36 6a44 	vsub.f32	s12, s12, s8
 800a9ae:	ee37 7a64 	vsub.f32	s14, s14, s9
 800a9b2:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800a9b6:	ee79 3a29 	vadd.f32	s7, s18, s19
 800a9ba:	ee75 6a60 	vsub.f32	s13, s10, s1
 800a9be:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800a9c2:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a9c6:	ed45 3a02 	vstr	s7, [r5, #-8]
 800a9ca:	ed05 6a01 	vstr	s12, [r5, #-4]
 800a9ce:	ed84 7a01 	vstr	s14, [r4, #4]
 800a9d2:	ed84 4a02 	vstr	s8, [r4, #8]
 800a9d6:	ee35 6a81 	vadd.f32	s12, s11, s2
 800a9da:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800a9de:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 800a9e2:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 800a9e6:	ee33 3a62 	vsub.f32	s6, s6, s5
 800a9ea:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800a9ee:	ee67 2a26 	vmul.f32	s5, s14, s13
 800a9f2:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800a9f6:	ee26 5a25 	vmul.f32	s10, s12, s11
 800a9fa:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a9fe:	ee26 6a26 	vmul.f32	s12, s12, s13
 800aa02:	ee27 7a25 	vmul.f32	s14, s14, s11
 800aa06:	ee63 6a26 	vmul.f32	s13, s6, s13
 800aa0a:	ee23 3a25 	vmul.f32	s6, s6, s11
 800aa0e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800aa12:	ee75 5a24 	vadd.f32	s11, s10, s9
 800aa16:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800aa1a:	ee36 7a87 	vadd.f32	s14, s13, s14
 800aa1e:	f1bb 0b01 	subs.w	fp, fp, #1
 800aa22:	ed42 5a02 	vstr	s11, [r2, #-8]
 800aa26:	ed42 7a01 	vstr	s15, [r2, #-4]
 800aa2a:	f10e 0e08 	add.w	lr, lr, #8
 800aa2e:	ed83 3a02 	vstr	s6, [r3, #8]
 800aa32:	ed83 7a01 	vstr	s14, [r3, #4]
 800aa36:	f1ac 0c08 	sub.w	ip, ip, #8
 800aa3a:	f10a 0a08 	add.w	sl, sl, #8
 800aa3e:	f100 0008 	add.w	r0, r0, #8
 800aa42:	f1a1 0108 	sub.w	r1, r1, #8
 800aa46:	f109 0910 	add.w	r9, r9, #16
 800aa4a:	f105 0508 	add.w	r5, r5, #8
 800aa4e:	f1a4 0408 	sub.w	r4, r4, #8
 800aa52:	f108 0818 	add.w	r8, r8, #24
 800aa56:	f102 0208 	add.w	r2, r2, #8
 800aa5a:	f1a3 0308 	sub.w	r3, r3, #8
 800aa5e:	f47f aefc 	bne.w	800a85a <arm_cfft_radix8by4_f32+0x12e>
 800aa62:	9907      	ldr	r1, [sp, #28]
 800aa64:	9800      	ldr	r0, [sp, #0]
 800aa66:	00cb      	lsls	r3, r1, #3
 800aa68:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800aa6c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800aa70:	9100      	str	r1, [sp, #0]
 800aa72:	9904      	ldr	r1, [sp, #16]
 800aa74:	4419      	add	r1, r3
 800aa76:	9104      	str	r1, [sp, #16]
 800aa78:	9903      	ldr	r1, [sp, #12]
 800aa7a:	4419      	add	r1, r3
 800aa7c:	9103      	str	r1, [sp, #12]
 800aa7e:	9906      	ldr	r1, [sp, #24]
 800aa80:	4419      	add	r1, r3
 800aa82:	9106      	str	r1, [sp, #24]
 800aa84:	9905      	ldr	r1, [sp, #20]
 800aa86:	441f      	add	r7, r3
 800aa88:	4419      	add	r1, r3
 800aa8a:	9b02      	ldr	r3, [sp, #8]
 800aa8c:	9105      	str	r1, [sp, #20]
 800aa8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa92:	9302      	str	r3, [sp, #8]
 800aa94:	9904      	ldr	r1, [sp, #16]
 800aa96:	9805      	ldr	r0, [sp, #20]
 800aa98:	ed91 4a00 	vldr	s8, [r1]
 800aa9c:	edd0 6a00 	vldr	s13, [r0]
 800aaa0:	9b06      	ldr	r3, [sp, #24]
 800aaa2:	ed97 3a00 	vldr	s6, [r7]
 800aaa6:	edd3 7a00 	vldr	s15, [r3]
 800aaaa:	edd0 4a01 	vldr	s9, [r0, #4]
 800aaae:	edd1 3a01 	vldr	s7, [r1, #4]
 800aab2:	ed97 2a01 	vldr	s4, [r7, #4]
 800aab6:	ed93 7a01 	vldr	s14, [r3, #4]
 800aaba:	9a03      	ldr	r2, [sp, #12]
 800aabc:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800aac0:	ee34 6a26 	vadd.f32	s12, s8, s13
 800aac4:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800aac8:	ee37 5a86 	vadd.f32	s10, s15, s12
 800aacc:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800aad0:	ee35 5a03 	vadd.f32	s10, s10, s6
 800aad4:	ee74 6a66 	vsub.f32	s13, s8, s13
 800aad8:	ed81 5a00 	vstr	s10, [r1]
 800aadc:	ed93 5a01 	vldr	s10, [r3, #4]
 800aae0:	edd7 4a01 	vldr	s9, [r7, #4]
 800aae4:	ee35 5a85 	vadd.f32	s10, s11, s10
 800aae8:	ee37 4a26 	vadd.f32	s8, s14, s13
 800aaec:	ee35 5a24 	vadd.f32	s10, s10, s9
 800aaf0:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800aaf4:	ed81 5a01 	vstr	s10, [r1, #4]
 800aaf8:	edd2 1a00 	vldr	s3, [r2]
 800aafc:	edd2 2a01 	vldr	s5, [r2, #4]
 800ab00:	ee34 5a83 	vadd.f32	s10, s9, s6
 800ab04:	ee34 4a42 	vsub.f32	s8, s8, s4
 800ab08:	ee36 6a67 	vsub.f32	s12, s12, s15
 800ab0c:	ee64 4a21 	vmul.f32	s9, s8, s3
 800ab10:	ee24 4a22 	vmul.f32	s8, s8, s5
 800ab14:	ee65 2a22 	vmul.f32	s5, s10, s5
 800ab18:	ee25 5a21 	vmul.f32	s10, s10, s3
 800ab1c:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800ab20:	ee35 5a44 	vsub.f32	s10, s10, s8
 800ab24:	edc3 2a00 	vstr	s5, [r3]
 800ab28:	ed83 5a01 	vstr	s10, [r3, #4]
 800ab2c:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800ab30:	9b00      	ldr	r3, [sp, #0]
 800ab32:	ee36 6a43 	vsub.f32	s12, s12, s6
 800ab36:	ed93 4a01 	vldr	s8, [r3, #4]
 800ab3a:	ed93 5a00 	vldr	s10, [r3]
 800ab3e:	9b02      	ldr	r3, [sp, #8]
 800ab40:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800ab44:	ee66 4a05 	vmul.f32	s9, s12, s10
 800ab48:	ee25 5a85 	vmul.f32	s10, s11, s10
 800ab4c:	ee26 6a04 	vmul.f32	s12, s12, s8
 800ab50:	ee65 5a84 	vmul.f32	s11, s11, s8
 800ab54:	ee35 6a46 	vsub.f32	s12, s10, s12
 800ab58:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800ab5c:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800ab60:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800ab64:	ed80 6a01 	vstr	s12, [r0, #4]
 800ab68:	edc0 5a00 	vstr	s11, [r0]
 800ab6c:	edd3 5a01 	vldr	s11, [r3, #4]
 800ab70:	edd3 6a00 	vldr	s13, [r3]
 800ab74:	ee37 7a02 	vadd.f32	s14, s14, s4
 800ab78:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800ab7c:	ee27 6a26 	vmul.f32	s12, s14, s13
 800ab80:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800ab84:	ee27 7a25 	vmul.f32	s14, s14, s11
 800ab88:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ab8c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800ab90:	ee76 7a27 	vadd.f32	s15, s12, s15
 800ab94:	ed87 7a01 	vstr	s14, [r7, #4]
 800ab98:	edc7 7a00 	vstr	s15, [r7]
 800ab9c:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 800aba0:	4621      	mov	r1, r4
 800aba2:	686a      	ldr	r2, [r5, #4]
 800aba4:	2304      	movs	r3, #4
 800aba6:	f000 fa17 	bl	800afd8 <arm_radix8_butterfly_f32>
 800abaa:	4630      	mov	r0, r6
 800abac:	4621      	mov	r1, r4
 800abae:	686a      	ldr	r2, [r5, #4]
 800abb0:	2304      	movs	r3, #4
 800abb2:	f000 fa11 	bl	800afd8 <arm_radix8_butterfly_f32>
 800abb6:	9808      	ldr	r0, [sp, #32]
 800abb8:	686a      	ldr	r2, [r5, #4]
 800abba:	4621      	mov	r1, r4
 800abbc:	2304      	movs	r3, #4
 800abbe:	f000 fa0b 	bl	800afd8 <arm_radix8_butterfly_f32>
 800abc2:	686a      	ldr	r2, [r5, #4]
 800abc4:	9801      	ldr	r0, [sp, #4]
 800abc6:	4621      	mov	r1, r4
 800abc8:	2304      	movs	r3, #4
 800abca:	b00d      	add	sp, #52	; 0x34
 800abcc:	ecbd 8b0a 	vpop	{d8-d12}
 800abd0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abd4:	f000 ba00 	b.w	800afd8 <arm_radix8_butterfly_f32>

0800abd8 <arm_cfft_f32>:
 800abd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abdc:	2a01      	cmp	r2, #1
 800abde:	4606      	mov	r6, r0
 800abe0:	4617      	mov	r7, r2
 800abe2:	460c      	mov	r4, r1
 800abe4:	4698      	mov	r8, r3
 800abe6:	8805      	ldrh	r5, [r0, #0]
 800abe8:	d056      	beq.n	800ac98 <arm_cfft_f32+0xc0>
 800abea:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800abee:	d063      	beq.n	800acb8 <arm_cfft_f32+0xe0>
 800abf0:	d916      	bls.n	800ac20 <arm_cfft_f32+0x48>
 800abf2:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800abf6:	d01a      	beq.n	800ac2e <arm_cfft_f32+0x56>
 800abf8:	d947      	bls.n	800ac8a <arm_cfft_f32+0xb2>
 800abfa:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800abfe:	d05b      	beq.n	800acb8 <arm_cfft_f32+0xe0>
 800ac00:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800ac04:	d105      	bne.n	800ac12 <arm_cfft_f32+0x3a>
 800ac06:	2301      	movs	r3, #1
 800ac08:	6872      	ldr	r2, [r6, #4]
 800ac0a:	4629      	mov	r1, r5
 800ac0c:	4620      	mov	r0, r4
 800ac0e:	f000 f9e3 	bl	800afd8 <arm_radix8_butterfly_f32>
 800ac12:	f1b8 0f00 	cmp.w	r8, #0
 800ac16:	d111      	bne.n	800ac3c <arm_cfft_f32+0x64>
 800ac18:	2f01      	cmp	r7, #1
 800ac1a:	d016      	beq.n	800ac4a <arm_cfft_f32+0x72>
 800ac1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac20:	2d20      	cmp	r5, #32
 800ac22:	d049      	beq.n	800acb8 <arm_cfft_f32+0xe0>
 800ac24:	d935      	bls.n	800ac92 <arm_cfft_f32+0xba>
 800ac26:	2d40      	cmp	r5, #64	; 0x40
 800ac28:	d0ed      	beq.n	800ac06 <arm_cfft_f32+0x2e>
 800ac2a:	2d80      	cmp	r5, #128	; 0x80
 800ac2c:	d1f1      	bne.n	800ac12 <arm_cfft_f32+0x3a>
 800ac2e:	4621      	mov	r1, r4
 800ac30:	4630      	mov	r0, r6
 800ac32:	f7ff fcab 	bl	800a58c <arm_cfft_radix8by2_f32>
 800ac36:	f1b8 0f00 	cmp.w	r8, #0
 800ac3a:	d0ed      	beq.n	800ac18 <arm_cfft_f32+0x40>
 800ac3c:	68b2      	ldr	r2, [r6, #8]
 800ac3e:	89b1      	ldrh	r1, [r6, #12]
 800ac40:	4620      	mov	r0, r4
 800ac42:	f000 f841 	bl	800acc8 <arm_bitreversal_32>
 800ac46:	2f01      	cmp	r7, #1
 800ac48:	d1e8      	bne.n	800ac1c <arm_cfft_f32+0x44>
 800ac4a:	ee07 5a90 	vmov	s15, r5
 800ac4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac52:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ac56:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ac5a:	2d00      	cmp	r5, #0
 800ac5c:	d0de      	beq.n	800ac1c <arm_cfft_f32+0x44>
 800ac5e:	f104 0108 	add.w	r1, r4, #8
 800ac62:	2300      	movs	r3, #0
 800ac64:	3301      	adds	r3, #1
 800ac66:	429d      	cmp	r5, r3
 800ac68:	f101 0108 	add.w	r1, r1, #8
 800ac6c:	ed11 7a04 	vldr	s14, [r1, #-16]
 800ac70:	ed51 7a03 	vldr	s15, [r1, #-12]
 800ac74:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ac78:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ac7c:	ed01 7a04 	vstr	s14, [r1, #-16]
 800ac80:	ed41 7a03 	vstr	s15, [r1, #-12]
 800ac84:	d1ee      	bne.n	800ac64 <arm_cfft_f32+0x8c>
 800ac86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac8a:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800ac8e:	d0ba      	beq.n	800ac06 <arm_cfft_f32+0x2e>
 800ac90:	e7bf      	b.n	800ac12 <arm_cfft_f32+0x3a>
 800ac92:	2d10      	cmp	r5, #16
 800ac94:	d0cb      	beq.n	800ac2e <arm_cfft_f32+0x56>
 800ac96:	e7bc      	b.n	800ac12 <arm_cfft_f32+0x3a>
 800ac98:	b19d      	cbz	r5, 800acc2 <arm_cfft_f32+0xea>
 800ac9a:	f101 030c 	add.w	r3, r1, #12
 800ac9e:	2200      	movs	r2, #0
 800aca0:	ed53 7a02 	vldr	s15, [r3, #-8]
 800aca4:	3201      	adds	r2, #1
 800aca6:	eef1 7a67 	vneg.f32	s15, s15
 800acaa:	4295      	cmp	r5, r2
 800acac:	ed43 7a02 	vstr	s15, [r3, #-8]
 800acb0:	f103 0308 	add.w	r3, r3, #8
 800acb4:	d1f4      	bne.n	800aca0 <arm_cfft_f32+0xc8>
 800acb6:	e798      	b.n	800abea <arm_cfft_f32+0x12>
 800acb8:	4621      	mov	r1, r4
 800acba:	4630      	mov	r0, r6
 800acbc:	f7ff fd36 	bl	800a72c <arm_cfft_radix8by4_f32>
 800acc0:	e7a7      	b.n	800ac12 <arm_cfft_f32+0x3a>
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d0aa      	beq.n	800ac1c <arm_cfft_f32+0x44>
 800acc6:	e7b9      	b.n	800ac3c <arm_cfft_f32+0x64>

0800acc8 <arm_bitreversal_32>:
 800acc8:	b1e9      	cbz	r1, 800ad06 <arm_bitreversal_32+0x3e>
 800acca:	b5f0      	push	{r4, r5, r6, r7, lr}
 800accc:	2500      	movs	r5, #0
 800acce:	f102 0e02 	add.w	lr, r2, #2
 800acd2:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800acd6:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800acda:	08a4      	lsrs	r4, r4, #2
 800acdc:	089b      	lsrs	r3, r3, #2
 800acde:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800ace2:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800ace6:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800acea:	00a6      	lsls	r6, r4, #2
 800acec:	009b      	lsls	r3, r3, #2
 800acee:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800acf2:	3304      	adds	r3, #4
 800acf4:	1d34      	adds	r4, r6, #4
 800acf6:	3502      	adds	r5, #2
 800acf8:	58c6      	ldr	r6, [r0, r3]
 800acfa:	5907      	ldr	r7, [r0, r4]
 800acfc:	50c7      	str	r7, [r0, r3]
 800acfe:	428d      	cmp	r5, r1
 800ad00:	5106      	str	r6, [r0, r4]
 800ad02:	d3e6      	bcc.n	800acd2 <arm_bitreversal_32+0xa>
 800ad04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad06:	4770      	bx	lr

0800ad08 <arm_cmplx_mag_f32>:
 800ad08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad0c:	ed2d 8b02 	vpush	{d8}
 800ad10:	0897      	lsrs	r7, r2, #2
 800ad12:	b084      	sub	sp, #16
 800ad14:	d077      	beq.n	800ae06 <arm_cmplx_mag_f32+0xfe>
 800ad16:	f04f 0800 	mov.w	r8, #0
 800ad1a:	f100 0420 	add.w	r4, r0, #32
 800ad1e:	f101 0510 	add.w	r5, r1, #16
 800ad22:	463e      	mov	r6, r7
 800ad24:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 800ad28:	ed54 7a07 	vldr	s15, [r4, #-28]	; 0xffffffe4
 800ad2c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ad30:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ad34:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ad38:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ad3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad40:	f2c0 80c5 	blt.w	800aece <arm_cmplx_mag_f32+0x1c6>
 800ad44:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ad48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad4c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800ad50:	f100 80cb 	bmi.w	800aeea <arm_cmplx_mag_f32+0x1e2>
 800ad54:	ed05 8a04 	vstr	s16, [r5, #-16]
 800ad58:	ed14 0a06 	vldr	s0, [r4, #-24]	; 0xffffffe8
 800ad5c:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 800ad60:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ad64:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ad68:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ad6c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ad70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad74:	f2c0 80a8 	blt.w	800aec8 <arm_cmplx_mag_f32+0x1c0>
 800ad78:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ad7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad80:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800ad84:	f100 80a8 	bmi.w	800aed8 <arm_cmplx_mag_f32+0x1d0>
 800ad88:	ed05 8a03 	vstr	s16, [r5, #-12]
 800ad8c:	ed14 0a04 	vldr	s0, [r4, #-16]
 800ad90:	ed54 7a03 	vldr	s15, [r4, #-12]
 800ad94:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ad98:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ad9c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ada0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ada4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ada8:	f2c0 808b 	blt.w	800aec2 <arm_cmplx_mag_f32+0x1ba>
 800adac:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800adb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adb4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800adb8:	f100 80a9 	bmi.w	800af0e <arm_cmplx_mag_f32+0x206>
 800adbc:	ed05 8a02 	vstr	s16, [r5, #-8]
 800adc0:	ed14 0a02 	vldr	s0, [r4, #-8]
 800adc4:	ed54 7a01 	vldr	s15, [r4, #-4]
 800adc8:	ee20 0a00 	vmul.f32	s0, s0, s0
 800adcc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800add0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800add4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800add8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800addc:	db6e      	blt.n	800aebc <arm_cmplx_mag_f32+0x1b4>
 800adde:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ade2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ade6:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800adea:	f100 8087 	bmi.w	800aefc <arm_cmplx_mag_f32+0x1f4>
 800adee:	ed05 8a01 	vstr	s16, [r5, #-4]
 800adf2:	3e01      	subs	r6, #1
 800adf4:	f104 0420 	add.w	r4, r4, #32
 800adf8:	f105 0510 	add.w	r5, r5, #16
 800adfc:	d192      	bne.n	800ad24 <arm_cmplx_mag_f32+0x1c>
 800adfe:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800ae02:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800ae06:	f012 0203 	ands.w	r2, r2, #3
 800ae0a:	d052      	beq.n	800aeb2 <arm_cmplx_mag_f32+0x1aa>
 800ae0c:	ed90 0a00 	vldr	s0, [r0]
 800ae10:	edd0 7a01 	vldr	s15, [r0, #4]
 800ae14:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ae18:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ae22:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ae26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae2a:	bfb8      	it	lt
 800ae2c:	600b      	strlt	r3, [r1, #0]
 800ae2e:	db08      	blt.n	800ae42 <arm_cmplx_mag_f32+0x13a>
 800ae30:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ae34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae38:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800ae3c:	d479      	bmi.n	800af32 <arm_cmplx_mag_f32+0x22a>
 800ae3e:	ed81 8a00 	vstr	s16, [r1]
 800ae42:	3a01      	subs	r2, #1
 800ae44:	d035      	beq.n	800aeb2 <arm_cmplx_mag_f32+0x1aa>
 800ae46:	ed90 0a02 	vldr	s0, [r0, #8]
 800ae4a:	edd0 7a03 	vldr	s15, [r0, #12]
 800ae4e:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ae52:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ae56:	2300      	movs	r3, #0
 800ae58:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ae5c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ae60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae64:	bfb8      	it	lt
 800ae66:	604b      	strlt	r3, [r1, #4]
 800ae68:	db08      	blt.n	800ae7c <arm_cmplx_mag_f32+0x174>
 800ae6a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800ae6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae72:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800ae76:	d453      	bmi.n	800af20 <arm_cmplx_mag_f32+0x218>
 800ae78:	ed81 8a01 	vstr	s16, [r1, #4]
 800ae7c:	2a01      	cmp	r2, #1
 800ae7e:	d018      	beq.n	800aeb2 <arm_cmplx_mag_f32+0x1aa>
 800ae80:	ed90 0a04 	vldr	s0, [r0, #16]
 800ae84:	edd0 7a05 	vldr	s15, [r0, #20]
 800ae88:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ae8c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ae90:	2300      	movs	r3, #0
 800ae92:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ae96:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ae9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae9e:	db19      	blt.n	800aed4 <arm_cmplx_mag_f32+0x1cc>
 800aea0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800aea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aea8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800aeac:	d44a      	bmi.n	800af44 <arm_cmplx_mag_f32+0x23c>
 800aeae:	ed81 8a02 	vstr	s16, [r1, #8]
 800aeb2:	b004      	add	sp, #16
 800aeb4:	ecbd 8b02 	vpop	{d8}
 800aeb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aebc:	f845 8c04 	str.w	r8, [r5, #-4]
 800aec0:	e797      	b.n	800adf2 <arm_cmplx_mag_f32+0xea>
 800aec2:	f845 8c08 	str.w	r8, [r5, #-8]
 800aec6:	e77b      	b.n	800adc0 <arm_cmplx_mag_f32+0xb8>
 800aec8:	f845 8c0c 	str.w	r8, [r5, #-12]
 800aecc:	e75e      	b.n	800ad8c <arm_cmplx_mag_f32+0x84>
 800aece:	f845 8c10 	str.w	r8, [r5, #-16]
 800aed2:	e741      	b.n	800ad58 <arm_cmplx_mag_f32+0x50>
 800aed4:	608b      	str	r3, [r1, #8]
 800aed6:	e7ec      	b.n	800aeb2 <arm_cmplx_mag_f32+0x1aa>
 800aed8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800aedc:	9001      	str	r0, [sp, #4]
 800aede:	f005 f833 	bl	800ff48 <sqrtf>
 800aee2:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800aee6:	9801      	ldr	r0, [sp, #4]
 800aee8:	e74e      	b.n	800ad88 <arm_cmplx_mag_f32+0x80>
 800aeea:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800aeee:	9001      	str	r0, [sp, #4]
 800aef0:	f005 f82a 	bl	800ff48 <sqrtf>
 800aef4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800aef8:	9801      	ldr	r0, [sp, #4]
 800aefa:	e72b      	b.n	800ad54 <arm_cmplx_mag_f32+0x4c>
 800aefc:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800af00:	9001      	str	r0, [sp, #4]
 800af02:	f005 f821 	bl	800ff48 <sqrtf>
 800af06:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800af0a:	9801      	ldr	r0, [sp, #4]
 800af0c:	e76f      	b.n	800adee <arm_cmplx_mag_f32+0xe6>
 800af0e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800af12:	9001      	str	r0, [sp, #4]
 800af14:	f005 f818 	bl	800ff48 <sqrtf>
 800af18:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800af1c:	9801      	ldr	r0, [sp, #4]
 800af1e:	e74d      	b.n	800adbc <arm_cmplx_mag_f32+0xb4>
 800af20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af24:	9201      	str	r2, [sp, #4]
 800af26:	f005 f80f 	bl	800ff48 <sqrtf>
 800af2a:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800af2e:	9903      	ldr	r1, [sp, #12]
 800af30:	e7a2      	b.n	800ae78 <arm_cmplx_mag_f32+0x170>
 800af32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af36:	9201      	str	r2, [sp, #4]
 800af38:	f005 f806 	bl	800ff48 <sqrtf>
 800af3c:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800af40:	9903      	ldr	r1, [sp, #12]
 800af42:	e77c      	b.n	800ae3e <arm_cmplx_mag_f32+0x136>
 800af44:	9101      	str	r1, [sp, #4]
 800af46:	f004 ffff 	bl	800ff48 <sqrtf>
 800af4a:	9901      	ldr	r1, [sp, #4]
 800af4c:	e7af      	b.n	800aeae <arm_cmplx_mag_f32+0x1a6>
 800af4e:	bf00      	nop

0800af50 <arm_scale_f32>:
 800af50:	b470      	push	{r4, r5, r6}
 800af52:	0896      	lsrs	r6, r2, #2
 800af54:	d025      	beq.n	800afa2 <arm_scale_f32+0x52>
 800af56:	f100 0410 	add.w	r4, r0, #16
 800af5a:	f101 0310 	add.w	r3, r1, #16
 800af5e:	4635      	mov	r5, r6
 800af60:	ed54 7a04 	vldr	s15, [r4, #-16]
 800af64:	ee67 7a80 	vmul.f32	s15, s15, s0
 800af68:	3d01      	subs	r5, #1
 800af6a:	ed43 7a04 	vstr	s15, [r3, #-16]
 800af6e:	ed54 7a03 	vldr	s15, [r4, #-12]
 800af72:	ee67 7a80 	vmul.f32	s15, s15, s0
 800af76:	f104 0410 	add.w	r4, r4, #16
 800af7a:	ed43 7a03 	vstr	s15, [r3, #-12]
 800af7e:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800af82:	ee67 7a80 	vmul.f32	s15, s15, s0
 800af86:	f103 0310 	add.w	r3, r3, #16
 800af8a:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 800af8e:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 800af92:	ee67 7a80 	vmul.f32	s15, s15, s0
 800af96:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800af9a:	d1e1      	bne.n	800af60 <arm_scale_f32+0x10>
 800af9c:	0136      	lsls	r6, r6, #4
 800af9e:	4430      	add	r0, r6
 800afa0:	4431      	add	r1, r6
 800afa2:	f012 0203 	ands.w	r2, r2, #3
 800afa6:	d015      	beq.n	800afd4 <arm_scale_f32+0x84>
 800afa8:	edd0 7a00 	vldr	s15, [r0]
 800afac:	ee67 7a80 	vmul.f32	s15, s15, s0
 800afb0:	3a01      	subs	r2, #1
 800afb2:	edc1 7a00 	vstr	s15, [r1]
 800afb6:	d00d      	beq.n	800afd4 <arm_scale_f32+0x84>
 800afb8:	edd0 7a01 	vldr	s15, [r0, #4]
 800afbc:	ee67 7a80 	vmul.f32	s15, s15, s0
 800afc0:	2a01      	cmp	r2, #1
 800afc2:	edc1 7a01 	vstr	s15, [r1, #4]
 800afc6:	d005      	beq.n	800afd4 <arm_scale_f32+0x84>
 800afc8:	edd0 7a02 	vldr	s15, [r0, #8]
 800afcc:	ee27 0a80 	vmul.f32	s0, s15, s0
 800afd0:	ed81 0a02 	vstr	s0, [r1, #8]
 800afd4:	bc70      	pop	{r4, r5, r6}
 800afd6:	4770      	bx	lr

0800afd8 <arm_radix8_butterfly_f32>:
 800afd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afdc:	ed2d 8b10 	vpush	{d8-d15}
 800afe0:	b095      	sub	sp, #84	; 0x54
 800afe2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800afe6:	4603      	mov	r3, r0
 800afe8:	3304      	adds	r3, #4
 800afea:	ed9f bab9 	vldr	s22, [pc, #740]	; 800b2d0 <arm_radix8_butterfly_f32+0x2f8>
 800afee:	9012      	str	r0, [sp, #72]	; 0x48
 800aff0:	468b      	mov	fp, r1
 800aff2:	9313      	str	r3, [sp, #76]	; 0x4c
 800aff4:	4689      	mov	r9, r1
 800aff6:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800affa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800affc:	960f      	str	r6, [sp, #60]	; 0x3c
 800affe:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800b002:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800b006:	eb03 0508 	add.w	r5, r3, r8
 800b00a:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800b00e:	eb05 040e 	add.w	r4, r5, lr
 800b012:	0137      	lsls	r7, r6, #4
 800b014:	eba6 030a 	sub.w	r3, r6, sl
 800b018:	eb04 000e 	add.w	r0, r4, lr
 800b01c:	44b2      	add	sl, r6
 800b01e:	1d3a      	adds	r2, r7, #4
 800b020:	9702      	str	r7, [sp, #8]
 800b022:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800b026:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800b02a:	ebae 0c06 	sub.w	ip, lr, r6
 800b02e:	9703      	str	r7, [sp, #12]
 800b030:	eb03 0708 	add.w	r7, r3, r8
 800b034:	9701      	str	r7, [sp, #4]
 800b036:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800b03a:	9706      	str	r7, [sp, #24]
 800b03c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800b03e:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800b042:	f10e 0104 	add.w	r1, lr, #4
 800b046:	4439      	add	r1, r7
 800b048:	443a      	add	r2, r7
 800b04a:	0137      	lsls	r7, r6, #4
 800b04c:	00f6      	lsls	r6, r6, #3
 800b04e:	9704      	str	r7, [sp, #16]
 800b050:	9605      	str	r6, [sp, #20]
 800b052:	9f01      	ldr	r7, [sp, #4]
 800b054:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800b056:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800b05a:	f04f 0c00 	mov.w	ip, #0
 800b05e:	edd4 6a00 	vldr	s13, [r4]
 800b062:	edd7 1a00 	vldr	s3, [r7]
 800b066:	ed16 aa01 	vldr	s20, [r6, #-4]
 800b06a:	edd5 5a00 	vldr	s11, [r5]
 800b06e:	ed52 9a01 	vldr	s19, [r2, #-4]
 800b072:	ed90 6a00 	vldr	s12, [r0]
 800b076:	ed51 7a01 	vldr	s15, [r1, #-4]
 800b07a:	ed93 3a00 	vldr	s6, [r3]
 800b07e:	ee39 0a86 	vadd.f32	s0, s19, s12
 800b082:	ee33 2a21 	vadd.f32	s4, s6, s3
 800b086:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800b08a:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800b08e:	ee35 7a02 	vadd.f32	s14, s10, s4
 800b092:	ee34 4a80 	vadd.f32	s8, s9, s0
 800b096:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b09a:	ee74 6a07 	vadd.f32	s13, s8, s14
 800b09e:	ee34 4a47 	vsub.f32	s8, s8, s14
 800b0a2:	ed46 6a01 	vstr	s13, [r6, #-4]
 800b0a6:	ed85 4a00 	vstr	s8, [r5]
 800b0aa:	edd1 6a00 	vldr	s13, [r1]
 800b0ae:	ed94 9a01 	vldr	s18, [r4, #4]
 800b0b2:	edd3 2a01 	vldr	s5, [r3, #4]
 800b0b6:	edd7 8a01 	vldr	s17, [r7, #4]
 800b0ba:	edd6 0a00 	vldr	s1, [r6]
 800b0be:	edd5 3a01 	vldr	s7, [r5, #4]
 800b0c2:	ed90 8a01 	vldr	s16, [r0, #4]
 800b0c6:	ed92 7a00 	vldr	s14, [r2]
 800b0ca:	ee33 3a61 	vsub.f32	s6, s6, s3
 800b0ce:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800b0d2:	ee72 aae8 	vsub.f32	s21, s5, s17
 800b0d6:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800b0da:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800b0de:	ee77 7a83 	vadd.f32	s15, s15, s6
 800b0e2:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800b0e6:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800b0ea:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800b0ee:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800b0f2:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800b0f6:	ee77 0a08 	vadd.f32	s1, s14, s16
 800b0fa:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800b0fe:	ee37 7a48 	vsub.f32	s14, s14, s16
 800b102:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800b106:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800b10a:	ee76 6a89 	vadd.f32	s13, s13, s18
 800b10e:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800b112:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b116:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800b11a:	ee35 5a42 	vsub.f32	s10, s10, s4
 800b11e:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800b122:	ee33 2a20 	vadd.f32	s4, s6, s1
 800b126:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800b12a:	ee33 3a60 	vsub.f32	s6, s6, s1
 800b12e:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800b132:	ee77 0a01 	vadd.f32	s1, s14, s2
 800b136:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800b13a:	ee37 7a41 	vsub.f32	s14, s14, s2
 800b13e:	ee73 1a84 	vadd.f32	s3, s7, s8
 800b142:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800b146:	ee76 3a27 	vadd.f32	s7, s12, s15
 800b14a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800b14e:	ee32 8a00 	vadd.f32	s16, s4, s0
 800b152:	ee33 1a45 	vsub.f32	s2, s6, s10
 800b156:	ee32 2a40 	vsub.f32	s4, s4, s0
 800b15a:	ee35 5a03 	vadd.f32	s10, s10, s6
 800b15e:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800b162:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800b166:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800b16a:	ee34 6a67 	vsub.f32	s12, s8, s15
 800b16e:	ee75 4a87 	vadd.f32	s9, s11, s14
 800b172:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800b176:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800b17a:	ee77 7a84 	vadd.f32	s15, s15, s8
 800b17e:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800b182:	44dc      	add	ip, fp
 800b184:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800b188:	45e1      	cmp	r9, ip
 800b18a:	ed86 8a00 	vstr	s16, [r6]
 800b18e:	ed85 2a01 	vstr	s4, [r5, #4]
 800b192:	4456      	add	r6, sl
 800b194:	ed02 0a01 	vstr	s0, [r2, #-4]
 800b198:	4455      	add	r5, sl
 800b19a:	edc0 6a00 	vstr	s13, [r0]
 800b19e:	ed82 1a00 	vstr	s2, [r2]
 800b1a2:	ed80 5a01 	vstr	s10, [r0, #4]
 800b1a6:	4452      	add	r2, sl
 800b1a8:	ed01 3a01 	vstr	s6, [r1, #-4]
 800b1ac:	4450      	add	r0, sl
 800b1ae:	edc7 2a00 	vstr	s5, [r7]
 800b1b2:	edc4 4a00 	vstr	s9, [r4]
 800b1b6:	ed83 7a00 	vstr	s14, [r3]
 800b1ba:	edc1 5a00 	vstr	s11, [r1]
 800b1be:	edc7 3a01 	vstr	s7, [r7, #4]
 800b1c2:	4451      	add	r1, sl
 800b1c4:	ed84 6a01 	vstr	s12, [r4, #4]
 800b1c8:	4457      	add	r7, sl
 800b1ca:	edc3 7a01 	vstr	s15, [r3, #4]
 800b1ce:	4454      	add	r4, sl
 800b1d0:	4453      	add	r3, sl
 800b1d2:	f63f af44 	bhi.w	800b05e <arm_radix8_butterfly_f32+0x86>
 800b1d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b1d8:	2b07      	cmp	r3, #7
 800b1da:	f240 81b7 	bls.w	800b54c <arm_radix8_butterfly_f32+0x574>
 800b1de:	9b06      	ldr	r3, [sp, #24]
 800b1e0:	9903      	ldr	r1, [sp, #12]
 800b1e2:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b1e4:	9e05      	ldr	r6, [sp, #20]
 800b1e6:	9a04      	ldr	r2, [sp, #16]
 800b1e8:	f103 0c08 	add.w	ip, r3, #8
 800b1ec:	9b02      	ldr	r3, [sp, #8]
 800b1ee:	3108      	adds	r1, #8
 800b1f0:	f108 0808 	add.w	r8, r8, #8
 800b1f4:	1841      	adds	r1, r0, r1
 800b1f6:	3608      	adds	r6, #8
 800b1f8:	330c      	adds	r3, #12
 800b1fa:	4604      	mov	r4, r0
 800b1fc:	4444      	add	r4, r8
 800b1fe:	18c3      	adds	r3, r0, r3
 800b200:	9109      	str	r1, [sp, #36]	; 0x24
 800b202:	1981      	adds	r1, r0, r6
 800b204:	f10e 0e08 	add.w	lr, lr, #8
 800b208:	3208      	adds	r2, #8
 800b20a:	940b      	str	r4, [sp, #44]	; 0x2c
 800b20c:	9107      	str	r1, [sp, #28]
 800b20e:	4604      	mov	r4, r0
 800b210:	4601      	mov	r1, r0
 800b212:	9304      	str	r3, [sp, #16]
 800b214:	f100 030c 	add.w	r3, r0, #12
 800b218:	4474      	add	r4, lr
 800b21a:	f04f 0801 	mov.w	r8, #1
 800b21e:	1882      	adds	r2, r0, r2
 800b220:	4461      	add	r1, ip
 800b222:	9305      	str	r3, [sp, #20]
 800b224:	464b      	mov	r3, r9
 800b226:	940a      	str	r4, [sp, #40]	; 0x28
 800b228:	46c1      	mov	r9, r8
 800b22a:	9208      	str	r2, [sp, #32]
 800b22c:	46d8      	mov	r8, fp
 800b22e:	9106      	str	r1, [sp, #24]
 800b230:	f04f 0e00 	mov.w	lr, #0
 800b234:	469b      	mov	fp, r3
 800b236:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b238:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b23a:	449e      	add	lr, r3
 800b23c:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800b240:	441a      	add	r2, r3
 800b242:	920e      	str	r2, [sp, #56]	; 0x38
 800b244:	441a      	add	r2, r3
 800b246:	18d4      	adds	r4, r2, r3
 800b248:	18e5      	adds	r5, r4, r3
 800b24a:	18ee      	adds	r6, r5, r3
 800b24c:	18f7      	adds	r7, r6, r3
 800b24e:	eb07 0c03 	add.w	ip, r7, r3
 800b252:	920d      	str	r2, [sp, #52]	; 0x34
 800b254:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800b258:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800b25c:	910c      	str	r1, [sp, #48]	; 0x30
 800b25e:	4419      	add	r1, r3
 800b260:	9103      	str	r1, [sp, #12]
 800b262:	4419      	add	r1, r3
 800b264:	18ca      	adds	r2, r1, r3
 800b266:	9202      	str	r2, [sp, #8]
 800b268:	441a      	add	r2, r3
 800b26a:	18d0      	adds	r0, r2, r3
 800b26c:	ed92 ea01 	vldr	s28, [r2, #4]
 800b270:	9a02      	ldr	r2, [sp, #8]
 800b272:	edd4 7a00 	vldr	s15, [r4]
 800b276:	edd2 da01 	vldr	s27, [r2, #4]
 800b27a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b27c:	ed91 da01 	vldr	s26, [r1, #4]
 800b280:	ed92 ca01 	vldr	s24, [r2, #4]
 800b284:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b286:	9903      	ldr	r1, [sp, #12]
 800b288:	edcd 7a03 	vstr	s15, [sp, #12]
 800b28c:	edd2 7a00 	vldr	s15, [r2]
 800b290:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b292:	edcd 7a02 	vstr	s15, [sp, #8]
 800b296:	edd2 7a00 	vldr	s15, [r2]
 800b29a:	edd0 ea01 	vldr	s29, [r0, #4]
 800b29e:	edd1 ca01 	vldr	s25, [r1, #4]
 800b2a2:	eddc ba00 	vldr	s23, [ip]
 800b2a6:	edd7 aa00 	vldr	s21, [r7]
 800b2aa:	ed96 aa00 	vldr	s20, [r6]
 800b2ae:	edd5 9a00 	vldr	s19, [r5]
 800b2b2:	edcd 7a01 	vstr	s15, [sp, #4]
 800b2b6:	4403      	add	r3, r0
 800b2b8:	ed93 fa01 	vldr	s30, [r3, #4]
 800b2bc:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800b2c0:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800b2c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b2c8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b2cc:	46cc      	mov	ip, r9
 800b2ce:	e001      	b.n	800b2d4 <arm_radix8_butterfly_f32+0x2fc>
 800b2d0:	3f3504f3 	.word	0x3f3504f3
 800b2d4:	ed91 6a00 	vldr	s12, [r1]
 800b2d8:	ed93 5a00 	vldr	s10, [r3]
 800b2dc:	edd0 fa00 	vldr	s31, [r0]
 800b2e0:	edd4 7a00 	vldr	s15, [r4]
 800b2e4:	ed95 7a00 	vldr	s14, [r5]
 800b2e8:	ed56 3a01 	vldr	s7, [r6, #-4]
 800b2ec:	ed17 3a01 	vldr	s6, [r7, #-4]
 800b2f0:	ed92 2a00 	vldr	s4, [r2]
 800b2f4:	ed96 0a00 	vldr	s0, [r6]
 800b2f8:	ee33 8a85 	vadd.f32	s16, s7, s10
 800b2fc:	ee32 1a06 	vadd.f32	s2, s4, s12
 800b300:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800b304:	ee77 4a87 	vadd.f32	s9, s15, s14
 800b308:	ee78 1a04 	vadd.f32	s3, s16, s8
 800b30c:	ee71 6a24 	vadd.f32	s13, s2, s9
 800b310:	ee32 2a46 	vsub.f32	s4, s4, s12
 800b314:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800b318:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b31c:	ed06 6a01 	vstr	s12, [r6, #-4]
 800b320:	edd4 8a01 	vldr	s17, [r4, #4]
 800b324:	ed92 9a01 	vldr	s18, [r2, #4]
 800b328:	edd7 0a00 	vldr	s1, [r7]
 800b32c:	edd1 2a01 	vldr	s5, [r1, #4]
 800b330:	ed95 7a01 	vldr	s14, [r5, #4]
 800b334:	ed93 6a01 	vldr	s12, [r3, #4]
 800b338:	edd0 5a01 	vldr	s11, [r0, #4]
 800b33c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800b340:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800b344:	ee39 5a62 	vsub.f32	s10, s18, s5
 800b348:	ee78 fac7 	vsub.f32	s31, s17, s14
 800b34c:	ee38 4a44 	vsub.f32	s8, s16, s8
 800b350:	ee38 7a87 	vadd.f32	s14, s17, s14
 800b354:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800b358:	ee79 2a22 	vadd.f32	s5, s18, s5
 800b35c:	ee32 9a27 	vadd.f32	s18, s4, s15
 800b360:	ee72 7a67 	vsub.f32	s15, s4, s15
 800b364:	ee30 2a06 	vadd.f32	s4, s0, s12
 800b368:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800b36c:	ee71 4a64 	vsub.f32	s9, s2, s9
 800b370:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800b374:	ee32 1a08 	vadd.f32	s2, s4, s16
 800b378:	ee72 fa87 	vadd.f32	s31, s5, s14
 800b37c:	ee32 2a48 	vsub.f32	s4, s4, s16
 800b380:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800b384:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800b388:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800b38c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800b390:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800b394:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800b398:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800b39c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b3a0:	ee30 6a46 	vsub.f32	s12, s0, s12
 800b3a4:	ee74 0a22 	vadd.f32	s1, s8, s5
 800b3a8:	ee36 0a28 	vadd.f32	s0, s12, s17
 800b3ac:	ee74 2a62 	vsub.f32	s5, s8, s5
 800b3b0:	ee36 6a68 	vsub.f32	s12, s12, s17
 800b3b4:	ee32 4a64 	vsub.f32	s8, s4, s9
 800b3b8:	ee73 8a09 	vadd.f32	s17, s6, s18
 800b3bc:	ee74 4a82 	vadd.f32	s9, s9, s4
 800b3c0:	ee33 9a49 	vsub.f32	s18, s6, s18
 800b3c4:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800b3c8:	ee35 3a85 	vadd.f32	s6, s11, s10
 800b3cc:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800b3d0:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800b3d4:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800b3d8:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800b3dc:	ee30 7a68 	vsub.f32	s14, s0, s17
 800b3e0:	ee35 8a03 	vadd.f32	s16, s10, s6
 800b3e4:	ee38 0a80 	vadd.f32	s0, s17, s0
 800b3e8:	ee73 3a82 	vadd.f32	s7, s7, s4
 800b3ec:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800b3f0:	ed9d 2a01 	vldr	s4, [sp, #4]
 800b3f4:	eddd 1a02 	vldr	s3, [sp, #8]
 800b3f8:	ee35 5a43 	vsub.f32	s10, s10, s6
 800b3fc:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800b400:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800b404:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800b408:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800b40c:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800b410:	ee76 5a49 	vsub.f32	s11, s12, s18
 800b414:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800b418:	ee39 6a06 	vadd.f32	s12, s18, s12
 800b41c:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800b420:	ee21 4a84 	vmul.f32	s8, s3, s8
 800b424:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800b428:	ee22 7a07 	vmul.f32	s14, s4, s14
 800b42c:	ee22 2a08 	vmul.f32	s4, s4, s16
 800b430:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800b434:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800b438:	ee31 1a09 	vadd.f32	s2, s2, s18
 800b43c:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800b440:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800b444:	ee74 0a60 	vsub.f32	s1, s8, s1
 800b448:	ee37 7a48 	vsub.f32	s14, s14, s16
 800b44c:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800b450:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800b454:	ee72 1a21 	vadd.f32	s3, s4, s3
 800b458:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800b45c:	ee38 2a89 	vadd.f32	s4, s17, s18
 800b460:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800b464:	ee38 8a04 	vadd.f32	s16, s16, s8
 800b468:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800b46c:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800b470:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800b474:	eddd 5a03 	vldr	s11, [sp, #12]
 800b478:	edc6 fa00 	vstr	s31, [r6]
 800b47c:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800b480:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800b484:	ee30 0a45 	vsub.f32	s0, s0, s10
 800b488:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800b48c:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800b490:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800b494:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800b498:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800b49c:	ee25 6a86 	vmul.f32	s12, s11, s12
 800b4a0:	ee74 4a89 	vadd.f32	s9, s9, s18
 800b4a4:	ee34 3a43 	vsub.f32	s6, s8, s6
 800b4a8:	ee78 8a85 	vadd.f32	s17, s17, s10
 800b4ac:	ee36 6a67 	vsub.f32	s12, s12, s15
 800b4b0:	44c4      	add	ip, r8
 800b4b2:	45e3      	cmp	fp, ip
 800b4b4:	edc3 3a00 	vstr	s7, [r3]
 800b4b8:	edc3 6a01 	vstr	s13, [r3, #4]
 800b4bc:	4456      	add	r6, sl
 800b4be:	ed07 1a01 	vstr	s2, [r7, #-4]
 800b4c2:	edc7 0a00 	vstr	s1, [r7]
 800b4c6:	4453      	add	r3, sl
 800b4c8:	ed80 2a00 	vstr	s4, [r0]
 800b4cc:	edc0 2a01 	vstr	s5, [r0, #4]
 800b4d0:	4457      	add	r7, sl
 800b4d2:	edc2 1a00 	vstr	s3, [r2]
 800b4d6:	ed82 7a01 	vstr	s14, [r2, #4]
 800b4da:	4450      	add	r0, sl
 800b4dc:	ed85 8a00 	vstr	s16, [r5]
 800b4e0:	ed85 0a01 	vstr	s0, [r5, #4]
 800b4e4:	4452      	add	r2, sl
 800b4e6:	edc1 4a00 	vstr	s9, [r1]
 800b4ea:	4455      	add	r5, sl
 800b4ec:	ed81 3a01 	vstr	s6, [r1, #4]
 800b4f0:	edc4 8a00 	vstr	s17, [r4]
 800b4f4:	ed84 6a01 	vstr	s12, [r4, #4]
 800b4f8:	4451      	add	r1, sl
 800b4fa:	4454      	add	r4, sl
 800b4fc:	f63f aeea 	bhi.w	800b2d4 <arm_radix8_butterfly_f32+0x2fc>
 800b500:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b502:	3308      	adds	r3, #8
 800b504:	930b      	str	r3, [sp, #44]	; 0x2c
 800b506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b508:	3308      	adds	r3, #8
 800b50a:	930a      	str	r3, [sp, #40]	; 0x28
 800b50c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b50e:	3308      	adds	r3, #8
 800b510:	9309      	str	r3, [sp, #36]	; 0x24
 800b512:	9b08      	ldr	r3, [sp, #32]
 800b514:	3308      	adds	r3, #8
 800b516:	9308      	str	r3, [sp, #32]
 800b518:	9b07      	ldr	r3, [sp, #28]
 800b51a:	3308      	adds	r3, #8
 800b51c:	9307      	str	r3, [sp, #28]
 800b51e:	9b06      	ldr	r3, [sp, #24]
 800b520:	3308      	adds	r3, #8
 800b522:	9306      	str	r3, [sp, #24]
 800b524:	9b05      	ldr	r3, [sp, #20]
 800b526:	3308      	adds	r3, #8
 800b528:	9305      	str	r3, [sp, #20]
 800b52a:	9b04      	ldr	r3, [sp, #16]
 800b52c:	3308      	adds	r3, #8
 800b52e:	9304      	str	r3, [sp, #16]
 800b530:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b532:	f109 0901 	add.w	r9, r9, #1
 800b536:	454b      	cmp	r3, r9
 800b538:	f47f ae7d 	bne.w	800b236 <arm_radix8_butterfly_f32+0x25e>
 800b53c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b53e:	00db      	lsls	r3, r3, #3
 800b540:	b29b      	uxth	r3, r3
 800b542:	46d9      	mov	r9, fp
 800b544:	9310      	str	r3, [sp, #64]	; 0x40
 800b546:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800b54a:	e554      	b.n	800aff6 <arm_radix8_butterfly_f32+0x1e>
 800b54c:	b015      	add	sp, #84	; 0x54
 800b54e:	ecbd 8b10 	vpop	{d8-d15}
 800b552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b556:	bf00      	nop

0800b558 <__errno>:
 800b558:	4b01      	ldr	r3, [pc, #4]	; (800b560 <__errno+0x8>)
 800b55a:	6818      	ldr	r0, [r3, #0]
 800b55c:	4770      	bx	lr
 800b55e:	bf00      	nop
 800b560:	2000000c 	.word	0x2000000c

0800b564 <__libc_init_array>:
 800b564:	b570      	push	{r4, r5, r6, lr}
 800b566:	4d0d      	ldr	r5, [pc, #52]	; (800b59c <__libc_init_array+0x38>)
 800b568:	4c0d      	ldr	r4, [pc, #52]	; (800b5a0 <__libc_init_array+0x3c>)
 800b56a:	1b64      	subs	r4, r4, r5
 800b56c:	10a4      	asrs	r4, r4, #2
 800b56e:	2600      	movs	r6, #0
 800b570:	42a6      	cmp	r6, r4
 800b572:	d109      	bne.n	800b588 <__libc_init_array+0x24>
 800b574:	4d0b      	ldr	r5, [pc, #44]	; (800b5a4 <__libc_init_array+0x40>)
 800b576:	4c0c      	ldr	r4, [pc, #48]	; (800b5a8 <__libc_init_array+0x44>)
 800b578:	f004 fd08 	bl	800ff8c <_init>
 800b57c:	1b64      	subs	r4, r4, r5
 800b57e:	10a4      	asrs	r4, r4, #2
 800b580:	2600      	movs	r6, #0
 800b582:	42a6      	cmp	r6, r4
 800b584:	d105      	bne.n	800b592 <__libc_init_array+0x2e>
 800b586:	bd70      	pop	{r4, r5, r6, pc}
 800b588:	f855 3b04 	ldr.w	r3, [r5], #4
 800b58c:	4798      	blx	r3
 800b58e:	3601      	adds	r6, #1
 800b590:	e7ee      	b.n	800b570 <__libc_init_array+0xc>
 800b592:	f855 3b04 	ldr.w	r3, [r5], #4
 800b596:	4798      	blx	r3
 800b598:	3601      	adds	r6, #1
 800b59a:	e7f2      	b.n	800b582 <__libc_init_array+0x1e>
 800b59c:	080234dc 	.word	0x080234dc
 800b5a0:	080234dc 	.word	0x080234dc
 800b5a4:	080234dc 	.word	0x080234dc
 800b5a8:	080234e0 	.word	0x080234e0

0800b5ac <memset>:
 800b5ac:	4402      	add	r2, r0
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	d100      	bne.n	800b5b6 <memset+0xa>
 800b5b4:	4770      	bx	lr
 800b5b6:	f803 1b01 	strb.w	r1, [r3], #1
 800b5ba:	e7f9      	b.n	800b5b0 <memset+0x4>

0800b5bc <__cvt>:
 800b5bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5c0:	ec55 4b10 	vmov	r4, r5, d0
 800b5c4:	2d00      	cmp	r5, #0
 800b5c6:	460e      	mov	r6, r1
 800b5c8:	4619      	mov	r1, r3
 800b5ca:	462b      	mov	r3, r5
 800b5cc:	bfbb      	ittet	lt
 800b5ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b5d2:	461d      	movlt	r5, r3
 800b5d4:	2300      	movge	r3, #0
 800b5d6:	232d      	movlt	r3, #45	; 0x2d
 800b5d8:	700b      	strb	r3, [r1, #0]
 800b5da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b5dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b5e0:	4691      	mov	r9, r2
 800b5e2:	f023 0820 	bic.w	r8, r3, #32
 800b5e6:	bfbc      	itt	lt
 800b5e8:	4622      	movlt	r2, r4
 800b5ea:	4614      	movlt	r4, r2
 800b5ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b5f0:	d005      	beq.n	800b5fe <__cvt+0x42>
 800b5f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b5f6:	d100      	bne.n	800b5fa <__cvt+0x3e>
 800b5f8:	3601      	adds	r6, #1
 800b5fa:	2102      	movs	r1, #2
 800b5fc:	e000      	b.n	800b600 <__cvt+0x44>
 800b5fe:	2103      	movs	r1, #3
 800b600:	ab03      	add	r3, sp, #12
 800b602:	9301      	str	r3, [sp, #4]
 800b604:	ab02      	add	r3, sp, #8
 800b606:	9300      	str	r3, [sp, #0]
 800b608:	ec45 4b10 	vmov	d0, r4, r5
 800b60c:	4653      	mov	r3, sl
 800b60e:	4632      	mov	r2, r6
 800b610:	f001 fe02 	bl	800d218 <_dtoa_r>
 800b614:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b618:	4607      	mov	r7, r0
 800b61a:	d102      	bne.n	800b622 <__cvt+0x66>
 800b61c:	f019 0f01 	tst.w	r9, #1
 800b620:	d022      	beq.n	800b668 <__cvt+0xac>
 800b622:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b626:	eb07 0906 	add.w	r9, r7, r6
 800b62a:	d110      	bne.n	800b64e <__cvt+0x92>
 800b62c:	783b      	ldrb	r3, [r7, #0]
 800b62e:	2b30      	cmp	r3, #48	; 0x30
 800b630:	d10a      	bne.n	800b648 <__cvt+0x8c>
 800b632:	2200      	movs	r2, #0
 800b634:	2300      	movs	r3, #0
 800b636:	4620      	mov	r0, r4
 800b638:	4629      	mov	r1, r5
 800b63a:	f7f5 fa45 	bl	8000ac8 <__aeabi_dcmpeq>
 800b63e:	b918      	cbnz	r0, 800b648 <__cvt+0x8c>
 800b640:	f1c6 0601 	rsb	r6, r6, #1
 800b644:	f8ca 6000 	str.w	r6, [sl]
 800b648:	f8da 3000 	ldr.w	r3, [sl]
 800b64c:	4499      	add	r9, r3
 800b64e:	2200      	movs	r2, #0
 800b650:	2300      	movs	r3, #0
 800b652:	4620      	mov	r0, r4
 800b654:	4629      	mov	r1, r5
 800b656:	f7f5 fa37 	bl	8000ac8 <__aeabi_dcmpeq>
 800b65a:	b108      	cbz	r0, 800b660 <__cvt+0xa4>
 800b65c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b660:	2230      	movs	r2, #48	; 0x30
 800b662:	9b03      	ldr	r3, [sp, #12]
 800b664:	454b      	cmp	r3, r9
 800b666:	d307      	bcc.n	800b678 <__cvt+0xbc>
 800b668:	9b03      	ldr	r3, [sp, #12]
 800b66a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b66c:	1bdb      	subs	r3, r3, r7
 800b66e:	4638      	mov	r0, r7
 800b670:	6013      	str	r3, [r2, #0]
 800b672:	b004      	add	sp, #16
 800b674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b678:	1c59      	adds	r1, r3, #1
 800b67a:	9103      	str	r1, [sp, #12]
 800b67c:	701a      	strb	r2, [r3, #0]
 800b67e:	e7f0      	b.n	800b662 <__cvt+0xa6>

0800b680 <__exponent>:
 800b680:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b682:	4603      	mov	r3, r0
 800b684:	2900      	cmp	r1, #0
 800b686:	bfb8      	it	lt
 800b688:	4249      	neglt	r1, r1
 800b68a:	f803 2b02 	strb.w	r2, [r3], #2
 800b68e:	bfb4      	ite	lt
 800b690:	222d      	movlt	r2, #45	; 0x2d
 800b692:	222b      	movge	r2, #43	; 0x2b
 800b694:	2909      	cmp	r1, #9
 800b696:	7042      	strb	r2, [r0, #1]
 800b698:	dd2a      	ble.n	800b6f0 <__exponent+0x70>
 800b69a:	f10d 0407 	add.w	r4, sp, #7
 800b69e:	46a4      	mov	ip, r4
 800b6a0:	270a      	movs	r7, #10
 800b6a2:	46a6      	mov	lr, r4
 800b6a4:	460a      	mov	r2, r1
 800b6a6:	fb91 f6f7 	sdiv	r6, r1, r7
 800b6aa:	fb07 1516 	mls	r5, r7, r6, r1
 800b6ae:	3530      	adds	r5, #48	; 0x30
 800b6b0:	2a63      	cmp	r2, #99	; 0x63
 800b6b2:	f104 34ff 	add.w	r4, r4, #4294967295
 800b6b6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b6ba:	4631      	mov	r1, r6
 800b6bc:	dcf1      	bgt.n	800b6a2 <__exponent+0x22>
 800b6be:	3130      	adds	r1, #48	; 0x30
 800b6c0:	f1ae 0502 	sub.w	r5, lr, #2
 800b6c4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b6c8:	1c44      	adds	r4, r0, #1
 800b6ca:	4629      	mov	r1, r5
 800b6cc:	4561      	cmp	r1, ip
 800b6ce:	d30a      	bcc.n	800b6e6 <__exponent+0x66>
 800b6d0:	f10d 0209 	add.w	r2, sp, #9
 800b6d4:	eba2 020e 	sub.w	r2, r2, lr
 800b6d8:	4565      	cmp	r5, ip
 800b6da:	bf88      	it	hi
 800b6dc:	2200      	movhi	r2, #0
 800b6de:	4413      	add	r3, r2
 800b6e0:	1a18      	subs	r0, r3, r0
 800b6e2:	b003      	add	sp, #12
 800b6e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b6ea:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b6ee:	e7ed      	b.n	800b6cc <__exponent+0x4c>
 800b6f0:	2330      	movs	r3, #48	; 0x30
 800b6f2:	3130      	adds	r1, #48	; 0x30
 800b6f4:	7083      	strb	r3, [r0, #2]
 800b6f6:	70c1      	strb	r1, [r0, #3]
 800b6f8:	1d03      	adds	r3, r0, #4
 800b6fa:	e7f1      	b.n	800b6e0 <__exponent+0x60>

0800b6fc <_printf_float>:
 800b6fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b700:	ed2d 8b02 	vpush	{d8}
 800b704:	b08d      	sub	sp, #52	; 0x34
 800b706:	460c      	mov	r4, r1
 800b708:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b70c:	4616      	mov	r6, r2
 800b70e:	461f      	mov	r7, r3
 800b710:	4605      	mov	r5, r0
 800b712:	f002 fedf 	bl	800e4d4 <_localeconv_r>
 800b716:	f8d0 a000 	ldr.w	sl, [r0]
 800b71a:	4650      	mov	r0, sl
 800b71c:	f7f4 fd58 	bl	80001d0 <strlen>
 800b720:	2300      	movs	r3, #0
 800b722:	930a      	str	r3, [sp, #40]	; 0x28
 800b724:	6823      	ldr	r3, [r4, #0]
 800b726:	9305      	str	r3, [sp, #20]
 800b728:	f8d8 3000 	ldr.w	r3, [r8]
 800b72c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b730:	3307      	adds	r3, #7
 800b732:	f023 0307 	bic.w	r3, r3, #7
 800b736:	f103 0208 	add.w	r2, r3, #8
 800b73a:	f8c8 2000 	str.w	r2, [r8]
 800b73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b742:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b746:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b74a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b74e:	9307      	str	r3, [sp, #28]
 800b750:	f8cd 8018 	str.w	r8, [sp, #24]
 800b754:	ee08 0a10 	vmov	s16, r0
 800b758:	4b9f      	ldr	r3, [pc, #636]	; (800b9d8 <_printf_float+0x2dc>)
 800b75a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b75e:	f04f 32ff 	mov.w	r2, #4294967295
 800b762:	f7f5 f9e3 	bl	8000b2c <__aeabi_dcmpun>
 800b766:	bb88      	cbnz	r0, 800b7cc <_printf_float+0xd0>
 800b768:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b76c:	4b9a      	ldr	r3, [pc, #616]	; (800b9d8 <_printf_float+0x2dc>)
 800b76e:	f04f 32ff 	mov.w	r2, #4294967295
 800b772:	f7f5 f9bd 	bl	8000af0 <__aeabi_dcmple>
 800b776:	bb48      	cbnz	r0, 800b7cc <_printf_float+0xd0>
 800b778:	2200      	movs	r2, #0
 800b77a:	2300      	movs	r3, #0
 800b77c:	4640      	mov	r0, r8
 800b77e:	4649      	mov	r1, r9
 800b780:	f7f5 f9ac 	bl	8000adc <__aeabi_dcmplt>
 800b784:	b110      	cbz	r0, 800b78c <_printf_float+0x90>
 800b786:	232d      	movs	r3, #45	; 0x2d
 800b788:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b78c:	4b93      	ldr	r3, [pc, #588]	; (800b9dc <_printf_float+0x2e0>)
 800b78e:	4894      	ldr	r0, [pc, #592]	; (800b9e0 <_printf_float+0x2e4>)
 800b790:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b794:	bf94      	ite	ls
 800b796:	4698      	movls	r8, r3
 800b798:	4680      	movhi	r8, r0
 800b79a:	2303      	movs	r3, #3
 800b79c:	6123      	str	r3, [r4, #16]
 800b79e:	9b05      	ldr	r3, [sp, #20]
 800b7a0:	f023 0204 	bic.w	r2, r3, #4
 800b7a4:	6022      	str	r2, [r4, #0]
 800b7a6:	f04f 0900 	mov.w	r9, #0
 800b7aa:	9700      	str	r7, [sp, #0]
 800b7ac:	4633      	mov	r3, r6
 800b7ae:	aa0b      	add	r2, sp, #44	; 0x2c
 800b7b0:	4621      	mov	r1, r4
 800b7b2:	4628      	mov	r0, r5
 800b7b4:	f000 f9d8 	bl	800bb68 <_printf_common>
 800b7b8:	3001      	adds	r0, #1
 800b7ba:	f040 8090 	bne.w	800b8de <_printf_float+0x1e2>
 800b7be:	f04f 30ff 	mov.w	r0, #4294967295
 800b7c2:	b00d      	add	sp, #52	; 0x34
 800b7c4:	ecbd 8b02 	vpop	{d8}
 800b7c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7cc:	4642      	mov	r2, r8
 800b7ce:	464b      	mov	r3, r9
 800b7d0:	4640      	mov	r0, r8
 800b7d2:	4649      	mov	r1, r9
 800b7d4:	f7f5 f9aa 	bl	8000b2c <__aeabi_dcmpun>
 800b7d8:	b140      	cbz	r0, 800b7ec <_printf_float+0xf0>
 800b7da:	464b      	mov	r3, r9
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	bfbc      	itt	lt
 800b7e0:	232d      	movlt	r3, #45	; 0x2d
 800b7e2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b7e6:	487f      	ldr	r0, [pc, #508]	; (800b9e4 <_printf_float+0x2e8>)
 800b7e8:	4b7f      	ldr	r3, [pc, #508]	; (800b9e8 <_printf_float+0x2ec>)
 800b7ea:	e7d1      	b.n	800b790 <_printf_float+0x94>
 800b7ec:	6863      	ldr	r3, [r4, #4]
 800b7ee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b7f2:	9206      	str	r2, [sp, #24]
 800b7f4:	1c5a      	adds	r2, r3, #1
 800b7f6:	d13f      	bne.n	800b878 <_printf_float+0x17c>
 800b7f8:	2306      	movs	r3, #6
 800b7fa:	6063      	str	r3, [r4, #4]
 800b7fc:	9b05      	ldr	r3, [sp, #20]
 800b7fe:	6861      	ldr	r1, [r4, #4]
 800b800:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b804:	2300      	movs	r3, #0
 800b806:	9303      	str	r3, [sp, #12]
 800b808:	ab0a      	add	r3, sp, #40	; 0x28
 800b80a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b80e:	ab09      	add	r3, sp, #36	; 0x24
 800b810:	ec49 8b10 	vmov	d0, r8, r9
 800b814:	9300      	str	r3, [sp, #0]
 800b816:	6022      	str	r2, [r4, #0]
 800b818:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b81c:	4628      	mov	r0, r5
 800b81e:	f7ff fecd 	bl	800b5bc <__cvt>
 800b822:	9b06      	ldr	r3, [sp, #24]
 800b824:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b826:	2b47      	cmp	r3, #71	; 0x47
 800b828:	4680      	mov	r8, r0
 800b82a:	d108      	bne.n	800b83e <_printf_float+0x142>
 800b82c:	1cc8      	adds	r0, r1, #3
 800b82e:	db02      	blt.n	800b836 <_printf_float+0x13a>
 800b830:	6863      	ldr	r3, [r4, #4]
 800b832:	4299      	cmp	r1, r3
 800b834:	dd41      	ble.n	800b8ba <_printf_float+0x1be>
 800b836:	f1ab 0b02 	sub.w	fp, fp, #2
 800b83a:	fa5f fb8b 	uxtb.w	fp, fp
 800b83e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b842:	d820      	bhi.n	800b886 <_printf_float+0x18a>
 800b844:	3901      	subs	r1, #1
 800b846:	465a      	mov	r2, fp
 800b848:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b84c:	9109      	str	r1, [sp, #36]	; 0x24
 800b84e:	f7ff ff17 	bl	800b680 <__exponent>
 800b852:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b854:	1813      	adds	r3, r2, r0
 800b856:	2a01      	cmp	r2, #1
 800b858:	4681      	mov	r9, r0
 800b85a:	6123      	str	r3, [r4, #16]
 800b85c:	dc02      	bgt.n	800b864 <_printf_float+0x168>
 800b85e:	6822      	ldr	r2, [r4, #0]
 800b860:	07d2      	lsls	r2, r2, #31
 800b862:	d501      	bpl.n	800b868 <_printf_float+0x16c>
 800b864:	3301      	adds	r3, #1
 800b866:	6123      	str	r3, [r4, #16]
 800b868:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d09c      	beq.n	800b7aa <_printf_float+0xae>
 800b870:	232d      	movs	r3, #45	; 0x2d
 800b872:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b876:	e798      	b.n	800b7aa <_printf_float+0xae>
 800b878:	9a06      	ldr	r2, [sp, #24]
 800b87a:	2a47      	cmp	r2, #71	; 0x47
 800b87c:	d1be      	bne.n	800b7fc <_printf_float+0x100>
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d1bc      	bne.n	800b7fc <_printf_float+0x100>
 800b882:	2301      	movs	r3, #1
 800b884:	e7b9      	b.n	800b7fa <_printf_float+0xfe>
 800b886:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b88a:	d118      	bne.n	800b8be <_printf_float+0x1c2>
 800b88c:	2900      	cmp	r1, #0
 800b88e:	6863      	ldr	r3, [r4, #4]
 800b890:	dd0b      	ble.n	800b8aa <_printf_float+0x1ae>
 800b892:	6121      	str	r1, [r4, #16]
 800b894:	b913      	cbnz	r3, 800b89c <_printf_float+0x1a0>
 800b896:	6822      	ldr	r2, [r4, #0]
 800b898:	07d0      	lsls	r0, r2, #31
 800b89a:	d502      	bpl.n	800b8a2 <_printf_float+0x1a6>
 800b89c:	3301      	adds	r3, #1
 800b89e:	440b      	add	r3, r1
 800b8a0:	6123      	str	r3, [r4, #16]
 800b8a2:	65a1      	str	r1, [r4, #88]	; 0x58
 800b8a4:	f04f 0900 	mov.w	r9, #0
 800b8a8:	e7de      	b.n	800b868 <_printf_float+0x16c>
 800b8aa:	b913      	cbnz	r3, 800b8b2 <_printf_float+0x1b6>
 800b8ac:	6822      	ldr	r2, [r4, #0]
 800b8ae:	07d2      	lsls	r2, r2, #31
 800b8b0:	d501      	bpl.n	800b8b6 <_printf_float+0x1ba>
 800b8b2:	3302      	adds	r3, #2
 800b8b4:	e7f4      	b.n	800b8a0 <_printf_float+0x1a4>
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	e7f2      	b.n	800b8a0 <_printf_float+0x1a4>
 800b8ba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b8be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8c0:	4299      	cmp	r1, r3
 800b8c2:	db05      	blt.n	800b8d0 <_printf_float+0x1d4>
 800b8c4:	6823      	ldr	r3, [r4, #0]
 800b8c6:	6121      	str	r1, [r4, #16]
 800b8c8:	07d8      	lsls	r0, r3, #31
 800b8ca:	d5ea      	bpl.n	800b8a2 <_printf_float+0x1a6>
 800b8cc:	1c4b      	adds	r3, r1, #1
 800b8ce:	e7e7      	b.n	800b8a0 <_printf_float+0x1a4>
 800b8d0:	2900      	cmp	r1, #0
 800b8d2:	bfd4      	ite	le
 800b8d4:	f1c1 0202 	rsble	r2, r1, #2
 800b8d8:	2201      	movgt	r2, #1
 800b8da:	4413      	add	r3, r2
 800b8dc:	e7e0      	b.n	800b8a0 <_printf_float+0x1a4>
 800b8de:	6823      	ldr	r3, [r4, #0]
 800b8e0:	055a      	lsls	r2, r3, #21
 800b8e2:	d407      	bmi.n	800b8f4 <_printf_float+0x1f8>
 800b8e4:	6923      	ldr	r3, [r4, #16]
 800b8e6:	4642      	mov	r2, r8
 800b8e8:	4631      	mov	r1, r6
 800b8ea:	4628      	mov	r0, r5
 800b8ec:	47b8      	blx	r7
 800b8ee:	3001      	adds	r0, #1
 800b8f0:	d12c      	bne.n	800b94c <_printf_float+0x250>
 800b8f2:	e764      	b.n	800b7be <_printf_float+0xc2>
 800b8f4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b8f8:	f240 80e0 	bls.w	800babc <_printf_float+0x3c0>
 800b8fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b900:	2200      	movs	r2, #0
 800b902:	2300      	movs	r3, #0
 800b904:	f7f5 f8e0 	bl	8000ac8 <__aeabi_dcmpeq>
 800b908:	2800      	cmp	r0, #0
 800b90a:	d034      	beq.n	800b976 <_printf_float+0x27a>
 800b90c:	4a37      	ldr	r2, [pc, #220]	; (800b9ec <_printf_float+0x2f0>)
 800b90e:	2301      	movs	r3, #1
 800b910:	4631      	mov	r1, r6
 800b912:	4628      	mov	r0, r5
 800b914:	47b8      	blx	r7
 800b916:	3001      	adds	r0, #1
 800b918:	f43f af51 	beq.w	800b7be <_printf_float+0xc2>
 800b91c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b920:	429a      	cmp	r2, r3
 800b922:	db02      	blt.n	800b92a <_printf_float+0x22e>
 800b924:	6823      	ldr	r3, [r4, #0]
 800b926:	07d8      	lsls	r0, r3, #31
 800b928:	d510      	bpl.n	800b94c <_printf_float+0x250>
 800b92a:	ee18 3a10 	vmov	r3, s16
 800b92e:	4652      	mov	r2, sl
 800b930:	4631      	mov	r1, r6
 800b932:	4628      	mov	r0, r5
 800b934:	47b8      	blx	r7
 800b936:	3001      	adds	r0, #1
 800b938:	f43f af41 	beq.w	800b7be <_printf_float+0xc2>
 800b93c:	f04f 0800 	mov.w	r8, #0
 800b940:	f104 091a 	add.w	r9, r4, #26
 800b944:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b946:	3b01      	subs	r3, #1
 800b948:	4543      	cmp	r3, r8
 800b94a:	dc09      	bgt.n	800b960 <_printf_float+0x264>
 800b94c:	6823      	ldr	r3, [r4, #0]
 800b94e:	079b      	lsls	r3, r3, #30
 800b950:	f100 8105 	bmi.w	800bb5e <_printf_float+0x462>
 800b954:	68e0      	ldr	r0, [r4, #12]
 800b956:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b958:	4298      	cmp	r0, r3
 800b95a:	bfb8      	it	lt
 800b95c:	4618      	movlt	r0, r3
 800b95e:	e730      	b.n	800b7c2 <_printf_float+0xc6>
 800b960:	2301      	movs	r3, #1
 800b962:	464a      	mov	r2, r9
 800b964:	4631      	mov	r1, r6
 800b966:	4628      	mov	r0, r5
 800b968:	47b8      	blx	r7
 800b96a:	3001      	adds	r0, #1
 800b96c:	f43f af27 	beq.w	800b7be <_printf_float+0xc2>
 800b970:	f108 0801 	add.w	r8, r8, #1
 800b974:	e7e6      	b.n	800b944 <_printf_float+0x248>
 800b976:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b978:	2b00      	cmp	r3, #0
 800b97a:	dc39      	bgt.n	800b9f0 <_printf_float+0x2f4>
 800b97c:	4a1b      	ldr	r2, [pc, #108]	; (800b9ec <_printf_float+0x2f0>)
 800b97e:	2301      	movs	r3, #1
 800b980:	4631      	mov	r1, r6
 800b982:	4628      	mov	r0, r5
 800b984:	47b8      	blx	r7
 800b986:	3001      	adds	r0, #1
 800b988:	f43f af19 	beq.w	800b7be <_printf_float+0xc2>
 800b98c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b990:	4313      	orrs	r3, r2
 800b992:	d102      	bne.n	800b99a <_printf_float+0x29e>
 800b994:	6823      	ldr	r3, [r4, #0]
 800b996:	07d9      	lsls	r1, r3, #31
 800b998:	d5d8      	bpl.n	800b94c <_printf_float+0x250>
 800b99a:	ee18 3a10 	vmov	r3, s16
 800b99e:	4652      	mov	r2, sl
 800b9a0:	4631      	mov	r1, r6
 800b9a2:	4628      	mov	r0, r5
 800b9a4:	47b8      	blx	r7
 800b9a6:	3001      	adds	r0, #1
 800b9a8:	f43f af09 	beq.w	800b7be <_printf_float+0xc2>
 800b9ac:	f04f 0900 	mov.w	r9, #0
 800b9b0:	f104 0a1a 	add.w	sl, r4, #26
 800b9b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9b6:	425b      	negs	r3, r3
 800b9b8:	454b      	cmp	r3, r9
 800b9ba:	dc01      	bgt.n	800b9c0 <_printf_float+0x2c4>
 800b9bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b9be:	e792      	b.n	800b8e6 <_printf_float+0x1ea>
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	4652      	mov	r2, sl
 800b9c4:	4631      	mov	r1, r6
 800b9c6:	4628      	mov	r0, r5
 800b9c8:	47b8      	blx	r7
 800b9ca:	3001      	adds	r0, #1
 800b9cc:	f43f aef7 	beq.w	800b7be <_printf_float+0xc2>
 800b9d0:	f109 0901 	add.w	r9, r9, #1
 800b9d4:	e7ee      	b.n	800b9b4 <_printf_float+0x2b8>
 800b9d6:	bf00      	nop
 800b9d8:	7fefffff 	.word	0x7fefffff
 800b9dc:	08023034 	.word	0x08023034
 800b9e0:	08023038 	.word	0x08023038
 800b9e4:	08023040 	.word	0x08023040
 800b9e8:	0802303c 	.word	0x0802303c
 800b9ec:	08023044 	.word	0x08023044
 800b9f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b9f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b9f4:	429a      	cmp	r2, r3
 800b9f6:	bfa8      	it	ge
 800b9f8:	461a      	movge	r2, r3
 800b9fa:	2a00      	cmp	r2, #0
 800b9fc:	4691      	mov	r9, r2
 800b9fe:	dc37      	bgt.n	800ba70 <_printf_float+0x374>
 800ba00:	f04f 0b00 	mov.w	fp, #0
 800ba04:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ba08:	f104 021a 	add.w	r2, r4, #26
 800ba0c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ba0e:	9305      	str	r3, [sp, #20]
 800ba10:	eba3 0309 	sub.w	r3, r3, r9
 800ba14:	455b      	cmp	r3, fp
 800ba16:	dc33      	bgt.n	800ba80 <_printf_float+0x384>
 800ba18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ba1c:	429a      	cmp	r2, r3
 800ba1e:	db3b      	blt.n	800ba98 <_printf_float+0x39c>
 800ba20:	6823      	ldr	r3, [r4, #0]
 800ba22:	07da      	lsls	r2, r3, #31
 800ba24:	d438      	bmi.n	800ba98 <_printf_float+0x39c>
 800ba26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba28:	9a05      	ldr	r2, [sp, #20]
 800ba2a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba2c:	1a9a      	subs	r2, r3, r2
 800ba2e:	eba3 0901 	sub.w	r9, r3, r1
 800ba32:	4591      	cmp	r9, r2
 800ba34:	bfa8      	it	ge
 800ba36:	4691      	movge	r9, r2
 800ba38:	f1b9 0f00 	cmp.w	r9, #0
 800ba3c:	dc35      	bgt.n	800baaa <_printf_float+0x3ae>
 800ba3e:	f04f 0800 	mov.w	r8, #0
 800ba42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ba46:	f104 0a1a 	add.w	sl, r4, #26
 800ba4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ba4e:	1a9b      	subs	r3, r3, r2
 800ba50:	eba3 0309 	sub.w	r3, r3, r9
 800ba54:	4543      	cmp	r3, r8
 800ba56:	f77f af79 	ble.w	800b94c <_printf_float+0x250>
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	4652      	mov	r2, sl
 800ba5e:	4631      	mov	r1, r6
 800ba60:	4628      	mov	r0, r5
 800ba62:	47b8      	blx	r7
 800ba64:	3001      	adds	r0, #1
 800ba66:	f43f aeaa 	beq.w	800b7be <_printf_float+0xc2>
 800ba6a:	f108 0801 	add.w	r8, r8, #1
 800ba6e:	e7ec      	b.n	800ba4a <_printf_float+0x34e>
 800ba70:	4613      	mov	r3, r2
 800ba72:	4631      	mov	r1, r6
 800ba74:	4642      	mov	r2, r8
 800ba76:	4628      	mov	r0, r5
 800ba78:	47b8      	blx	r7
 800ba7a:	3001      	adds	r0, #1
 800ba7c:	d1c0      	bne.n	800ba00 <_printf_float+0x304>
 800ba7e:	e69e      	b.n	800b7be <_printf_float+0xc2>
 800ba80:	2301      	movs	r3, #1
 800ba82:	4631      	mov	r1, r6
 800ba84:	4628      	mov	r0, r5
 800ba86:	9205      	str	r2, [sp, #20]
 800ba88:	47b8      	blx	r7
 800ba8a:	3001      	adds	r0, #1
 800ba8c:	f43f ae97 	beq.w	800b7be <_printf_float+0xc2>
 800ba90:	9a05      	ldr	r2, [sp, #20]
 800ba92:	f10b 0b01 	add.w	fp, fp, #1
 800ba96:	e7b9      	b.n	800ba0c <_printf_float+0x310>
 800ba98:	ee18 3a10 	vmov	r3, s16
 800ba9c:	4652      	mov	r2, sl
 800ba9e:	4631      	mov	r1, r6
 800baa0:	4628      	mov	r0, r5
 800baa2:	47b8      	blx	r7
 800baa4:	3001      	adds	r0, #1
 800baa6:	d1be      	bne.n	800ba26 <_printf_float+0x32a>
 800baa8:	e689      	b.n	800b7be <_printf_float+0xc2>
 800baaa:	9a05      	ldr	r2, [sp, #20]
 800baac:	464b      	mov	r3, r9
 800baae:	4442      	add	r2, r8
 800bab0:	4631      	mov	r1, r6
 800bab2:	4628      	mov	r0, r5
 800bab4:	47b8      	blx	r7
 800bab6:	3001      	adds	r0, #1
 800bab8:	d1c1      	bne.n	800ba3e <_printf_float+0x342>
 800baba:	e680      	b.n	800b7be <_printf_float+0xc2>
 800babc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800babe:	2a01      	cmp	r2, #1
 800bac0:	dc01      	bgt.n	800bac6 <_printf_float+0x3ca>
 800bac2:	07db      	lsls	r3, r3, #31
 800bac4:	d538      	bpl.n	800bb38 <_printf_float+0x43c>
 800bac6:	2301      	movs	r3, #1
 800bac8:	4642      	mov	r2, r8
 800baca:	4631      	mov	r1, r6
 800bacc:	4628      	mov	r0, r5
 800bace:	47b8      	blx	r7
 800bad0:	3001      	adds	r0, #1
 800bad2:	f43f ae74 	beq.w	800b7be <_printf_float+0xc2>
 800bad6:	ee18 3a10 	vmov	r3, s16
 800bada:	4652      	mov	r2, sl
 800badc:	4631      	mov	r1, r6
 800bade:	4628      	mov	r0, r5
 800bae0:	47b8      	blx	r7
 800bae2:	3001      	adds	r0, #1
 800bae4:	f43f ae6b 	beq.w	800b7be <_printf_float+0xc2>
 800bae8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800baec:	2200      	movs	r2, #0
 800baee:	2300      	movs	r3, #0
 800baf0:	f7f4 ffea 	bl	8000ac8 <__aeabi_dcmpeq>
 800baf4:	b9d8      	cbnz	r0, 800bb2e <_printf_float+0x432>
 800baf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800baf8:	f108 0201 	add.w	r2, r8, #1
 800bafc:	3b01      	subs	r3, #1
 800bafe:	4631      	mov	r1, r6
 800bb00:	4628      	mov	r0, r5
 800bb02:	47b8      	blx	r7
 800bb04:	3001      	adds	r0, #1
 800bb06:	d10e      	bne.n	800bb26 <_printf_float+0x42a>
 800bb08:	e659      	b.n	800b7be <_printf_float+0xc2>
 800bb0a:	2301      	movs	r3, #1
 800bb0c:	4652      	mov	r2, sl
 800bb0e:	4631      	mov	r1, r6
 800bb10:	4628      	mov	r0, r5
 800bb12:	47b8      	blx	r7
 800bb14:	3001      	adds	r0, #1
 800bb16:	f43f ae52 	beq.w	800b7be <_printf_float+0xc2>
 800bb1a:	f108 0801 	add.w	r8, r8, #1
 800bb1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb20:	3b01      	subs	r3, #1
 800bb22:	4543      	cmp	r3, r8
 800bb24:	dcf1      	bgt.n	800bb0a <_printf_float+0x40e>
 800bb26:	464b      	mov	r3, r9
 800bb28:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bb2c:	e6dc      	b.n	800b8e8 <_printf_float+0x1ec>
 800bb2e:	f04f 0800 	mov.w	r8, #0
 800bb32:	f104 0a1a 	add.w	sl, r4, #26
 800bb36:	e7f2      	b.n	800bb1e <_printf_float+0x422>
 800bb38:	2301      	movs	r3, #1
 800bb3a:	4642      	mov	r2, r8
 800bb3c:	e7df      	b.n	800bafe <_printf_float+0x402>
 800bb3e:	2301      	movs	r3, #1
 800bb40:	464a      	mov	r2, r9
 800bb42:	4631      	mov	r1, r6
 800bb44:	4628      	mov	r0, r5
 800bb46:	47b8      	blx	r7
 800bb48:	3001      	adds	r0, #1
 800bb4a:	f43f ae38 	beq.w	800b7be <_printf_float+0xc2>
 800bb4e:	f108 0801 	add.w	r8, r8, #1
 800bb52:	68e3      	ldr	r3, [r4, #12]
 800bb54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bb56:	1a5b      	subs	r3, r3, r1
 800bb58:	4543      	cmp	r3, r8
 800bb5a:	dcf0      	bgt.n	800bb3e <_printf_float+0x442>
 800bb5c:	e6fa      	b.n	800b954 <_printf_float+0x258>
 800bb5e:	f04f 0800 	mov.w	r8, #0
 800bb62:	f104 0919 	add.w	r9, r4, #25
 800bb66:	e7f4      	b.n	800bb52 <_printf_float+0x456>

0800bb68 <_printf_common>:
 800bb68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb6c:	4616      	mov	r6, r2
 800bb6e:	4699      	mov	r9, r3
 800bb70:	688a      	ldr	r2, [r1, #8]
 800bb72:	690b      	ldr	r3, [r1, #16]
 800bb74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bb78:	4293      	cmp	r3, r2
 800bb7a:	bfb8      	it	lt
 800bb7c:	4613      	movlt	r3, r2
 800bb7e:	6033      	str	r3, [r6, #0]
 800bb80:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bb84:	4607      	mov	r7, r0
 800bb86:	460c      	mov	r4, r1
 800bb88:	b10a      	cbz	r2, 800bb8e <_printf_common+0x26>
 800bb8a:	3301      	adds	r3, #1
 800bb8c:	6033      	str	r3, [r6, #0]
 800bb8e:	6823      	ldr	r3, [r4, #0]
 800bb90:	0699      	lsls	r1, r3, #26
 800bb92:	bf42      	ittt	mi
 800bb94:	6833      	ldrmi	r3, [r6, #0]
 800bb96:	3302      	addmi	r3, #2
 800bb98:	6033      	strmi	r3, [r6, #0]
 800bb9a:	6825      	ldr	r5, [r4, #0]
 800bb9c:	f015 0506 	ands.w	r5, r5, #6
 800bba0:	d106      	bne.n	800bbb0 <_printf_common+0x48>
 800bba2:	f104 0a19 	add.w	sl, r4, #25
 800bba6:	68e3      	ldr	r3, [r4, #12]
 800bba8:	6832      	ldr	r2, [r6, #0]
 800bbaa:	1a9b      	subs	r3, r3, r2
 800bbac:	42ab      	cmp	r3, r5
 800bbae:	dc26      	bgt.n	800bbfe <_printf_common+0x96>
 800bbb0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bbb4:	1e13      	subs	r3, r2, #0
 800bbb6:	6822      	ldr	r2, [r4, #0]
 800bbb8:	bf18      	it	ne
 800bbba:	2301      	movne	r3, #1
 800bbbc:	0692      	lsls	r2, r2, #26
 800bbbe:	d42b      	bmi.n	800bc18 <_printf_common+0xb0>
 800bbc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bbc4:	4649      	mov	r1, r9
 800bbc6:	4638      	mov	r0, r7
 800bbc8:	47c0      	blx	r8
 800bbca:	3001      	adds	r0, #1
 800bbcc:	d01e      	beq.n	800bc0c <_printf_common+0xa4>
 800bbce:	6823      	ldr	r3, [r4, #0]
 800bbd0:	68e5      	ldr	r5, [r4, #12]
 800bbd2:	6832      	ldr	r2, [r6, #0]
 800bbd4:	f003 0306 	and.w	r3, r3, #6
 800bbd8:	2b04      	cmp	r3, #4
 800bbda:	bf08      	it	eq
 800bbdc:	1aad      	subeq	r5, r5, r2
 800bbde:	68a3      	ldr	r3, [r4, #8]
 800bbe0:	6922      	ldr	r2, [r4, #16]
 800bbe2:	bf0c      	ite	eq
 800bbe4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bbe8:	2500      	movne	r5, #0
 800bbea:	4293      	cmp	r3, r2
 800bbec:	bfc4      	itt	gt
 800bbee:	1a9b      	subgt	r3, r3, r2
 800bbf0:	18ed      	addgt	r5, r5, r3
 800bbf2:	2600      	movs	r6, #0
 800bbf4:	341a      	adds	r4, #26
 800bbf6:	42b5      	cmp	r5, r6
 800bbf8:	d11a      	bne.n	800bc30 <_printf_common+0xc8>
 800bbfa:	2000      	movs	r0, #0
 800bbfc:	e008      	b.n	800bc10 <_printf_common+0xa8>
 800bbfe:	2301      	movs	r3, #1
 800bc00:	4652      	mov	r2, sl
 800bc02:	4649      	mov	r1, r9
 800bc04:	4638      	mov	r0, r7
 800bc06:	47c0      	blx	r8
 800bc08:	3001      	adds	r0, #1
 800bc0a:	d103      	bne.n	800bc14 <_printf_common+0xac>
 800bc0c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc14:	3501      	adds	r5, #1
 800bc16:	e7c6      	b.n	800bba6 <_printf_common+0x3e>
 800bc18:	18e1      	adds	r1, r4, r3
 800bc1a:	1c5a      	adds	r2, r3, #1
 800bc1c:	2030      	movs	r0, #48	; 0x30
 800bc1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bc22:	4422      	add	r2, r4
 800bc24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bc28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bc2c:	3302      	adds	r3, #2
 800bc2e:	e7c7      	b.n	800bbc0 <_printf_common+0x58>
 800bc30:	2301      	movs	r3, #1
 800bc32:	4622      	mov	r2, r4
 800bc34:	4649      	mov	r1, r9
 800bc36:	4638      	mov	r0, r7
 800bc38:	47c0      	blx	r8
 800bc3a:	3001      	adds	r0, #1
 800bc3c:	d0e6      	beq.n	800bc0c <_printf_common+0xa4>
 800bc3e:	3601      	adds	r6, #1
 800bc40:	e7d9      	b.n	800bbf6 <_printf_common+0x8e>
	...

0800bc44 <_printf_i>:
 800bc44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc48:	7e0f      	ldrb	r7, [r1, #24]
 800bc4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bc4c:	2f78      	cmp	r7, #120	; 0x78
 800bc4e:	4691      	mov	r9, r2
 800bc50:	4680      	mov	r8, r0
 800bc52:	460c      	mov	r4, r1
 800bc54:	469a      	mov	sl, r3
 800bc56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bc5a:	d807      	bhi.n	800bc6c <_printf_i+0x28>
 800bc5c:	2f62      	cmp	r7, #98	; 0x62
 800bc5e:	d80a      	bhi.n	800bc76 <_printf_i+0x32>
 800bc60:	2f00      	cmp	r7, #0
 800bc62:	f000 80d8 	beq.w	800be16 <_printf_i+0x1d2>
 800bc66:	2f58      	cmp	r7, #88	; 0x58
 800bc68:	f000 80a3 	beq.w	800bdb2 <_printf_i+0x16e>
 800bc6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bc70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bc74:	e03a      	b.n	800bcec <_printf_i+0xa8>
 800bc76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bc7a:	2b15      	cmp	r3, #21
 800bc7c:	d8f6      	bhi.n	800bc6c <_printf_i+0x28>
 800bc7e:	a101      	add	r1, pc, #4	; (adr r1, 800bc84 <_printf_i+0x40>)
 800bc80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc84:	0800bcdd 	.word	0x0800bcdd
 800bc88:	0800bcf1 	.word	0x0800bcf1
 800bc8c:	0800bc6d 	.word	0x0800bc6d
 800bc90:	0800bc6d 	.word	0x0800bc6d
 800bc94:	0800bc6d 	.word	0x0800bc6d
 800bc98:	0800bc6d 	.word	0x0800bc6d
 800bc9c:	0800bcf1 	.word	0x0800bcf1
 800bca0:	0800bc6d 	.word	0x0800bc6d
 800bca4:	0800bc6d 	.word	0x0800bc6d
 800bca8:	0800bc6d 	.word	0x0800bc6d
 800bcac:	0800bc6d 	.word	0x0800bc6d
 800bcb0:	0800bdfd 	.word	0x0800bdfd
 800bcb4:	0800bd21 	.word	0x0800bd21
 800bcb8:	0800bddf 	.word	0x0800bddf
 800bcbc:	0800bc6d 	.word	0x0800bc6d
 800bcc0:	0800bc6d 	.word	0x0800bc6d
 800bcc4:	0800be1f 	.word	0x0800be1f
 800bcc8:	0800bc6d 	.word	0x0800bc6d
 800bccc:	0800bd21 	.word	0x0800bd21
 800bcd0:	0800bc6d 	.word	0x0800bc6d
 800bcd4:	0800bc6d 	.word	0x0800bc6d
 800bcd8:	0800bde7 	.word	0x0800bde7
 800bcdc:	682b      	ldr	r3, [r5, #0]
 800bcde:	1d1a      	adds	r2, r3, #4
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	602a      	str	r2, [r5, #0]
 800bce4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bce8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bcec:	2301      	movs	r3, #1
 800bcee:	e0a3      	b.n	800be38 <_printf_i+0x1f4>
 800bcf0:	6820      	ldr	r0, [r4, #0]
 800bcf2:	6829      	ldr	r1, [r5, #0]
 800bcf4:	0606      	lsls	r6, r0, #24
 800bcf6:	f101 0304 	add.w	r3, r1, #4
 800bcfa:	d50a      	bpl.n	800bd12 <_printf_i+0xce>
 800bcfc:	680e      	ldr	r6, [r1, #0]
 800bcfe:	602b      	str	r3, [r5, #0]
 800bd00:	2e00      	cmp	r6, #0
 800bd02:	da03      	bge.n	800bd0c <_printf_i+0xc8>
 800bd04:	232d      	movs	r3, #45	; 0x2d
 800bd06:	4276      	negs	r6, r6
 800bd08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd0c:	485e      	ldr	r0, [pc, #376]	; (800be88 <_printf_i+0x244>)
 800bd0e:	230a      	movs	r3, #10
 800bd10:	e019      	b.n	800bd46 <_printf_i+0x102>
 800bd12:	680e      	ldr	r6, [r1, #0]
 800bd14:	602b      	str	r3, [r5, #0]
 800bd16:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bd1a:	bf18      	it	ne
 800bd1c:	b236      	sxthne	r6, r6
 800bd1e:	e7ef      	b.n	800bd00 <_printf_i+0xbc>
 800bd20:	682b      	ldr	r3, [r5, #0]
 800bd22:	6820      	ldr	r0, [r4, #0]
 800bd24:	1d19      	adds	r1, r3, #4
 800bd26:	6029      	str	r1, [r5, #0]
 800bd28:	0601      	lsls	r1, r0, #24
 800bd2a:	d501      	bpl.n	800bd30 <_printf_i+0xec>
 800bd2c:	681e      	ldr	r6, [r3, #0]
 800bd2e:	e002      	b.n	800bd36 <_printf_i+0xf2>
 800bd30:	0646      	lsls	r6, r0, #25
 800bd32:	d5fb      	bpl.n	800bd2c <_printf_i+0xe8>
 800bd34:	881e      	ldrh	r6, [r3, #0]
 800bd36:	4854      	ldr	r0, [pc, #336]	; (800be88 <_printf_i+0x244>)
 800bd38:	2f6f      	cmp	r7, #111	; 0x6f
 800bd3a:	bf0c      	ite	eq
 800bd3c:	2308      	moveq	r3, #8
 800bd3e:	230a      	movne	r3, #10
 800bd40:	2100      	movs	r1, #0
 800bd42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bd46:	6865      	ldr	r5, [r4, #4]
 800bd48:	60a5      	str	r5, [r4, #8]
 800bd4a:	2d00      	cmp	r5, #0
 800bd4c:	bfa2      	ittt	ge
 800bd4e:	6821      	ldrge	r1, [r4, #0]
 800bd50:	f021 0104 	bicge.w	r1, r1, #4
 800bd54:	6021      	strge	r1, [r4, #0]
 800bd56:	b90e      	cbnz	r6, 800bd5c <_printf_i+0x118>
 800bd58:	2d00      	cmp	r5, #0
 800bd5a:	d04d      	beq.n	800bdf8 <_printf_i+0x1b4>
 800bd5c:	4615      	mov	r5, r2
 800bd5e:	fbb6 f1f3 	udiv	r1, r6, r3
 800bd62:	fb03 6711 	mls	r7, r3, r1, r6
 800bd66:	5dc7      	ldrb	r7, [r0, r7]
 800bd68:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bd6c:	4637      	mov	r7, r6
 800bd6e:	42bb      	cmp	r3, r7
 800bd70:	460e      	mov	r6, r1
 800bd72:	d9f4      	bls.n	800bd5e <_printf_i+0x11a>
 800bd74:	2b08      	cmp	r3, #8
 800bd76:	d10b      	bne.n	800bd90 <_printf_i+0x14c>
 800bd78:	6823      	ldr	r3, [r4, #0]
 800bd7a:	07de      	lsls	r6, r3, #31
 800bd7c:	d508      	bpl.n	800bd90 <_printf_i+0x14c>
 800bd7e:	6923      	ldr	r3, [r4, #16]
 800bd80:	6861      	ldr	r1, [r4, #4]
 800bd82:	4299      	cmp	r1, r3
 800bd84:	bfde      	ittt	le
 800bd86:	2330      	movle	r3, #48	; 0x30
 800bd88:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bd8c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bd90:	1b52      	subs	r2, r2, r5
 800bd92:	6122      	str	r2, [r4, #16]
 800bd94:	f8cd a000 	str.w	sl, [sp]
 800bd98:	464b      	mov	r3, r9
 800bd9a:	aa03      	add	r2, sp, #12
 800bd9c:	4621      	mov	r1, r4
 800bd9e:	4640      	mov	r0, r8
 800bda0:	f7ff fee2 	bl	800bb68 <_printf_common>
 800bda4:	3001      	adds	r0, #1
 800bda6:	d14c      	bne.n	800be42 <_printf_i+0x1fe>
 800bda8:	f04f 30ff 	mov.w	r0, #4294967295
 800bdac:	b004      	add	sp, #16
 800bdae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdb2:	4835      	ldr	r0, [pc, #212]	; (800be88 <_printf_i+0x244>)
 800bdb4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bdb8:	6829      	ldr	r1, [r5, #0]
 800bdba:	6823      	ldr	r3, [r4, #0]
 800bdbc:	f851 6b04 	ldr.w	r6, [r1], #4
 800bdc0:	6029      	str	r1, [r5, #0]
 800bdc2:	061d      	lsls	r5, r3, #24
 800bdc4:	d514      	bpl.n	800bdf0 <_printf_i+0x1ac>
 800bdc6:	07df      	lsls	r7, r3, #31
 800bdc8:	bf44      	itt	mi
 800bdca:	f043 0320 	orrmi.w	r3, r3, #32
 800bdce:	6023      	strmi	r3, [r4, #0]
 800bdd0:	b91e      	cbnz	r6, 800bdda <_printf_i+0x196>
 800bdd2:	6823      	ldr	r3, [r4, #0]
 800bdd4:	f023 0320 	bic.w	r3, r3, #32
 800bdd8:	6023      	str	r3, [r4, #0]
 800bdda:	2310      	movs	r3, #16
 800bddc:	e7b0      	b.n	800bd40 <_printf_i+0xfc>
 800bdde:	6823      	ldr	r3, [r4, #0]
 800bde0:	f043 0320 	orr.w	r3, r3, #32
 800bde4:	6023      	str	r3, [r4, #0]
 800bde6:	2378      	movs	r3, #120	; 0x78
 800bde8:	4828      	ldr	r0, [pc, #160]	; (800be8c <_printf_i+0x248>)
 800bdea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bdee:	e7e3      	b.n	800bdb8 <_printf_i+0x174>
 800bdf0:	0659      	lsls	r1, r3, #25
 800bdf2:	bf48      	it	mi
 800bdf4:	b2b6      	uxthmi	r6, r6
 800bdf6:	e7e6      	b.n	800bdc6 <_printf_i+0x182>
 800bdf8:	4615      	mov	r5, r2
 800bdfa:	e7bb      	b.n	800bd74 <_printf_i+0x130>
 800bdfc:	682b      	ldr	r3, [r5, #0]
 800bdfe:	6826      	ldr	r6, [r4, #0]
 800be00:	6961      	ldr	r1, [r4, #20]
 800be02:	1d18      	adds	r0, r3, #4
 800be04:	6028      	str	r0, [r5, #0]
 800be06:	0635      	lsls	r5, r6, #24
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	d501      	bpl.n	800be10 <_printf_i+0x1cc>
 800be0c:	6019      	str	r1, [r3, #0]
 800be0e:	e002      	b.n	800be16 <_printf_i+0x1d2>
 800be10:	0670      	lsls	r0, r6, #25
 800be12:	d5fb      	bpl.n	800be0c <_printf_i+0x1c8>
 800be14:	8019      	strh	r1, [r3, #0]
 800be16:	2300      	movs	r3, #0
 800be18:	6123      	str	r3, [r4, #16]
 800be1a:	4615      	mov	r5, r2
 800be1c:	e7ba      	b.n	800bd94 <_printf_i+0x150>
 800be1e:	682b      	ldr	r3, [r5, #0]
 800be20:	1d1a      	adds	r2, r3, #4
 800be22:	602a      	str	r2, [r5, #0]
 800be24:	681d      	ldr	r5, [r3, #0]
 800be26:	6862      	ldr	r2, [r4, #4]
 800be28:	2100      	movs	r1, #0
 800be2a:	4628      	mov	r0, r5
 800be2c:	f7f4 f9d8 	bl	80001e0 <memchr>
 800be30:	b108      	cbz	r0, 800be36 <_printf_i+0x1f2>
 800be32:	1b40      	subs	r0, r0, r5
 800be34:	6060      	str	r0, [r4, #4]
 800be36:	6863      	ldr	r3, [r4, #4]
 800be38:	6123      	str	r3, [r4, #16]
 800be3a:	2300      	movs	r3, #0
 800be3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be40:	e7a8      	b.n	800bd94 <_printf_i+0x150>
 800be42:	6923      	ldr	r3, [r4, #16]
 800be44:	462a      	mov	r2, r5
 800be46:	4649      	mov	r1, r9
 800be48:	4640      	mov	r0, r8
 800be4a:	47d0      	blx	sl
 800be4c:	3001      	adds	r0, #1
 800be4e:	d0ab      	beq.n	800bda8 <_printf_i+0x164>
 800be50:	6823      	ldr	r3, [r4, #0]
 800be52:	079b      	lsls	r3, r3, #30
 800be54:	d413      	bmi.n	800be7e <_printf_i+0x23a>
 800be56:	68e0      	ldr	r0, [r4, #12]
 800be58:	9b03      	ldr	r3, [sp, #12]
 800be5a:	4298      	cmp	r0, r3
 800be5c:	bfb8      	it	lt
 800be5e:	4618      	movlt	r0, r3
 800be60:	e7a4      	b.n	800bdac <_printf_i+0x168>
 800be62:	2301      	movs	r3, #1
 800be64:	4632      	mov	r2, r6
 800be66:	4649      	mov	r1, r9
 800be68:	4640      	mov	r0, r8
 800be6a:	47d0      	blx	sl
 800be6c:	3001      	adds	r0, #1
 800be6e:	d09b      	beq.n	800bda8 <_printf_i+0x164>
 800be70:	3501      	adds	r5, #1
 800be72:	68e3      	ldr	r3, [r4, #12]
 800be74:	9903      	ldr	r1, [sp, #12]
 800be76:	1a5b      	subs	r3, r3, r1
 800be78:	42ab      	cmp	r3, r5
 800be7a:	dcf2      	bgt.n	800be62 <_printf_i+0x21e>
 800be7c:	e7eb      	b.n	800be56 <_printf_i+0x212>
 800be7e:	2500      	movs	r5, #0
 800be80:	f104 0619 	add.w	r6, r4, #25
 800be84:	e7f5      	b.n	800be72 <_printf_i+0x22e>
 800be86:	bf00      	nop
 800be88:	08023046 	.word	0x08023046
 800be8c:	08023057 	.word	0x08023057

0800be90 <_scanf_float>:
 800be90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be94:	b087      	sub	sp, #28
 800be96:	4617      	mov	r7, r2
 800be98:	9303      	str	r3, [sp, #12]
 800be9a:	688b      	ldr	r3, [r1, #8]
 800be9c:	1e5a      	subs	r2, r3, #1
 800be9e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800bea2:	bf83      	ittte	hi
 800bea4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800bea8:	195b      	addhi	r3, r3, r5
 800beaa:	9302      	strhi	r3, [sp, #8]
 800beac:	2300      	movls	r3, #0
 800beae:	bf86      	itte	hi
 800beb0:	f240 135d 	movwhi	r3, #349	; 0x15d
 800beb4:	608b      	strhi	r3, [r1, #8]
 800beb6:	9302      	strls	r3, [sp, #8]
 800beb8:	680b      	ldr	r3, [r1, #0]
 800beba:	468b      	mov	fp, r1
 800bebc:	2500      	movs	r5, #0
 800bebe:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800bec2:	f84b 3b1c 	str.w	r3, [fp], #28
 800bec6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800beca:	4680      	mov	r8, r0
 800becc:	460c      	mov	r4, r1
 800bece:	465e      	mov	r6, fp
 800bed0:	46aa      	mov	sl, r5
 800bed2:	46a9      	mov	r9, r5
 800bed4:	9501      	str	r5, [sp, #4]
 800bed6:	68a2      	ldr	r2, [r4, #8]
 800bed8:	b152      	cbz	r2, 800bef0 <_scanf_float+0x60>
 800beda:	683b      	ldr	r3, [r7, #0]
 800bedc:	781b      	ldrb	r3, [r3, #0]
 800bede:	2b4e      	cmp	r3, #78	; 0x4e
 800bee0:	d864      	bhi.n	800bfac <_scanf_float+0x11c>
 800bee2:	2b40      	cmp	r3, #64	; 0x40
 800bee4:	d83c      	bhi.n	800bf60 <_scanf_float+0xd0>
 800bee6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800beea:	b2c8      	uxtb	r0, r1
 800beec:	280e      	cmp	r0, #14
 800beee:	d93a      	bls.n	800bf66 <_scanf_float+0xd6>
 800bef0:	f1b9 0f00 	cmp.w	r9, #0
 800bef4:	d003      	beq.n	800befe <_scanf_float+0x6e>
 800bef6:	6823      	ldr	r3, [r4, #0]
 800bef8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800befc:	6023      	str	r3, [r4, #0]
 800befe:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bf02:	f1ba 0f01 	cmp.w	sl, #1
 800bf06:	f200 8113 	bhi.w	800c130 <_scanf_float+0x2a0>
 800bf0a:	455e      	cmp	r6, fp
 800bf0c:	f200 8105 	bhi.w	800c11a <_scanf_float+0x28a>
 800bf10:	2501      	movs	r5, #1
 800bf12:	4628      	mov	r0, r5
 800bf14:	b007      	add	sp, #28
 800bf16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf1a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800bf1e:	2a0d      	cmp	r2, #13
 800bf20:	d8e6      	bhi.n	800bef0 <_scanf_float+0x60>
 800bf22:	a101      	add	r1, pc, #4	; (adr r1, 800bf28 <_scanf_float+0x98>)
 800bf24:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bf28:	0800c067 	.word	0x0800c067
 800bf2c:	0800bef1 	.word	0x0800bef1
 800bf30:	0800bef1 	.word	0x0800bef1
 800bf34:	0800bef1 	.word	0x0800bef1
 800bf38:	0800c0c7 	.word	0x0800c0c7
 800bf3c:	0800c09f 	.word	0x0800c09f
 800bf40:	0800bef1 	.word	0x0800bef1
 800bf44:	0800bef1 	.word	0x0800bef1
 800bf48:	0800c075 	.word	0x0800c075
 800bf4c:	0800bef1 	.word	0x0800bef1
 800bf50:	0800bef1 	.word	0x0800bef1
 800bf54:	0800bef1 	.word	0x0800bef1
 800bf58:	0800bef1 	.word	0x0800bef1
 800bf5c:	0800c02d 	.word	0x0800c02d
 800bf60:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800bf64:	e7db      	b.n	800bf1e <_scanf_float+0x8e>
 800bf66:	290e      	cmp	r1, #14
 800bf68:	d8c2      	bhi.n	800bef0 <_scanf_float+0x60>
 800bf6a:	a001      	add	r0, pc, #4	; (adr r0, 800bf70 <_scanf_float+0xe0>)
 800bf6c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bf70:	0800c01f 	.word	0x0800c01f
 800bf74:	0800bef1 	.word	0x0800bef1
 800bf78:	0800c01f 	.word	0x0800c01f
 800bf7c:	0800c0b3 	.word	0x0800c0b3
 800bf80:	0800bef1 	.word	0x0800bef1
 800bf84:	0800bfcd 	.word	0x0800bfcd
 800bf88:	0800c009 	.word	0x0800c009
 800bf8c:	0800c009 	.word	0x0800c009
 800bf90:	0800c009 	.word	0x0800c009
 800bf94:	0800c009 	.word	0x0800c009
 800bf98:	0800c009 	.word	0x0800c009
 800bf9c:	0800c009 	.word	0x0800c009
 800bfa0:	0800c009 	.word	0x0800c009
 800bfa4:	0800c009 	.word	0x0800c009
 800bfa8:	0800c009 	.word	0x0800c009
 800bfac:	2b6e      	cmp	r3, #110	; 0x6e
 800bfae:	d809      	bhi.n	800bfc4 <_scanf_float+0x134>
 800bfb0:	2b60      	cmp	r3, #96	; 0x60
 800bfb2:	d8b2      	bhi.n	800bf1a <_scanf_float+0x8a>
 800bfb4:	2b54      	cmp	r3, #84	; 0x54
 800bfb6:	d077      	beq.n	800c0a8 <_scanf_float+0x218>
 800bfb8:	2b59      	cmp	r3, #89	; 0x59
 800bfba:	d199      	bne.n	800bef0 <_scanf_float+0x60>
 800bfbc:	2d07      	cmp	r5, #7
 800bfbe:	d197      	bne.n	800bef0 <_scanf_float+0x60>
 800bfc0:	2508      	movs	r5, #8
 800bfc2:	e029      	b.n	800c018 <_scanf_float+0x188>
 800bfc4:	2b74      	cmp	r3, #116	; 0x74
 800bfc6:	d06f      	beq.n	800c0a8 <_scanf_float+0x218>
 800bfc8:	2b79      	cmp	r3, #121	; 0x79
 800bfca:	e7f6      	b.n	800bfba <_scanf_float+0x12a>
 800bfcc:	6821      	ldr	r1, [r4, #0]
 800bfce:	05c8      	lsls	r0, r1, #23
 800bfd0:	d51a      	bpl.n	800c008 <_scanf_float+0x178>
 800bfd2:	9b02      	ldr	r3, [sp, #8]
 800bfd4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800bfd8:	6021      	str	r1, [r4, #0]
 800bfda:	f109 0901 	add.w	r9, r9, #1
 800bfde:	b11b      	cbz	r3, 800bfe8 <_scanf_float+0x158>
 800bfe0:	3b01      	subs	r3, #1
 800bfe2:	3201      	adds	r2, #1
 800bfe4:	9302      	str	r3, [sp, #8]
 800bfe6:	60a2      	str	r2, [r4, #8]
 800bfe8:	68a3      	ldr	r3, [r4, #8]
 800bfea:	3b01      	subs	r3, #1
 800bfec:	60a3      	str	r3, [r4, #8]
 800bfee:	6923      	ldr	r3, [r4, #16]
 800bff0:	3301      	adds	r3, #1
 800bff2:	6123      	str	r3, [r4, #16]
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	3b01      	subs	r3, #1
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	607b      	str	r3, [r7, #4]
 800bffc:	f340 8084 	ble.w	800c108 <_scanf_float+0x278>
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	3301      	adds	r3, #1
 800c004:	603b      	str	r3, [r7, #0]
 800c006:	e766      	b.n	800bed6 <_scanf_float+0x46>
 800c008:	eb1a 0f05 	cmn.w	sl, r5
 800c00c:	f47f af70 	bne.w	800bef0 <_scanf_float+0x60>
 800c010:	6822      	ldr	r2, [r4, #0]
 800c012:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800c016:	6022      	str	r2, [r4, #0]
 800c018:	f806 3b01 	strb.w	r3, [r6], #1
 800c01c:	e7e4      	b.n	800bfe8 <_scanf_float+0x158>
 800c01e:	6822      	ldr	r2, [r4, #0]
 800c020:	0610      	lsls	r0, r2, #24
 800c022:	f57f af65 	bpl.w	800bef0 <_scanf_float+0x60>
 800c026:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c02a:	e7f4      	b.n	800c016 <_scanf_float+0x186>
 800c02c:	f1ba 0f00 	cmp.w	sl, #0
 800c030:	d10e      	bne.n	800c050 <_scanf_float+0x1c0>
 800c032:	f1b9 0f00 	cmp.w	r9, #0
 800c036:	d10e      	bne.n	800c056 <_scanf_float+0x1c6>
 800c038:	6822      	ldr	r2, [r4, #0]
 800c03a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c03e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c042:	d108      	bne.n	800c056 <_scanf_float+0x1c6>
 800c044:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c048:	6022      	str	r2, [r4, #0]
 800c04a:	f04f 0a01 	mov.w	sl, #1
 800c04e:	e7e3      	b.n	800c018 <_scanf_float+0x188>
 800c050:	f1ba 0f02 	cmp.w	sl, #2
 800c054:	d055      	beq.n	800c102 <_scanf_float+0x272>
 800c056:	2d01      	cmp	r5, #1
 800c058:	d002      	beq.n	800c060 <_scanf_float+0x1d0>
 800c05a:	2d04      	cmp	r5, #4
 800c05c:	f47f af48 	bne.w	800bef0 <_scanf_float+0x60>
 800c060:	3501      	adds	r5, #1
 800c062:	b2ed      	uxtb	r5, r5
 800c064:	e7d8      	b.n	800c018 <_scanf_float+0x188>
 800c066:	f1ba 0f01 	cmp.w	sl, #1
 800c06a:	f47f af41 	bne.w	800bef0 <_scanf_float+0x60>
 800c06e:	f04f 0a02 	mov.w	sl, #2
 800c072:	e7d1      	b.n	800c018 <_scanf_float+0x188>
 800c074:	b97d      	cbnz	r5, 800c096 <_scanf_float+0x206>
 800c076:	f1b9 0f00 	cmp.w	r9, #0
 800c07a:	f47f af3c 	bne.w	800bef6 <_scanf_float+0x66>
 800c07e:	6822      	ldr	r2, [r4, #0]
 800c080:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c084:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c088:	f47f af39 	bne.w	800befe <_scanf_float+0x6e>
 800c08c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c090:	6022      	str	r2, [r4, #0]
 800c092:	2501      	movs	r5, #1
 800c094:	e7c0      	b.n	800c018 <_scanf_float+0x188>
 800c096:	2d03      	cmp	r5, #3
 800c098:	d0e2      	beq.n	800c060 <_scanf_float+0x1d0>
 800c09a:	2d05      	cmp	r5, #5
 800c09c:	e7de      	b.n	800c05c <_scanf_float+0x1cc>
 800c09e:	2d02      	cmp	r5, #2
 800c0a0:	f47f af26 	bne.w	800bef0 <_scanf_float+0x60>
 800c0a4:	2503      	movs	r5, #3
 800c0a6:	e7b7      	b.n	800c018 <_scanf_float+0x188>
 800c0a8:	2d06      	cmp	r5, #6
 800c0aa:	f47f af21 	bne.w	800bef0 <_scanf_float+0x60>
 800c0ae:	2507      	movs	r5, #7
 800c0b0:	e7b2      	b.n	800c018 <_scanf_float+0x188>
 800c0b2:	6822      	ldr	r2, [r4, #0]
 800c0b4:	0591      	lsls	r1, r2, #22
 800c0b6:	f57f af1b 	bpl.w	800bef0 <_scanf_float+0x60>
 800c0ba:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800c0be:	6022      	str	r2, [r4, #0]
 800c0c0:	f8cd 9004 	str.w	r9, [sp, #4]
 800c0c4:	e7a8      	b.n	800c018 <_scanf_float+0x188>
 800c0c6:	6822      	ldr	r2, [r4, #0]
 800c0c8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800c0cc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c0d0:	d006      	beq.n	800c0e0 <_scanf_float+0x250>
 800c0d2:	0550      	lsls	r0, r2, #21
 800c0d4:	f57f af0c 	bpl.w	800bef0 <_scanf_float+0x60>
 800c0d8:	f1b9 0f00 	cmp.w	r9, #0
 800c0dc:	f43f af0f 	beq.w	800befe <_scanf_float+0x6e>
 800c0e0:	0591      	lsls	r1, r2, #22
 800c0e2:	bf58      	it	pl
 800c0e4:	9901      	ldrpl	r1, [sp, #4]
 800c0e6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c0ea:	bf58      	it	pl
 800c0ec:	eba9 0101 	subpl.w	r1, r9, r1
 800c0f0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800c0f4:	bf58      	it	pl
 800c0f6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c0fa:	6022      	str	r2, [r4, #0]
 800c0fc:	f04f 0900 	mov.w	r9, #0
 800c100:	e78a      	b.n	800c018 <_scanf_float+0x188>
 800c102:	f04f 0a03 	mov.w	sl, #3
 800c106:	e787      	b.n	800c018 <_scanf_float+0x188>
 800c108:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c10c:	4639      	mov	r1, r7
 800c10e:	4640      	mov	r0, r8
 800c110:	4798      	blx	r3
 800c112:	2800      	cmp	r0, #0
 800c114:	f43f aedf 	beq.w	800bed6 <_scanf_float+0x46>
 800c118:	e6ea      	b.n	800bef0 <_scanf_float+0x60>
 800c11a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c11e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c122:	463a      	mov	r2, r7
 800c124:	4640      	mov	r0, r8
 800c126:	4798      	blx	r3
 800c128:	6923      	ldr	r3, [r4, #16]
 800c12a:	3b01      	subs	r3, #1
 800c12c:	6123      	str	r3, [r4, #16]
 800c12e:	e6ec      	b.n	800bf0a <_scanf_float+0x7a>
 800c130:	1e6b      	subs	r3, r5, #1
 800c132:	2b06      	cmp	r3, #6
 800c134:	d825      	bhi.n	800c182 <_scanf_float+0x2f2>
 800c136:	2d02      	cmp	r5, #2
 800c138:	d836      	bhi.n	800c1a8 <_scanf_float+0x318>
 800c13a:	455e      	cmp	r6, fp
 800c13c:	f67f aee8 	bls.w	800bf10 <_scanf_float+0x80>
 800c140:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c144:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c148:	463a      	mov	r2, r7
 800c14a:	4640      	mov	r0, r8
 800c14c:	4798      	blx	r3
 800c14e:	6923      	ldr	r3, [r4, #16]
 800c150:	3b01      	subs	r3, #1
 800c152:	6123      	str	r3, [r4, #16]
 800c154:	e7f1      	b.n	800c13a <_scanf_float+0x2aa>
 800c156:	9802      	ldr	r0, [sp, #8]
 800c158:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c15c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800c160:	9002      	str	r0, [sp, #8]
 800c162:	463a      	mov	r2, r7
 800c164:	4640      	mov	r0, r8
 800c166:	4798      	blx	r3
 800c168:	6923      	ldr	r3, [r4, #16]
 800c16a:	3b01      	subs	r3, #1
 800c16c:	6123      	str	r3, [r4, #16]
 800c16e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c172:	fa5f fa8a 	uxtb.w	sl, sl
 800c176:	f1ba 0f02 	cmp.w	sl, #2
 800c17a:	d1ec      	bne.n	800c156 <_scanf_float+0x2c6>
 800c17c:	3d03      	subs	r5, #3
 800c17e:	b2ed      	uxtb	r5, r5
 800c180:	1b76      	subs	r6, r6, r5
 800c182:	6823      	ldr	r3, [r4, #0]
 800c184:	05da      	lsls	r2, r3, #23
 800c186:	d52f      	bpl.n	800c1e8 <_scanf_float+0x358>
 800c188:	055b      	lsls	r3, r3, #21
 800c18a:	d510      	bpl.n	800c1ae <_scanf_float+0x31e>
 800c18c:	455e      	cmp	r6, fp
 800c18e:	f67f aebf 	bls.w	800bf10 <_scanf_float+0x80>
 800c192:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c196:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c19a:	463a      	mov	r2, r7
 800c19c:	4640      	mov	r0, r8
 800c19e:	4798      	blx	r3
 800c1a0:	6923      	ldr	r3, [r4, #16]
 800c1a2:	3b01      	subs	r3, #1
 800c1a4:	6123      	str	r3, [r4, #16]
 800c1a6:	e7f1      	b.n	800c18c <_scanf_float+0x2fc>
 800c1a8:	46aa      	mov	sl, r5
 800c1aa:	9602      	str	r6, [sp, #8]
 800c1ac:	e7df      	b.n	800c16e <_scanf_float+0x2de>
 800c1ae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c1b2:	6923      	ldr	r3, [r4, #16]
 800c1b4:	2965      	cmp	r1, #101	; 0x65
 800c1b6:	f103 33ff 	add.w	r3, r3, #4294967295
 800c1ba:	f106 35ff 	add.w	r5, r6, #4294967295
 800c1be:	6123      	str	r3, [r4, #16]
 800c1c0:	d00c      	beq.n	800c1dc <_scanf_float+0x34c>
 800c1c2:	2945      	cmp	r1, #69	; 0x45
 800c1c4:	d00a      	beq.n	800c1dc <_scanf_float+0x34c>
 800c1c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c1ca:	463a      	mov	r2, r7
 800c1cc:	4640      	mov	r0, r8
 800c1ce:	4798      	blx	r3
 800c1d0:	6923      	ldr	r3, [r4, #16]
 800c1d2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c1d6:	3b01      	subs	r3, #1
 800c1d8:	1eb5      	subs	r5, r6, #2
 800c1da:	6123      	str	r3, [r4, #16]
 800c1dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c1e0:	463a      	mov	r2, r7
 800c1e2:	4640      	mov	r0, r8
 800c1e4:	4798      	blx	r3
 800c1e6:	462e      	mov	r6, r5
 800c1e8:	6825      	ldr	r5, [r4, #0]
 800c1ea:	f015 0510 	ands.w	r5, r5, #16
 800c1ee:	d159      	bne.n	800c2a4 <_scanf_float+0x414>
 800c1f0:	7035      	strb	r5, [r6, #0]
 800c1f2:	6823      	ldr	r3, [r4, #0]
 800c1f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c1f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c1fc:	d11b      	bne.n	800c236 <_scanf_float+0x3a6>
 800c1fe:	9b01      	ldr	r3, [sp, #4]
 800c200:	454b      	cmp	r3, r9
 800c202:	eba3 0209 	sub.w	r2, r3, r9
 800c206:	d123      	bne.n	800c250 <_scanf_float+0x3c0>
 800c208:	2200      	movs	r2, #0
 800c20a:	4659      	mov	r1, fp
 800c20c:	4640      	mov	r0, r8
 800c20e:	f000 fecd 	bl	800cfac <_strtod_r>
 800c212:	6822      	ldr	r2, [r4, #0]
 800c214:	9b03      	ldr	r3, [sp, #12]
 800c216:	f012 0f02 	tst.w	r2, #2
 800c21a:	ec57 6b10 	vmov	r6, r7, d0
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	d021      	beq.n	800c266 <_scanf_float+0x3d6>
 800c222:	9903      	ldr	r1, [sp, #12]
 800c224:	1d1a      	adds	r2, r3, #4
 800c226:	600a      	str	r2, [r1, #0]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	e9c3 6700 	strd	r6, r7, [r3]
 800c22e:	68e3      	ldr	r3, [r4, #12]
 800c230:	3301      	adds	r3, #1
 800c232:	60e3      	str	r3, [r4, #12]
 800c234:	e66d      	b.n	800bf12 <_scanf_float+0x82>
 800c236:	9b04      	ldr	r3, [sp, #16]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d0e5      	beq.n	800c208 <_scanf_float+0x378>
 800c23c:	9905      	ldr	r1, [sp, #20]
 800c23e:	230a      	movs	r3, #10
 800c240:	462a      	mov	r2, r5
 800c242:	3101      	adds	r1, #1
 800c244:	4640      	mov	r0, r8
 800c246:	f000 ff39 	bl	800d0bc <_strtol_r>
 800c24a:	9b04      	ldr	r3, [sp, #16]
 800c24c:	9e05      	ldr	r6, [sp, #20]
 800c24e:	1ac2      	subs	r2, r0, r3
 800c250:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c254:	429e      	cmp	r6, r3
 800c256:	bf28      	it	cs
 800c258:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c25c:	4912      	ldr	r1, [pc, #72]	; (800c2a8 <_scanf_float+0x418>)
 800c25e:	4630      	mov	r0, r6
 800c260:	f000 f860 	bl	800c324 <siprintf>
 800c264:	e7d0      	b.n	800c208 <_scanf_float+0x378>
 800c266:	9903      	ldr	r1, [sp, #12]
 800c268:	f012 0f04 	tst.w	r2, #4
 800c26c:	f103 0204 	add.w	r2, r3, #4
 800c270:	600a      	str	r2, [r1, #0]
 800c272:	d1d9      	bne.n	800c228 <_scanf_float+0x398>
 800c274:	f8d3 8000 	ldr.w	r8, [r3]
 800c278:	ee10 2a10 	vmov	r2, s0
 800c27c:	ee10 0a10 	vmov	r0, s0
 800c280:	463b      	mov	r3, r7
 800c282:	4639      	mov	r1, r7
 800c284:	f7f4 fc52 	bl	8000b2c <__aeabi_dcmpun>
 800c288:	b128      	cbz	r0, 800c296 <_scanf_float+0x406>
 800c28a:	4808      	ldr	r0, [pc, #32]	; (800c2ac <_scanf_float+0x41c>)
 800c28c:	f000 f810 	bl	800c2b0 <nanf>
 800c290:	ed88 0a00 	vstr	s0, [r8]
 800c294:	e7cb      	b.n	800c22e <_scanf_float+0x39e>
 800c296:	4630      	mov	r0, r6
 800c298:	4639      	mov	r1, r7
 800c29a:	f7f4 fca5 	bl	8000be8 <__aeabi_d2f>
 800c29e:	f8c8 0000 	str.w	r0, [r8]
 800c2a2:	e7c4      	b.n	800c22e <_scanf_float+0x39e>
 800c2a4:	2500      	movs	r5, #0
 800c2a6:	e634      	b.n	800bf12 <_scanf_float+0x82>
 800c2a8:	08023068 	.word	0x08023068
 800c2ac:	08023470 	.word	0x08023470

0800c2b0 <nanf>:
 800c2b0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c2b8 <nanf+0x8>
 800c2b4:	4770      	bx	lr
 800c2b6:	bf00      	nop
 800c2b8:	7fc00000 	.word	0x7fc00000

0800c2bc <sniprintf>:
 800c2bc:	b40c      	push	{r2, r3}
 800c2be:	b530      	push	{r4, r5, lr}
 800c2c0:	4b17      	ldr	r3, [pc, #92]	; (800c320 <sniprintf+0x64>)
 800c2c2:	1e0c      	subs	r4, r1, #0
 800c2c4:	681d      	ldr	r5, [r3, #0]
 800c2c6:	b09d      	sub	sp, #116	; 0x74
 800c2c8:	da08      	bge.n	800c2dc <sniprintf+0x20>
 800c2ca:	238b      	movs	r3, #139	; 0x8b
 800c2cc:	602b      	str	r3, [r5, #0]
 800c2ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c2d2:	b01d      	add	sp, #116	; 0x74
 800c2d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c2d8:	b002      	add	sp, #8
 800c2da:	4770      	bx	lr
 800c2dc:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c2e0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c2e4:	bf14      	ite	ne
 800c2e6:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c2ea:	4623      	moveq	r3, r4
 800c2ec:	9304      	str	r3, [sp, #16]
 800c2ee:	9307      	str	r3, [sp, #28]
 800c2f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c2f4:	9002      	str	r0, [sp, #8]
 800c2f6:	9006      	str	r0, [sp, #24]
 800c2f8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c2fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c2fe:	ab21      	add	r3, sp, #132	; 0x84
 800c300:	a902      	add	r1, sp, #8
 800c302:	4628      	mov	r0, r5
 800c304:	9301      	str	r3, [sp, #4]
 800c306:	f002 ff25 	bl	800f154 <_svfiprintf_r>
 800c30a:	1c43      	adds	r3, r0, #1
 800c30c:	bfbc      	itt	lt
 800c30e:	238b      	movlt	r3, #139	; 0x8b
 800c310:	602b      	strlt	r3, [r5, #0]
 800c312:	2c00      	cmp	r4, #0
 800c314:	d0dd      	beq.n	800c2d2 <sniprintf+0x16>
 800c316:	9b02      	ldr	r3, [sp, #8]
 800c318:	2200      	movs	r2, #0
 800c31a:	701a      	strb	r2, [r3, #0]
 800c31c:	e7d9      	b.n	800c2d2 <sniprintf+0x16>
 800c31e:	bf00      	nop
 800c320:	2000000c 	.word	0x2000000c

0800c324 <siprintf>:
 800c324:	b40e      	push	{r1, r2, r3}
 800c326:	b500      	push	{lr}
 800c328:	b09c      	sub	sp, #112	; 0x70
 800c32a:	ab1d      	add	r3, sp, #116	; 0x74
 800c32c:	9002      	str	r0, [sp, #8]
 800c32e:	9006      	str	r0, [sp, #24]
 800c330:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c334:	4809      	ldr	r0, [pc, #36]	; (800c35c <siprintf+0x38>)
 800c336:	9107      	str	r1, [sp, #28]
 800c338:	9104      	str	r1, [sp, #16]
 800c33a:	4909      	ldr	r1, [pc, #36]	; (800c360 <siprintf+0x3c>)
 800c33c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c340:	9105      	str	r1, [sp, #20]
 800c342:	6800      	ldr	r0, [r0, #0]
 800c344:	9301      	str	r3, [sp, #4]
 800c346:	a902      	add	r1, sp, #8
 800c348:	f002 ff04 	bl	800f154 <_svfiprintf_r>
 800c34c:	9b02      	ldr	r3, [sp, #8]
 800c34e:	2200      	movs	r2, #0
 800c350:	701a      	strb	r2, [r3, #0]
 800c352:	b01c      	add	sp, #112	; 0x70
 800c354:	f85d eb04 	ldr.w	lr, [sp], #4
 800c358:	b003      	add	sp, #12
 800c35a:	4770      	bx	lr
 800c35c:	2000000c 	.word	0x2000000c
 800c360:	ffff0208 	.word	0xffff0208

0800c364 <sulp>:
 800c364:	b570      	push	{r4, r5, r6, lr}
 800c366:	4604      	mov	r4, r0
 800c368:	460d      	mov	r5, r1
 800c36a:	ec45 4b10 	vmov	d0, r4, r5
 800c36e:	4616      	mov	r6, r2
 800c370:	f002 fc4e 	bl	800ec10 <__ulp>
 800c374:	ec51 0b10 	vmov	r0, r1, d0
 800c378:	b17e      	cbz	r6, 800c39a <sulp+0x36>
 800c37a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c37e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c382:	2b00      	cmp	r3, #0
 800c384:	dd09      	ble.n	800c39a <sulp+0x36>
 800c386:	051b      	lsls	r3, r3, #20
 800c388:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c38c:	2400      	movs	r4, #0
 800c38e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c392:	4622      	mov	r2, r4
 800c394:	462b      	mov	r3, r5
 800c396:	f7f4 f92f 	bl	80005f8 <__aeabi_dmul>
 800c39a:	bd70      	pop	{r4, r5, r6, pc}
 800c39c:	0000      	movs	r0, r0
	...

0800c3a0 <_strtod_l>:
 800c3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3a4:	ed2d 8b02 	vpush	{d8}
 800c3a8:	b09d      	sub	sp, #116	; 0x74
 800c3aa:	461f      	mov	r7, r3
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	9318      	str	r3, [sp, #96]	; 0x60
 800c3b0:	4ba2      	ldr	r3, [pc, #648]	; (800c63c <_strtod_l+0x29c>)
 800c3b2:	9213      	str	r2, [sp, #76]	; 0x4c
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	9305      	str	r3, [sp, #20]
 800c3b8:	4604      	mov	r4, r0
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	4688      	mov	r8, r1
 800c3be:	f7f3 ff07 	bl	80001d0 <strlen>
 800c3c2:	f04f 0a00 	mov.w	sl, #0
 800c3c6:	4605      	mov	r5, r0
 800c3c8:	f04f 0b00 	mov.w	fp, #0
 800c3cc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c3d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c3d2:	781a      	ldrb	r2, [r3, #0]
 800c3d4:	2a2b      	cmp	r2, #43	; 0x2b
 800c3d6:	d04e      	beq.n	800c476 <_strtod_l+0xd6>
 800c3d8:	d83b      	bhi.n	800c452 <_strtod_l+0xb2>
 800c3da:	2a0d      	cmp	r2, #13
 800c3dc:	d834      	bhi.n	800c448 <_strtod_l+0xa8>
 800c3de:	2a08      	cmp	r2, #8
 800c3e0:	d834      	bhi.n	800c44c <_strtod_l+0xac>
 800c3e2:	2a00      	cmp	r2, #0
 800c3e4:	d03e      	beq.n	800c464 <_strtod_l+0xc4>
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	930a      	str	r3, [sp, #40]	; 0x28
 800c3ea:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c3ec:	7833      	ldrb	r3, [r6, #0]
 800c3ee:	2b30      	cmp	r3, #48	; 0x30
 800c3f0:	f040 80b0 	bne.w	800c554 <_strtod_l+0x1b4>
 800c3f4:	7873      	ldrb	r3, [r6, #1]
 800c3f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c3fa:	2b58      	cmp	r3, #88	; 0x58
 800c3fc:	d168      	bne.n	800c4d0 <_strtod_l+0x130>
 800c3fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c400:	9301      	str	r3, [sp, #4]
 800c402:	ab18      	add	r3, sp, #96	; 0x60
 800c404:	9702      	str	r7, [sp, #8]
 800c406:	9300      	str	r3, [sp, #0]
 800c408:	4a8d      	ldr	r2, [pc, #564]	; (800c640 <_strtod_l+0x2a0>)
 800c40a:	ab19      	add	r3, sp, #100	; 0x64
 800c40c:	a917      	add	r1, sp, #92	; 0x5c
 800c40e:	4620      	mov	r0, r4
 800c410:	f001 fd58 	bl	800dec4 <__gethex>
 800c414:	f010 0707 	ands.w	r7, r0, #7
 800c418:	4605      	mov	r5, r0
 800c41a:	d005      	beq.n	800c428 <_strtod_l+0x88>
 800c41c:	2f06      	cmp	r7, #6
 800c41e:	d12c      	bne.n	800c47a <_strtod_l+0xda>
 800c420:	3601      	adds	r6, #1
 800c422:	2300      	movs	r3, #0
 800c424:	9617      	str	r6, [sp, #92]	; 0x5c
 800c426:	930a      	str	r3, [sp, #40]	; 0x28
 800c428:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	f040 8590 	bne.w	800cf50 <_strtod_l+0xbb0>
 800c430:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c432:	b1eb      	cbz	r3, 800c470 <_strtod_l+0xd0>
 800c434:	4652      	mov	r2, sl
 800c436:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c43a:	ec43 2b10 	vmov	d0, r2, r3
 800c43e:	b01d      	add	sp, #116	; 0x74
 800c440:	ecbd 8b02 	vpop	{d8}
 800c444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c448:	2a20      	cmp	r2, #32
 800c44a:	d1cc      	bne.n	800c3e6 <_strtod_l+0x46>
 800c44c:	3301      	adds	r3, #1
 800c44e:	9317      	str	r3, [sp, #92]	; 0x5c
 800c450:	e7be      	b.n	800c3d0 <_strtod_l+0x30>
 800c452:	2a2d      	cmp	r2, #45	; 0x2d
 800c454:	d1c7      	bne.n	800c3e6 <_strtod_l+0x46>
 800c456:	2201      	movs	r2, #1
 800c458:	920a      	str	r2, [sp, #40]	; 0x28
 800c45a:	1c5a      	adds	r2, r3, #1
 800c45c:	9217      	str	r2, [sp, #92]	; 0x5c
 800c45e:	785b      	ldrb	r3, [r3, #1]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d1c2      	bne.n	800c3ea <_strtod_l+0x4a>
 800c464:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c466:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	f040 856e 	bne.w	800cf4c <_strtod_l+0xbac>
 800c470:	4652      	mov	r2, sl
 800c472:	465b      	mov	r3, fp
 800c474:	e7e1      	b.n	800c43a <_strtod_l+0x9a>
 800c476:	2200      	movs	r2, #0
 800c478:	e7ee      	b.n	800c458 <_strtod_l+0xb8>
 800c47a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c47c:	b13a      	cbz	r2, 800c48e <_strtod_l+0xee>
 800c47e:	2135      	movs	r1, #53	; 0x35
 800c480:	a81a      	add	r0, sp, #104	; 0x68
 800c482:	f002 fcd0 	bl	800ee26 <__copybits>
 800c486:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c488:	4620      	mov	r0, r4
 800c48a:	f002 f88f 	bl	800e5ac <_Bfree>
 800c48e:	3f01      	subs	r7, #1
 800c490:	2f04      	cmp	r7, #4
 800c492:	d806      	bhi.n	800c4a2 <_strtod_l+0x102>
 800c494:	e8df f007 	tbb	[pc, r7]
 800c498:	1714030a 	.word	0x1714030a
 800c49c:	0a          	.byte	0x0a
 800c49d:	00          	.byte	0x00
 800c49e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800c4a2:	0728      	lsls	r0, r5, #28
 800c4a4:	d5c0      	bpl.n	800c428 <_strtod_l+0x88>
 800c4a6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c4aa:	e7bd      	b.n	800c428 <_strtod_l+0x88>
 800c4ac:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800c4b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c4b2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c4b6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c4ba:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c4be:	e7f0      	b.n	800c4a2 <_strtod_l+0x102>
 800c4c0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c644 <_strtod_l+0x2a4>
 800c4c4:	e7ed      	b.n	800c4a2 <_strtod_l+0x102>
 800c4c6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c4ca:	f04f 3aff 	mov.w	sl, #4294967295
 800c4ce:	e7e8      	b.n	800c4a2 <_strtod_l+0x102>
 800c4d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c4d2:	1c5a      	adds	r2, r3, #1
 800c4d4:	9217      	str	r2, [sp, #92]	; 0x5c
 800c4d6:	785b      	ldrb	r3, [r3, #1]
 800c4d8:	2b30      	cmp	r3, #48	; 0x30
 800c4da:	d0f9      	beq.n	800c4d0 <_strtod_l+0x130>
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d0a3      	beq.n	800c428 <_strtod_l+0x88>
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	f04f 0900 	mov.w	r9, #0
 800c4e6:	9304      	str	r3, [sp, #16]
 800c4e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c4ea:	9308      	str	r3, [sp, #32]
 800c4ec:	f8cd 901c 	str.w	r9, [sp, #28]
 800c4f0:	464f      	mov	r7, r9
 800c4f2:	220a      	movs	r2, #10
 800c4f4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c4f6:	7806      	ldrb	r6, [r0, #0]
 800c4f8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c4fc:	b2d9      	uxtb	r1, r3
 800c4fe:	2909      	cmp	r1, #9
 800c500:	d92a      	bls.n	800c558 <_strtod_l+0x1b8>
 800c502:	9905      	ldr	r1, [sp, #20]
 800c504:	462a      	mov	r2, r5
 800c506:	f002 ff3f 	bl	800f388 <strncmp>
 800c50a:	b398      	cbz	r0, 800c574 <_strtod_l+0x1d4>
 800c50c:	2000      	movs	r0, #0
 800c50e:	4632      	mov	r2, r6
 800c510:	463d      	mov	r5, r7
 800c512:	9005      	str	r0, [sp, #20]
 800c514:	4603      	mov	r3, r0
 800c516:	2a65      	cmp	r2, #101	; 0x65
 800c518:	d001      	beq.n	800c51e <_strtod_l+0x17e>
 800c51a:	2a45      	cmp	r2, #69	; 0x45
 800c51c:	d118      	bne.n	800c550 <_strtod_l+0x1b0>
 800c51e:	b91d      	cbnz	r5, 800c528 <_strtod_l+0x188>
 800c520:	9a04      	ldr	r2, [sp, #16]
 800c522:	4302      	orrs	r2, r0
 800c524:	d09e      	beq.n	800c464 <_strtod_l+0xc4>
 800c526:	2500      	movs	r5, #0
 800c528:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c52c:	f108 0201 	add.w	r2, r8, #1
 800c530:	9217      	str	r2, [sp, #92]	; 0x5c
 800c532:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c536:	2a2b      	cmp	r2, #43	; 0x2b
 800c538:	d075      	beq.n	800c626 <_strtod_l+0x286>
 800c53a:	2a2d      	cmp	r2, #45	; 0x2d
 800c53c:	d07b      	beq.n	800c636 <_strtod_l+0x296>
 800c53e:	f04f 0c00 	mov.w	ip, #0
 800c542:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c546:	2909      	cmp	r1, #9
 800c548:	f240 8082 	bls.w	800c650 <_strtod_l+0x2b0>
 800c54c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c550:	2600      	movs	r6, #0
 800c552:	e09d      	b.n	800c690 <_strtod_l+0x2f0>
 800c554:	2300      	movs	r3, #0
 800c556:	e7c4      	b.n	800c4e2 <_strtod_l+0x142>
 800c558:	2f08      	cmp	r7, #8
 800c55a:	bfd8      	it	le
 800c55c:	9907      	ldrle	r1, [sp, #28]
 800c55e:	f100 0001 	add.w	r0, r0, #1
 800c562:	bfda      	itte	le
 800c564:	fb02 3301 	mlale	r3, r2, r1, r3
 800c568:	9307      	strle	r3, [sp, #28]
 800c56a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c56e:	3701      	adds	r7, #1
 800c570:	9017      	str	r0, [sp, #92]	; 0x5c
 800c572:	e7bf      	b.n	800c4f4 <_strtod_l+0x154>
 800c574:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c576:	195a      	adds	r2, r3, r5
 800c578:	9217      	str	r2, [sp, #92]	; 0x5c
 800c57a:	5d5a      	ldrb	r2, [r3, r5]
 800c57c:	2f00      	cmp	r7, #0
 800c57e:	d037      	beq.n	800c5f0 <_strtod_l+0x250>
 800c580:	9005      	str	r0, [sp, #20]
 800c582:	463d      	mov	r5, r7
 800c584:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c588:	2b09      	cmp	r3, #9
 800c58a:	d912      	bls.n	800c5b2 <_strtod_l+0x212>
 800c58c:	2301      	movs	r3, #1
 800c58e:	e7c2      	b.n	800c516 <_strtod_l+0x176>
 800c590:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c592:	1c5a      	adds	r2, r3, #1
 800c594:	9217      	str	r2, [sp, #92]	; 0x5c
 800c596:	785a      	ldrb	r2, [r3, #1]
 800c598:	3001      	adds	r0, #1
 800c59a:	2a30      	cmp	r2, #48	; 0x30
 800c59c:	d0f8      	beq.n	800c590 <_strtod_l+0x1f0>
 800c59e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c5a2:	2b08      	cmp	r3, #8
 800c5a4:	f200 84d9 	bhi.w	800cf5a <_strtod_l+0xbba>
 800c5a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c5aa:	9005      	str	r0, [sp, #20]
 800c5ac:	2000      	movs	r0, #0
 800c5ae:	9308      	str	r3, [sp, #32]
 800c5b0:	4605      	mov	r5, r0
 800c5b2:	3a30      	subs	r2, #48	; 0x30
 800c5b4:	f100 0301 	add.w	r3, r0, #1
 800c5b8:	d014      	beq.n	800c5e4 <_strtod_l+0x244>
 800c5ba:	9905      	ldr	r1, [sp, #20]
 800c5bc:	4419      	add	r1, r3
 800c5be:	9105      	str	r1, [sp, #20]
 800c5c0:	462b      	mov	r3, r5
 800c5c2:	eb00 0e05 	add.w	lr, r0, r5
 800c5c6:	210a      	movs	r1, #10
 800c5c8:	4573      	cmp	r3, lr
 800c5ca:	d113      	bne.n	800c5f4 <_strtod_l+0x254>
 800c5cc:	182b      	adds	r3, r5, r0
 800c5ce:	2b08      	cmp	r3, #8
 800c5d0:	f105 0501 	add.w	r5, r5, #1
 800c5d4:	4405      	add	r5, r0
 800c5d6:	dc1c      	bgt.n	800c612 <_strtod_l+0x272>
 800c5d8:	9907      	ldr	r1, [sp, #28]
 800c5da:	230a      	movs	r3, #10
 800c5dc:	fb03 2301 	mla	r3, r3, r1, r2
 800c5e0:	9307      	str	r3, [sp, #28]
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c5e6:	1c51      	adds	r1, r2, #1
 800c5e8:	9117      	str	r1, [sp, #92]	; 0x5c
 800c5ea:	7852      	ldrb	r2, [r2, #1]
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	e7c9      	b.n	800c584 <_strtod_l+0x1e4>
 800c5f0:	4638      	mov	r0, r7
 800c5f2:	e7d2      	b.n	800c59a <_strtod_l+0x1fa>
 800c5f4:	2b08      	cmp	r3, #8
 800c5f6:	dc04      	bgt.n	800c602 <_strtod_l+0x262>
 800c5f8:	9e07      	ldr	r6, [sp, #28]
 800c5fa:	434e      	muls	r6, r1
 800c5fc:	9607      	str	r6, [sp, #28]
 800c5fe:	3301      	adds	r3, #1
 800c600:	e7e2      	b.n	800c5c8 <_strtod_l+0x228>
 800c602:	f103 0c01 	add.w	ip, r3, #1
 800c606:	f1bc 0f10 	cmp.w	ip, #16
 800c60a:	bfd8      	it	le
 800c60c:	fb01 f909 	mulle.w	r9, r1, r9
 800c610:	e7f5      	b.n	800c5fe <_strtod_l+0x25e>
 800c612:	2d10      	cmp	r5, #16
 800c614:	bfdc      	itt	le
 800c616:	230a      	movle	r3, #10
 800c618:	fb03 2909 	mlale	r9, r3, r9, r2
 800c61c:	e7e1      	b.n	800c5e2 <_strtod_l+0x242>
 800c61e:	2300      	movs	r3, #0
 800c620:	9305      	str	r3, [sp, #20]
 800c622:	2301      	movs	r3, #1
 800c624:	e77c      	b.n	800c520 <_strtod_l+0x180>
 800c626:	f04f 0c00 	mov.w	ip, #0
 800c62a:	f108 0202 	add.w	r2, r8, #2
 800c62e:	9217      	str	r2, [sp, #92]	; 0x5c
 800c630:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c634:	e785      	b.n	800c542 <_strtod_l+0x1a2>
 800c636:	f04f 0c01 	mov.w	ip, #1
 800c63a:	e7f6      	b.n	800c62a <_strtod_l+0x28a>
 800c63c:	080232b8 	.word	0x080232b8
 800c640:	08023070 	.word	0x08023070
 800c644:	7ff00000 	.word	0x7ff00000
 800c648:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c64a:	1c51      	adds	r1, r2, #1
 800c64c:	9117      	str	r1, [sp, #92]	; 0x5c
 800c64e:	7852      	ldrb	r2, [r2, #1]
 800c650:	2a30      	cmp	r2, #48	; 0x30
 800c652:	d0f9      	beq.n	800c648 <_strtod_l+0x2a8>
 800c654:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c658:	2908      	cmp	r1, #8
 800c65a:	f63f af79 	bhi.w	800c550 <_strtod_l+0x1b0>
 800c65e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c662:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c664:	9206      	str	r2, [sp, #24]
 800c666:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c668:	1c51      	adds	r1, r2, #1
 800c66a:	9117      	str	r1, [sp, #92]	; 0x5c
 800c66c:	7852      	ldrb	r2, [r2, #1]
 800c66e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c672:	2e09      	cmp	r6, #9
 800c674:	d937      	bls.n	800c6e6 <_strtod_l+0x346>
 800c676:	9e06      	ldr	r6, [sp, #24]
 800c678:	1b89      	subs	r1, r1, r6
 800c67a:	2908      	cmp	r1, #8
 800c67c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c680:	dc02      	bgt.n	800c688 <_strtod_l+0x2e8>
 800c682:	4576      	cmp	r6, lr
 800c684:	bfa8      	it	ge
 800c686:	4676      	movge	r6, lr
 800c688:	f1bc 0f00 	cmp.w	ip, #0
 800c68c:	d000      	beq.n	800c690 <_strtod_l+0x2f0>
 800c68e:	4276      	negs	r6, r6
 800c690:	2d00      	cmp	r5, #0
 800c692:	d14d      	bne.n	800c730 <_strtod_l+0x390>
 800c694:	9904      	ldr	r1, [sp, #16]
 800c696:	4301      	orrs	r1, r0
 800c698:	f47f aec6 	bne.w	800c428 <_strtod_l+0x88>
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	f47f aee1 	bne.w	800c464 <_strtod_l+0xc4>
 800c6a2:	2a69      	cmp	r2, #105	; 0x69
 800c6a4:	d027      	beq.n	800c6f6 <_strtod_l+0x356>
 800c6a6:	dc24      	bgt.n	800c6f2 <_strtod_l+0x352>
 800c6a8:	2a49      	cmp	r2, #73	; 0x49
 800c6aa:	d024      	beq.n	800c6f6 <_strtod_l+0x356>
 800c6ac:	2a4e      	cmp	r2, #78	; 0x4e
 800c6ae:	f47f aed9 	bne.w	800c464 <_strtod_l+0xc4>
 800c6b2:	499f      	ldr	r1, [pc, #636]	; (800c930 <_strtod_l+0x590>)
 800c6b4:	a817      	add	r0, sp, #92	; 0x5c
 800c6b6:	f001 fe5d 	bl	800e374 <__match>
 800c6ba:	2800      	cmp	r0, #0
 800c6bc:	f43f aed2 	beq.w	800c464 <_strtod_l+0xc4>
 800c6c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c6c2:	781b      	ldrb	r3, [r3, #0]
 800c6c4:	2b28      	cmp	r3, #40	; 0x28
 800c6c6:	d12d      	bne.n	800c724 <_strtod_l+0x384>
 800c6c8:	499a      	ldr	r1, [pc, #616]	; (800c934 <_strtod_l+0x594>)
 800c6ca:	aa1a      	add	r2, sp, #104	; 0x68
 800c6cc:	a817      	add	r0, sp, #92	; 0x5c
 800c6ce:	f001 fe65 	bl	800e39c <__hexnan>
 800c6d2:	2805      	cmp	r0, #5
 800c6d4:	d126      	bne.n	800c724 <_strtod_l+0x384>
 800c6d6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c6d8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c6dc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c6e0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c6e4:	e6a0      	b.n	800c428 <_strtod_l+0x88>
 800c6e6:	210a      	movs	r1, #10
 800c6e8:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c6ec:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c6f0:	e7b9      	b.n	800c666 <_strtod_l+0x2c6>
 800c6f2:	2a6e      	cmp	r2, #110	; 0x6e
 800c6f4:	e7db      	b.n	800c6ae <_strtod_l+0x30e>
 800c6f6:	4990      	ldr	r1, [pc, #576]	; (800c938 <_strtod_l+0x598>)
 800c6f8:	a817      	add	r0, sp, #92	; 0x5c
 800c6fa:	f001 fe3b 	bl	800e374 <__match>
 800c6fe:	2800      	cmp	r0, #0
 800c700:	f43f aeb0 	beq.w	800c464 <_strtod_l+0xc4>
 800c704:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c706:	498d      	ldr	r1, [pc, #564]	; (800c93c <_strtod_l+0x59c>)
 800c708:	3b01      	subs	r3, #1
 800c70a:	a817      	add	r0, sp, #92	; 0x5c
 800c70c:	9317      	str	r3, [sp, #92]	; 0x5c
 800c70e:	f001 fe31 	bl	800e374 <__match>
 800c712:	b910      	cbnz	r0, 800c71a <_strtod_l+0x37a>
 800c714:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c716:	3301      	adds	r3, #1
 800c718:	9317      	str	r3, [sp, #92]	; 0x5c
 800c71a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c94c <_strtod_l+0x5ac>
 800c71e:	f04f 0a00 	mov.w	sl, #0
 800c722:	e681      	b.n	800c428 <_strtod_l+0x88>
 800c724:	4886      	ldr	r0, [pc, #536]	; (800c940 <_strtod_l+0x5a0>)
 800c726:	f002 fe17 	bl	800f358 <nan>
 800c72a:	ec5b ab10 	vmov	sl, fp, d0
 800c72e:	e67b      	b.n	800c428 <_strtod_l+0x88>
 800c730:	9b05      	ldr	r3, [sp, #20]
 800c732:	9807      	ldr	r0, [sp, #28]
 800c734:	1af3      	subs	r3, r6, r3
 800c736:	2f00      	cmp	r7, #0
 800c738:	bf08      	it	eq
 800c73a:	462f      	moveq	r7, r5
 800c73c:	2d10      	cmp	r5, #16
 800c73e:	9306      	str	r3, [sp, #24]
 800c740:	46a8      	mov	r8, r5
 800c742:	bfa8      	it	ge
 800c744:	f04f 0810 	movge.w	r8, #16
 800c748:	f7f3 fedc 	bl	8000504 <__aeabi_ui2d>
 800c74c:	2d09      	cmp	r5, #9
 800c74e:	4682      	mov	sl, r0
 800c750:	468b      	mov	fp, r1
 800c752:	dd13      	ble.n	800c77c <_strtod_l+0x3dc>
 800c754:	4b7b      	ldr	r3, [pc, #492]	; (800c944 <_strtod_l+0x5a4>)
 800c756:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c75a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c75e:	f7f3 ff4b 	bl	80005f8 <__aeabi_dmul>
 800c762:	4682      	mov	sl, r0
 800c764:	4648      	mov	r0, r9
 800c766:	468b      	mov	fp, r1
 800c768:	f7f3 fecc 	bl	8000504 <__aeabi_ui2d>
 800c76c:	4602      	mov	r2, r0
 800c76e:	460b      	mov	r3, r1
 800c770:	4650      	mov	r0, sl
 800c772:	4659      	mov	r1, fp
 800c774:	f7f3 fd8a 	bl	800028c <__adddf3>
 800c778:	4682      	mov	sl, r0
 800c77a:	468b      	mov	fp, r1
 800c77c:	2d0f      	cmp	r5, #15
 800c77e:	dc38      	bgt.n	800c7f2 <_strtod_l+0x452>
 800c780:	9b06      	ldr	r3, [sp, #24]
 800c782:	2b00      	cmp	r3, #0
 800c784:	f43f ae50 	beq.w	800c428 <_strtod_l+0x88>
 800c788:	dd24      	ble.n	800c7d4 <_strtod_l+0x434>
 800c78a:	2b16      	cmp	r3, #22
 800c78c:	dc0b      	bgt.n	800c7a6 <_strtod_l+0x406>
 800c78e:	496d      	ldr	r1, [pc, #436]	; (800c944 <_strtod_l+0x5a4>)
 800c790:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c794:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c798:	4652      	mov	r2, sl
 800c79a:	465b      	mov	r3, fp
 800c79c:	f7f3 ff2c 	bl	80005f8 <__aeabi_dmul>
 800c7a0:	4682      	mov	sl, r0
 800c7a2:	468b      	mov	fp, r1
 800c7a4:	e640      	b.n	800c428 <_strtod_l+0x88>
 800c7a6:	9a06      	ldr	r2, [sp, #24]
 800c7a8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c7ac:	4293      	cmp	r3, r2
 800c7ae:	db20      	blt.n	800c7f2 <_strtod_l+0x452>
 800c7b0:	4c64      	ldr	r4, [pc, #400]	; (800c944 <_strtod_l+0x5a4>)
 800c7b2:	f1c5 050f 	rsb	r5, r5, #15
 800c7b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c7ba:	4652      	mov	r2, sl
 800c7bc:	465b      	mov	r3, fp
 800c7be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7c2:	f7f3 ff19 	bl	80005f8 <__aeabi_dmul>
 800c7c6:	9b06      	ldr	r3, [sp, #24]
 800c7c8:	1b5d      	subs	r5, r3, r5
 800c7ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c7ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c7d2:	e7e3      	b.n	800c79c <_strtod_l+0x3fc>
 800c7d4:	9b06      	ldr	r3, [sp, #24]
 800c7d6:	3316      	adds	r3, #22
 800c7d8:	db0b      	blt.n	800c7f2 <_strtod_l+0x452>
 800c7da:	9b05      	ldr	r3, [sp, #20]
 800c7dc:	1b9e      	subs	r6, r3, r6
 800c7de:	4b59      	ldr	r3, [pc, #356]	; (800c944 <_strtod_l+0x5a4>)
 800c7e0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c7e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c7e8:	4650      	mov	r0, sl
 800c7ea:	4659      	mov	r1, fp
 800c7ec:	f7f4 f82e 	bl	800084c <__aeabi_ddiv>
 800c7f0:	e7d6      	b.n	800c7a0 <_strtod_l+0x400>
 800c7f2:	9b06      	ldr	r3, [sp, #24]
 800c7f4:	eba5 0808 	sub.w	r8, r5, r8
 800c7f8:	4498      	add	r8, r3
 800c7fa:	f1b8 0f00 	cmp.w	r8, #0
 800c7fe:	dd74      	ble.n	800c8ea <_strtod_l+0x54a>
 800c800:	f018 030f 	ands.w	r3, r8, #15
 800c804:	d00a      	beq.n	800c81c <_strtod_l+0x47c>
 800c806:	494f      	ldr	r1, [pc, #316]	; (800c944 <_strtod_l+0x5a4>)
 800c808:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c80c:	4652      	mov	r2, sl
 800c80e:	465b      	mov	r3, fp
 800c810:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c814:	f7f3 fef0 	bl	80005f8 <__aeabi_dmul>
 800c818:	4682      	mov	sl, r0
 800c81a:	468b      	mov	fp, r1
 800c81c:	f038 080f 	bics.w	r8, r8, #15
 800c820:	d04f      	beq.n	800c8c2 <_strtod_l+0x522>
 800c822:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c826:	dd22      	ble.n	800c86e <_strtod_l+0x4ce>
 800c828:	2500      	movs	r5, #0
 800c82a:	462e      	mov	r6, r5
 800c82c:	9507      	str	r5, [sp, #28]
 800c82e:	9505      	str	r5, [sp, #20]
 800c830:	2322      	movs	r3, #34	; 0x22
 800c832:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c94c <_strtod_l+0x5ac>
 800c836:	6023      	str	r3, [r4, #0]
 800c838:	f04f 0a00 	mov.w	sl, #0
 800c83c:	9b07      	ldr	r3, [sp, #28]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	f43f adf2 	beq.w	800c428 <_strtod_l+0x88>
 800c844:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c846:	4620      	mov	r0, r4
 800c848:	f001 feb0 	bl	800e5ac <_Bfree>
 800c84c:	9905      	ldr	r1, [sp, #20]
 800c84e:	4620      	mov	r0, r4
 800c850:	f001 feac 	bl	800e5ac <_Bfree>
 800c854:	4631      	mov	r1, r6
 800c856:	4620      	mov	r0, r4
 800c858:	f001 fea8 	bl	800e5ac <_Bfree>
 800c85c:	9907      	ldr	r1, [sp, #28]
 800c85e:	4620      	mov	r0, r4
 800c860:	f001 fea4 	bl	800e5ac <_Bfree>
 800c864:	4629      	mov	r1, r5
 800c866:	4620      	mov	r0, r4
 800c868:	f001 fea0 	bl	800e5ac <_Bfree>
 800c86c:	e5dc      	b.n	800c428 <_strtod_l+0x88>
 800c86e:	4b36      	ldr	r3, [pc, #216]	; (800c948 <_strtod_l+0x5a8>)
 800c870:	9304      	str	r3, [sp, #16]
 800c872:	2300      	movs	r3, #0
 800c874:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c878:	4650      	mov	r0, sl
 800c87a:	4659      	mov	r1, fp
 800c87c:	4699      	mov	r9, r3
 800c87e:	f1b8 0f01 	cmp.w	r8, #1
 800c882:	dc21      	bgt.n	800c8c8 <_strtod_l+0x528>
 800c884:	b10b      	cbz	r3, 800c88a <_strtod_l+0x4ea>
 800c886:	4682      	mov	sl, r0
 800c888:	468b      	mov	fp, r1
 800c88a:	4b2f      	ldr	r3, [pc, #188]	; (800c948 <_strtod_l+0x5a8>)
 800c88c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c890:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c894:	4652      	mov	r2, sl
 800c896:	465b      	mov	r3, fp
 800c898:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c89c:	f7f3 feac 	bl	80005f8 <__aeabi_dmul>
 800c8a0:	4b2a      	ldr	r3, [pc, #168]	; (800c94c <_strtod_l+0x5ac>)
 800c8a2:	460a      	mov	r2, r1
 800c8a4:	400b      	ands	r3, r1
 800c8a6:	492a      	ldr	r1, [pc, #168]	; (800c950 <_strtod_l+0x5b0>)
 800c8a8:	428b      	cmp	r3, r1
 800c8aa:	4682      	mov	sl, r0
 800c8ac:	d8bc      	bhi.n	800c828 <_strtod_l+0x488>
 800c8ae:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c8b2:	428b      	cmp	r3, r1
 800c8b4:	bf86      	itte	hi
 800c8b6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c954 <_strtod_l+0x5b4>
 800c8ba:	f04f 3aff 	movhi.w	sl, #4294967295
 800c8be:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	9304      	str	r3, [sp, #16]
 800c8c6:	e084      	b.n	800c9d2 <_strtod_l+0x632>
 800c8c8:	f018 0f01 	tst.w	r8, #1
 800c8cc:	d005      	beq.n	800c8da <_strtod_l+0x53a>
 800c8ce:	9b04      	ldr	r3, [sp, #16]
 800c8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d4:	f7f3 fe90 	bl	80005f8 <__aeabi_dmul>
 800c8d8:	2301      	movs	r3, #1
 800c8da:	9a04      	ldr	r2, [sp, #16]
 800c8dc:	3208      	adds	r2, #8
 800c8de:	f109 0901 	add.w	r9, r9, #1
 800c8e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c8e6:	9204      	str	r2, [sp, #16]
 800c8e8:	e7c9      	b.n	800c87e <_strtod_l+0x4de>
 800c8ea:	d0ea      	beq.n	800c8c2 <_strtod_l+0x522>
 800c8ec:	f1c8 0800 	rsb	r8, r8, #0
 800c8f0:	f018 020f 	ands.w	r2, r8, #15
 800c8f4:	d00a      	beq.n	800c90c <_strtod_l+0x56c>
 800c8f6:	4b13      	ldr	r3, [pc, #76]	; (800c944 <_strtod_l+0x5a4>)
 800c8f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c8fc:	4650      	mov	r0, sl
 800c8fe:	4659      	mov	r1, fp
 800c900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c904:	f7f3 ffa2 	bl	800084c <__aeabi_ddiv>
 800c908:	4682      	mov	sl, r0
 800c90a:	468b      	mov	fp, r1
 800c90c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c910:	d0d7      	beq.n	800c8c2 <_strtod_l+0x522>
 800c912:	f1b8 0f1f 	cmp.w	r8, #31
 800c916:	dd1f      	ble.n	800c958 <_strtod_l+0x5b8>
 800c918:	2500      	movs	r5, #0
 800c91a:	462e      	mov	r6, r5
 800c91c:	9507      	str	r5, [sp, #28]
 800c91e:	9505      	str	r5, [sp, #20]
 800c920:	2322      	movs	r3, #34	; 0x22
 800c922:	f04f 0a00 	mov.w	sl, #0
 800c926:	f04f 0b00 	mov.w	fp, #0
 800c92a:	6023      	str	r3, [r4, #0]
 800c92c:	e786      	b.n	800c83c <_strtod_l+0x49c>
 800c92e:	bf00      	nop
 800c930:	08023041 	.word	0x08023041
 800c934:	08023084 	.word	0x08023084
 800c938:	08023039 	.word	0x08023039
 800c93c:	080231c4 	.word	0x080231c4
 800c940:	08023470 	.word	0x08023470
 800c944:	08023350 	.word	0x08023350
 800c948:	08023328 	.word	0x08023328
 800c94c:	7ff00000 	.word	0x7ff00000
 800c950:	7ca00000 	.word	0x7ca00000
 800c954:	7fefffff 	.word	0x7fefffff
 800c958:	f018 0310 	ands.w	r3, r8, #16
 800c95c:	bf18      	it	ne
 800c95e:	236a      	movne	r3, #106	; 0x6a
 800c960:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800cd10 <_strtod_l+0x970>
 800c964:	9304      	str	r3, [sp, #16]
 800c966:	4650      	mov	r0, sl
 800c968:	4659      	mov	r1, fp
 800c96a:	2300      	movs	r3, #0
 800c96c:	f018 0f01 	tst.w	r8, #1
 800c970:	d004      	beq.n	800c97c <_strtod_l+0x5dc>
 800c972:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c976:	f7f3 fe3f 	bl	80005f8 <__aeabi_dmul>
 800c97a:	2301      	movs	r3, #1
 800c97c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c980:	f109 0908 	add.w	r9, r9, #8
 800c984:	d1f2      	bne.n	800c96c <_strtod_l+0x5cc>
 800c986:	b10b      	cbz	r3, 800c98c <_strtod_l+0x5ec>
 800c988:	4682      	mov	sl, r0
 800c98a:	468b      	mov	fp, r1
 800c98c:	9b04      	ldr	r3, [sp, #16]
 800c98e:	b1c3      	cbz	r3, 800c9c2 <_strtod_l+0x622>
 800c990:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c994:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c998:	2b00      	cmp	r3, #0
 800c99a:	4659      	mov	r1, fp
 800c99c:	dd11      	ble.n	800c9c2 <_strtod_l+0x622>
 800c99e:	2b1f      	cmp	r3, #31
 800c9a0:	f340 8124 	ble.w	800cbec <_strtod_l+0x84c>
 800c9a4:	2b34      	cmp	r3, #52	; 0x34
 800c9a6:	bfde      	ittt	le
 800c9a8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c9ac:	f04f 33ff 	movle.w	r3, #4294967295
 800c9b0:	fa03 f202 	lslle.w	r2, r3, r2
 800c9b4:	f04f 0a00 	mov.w	sl, #0
 800c9b8:	bfcc      	ite	gt
 800c9ba:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c9be:	ea02 0b01 	andle.w	fp, r2, r1
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	4650      	mov	r0, sl
 800c9c8:	4659      	mov	r1, fp
 800c9ca:	f7f4 f87d 	bl	8000ac8 <__aeabi_dcmpeq>
 800c9ce:	2800      	cmp	r0, #0
 800c9d0:	d1a2      	bne.n	800c918 <_strtod_l+0x578>
 800c9d2:	9b07      	ldr	r3, [sp, #28]
 800c9d4:	9300      	str	r3, [sp, #0]
 800c9d6:	9908      	ldr	r1, [sp, #32]
 800c9d8:	462b      	mov	r3, r5
 800c9da:	463a      	mov	r2, r7
 800c9dc:	4620      	mov	r0, r4
 800c9de:	f001 fe4d 	bl	800e67c <__s2b>
 800c9e2:	9007      	str	r0, [sp, #28]
 800c9e4:	2800      	cmp	r0, #0
 800c9e6:	f43f af1f 	beq.w	800c828 <_strtod_l+0x488>
 800c9ea:	9b05      	ldr	r3, [sp, #20]
 800c9ec:	1b9e      	subs	r6, r3, r6
 800c9ee:	9b06      	ldr	r3, [sp, #24]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	bfb4      	ite	lt
 800c9f4:	4633      	movlt	r3, r6
 800c9f6:	2300      	movge	r3, #0
 800c9f8:	930c      	str	r3, [sp, #48]	; 0x30
 800c9fa:	9b06      	ldr	r3, [sp, #24]
 800c9fc:	2500      	movs	r5, #0
 800c9fe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ca02:	9312      	str	r3, [sp, #72]	; 0x48
 800ca04:	462e      	mov	r6, r5
 800ca06:	9b07      	ldr	r3, [sp, #28]
 800ca08:	4620      	mov	r0, r4
 800ca0a:	6859      	ldr	r1, [r3, #4]
 800ca0c:	f001 fd8e 	bl	800e52c <_Balloc>
 800ca10:	9005      	str	r0, [sp, #20]
 800ca12:	2800      	cmp	r0, #0
 800ca14:	f43f af0c 	beq.w	800c830 <_strtod_l+0x490>
 800ca18:	9b07      	ldr	r3, [sp, #28]
 800ca1a:	691a      	ldr	r2, [r3, #16]
 800ca1c:	3202      	adds	r2, #2
 800ca1e:	f103 010c 	add.w	r1, r3, #12
 800ca22:	0092      	lsls	r2, r2, #2
 800ca24:	300c      	adds	r0, #12
 800ca26:	f001 fd73 	bl	800e510 <memcpy>
 800ca2a:	ec4b ab10 	vmov	d0, sl, fp
 800ca2e:	aa1a      	add	r2, sp, #104	; 0x68
 800ca30:	a919      	add	r1, sp, #100	; 0x64
 800ca32:	4620      	mov	r0, r4
 800ca34:	f002 f968 	bl	800ed08 <__d2b>
 800ca38:	ec4b ab18 	vmov	d8, sl, fp
 800ca3c:	9018      	str	r0, [sp, #96]	; 0x60
 800ca3e:	2800      	cmp	r0, #0
 800ca40:	f43f aef6 	beq.w	800c830 <_strtod_l+0x490>
 800ca44:	2101      	movs	r1, #1
 800ca46:	4620      	mov	r0, r4
 800ca48:	f001 feb2 	bl	800e7b0 <__i2b>
 800ca4c:	4606      	mov	r6, r0
 800ca4e:	2800      	cmp	r0, #0
 800ca50:	f43f aeee 	beq.w	800c830 <_strtod_l+0x490>
 800ca54:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ca56:	9904      	ldr	r1, [sp, #16]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	bfab      	itete	ge
 800ca5c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800ca5e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800ca60:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800ca62:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800ca66:	bfac      	ite	ge
 800ca68:	eb03 0902 	addge.w	r9, r3, r2
 800ca6c:	1ad7      	sublt	r7, r2, r3
 800ca6e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ca70:	eba3 0801 	sub.w	r8, r3, r1
 800ca74:	4490      	add	r8, r2
 800ca76:	4ba1      	ldr	r3, [pc, #644]	; (800ccfc <_strtod_l+0x95c>)
 800ca78:	f108 38ff 	add.w	r8, r8, #4294967295
 800ca7c:	4598      	cmp	r8, r3
 800ca7e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ca82:	f280 80c7 	bge.w	800cc14 <_strtod_l+0x874>
 800ca86:	eba3 0308 	sub.w	r3, r3, r8
 800ca8a:	2b1f      	cmp	r3, #31
 800ca8c:	eba2 0203 	sub.w	r2, r2, r3
 800ca90:	f04f 0101 	mov.w	r1, #1
 800ca94:	f300 80b1 	bgt.w	800cbfa <_strtod_l+0x85a>
 800ca98:	fa01 f303 	lsl.w	r3, r1, r3
 800ca9c:	930d      	str	r3, [sp, #52]	; 0x34
 800ca9e:	2300      	movs	r3, #0
 800caa0:	9308      	str	r3, [sp, #32]
 800caa2:	eb09 0802 	add.w	r8, r9, r2
 800caa6:	9b04      	ldr	r3, [sp, #16]
 800caa8:	45c1      	cmp	r9, r8
 800caaa:	4417      	add	r7, r2
 800caac:	441f      	add	r7, r3
 800caae:	464b      	mov	r3, r9
 800cab0:	bfa8      	it	ge
 800cab2:	4643      	movge	r3, r8
 800cab4:	42bb      	cmp	r3, r7
 800cab6:	bfa8      	it	ge
 800cab8:	463b      	movge	r3, r7
 800caba:	2b00      	cmp	r3, #0
 800cabc:	bfc2      	ittt	gt
 800cabe:	eba8 0803 	subgt.w	r8, r8, r3
 800cac2:	1aff      	subgt	r7, r7, r3
 800cac4:	eba9 0903 	subgt.w	r9, r9, r3
 800cac8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800caca:	2b00      	cmp	r3, #0
 800cacc:	dd17      	ble.n	800cafe <_strtod_l+0x75e>
 800cace:	4631      	mov	r1, r6
 800cad0:	461a      	mov	r2, r3
 800cad2:	4620      	mov	r0, r4
 800cad4:	f001 ff2c 	bl	800e930 <__pow5mult>
 800cad8:	4606      	mov	r6, r0
 800cada:	2800      	cmp	r0, #0
 800cadc:	f43f aea8 	beq.w	800c830 <_strtod_l+0x490>
 800cae0:	4601      	mov	r1, r0
 800cae2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cae4:	4620      	mov	r0, r4
 800cae6:	f001 fe79 	bl	800e7dc <__multiply>
 800caea:	900b      	str	r0, [sp, #44]	; 0x2c
 800caec:	2800      	cmp	r0, #0
 800caee:	f43f ae9f 	beq.w	800c830 <_strtod_l+0x490>
 800caf2:	9918      	ldr	r1, [sp, #96]	; 0x60
 800caf4:	4620      	mov	r0, r4
 800caf6:	f001 fd59 	bl	800e5ac <_Bfree>
 800cafa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cafc:	9318      	str	r3, [sp, #96]	; 0x60
 800cafe:	f1b8 0f00 	cmp.w	r8, #0
 800cb02:	f300 808c 	bgt.w	800cc1e <_strtod_l+0x87e>
 800cb06:	9b06      	ldr	r3, [sp, #24]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	dd08      	ble.n	800cb1e <_strtod_l+0x77e>
 800cb0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cb0e:	9905      	ldr	r1, [sp, #20]
 800cb10:	4620      	mov	r0, r4
 800cb12:	f001 ff0d 	bl	800e930 <__pow5mult>
 800cb16:	9005      	str	r0, [sp, #20]
 800cb18:	2800      	cmp	r0, #0
 800cb1a:	f43f ae89 	beq.w	800c830 <_strtod_l+0x490>
 800cb1e:	2f00      	cmp	r7, #0
 800cb20:	dd08      	ble.n	800cb34 <_strtod_l+0x794>
 800cb22:	9905      	ldr	r1, [sp, #20]
 800cb24:	463a      	mov	r2, r7
 800cb26:	4620      	mov	r0, r4
 800cb28:	f001 ff5c 	bl	800e9e4 <__lshift>
 800cb2c:	9005      	str	r0, [sp, #20]
 800cb2e:	2800      	cmp	r0, #0
 800cb30:	f43f ae7e 	beq.w	800c830 <_strtod_l+0x490>
 800cb34:	f1b9 0f00 	cmp.w	r9, #0
 800cb38:	dd08      	ble.n	800cb4c <_strtod_l+0x7ac>
 800cb3a:	4631      	mov	r1, r6
 800cb3c:	464a      	mov	r2, r9
 800cb3e:	4620      	mov	r0, r4
 800cb40:	f001 ff50 	bl	800e9e4 <__lshift>
 800cb44:	4606      	mov	r6, r0
 800cb46:	2800      	cmp	r0, #0
 800cb48:	f43f ae72 	beq.w	800c830 <_strtod_l+0x490>
 800cb4c:	9a05      	ldr	r2, [sp, #20]
 800cb4e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cb50:	4620      	mov	r0, r4
 800cb52:	f001 ffd3 	bl	800eafc <__mdiff>
 800cb56:	4605      	mov	r5, r0
 800cb58:	2800      	cmp	r0, #0
 800cb5a:	f43f ae69 	beq.w	800c830 <_strtod_l+0x490>
 800cb5e:	68c3      	ldr	r3, [r0, #12]
 800cb60:	930b      	str	r3, [sp, #44]	; 0x2c
 800cb62:	2300      	movs	r3, #0
 800cb64:	60c3      	str	r3, [r0, #12]
 800cb66:	4631      	mov	r1, r6
 800cb68:	f001 ffac 	bl	800eac4 <__mcmp>
 800cb6c:	2800      	cmp	r0, #0
 800cb6e:	da60      	bge.n	800cc32 <_strtod_l+0x892>
 800cb70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb72:	ea53 030a 	orrs.w	r3, r3, sl
 800cb76:	f040 8082 	bne.w	800cc7e <_strtod_l+0x8de>
 800cb7a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d17d      	bne.n	800cc7e <_strtod_l+0x8de>
 800cb82:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cb86:	0d1b      	lsrs	r3, r3, #20
 800cb88:	051b      	lsls	r3, r3, #20
 800cb8a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800cb8e:	d976      	bls.n	800cc7e <_strtod_l+0x8de>
 800cb90:	696b      	ldr	r3, [r5, #20]
 800cb92:	b913      	cbnz	r3, 800cb9a <_strtod_l+0x7fa>
 800cb94:	692b      	ldr	r3, [r5, #16]
 800cb96:	2b01      	cmp	r3, #1
 800cb98:	dd71      	ble.n	800cc7e <_strtod_l+0x8de>
 800cb9a:	4629      	mov	r1, r5
 800cb9c:	2201      	movs	r2, #1
 800cb9e:	4620      	mov	r0, r4
 800cba0:	f001 ff20 	bl	800e9e4 <__lshift>
 800cba4:	4631      	mov	r1, r6
 800cba6:	4605      	mov	r5, r0
 800cba8:	f001 ff8c 	bl	800eac4 <__mcmp>
 800cbac:	2800      	cmp	r0, #0
 800cbae:	dd66      	ble.n	800cc7e <_strtod_l+0x8de>
 800cbb0:	9904      	ldr	r1, [sp, #16]
 800cbb2:	4a53      	ldr	r2, [pc, #332]	; (800cd00 <_strtod_l+0x960>)
 800cbb4:	465b      	mov	r3, fp
 800cbb6:	2900      	cmp	r1, #0
 800cbb8:	f000 8081 	beq.w	800ccbe <_strtod_l+0x91e>
 800cbbc:	ea02 010b 	and.w	r1, r2, fp
 800cbc0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800cbc4:	dc7b      	bgt.n	800ccbe <_strtod_l+0x91e>
 800cbc6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800cbca:	f77f aea9 	ble.w	800c920 <_strtod_l+0x580>
 800cbce:	4b4d      	ldr	r3, [pc, #308]	; (800cd04 <_strtod_l+0x964>)
 800cbd0:	4650      	mov	r0, sl
 800cbd2:	4659      	mov	r1, fp
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	f7f3 fd0f 	bl	80005f8 <__aeabi_dmul>
 800cbda:	460b      	mov	r3, r1
 800cbdc:	4303      	orrs	r3, r0
 800cbde:	bf08      	it	eq
 800cbe0:	2322      	moveq	r3, #34	; 0x22
 800cbe2:	4682      	mov	sl, r0
 800cbe4:	468b      	mov	fp, r1
 800cbe6:	bf08      	it	eq
 800cbe8:	6023      	streq	r3, [r4, #0]
 800cbea:	e62b      	b.n	800c844 <_strtod_l+0x4a4>
 800cbec:	f04f 32ff 	mov.w	r2, #4294967295
 800cbf0:	fa02 f303 	lsl.w	r3, r2, r3
 800cbf4:	ea03 0a0a 	and.w	sl, r3, sl
 800cbf8:	e6e3      	b.n	800c9c2 <_strtod_l+0x622>
 800cbfa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800cbfe:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800cc02:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800cc06:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800cc0a:	fa01 f308 	lsl.w	r3, r1, r8
 800cc0e:	9308      	str	r3, [sp, #32]
 800cc10:	910d      	str	r1, [sp, #52]	; 0x34
 800cc12:	e746      	b.n	800caa2 <_strtod_l+0x702>
 800cc14:	2300      	movs	r3, #0
 800cc16:	9308      	str	r3, [sp, #32]
 800cc18:	2301      	movs	r3, #1
 800cc1a:	930d      	str	r3, [sp, #52]	; 0x34
 800cc1c:	e741      	b.n	800caa2 <_strtod_l+0x702>
 800cc1e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cc20:	4642      	mov	r2, r8
 800cc22:	4620      	mov	r0, r4
 800cc24:	f001 fede 	bl	800e9e4 <__lshift>
 800cc28:	9018      	str	r0, [sp, #96]	; 0x60
 800cc2a:	2800      	cmp	r0, #0
 800cc2c:	f47f af6b 	bne.w	800cb06 <_strtod_l+0x766>
 800cc30:	e5fe      	b.n	800c830 <_strtod_l+0x490>
 800cc32:	465f      	mov	r7, fp
 800cc34:	d16e      	bne.n	800cd14 <_strtod_l+0x974>
 800cc36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cc38:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cc3c:	b342      	cbz	r2, 800cc90 <_strtod_l+0x8f0>
 800cc3e:	4a32      	ldr	r2, [pc, #200]	; (800cd08 <_strtod_l+0x968>)
 800cc40:	4293      	cmp	r3, r2
 800cc42:	d128      	bne.n	800cc96 <_strtod_l+0x8f6>
 800cc44:	9b04      	ldr	r3, [sp, #16]
 800cc46:	4651      	mov	r1, sl
 800cc48:	b1eb      	cbz	r3, 800cc86 <_strtod_l+0x8e6>
 800cc4a:	4b2d      	ldr	r3, [pc, #180]	; (800cd00 <_strtod_l+0x960>)
 800cc4c:	403b      	ands	r3, r7
 800cc4e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cc52:	f04f 32ff 	mov.w	r2, #4294967295
 800cc56:	d819      	bhi.n	800cc8c <_strtod_l+0x8ec>
 800cc58:	0d1b      	lsrs	r3, r3, #20
 800cc5a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cc5e:	fa02 f303 	lsl.w	r3, r2, r3
 800cc62:	4299      	cmp	r1, r3
 800cc64:	d117      	bne.n	800cc96 <_strtod_l+0x8f6>
 800cc66:	4b29      	ldr	r3, [pc, #164]	; (800cd0c <_strtod_l+0x96c>)
 800cc68:	429f      	cmp	r7, r3
 800cc6a:	d102      	bne.n	800cc72 <_strtod_l+0x8d2>
 800cc6c:	3101      	adds	r1, #1
 800cc6e:	f43f addf 	beq.w	800c830 <_strtod_l+0x490>
 800cc72:	4b23      	ldr	r3, [pc, #140]	; (800cd00 <_strtod_l+0x960>)
 800cc74:	403b      	ands	r3, r7
 800cc76:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800cc7a:	f04f 0a00 	mov.w	sl, #0
 800cc7e:	9b04      	ldr	r3, [sp, #16]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d1a4      	bne.n	800cbce <_strtod_l+0x82e>
 800cc84:	e5de      	b.n	800c844 <_strtod_l+0x4a4>
 800cc86:	f04f 33ff 	mov.w	r3, #4294967295
 800cc8a:	e7ea      	b.n	800cc62 <_strtod_l+0x8c2>
 800cc8c:	4613      	mov	r3, r2
 800cc8e:	e7e8      	b.n	800cc62 <_strtod_l+0x8c2>
 800cc90:	ea53 030a 	orrs.w	r3, r3, sl
 800cc94:	d08c      	beq.n	800cbb0 <_strtod_l+0x810>
 800cc96:	9b08      	ldr	r3, [sp, #32]
 800cc98:	b1db      	cbz	r3, 800ccd2 <_strtod_l+0x932>
 800cc9a:	423b      	tst	r3, r7
 800cc9c:	d0ef      	beq.n	800cc7e <_strtod_l+0x8de>
 800cc9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cca0:	9a04      	ldr	r2, [sp, #16]
 800cca2:	4650      	mov	r0, sl
 800cca4:	4659      	mov	r1, fp
 800cca6:	b1c3      	cbz	r3, 800ccda <_strtod_l+0x93a>
 800cca8:	f7ff fb5c 	bl	800c364 <sulp>
 800ccac:	4602      	mov	r2, r0
 800ccae:	460b      	mov	r3, r1
 800ccb0:	ec51 0b18 	vmov	r0, r1, d8
 800ccb4:	f7f3 faea 	bl	800028c <__adddf3>
 800ccb8:	4682      	mov	sl, r0
 800ccba:	468b      	mov	fp, r1
 800ccbc:	e7df      	b.n	800cc7e <_strtod_l+0x8de>
 800ccbe:	4013      	ands	r3, r2
 800ccc0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ccc4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ccc8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cccc:	f04f 3aff 	mov.w	sl, #4294967295
 800ccd0:	e7d5      	b.n	800cc7e <_strtod_l+0x8de>
 800ccd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ccd4:	ea13 0f0a 	tst.w	r3, sl
 800ccd8:	e7e0      	b.n	800cc9c <_strtod_l+0x8fc>
 800ccda:	f7ff fb43 	bl	800c364 <sulp>
 800ccde:	4602      	mov	r2, r0
 800cce0:	460b      	mov	r3, r1
 800cce2:	ec51 0b18 	vmov	r0, r1, d8
 800cce6:	f7f3 facf 	bl	8000288 <__aeabi_dsub>
 800ccea:	2200      	movs	r2, #0
 800ccec:	2300      	movs	r3, #0
 800ccee:	4682      	mov	sl, r0
 800ccf0:	468b      	mov	fp, r1
 800ccf2:	f7f3 fee9 	bl	8000ac8 <__aeabi_dcmpeq>
 800ccf6:	2800      	cmp	r0, #0
 800ccf8:	d0c1      	beq.n	800cc7e <_strtod_l+0x8de>
 800ccfa:	e611      	b.n	800c920 <_strtod_l+0x580>
 800ccfc:	fffffc02 	.word	0xfffffc02
 800cd00:	7ff00000 	.word	0x7ff00000
 800cd04:	39500000 	.word	0x39500000
 800cd08:	000fffff 	.word	0x000fffff
 800cd0c:	7fefffff 	.word	0x7fefffff
 800cd10:	08023098 	.word	0x08023098
 800cd14:	4631      	mov	r1, r6
 800cd16:	4628      	mov	r0, r5
 800cd18:	f002 f852 	bl	800edc0 <__ratio>
 800cd1c:	ec59 8b10 	vmov	r8, r9, d0
 800cd20:	ee10 0a10 	vmov	r0, s0
 800cd24:	2200      	movs	r2, #0
 800cd26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cd2a:	4649      	mov	r1, r9
 800cd2c:	f7f3 fee0 	bl	8000af0 <__aeabi_dcmple>
 800cd30:	2800      	cmp	r0, #0
 800cd32:	d07a      	beq.n	800ce2a <_strtod_l+0xa8a>
 800cd34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d04a      	beq.n	800cdd0 <_strtod_l+0xa30>
 800cd3a:	4b95      	ldr	r3, [pc, #596]	; (800cf90 <_strtod_l+0xbf0>)
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cd42:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800cf90 <_strtod_l+0xbf0>
 800cd46:	f04f 0800 	mov.w	r8, #0
 800cd4a:	4b92      	ldr	r3, [pc, #584]	; (800cf94 <_strtod_l+0xbf4>)
 800cd4c:	403b      	ands	r3, r7
 800cd4e:	930d      	str	r3, [sp, #52]	; 0x34
 800cd50:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cd52:	4b91      	ldr	r3, [pc, #580]	; (800cf98 <_strtod_l+0xbf8>)
 800cd54:	429a      	cmp	r2, r3
 800cd56:	f040 80b0 	bne.w	800ceba <_strtod_l+0xb1a>
 800cd5a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cd5e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800cd62:	ec4b ab10 	vmov	d0, sl, fp
 800cd66:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cd6a:	f001 ff51 	bl	800ec10 <__ulp>
 800cd6e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cd72:	ec53 2b10 	vmov	r2, r3, d0
 800cd76:	f7f3 fc3f 	bl	80005f8 <__aeabi_dmul>
 800cd7a:	4652      	mov	r2, sl
 800cd7c:	465b      	mov	r3, fp
 800cd7e:	f7f3 fa85 	bl	800028c <__adddf3>
 800cd82:	460b      	mov	r3, r1
 800cd84:	4983      	ldr	r1, [pc, #524]	; (800cf94 <_strtod_l+0xbf4>)
 800cd86:	4a85      	ldr	r2, [pc, #532]	; (800cf9c <_strtod_l+0xbfc>)
 800cd88:	4019      	ands	r1, r3
 800cd8a:	4291      	cmp	r1, r2
 800cd8c:	4682      	mov	sl, r0
 800cd8e:	d960      	bls.n	800ce52 <_strtod_l+0xab2>
 800cd90:	ee18 3a90 	vmov	r3, s17
 800cd94:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800cd98:	4293      	cmp	r3, r2
 800cd9a:	d104      	bne.n	800cda6 <_strtod_l+0xa06>
 800cd9c:	ee18 3a10 	vmov	r3, s16
 800cda0:	3301      	adds	r3, #1
 800cda2:	f43f ad45 	beq.w	800c830 <_strtod_l+0x490>
 800cda6:	f8df b200 	ldr.w	fp, [pc, #512]	; 800cfa8 <_strtod_l+0xc08>
 800cdaa:	f04f 3aff 	mov.w	sl, #4294967295
 800cdae:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cdb0:	4620      	mov	r0, r4
 800cdb2:	f001 fbfb 	bl	800e5ac <_Bfree>
 800cdb6:	9905      	ldr	r1, [sp, #20]
 800cdb8:	4620      	mov	r0, r4
 800cdba:	f001 fbf7 	bl	800e5ac <_Bfree>
 800cdbe:	4631      	mov	r1, r6
 800cdc0:	4620      	mov	r0, r4
 800cdc2:	f001 fbf3 	bl	800e5ac <_Bfree>
 800cdc6:	4629      	mov	r1, r5
 800cdc8:	4620      	mov	r0, r4
 800cdca:	f001 fbef 	bl	800e5ac <_Bfree>
 800cdce:	e61a      	b.n	800ca06 <_strtod_l+0x666>
 800cdd0:	f1ba 0f00 	cmp.w	sl, #0
 800cdd4:	d11b      	bne.n	800ce0e <_strtod_l+0xa6e>
 800cdd6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cdda:	b9f3      	cbnz	r3, 800ce1a <_strtod_l+0xa7a>
 800cddc:	4b6c      	ldr	r3, [pc, #432]	; (800cf90 <_strtod_l+0xbf0>)
 800cdde:	2200      	movs	r2, #0
 800cde0:	4640      	mov	r0, r8
 800cde2:	4649      	mov	r1, r9
 800cde4:	f7f3 fe7a 	bl	8000adc <__aeabi_dcmplt>
 800cde8:	b9d0      	cbnz	r0, 800ce20 <_strtod_l+0xa80>
 800cdea:	4640      	mov	r0, r8
 800cdec:	4649      	mov	r1, r9
 800cdee:	4b6c      	ldr	r3, [pc, #432]	; (800cfa0 <_strtod_l+0xc00>)
 800cdf0:	2200      	movs	r2, #0
 800cdf2:	f7f3 fc01 	bl	80005f8 <__aeabi_dmul>
 800cdf6:	4680      	mov	r8, r0
 800cdf8:	4689      	mov	r9, r1
 800cdfa:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800cdfe:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800ce02:	9315      	str	r3, [sp, #84]	; 0x54
 800ce04:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ce08:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ce0c:	e79d      	b.n	800cd4a <_strtod_l+0x9aa>
 800ce0e:	f1ba 0f01 	cmp.w	sl, #1
 800ce12:	d102      	bne.n	800ce1a <_strtod_l+0xa7a>
 800ce14:	2f00      	cmp	r7, #0
 800ce16:	f43f ad83 	beq.w	800c920 <_strtod_l+0x580>
 800ce1a:	4b62      	ldr	r3, [pc, #392]	; (800cfa4 <_strtod_l+0xc04>)
 800ce1c:	2200      	movs	r2, #0
 800ce1e:	e78e      	b.n	800cd3e <_strtod_l+0x99e>
 800ce20:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800cfa0 <_strtod_l+0xc00>
 800ce24:	f04f 0800 	mov.w	r8, #0
 800ce28:	e7e7      	b.n	800cdfa <_strtod_l+0xa5a>
 800ce2a:	4b5d      	ldr	r3, [pc, #372]	; (800cfa0 <_strtod_l+0xc00>)
 800ce2c:	4640      	mov	r0, r8
 800ce2e:	4649      	mov	r1, r9
 800ce30:	2200      	movs	r2, #0
 800ce32:	f7f3 fbe1 	bl	80005f8 <__aeabi_dmul>
 800ce36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce38:	4680      	mov	r8, r0
 800ce3a:	4689      	mov	r9, r1
 800ce3c:	b933      	cbnz	r3, 800ce4c <_strtod_l+0xaac>
 800ce3e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ce42:	900e      	str	r0, [sp, #56]	; 0x38
 800ce44:	930f      	str	r3, [sp, #60]	; 0x3c
 800ce46:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800ce4a:	e7dd      	b.n	800ce08 <_strtod_l+0xa68>
 800ce4c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800ce50:	e7f9      	b.n	800ce46 <_strtod_l+0xaa6>
 800ce52:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800ce56:	9b04      	ldr	r3, [sp, #16]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d1a8      	bne.n	800cdae <_strtod_l+0xa0e>
 800ce5c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ce60:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ce62:	0d1b      	lsrs	r3, r3, #20
 800ce64:	051b      	lsls	r3, r3, #20
 800ce66:	429a      	cmp	r2, r3
 800ce68:	d1a1      	bne.n	800cdae <_strtod_l+0xa0e>
 800ce6a:	4640      	mov	r0, r8
 800ce6c:	4649      	mov	r1, r9
 800ce6e:	f7f3 ff23 	bl	8000cb8 <__aeabi_d2lz>
 800ce72:	f7f3 fb93 	bl	800059c <__aeabi_l2d>
 800ce76:	4602      	mov	r2, r0
 800ce78:	460b      	mov	r3, r1
 800ce7a:	4640      	mov	r0, r8
 800ce7c:	4649      	mov	r1, r9
 800ce7e:	f7f3 fa03 	bl	8000288 <__aeabi_dsub>
 800ce82:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ce84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ce88:	ea43 030a 	orr.w	r3, r3, sl
 800ce8c:	4313      	orrs	r3, r2
 800ce8e:	4680      	mov	r8, r0
 800ce90:	4689      	mov	r9, r1
 800ce92:	d055      	beq.n	800cf40 <_strtod_l+0xba0>
 800ce94:	a336      	add	r3, pc, #216	; (adr r3, 800cf70 <_strtod_l+0xbd0>)
 800ce96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce9a:	f7f3 fe1f 	bl	8000adc <__aeabi_dcmplt>
 800ce9e:	2800      	cmp	r0, #0
 800cea0:	f47f acd0 	bne.w	800c844 <_strtod_l+0x4a4>
 800cea4:	a334      	add	r3, pc, #208	; (adr r3, 800cf78 <_strtod_l+0xbd8>)
 800cea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceaa:	4640      	mov	r0, r8
 800ceac:	4649      	mov	r1, r9
 800ceae:	f7f3 fe33 	bl	8000b18 <__aeabi_dcmpgt>
 800ceb2:	2800      	cmp	r0, #0
 800ceb4:	f43f af7b 	beq.w	800cdae <_strtod_l+0xa0e>
 800ceb8:	e4c4      	b.n	800c844 <_strtod_l+0x4a4>
 800ceba:	9b04      	ldr	r3, [sp, #16]
 800cebc:	b333      	cbz	r3, 800cf0c <_strtod_l+0xb6c>
 800cebe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cec0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cec4:	d822      	bhi.n	800cf0c <_strtod_l+0xb6c>
 800cec6:	a32e      	add	r3, pc, #184	; (adr r3, 800cf80 <_strtod_l+0xbe0>)
 800cec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cecc:	4640      	mov	r0, r8
 800cece:	4649      	mov	r1, r9
 800ced0:	f7f3 fe0e 	bl	8000af0 <__aeabi_dcmple>
 800ced4:	b1a0      	cbz	r0, 800cf00 <_strtod_l+0xb60>
 800ced6:	4649      	mov	r1, r9
 800ced8:	4640      	mov	r0, r8
 800ceda:	f7f3 fe65 	bl	8000ba8 <__aeabi_d2uiz>
 800cede:	2801      	cmp	r0, #1
 800cee0:	bf38      	it	cc
 800cee2:	2001      	movcc	r0, #1
 800cee4:	f7f3 fb0e 	bl	8000504 <__aeabi_ui2d>
 800cee8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ceea:	4680      	mov	r8, r0
 800ceec:	4689      	mov	r9, r1
 800ceee:	bb23      	cbnz	r3, 800cf3a <_strtod_l+0xb9a>
 800cef0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cef4:	9010      	str	r0, [sp, #64]	; 0x40
 800cef6:	9311      	str	r3, [sp, #68]	; 0x44
 800cef8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cefc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cf00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf02:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cf04:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800cf08:	1a9b      	subs	r3, r3, r2
 800cf0a:	9309      	str	r3, [sp, #36]	; 0x24
 800cf0c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cf10:	eeb0 0a48 	vmov.f32	s0, s16
 800cf14:	eef0 0a68 	vmov.f32	s1, s17
 800cf18:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cf1c:	f001 fe78 	bl	800ec10 <__ulp>
 800cf20:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cf24:	ec53 2b10 	vmov	r2, r3, d0
 800cf28:	f7f3 fb66 	bl	80005f8 <__aeabi_dmul>
 800cf2c:	ec53 2b18 	vmov	r2, r3, d8
 800cf30:	f7f3 f9ac 	bl	800028c <__adddf3>
 800cf34:	4682      	mov	sl, r0
 800cf36:	468b      	mov	fp, r1
 800cf38:	e78d      	b.n	800ce56 <_strtod_l+0xab6>
 800cf3a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800cf3e:	e7db      	b.n	800cef8 <_strtod_l+0xb58>
 800cf40:	a311      	add	r3, pc, #68	; (adr r3, 800cf88 <_strtod_l+0xbe8>)
 800cf42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf46:	f7f3 fdc9 	bl	8000adc <__aeabi_dcmplt>
 800cf4a:	e7b2      	b.n	800ceb2 <_strtod_l+0xb12>
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	930a      	str	r3, [sp, #40]	; 0x28
 800cf50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cf52:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cf54:	6013      	str	r3, [r2, #0]
 800cf56:	f7ff ba6b 	b.w	800c430 <_strtod_l+0x90>
 800cf5a:	2a65      	cmp	r2, #101	; 0x65
 800cf5c:	f43f ab5f 	beq.w	800c61e <_strtod_l+0x27e>
 800cf60:	2a45      	cmp	r2, #69	; 0x45
 800cf62:	f43f ab5c 	beq.w	800c61e <_strtod_l+0x27e>
 800cf66:	2301      	movs	r3, #1
 800cf68:	f7ff bb94 	b.w	800c694 <_strtod_l+0x2f4>
 800cf6c:	f3af 8000 	nop.w
 800cf70:	94a03595 	.word	0x94a03595
 800cf74:	3fdfffff 	.word	0x3fdfffff
 800cf78:	35afe535 	.word	0x35afe535
 800cf7c:	3fe00000 	.word	0x3fe00000
 800cf80:	ffc00000 	.word	0xffc00000
 800cf84:	41dfffff 	.word	0x41dfffff
 800cf88:	94a03595 	.word	0x94a03595
 800cf8c:	3fcfffff 	.word	0x3fcfffff
 800cf90:	3ff00000 	.word	0x3ff00000
 800cf94:	7ff00000 	.word	0x7ff00000
 800cf98:	7fe00000 	.word	0x7fe00000
 800cf9c:	7c9fffff 	.word	0x7c9fffff
 800cfa0:	3fe00000 	.word	0x3fe00000
 800cfa4:	bff00000 	.word	0xbff00000
 800cfa8:	7fefffff 	.word	0x7fefffff

0800cfac <_strtod_r>:
 800cfac:	4b01      	ldr	r3, [pc, #4]	; (800cfb4 <_strtod_r+0x8>)
 800cfae:	f7ff b9f7 	b.w	800c3a0 <_strtod_l>
 800cfb2:	bf00      	nop
 800cfb4:	20000074 	.word	0x20000074

0800cfb8 <_strtol_l.constprop.0>:
 800cfb8:	2b01      	cmp	r3, #1
 800cfba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfbe:	d001      	beq.n	800cfc4 <_strtol_l.constprop.0+0xc>
 800cfc0:	2b24      	cmp	r3, #36	; 0x24
 800cfc2:	d906      	bls.n	800cfd2 <_strtol_l.constprop.0+0x1a>
 800cfc4:	f7fe fac8 	bl	800b558 <__errno>
 800cfc8:	2316      	movs	r3, #22
 800cfca:	6003      	str	r3, [r0, #0]
 800cfcc:	2000      	movs	r0, #0
 800cfce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfd2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d0b8 <_strtol_l.constprop.0+0x100>
 800cfd6:	460d      	mov	r5, r1
 800cfd8:	462e      	mov	r6, r5
 800cfda:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cfde:	f814 700c 	ldrb.w	r7, [r4, ip]
 800cfe2:	f017 0708 	ands.w	r7, r7, #8
 800cfe6:	d1f7      	bne.n	800cfd8 <_strtol_l.constprop.0+0x20>
 800cfe8:	2c2d      	cmp	r4, #45	; 0x2d
 800cfea:	d132      	bne.n	800d052 <_strtol_l.constprop.0+0x9a>
 800cfec:	782c      	ldrb	r4, [r5, #0]
 800cfee:	2701      	movs	r7, #1
 800cff0:	1cb5      	adds	r5, r6, #2
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d05b      	beq.n	800d0ae <_strtol_l.constprop.0+0xf6>
 800cff6:	2b10      	cmp	r3, #16
 800cff8:	d109      	bne.n	800d00e <_strtol_l.constprop.0+0x56>
 800cffa:	2c30      	cmp	r4, #48	; 0x30
 800cffc:	d107      	bne.n	800d00e <_strtol_l.constprop.0+0x56>
 800cffe:	782c      	ldrb	r4, [r5, #0]
 800d000:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d004:	2c58      	cmp	r4, #88	; 0x58
 800d006:	d14d      	bne.n	800d0a4 <_strtol_l.constprop.0+0xec>
 800d008:	786c      	ldrb	r4, [r5, #1]
 800d00a:	2310      	movs	r3, #16
 800d00c:	3502      	adds	r5, #2
 800d00e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d012:	f108 38ff 	add.w	r8, r8, #4294967295
 800d016:	f04f 0c00 	mov.w	ip, #0
 800d01a:	fbb8 f9f3 	udiv	r9, r8, r3
 800d01e:	4666      	mov	r6, ip
 800d020:	fb03 8a19 	mls	sl, r3, r9, r8
 800d024:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d028:	f1be 0f09 	cmp.w	lr, #9
 800d02c:	d816      	bhi.n	800d05c <_strtol_l.constprop.0+0xa4>
 800d02e:	4674      	mov	r4, lr
 800d030:	42a3      	cmp	r3, r4
 800d032:	dd24      	ble.n	800d07e <_strtol_l.constprop.0+0xc6>
 800d034:	f1bc 0f00 	cmp.w	ip, #0
 800d038:	db1e      	blt.n	800d078 <_strtol_l.constprop.0+0xc0>
 800d03a:	45b1      	cmp	r9, r6
 800d03c:	d31c      	bcc.n	800d078 <_strtol_l.constprop.0+0xc0>
 800d03e:	d101      	bne.n	800d044 <_strtol_l.constprop.0+0x8c>
 800d040:	45a2      	cmp	sl, r4
 800d042:	db19      	blt.n	800d078 <_strtol_l.constprop.0+0xc0>
 800d044:	fb06 4603 	mla	r6, r6, r3, r4
 800d048:	f04f 0c01 	mov.w	ip, #1
 800d04c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d050:	e7e8      	b.n	800d024 <_strtol_l.constprop.0+0x6c>
 800d052:	2c2b      	cmp	r4, #43	; 0x2b
 800d054:	bf04      	itt	eq
 800d056:	782c      	ldrbeq	r4, [r5, #0]
 800d058:	1cb5      	addeq	r5, r6, #2
 800d05a:	e7ca      	b.n	800cff2 <_strtol_l.constprop.0+0x3a>
 800d05c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d060:	f1be 0f19 	cmp.w	lr, #25
 800d064:	d801      	bhi.n	800d06a <_strtol_l.constprop.0+0xb2>
 800d066:	3c37      	subs	r4, #55	; 0x37
 800d068:	e7e2      	b.n	800d030 <_strtol_l.constprop.0+0x78>
 800d06a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d06e:	f1be 0f19 	cmp.w	lr, #25
 800d072:	d804      	bhi.n	800d07e <_strtol_l.constprop.0+0xc6>
 800d074:	3c57      	subs	r4, #87	; 0x57
 800d076:	e7db      	b.n	800d030 <_strtol_l.constprop.0+0x78>
 800d078:	f04f 3cff 	mov.w	ip, #4294967295
 800d07c:	e7e6      	b.n	800d04c <_strtol_l.constprop.0+0x94>
 800d07e:	f1bc 0f00 	cmp.w	ip, #0
 800d082:	da05      	bge.n	800d090 <_strtol_l.constprop.0+0xd8>
 800d084:	2322      	movs	r3, #34	; 0x22
 800d086:	6003      	str	r3, [r0, #0]
 800d088:	4646      	mov	r6, r8
 800d08a:	b942      	cbnz	r2, 800d09e <_strtol_l.constprop.0+0xe6>
 800d08c:	4630      	mov	r0, r6
 800d08e:	e79e      	b.n	800cfce <_strtol_l.constprop.0+0x16>
 800d090:	b107      	cbz	r7, 800d094 <_strtol_l.constprop.0+0xdc>
 800d092:	4276      	negs	r6, r6
 800d094:	2a00      	cmp	r2, #0
 800d096:	d0f9      	beq.n	800d08c <_strtol_l.constprop.0+0xd4>
 800d098:	f1bc 0f00 	cmp.w	ip, #0
 800d09c:	d000      	beq.n	800d0a0 <_strtol_l.constprop.0+0xe8>
 800d09e:	1e69      	subs	r1, r5, #1
 800d0a0:	6011      	str	r1, [r2, #0]
 800d0a2:	e7f3      	b.n	800d08c <_strtol_l.constprop.0+0xd4>
 800d0a4:	2430      	movs	r4, #48	; 0x30
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d1b1      	bne.n	800d00e <_strtol_l.constprop.0+0x56>
 800d0aa:	2308      	movs	r3, #8
 800d0ac:	e7af      	b.n	800d00e <_strtol_l.constprop.0+0x56>
 800d0ae:	2c30      	cmp	r4, #48	; 0x30
 800d0b0:	d0a5      	beq.n	800cffe <_strtol_l.constprop.0+0x46>
 800d0b2:	230a      	movs	r3, #10
 800d0b4:	e7ab      	b.n	800d00e <_strtol_l.constprop.0+0x56>
 800d0b6:	bf00      	nop
 800d0b8:	080230c1 	.word	0x080230c1

0800d0bc <_strtol_r>:
 800d0bc:	f7ff bf7c 	b.w	800cfb8 <_strtol_l.constprop.0>

0800d0c0 <_vsiprintf_r>:
 800d0c0:	b500      	push	{lr}
 800d0c2:	b09b      	sub	sp, #108	; 0x6c
 800d0c4:	9100      	str	r1, [sp, #0]
 800d0c6:	9104      	str	r1, [sp, #16]
 800d0c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d0cc:	9105      	str	r1, [sp, #20]
 800d0ce:	9102      	str	r1, [sp, #8]
 800d0d0:	4905      	ldr	r1, [pc, #20]	; (800d0e8 <_vsiprintf_r+0x28>)
 800d0d2:	9103      	str	r1, [sp, #12]
 800d0d4:	4669      	mov	r1, sp
 800d0d6:	f002 f83d 	bl	800f154 <_svfiprintf_r>
 800d0da:	9b00      	ldr	r3, [sp, #0]
 800d0dc:	2200      	movs	r2, #0
 800d0de:	701a      	strb	r2, [r3, #0]
 800d0e0:	b01b      	add	sp, #108	; 0x6c
 800d0e2:	f85d fb04 	ldr.w	pc, [sp], #4
 800d0e6:	bf00      	nop
 800d0e8:	ffff0208 	.word	0xffff0208

0800d0ec <vsiprintf>:
 800d0ec:	4613      	mov	r3, r2
 800d0ee:	460a      	mov	r2, r1
 800d0f0:	4601      	mov	r1, r0
 800d0f2:	4802      	ldr	r0, [pc, #8]	; (800d0fc <vsiprintf+0x10>)
 800d0f4:	6800      	ldr	r0, [r0, #0]
 800d0f6:	f7ff bfe3 	b.w	800d0c0 <_vsiprintf_r>
 800d0fa:	bf00      	nop
 800d0fc:	2000000c 	.word	0x2000000c

0800d100 <quorem>:
 800d100:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d104:	6903      	ldr	r3, [r0, #16]
 800d106:	690c      	ldr	r4, [r1, #16]
 800d108:	42a3      	cmp	r3, r4
 800d10a:	4607      	mov	r7, r0
 800d10c:	f2c0 8081 	blt.w	800d212 <quorem+0x112>
 800d110:	3c01      	subs	r4, #1
 800d112:	f101 0814 	add.w	r8, r1, #20
 800d116:	f100 0514 	add.w	r5, r0, #20
 800d11a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d11e:	9301      	str	r3, [sp, #4]
 800d120:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d124:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d128:	3301      	adds	r3, #1
 800d12a:	429a      	cmp	r2, r3
 800d12c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d130:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d134:	fbb2 f6f3 	udiv	r6, r2, r3
 800d138:	d331      	bcc.n	800d19e <quorem+0x9e>
 800d13a:	f04f 0e00 	mov.w	lr, #0
 800d13e:	4640      	mov	r0, r8
 800d140:	46ac      	mov	ip, r5
 800d142:	46f2      	mov	sl, lr
 800d144:	f850 2b04 	ldr.w	r2, [r0], #4
 800d148:	b293      	uxth	r3, r2
 800d14a:	fb06 e303 	mla	r3, r6, r3, lr
 800d14e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d152:	b29b      	uxth	r3, r3
 800d154:	ebaa 0303 	sub.w	r3, sl, r3
 800d158:	f8dc a000 	ldr.w	sl, [ip]
 800d15c:	0c12      	lsrs	r2, r2, #16
 800d15e:	fa13 f38a 	uxtah	r3, r3, sl
 800d162:	fb06 e202 	mla	r2, r6, r2, lr
 800d166:	9300      	str	r3, [sp, #0]
 800d168:	9b00      	ldr	r3, [sp, #0]
 800d16a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d16e:	b292      	uxth	r2, r2
 800d170:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d174:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d178:	f8bd 3000 	ldrh.w	r3, [sp]
 800d17c:	4581      	cmp	r9, r0
 800d17e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d182:	f84c 3b04 	str.w	r3, [ip], #4
 800d186:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d18a:	d2db      	bcs.n	800d144 <quorem+0x44>
 800d18c:	f855 300b 	ldr.w	r3, [r5, fp]
 800d190:	b92b      	cbnz	r3, 800d19e <quorem+0x9e>
 800d192:	9b01      	ldr	r3, [sp, #4]
 800d194:	3b04      	subs	r3, #4
 800d196:	429d      	cmp	r5, r3
 800d198:	461a      	mov	r2, r3
 800d19a:	d32e      	bcc.n	800d1fa <quorem+0xfa>
 800d19c:	613c      	str	r4, [r7, #16]
 800d19e:	4638      	mov	r0, r7
 800d1a0:	f001 fc90 	bl	800eac4 <__mcmp>
 800d1a4:	2800      	cmp	r0, #0
 800d1a6:	db24      	blt.n	800d1f2 <quorem+0xf2>
 800d1a8:	3601      	adds	r6, #1
 800d1aa:	4628      	mov	r0, r5
 800d1ac:	f04f 0c00 	mov.w	ip, #0
 800d1b0:	f858 2b04 	ldr.w	r2, [r8], #4
 800d1b4:	f8d0 e000 	ldr.w	lr, [r0]
 800d1b8:	b293      	uxth	r3, r2
 800d1ba:	ebac 0303 	sub.w	r3, ip, r3
 800d1be:	0c12      	lsrs	r2, r2, #16
 800d1c0:	fa13 f38e 	uxtah	r3, r3, lr
 800d1c4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d1c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d1cc:	b29b      	uxth	r3, r3
 800d1ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d1d2:	45c1      	cmp	r9, r8
 800d1d4:	f840 3b04 	str.w	r3, [r0], #4
 800d1d8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d1dc:	d2e8      	bcs.n	800d1b0 <quorem+0xb0>
 800d1de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d1e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d1e6:	b922      	cbnz	r2, 800d1f2 <quorem+0xf2>
 800d1e8:	3b04      	subs	r3, #4
 800d1ea:	429d      	cmp	r5, r3
 800d1ec:	461a      	mov	r2, r3
 800d1ee:	d30a      	bcc.n	800d206 <quorem+0x106>
 800d1f0:	613c      	str	r4, [r7, #16]
 800d1f2:	4630      	mov	r0, r6
 800d1f4:	b003      	add	sp, #12
 800d1f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1fa:	6812      	ldr	r2, [r2, #0]
 800d1fc:	3b04      	subs	r3, #4
 800d1fe:	2a00      	cmp	r2, #0
 800d200:	d1cc      	bne.n	800d19c <quorem+0x9c>
 800d202:	3c01      	subs	r4, #1
 800d204:	e7c7      	b.n	800d196 <quorem+0x96>
 800d206:	6812      	ldr	r2, [r2, #0]
 800d208:	3b04      	subs	r3, #4
 800d20a:	2a00      	cmp	r2, #0
 800d20c:	d1f0      	bne.n	800d1f0 <quorem+0xf0>
 800d20e:	3c01      	subs	r4, #1
 800d210:	e7eb      	b.n	800d1ea <quorem+0xea>
 800d212:	2000      	movs	r0, #0
 800d214:	e7ee      	b.n	800d1f4 <quorem+0xf4>
	...

0800d218 <_dtoa_r>:
 800d218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d21c:	ed2d 8b04 	vpush	{d8-d9}
 800d220:	ec57 6b10 	vmov	r6, r7, d0
 800d224:	b093      	sub	sp, #76	; 0x4c
 800d226:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d228:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d22c:	9106      	str	r1, [sp, #24]
 800d22e:	ee10 aa10 	vmov	sl, s0
 800d232:	4604      	mov	r4, r0
 800d234:	9209      	str	r2, [sp, #36]	; 0x24
 800d236:	930c      	str	r3, [sp, #48]	; 0x30
 800d238:	46bb      	mov	fp, r7
 800d23a:	b975      	cbnz	r5, 800d25a <_dtoa_r+0x42>
 800d23c:	2010      	movs	r0, #16
 800d23e:	f001 f94d 	bl	800e4dc <malloc>
 800d242:	4602      	mov	r2, r0
 800d244:	6260      	str	r0, [r4, #36]	; 0x24
 800d246:	b920      	cbnz	r0, 800d252 <_dtoa_r+0x3a>
 800d248:	4ba7      	ldr	r3, [pc, #668]	; (800d4e8 <_dtoa_r+0x2d0>)
 800d24a:	21ea      	movs	r1, #234	; 0xea
 800d24c:	48a7      	ldr	r0, [pc, #668]	; (800d4ec <_dtoa_r+0x2d4>)
 800d24e:	f002 f8bd 	bl	800f3cc <__assert_func>
 800d252:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d256:	6005      	str	r5, [r0, #0]
 800d258:	60c5      	str	r5, [r0, #12]
 800d25a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d25c:	6819      	ldr	r1, [r3, #0]
 800d25e:	b151      	cbz	r1, 800d276 <_dtoa_r+0x5e>
 800d260:	685a      	ldr	r2, [r3, #4]
 800d262:	604a      	str	r2, [r1, #4]
 800d264:	2301      	movs	r3, #1
 800d266:	4093      	lsls	r3, r2
 800d268:	608b      	str	r3, [r1, #8]
 800d26a:	4620      	mov	r0, r4
 800d26c:	f001 f99e 	bl	800e5ac <_Bfree>
 800d270:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d272:	2200      	movs	r2, #0
 800d274:	601a      	str	r2, [r3, #0]
 800d276:	1e3b      	subs	r3, r7, #0
 800d278:	bfaa      	itet	ge
 800d27a:	2300      	movge	r3, #0
 800d27c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d280:	f8c8 3000 	strge.w	r3, [r8]
 800d284:	4b9a      	ldr	r3, [pc, #616]	; (800d4f0 <_dtoa_r+0x2d8>)
 800d286:	bfbc      	itt	lt
 800d288:	2201      	movlt	r2, #1
 800d28a:	f8c8 2000 	strlt.w	r2, [r8]
 800d28e:	ea33 030b 	bics.w	r3, r3, fp
 800d292:	d11b      	bne.n	800d2cc <_dtoa_r+0xb4>
 800d294:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d296:	f242 730f 	movw	r3, #9999	; 0x270f
 800d29a:	6013      	str	r3, [r2, #0]
 800d29c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d2a0:	4333      	orrs	r3, r6
 800d2a2:	f000 8592 	beq.w	800ddca <_dtoa_r+0xbb2>
 800d2a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d2a8:	b963      	cbnz	r3, 800d2c4 <_dtoa_r+0xac>
 800d2aa:	4b92      	ldr	r3, [pc, #584]	; (800d4f4 <_dtoa_r+0x2dc>)
 800d2ac:	e022      	b.n	800d2f4 <_dtoa_r+0xdc>
 800d2ae:	4b92      	ldr	r3, [pc, #584]	; (800d4f8 <_dtoa_r+0x2e0>)
 800d2b0:	9301      	str	r3, [sp, #4]
 800d2b2:	3308      	adds	r3, #8
 800d2b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d2b6:	6013      	str	r3, [r2, #0]
 800d2b8:	9801      	ldr	r0, [sp, #4]
 800d2ba:	b013      	add	sp, #76	; 0x4c
 800d2bc:	ecbd 8b04 	vpop	{d8-d9}
 800d2c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2c4:	4b8b      	ldr	r3, [pc, #556]	; (800d4f4 <_dtoa_r+0x2dc>)
 800d2c6:	9301      	str	r3, [sp, #4]
 800d2c8:	3303      	adds	r3, #3
 800d2ca:	e7f3      	b.n	800d2b4 <_dtoa_r+0x9c>
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	4650      	mov	r0, sl
 800d2d2:	4659      	mov	r1, fp
 800d2d4:	f7f3 fbf8 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2d8:	ec4b ab19 	vmov	d9, sl, fp
 800d2dc:	4680      	mov	r8, r0
 800d2de:	b158      	cbz	r0, 800d2f8 <_dtoa_r+0xe0>
 800d2e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d2e2:	2301      	movs	r3, #1
 800d2e4:	6013      	str	r3, [r2, #0]
 800d2e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	f000 856b 	beq.w	800ddc4 <_dtoa_r+0xbac>
 800d2ee:	4883      	ldr	r0, [pc, #524]	; (800d4fc <_dtoa_r+0x2e4>)
 800d2f0:	6018      	str	r0, [r3, #0]
 800d2f2:	1e43      	subs	r3, r0, #1
 800d2f4:	9301      	str	r3, [sp, #4]
 800d2f6:	e7df      	b.n	800d2b8 <_dtoa_r+0xa0>
 800d2f8:	ec4b ab10 	vmov	d0, sl, fp
 800d2fc:	aa10      	add	r2, sp, #64	; 0x40
 800d2fe:	a911      	add	r1, sp, #68	; 0x44
 800d300:	4620      	mov	r0, r4
 800d302:	f001 fd01 	bl	800ed08 <__d2b>
 800d306:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d30a:	ee08 0a10 	vmov	s16, r0
 800d30e:	2d00      	cmp	r5, #0
 800d310:	f000 8084 	beq.w	800d41c <_dtoa_r+0x204>
 800d314:	ee19 3a90 	vmov	r3, s19
 800d318:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d31c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d320:	4656      	mov	r6, sl
 800d322:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d326:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d32a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d32e:	4b74      	ldr	r3, [pc, #464]	; (800d500 <_dtoa_r+0x2e8>)
 800d330:	2200      	movs	r2, #0
 800d332:	4630      	mov	r0, r6
 800d334:	4639      	mov	r1, r7
 800d336:	f7f2 ffa7 	bl	8000288 <__aeabi_dsub>
 800d33a:	a365      	add	r3, pc, #404	; (adr r3, 800d4d0 <_dtoa_r+0x2b8>)
 800d33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d340:	f7f3 f95a 	bl	80005f8 <__aeabi_dmul>
 800d344:	a364      	add	r3, pc, #400	; (adr r3, 800d4d8 <_dtoa_r+0x2c0>)
 800d346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d34a:	f7f2 ff9f 	bl	800028c <__adddf3>
 800d34e:	4606      	mov	r6, r0
 800d350:	4628      	mov	r0, r5
 800d352:	460f      	mov	r7, r1
 800d354:	f7f3 f8e6 	bl	8000524 <__aeabi_i2d>
 800d358:	a361      	add	r3, pc, #388	; (adr r3, 800d4e0 <_dtoa_r+0x2c8>)
 800d35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d35e:	f7f3 f94b 	bl	80005f8 <__aeabi_dmul>
 800d362:	4602      	mov	r2, r0
 800d364:	460b      	mov	r3, r1
 800d366:	4630      	mov	r0, r6
 800d368:	4639      	mov	r1, r7
 800d36a:	f7f2 ff8f 	bl	800028c <__adddf3>
 800d36e:	4606      	mov	r6, r0
 800d370:	460f      	mov	r7, r1
 800d372:	f7f3 fbf1 	bl	8000b58 <__aeabi_d2iz>
 800d376:	2200      	movs	r2, #0
 800d378:	9000      	str	r0, [sp, #0]
 800d37a:	2300      	movs	r3, #0
 800d37c:	4630      	mov	r0, r6
 800d37e:	4639      	mov	r1, r7
 800d380:	f7f3 fbac 	bl	8000adc <__aeabi_dcmplt>
 800d384:	b150      	cbz	r0, 800d39c <_dtoa_r+0x184>
 800d386:	9800      	ldr	r0, [sp, #0]
 800d388:	f7f3 f8cc 	bl	8000524 <__aeabi_i2d>
 800d38c:	4632      	mov	r2, r6
 800d38e:	463b      	mov	r3, r7
 800d390:	f7f3 fb9a 	bl	8000ac8 <__aeabi_dcmpeq>
 800d394:	b910      	cbnz	r0, 800d39c <_dtoa_r+0x184>
 800d396:	9b00      	ldr	r3, [sp, #0]
 800d398:	3b01      	subs	r3, #1
 800d39a:	9300      	str	r3, [sp, #0]
 800d39c:	9b00      	ldr	r3, [sp, #0]
 800d39e:	2b16      	cmp	r3, #22
 800d3a0:	d85a      	bhi.n	800d458 <_dtoa_r+0x240>
 800d3a2:	9a00      	ldr	r2, [sp, #0]
 800d3a4:	4b57      	ldr	r3, [pc, #348]	; (800d504 <_dtoa_r+0x2ec>)
 800d3a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ae:	ec51 0b19 	vmov	r0, r1, d9
 800d3b2:	f7f3 fb93 	bl	8000adc <__aeabi_dcmplt>
 800d3b6:	2800      	cmp	r0, #0
 800d3b8:	d050      	beq.n	800d45c <_dtoa_r+0x244>
 800d3ba:	9b00      	ldr	r3, [sp, #0]
 800d3bc:	3b01      	subs	r3, #1
 800d3be:	9300      	str	r3, [sp, #0]
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	930b      	str	r3, [sp, #44]	; 0x2c
 800d3c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d3c6:	1b5d      	subs	r5, r3, r5
 800d3c8:	1e6b      	subs	r3, r5, #1
 800d3ca:	9305      	str	r3, [sp, #20]
 800d3cc:	bf45      	ittet	mi
 800d3ce:	f1c5 0301 	rsbmi	r3, r5, #1
 800d3d2:	9304      	strmi	r3, [sp, #16]
 800d3d4:	2300      	movpl	r3, #0
 800d3d6:	2300      	movmi	r3, #0
 800d3d8:	bf4c      	ite	mi
 800d3da:	9305      	strmi	r3, [sp, #20]
 800d3dc:	9304      	strpl	r3, [sp, #16]
 800d3de:	9b00      	ldr	r3, [sp, #0]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	db3d      	blt.n	800d460 <_dtoa_r+0x248>
 800d3e4:	9b05      	ldr	r3, [sp, #20]
 800d3e6:	9a00      	ldr	r2, [sp, #0]
 800d3e8:	920a      	str	r2, [sp, #40]	; 0x28
 800d3ea:	4413      	add	r3, r2
 800d3ec:	9305      	str	r3, [sp, #20]
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	9307      	str	r3, [sp, #28]
 800d3f2:	9b06      	ldr	r3, [sp, #24]
 800d3f4:	2b09      	cmp	r3, #9
 800d3f6:	f200 8089 	bhi.w	800d50c <_dtoa_r+0x2f4>
 800d3fa:	2b05      	cmp	r3, #5
 800d3fc:	bfc4      	itt	gt
 800d3fe:	3b04      	subgt	r3, #4
 800d400:	9306      	strgt	r3, [sp, #24]
 800d402:	9b06      	ldr	r3, [sp, #24]
 800d404:	f1a3 0302 	sub.w	r3, r3, #2
 800d408:	bfcc      	ite	gt
 800d40a:	2500      	movgt	r5, #0
 800d40c:	2501      	movle	r5, #1
 800d40e:	2b03      	cmp	r3, #3
 800d410:	f200 8087 	bhi.w	800d522 <_dtoa_r+0x30a>
 800d414:	e8df f003 	tbb	[pc, r3]
 800d418:	59383a2d 	.word	0x59383a2d
 800d41c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d420:	441d      	add	r5, r3
 800d422:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d426:	2b20      	cmp	r3, #32
 800d428:	bfc1      	itttt	gt
 800d42a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d42e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d432:	fa0b f303 	lslgt.w	r3, fp, r3
 800d436:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d43a:	bfda      	itte	le
 800d43c:	f1c3 0320 	rsble	r3, r3, #32
 800d440:	fa06 f003 	lslle.w	r0, r6, r3
 800d444:	4318      	orrgt	r0, r3
 800d446:	f7f3 f85d 	bl	8000504 <__aeabi_ui2d>
 800d44a:	2301      	movs	r3, #1
 800d44c:	4606      	mov	r6, r0
 800d44e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d452:	3d01      	subs	r5, #1
 800d454:	930e      	str	r3, [sp, #56]	; 0x38
 800d456:	e76a      	b.n	800d32e <_dtoa_r+0x116>
 800d458:	2301      	movs	r3, #1
 800d45a:	e7b2      	b.n	800d3c2 <_dtoa_r+0x1aa>
 800d45c:	900b      	str	r0, [sp, #44]	; 0x2c
 800d45e:	e7b1      	b.n	800d3c4 <_dtoa_r+0x1ac>
 800d460:	9b04      	ldr	r3, [sp, #16]
 800d462:	9a00      	ldr	r2, [sp, #0]
 800d464:	1a9b      	subs	r3, r3, r2
 800d466:	9304      	str	r3, [sp, #16]
 800d468:	4253      	negs	r3, r2
 800d46a:	9307      	str	r3, [sp, #28]
 800d46c:	2300      	movs	r3, #0
 800d46e:	930a      	str	r3, [sp, #40]	; 0x28
 800d470:	e7bf      	b.n	800d3f2 <_dtoa_r+0x1da>
 800d472:	2300      	movs	r3, #0
 800d474:	9308      	str	r3, [sp, #32]
 800d476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d478:	2b00      	cmp	r3, #0
 800d47a:	dc55      	bgt.n	800d528 <_dtoa_r+0x310>
 800d47c:	2301      	movs	r3, #1
 800d47e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d482:	461a      	mov	r2, r3
 800d484:	9209      	str	r2, [sp, #36]	; 0x24
 800d486:	e00c      	b.n	800d4a2 <_dtoa_r+0x28a>
 800d488:	2301      	movs	r3, #1
 800d48a:	e7f3      	b.n	800d474 <_dtoa_r+0x25c>
 800d48c:	2300      	movs	r3, #0
 800d48e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d490:	9308      	str	r3, [sp, #32]
 800d492:	9b00      	ldr	r3, [sp, #0]
 800d494:	4413      	add	r3, r2
 800d496:	9302      	str	r3, [sp, #8]
 800d498:	3301      	adds	r3, #1
 800d49a:	2b01      	cmp	r3, #1
 800d49c:	9303      	str	r3, [sp, #12]
 800d49e:	bfb8      	it	lt
 800d4a0:	2301      	movlt	r3, #1
 800d4a2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	6042      	str	r2, [r0, #4]
 800d4a8:	2204      	movs	r2, #4
 800d4aa:	f102 0614 	add.w	r6, r2, #20
 800d4ae:	429e      	cmp	r6, r3
 800d4b0:	6841      	ldr	r1, [r0, #4]
 800d4b2:	d93d      	bls.n	800d530 <_dtoa_r+0x318>
 800d4b4:	4620      	mov	r0, r4
 800d4b6:	f001 f839 	bl	800e52c <_Balloc>
 800d4ba:	9001      	str	r0, [sp, #4]
 800d4bc:	2800      	cmp	r0, #0
 800d4be:	d13b      	bne.n	800d538 <_dtoa_r+0x320>
 800d4c0:	4b11      	ldr	r3, [pc, #68]	; (800d508 <_dtoa_r+0x2f0>)
 800d4c2:	4602      	mov	r2, r0
 800d4c4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d4c8:	e6c0      	b.n	800d24c <_dtoa_r+0x34>
 800d4ca:	2301      	movs	r3, #1
 800d4cc:	e7df      	b.n	800d48e <_dtoa_r+0x276>
 800d4ce:	bf00      	nop
 800d4d0:	636f4361 	.word	0x636f4361
 800d4d4:	3fd287a7 	.word	0x3fd287a7
 800d4d8:	8b60c8b3 	.word	0x8b60c8b3
 800d4dc:	3fc68a28 	.word	0x3fc68a28
 800d4e0:	509f79fb 	.word	0x509f79fb
 800d4e4:	3fd34413 	.word	0x3fd34413
 800d4e8:	080231ce 	.word	0x080231ce
 800d4ec:	080231e5 	.word	0x080231e5
 800d4f0:	7ff00000 	.word	0x7ff00000
 800d4f4:	080231ca 	.word	0x080231ca
 800d4f8:	080231c1 	.word	0x080231c1
 800d4fc:	08023045 	.word	0x08023045
 800d500:	3ff80000 	.word	0x3ff80000
 800d504:	08023350 	.word	0x08023350
 800d508:	08023240 	.word	0x08023240
 800d50c:	2501      	movs	r5, #1
 800d50e:	2300      	movs	r3, #0
 800d510:	9306      	str	r3, [sp, #24]
 800d512:	9508      	str	r5, [sp, #32]
 800d514:	f04f 33ff 	mov.w	r3, #4294967295
 800d518:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d51c:	2200      	movs	r2, #0
 800d51e:	2312      	movs	r3, #18
 800d520:	e7b0      	b.n	800d484 <_dtoa_r+0x26c>
 800d522:	2301      	movs	r3, #1
 800d524:	9308      	str	r3, [sp, #32]
 800d526:	e7f5      	b.n	800d514 <_dtoa_r+0x2fc>
 800d528:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d52a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d52e:	e7b8      	b.n	800d4a2 <_dtoa_r+0x28a>
 800d530:	3101      	adds	r1, #1
 800d532:	6041      	str	r1, [r0, #4]
 800d534:	0052      	lsls	r2, r2, #1
 800d536:	e7b8      	b.n	800d4aa <_dtoa_r+0x292>
 800d538:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d53a:	9a01      	ldr	r2, [sp, #4]
 800d53c:	601a      	str	r2, [r3, #0]
 800d53e:	9b03      	ldr	r3, [sp, #12]
 800d540:	2b0e      	cmp	r3, #14
 800d542:	f200 809d 	bhi.w	800d680 <_dtoa_r+0x468>
 800d546:	2d00      	cmp	r5, #0
 800d548:	f000 809a 	beq.w	800d680 <_dtoa_r+0x468>
 800d54c:	9b00      	ldr	r3, [sp, #0]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	dd32      	ble.n	800d5b8 <_dtoa_r+0x3a0>
 800d552:	4ab7      	ldr	r2, [pc, #732]	; (800d830 <_dtoa_r+0x618>)
 800d554:	f003 030f 	and.w	r3, r3, #15
 800d558:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d55c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d560:	9b00      	ldr	r3, [sp, #0]
 800d562:	05d8      	lsls	r0, r3, #23
 800d564:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d568:	d516      	bpl.n	800d598 <_dtoa_r+0x380>
 800d56a:	4bb2      	ldr	r3, [pc, #712]	; (800d834 <_dtoa_r+0x61c>)
 800d56c:	ec51 0b19 	vmov	r0, r1, d9
 800d570:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d574:	f7f3 f96a 	bl	800084c <__aeabi_ddiv>
 800d578:	f007 070f 	and.w	r7, r7, #15
 800d57c:	4682      	mov	sl, r0
 800d57e:	468b      	mov	fp, r1
 800d580:	2503      	movs	r5, #3
 800d582:	4eac      	ldr	r6, [pc, #688]	; (800d834 <_dtoa_r+0x61c>)
 800d584:	b957      	cbnz	r7, 800d59c <_dtoa_r+0x384>
 800d586:	4642      	mov	r2, r8
 800d588:	464b      	mov	r3, r9
 800d58a:	4650      	mov	r0, sl
 800d58c:	4659      	mov	r1, fp
 800d58e:	f7f3 f95d 	bl	800084c <__aeabi_ddiv>
 800d592:	4682      	mov	sl, r0
 800d594:	468b      	mov	fp, r1
 800d596:	e028      	b.n	800d5ea <_dtoa_r+0x3d2>
 800d598:	2502      	movs	r5, #2
 800d59a:	e7f2      	b.n	800d582 <_dtoa_r+0x36a>
 800d59c:	07f9      	lsls	r1, r7, #31
 800d59e:	d508      	bpl.n	800d5b2 <_dtoa_r+0x39a>
 800d5a0:	4640      	mov	r0, r8
 800d5a2:	4649      	mov	r1, r9
 800d5a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d5a8:	f7f3 f826 	bl	80005f8 <__aeabi_dmul>
 800d5ac:	3501      	adds	r5, #1
 800d5ae:	4680      	mov	r8, r0
 800d5b0:	4689      	mov	r9, r1
 800d5b2:	107f      	asrs	r7, r7, #1
 800d5b4:	3608      	adds	r6, #8
 800d5b6:	e7e5      	b.n	800d584 <_dtoa_r+0x36c>
 800d5b8:	f000 809b 	beq.w	800d6f2 <_dtoa_r+0x4da>
 800d5bc:	9b00      	ldr	r3, [sp, #0]
 800d5be:	4f9d      	ldr	r7, [pc, #628]	; (800d834 <_dtoa_r+0x61c>)
 800d5c0:	425e      	negs	r6, r3
 800d5c2:	4b9b      	ldr	r3, [pc, #620]	; (800d830 <_dtoa_r+0x618>)
 800d5c4:	f006 020f 	and.w	r2, r6, #15
 800d5c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5d0:	ec51 0b19 	vmov	r0, r1, d9
 800d5d4:	f7f3 f810 	bl	80005f8 <__aeabi_dmul>
 800d5d8:	1136      	asrs	r6, r6, #4
 800d5da:	4682      	mov	sl, r0
 800d5dc:	468b      	mov	fp, r1
 800d5de:	2300      	movs	r3, #0
 800d5e0:	2502      	movs	r5, #2
 800d5e2:	2e00      	cmp	r6, #0
 800d5e4:	d17a      	bne.n	800d6dc <_dtoa_r+0x4c4>
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d1d3      	bne.n	800d592 <_dtoa_r+0x37a>
 800d5ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	f000 8082 	beq.w	800d6f6 <_dtoa_r+0x4de>
 800d5f2:	4b91      	ldr	r3, [pc, #580]	; (800d838 <_dtoa_r+0x620>)
 800d5f4:	2200      	movs	r2, #0
 800d5f6:	4650      	mov	r0, sl
 800d5f8:	4659      	mov	r1, fp
 800d5fa:	f7f3 fa6f 	bl	8000adc <__aeabi_dcmplt>
 800d5fe:	2800      	cmp	r0, #0
 800d600:	d079      	beq.n	800d6f6 <_dtoa_r+0x4de>
 800d602:	9b03      	ldr	r3, [sp, #12]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d076      	beq.n	800d6f6 <_dtoa_r+0x4de>
 800d608:	9b02      	ldr	r3, [sp, #8]
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	dd36      	ble.n	800d67c <_dtoa_r+0x464>
 800d60e:	9b00      	ldr	r3, [sp, #0]
 800d610:	4650      	mov	r0, sl
 800d612:	4659      	mov	r1, fp
 800d614:	1e5f      	subs	r7, r3, #1
 800d616:	2200      	movs	r2, #0
 800d618:	4b88      	ldr	r3, [pc, #544]	; (800d83c <_dtoa_r+0x624>)
 800d61a:	f7f2 ffed 	bl	80005f8 <__aeabi_dmul>
 800d61e:	9e02      	ldr	r6, [sp, #8]
 800d620:	4682      	mov	sl, r0
 800d622:	468b      	mov	fp, r1
 800d624:	3501      	adds	r5, #1
 800d626:	4628      	mov	r0, r5
 800d628:	f7f2 ff7c 	bl	8000524 <__aeabi_i2d>
 800d62c:	4652      	mov	r2, sl
 800d62e:	465b      	mov	r3, fp
 800d630:	f7f2 ffe2 	bl	80005f8 <__aeabi_dmul>
 800d634:	4b82      	ldr	r3, [pc, #520]	; (800d840 <_dtoa_r+0x628>)
 800d636:	2200      	movs	r2, #0
 800d638:	f7f2 fe28 	bl	800028c <__adddf3>
 800d63c:	46d0      	mov	r8, sl
 800d63e:	46d9      	mov	r9, fp
 800d640:	4682      	mov	sl, r0
 800d642:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d646:	2e00      	cmp	r6, #0
 800d648:	d158      	bne.n	800d6fc <_dtoa_r+0x4e4>
 800d64a:	4b7e      	ldr	r3, [pc, #504]	; (800d844 <_dtoa_r+0x62c>)
 800d64c:	2200      	movs	r2, #0
 800d64e:	4640      	mov	r0, r8
 800d650:	4649      	mov	r1, r9
 800d652:	f7f2 fe19 	bl	8000288 <__aeabi_dsub>
 800d656:	4652      	mov	r2, sl
 800d658:	465b      	mov	r3, fp
 800d65a:	4680      	mov	r8, r0
 800d65c:	4689      	mov	r9, r1
 800d65e:	f7f3 fa5b 	bl	8000b18 <__aeabi_dcmpgt>
 800d662:	2800      	cmp	r0, #0
 800d664:	f040 8295 	bne.w	800db92 <_dtoa_r+0x97a>
 800d668:	4652      	mov	r2, sl
 800d66a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d66e:	4640      	mov	r0, r8
 800d670:	4649      	mov	r1, r9
 800d672:	f7f3 fa33 	bl	8000adc <__aeabi_dcmplt>
 800d676:	2800      	cmp	r0, #0
 800d678:	f040 8289 	bne.w	800db8e <_dtoa_r+0x976>
 800d67c:	ec5b ab19 	vmov	sl, fp, d9
 800d680:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d682:	2b00      	cmp	r3, #0
 800d684:	f2c0 8148 	blt.w	800d918 <_dtoa_r+0x700>
 800d688:	9a00      	ldr	r2, [sp, #0]
 800d68a:	2a0e      	cmp	r2, #14
 800d68c:	f300 8144 	bgt.w	800d918 <_dtoa_r+0x700>
 800d690:	4b67      	ldr	r3, [pc, #412]	; (800d830 <_dtoa_r+0x618>)
 800d692:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d696:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d69a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	f280 80d5 	bge.w	800d84c <_dtoa_r+0x634>
 800d6a2:	9b03      	ldr	r3, [sp, #12]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	f300 80d1 	bgt.w	800d84c <_dtoa_r+0x634>
 800d6aa:	f040 826f 	bne.w	800db8c <_dtoa_r+0x974>
 800d6ae:	4b65      	ldr	r3, [pc, #404]	; (800d844 <_dtoa_r+0x62c>)
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	4640      	mov	r0, r8
 800d6b4:	4649      	mov	r1, r9
 800d6b6:	f7f2 ff9f 	bl	80005f8 <__aeabi_dmul>
 800d6ba:	4652      	mov	r2, sl
 800d6bc:	465b      	mov	r3, fp
 800d6be:	f7f3 fa21 	bl	8000b04 <__aeabi_dcmpge>
 800d6c2:	9e03      	ldr	r6, [sp, #12]
 800d6c4:	4637      	mov	r7, r6
 800d6c6:	2800      	cmp	r0, #0
 800d6c8:	f040 8245 	bne.w	800db56 <_dtoa_r+0x93e>
 800d6cc:	9d01      	ldr	r5, [sp, #4]
 800d6ce:	2331      	movs	r3, #49	; 0x31
 800d6d0:	f805 3b01 	strb.w	r3, [r5], #1
 800d6d4:	9b00      	ldr	r3, [sp, #0]
 800d6d6:	3301      	adds	r3, #1
 800d6d8:	9300      	str	r3, [sp, #0]
 800d6da:	e240      	b.n	800db5e <_dtoa_r+0x946>
 800d6dc:	07f2      	lsls	r2, r6, #31
 800d6de:	d505      	bpl.n	800d6ec <_dtoa_r+0x4d4>
 800d6e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d6e4:	f7f2 ff88 	bl	80005f8 <__aeabi_dmul>
 800d6e8:	3501      	adds	r5, #1
 800d6ea:	2301      	movs	r3, #1
 800d6ec:	1076      	asrs	r6, r6, #1
 800d6ee:	3708      	adds	r7, #8
 800d6f0:	e777      	b.n	800d5e2 <_dtoa_r+0x3ca>
 800d6f2:	2502      	movs	r5, #2
 800d6f4:	e779      	b.n	800d5ea <_dtoa_r+0x3d2>
 800d6f6:	9f00      	ldr	r7, [sp, #0]
 800d6f8:	9e03      	ldr	r6, [sp, #12]
 800d6fa:	e794      	b.n	800d626 <_dtoa_r+0x40e>
 800d6fc:	9901      	ldr	r1, [sp, #4]
 800d6fe:	4b4c      	ldr	r3, [pc, #304]	; (800d830 <_dtoa_r+0x618>)
 800d700:	4431      	add	r1, r6
 800d702:	910d      	str	r1, [sp, #52]	; 0x34
 800d704:	9908      	ldr	r1, [sp, #32]
 800d706:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d70a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d70e:	2900      	cmp	r1, #0
 800d710:	d043      	beq.n	800d79a <_dtoa_r+0x582>
 800d712:	494d      	ldr	r1, [pc, #308]	; (800d848 <_dtoa_r+0x630>)
 800d714:	2000      	movs	r0, #0
 800d716:	f7f3 f899 	bl	800084c <__aeabi_ddiv>
 800d71a:	4652      	mov	r2, sl
 800d71c:	465b      	mov	r3, fp
 800d71e:	f7f2 fdb3 	bl	8000288 <__aeabi_dsub>
 800d722:	9d01      	ldr	r5, [sp, #4]
 800d724:	4682      	mov	sl, r0
 800d726:	468b      	mov	fp, r1
 800d728:	4649      	mov	r1, r9
 800d72a:	4640      	mov	r0, r8
 800d72c:	f7f3 fa14 	bl	8000b58 <__aeabi_d2iz>
 800d730:	4606      	mov	r6, r0
 800d732:	f7f2 fef7 	bl	8000524 <__aeabi_i2d>
 800d736:	4602      	mov	r2, r0
 800d738:	460b      	mov	r3, r1
 800d73a:	4640      	mov	r0, r8
 800d73c:	4649      	mov	r1, r9
 800d73e:	f7f2 fda3 	bl	8000288 <__aeabi_dsub>
 800d742:	3630      	adds	r6, #48	; 0x30
 800d744:	f805 6b01 	strb.w	r6, [r5], #1
 800d748:	4652      	mov	r2, sl
 800d74a:	465b      	mov	r3, fp
 800d74c:	4680      	mov	r8, r0
 800d74e:	4689      	mov	r9, r1
 800d750:	f7f3 f9c4 	bl	8000adc <__aeabi_dcmplt>
 800d754:	2800      	cmp	r0, #0
 800d756:	d163      	bne.n	800d820 <_dtoa_r+0x608>
 800d758:	4642      	mov	r2, r8
 800d75a:	464b      	mov	r3, r9
 800d75c:	4936      	ldr	r1, [pc, #216]	; (800d838 <_dtoa_r+0x620>)
 800d75e:	2000      	movs	r0, #0
 800d760:	f7f2 fd92 	bl	8000288 <__aeabi_dsub>
 800d764:	4652      	mov	r2, sl
 800d766:	465b      	mov	r3, fp
 800d768:	f7f3 f9b8 	bl	8000adc <__aeabi_dcmplt>
 800d76c:	2800      	cmp	r0, #0
 800d76e:	f040 80b5 	bne.w	800d8dc <_dtoa_r+0x6c4>
 800d772:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d774:	429d      	cmp	r5, r3
 800d776:	d081      	beq.n	800d67c <_dtoa_r+0x464>
 800d778:	4b30      	ldr	r3, [pc, #192]	; (800d83c <_dtoa_r+0x624>)
 800d77a:	2200      	movs	r2, #0
 800d77c:	4650      	mov	r0, sl
 800d77e:	4659      	mov	r1, fp
 800d780:	f7f2 ff3a 	bl	80005f8 <__aeabi_dmul>
 800d784:	4b2d      	ldr	r3, [pc, #180]	; (800d83c <_dtoa_r+0x624>)
 800d786:	4682      	mov	sl, r0
 800d788:	468b      	mov	fp, r1
 800d78a:	4640      	mov	r0, r8
 800d78c:	4649      	mov	r1, r9
 800d78e:	2200      	movs	r2, #0
 800d790:	f7f2 ff32 	bl	80005f8 <__aeabi_dmul>
 800d794:	4680      	mov	r8, r0
 800d796:	4689      	mov	r9, r1
 800d798:	e7c6      	b.n	800d728 <_dtoa_r+0x510>
 800d79a:	4650      	mov	r0, sl
 800d79c:	4659      	mov	r1, fp
 800d79e:	f7f2 ff2b 	bl	80005f8 <__aeabi_dmul>
 800d7a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d7a4:	9d01      	ldr	r5, [sp, #4]
 800d7a6:	930f      	str	r3, [sp, #60]	; 0x3c
 800d7a8:	4682      	mov	sl, r0
 800d7aa:	468b      	mov	fp, r1
 800d7ac:	4649      	mov	r1, r9
 800d7ae:	4640      	mov	r0, r8
 800d7b0:	f7f3 f9d2 	bl	8000b58 <__aeabi_d2iz>
 800d7b4:	4606      	mov	r6, r0
 800d7b6:	f7f2 feb5 	bl	8000524 <__aeabi_i2d>
 800d7ba:	3630      	adds	r6, #48	; 0x30
 800d7bc:	4602      	mov	r2, r0
 800d7be:	460b      	mov	r3, r1
 800d7c0:	4640      	mov	r0, r8
 800d7c2:	4649      	mov	r1, r9
 800d7c4:	f7f2 fd60 	bl	8000288 <__aeabi_dsub>
 800d7c8:	f805 6b01 	strb.w	r6, [r5], #1
 800d7cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d7ce:	429d      	cmp	r5, r3
 800d7d0:	4680      	mov	r8, r0
 800d7d2:	4689      	mov	r9, r1
 800d7d4:	f04f 0200 	mov.w	r2, #0
 800d7d8:	d124      	bne.n	800d824 <_dtoa_r+0x60c>
 800d7da:	4b1b      	ldr	r3, [pc, #108]	; (800d848 <_dtoa_r+0x630>)
 800d7dc:	4650      	mov	r0, sl
 800d7de:	4659      	mov	r1, fp
 800d7e0:	f7f2 fd54 	bl	800028c <__adddf3>
 800d7e4:	4602      	mov	r2, r0
 800d7e6:	460b      	mov	r3, r1
 800d7e8:	4640      	mov	r0, r8
 800d7ea:	4649      	mov	r1, r9
 800d7ec:	f7f3 f994 	bl	8000b18 <__aeabi_dcmpgt>
 800d7f0:	2800      	cmp	r0, #0
 800d7f2:	d173      	bne.n	800d8dc <_dtoa_r+0x6c4>
 800d7f4:	4652      	mov	r2, sl
 800d7f6:	465b      	mov	r3, fp
 800d7f8:	4913      	ldr	r1, [pc, #76]	; (800d848 <_dtoa_r+0x630>)
 800d7fa:	2000      	movs	r0, #0
 800d7fc:	f7f2 fd44 	bl	8000288 <__aeabi_dsub>
 800d800:	4602      	mov	r2, r0
 800d802:	460b      	mov	r3, r1
 800d804:	4640      	mov	r0, r8
 800d806:	4649      	mov	r1, r9
 800d808:	f7f3 f968 	bl	8000adc <__aeabi_dcmplt>
 800d80c:	2800      	cmp	r0, #0
 800d80e:	f43f af35 	beq.w	800d67c <_dtoa_r+0x464>
 800d812:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d814:	1e6b      	subs	r3, r5, #1
 800d816:	930f      	str	r3, [sp, #60]	; 0x3c
 800d818:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d81c:	2b30      	cmp	r3, #48	; 0x30
 800d81e:	d0f8      	beq.n	800d812 <_dtoa_r+0x5fa>
 800d820:	9700      	str	r7, [sp, #0]
 800d822:	e049      	b.n	800d8b8 <_dtoa_r+0x6a0>
 800d824:	4b05      	ldr	r3, [pc, #20]	; (800d83c <_dtoa_r+0x624>)
 800d826:	f7f2 fee7 	bl	80005f8 <__aeabi_dmul>
 800d82a:	4680      	mov	r8, r0
 800d82c:	4689      	mov	r9, r1
 800d82e:	e7bd      	b.n	800d7ac <_dtoa_r+0x594>
 800d830:	08023350 	.word	0x08023350
 800d834:	08023328 	.word	0x08023328
 800d838:	3ff00000 	.word	0x3ff00000
 800d83c:	40240000 	.word	0x40240000
 800d840:	401c0000 	.word	0x401c0000
 800d844:	40140000 	.word	0x40140000
 800d848:	3fe00000 	.word	0x3fe00000
 800d84c:	9d01      	ldr	r5, [sp, #4]
 800d84e:	4656      	mov	r6, sl
 800d850:	465f      	mov	r7, fp
 800d852:	4642      	mov	r2, r8
 800d854:	464b      	mov	r3, r9
 800d856:	4630      	mov	r0, r6
 800d858:	4639      	mov	r1, r7
 800d85a:	f7f2 fff7 	bl	800084c <__aeabi_ddiv>
 800d85e:	f7f3 f97b 	bl	8000b58 <__aeabi_d2iz>
 800d862:	4682      	mov	sl, r0
 800d864:	f7f2 fe5e 	bl	8000524 <__aeabi_i2d>
 800d868:	4642      	mov	r2, r8
 800d86a:	464b      	mov	r3, r9
 800d86c:	f7f2 fec4 	bl	80005f8 <__aeabi_dmul>
 800d870:	4602      	mov	r2, r0
 800d872:	460b      	mov	r3, r1
 800d874:	4630      	mov	r0, r6
 800d876:	4639      	mov	r1, r7
 800d878:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d87c:	f7f2 fd04 	bl	8000288 <__aeabi_dsub>
 800d880:	f805 6b01 	strb.w	r6, [r5], #1
 800d884:	9e01      	ldr	r6, [sp, #4]
 800d886:	9f03      	ldr	r7, [sp, #12]
 800d888:	1bae      	subs	r6, r5, r6
 800d88a:	42b7      	cmp	r7, r6
 800d88c:	4602      	mov	r2, r0
 800d88e:	460b      	mov	r3, r1
 800d890:	d135      	bne.n	800d8fe <_dtoa_r+0x6e6>
 800d892:	f7f2 fcfb 	bl	800028c <__adddf3>
 800d896:	4642      	mov	r2, r8
 800d898:	464b      	mov	r3, r9
 800d89a:	4606      	mov	r6, r0
 800d89c:	460f      	mov	r7, r1
 800d89e:	f7f3 f93b 	bl	8000b18 <__aeabi_dcmpgt>
 800d8a2:	b9d0      	cbnz	r0, 800d8da <_dtoa_r+0x6c2>
 800d8a4:	4642      	mov	r2, r8
 800d8a6:	464b      	mov	r3, r9
 800d8a8:	4630      	mov	r0, r6
 800d8aa:	4639      	mov	r1, r7
 800d8ac:	f7f3 f90c 	bl	8000ac8 <__aeabi_dcmpeq>
 800d8b0:	b110      	cbz	r0, 800d8b8 <_dtoa_r+0x6a0>
 800d8b2:	f01a 0f01 	tst.w	sl, #1
 800d8b6:	d110      	bne.n	800d8da <_dtoa_r+0x6c2>
 800d8b8:	4620      	mov	r0, r4
 800d8ba:	ee18 1a10 	vmov	r1, s16
 800d8be:	f000 fe75 	bl	800e5ac <_Bfree>
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	9800      	ldr	r0, [sp, #0]
 800d8c6:	702b      	strb	r3, [r5, #0]
 800d8c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d8ca:	3001      	adds	r0, #1
 800d8cc:	6018      	str	r0, [r3, #0]
 800d8ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	f43f acf1 	beq.w	800d2b8 <_dtoa_r+0xa0>
 800d8d6:	601d      	str	r5, [r3, #0]
 800d8d8:	e4ee      	b.n	800d2b8 <_dtoa_r+0xa0>
 800d8da:	9f00      	ldr	r7, [sp, #0]
 800d8dc:	462b      	mov	r3, r5
 800d8de:	461d      	mov	r5, r3
 800d8e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d8e4:	2a39      	cmp	r2, #57	; 0x39
 800d8e6:	d106      	bne.n	800d8f6 <_dtoa_r+0x6de>
 800d8e8:	9a01      	ldr	r2, [sp, #4]
 800d8ea:	429a      	cmp	r2, r3
 800d8ec:	d1f7      	bne.n	800d8de <_dtoa_r+0x6c6>
 800d8ee:	9901      	ldr	r1, [sp, #4]
 800d8f0:	2230      	movs	r2, #48	; 0x30
 800d8f2:	3701      	adds	r7, #1
 800d8f4:	700a      	strb	r2, [r1, #0]
 800d8f6:	781a      	ldrb	r2, [r3, #0]
 800d8f8:	3201      	adds	r2, #1
 800d8fa:	701a      	strb	r2, [r3, #0]
 800d8fc:	e790      	b.n	800d820 <_dtoa_r+0x608>
 800d8fe:	4ba6      	ldr	r3, [pc, #664]	; (800db98 <_dtoa_r+0x980>)
 800d900:	2200      	movs	r2, #0
 800d902:	f7f2 fe79 	bl	80005f8 <__aeabi_dmul>
 800d906:	2200      	movs	r2, #0
 800d908:	2300      	movs	r3, #0
 800d90a:	4606      	mov	r6, r0
 800d90c:	460f      	mov	r7, r1
 800d90e:	f7f3 f8db 	bl	8000ac8 <__aeabi_dcmpeq>
 800d912:	2800      	cmp	r0, #0
 800d914:	d09d      	beq.n	800d852 <_dtoa_r+0x63a>
 800d916:	e7cf      	b.n	800d8b8 <_dtoa_r+0x6a0>
 800d918:	9a08      	ldr	r2, [sp, #32]
 800d91a:	2a00      	cmp	r2, #0
 800d91c:	f000 80d7 	beq.w	800dace <_dtoa_r+0x8b6>
 800d920:	9a06      	ldr	r2, [sp, #24]
 800d922:	2a01      	cmp	r2, #1
 800d924:	f300 80ba 	bgt.w	800da9c <_dtoa_r+0x884>
 800d928:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d92a:	2a00      	cmp	r2, #0
 800d92c:	f000 80b2 	beq.w	800da94 <_dtoa_r+0x87c>
 800d930:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d934:	9e07      	ldr	r6, [sp, #28]
 800d936:	9d04      	ldr	r5, [sp, #16]
 800d938:	9a04      	ldr	r2, [sp, #16]
 800d93a:	441a      	add	r2, r3
 800d93c:	9204      	str	r2, [sp, #16]
 800d93e:	9a05      	ldr	r2, [sp, #20]
 800d940:	2101      	movs	r1, #1
 800d942:	441a      	add	r2, r3
 800d944:	4620      	mov	r0, r4
 800d946:	9205      	str	r2, [sp, #20]
 800d948:	f000 ff32 	bl	800e7b0 <__i2b>
 800d94c:	4607      	mov	r7, r0
 800d94e:	2d00      	cmp	r5, #0
 800d950:	dd0c      	ble.n	800d96c <_dtoa_r+0x754>
 800d952:	9b05      	ldr	r3, [sp, #20]
 800d954:	2b00      	cmp	r3, #0
 800d956:	dd09      	ble.n	800d96c <_dtoa_r+0x754>
 800d958:	42ab      	cmp	r3, r5
 800d95a:	9a04      	ldr	r2, [sp, #16]
 800d95c:	bfa8      	it	ge
 800d95e:	462b      	movge	r3, r5
 800d960:	1ad2      	subs	r2, r2, r3
 800d962:	9204      	str	r2, [sp, #16]
 800d964:	9a05      	ldr	r2, [sp, #20]
 800d966:	1aed      	subs	r5, r5, r3
 800d968:	1ad3      	subs	r3, r2, r3
 800d96a:	9305      	str	r3, [sp, #20]
 800d96c:	9b07      	ldr	r3, [sp, #28]
 800d96e:	b31b      	cbz	r3, 800d9b8 <_dtoa_r+0x7a0>
 800d970:	9b08      	ldr	r3, [sp, #32]
 800d972:	2b00      	cmp	r3, #0
 800d974:	f000 80af 	beq.w	800dad6 <_dtoa_r+0x8be>
 800d978:	2e00      	cmp	r6, #0
 800d97a:	dd13      	ble.n	800d9a4 <_dtoa_r+0x78c>
 800d97c:	4639      	mov	r1, r7
 800d97e:	4632      	mov	r2, r6
 800d980:	4620      	mov	r0, r4
 800d982:	f000 ffd5 	bl	800e930 <__pow5mult>
 800d986:	ee18 2a10 	vmov	r2, s16
 800d98a:	4601      	mov	r1, r0
 800d98c:	4607      	mov	r7, r0
 800d98e:	4620      	mov	r0, r4
 800d990:	f000 ff24 	bl	800e7dc <__multiply>
 800d994:	ee18 1a10 	vmov	r1, s16
 800d998:	4680      	mov	r8, r0
 800d99a:	4620      	mov	r0, r4
 800d99c:	f000 fe06 	bl	800e5ac <_Bfree>
 800d9a0:	ee08 8a10 	vmov	s16, r8
 800d9a4:	9b07      	ldr	r3, [sp, #28]
 800d9a6:	1b9a      	subs	r2, r3, r6
 800d9a8:	d006      	beq.n	800d9b8 <_dtoa_r+0x7a0>
 800d9aa:	ee18 1a10 	vmov	r1, s16
 800d9ae:	4620      	mov	r0, r4
 800d9b0:	f000 ffbe 	bl	800e930 <__pow5mult>
 800d9b4:	ee08 0a10 	vmov	s16, r0
 800d9b8:	2101      	movs	r1, #1
 800d9ba:	4620      	mov	r0, r4
 800d9bc:	f000 fef8 	bl	800e7b0 <__i2b>
 800d9c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	4606      	mov	r6, r0
 800d9c6:	f340 8088 	ble.w	800dada <_dtoa_r+0x8c2>
 800d9ca:	461a      	mov	r2, r3
 800d9cc:	4601      	mov	r1, r0
 800d9ce:	4620      	mov	r0, r4
 800d9d0:	f000 ffae 	bl	800e930 <__pow5mult>
 800d9d4:	9b06      	ldr	r3, [sp, #24]
 800d9d6:	2b01      	cmp	r3, #1
 800d9d8:	4606      	mov	r6, r0
 800d9da:	f340 8081 	ble.w	800dae0 <_dtoa_r+0x8c8>
 800d9de:	f04f 0800 	mov.w	r8, #0
 800d9e2:	6933      	ldr	r3, [r6, #16]
 800d9e4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d9e8:	6918      	ldr	r0, [r3, #16]
 800d9ea:	f000 fe91 	bl	800e710 <__hi0bits>
 800d9ee:	f1c0 0020 	rsb	r0, r0, #32
 800d9f2:	9b05      	ldr	r3, [sp, #20]
 800d9f4:	4418      	add	r0, r3
 800d9f6:	f010 001f 	ands.w	r0, r0, #31
 800d9fa:	f000 8092 	beq.w	800db22 <_dtoa_r+0x90a>
 800d9fe:	f1c0 0320 	rsb	r3, r0, #32
 800da02:	2b04      	cmp	r3, #4
 800da04:	f340 808a 	ble.w	800db1c <_dtoa_r+0x904>
 800da08:	f1c0 001c 	rsb	r0, r0, #28
 800da0c:	9b04      	ldr	r3, [sp, #16]
 800da0e:	4403      	add	r3, r0
 800da10:	9304      	str	r3, [sp, #16]
 800da12:	9b05      	ldr	r3, [sp, #20]
 800da14:	4403      	add	r3, r0
 800da16:	4405      	add	r5, r0
 800da18:	9305      	str	r3, [sp, #20]
 800da1a:	9b04      	ldr	r3, [sp, #16]
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	dd07      	ble.n	800da30 <_dtoa_r+0x818>
 800da20:	ee18 1a10 	vmov	r1, s16
 800da24:	461a      	mov	r2, r3
 800da26:	4620      	mov	r0, r4
 800da28:	f000 ffdc 	bl	800e9e4 <__lshift>
 800da2c:	ee08 0a10 	vmov	s16, r0
 800da30:	9b05      	ldr	r3, [sp, #20]
 800da32:	2b00      	cmp	r3, #0
 800da34:	dd05      	ble.n	800da42 <_dtoa_r+0x82a>
 800da36:	4631      	mov	r1, r6
 800da38:	461a      	mov	r2, r3
 800da3a:	4620      	mov	r0, r4
 800da3c:	f000 ffd2 	bl	800e9e4 <__lshift>
 800da40:	4606      	mov	r6, r0
 800da42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da44:	2b00      	cmp	r3, #0
 800da46:	d06e      	beq.n	800db26 <_dtoa_r+0x90e>
 800da48:	ee18 0a10 	vmov	r0, s16
 800da4c:	4631      	mov	r1, r6
 800da4e:	f001 f839 	bl	800eac4 <__mcmp>
 800da52:	2800      	cmp	r0, #0
 800da54:	da67      	bge.n	800db26 <_dtoa_r+0x90e>
 800da56:	9b00      	ldr	r3, [sp, #0]
 800da58:	3b01      	subs	r3, #1
 800da5a:	ee18 1a10 	vmov	r1, s16
 800da5e:	9300      	str	r3, [sp, #0]
 800da60:	220a      	movs	r2, #10
 800da62:	2300      	movs	r3, #0
 800da64:	4620      	mov	r0, r4
 800da66:	f000 fdc3 	bl	800e5f0 <__multadd>
 800da6a:	9b08      	ldr	r3, [sp, #32]
 800da6c:	ee08 0a10 	vmov	s16, r0
 800da70:	2b00      	cmp	r3, #0
 800da72:	f000 81b1 	beq.w	800ddd8 <_dtoa_r+0xbc0>
 800da76:	2300      	movs	r3, #0
 800da78:	4639      	mov	r1, r7
 800da7a:	220a      	movs	r2, #10
 800da7c:	4620      	mov	r0, r4
 800da7e:	f000 fdb7 	bl	800e5f0 <__multadd>
 800da82:	9b02      	ldr	r3, [sp, #8]
 800da84:	2b00      	cmp	r3, #0
 800da86:	4607      	mov	r7, r0
 800da88:	f300 808e 	bgt.w	800dba8 <_dtoa_r+0x990>
 800da8c:	9b06      	ldr	r3, [sp, #24]
 800da8e:	2b02      	cmp	r3, #2
 800da90:	dc51      	bgt.n	800db36 <_dtoa_r+0x91e>
 800da92:	e089      	b.n	800dba8 <_dtoa_r+0x990>
 800da94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800da96:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800da9a:	e74b      	b.n	800d934 <_dtoa_r+0x71c>
 800da9c:	9b03      	ldr	r3, [sp, #12]
 800da9e:	1e5e      	subs	r6, r3, #1
 800daa0:	9b07      	ldr	r3, [sp, #28]
 800daa2:	42b3      	cmp	r3, r6
 800daa4:	bfbf      	itttt	lt
 800daa6:	9b07      	ldrlt	r3, [sp, #28]
 800daa8:	9607      	strlt	r6, [sp, #28]
 800daaa:	1af2      	sublt	r2, r6, r3
 800daac:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800daae:	bfb6      	itet	lt
 800dab0:	189b      	addlt	r3, r3, r2
 800dab2:	1b9e      	subge	r6, r3, r6
 800dab4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800dab6:	9b03      	ldr	r3, [sp, #12]
 800dab8:	bfb8      	it	lt
 800daba:	2600      	movlt	r6, #0
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	bfb7      	itett	lt
 800dac0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800dac4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800dac8:	1a9d      	sublt	r5, r3, r2
 800daca:	2300      	movlt	r3, #0
 800dacc:	e734      	b.n	800d938 <_dtoa_r+0x720>
 800dace:	9e07      	ldr	r6, [sp, #28]
 800dad0:	9d04      	ldr	r5, [sp, #16]
 800dad2:	9f08      	ldr	r7, [sp, #32]
 800dad4:	e73b      	b.n	800d94e <_dtoa_r+0x736>
 800dad6:	9a07      	ldr	r2, [sp, #28]
 800dad8:	e767      	b.n	800d9aa <_dtoa_r+0x792>
 800dada:	9b06      	ldr	r3, [sp, #24]
 800dadc:	2b01      	cmp	r3, #1
 800dade:	dc18      	bgt.n	800db12 <_dtoa_r+0x8fa>
 800dae0:	f1ba 0f00 	cmp.w	sl, #0
 800dae4:	d115      	bne.n	800db12 <_dtoa_r+0x8fa>
 800dae6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800daea:	b993      	cbnz	r3, 800db12 <_dtoa_r+0x8fa>
 800daec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800daf0:	0d1b      	lsrs	r3, r3, #20
 800daf2:	051b      	lsls	r3, r3, #20
 800daf4:	b183      	cbz	r3, 800db18 <_dtoa_r+0x900>
 800daf6:	9b04      	ldr	r3, [sp, #16]
 800daf8:	3301      	adds	r3, #1
 800dafa:	9304      	str	r3, [sp, #16]
 800dafc:	9b05      	ldr	r3, [sp, #20]
 800dafe:	3301      	adds	r3, #1
 800db00:	9305      	str	r3, [sp, #20]
 800db02:	f04f 0801 	mov.w	r8, #1
 800db06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db08:	2b00      	cmp	r3, #0
 800db0a:	f47f af6a 	bne.w	800d9e2 <_dtoa_r+0x7ca>
 800db0e:	2001      	movs	r0, #1
 800db10:	e76f      	b.n	800d9f2 <_dtoa_r+0x7da>
 800db12:	f04f 0800 	mov.w	r8, #0
 800db16:	e7f6      	b.n	800db06 <_dtoa_r+0x8ee>
 800db18:	4698      	mov	r8, r3
 800db1a:	e7f4      	b.n	800db06 <_dtoa_r+0x8ee>
 800db1c:	f43f af7d 	beq.w	800da1a <_dtoa_r+0x802>
 800db20:	4618      	mov	r0, r3
 800db22:	301c      	adds	r0, #28
 800db24:	e772      	b.n	800da0c <_dtoa_r+0x7f4>
 800db26:	9b03      	ldr	r3, [sp, #12]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	dc37      	bgt.n	800db9c <_dtoa_r+0x984>
 800db2c:	9b06      	ldr	r3, [sp, #24]
 800db2e:	2b02      	cmp	r3, #2
 800db30:	dd34      	ble.n	800db9c <_dtoa_r+0x984>
 800db32:	9b03      	ldr	r3, [sp, #12]
 800db34:	9302      	str	r3, [sp, #8]
 800db36:	9b02      	ldr	r3, [sp, #8]
 800db38:	b96b      	cbnz	r3, 800db56 <_dtoa_r+0x93e>
 800db3a:	4631      	mov	r1, r6
 800db3c:	2205      	movs	r2, #5
 800db3e:	4620      	mov	r0, r4
 800db40:	f000 fd56 	bl	800e5f0 <__multadd>
 800db44:	4601      	mov	r1, r0
 800db46:	4606      	mov	r6, r0
 800db48:	ee18 0a10 	vmov	r0, s16
 800db4c:	f000 ffba 	bl	800eac4 <__mcmp>
 800db50:	2800      	cmp	r0, #0
 800db52:	f73f adbb 	bgt.w	800d6cc <_dtoa_r+0x4b4>
 800db56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db58:	9d01      	ldr	r5, [sp, #4]
 800db5a:	43db      	mvns	r3, r3
 800db5c:	9300      	str	r3, [sp, #0]
 800db5e:	f04f 0800 	mov.w	r8, #0
 800db62:	4631      	mov	r1, r6
 800db64:	4620      	mov	r0, r4
 800db66:	f000 fd21 	bl	800e5ac <_Bfree>
 800db6a:	2f00      	cmp	r7, #0
 800db6c:	f43f aea4 	beq.w	800d8b8 <_dtoa_r+0x6a0>
 800db70:	f1b8 0f00 	cmp.w	r8, #0
 800db74:	d005      	beq.n	800db82 <_dtoa_r+0x96a>
 800db76:	45b8      	cmp	r8, r7
 800db78:	d003      	beq.n	800db82 <_dtoa_r+0x96a>
 800db7a:	4641      	mov	r1, r8
 800db7c:	4620      	mov	r0, r4
 800db7e:	f000 fd15 	bl	800e5ac <_Bfree>
 800db82:	4639      	mov	r1, r7
 800db84:	4620      	mov	r0, r4
 800db86:	f000 fd11 	bl	800e5ac <_Bfree>
 800db8a:	e695      	b.n	800d8b8 <_dtoa_r+0x6a0>
 800db8c:	2600      	movs	r6, #0
 800db8e:	4637      	mov	r7, r6
 800db90:	e7e1      	b.n	800db56 <_dtoa_r+0x93e>
 800db92:	9700      	str	r7, [sp, #0]
 800db94:	4637      	mov	r7, r6
 800db96:	e599      	b.n	800d6cc <_dtoa_r+0x4b4>
 800db98:	40240000 	.word	0x40240000
 800db9c:	9b08      	ldr	r3, [sp, #32]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	f000 80ca 	beq.w	800dd38 <_dtoa_r+0xb20>
 800dba4:	9b03      	ldr	r3, [sp, #12]
 800dba6:	9302      	str	r3, [sp, #8]
 800dba8:	2d00      	cmp	r5, #0
 800dbaa:	dd05      	ble.n	800dbb8 <_dtoa_r+0x9a0>
 800dbac:	4639      	mov	r1, r7
 800dbae:	462a      	mov	r2, r5
 800dbb0:	4620      	mov	r0, r4
 800dbb2:	f000 ff17 	bl	800e9e4 <__lshift>
 800dbb6:	4607      	mov	r7, r0
 800dbb8:	f1b8 0f00 	cmp.w	r8, #0
 800dbbc:	d05b      	beq.n	800dc76 <_dtoa_r+0xa5e>
 800dbbe:	6879      	ldr	r1, [r7, #4]
 800dbc0:	4620      	mov	r0, r4
 800dbc2:	f000 fcb3 	bl	800e52c <_Balloc>
 800dbc6:	4605      	mov	r5, r0
 800dbc8:	b928      	cbnz	r0, 800dbd6 <_dtoa_r+0x9be>
 800dbca:	4b87      	ldr	r3, [pc, #540]	; (800dde8 <_dtoa_r+0xbd0>)
 800dbcc:	4602      	mov	r2, r0
 800dbce:	f240 21ea 	movw	r1, #746	; 0x2ea
 800dbd2:	f7ff bb3b 	b.w	800d24c <_dtoa_r+0x34>
 800dbd6:	693a      	ldr	r2, [r7, #16]
 800dbd8:	3202      	adds	r2, #2
 800dbda:	0092      	lsls	r2, r2, #2
 800dbdc:	f107 010c 	add.w	r1, r7, #12
 800dbe0:	300c      	adds	r0, #12
 800dbe2:	f000 fc95 	bl	800e510 <memcpy>
 800dbe6:	2201      	movs	r2, #1
 800dbe8:	4629      	mov	r1, r5
 800dbea:	4620      	mov	r0, r4
 800dbec:	f000 fefa 	bl	800e9e4 <__lshift>
 800dbf0:	9b01      	ldr	r3, [sp, #4]
 800dbf2:	f103 0901 	add.w	r9, r3, #1
 800dbf6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800dbfa:	4413      	add	r3, r2
 800dbfc:	9305      	str	r3, [sp, #20]
 800dbfe:	f00a 0301 	and.w	r3, sl, #1
 800dc02:	46b8      	mov	r8, r7
 800dc04:	9304      	str	r3, [sp, #16]
 800dc06:	4607      	mov	r7, r0
 800dc08:	4631      	mov	r1, r6
 800dc0a:	ee18 0a10 	vmov	r0, s16
 800dc0e:	f7ff fa77 	bl	800d100 <quorem>
 800dc12:	4641      	mov	r1, r8
 800dc14:	9002      	str	r0, [sp, #8]
 800dc16:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800dc1a:	ee18 0a10 	vmov	r0, s16
 800dc1e:	f000 ff51 	bl	800eac4 <__mcmp>
 800dc22:	463a      	mov	r2, r7
 800dc24:	9003      	str	r0, [sp, #12]
 800dc26:	4631      	mov	r1, r6
 800dc28:	4620      	mov	r0, r4
 800dc2a:	f000 ff67 	bl	800eafc <__mdiff>
 800dc2e:	68c2      	ldr	r2, [r0, #12]
 800dc30:	f109 3bff 	add.w	fp, r9, #4294967295
 800dc34:	4605      	mov	r5, r0
 800dc36:	bb02      	cbnz	r2, 800dc7a <_dtoa_r+0xa62>
 800dc38:	4601      	mov	r1, r0
 800dc3a:	ee18 0a10 	vmov	r0, s16
 800dc3e:	f000 ff41 	bl	800eac4 <__mcmp>
 800dc42:	4602      	mov	r2, r0
 800dc44:	4629      	mov	r1, r5
 800dc46:	4620      	mov	r0, r4
 800dc48:	9207      	str	r2, [sp, #28]
 800dc4a:	f000 fcaf 	bl	800e5ac <_Bfree>
 800dc4e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800dc52:	ea43 0102 	orr.w	r1, r3, r2
 800dc56:	9b04      	ldr	r3, [sp, #16]
 800dc58:	430b      	orrs	r3, r1
 800dc5a:	464d      	mov	r5, r9
 800dc5c:	d10f      	bne.n	800dc7e <_dtoa_r+0xa66>
 800dc5e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dc62:	d02a      	beq.n	800dcba <_dtoa_r+0xaa2>
 800dc64:	9b03      	ldr	r3, [sp, #12]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	dd02      	ble.n	800dc70 <_dtoa_r+0xa58>
 800dc6a:	9b02      	ldr	r3, [sp, #8]
 800dc6c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800dc70:	f88b a000 	strb.w	sl, [fp]
 800dc74:	e775      	b.n	800db62 <_dtoa_r+0x94a>
 800dc76:	4638      	mov	r0, r7
 800dc78:	e7ba      	b.n	800dbf0 <_dtoa_r+0x9d8>
 800dc7a:	2201      	movs	r2, #1
 800dc7c:	e7e2      	b.n	800dc44 <_dtoa_r+0xa2c>
 800dc7e:	9b03      	ldr	r3, [sp, #12]
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	db04      	blt.n	800dc8e <_dtoa_r+0xa76>
 800dc84:	9906      	ldr	r1, [sp, #24]
 800dc86:	430b      	orrs	r3, r1
 800dc88:	9904      	ldr	r1, [sp, #16]
 800dc8a:	430b      	orrs	r3, r1
 800dc8c:	d122      	bne.n	800dcd4 <_dtoa_r+0xabc>
 800dc8e:	2a00      	cmp	r2, #0
 800dc90:	ddee      	ble.n	800dc70 <_dtoa_r+0xa58>
 800dc92:	ee18 1a10 	vmov	r1, s16
 800dc96:	2201      	movs	r2, #1
 800dc98:	4620      	mov	r0, r4
 800dc9a:	f000 fea3 	bl	800e9e4 <__lshift>
 800dc9e:	4631      	mov	r1, r6
 800dca0:	ee08 0a10 	vmov	s16, r0
 800dca4:	f000 ff0e 	bl	800eac4 <__mcmp>
 800dca8:	2800      	cmp	r0, #0
 800dcaa:	dc03      	bgt.n	800dcb4 <_dtoa_r+0xa9c>
 800dcac:	d1e0      	bne.n	800dc70 <_dtoa_r+0xa58>
 800dcae:	f01a 0f01 	tst.w	sl, #1
 800dcb2:	d0dd      	beq.n	800dc70 <_dtoa_r+0xa58>
 800dcb4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dcb8:	d1d7      	bne.n	800dc6a <_dtoa_r+0xa52>
 800dcba:	2339      	movs	r3, #57	; 0x39
 800dcbc:	f88b 3000 	strb.w	r3, [fp]
 800dcc0:	462b      	mov	r3, r5
 800dcc2:	461d      	mov	r5, r3
 800dcc4:	3b01      	subs	r3, #1
 800dcc6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800dcca:	2a39      	cmp	r2, #57	; 0x39
 800dccc:	d071      	beq.n	800ddb2 <_dtoa_r+0xb9a>
 800dcce:	3201      	adds	r2, #1
 800dcd0:	701a      	strb	r2, [r3, #0]
 800dcd2:	e746      	b.n	800db62 <_dtoa_r+0x94a>
 800dcd4:	2a00      	cmp	r2, #0
 800dcd6:	dd07      	ble.n	800dce8 <_dtoa_r+0xad0>
 800dcd8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dcdc:	d0ed      	beq.n	800dcba <_dtoa_r+0xaa2>
 800dcde:	f10a 0301 	add.w	r3, sl, #1
 800dce2:	f88b 3000 	strb.w	r3, [fp]
 800dce6:	e73c      	b.n	800db62 <_dtoa_r+0x94a>
 800dce8:	9b05      	ldr	r3, [sp, #20]
 800dcea:	f809 ac01 	strb.w	sl, [r9, #-1]
 800dcee:	4599      	cmp	r9, r3
 800dcf0:	d047      	beq.n	800dd82 <_dtoa_r+0xb6a>
 800dcf2:	ee18 1a10 	vmov	r1, s16
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	220a      	movs	r2, #10
 800dcfa:	4620      	mov	r0, r4
 800dcfc:	f000 fc78 	bl	800e5f0 <__multadd>
 800dd00:	45b8      	cmp	r8, r7
 800dd02:	ee08 0a10 	vmov	s16, r0
 800dd06:	f04f 0300 	mov.w	r3, #0
 800dd0a:	f04f 020a 	mov.w	r2, #10
 800dd0e:	4641      	mov	r1, r8
 800dd10:	4620      	mov	r0, r4
 800dd12:	d106      	bne.n	800dd22 <_dtoa_r+0xb0a>
 800dd14:	f000 fc6c 	bl	800e5f0 <__multadd>
 800dd18:	4680      	mov	r8, r0
 800dd1a:	4607      	mov	r7, r0
 800dd1c:	f109 0901 	add.w	r9, r9, #1
 800dd20:	e772      	b.n	800dc08 <_dtoa_r+0x9f0>
 800dd22:	f000 fc65 	bl	800e5f0 <__multadd>
 800dd26:	4639      	mov	r1, r7
 800dd28:	4680      	mov	r8, r0
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	220a      	movs	r2, #10
 800dd2e:	4620      	mov	r0, r4
 800dd30:	f000 fc5e 	bl	800e5f0 <__multadd>
 800dd34:	4607      	mov	r7, r0
 800dd36:	e7f1      	b.n	800dd1c <_dtoa_r+0xb04>
 800dd38:	9b03      	ldr	r3, [sp, #12]
 800dd3a:	9302      	str	r3, [sp, #8]
 800dd3c:	9d01      	ldr	r5, [sp, #4]
 800dd3e:	ee18 0a10 	vmov	r0, s16
 800dd42:	4631      	mov	r1, r6
 800dd44:	f7ff f9dc 	bl	800d100 <quorem>
 800dd48:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800dd4c:	9b01      	ldr	r3, [sp, #4]
 800dd4e:	f805 ab01 	strb.w	sl, [r5], #1
 800dd52:	1aea      	subs	r2, r5, r3
 800dd54:	9b02      	ldr	r3, [sp, #8]
 800dd56:	4293      	cmp	r3, r2
 800dd58:	dd09      	ble.n	800dd6e <_dtoa_r+0xb56>
 800dd5a:	ee18 1a10 	vmov	r1, s16
 800dd5e:	2300      	movs	r3, #0
 800dd60:	220a      	movs	r2, #10
 800dd62:	4620      	mov	r0, r4
 800dd64:	f000 fc44 	bl	800e5f0 <__multadd>
 800dd68:	ee08 0a10 	vmov	s16, r0
 800dd6c:	e7e7      	b.n	800dd3e <_dtoa_r+0xb26>
 800dd6e:	9b02      	ldr	r3, [sp, #8]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	bfc8      	it	gt
 800dd74:	461d      	movgt	r5, r3
 800dd76:	9b01      	ldr	r3, [sp, #4]
 800dd78:	bfd8      	it	le
 800dd7a:	2501      	movle	r5, #1
 800dd7c:	441d      	add	r5, r3
 800dd7e:	f04f 0800 	mov.w	r8, #0
 800dd82:	ee18 1a10 	vmov	r1, s16
 800dd86:	2201      	movs	r2, #1
 800dd88:	4620      	mov	r0, r4
 800dd8a:	f000 fe2b 	bl	800e9e4 <__lshift>
 800dd8e:	4631      	mov	r1, r6
 800dd90:	ee08 0a10 	vmov	s16, r0
 800dd94:	f000 fe96 	bl	800eac4 <__mcmp>
 800dd98:	2800      	cmp	r0, #0
 800dd9a:	dc91      	bgt.n	800dcc0 <_dtoa_r+0xaa8>
 800dd9c:	d102      	bne.n	800dda4 <_dtoa_r+0xb8c>
 800dd9e:	f01a 0f01 	tst.w	sl, #1
 800dda2:	d18d      	bne.n	800dcc0 <_dtoa_r+0xaa8>
 800dda4:	462b      	mov	r3, r5
 800dda6:	461d      	mov	r5, r3
 800dda8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ddac:	2a30      	cmp	r2, #48	; 0x30
 800ddae:	d0fa      	beq.n	800dda6 <_dtoa_r+0xb8e>
 800ddb0:	e6d7      	b.n	800db62 <_dtoa_r+0x94a>
 800ddb2:	9a01      	ldr	r2, [sp, #4]
 800ddb4:	429a      	cmp	r2, r3
 800ddb6:	d184      	bne.n	800dcc2 <_dtoa_r+0xaaa>
 800ddb8:	9b00      	ldr	r3, [sp, #0]
 800ddba:	3301      	adds	r3, #1
 800ddbc:	9300      	str	r3, [sp, #0]
 800ddbe:	2331      	movs	r3, #49	; 0x31
 800ddc0:	7013      	strb	r3, [r2, #0]
 800ddc2:	e6ce      	b.n	800db62 <_dtoa_r+0x94a>
 800ddc4:	4b09      	ldr	r3, [pc, #36]	; (800ddec <_dtoa_r+0xbd4>)
 800ddc6:	f7ff ba95 	b.w	800d2f4 <_dtoa_r+0xdc>
 800ddca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	f47f aa6e 	bne.w	800d2ae <_dtoa_r+0x96>
 800ddd2:	4b07      	ldr	r3, [pc, #28]	; (800ddf0 <_dtoa_r+0xbd8>)
 800ddd4:	f7ff ba8e 	b.w	800d2f4 <_dtoa_r+0xdc>
 800ddd8:	9b02      	ldr	r3, [sp, #8]
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	dcae      	bgt.n	800dd3c <_dtoa_r+0xb24>
 800ddde:	9b06      	ldr	r3, [sp, #24]
 800dde0:	2b02      	cmp	r3, #2
 800dde2:	f73f aea8 	bgt.w	800db36 <_dtoa_r+0x91e>
 800dde6:	e7a9      	b.n	800dd3c <_dtoa_r+0xb24>
 800dde8:	08023240 	.word	0x08023240
 800ddec:	08023044 	.word	0x08023044
 800ddf0:	080231c1 	.word	0x080231c1

0800ddf4 <rshift>:
 800ddf4:	6903      	ldr	r3, [r0, #16]
 800ddf6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ddfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ddfe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800de02:	f100 0414 	add.w	r4, r0, #20
 800de06:	dd45      	ble.n	800de94 <rshift+0xa0>
 800de08:	f011 011f 	ands.w	r1, r1, #31
 800de0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800de10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800de14:	d10c      	bne.n	800de30 <rshift+0x3c>
 800de16:	f100 0710 	add.w	r7, r0, #16
 800de1a:	4629      	mov	r1, r5
 800de1c:	42b1      	cmp	r1, r6
 800de1e:	d334      	bcc.n	800de8a <rshift+0x96>
 800de20:	1a9b      	subs	r3, r3, r2
 800de22:	009b      	lsls	r3, r3, #2
 800de24:	1eea      	subs	r2, r5, #3
 800de26:	4296      	cmp	r6, r2
 800de28:	bf38      	it	cc
 800de2a:	2300      	movcc	r3, #0
 800de2c:	4423      	add	r3, r4
 800de2e:	e015      	b.n	800de5c <rshift+0x68>
 800de30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800de34:	f1c1 0820 	rsb	r8, r1, #32
 800de38:	40cf      	lsrs	r7, r1
 800de3a:	f105 0e04 	add.w	lr, r5, #4
 800de3e:	46a1      	mov	r9, r4
 800de40:	4576      	cmp	r6, lr
 800de42:	46f4      	mov	ip, lr
 800de44:	d815      	bhi.n	800de72 <rshift+0x7e>
 800de46:	1a9a      	subs	r2, r3, r2
 800de48:	0092      	lsls	r2, r2, #2
 800de4a:	3a04      	subs	r2, #4
 800de4c:	3501      	adds	r5, #1
 800de4e:	42ae      	cmp	r6, r5
 800de50:	bf38      	it	cc
 800de52:	2200      	movcc	r2, #0
 800de54:	18a3      	adds	r3, r4, r2
 800de56:	50a7      	str	r7, [r4, r2]
 800de58:	b107      	cbz	r7, 800de5c <rshift+0x68>
 800de5a:	3304      	adds	r3, #4
 800de5c:	1b1a      	subs	r2, r3, r4
 800de5e:	42a3      	cmp	r3, r4
 800de60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800de64:	bf08      	it	eq
 800de66:	2300      	moveq	r3, #0
 800de68:	6102      	str	r2, [r0, #16]
 800de6a:	bf08      	it	eq
 800de6c:	6143      	streq	r3, [r0, #20]
 800de6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800de72:	f8dc c000 	ldr.w	ip, [ip]
 800de76:	fa0c fc08 	lsl.w	ip, ip, r8
 800de7a:	ea4c 0707 	orr.w	r7, ip, r7
 800de7e:	f849 7b04 	str.w	r7, [r9], #4
 800de82:	f85e 7b04 	ldr.w	r7, [lr], #4
 800de86:	40cf      	lsrs	r7, r1
 800de88:	e7da      	b.n	800de40 <rshift+0x4c>
 800de8a:	f851 cb04 	ldr.w	ip, [r1], #4
 800de8e:	f847 cf04 	str.w	ip, [r7, #4]!
 800de92:	e7c3      	b.n	800de1c <rshift+0x28>
 800de94:	4623      	mov	r3, r4
 800de96:	e7e1      	b.n	800de5c <rshift+0x68>

0800de98 <__hexdig_fun>:
 800de98:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800de9c:	2b09      	cmp	r3, #9
 800de9e:	d802      	bhi.n	800dea6 <__hexdig_fun+0xe>
 800dea0:	3820      	subs	r0, #32
 800dea2:	b2c0      	uxtb	r0, r0
 800dea4:	4770      	bx	lr
 800dea6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800deaa:	2b05      	cmp	r3, #5
 800deac:	d801      	bhi.n	800deb2 <__hexdig_fun+0x1a>
 800deae:	3847      	subs	r0, #71	; 0x47
 800deb0:	e7f7      	b.n	800dea2 <__hexdig_fun+0xa>
 800deb2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800deb6:	2b05      	cmp	r3, #5
 800deb8:	d801      	bhi.n	800debe <__hexdig_fun+0x26>
 800deba:	3827      	subs	r0, #39	; 0x27
 800debc:	e7f1      	b.n	800dea2 <__hexdig_fun+0xa>
 800debe:	2000      	movs	r0, #0
 800dec0:	4770      	bx	lr
	...

0800dec4 <__gethex>:
 800dec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dec8:	ed2d 8b02 	vpush	{d8}
 800decc:	b089      	sub	sp, #36	; 0x24
 800dece:	ee08 0a10 	vmov	s16, r0
 800ded2:	9304      	str	r3, [sp, #16]
 800ded4:	4bb4      	ldr	r3, [pc, #720]	; (800e1a8 <__gethex+0x2e4>)
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	9301      	str	r3, [sp, #4]
 800deda:	4618      	mov	r0, r3
 800dedc:	468b      	mov	fp, r1
 800dede:	4690      	mov	r8, r2
 800dee0:	f7f2 f976 	bl	80001d0 <strlen>
 800dee4:	9b01      	ldr	r3, [sp, #4]
 800dee6:	f8db 2000 	ldr.w	r2, [fp]
 800deea:	4403      	add	r3, r0
 800deec:	4682      	mov	sl, r0
 800deee:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800def2:	9305      	str	r3, [sp, #20]
 800def4:	1c93      	adds	r3, r2, #2
 800def6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800defa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800defe:	32fe      	adds	r2, #254	; 0xfe
 800df00:	18d1      	adds	r1, r2, r3
 800df02:	461f      	mov	r7, r3
 800df04:	f813 0b01 	ldrb.w	r0, [r3], #1
 800df08:	9100      	str	r1, [sp, #0]
 800df0a:	2830      	cmp	r0, #48	; 0x30
 800df0c:	d0f8      	beq.n	800df00 <__gethex+0x3c>
 800df0e:	f7ff ffc3 	bl	800de98 <__hexdig_fun>
 800df12:	4604      	mov	r4, r0
 800df14:	2800      	cmp	r0, #0
 800df16:	d13a      	bne.n	800df8e <__gethex+0xca>
 800df18:	9901      	ldr	r1, [sp, #4]
 800df1a:	4652      	mov	r2, sl
 800df1c:	4638      	mov	r0, r7
 800df1e:	f001 fa33 	bl	800f388 <strncmp>
 800df22:	4605      	mov	r5, r0
 800df24:	2800      	cmp	r0, #0
 800df26:	d168      	bne.n	800dffa <__gethex+0x136>
 800df28:	f817 000a 	ldrb.w	r0, [r7, sl]
 800df2c:	eb07 060a 	add.w	r6, r7, sl
 800df30:	f7ff ffb2 	bl	800de98 <__hexdig_fun>
 800df34:	2800      	cmp	r0, #0
 800df36:	d062      	beq.n	800dffe <__gethex+0x13a>
 800df38:	4633      	mov	r3, r6
 800df3a:	7818      	ldrb	r0, [r3, #0]
 800df3c:	2830      	cmp	r0, #48	; 0x30
 800df3e:	461f      	mov	r7, r3
 800df40:	f103 0301 	add.w	r3, r3, #1
 800df44:	d0f9      	beq.n	800df3a <__gethex+0x76>
 800df46:	f7ff ffa7 	bl	800de98 <__hexdig_fun>
 800df4a:	2301      	movs	r3, #1
 800df4c:	fab0 f480 	clz	r4, r0
 800df50:	0964      	lsrs	r4, r4, #5
 800df52:	4635      	mov	r5, r6
 800df54:	9300      	str	r3, [sp, #0]
 800df56:	463a      	mov	r2, r7
 800df58:	4616      	mov	r6, r2
 800df5a:	3201      	adds	r2, #1
 800df5c:	7830      	ldrb	r0, [r6, #0]
 800df5e:	f7ff ff9b 	bl	800de98 <__hexdig_fun>
 800df62:	2800      	cmp	r0, #0
 800df64:	d1f8      	bne.n	800df58 <__gethex+0x94>
 800df66:	9901      	ldr	r1, [sp, #4]
 800df68:	4652      	mov	r2, sl
 800df6a:	4630      	mov	r0, r6
 800df6c:	f001 fa0c 	bl	800f388 <strncmp>
 800df70:	b980      	cbnz	r0, 800df94 <__gethex+0xd0>
 800df72:	b94d      	cbnz	r5, 800df88 <__gethex+0xc4>
 800df74:	eb06 050a 	add.w	r5, r6, sl
 800df78:	462a      	mov	r2, r5
 800df7a:	4616      	mov	r6, r2
 800df7c:	3201      	adds	r2, #1
 800df7e:	7830      	ldrb	r0, [r6, #0]
 800df80:	f7ff ff8a 	bl	800de98 <__hexdig_fun>
 800df84:	2800      	cmp	r0, #0
 800df86:	d1f8      	bne.n	800df7a <__gethex+0xb6>
 800df88:	1bad      	subs	r5, r5, r6
 800df8a:	00ad      	lsls	r5, r5, #2
 800df8c:	e004      	b.n	800df98 <__gethex+0xd4>
 800df8e:	2400      	movs	r4, #0
 800df90:	4625      	mov	r5, r4
 800df92:	e7e0      	b.n	800df56 <__gethex+0x92>
 800df94:	2d00      	cmp	r5, #0
 800df96:	d1f7      	bne.n	800df88 <__gethex+0xc4>
 800df98:	7833      	ldrb	r3, [r6, #0]
 800df9a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800df9e:	2b50      	cmp	r3, #80	; 0x50
 800dfa0:	d13b      	bne.n	800e01a <__gethex+0x156>
 800dfa2:	7873      	ldrb	r3, [r6, #1]
 800dfa4:	2b2b      	cmp	r3, #43	; 0x2b
 800dfa6:	d02c      	beq.n	800e002 <__gethex+0x13e>
 800dfa8:	2b2d      	cmp	r3, #45	; 0x2d
 800dfaa:	d02e      	beq.n	800e00a <__gethex+0x146>
 800dfac:	1c71      	adds	r1, r6, #1
 800dfae:	f04f 0900 	mov.w	r9, #0
 800dfb2:	7808      	ldrb	r0, [r1, #0]
 800dfb4:	f7ff ff70 	bl	800de98 <__hexdig_fun>
 800dfb8:	1e43      	subs	r3, r0, #1
 800dfba:	b2db      	uxtb	r3, r3
 800dfbc:	2b18      	cmp	r3, #24
 800dfbe:	d82c      	bhi.n	800e01a <__gethex+0x156>
 800dfc0:	f1a0 0210 	sub.w	r2, r0, #16
 800dfc4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dfc8:	f7ff ff66 	bl	800de98 <__hexdig_fun>
 800dfcc:	1e43      	subs	r3, r0, #1
 800dfce:	b2db      	uxtb	r3, r3
 800dfd0:	2b18      	cmp	r3, #24
 800dfd2:	d91d      	bls.n	800e010 <__gethex+0x14c>
 800dfd4:	f1b9 0f00 	cmp.w	r9, #0
 800dfd8:	d000      	beq.n	800dfdc <__gethex+0x118>
 800dfda:	4252      	negs	r2, r2
 800dfdc:	4415      	add	r5, r2
 800dfde:	f8cb 1000 	str.w	r1, [fp]
 800dfe2:	b1e4      	cbz	r4, 800e01e <__gethex+0x15a>
 800dfe4:	9b00      	ldr	r3, [sp, #0]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	bf14      	ite	ne
 800dfea:	2700      	movne	r7, #0
 800dfec:	2706      	moveq	r7, #6
 800dfee:	4638      	mov	r0, r7
 800dff0:	b009      	add	sp, #36	; 0x24
 800dff2:	ecbd 8b02 	vpop	{d8}
 800dff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dffa:	463e      	mov	r6, r7
 800dffc:	4625      	mov	r5, r4
 800dffe:	2401      	movs	r4, #1
 800e000:	e7ca      	b.n	800df98 <__gethex+0xd4>
 800e002:	f04f 0900 	mov.w	r9, #0
 800e006:	1cb1      	adds	r1, r6, #2
 800e008:	e7d3      	b.n	800dfb2 <__gethex+0xee>
 800e00a:	f04f 0901 	mov.w	r9, #1
 800e00e:	e7fa      	b.n	800e006 <__gethex+0x142>
 800e010:	230a      	movs	r3, #10
 800e012:	fb03 0202 	mla	r2, r3, r2, r0
 800e016:	3a10      	subs	r2, #16
 800e018:	e7d4      	b.n	800dfc4 <__gethex+0x100>
 800e01a:	4631      	mov	r1, r6
 800e01c:	e7df      	b.n	800dfde <__gethex+0x11a>
 800e01e:	1bf3      	subs	r3, r6, r7
 800e020:	3b01      	subs	r3, #1
 800e022:	4621      	mov	r1, r4
 800e024:	2b07      	cmp	r3, #7
 800e026:	dc0b      	bgt.n	800e040 <__gethex+0x17c>
 800e028:	ee18 0a10 	vmov	r0, s16
 800e02c:	f000 fa7e 	bl	800e52c <_Balloc>
 800e030:	4604      	mov	r4, r0
 800e032:	b940      	cbnz	r0, 800e046 <__gethex+0x182>
 800e034:	4b5d      	ldr	r3, [pc, #372]	; (800e1ac <__gethex+0x2e8>)
 800e036:	4602      	mov	r2, r0
 800e038:	21de      	movs	r1, #222	; 0xde
 800e03a:	485d      	ldr	r0, [pc, #372]	; (800e1b0 <__gethex+0x2ec>)
 800e03c:	f001 f9c6 	bl	800f3cc <__assert_func>
 800e040:	3101      	adds	r1, #1
 800e042:	105b      	asrs	r3, r3, #1
 800e044:	e7ee      	b.n	800e024 <__gethex+0x160>
 800e046:	f100 0914 	add.w	r9, r0, #20
 800e04a:	f04f 0b00 	mov.w	fp, #0
 800e04e:	f1ca 0301 	rsb	r3, sl, #1
 800e052:	f8cd 9008 	str.w	r9, [sp, #8]
 800e056:	f8cd b000 	str.w	fp, [sp]
 800e05a:	9306      	str	r3, [sp, #24]
 800e05c:	42b7      	cmp	r7, r6
 800e05e:	d340      	bcc.n	800e0e2 <__gethex+0x21e>
 800e060:	9802      	ldr	r0, [sp, #8]
 800e062:	9b00      	ldr	r3, [sp, #0]
 800e064:	f840 3b04 	str.w	r3, [r0], #4
 800e068:	eba0 0009 	sub.w	r0, r0, r9
 800e06c:	1080      	asrs	r0, r0, #2
 800e06e:	0146      	lsls	r6, r0, #5
 800e070:	6120      	str	r0, [r4, #16]
 800e072:	4618      	mov	r0, r3
 800e074:	f000 fb4c 	bl	800e710 <__hi0bits>
 800e078:	1a30      	subs	r0, r6, r0
 800e07a:	f8d8 6000 	ldr.w	r6, [r8]
 800e07e:	42b0      	cmp	r0, r6
 800e080:	dd63      	ble.n	800e14a <__gethex+0x286>
 800e082:	1b87      	subs	r7, r0, r6
 800e084:	4639      	mov	r1, r7
 800e086:	4620      	mov	r0, r4
 800e088:	f000 fef0 	bl	800ee6c <__any_on>
 800e08c:	4682      	mov	sl, r0
 800e08e:	b1a8      	cbz	r0, 800e0bc <__gethex+0x1f8>
 800e090:	1e7b      	subs	r3, r7, #1
 800e092:	1159      	asrs	r1, r3, #5
 800e094:	f003 021f 	and.w	r2, r3, #31
 800e098:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e09c:	f04f 0a01 	mov.w	sl, #1
 800e0a0:	fa0a f202 	lsl.w	r2, sl, r2
 800e0a4:	420a      	tst	r2, r1
 800e0a6:	d009      	beq.n	800e0bc <__gethex+0x1f8>
 800e0a8:	4553      	cmp	r3, sl
 800e0aa:	dd05      	ble.n	800e0b8 <__gethex+0x1f4>
 800e0ac:	1eb9      	subs	r1, r7, #2
 800e0ae:	4620      	mov	r0, r4
 800e0b0:	f000 fedc 	bl	800ee6c <__any_on>
 800e0b4:	2800      	cmp	r0, #0
 800e0b6:	d145      	bne.n	800e144 <__gethex+0x280>
 800e0b8:	f04f 0a02 	mov.w	sl, #2
 800e0bc:	4639      	mov	r1, r7
 800e0be:	4620      	mov	r0, r4
 800e0c0:	f7ff fe98 	bl	800ddf4 <rshift>
 800e0c4:	443d      	add	r5, r7
 800e0c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e0ca:	42ab      	cmp	r3, r5
 800e0cc:	da4c      	bge.n	800e168 <__gethex+0x2a4>
 800e0ce:	ee18 0a10 	vmov	r0, s16
 800e0d2:	4621      	mov	r1, r4
 800e0d4:	f000 fa6a 	bl	800e5ac <_Bfree>
 800e0d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e0da:	2300      	movs	r3, #0
 800e0dc:	6013      	str	r3, [r2, #0]
 800e0de:	27a3      	movs	r7, #163	; 0xa3
 800e0e0:	e785      	b.n	800dfee <__gethex+0x12a>
 800e0e2:	1e73      	subs	r3, r6, #1
 800e0e4:	9a05      	ldr	r2, [sp, #20]
 800e0e6:	9303      	str	r3, [sp, #12]
 800e0e8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e0ec:	4293      	cmp	r3, r2
 800e0ee:	d019      	beq.n	800e124 <__gethex+0x260>
 800e0f0:	f1bb 0f20 	cmp.w	fp, #32
 800e0f4:	d107      	bne.n	800e106 <__gethex+0x242>
 800e0f6:	9b02      	ldr	r3, [sp, #8]
 800e0f8:	9a00      	ldr	r2, [sp, #0]
 800e0fa:	f843 2b04 	str.w	r2, [r3], #4
 800e0fe:	9302      	str	r3, [sp, #8]
 800e100:	2300      	movs	r3, #0
 800e102:	9300      	str	r3, [sp, #0]
 800e104:	469b      	mov	fp, r3
 800e106:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e10a:	f7ff fec5 	bl	800de98 <__hexdig_fun>
 800e10e:	9b00      	ldr	r3, [sp, #0]
 800e110:	f000 000f 	and.w	r0, r0, #15
 800e114:	fa00 f00b 	lsl.w	r0, r0, fp
 800e118:	4303      	orrs	r3, r0
 800e11a:	9300      	str	r3, [sp, #0]
 800e11c:	f10b 0b04 	add.w	fp, fp, #4
 800e120:	9b03      	ldr	r3, [sp, #12]
 800e122:	e00d      	b.n	800e140 <__gethex+0x27c>
 800e124:	9b03      	ldr	r3, [sp, #12]
 800e126:	9a06      	ldr	r2, [sp, #24]
 800e128:	4413      	add	r3, r2
 800e12a:	42bb      	cmp	r3, r7
 800e12c:	d3e0      	bcc.n	800e0f0 <__gethex+0x22c>
 800e12e:	4618      	mov	r0, r3
 800e130:	9901      	ldr	r1, [sp, #4]
 800e132:	9307      	str	r3, [sp, #28]
 800e134:	4652      	mov	r2, sl
 800e136:	f001 f927 	bl	800f388 <strncmp>
 800e13a:	9b07      	ldr	r3, [sp, #28]
 800e13c:	2800      	cmp	r0, #0
 800e13e:	d1d7      	bne.n	800e0f0 <__gethex+0x22c>
 800e140:	461e      	mov	r6, r3
 800e142:	e78b      	b.n	800e05c <__gethex+0x198>
 800e144:	f04f 0a03 	mov.w	sl, #3
 800e148:	e7b8      	b.n	800e0bc <__gethex+0x1f8>
 800e14a:	da0a      	bge.n	800e162 <__gethex+0x29e>
 800e14c:	1a37      	subs	r7, r6, r0
 800e14e:	4621      	mov	r1, r4
 800e150:	ee18 0a10 	vmov	r0, s16
 800e154:	463a      	mov	r2, r7
 800e156:	f000 fc45 	bl	800e9e4 <__lshift>
 800e15a:	1bed      	subs	r5, r5, r7
 800e15c:	4604      	mov	r4, r0
 800e15e:	f100 0914 	add.w	r9, r0, #20
 800e162:	f04f 0a00 	mov.w	sl, #0
 800e166:	e7ae      	b.n	800e0c6 <__gethex+0x202>
 800e168:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e16c:	42a8      	cmp	r0, r5
 800e16e:	dd72      	ble.n	800e256 <__gethex+0x392>
 800e170:	1b45      	subs	r5, r0, r5
 800e172:	42ae      	cmp	r6, r5
 800e174:	dc36      	bgt.n	800e1e4 <__gethex+0x320>
 800e176:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e17a:	2b02      	cmp	r3, #2
 800e17c:	d02a      	beq.n	800e1d4 <__gethex+0x310>
 800e17e:	2b03      	cmp	r3, #3
 800e180:	d02c      	beq.n	800e1dc <__gethex+0x318>
 800e182:	2b01      	cmp	r3, #1
 800e184:	d11c      	bne.n	800e1c0 <__gethex+0x2fc>
 800e186:	42ae      	cmp	r6, r5
 800e188:	d11a      	bne.n	800e1c0 <__gethex+0x2fc>
 800e18a:	2e01      	cmp	r6, #1
 800e18c:	d112      	bne.n	800e1b4 <__gethex+0x2f0>
 800e18e:	9a04      	ldr	r2, [sp, #16]
 800e190:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e194:	6013      	str	r3, [r2, #0]
 800e196:	2301      	movs	r3, #1
 800e198:	6123      	str	r3, [r4, #16]
 800e19a:	f8c9 3000 	str.w	r3, [r9]
 800e19e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e1a0:	2762      	movs	r7, #98	; 0x62
 800e1a2:	601c      	str	r4, [r3, #0]
 800e1a4:	e723      	b.n	800dfee <__gethex+0x12a>
 800e1a6:	bf00      	nop
 800e1a8:	080232b8 	.word	0x080232b8
 800e1ac:	08023240 	.word	0x08023240
 800e1b0:	08023251 	.word	0x08023251
 800e1b4:	1e71      	subs	r1, r6, #1
 800e1b6:	4620      	mov	r0, r4
 800e1b8:	f000 fe58 	bl	800ee6c <__any_on>
 800e1bc:	2800      	cmp	r0, #0
 800e1be:	d1e6      	bne.n	800e18e <__gethex+0x2ca>
 800e1c0:	ee18 0a10 	vmov	r0, s16
 800e1c4:	4621      	mov	r1, r4
 800e1c6:	f000 f9f1 	bl	800e5ac <_Bfree>
 800e1ca:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	6013      	str	r3, [r2, #0]
 800e1d0:	2750      	movs	r7, #80	; 0x50
 800e1d2:	e70c      	b.n	800dfee <__gethex+0x12a>
 800e1d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d1f2      	bne.n	800e1c0 <__gethex+0x2fc>
 800e1da:	e7d8      	b.n	800e18e <__gethex+0x2ca>
 800e1dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d1d5      	bne.n	800e18e <__gethex+0x2ca>
 800e1e2:	e7ed      	b.n	800e1c0 <__gethex+0x2fc>
 800e1e4:	1e6f      	subs	r7, r5, #1
 800e1e6:	f1ba 0f00 	cmp.w	sl, #0
 800e1ea:	d131      	bne.n	800e250 <__gethex+0x38c>
 800e1ec:	b127      	cbz	r7, 800e1f8 <__gethex+0x334>
 800e1ee:	4639      	mov	r1, r7
 800e1f0:	4620      	mov	r0, r4
 800e1f2:	f000 fe3b 	bl	800ee6c <__any_on>
 800e1f6:	4682      	mov	sl, r0
 800e1f8:	117b      	asrs	r3, r7, #5
 800e1fa:	2101      	movs	r1, #1
 800e1fc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e200:	f007 071f 	and.w	r7, r7, #31
 800e204:	fa01 f707 	lsl.w	r7, r1, r7
 800e208:	421f      	tst	r7, r3
 800e20a:	4629      	mov	r1, r5
 800e20c:	4620      	mov	r0, r4
 800e20e:	bf18      	it	ne
 800e210:	f04a 0a02 	orrne.w	sl, sl, #2
 800e214:	1b76      	subs	r6, r6, r5
 800e216:	f7ff fded 	bl	800ddf4 <rshift>
 800e21a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e21e:	2702      	movs	r7, #2
 800e220:	f1ba 0f00 	cmp.w	sl, #0
 800e224:	d048      	beq.n	800e2b8 <__gethex+0x3f4>
 800e226:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e22a:	2b02      	cmp	r3, #2
 800e22c:	d015      	beq.n	800e25a <__gethex+0x396>
 800e22e:	2b03      	cmp	r3, #3
 800e230:	d017      	beq.n	800e262 <__gethex+0x39e>
 800e232:	2b01      	cmp	r3, #1
 800e234:	d109      	bne.n	800e24a <__gethex+0x386>
 800e236:	f01a 0f02 	tst.w	sl, #2
 800e23a:	d006      	beq.n	800e24a <__gethex+0x386>
 800e23c:	f8d9 0000 	ldr.w	r0, [r9]
 800e240:	ea4a 0a00 	orr.w	sl, sl, r0
 800e244:	f01a 0f01 	tst.w	sl, #1
 800e248:	d10e      	bne.n	800e268 <__gethex+0x3a4>
 800e24a:	f047 0710 	orr.w	r7, r7, #16
 800e24e:	e033      	b.n	800e2b8 <__gethex+0x3f4>
 800e250:	f04f 0a01 	mov.w	sl, #1
 800e254:	e7d0      	b.n	800e1f8 <__gethex+0x334>
 800e256:	2701      	movs	r7, #1
 800e258:	e7e2      	b.n	800e220 <__gethex+0x35c>
 800e25a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e25c:	f1c3 0301 	rsb	r3, r3, #1
 800e260:	9315      	str	r3, [sp, #84]	; 0x54
 800e262:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e264:	2b00      	cmp	r3, #0
 800e266:	d0f0      	beq.n	800e24a <__gethex+0x386>
 800e268:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e26c:	f104 0314 	add.w	r3, r4, #20
 800e270:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e274:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e278:	f04f 0c00 	mov.w	ip, #0
 800e27c:	4618      	mov	r0, r3
 800e27e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e282:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e286:	d01c      	beq.n	800e2c2 <__gethex+0x3fe>
 800e288:	3201      	adds	r2, #1
 800e28a:	6002      	str	r2, [r0, #0]
 800e28c:	2f02      	cmp	r7, #2
 800e28e:	f104 0314 	add.w	r3, r4, #20
 800e292:	d13f      	bne.n	800e314 <__gethex+0x450>
 800e294:	f8d8 2000 	ldr.w	r2, [r8]
 800e298:	3a01      	subs	r2, #1
 800e29a:	42b2      	cmp	r2, r6
 800e29c:	d10a      	bne.n	800e2b4 <__gethex+0x3f0>
 800e29e:	1171      	asrs	r1, r6, #5
 800e2a0:	2201      	movs	r2, #1
 800e2a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e2a6:	f006 061f 	and.w	r6, r6, #31
 800e2aa:	fa02 f606 	lsl.w	r6, r2, r6
 800e2ae:	421e      	tst	r6, r3
 800e2b0:	bf18      	it	ne
 800e2b2:	4617      	movne	r7, r2
 800e2b4:	f047 0720 	orr.w	r7, r7, #32
 800e2b8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e2ba:	601c      	str	r4, [r3, #0]
 800e2bc:	9b04      	ldr	r3, [sp, #16]
 800e2be:	601d      	str	r5, [r3, #0]
 800e2c0:	e695      	b.n	800dfee <__gethex+0x12a>
 800e2c2:	4299      	cmp	r1, r3
 800e2c4:	f843 cc04 	str.w	ip, [r3, #-4]
 800e2c8:	d8d8      	bhi.n	800e27c <__gethex+0x3b8>
 800e2ca:	68a3      	ldr	r3, [r4, #8]
 800e2cc:	459b      	cmp	fp, r3
 800e2ce:	db19      	blt.n	800e304 <__gethex+0x440>
 800e2d0:	6861      	ldr	r1, [r4, #4]
 800e2d2:	ee18 0a10 	vmov	r0, s16
 800e2d6:	3101      	adds	r1, #1
 800e2d8:	f000 f928 	bl	800e52c <_Balloc>
 800e2dc:	4681      	mov	r9, r0
 800e2de:	b918      	cbnz	r0, 800e2e8 <__gethex+0x424>
 800e2e0:	4b1a      	ldr	r3, [pc, #104]	; (800e34c <__gethex+0x488>)
 800e2e2:	4602      	mov	r2, r0
 800e2e4:	2184      	movs	r1, #132	; 0x84
 800e2e6:	e6a8      	b.n	800e03a <__gethex+0x176>
 800e2e8:	6922      	ldr	r2, [r4, #16]
 800e2ea:	3202      	adds	r2, #2
 800e2ec:	f104 010c 	add.w	r1, r4, #12
 800e2f0:	0092      	lsls	r2, r2, #2
 800e2f2:	300c      	adds	r0, #12
 800e2f4:	f000 f90c 	bl	800e510 <memcpy>
 800e2f8:	4621      	mov	r1, r4
 800e2fa:	ee18 0a10 	vmov	r0, s16
 800e2fe:	f000 f955 	bl	800e5ac <_Bfree>
 800e302:	464c      	mov	r4, r9
 800e304:	6923      	ldr	r3, [r4, #16]
 800e306:	1c5a      	adds	r2, r3, #1
 800e308:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e30c:	6122      	str	r2, [r4, #16]
 800e30e:	2201      	movs	r2, #1
 800e310:	615a      	str	r2, [r3, #20]
 800e312:	e7bb      	b.n	800e28c <__gethex+0x3c8>
 800e314:	6922      	ldr	r2, [r4, #16]
 800e316:	455a      	cmp	r2, fp
 800e318:	dd0b      	ble.n	800e332 <__gethex+0x46e>
 800e31a:	2101      	movs	r1, #1
 800e31c:	4620      	mov	r0, r4
 800e31e:	f7ff fd69 	bl	800ddf4 <rshift>
 800e322:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e326:	3501      	adds	r5, #1
 800e328:	42ab      	cmp	r3, r5
 800e32a:	f6ff aed0 	blt.w	800e0ce <__gethex+0x20a>
 800e32e:	2701      	movs	r7, #1
 800e330:	e7c0      	b.n	800e2b4 <__gethex+0x3f0>
 800e332:	f016 061f 	ands.w	r6, r6, #31
 800e336:	d0fa      	beq.n	800e32e <__gethex+0x46a>
 800e338:	4453      	add	r3, sl
 800e33a:	f1c6 0620 	rsb	r6, r6, #32
 800e33e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e342:	f000 f9e5 	bl	800e710 <__hi0bits>
 800e346:	42b0      	cmp	r0, r6
 800e348:	dbe7      	blt.n	800e31a <__gethex+0x456>
 800e34a:	e7f0      	b.n	800e32e <__gethex+0x46a>
 800e34c:	08023240 	.word	0x08023240

0800e350 <L_shift>:
 800e350:	f1c2 0208 	rsb	r2, r2, #8
 800e354:	0092      	lsls	r2, r2, #2
 800e356:	b570      	push	{r4, r5, r6, lr}
 800e358:	f1c2 0620 	rsb	r6, r2, #32
 800e35c:	6843      	ldr	r3, [r0, #4]
 800e35e:	6804      	ldr	r4, [r0, #0]
 800e360:	fa03 f506 	lsl.w	r5, r3, r6
 800e364:	432c      	orrs	r4, r5
 800e366:	40d3      	lsrs	r3, r2
 800e368:	6004      	str	r4, [r0, #0]
 800e36a:	f840 3f04 	str.w	r3, [r0, #4]!
 800e36e:	4288      	cmp	r0, r1
 800e370:	d3f4      	bcc.n	800e35c <L_shift+0xc>
 800e372:	bd70      	pop	{r4, r5, r6, pc}

0800e374 <__match>:
 800e374:	b530      	push	{r4, r5, lr}
 800e376:	6803      	ldr	r3, [r0, #0]
 800e378:	3301      	adds	r3, #1
 800e37a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e37e:	b914      	cbnz	r4, 800e386 <__match+0x12>
 800e380:	6003      	str	r3, [r0, #0]
 800e382:	2001      	movs	r0, #1
 800e384:	bd30      	pop	{r4, r5, pc}
 800e386:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e38a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e38e:	2d19      	cmp	r5, #25
 800e390:	bf98      	it	ls
 800e392:	3220      	addls	r2, #32
 800e394:	42a2      	cmp	r2, r4
 800e396:	d0f0      	beq.n	800e37a <__match+0x6>
 800e398:	2000      	movs	r0, #0
 800e39a:	e7f3      	b.n	800e384 <__match+0x10>

0800e39c <__hexnan>:
 800e39c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3a0:	680b      	ldr	r3, [r1, #0]
 800e3a2:	115e      	asrs	r6, r3, #5
 800e3a4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e3a8:	f013 031f 	ands.w	r3, r3, #31
 800e3ac:	b087      	sub	sp, #28
 800e3ae:	bf18      	it	ne
 800e3b0:	3604      	addne	r6, #4
 800e3b2:	2500      	movs	r5, #0
 800e3b4:	1f37      	subs	r7, r6, #4
 800e3b6:	4690      	mov	r8, r2
 800e3b8:	6802      	ldr	r2, [r0, #0]
 800e3ba:	9301      	str	r3, [sp, #4]
 800e3bc:	4682      	mov	sl, r0
 800e3be:	f846 5c04 	str.w	r5, [r6, #-4]
 800e3c2:	46b9      	mov	r9, r7
 800e3c4:	463c      	mov	r4, r7
 800e3c6:	9502      	str	r5, [sp, #8]
 800e3c8:	46ab      	mov	fp, r5
 800e3ca:	7851      	ldrb	r1, [r2, #1]
 800e3cc:	1c53      	adds	r3, r2, #1
 800e3ce:	9303      	str	r3, [sp, #12]
 800e3d0:	b341      	cbz	r1, 800e424 <__hexnan+0x88>
 800e3d2:	4608      	mov	r0, r1
 800e3d4:	9205      	str	r2, [sp, #20]
 800e3d6:	9104      	str	r1, [sp, #16]
 800e3d8:	f7ff fd5e 	bl	800de98 <__hexdig_fun>
 800e3dc:	2800      	cmp	r0, #0
 800e3de:	d14f      	bne.n	800e480 <__hexnan+0xe4>
 800e3e0:	9904      	ldr	r1, [sp, #16]
 800e3e2:	9a05      	ldr	r2, [sp, #20]
 800e3e4:	2920      	cmp	r1, #32
 800e3e6:	d818      	bhi.n	800e41a <__hexnan+0x7e>
 800e3e8:	9b02      	ldr	r3, [sp, #8]
 800e3ea:	459b      	cmp	fp, r3
 800e3ec:	dd13      	ble.n	800e416 <__hexnan+0x7a>
 800e3ee:	454c      	cmp	r4, r9
 800e3f0:	d206      	bcs.n	800e400 <__hexnan+0x64>
 800e3f2:	2d07      	cmp	r5, #7
 800e3f4:	dc04      	bgt.n	800e400 <__hexnan+0x64>
 800e3f6:	462a      	mov	r2, r5
 800e3f8:	4649      	mov	r1, r9
 800e3fa:	4620      	mov	r0, r4
 800e3fc:	f7ff ffa8 	bl	800e350 <L_shift>
 800e400:	4544      	cmp	r4, r8
 800e402:	d950      	bls.n	800e4a6 <__hexnan+0x10a>
 800e404:	2300      	movs	r3, #0
 800e406:	f1a4 0904 	sub.w	r9, r4, #4
 800e40a:	f844 3c04 	str.w	r3, [r4, #-4]
 800e40e:	f8cd b008 	str.w	fp, [sp, #8]
 800e412:	464c      	mov	r4, r9
 800e414:	461d      	mov	r5, r3
 800e416:	9a03      	ldr	r2, [sp, #12]
 800e418:	e7d7      	b.n	800e3ca <__hexnan+0x2e>
 800e41a:	2929      	cmp	r1, #41	; 0x29
 800e41c:	d156      	bne.n	800e4cc <__hexnan+0x130>
 800e41e:	3202      	adds	r2, #2
 800e420:	f8ca 2000 	str.w	r2, [sl]
 800e424:	f1bb 0f00 	cmp.w	fp, #0
 800e428:	d050      	beq.n	800e4cc <__hexnan+0x130>
 800e42a:	454c      	cmp	r4, r9
 800e42c:	d206      	bcs.n	800e43c <__hexnan+0xa0>
 800e42e:	2d07      	cmp	r5, #7
 800e430:	dc04      	bgt.n	800e43c <__hexnan+0xa0>
 800e432:	462a      	mov	r2, r5
 800e434:	4649      	mov	r1, r9
 800e436:	4620      	mov	r0, r4
 800e438:	f7ff ff8a 	bl	800e350 <L_shift>
 800e43c:	4544      	cmp	r4, r8
 800e43e:	d934      	bls.n	800e4aa <__hexnan+0x10e>
 800e440:	f1a8 0204 	sub.w	r2, r8, #4
 800e444:	4623      	mov	r3, r4
 800e446:	f853 1b04 	ldr.w	r1, [r3], #4
 800e44a:	f842 1f04 	str.w	r1, [r2, #4]!
 800e44e:	429f      	cmp	r7, r3
 800e450:	d2f9      	bcs.n	800e446 <__hexnan+0xaa>
 800e452:	1b3b      	subs	r3, r7, r4
 800e454:	f023 0303 	bic.w	r3, r3, #3
 800e458:	3304      	adds	r3, #4
 800e45a:	3401      	adds	r4, #1
 800e45c:	3e03      	subs	r6, #3
 800e45e:	42b4      	cmp	r4, r6
 800e460:	bf88      	it	hi
 800e462:	2304      	movhi	r3, #4
 800e464:	4443      	add	r3, r8
 800e466:	2200      	movs	r2, #0
 800e468:	f843 2b04 	str.w	r2, [r3], #4
 800e46c:	429f      	cmp	r7, r3
 800e46e:	d2fb      	bcs.n	800e468 <__hexnan+0xcc>
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	b91b      	cbnz	r3, 800e47c <__hexnan+0xe0>
 800e474:	4547      	cmp	r7, r8
 800e476:	d127      	bne.n	800e4c8 <__hexnan+0x12c>
 800e478:	2301      	movs	r3, #1
 800e47a:	603b      	str	r3, [r7, #0]
 800e47c:	2005      	movs	r0, #5
 800e47e:	e026      	b.n	800e4ce <__hexnan+0x132>
 800e480:	3501      	adds	r5, #1
 800e482:	2d08      	cmp	r5, #8
 800e484:	f10b 0b01 	add.w	fp, fp, #1
 800e488:	dd06      	ble.n	800e498 <__hexnan+0xfc>
 800e48a:	4544      	cmp	r4, r8
 800e48c:	d9c3      	bls.n	800e416 <__hexnan+0x7a>
 800e48e:	2300      	movs	r3, #0
 800e490:	f844 3c04 	str.w	r3, [r4, #-4]
 800e494:	2501      	movs	r5, #1
 800e496:	3c04      	subs	r4, #4
 800e498:	6822      	ldr	r2, [r4, #0]
 800e49a:	f000 000f 	and.w	r0, r0, #15
 800e49e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e4a2:	6022      	str	r2, [r4, #0]
 800e4a4:	e7b7      	b.n	800e416 <__hexnan+0x7a>
 800e4a6:	2508      	movs	r5, #8
 800e4a8:	e7b5      	b.n	800e416 <__hexnan+0x7a>
 800e4aa:	9b01      	ldr	r3, [sp, #4]
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d0df      	beq.n	800e470 <__hexnan+0xd4>
 800e4b0:	f04f 32ff 	mov.w	r2, #4294967295
 800e4b4:	f1c3 0320 	rsb	r3, r3, #32
 800e4b8:	fa22 f303 	lsr.w	r3, r2, r3
 800e4bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e4c0:	401a      	ands	r2, r3
 800e4c2:	f846 2c04 	str.w	r2, [r6, #-4]
 800e4c6:	e7d3      	b.n	800e470 <__hexnan+0xd4>
 800e4c8:	3f04      	subs	r7, #4
 800e4ca:	e7d1      	b.n	800e470 <__hexnan+0xd4>
 800e4cc:	2004      	movs	r0, #4
 800e4ce:	b007      	add	sp, #28
 800e4d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e4d4 <_localeconv_r>:
 800e4d4:	4800      	ldr	r0, [pc, #0]	; (800e4d8 <_localeconv_r+0x4>)
 800e4d6:	4770      	bx	lr
 800e4d8:	20000164 	.word	0x20000164

0800e4dc <malloc>:
 800e4dc:	4b02      	ldr	r3, [pc, #8]	; (800e4e8 <malloc+0xc>)
 800e4de:	4601      	mov	r1, r0
 800e4e0:	6818      	ldr	r0, [r3, #0]
 800e4e2:	f000 bd67 	b.w	800efb4 <_malloc_r>
 800e4e6:	bf00      	nop
 800e4e8:	2000000c 	.word	0x2000000c

0800e4ec <__ascii_mbtowc>:
 800e4ec:	b082      	sub	sp, #8
 800e4ee:	b901      	cbnz	r1, 800e4f2 <__ascii_mbtowc+0x6>
 800e4f0:	a901      	add	r1, sp, #4
 800e4f2:	b142      	cbz	r2, 800e506 <__ascii_mbtowc+0x1a>
 800e4f4:	b14b      	cbz	r3, 800e50a <__ascii_mbtowc+0x1e>
 800e4f6:	7813      	ldrb	r3, [r2, #0]
 800e4f8:	600b      	str	r3, [r1, #0]
 800e4fa:	7812      	ldrb	r2, [r2, #0]
 800e4fc:	1e10      	subs	r0, r2, #0
 800e4fe:	bf18      	it	ne
 800e500:	2001      	movne	r0, #1
 800e502:	b002      	add	sp, #8
 800e504:	4770      	bx	lr
 800e506:	4610      	mov	r0, r2
 800e508:	e7fb      	b.n	800e502 <__ascii_mbtowc+0x16>
 800e50a:	f06f 0001 	mvn.w	r0, #1
 800e50e:	e7f8      	b.n	800e502 <__ascii_mbtowc+0x16>

0800e510 <memcpy>:
 800e510:	440a      	add	r2, r1
 800e512:	4291      	cmp	r1, r2
 800e514:	f100 33ff 	add.w	r3, r0, #4294967295
 800e518:	d100      	bne.n	800e51c <memcpy+0xc>
 800e51a:	4770      	bx	lr
 800e51c:	b510      	push	{r4, lr}
 800e51e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e522:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e526:	4291      	cmp	r1, r2
 800e528:	d1f9      	bne.n	800e51e <memcpy+0xe>
 800e52a:	bd10      	pop	{r4, pc}

0800e52c <_Balloc>:
 800e52c:	b570      	push	{r4, r5, r6, lr}
 800e52e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e530:	4604      	mov	r4, r0
 800e532:	460d      	mov	r5, r1
 800e534:	b976      	cbnz	r6, 800e554 <_Balloc+0x28>
 800e536:	2010      	movs	r0, #16
 800e538:	f7ff ffd0 	bl	800e4dc <malloc>
 800e53c:	4602      	mov	r2, r0
 800e53e:	6260      	str	r0, [r4, #36]	; 0x24
 800e540:	b920      	cbnz	r0, 800e54c <_Balloc+0x20>
 800e542:	4b18      	ldr	r3, [pc, #96]	; (800e5a4 <_Balloc+0x78>)
 800e544:	4818      	ldr	r0, [pc, #96]	; (800e5a8 <_Balloc+0x7c>)
 800e546:	2166      	movs	r1, #102	; 0x66
 800e548:	f000 ff40 	bl	800f3cc <__assert_func>
 800e54c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e550:	6006      	str	r6, [r0, #0]
 800e552:	60c6      	str	r6, [r0, #12]
 800e554:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e556:	68f3      	ldr	r3, [r6, #12]
 800e558:	b183      	cbz	r3, 800e57c <_Balloc+0x50>
 800e55a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e55c:	68db      	ldr	r3, [r3, #12]
 800e55e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e562:	b9b8      	cbnz	r0, 800e594 <_Balloc+0x68>
 800e564:	2101      	movs	r1, #1
 800e566:	fa01 f605 	lsl.w	r6, r1, r5
 800e56a:	1d72      	adds	r2, r6, #5
 800e56c:	0092      	lsls	r2, r2, #2
 800e56e:	4620      	mov	r0, r4
 800e570:	f000 fc9d 	bl	800eeae <_calloc_r>
 800e574:	b160      	cbz	r0, 800e590 <_Balloc+0x64>
 800e576:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e57a:	e00e      	b.n	800e59a <_Balloc+0x6e>
 800e57c:	2221      	movs	r2, #33	; 0x21
 800e57e:	2104      	movs	r1, #4
 800e580:	4620      	mov	r0, r4
 800e582:	f000 fc94 	bl	800eeae <_calloc_r>
 800e586:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e588:	60f0      	str	r0, [r6, #12]
 800e58a:	68db      	ldr	r3, [r3, #12]
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d1e4      	bne.n	800e55a <_Balloc+0x2e>
 800e590:	2000      	movs	r0, #0
 800e592:	bd70      	pop	{r4, r5, r6, pc}
 800e594:	6802      	ldr	r2, [r0, #0]
 800e596:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e59a:	2300      	movs	r3, #0
 800e59c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e5a0:	e7f7      	b.n	800e592 <_Balloc+0x66>
 800e5a2:	bf00      	nop
 800e5a4:	080231ce 	.word	0x080231ce
 800e5a8:	080232cc 	.word	0x080232cc

0800e5ac <_Bfree>:
 800e5ac:	b570      	push	{r4, r5, r6, lr}
 800e5ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e5b0:	4605      	mov	r5, r0
 800e5b2:	460c      	mov	r4, r1
 800e5b4:	b976      	cbnz	r6, 800e5d4 <_Bfree+0x28>
 800e5b6:	2010      	movs	r0, #16
 800e5b8:	f7ff ff90 	bl	800e4dc <malloc>
 800e5bc:	4602      	mov	r2, r0
 800e5be:	6268      	str	r0, [r5, #36]	; 0x24
 800e5c0:	b920      	cbnz	r0, 800e5cc <_Bfree+0x20>
 800e5c2:	4b09      	ldr	r3, [pc, #36]	; (800e5e8 <_Bfree+0x3c>)
 800e5c4:	4809      	ldr	r0, [pc, #36]	; (800e5ec <_Bfree+0x40>)
 800e5c6:	218a      	movs	r1, #138	; 0x8a
 800e5c8:	f000 ff00 	bl	800f3cc <__assert_func>
 800e5cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e5d0:	6006      	str	r6, [r0, #0]
 800e5d2:	60c6      	str	r6, [r0, #12]
 800e5d4:	b13c      	cbz	r4, 800e5e6 <_Bfree+0x3a>
 800e5d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e5d8:	6862      	ldr	r2, [r4, #4]
 800e5da:	68db      	ldr	r3, [r3, #12]
 800e5dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e5e0:	6021      	str	r1, [r4, #0]
 800e5e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e5e6:	bd70      	pop	{r4, r5, r6, pc}
 800e5e8:	080231ce 	.word	0x080231ce
 800e5ec:	080232cc 	.word	0x080232cc

0800e5f0 <__multadd>:
 800e5f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5f4:	690d      	ldr	r5, [r1, #16]
 800e5f6:	4607      	mov	r7, r0
 800e5f8:	460c      	mov	r4, r1
 800e5fa:	461e      	mov	r6, r3
 800e5fc:	f101 0c14 	add.w	ip, r1, #20
 800e600:	2000      	movs	r0, #0
 800e602:	f8dc 3000 	ldr.w	r3, [ip]
 800e606:	b299      	uxth	r1, r3
 800e608:	fb02 6101 	mla	r1, r2, r1, r6
 800e60c:	0c1e      	lsrs	r6, r3, #16
 800e60e:	0c0b      	lsrs	r3, r1, #16
 800e610:	fb02 3306 	mla	r3, r2, r6, r3
 800e614:	b289      	uxth	r1, r1
 800e616:	3001      	adds	r0, #1
 800e618:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e61c:	4285      	cmp	r5, r0
 800e61e:	f84c 1b04 	str.w	r1, [ip], #4
 800e622:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e626:	dcec      	bgt.n	800e602 <__multadd+0x12>
 800e628:	b30e      	cbz	r6, 800e66e <__multadd+0x7e>
 800e62a:	68a3      	ldr	r3, [r4, #8]
 800e62c:	42ab      	cmp	r3, r5
 800e62e:	dc19      	bgt.n	800e664 <__multadd+0x74>
 800e630:	6861      	ldr	r1, [r4, #4]
 800e632:	4638      	mov	r0, r7
 800e634:	3101      	adds	r1, #1
 800e636:	f7ff ff79 	bl	800e52c <_Balloc>
 800e63a:	4680      	mov	r8, r0
 800e63c:	b928      	cbnz	r0, 800e64a <__multadd+0x5a>
 800e63e:	4602      	mov	r2, r0
 800e640:	4b0c      	ldr	r3, [pc, #48]	; (800e674 <__multadd+0x84>)
 800e642:	480d      	ldr	r0, [pc, #52]	; (800e678 <__multadd+0x88>)
 800e644:	21b5      	movs	r1, #181	; 0xb5
 800e646:	f000 fec1 	bl	800f3cc <__assert_func>
 800e64a:	6922      	ldr	r2, [r4, #16]
 800e64c:	3202      	adds	r2, #2
 800e64e:	f104 010c 	add.w	r1, r4, #12
 800e652:	0092      	lsls	r2, r2, #2
 800e654:	300c      	adds	r0, #12
 800e656:	f7ff ff5b 	bl	800e510 <memcpy>
 800e65a:	4621      	mov	r1, r4
 800e65c:	4638      	mov	r0, r7
 800e65e:	f7ff ffa5 	bl	800e5ac <_Bfree>
 800e662:	4644      	mov	r4, r8
 800e664:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e668:	3501      	adds	r5, #1
 800e66a:	615e      	str	r6, [r3, #20]
 800e66c:	6125      	str	r5, [r4, #16]
 800e66e:	4620      	mov	r0, r4
 800e670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e674:	08023240 	.word	0x08023240
 800e678:	080232cc 	.word	0x080232cc

0800e67c <__s2b>:
 800e67c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e680:	460c      	mov	r4, r1
 800e682:	4615      	mov	r5, r2
 800e684:	461f      	mov	r7, r3
 800e686:	2209      	movs	r2, #9
 800e688:	3308      	adds	r3, #8
 800e68a:	4606      	mov	r6, r0
 800e68c:	fb93 f3f2 	sdiv	r3, r3, r2
 800e690:	2100      	movs	r1, #0
 800e692:	2201      	movs	r2, #1
 800e694:	429a      	cmp	r2, r3
 800e696:	db09      	blt.n	800e6ac <__s2b+0x30>
 800e698:	4630      	mov	r0, r6
 800e69a:	f7ff ff47 	bl	800e52c <_Balloc>
 800e69e:	b940      	cbnz	r0, 800e6b2 <__s2b+0x36>
 800e6a0:	4602      	mov	r2, r0
 800e6a2:	4b19      	ldr	r3, [pc, #100]	; (800e708 <__s2b+0x8c>)
 800e6a4:	4819      	ldr	r0, [pc, #100]	; (800e70c <__s2b+0x90>)
 800e6a6:	21ce      	movs	r1, #206	; 0xce
 800e6a8:	f000 fe90 	bl	800f3cc <__assert_func>
 800e6ac:	0052      	lsls	r2, r2, #1
 800e6ae:	3101      	adds	r1, #1
 800e6b0:	e7f0      	b.n	800e694 <__s2b+0x18>
 800e6b2:	9b08      	ldr	r3, [sp, #32]
 800e6b4:	6143      	str	r3, [r0, #20]
 800e6b6:	2d09      	cmp	r5, #9
 800e6b8:	f04f 0301 	mov.w	r3, #1
 800e6bc:	6103      	str	r3, [r0, #16]
 800e6be:	dd16      	ble.n	800e6ee <__s2b+0x72>
 800e6c0:	f104 0909 	add.w	r9, r4, #9
 800e6c4:	46c8      	mov	r8, r9
 800e6c6:	442c      	add	r4, r5
 800e6c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e6cc:	4601      	mov	r1, r0
 800e6ce:	3b30      	subs	r3, #48	; 0x30
 800e6d0:	220a      	movs	r2, #10
 800e6d2:	4630      	mov	r0, r6
 800e6d4:	f7ff ff8c 	bl	800e5f0 <__multadd>
 800e6d8:	45a0      	cmp	r8, r4
 800e6da:	d1f5      	bne.n	800e6c8 <__s2b+0x4c>
 800e6dc:	f1a5 0408 	sub.w	r4, r5, #8
 800e6e0:	444c      	add	r4, r9
 800e6e2:	1b2d      	subs	r5, r5, r4
 800e6e4:	1963      	adds	r3, r4, r5
 800e6e6:	42bb      	cmp	r3, r7
 800e6e8:	db04      	blt.n	800e6f4 <__s2b+0x78>
 800e6ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6ee:	340a      	adds	r4, #10
 800e6f0:	2509      	movs	r5, #9
 800e6f2:	e7f6      	b.n	800e6e2 <__s2b+0x66>
 800e6f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e6f8:	4601      	mov	r1, r0
 800e6fa:	3b30      	subs	r3, #48	; 0x30
 800e6fc:	220a      	movs	r2, #10
 800e6fe:	4630      	mov	r0, r6
 800e700:	f7ff ff76 	bl	800e5f0 <__multadd>
 800e704:	e7ee      	b.n	800e6e4 <__s2b+0x68>
 800e706:	bf00      	nop
 800e708:	08023240 	.word	0x08023240
 800e70c:	080232cc 	.word	0x080232cc

0800e710 <__hi0bits>:
 800e710:	0c03      	lsrs	r3, r0, #16
 800e712:	041b      	lsls	r3, r3, #16
 800e714:	b9d3      	cbnz	r3, 800e74c <__hi0bits+0x3c>
 800e716:	0400      	lsls	r0, r0, #16
 800e718:	2310      	movs	r3, #16
 800e71a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e71e:	bf04      	itt	eq
 800e720:	0200      	lsleq	r0, r0, #8
 800e722:	3308      	addeq	r3, #8
 800e724:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e728:	bf04      	itt	eq
 800e72a:	0100      	lsleq	r0, r0, #4
 800e72c:	3304      	addeq	r3, #4
 800e72e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e732:	bf04      	itt	eq
 800e734:	0080      	lsleq	r0, r0, #2
 800e736:	3302      	addeq	r3, #2
 800e738:	2800      	cmp	r0, #0
 800e73a:	db05      	blt.n	800e748 <__hi0bits+0x38>
 800e73c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e740:	f103 0301 	add.w	r3, r3, #1
 800e744:	bf08      	it	eq
 800e746:	2320      	moveq	r3, #32
 800e748:	4618      	mov	r0, r3
 800e74a:	4770      	bx	lr
 800e74c:	2300      	movs	r3, #0
 800e74e:	e7e4      	b.n	800e71a <__hi0bits+0xa>

0800e750 <__lo0bits>:
 800e750:	6803      	ldr	r3, [r0, #0]
 800e752:	f013 0207 	ands.w	r2, r3, #7
 800e756:	4601      	mov	r1, r0
 800e758:	d00b      	beq.n	800e772 <__lo0bits+0x22>
 800e75a:	07da      	lsls	r2, r3, #31
 800e75c:	d423      	bmi.n	800e7a6 <__lo0bits+0x56>
 800e75e:	0798      	lsls	r0, r3, #30
 800e760:	bf49      	itett	mi
 800e762:	085b      	lsrmi	r3, r3, #1
 800e764:	089b      	lsrpl	r3, r3, #2
 800e766:	2001      	movmi	r0, #1
 800e768:	600b      	strmi	r3, [r1, #0]
 800e76a:	bf5c      	itt	pl
 800e76c:	600b      	strpl	r3, [r1, #0]
 800e76e:	2002      	movpl	r0, #2
 800e770:	4770      	bx	lr
 800e772:	b298      	uxth	r0, r3
 800e774:	b9a8      	cbnz	r0, 800e7a2 <__lo0bits+0x52>
 800e776:	0c1b      	lsrs	r3, r3, #16
 800e778:	2010      	movs	r0, #16
 800e77a:	b2da      	uxtb	r2, r3
 800e77c:	b90a      	cbnz	r2, 800e782 <__lo0bits+0x32>
 800e77e:	3008      	adds	r0, #8
 800e780:	0a1b      	lsrs	r3, r3, #8
 800e782:	071a      	lsls	r2, r3, #28
 800e784:	bf04      	itt	eq
 800e786:	091b      	lsreq	r3, r3, #4
 800e788:	3004      	addeq	r0, #4
 800e78a:	079a      	lsls	r2, r3, #30
 800e78c:	bf04      	itt	eq
 800e78e:	089b      	lsreq	r3, r3, #2
 800e790:	3002      	addeq	r0, #2
 800e792:	07da      	lsls	r2, r3, #31
 800e794:	d403      	bmi.n	800e79e <__lo0bits+0x4e>
 800e796:	085b      	lsrs	r3, r3, #1
 800e798:	f100 0001 	add.w	r0, r0, #1
 800e79c:	d005      	beq.n	800e7aa <__lo0bits+0x5a>
 800e79e:	600b      	str	r3, [r1, #0]
 800e7a0:	4770      	bx	lr
 800e7a2:	4610      	mov	r0, r2
 800e7a4:	e7e9      	b.n	800e77a <__lo0bits+0x2a>
 800e7a6:	2000      	movs	r0, #0
 800e7a8:	4770      	bx	lr
 800e7aa:	2020      	movs	r0, #32
 800e7ac:	4770      	bx	lr
	...

0800e7b0 <__i2b>:
 800e7b0:	b510      	push	{r4, lr}
 800e7b2:	460c      	mov	r4, r1
 800e7b4:	2101      	movs	r1, #1
 800e7b6:	f7ff feb9 	bl	800e52c <_Balloc>
 800e7ba:	4602      	mov	r2, r0
 800e7bc:	b928      	cbnz	r0, 800e7ca <__i2b+0x1a>
 800e7be:	4b05      	ldr	r3, [pc, #20]	; (800e7d4 <__i2b+0x24>)
 800e7c0:	4805      	ldr	r0, [pc, #20]	; (800e7d8 <__i2b+0x28>)
 800e7c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e7c6:	f000 fe01 	bl	800f3cc <__assert_func>
 800e7ca:	2301      	movs	r3, #1
 800e7cc:	6144      	str	r4, [r0, #20]
 800e7ce:	6103      	str	r3, [r0, #16]
 800e7d0:	bd10      	pop	{r4, pc}
 800e7d2:	bf00      	nop
 800e7d4:	08023240 	.word	0x08023240
 800e7d8:	080232cc 	.word	0x080232cc

0800e7dc <__multiply>:
 800e7dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7e0:	4691      	mov	r9, r2
 800e7e2:	690a      	ldr	r2, [r1, #16]
 800e7e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e7e8:	429a      	cmp	r2, r3
 800e7ea:	bfb8      	it	lt
 800e7ec:	460b      	movlt	r3, r1
 800e7ee:	460c      	mov	r4, r1
 800e7f0:	bfbc      	itt	lt
 800e7f2:	464c      	movlt	r4, r9
 800e7f4:	4699      	movlt	r9, r3
 800e7f6:	6927      	ldr	r7, [r4, #16]
 800e7f8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e7fc:	68a3      	ldr	r3, [r4, #8]
 800e7fe:	6861      	ldr	r1, [r4, #4]
 800e800:	eb07 060a 	add.w	r6, r7, sl
 800e804:	42b3      	cmp	r3, r6
 800e806:	b085      	sub	sp, #20
 800e808:	bfb8      	it	lt
 800e80a:	3101      	addlt	r1, #1
 800e80c:	f7ff fe8e 	bl	800e52c <_Balloc>
 800e810:	b930      	cbnz	r0, 800e820 <__multiply+0x44>
 800e812:	4602      	mov	r2, r0
 800e814:	4b44      	ldr	r3, [pc, #272]	; (800e928 <__multiply+0x14c>)
 800e816:	4845      	ldr	r0, [pc, #276]	; (800e92c <__multiply+0x150>)
 800e818:	f240 115d 	movw	r1, #349	; 0x15d
 800e81c:	f000 fdd6 	bl	800f3cc <__assert_func>
 800e820:	f100 0514 	add.w	r5, r0, #20
 800e824:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e828:	462b      	mov	r3, r5
 800e82a:	2200      	movs	r2, #0
 800e82c:	4543      	cmp	r3, r8
 800e82e:	d321      	bcc.n	800e874 <__multiply+0x98>
 800e830:	f104 0314 	add.w	r3, r4, #20
 800e834:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e838:	f109 0314 	add.w	r3, r9, #20
 800e83c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e840:	9202      	str	r2, [sp, #8]
 800e842:	1b3a      	subs	r2, r7, r4
 800e844:	3a15      	subs	r2, #21
 800e846:	f022 0203 	bic.w	r2, r2, #3
 800e84a:	3204      	adds	r2, #4
 800e84c:	f104 0115 	add.w	r1, r4, #21
 800e850:	428f      	cmp	r7, r1
 800e852:	bf38      	it	cc
 800e854:	2204      	movcc	r2, #4
 800e856:	9201      	str	r2, [sp, #4]
 800e858:	9a02      	ldr	r2, [sp, #8]
 800e85a:	9303      	str	r3, [sp, #12]
 800e85c:	429a      	cmp	r2, r3
 800e85e:	d80c      	bhi.n	800e87a <__multiply+0x9e>
 800e860:	2e00      	cmp	r6, #0
 800e862:	dd03      	ble.n	800e86c <__multiply+0x90>
 800e864:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d05a      	beq.n	800e922 <__multiply+0x146>
 800e86c:	6106      	str	r6, [r0, #16]
 800e86e:	b005      	add	sp, #20
 800e870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e874:	f843 2b04 	str.w	r2, [r3], #4
 800e878:	e7d8      	b.n	800e82c <__multiply+0x50>
 800e87a:	f8b3 a000 	ldrh.w	sl, [r3]
 800e87e:	f1ba 0f00 	cmp.w	sl, #0
 800e882:	d024      	beq.n	800e8ce <__multiply+0xf2>
 800e884:	f104 0e14 	add.w	lr, r4, #20
 800e888:	46a9      	mov	r9, r5
 800e88a:	f04f 0c00 	mov.w	ip, #0
 800e88e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e892:	f8d9 1000 	ldr.w	r1, [r9]
 800e896:	fa1f fb82 	uxth.w	fp, r2
 800e89a:	b289      	uxth	r1, r1
 800e89c:	fb0a 110b 	mla	r1, sl, fp, r1
 800e8a0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e8a4:	f8d9 2000 	ldr.w	r2, [r9]
 800e8a8:	4461      	add	r1, ip
 800e8aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e8ae:	fb0a c20b 	mla	r2, sl, fp, ip
 800e8b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e8b6:	b289      	uxth	r1, r1
 800e8b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e8bc:	4577      	cmp	r7, lr
 800e8be:	f849 1b04 	str.w	r1, [r9], #4
 800e8c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e8c6:	d8e2      	bhi.n	800e88e <__multiply+0xb2>
 800e8c8:	9a01      	ldr	r2, [sp, #4]
 800e8ca:	f845 c002 	str.w	ip, [r5, r2]
 800e8ce:	9a03      	ldr	r2, [sp, #12]
 800e8d0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e8d4:	3304      	adds	r3, #4
 800e8d6:	f1b9 0f00 	cmp.w	r9, #0
 800e8da:	d020      	beq.n	800e91e <__multiply+0x142>
 800e8dc:	6829      	ldr	r1, [r5, #0]
 800e8de:	f104 0c14 	add.w	ip, r4, #20
 800e8e2:	46ae      	mov	lr, r5
 800e8e4:	f04f 0a00 	mov.w	sl, #0
 800e8e8:	f8bc b000 	ldrh.w	fp, [ip]
 800e8ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e8f0:	fb09 220b 	mla	r2, r9, fp, r2
 800e8f4:	4492      	add	sl, r2
 800e8f6:	b289      	uxth	r1, r1
 800e8f8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e8fc:	f84e 1b04 	str.w	r1, [lr], #4
 800e900:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e904:	f8be 1000 	ldrh.w	r1, [lr]
 800e908:	0c12      	lsrs	r2, r2, #16
 800e90a:	fb09 1102 	mla	r1, r9, r2, r1
 800e90e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e912:	4567      	cmp	r7, ip
 800e914:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e918:	d8e6      	bhi.n	800e8e8 <__multiply+0x10c>
 800e91a:	9a01      	ldr	r2, [sp, #4]
 800e91c:	50a9      	str	r1, [r5, r2]
 800e91e:	3504      	adds	r5, #4
 800e920:	e79a      	b.n	800e858 <__multiply+0x7c>
 800e922:	3e01      	subs	r6, #1
 800e924:	e79c      	b.n	800e860 <__multiply+0x84>
 800e926:	bf00      	nop
 800e928:	08023240 	.word	0x08023240
 800e92c:	080232cc 	.word	0x080232cc

0800e930 <__pow5mult>:
 800e930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e934:	4615      	mov	r5, r2
 800e936:	f012 0203 	ands.w	r2, r2, #3
 800e93a:	4606      	mov	r6, r0
 800e93c:	460f      	mov	r7, r1
 800e93e:	d007      	beq.n	800e950 <__pow5mult+0x20>
 800e940:	4c25      	ldr	r4, [pc, #148]	; (800e9d8 <__pow5mult+0xa8>)
 800e942:	3a01      	subs	r2, #1
 800e944:	2300      	movs	r3, #0
 800e946:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e94a:	f7ff fe51 	bl	800e5f0 <__multadd>
 800e94e:	4607      	mov	r7, r0
 800e950:	10ad      	asrs	r5, r5, #2
 800e952:	d03d      	beq.n	800e9d0 <__pow5mult+0xa0>
 800e954:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e956:	b97c      	cbnz	r4, 800e978 <__pow5mult+0x48>
 800e958:	2010      	movs	r0, #16
 800e95a:	f7ff fdbf 	bl	800e4dc <malloc>
 800e95e:	4602      	mov	r2, r0
 800e960:	6270      	str	r0, [r6, #36]	; 0x24
 800e962:	b928      	cbnz	r0, 800e970 <__pow5mult+0x40>
 800e964:	4b1d      	ldr	r3, [pc, #116]	; (800e9dc <__pow5mult+0xac>)
 800e966:	481e      	ldr	r0, [pc, #120]	; (800e9e0 <__pow5mult+0xb0>)
 800e968:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e96c:	f000 fd2e 	bl	800f3cc <__assert_func>
 800e970:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e974:	6004      	str	r4, [r0, #0]
 800e976:	60c4      	str	r4, [r0, #12]
 800e978:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e97c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e980:	b94c      	cbnz	r4, 800e996 <__pow5mult+0x66>
 800e982:	f240 2171 	movw	r1, #625	; 0x271
 800e986:	4630      	mov	r0, r6
 800e988:	f7ff ff12 	bl	800e7b0 <__i2b>
 800e98c:	2300      	movs	r3, #0
 800e98e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e992:	4604      	mov	r4, r0
 800e994:	6003      	str	r3, [r0, #0]
 800e996:	f04f 0900 	mov.w	r9, #0
 800e99a:	07eb      	lsls	r3, r5, #31
 800e99c:	d50a      	bpl.n	800e9b4 <__pow5mult+0x84>
 800e99e:	4639      	mov	r1, r7
 800e9a0:	4622      	mov	r2, r4
 800e9a2:	4630      	mov	r0, r6
 800e9a4:	f7ff ff1a 	bl	800e7dc <__multiply>
 800e9a8:	4639      	mov	r1, r7
 800e9aa:	4680      	mov	r8, r0
 800e9ac:	4630      	mov	r0, r6
 800e9ae:	f7ff fdfd 	bl	800e5ac <_Bfree>
 800e9b2:	4647      	mov	r7, r8
 800e9b4:	106d      	asrs	r5, r5, #1
 800e9b6:	d00b      	beq.n	800e9d0 <__pow5mult+0xa0>
 800e9b8:	6820      	ldr	r0, [r4, #0]
 800e9ba:	b938      	cbnz	r0, 800e9cc <__pow5mult+0x9c>
 800e9bc:	4622      	mov	r2, r4
 800e9be:	4621      	mov	r1, r4
 800e9c0:	4630      	mov	r0, r6
 800e9c2:	f7ff ff0b 	bl	800e7dc <__multiply>
 800e9c6:	6020      	str	r0, [r4, #0]
 800e9c8:	f8c0 9000 	str.w	r9, [r0]
 800e9cc:	4604      	mov	r4, r0
 800e9ce:	e7e4      	b.n	800e99a <__pow5mult+0x6a>
 800e9d0:	4638      	mov	r0, r7
 800e9d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9d6:	bf00      	nop
 800e9d8:	08023418 	.word	0x08023418
 800e9dc:	080231ce 	.word	0x080231ce
 800e9e0:	080232cc 	.word	0x080232cc

0800e9e4 <__lshift>:
 800e9e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9e8:	460c      	mov	r4, r1
 800e9ea:	6849      	ldr	r1, [r1, #4]
 800e9ec:	6923      	ldr	r3, [r4, #16]
 800e9ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e9f2:	68a3      	ldr	r3, [r4, #8]
 800e9f4:	4607      	mov	r7, r0
 800e9f6:	4691      	mov	r9, r2
 800e9f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e9fc:	f108 0601 	add.w	r6, r8, #1
 800ea00:	42b3      	cmp	r3, r6
 800ea02:	db0b      	blt.n	800ea1c <__lshift+0x38>
 800ea04:	4638      	mov	r0, r7
 800ea06:	f7ff fd91 	bl	800e52c <_Balloc>
 800ea0a:	4605      	mov	r5, r0
 800ea0c:	b948      	cbnz	r0, 800ea22 <__lshift+0x3e>
 800ea0e:	4602      	mov	r2, r0
 800ea10:	4b2a      	ldr	r3, [pc, #168]	; (800eabc <__lshift+0xd8>)
 800ea12:	482b      	ldr	r0, [pc, #172]	; (800eac0 <__lshift+0xdc>)
 800ea14:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ea18:	f000 fcd8 	bl	800f3cc <__assert_func>
 800ea1c:	3101      	adds	r1, #1
 800ea1e:	005b      	lsls	r3, r3, #1
 800ea20:	e7ee      	b.n	800ea00 <__lshift+0x1c>
 800ea22:	2300      	movs	r3, #0
 800ea24:	f100 0114 	add.w	r1, r0, #20
 800ea28:	f100 0210 	add.w	r2, r0, #16
 800ea2c:	4618      	mov	r0, r3
 800ea2e:	4553      	cmp	r3, sl
 800ea30:	db37      	blt.n	800eaa2 <__lshift+0xbe>
 800ea32:	6920      	ldr	r0, [r4, #16]
 800ea34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ea38:	f104 0314 	add.w	r3, r4, #20
 800ea3c:	f019 091f 	ands.w	r9, r9, #31
 800ea40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ea44:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ea48:	d02f      	beq.n	800eaaa <__lshift+0xc6>
 800ea4a:	f1c9 0e20 	rsb	lr, r9, #32
 800ea4e:	468a      	mov	sl, r1
 800ea50:	f04f 0c00 	mov.w	ip, #0
 800ea54:	681a      	ldr	r2, [r3, #0]
 800ea56:	fa02 f209 	lsl.w	r2, r2, r9
 800ea5a:	ea42 020c 	orr.w	r2, r2, ip
 800ea5e:	f84a 2b04 	str.w	r2, [sl], #4
 800ea62:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea66:	4298      	cmp	r0, r3
 800ea68:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ea6c:	d8f2      	bhi.n	800ea54 <__lshift+0x70>
 800ea6e:	1b03      	subs	r3, r0, r4
 800ea70:	3b15      	subs	r3, #21
 800ea72:	f023 0303 	bic.w	r3, r3, #3
 800ea76:	3304      	adds	r3, #4
 800ea78:	f104 0215 	add.w	r2, r4, #21
 800ea7c:	4290      	cmp	r0, r2
 800ea7e:	bf38      	it	cc
 800ea80:	2304      	movcc	r3, #4
 800ea82:	f841 c003 	str.w	ip, [r1, r3]
 800ea86:	f1bc 0f00 	cmp.w	ip, #0
 800ea8a:	d001      	beq.n	800ea90 <__lshift+0xac>
 800ea8c:	f108 0602 	add.w	r6, r8, #2
 800ea90:	3e01      	subs	r6, #1
 800ea92:	4638      	mov	r0, r7
 800ea94:	612e      	str	r6, [r5, #16]
 800ea96:	4621      	mov	r1, r4
 800ea98:	f7ff fd88 	bl	800e5ac <_Bfree>
 800ea9c:	4628      	mov	r0, r5
 800ea9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eaa2:	f842 0f04 	str.w	r0, [r2, #4]!
 800eaa6:	3301      	adds	r3, #1
 800eaa8:	e7c1      	b.n	800ea2e <__lshift+0x4a>
 800eaaa:	3904      	subs	r1, #4
 800eaac:	f853 2b04 	ldr.w	r2, [r3], #4
 800eab0:	f841 2f04 	str.w	r2, [r1, #4]!
 800eab4:	4298      	cmp	r0, r3
 800eab6:	d8f9      	bhi.n	800eaac <__lshift+0xc8>
 800eab8:	e7ea      	b.n	800ea90 <__lshift+0xac>
 800eaba:	bf00      	nop
 800eabc:	08023240 	.word	0x08023240
 800eac0:	080232cc 	.word	0x080232cc

0800eac4 <__mcmp>:
 800eac4:	b530      	push	{r4, r5, lr}
 800eac6:	6902      	ldr	r2, [r0, #16]
 800eac8:	690c      	ldr	r4, [r1, #16]
 800eaca:	1b12      	subs	r2, r2, r4
 800eacc:	d10e      	bne.n	800eaec <__mcmp+0x28>
 800eace:	f100 0314 	add.w	r3, r0, #20
 800ead2:	3114      	adds	r1, #20
 800ead4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ead8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800eadc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800eae0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800eae4:	42a5      	cmp	r5, r4
 800eae6:	d003      	beq.n	800eaf0 <__mcmp+0x2c>
 800eae8:	d305      	bcc.n	800eaf6 <__mcmp+0x32>
 800eaea:	2201      	movs	r2, #1
 800eaec:	4610      	mov	r0, r2
 800eaee:	bd30      	pop	{r4, r5, pc}
 800eaf0:	4283      	cmp	r3, r0
 800eaf2:	d3f3      	bcc.n	800eadc <__mcmp+0x18>
 800eaf4:	e7fa      	b.n	800eaec <__mcmp+0x28>
 800eaf6:	f04f 32ff 	mov.w	r2, #4294967295
 800eafa:	e7f7      	b.n	800eaec <__mcmp+0x28>

0800eafc <__mdiff>:
 800eafc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb00:	460c      	mov	r4, r1
 800eb02:	4606      	mov	r6, r0
 800eb04:	4611      	mov	r1, r2
 800eb06:	4620      	mov	r0, r4
 800eb08:	4690      	mov	r8, r2
 800eb0a:	f7ff ffdb 	bl	800eac4 <__mcmp>
 800eb0e:	1e05      	subs	r5, r0, #0
 800eb10:	d110      	bne.n	800eb34 <__mdiff+0x38>
 800eb12:	4629      	mov	r1, r5
 800eb14:	4630      	mov	r0, r6
 800eb16:	f7ff fd09 	bl	800e52c <_Balloc>
 800eb1a:	b930      	cbnz	r0, 800eb2a <__mdiff+0x2e>
 800eb1c:	4b3a      	ldr	r3, [pc, #232]	; (800ec08 <__mdiff+0x10c>)
 800eb1e:	4602      	mov	r2, r0
 800eb20:	f240 2132 	movw	r1, #562	; 0x232
 800eb24:	4839      	ldr	r0, [pc, #228]	; (800ec0c <__mdiff+0x110>)
 800eb26:	f000 fc51 	bl	800f3cc <__assert_func>
 800eb2a:	2301      	movs	r3, #1
 800eb2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eb30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb34:	bfa4      	itt	ge
 800eb36:	4643      	movge	r3, r8
 800eb38:	46a0      	movge	r8, r4
 800eb3a:	4630      	mov	r0, r6
 800eb3c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800eb40:	bfa6      	itte	ge
 800eb42:	461c      	movge	r4, r3
 800eb44:	2500      	movge	r5, #0
 800eb46:	2501      	movlt	r5, #1
 800eb48:	f7ff fcf0 	bl	800e52c <_Balloc>
 800eb4c:	b920      	cbnz	r0, 800eb58 <__mdiff+0x5c>
 800eb4e:	4b2e      	ldr	r3, [pc, #184]	; (800ec08 <__mdiff+0x10c>)
 800eb50:	4602      	mov	r2, r0
 800eb52:	f44f 7110 	mov.w	r1, #576	; 0x240
 800eb56:	e7e5      	b.n	800eb24 <__mdiff+0x28>
 800eb58:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800eb5c:	6926      	ldr	r6, [r4, #16]
 800eb5e:	60c5      	str	r5, [r0, #12]
 800eb60:	f104 0914 	add.w	r9, r4, #20
 800eb64:	f108 0514 	add.w	r5, r8, #20
 800eb68:	f100 0e14 	add.w	lr, r0, #20
 800eb6c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800eb70:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800eb74:	f108 0210 	add.w	r2, r8, #16
 800eb78:	46f2      	mov	sl, lr
 800eb7a:	2100      	movs	r1, #0
 800eb7c:	f859 3b04 	ldr.w	r3, [r9], #4
 800eb80:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800eb84:	fa1f f883 	uxth.w	r8, r3
 800eb88:	fa11 f18b 	uxtah	r1, r1, fp
 800eb8c:	0c1b      	lsrs	r3, r3, #16
 800eb8e:	eba1 0808 	sub.w	r8, r1, r8
 800eb92:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800eb96:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800eb9a:	fa1f f888 	uxth.w	r8, r8
 800eb9e:	1419      	asrs	r1, r3, #16
 800eba0:	454e      	cmp	r6, r9
 800eba2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800eba6:	f84a 3b04 	str.w	r3, [sl], #4
 800ebaa:	d8e7      	bhi.n	800eb7c <__mdiff+0x80>
 800ebac:	1b33      	subs	r3, r6, r4
 800ebae:	3b15      	subs	r3, #21
 800ebb0:	f023 0303 	bic.w	r3, r3, #3
 800ebb4:	3304      	adds	r3, #4
 800ebb6:	3415      	adds	r4, #21
 800ebb8:	42a6      	cmp	r6, r4
 800ebba:	bf38      	it	cc
 800ebbc:	2304      	movcc	r3, #4
 800ebbe:	441d      	add	r5, r3
 800ebc0:	4473      	add	r3, lr
 800ebc2:	469e      	mov	lr, r3
 800ebc4:	462e      	mov	r6, r5
 800ebc6:	4566      	cmp	r6, ip
 800ebc8:	d30e      	bcc.n	800ebe8 <__mdiff+0xec>
 800ebca:	f10c 0203 	add.w	r2, ip, #3
 800ebce:	1b52      	subs	r2, r2, r5
 800ebd0:	f022 0203 	bic.w	r2, r2, #3
 800ebd4:	3d03      	subs	r5, #3
 800ebd6:	45ac      	cmp	ip, r5
 800ebd8:	bf38      	it	cc
 800ebda:	2200      	movcc	r2, #0
 800ebdc:	441a      	add	r2, r3
 800ebde:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ebe2:	b17b      	cbz	r3, 800ec04 <__mdiff+0x108>
 800ebe4:	6107      	str	r7, [r0, #16]
 800ebe6:	e7a3      	b.n	800eb30 <__mdiff+0x34>
 800ebe8:	f856 8b04 	ldr.w	r8, [r6], #4
 800ebec:	fa11 f288 	uxtah	r2, r1, r8
 800ebf0:	1414      	asrs	r4, r2, #16
 800ebf2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ebf6:	b292      	uxth	r2, r2
 800ebf8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ebfc:	f84e 2b04 	str.w	r2, [lr], #4
 800ec00:	1421      	asrs	r1, r4, #16
 800ec02:	e7e0      	b.n	800ebc6 <__mdiff+0xca>
 800ec04:	3f01      	subs	r7, #1
 800ec06:	e7ea      	b.n	800ebde <__mdiff+0xe2>
 800ec08:	08023240 	.word	0x08023240
 800ec0c:	080232cc 	.word	0x080232cc

0800ec10 <__ulp>:
 800ec10:	b082      	sub	sp, #8
 800ec12:	ed8d 0b00 	vstr	d0, [sp]
 800ec16:	9b01      	ldr	r3, [sp, #4]
 800ec18:	4912      	ldr	r1, [pc, #72]	; (800ec64 <__ulp+0x54>)
 800ec1a:	4019      	ands	r1, r3
 800ec1c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800ec20:	2900      	cmp	r1, #0
 800ec22:	dd05      	ble.n	800ec30 <__ulp+0x20>
 800ec24:	2200      	movs	r2, #0
 800ec26:	460b      	mov	r3, r1
 800ec28:	ec43 2b10 	vmov	d0, r2, r3
 800ec2c:	b002      	add	sp, #8
 800ec2e:	4770      	bx	lr
 800ec30:	4249      	negs	r1, r1
 800ec32:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800ec36:	ea4f 5021 	mov.w	r0, r1, asr #20
 800ec3a:	f04f 0200 	mov.w	r2, #0
 800ec3e:	f04f 0300 	mov.w	r3, #0
 800ec42:	da04      	bge.n	800ec4e <__ulp+0x3e>
 800ec44:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800ec48:	fa41 f300 	asr.w	r3, r1, r0
 800ec4c:	e7ec      	b.n	800ec28 <__ulp+0x18>
 800ec4e:	f1a0 0114 	sub.w	r1, r0, #20
 800ec52:	291e      	cmp	r1, #30
 800ec54:	bfda      	itte	le
 800ec56:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800ec5a:	fa20 f101 	lsrle.w	r1, r0, r1
 800ec5e:	2101      	movgt	r1, #1
 800ec60:	460a      	mov	r2, r1
 800ec62:	e7e1      	b.n	800ec28 <__ulp+0x18>
 800ec64:	7ff00000 	.word	0x7ff00000

0800ec68 <__b2d>:
 800ec68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec6a:	6905      	ldr	r5, [r0, #16]
 800ec6c:	f100 0714 	add.w	r7, r0, #20
 800ec70:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ec74:	1f2e      	subs	r6, r5, #4
 800ec76:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ec7a:	4620      	mov	r0, r4
 800ec7c:	f7ff fd48 	bl	800e710 <__hi0bits>
 800ec80:	f1c0 0320 	rsb	r3, r0, #32
 800ec84:	280a      	cmp	r0, #10
 800ec86:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ed04 <__b2d+0x9c>
 800ec8a:	600b      	str	r3, [r1, #0]
 800ec8c:	dc14      	bgt.n	800ecb8 <__b2d+0x50>
 800ec8e:	f1c0 0e0b 	rsb	lr, r0, #11
 800ec92:	fa24 f10e 	lsr.w	r1, r4, lr
 800ec96:	42b7      	cmp	r7, r6
 800ec98:	ea41 030c 	orr.w	r3, r1, ip
 800ec9c:	bf34      	ite	cc
 800ec9e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800eca2:	2100      	movcs	r1, #0
 800eca4:	3015      	adds	r0, #21
 800eca6:	fa04 f000 	lsl.w	r0, r4, r0
 800ecaa:	fa21 f10e 	lsr.w	r1, r1, lr
 800ecae:	ea40 0201 	orr.w	r2, r0, r1
 800ecb2:	ec43 2b10 	vmov	d0, r2, r3
 800ecb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ecb8:	42b7      	cmp	r7, r6
 800ecba:	bf3a      	itte	cc
 800ecbc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ecc0:	f1a5 0608 	subcc.w	r6, r5, #8
 800ecc4:	2100      	movcs	r1, #0
 800ecc6:	380b      	subs	r0, #11
 800ecc8:	d017      	beq.n	800ecfa <__b2d+0x92>
 800ecca:	f1c0 0c20 	rsb	ip, r0, #32
 800ecce:	fa04 f500 	lsl.w	r5, r4, r0
 800ecd2:	42be      	cmp	r6, r7
 800ecd4:	fa21 f40c 	lsr.w	r4, r1, ip
 800ecd8:	ea45 0504 	orr.w	r5, r5, r4
 800ecdc:	bf8c      	ite	hi
 800ecde:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ece2:	2400      	movls	r4, #0
 800ece4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ece8:	fa01 f000 	lsl.w	r0, r1, r0
 800ecec:	fa24 f40c 	lsr.w	r4, r4, ip
 800ecf0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ecf4:	ea40 0204 	orr.w	r2, r0, r4
 800ecf8:	e7db      	b.n	800ecb2 <__b2d+0x4a>
 800ecfa:	ea44 030c 	orr.w	r3, r4, ip
 800ecfe:	460a      	mov	r2, r1
 800ed00:	e7d7      	b.n	800ecb2 <__b2d+0x4a>
 800ed02:	bf00      	nop
 800ed04:	3ff00000 	.word	0x3ff00000

0800ed08 <__d2b>:
 800ed08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ed0c:	4689      	mov	r9, r1
 800ed0e:	2101      	movs	r1, #1
 800ed10:	ec57 6b10 	vmov	r6, r7, d0
 800ed14:	4690      	mov	r8, r2
 800ed16:	f7ff fc09 	bl	800e52c <_Balloc>
 800ed1a:	4604      	mov	r4, r0
 800ed1c:	b930      	cbnz	r0, 800ed2c <__d2b+0x24>
 800ed1e:	4602      	mov	r2, r0
 800ed20:	4b25      	ldr	r3, [pc, #148]	; (800edb8 <__d2b+0xb0>)
 800ed22:	4826      	ldr	r0, [pc, #152]	; (800edbc <__d2b+0xb4>)
 800ed24:	f240 310a 	movw	r1, #778	; 0x30a
 800ed28:	f000 fb50 	bl	800f3cc <__assert_func>
 800ed2c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ed30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ed34:	bb35      	cbnz	r5, 800ed84 <__d2b+0x7c>
 800ed36:	2e00      	cmp	r6, #0
 800ed38:	9301      	str	r3, [sp, #4]
 800ed3a:	d028      	beq.n	800ed8e <__d2b+0x86>
 800ed3c:	4668      	mov	r0, sp
 800ed3e:	9600      	str	r6, [sp, #0]
 800ed40:	f7ff fd06 	bl	800e750 <__lo0bits>
 800ed44:	9900      	ldr	r1, [sp, #0]
 800ed46:	b300      	cbz	r0, 800ed8a <__d2b+0x82>
 800ed48:	9a01      	ldr	r2, [sp, #4]
 800ed4a:	f1c0 0320 	rsb	r3, r0, #32
 800ed4e:	fa02 f303 	lsl.w	r3, r2, r3
 800ed52:	430b      	orrs	r3, r1
 800ed54:	40c2      	lsrs	r2, r0
 800ed56:	6163      	str	r3, [r4, #20]
 800ed58:	9201      	str	r2, [sp, #4]
 800ed5a:	9b01      	ldr	r3, [sp, #4]
 800ed5c:	61a3      	str	r3, [r4, #24]
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	bf14      	ite	ne
 800ed62:	2202      	movne	r2, #2
 800ed64:	2201      	moveq	r2, #1
 800ed66:	6122      	str	r2, [r4, #16]
 800ed68:	b1d5      	cbz	r5, 800eda0 <__d2b+0x98>
 800ed6a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ed6e:	4405      	add	r5, r0
 800ed70:	f8c9 5000 	str.w	r5, [r9]
 800ed74:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ed78:	f8c8 0000 	str.w	r0, [r8]
 800ed7c:	4620      	mov	r0, r4
 800ed7e:	b003      	add	sp, #12
 800ed80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ed88:	e7d5      	b.n	800ed36 <__d2b+0x2e>
 800ed8a:	6161      	str	r1, [r4, #20]
 800ed8c:	e7e5      	b.n	800ed5a <__d2b+0x52>
 800ed8e:	a801      	add	r0, sp, #4
 800ed90:	f7ff fcde 	bl	800e750 <__lo0bits>
 800ed94:	9b01      	ldr	r3, [sp, #4]
 800ed96:	6163      	str	r3, [r4, #20]
 800ed98:	2201      	movs	r2, #1
 800ed9a:	6122      	str	r2, [r4, #16]
 800ed9c:	3020      	adds	r0, #32
 800ed9e:	e7e3      	b.n	800ed68 <__d2b+0x60>
 800eda0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eda4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800eda8:	f8c9 0000 	str.w	r0, [r9]
 800edac:	6918      	ldr	r0, [r3, #16]
 800edae:	f7ff fcaf 	bl	800e710 <__hi0bits>
 800edb2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800edb6:	e7df      	b.n	800ed78 <__d2b+0x70>
 800edb8:	08023240 	.word	0x08023240
 800edbc:	080232cc 	.word	0x080232cc

0800edc0 <__ratio>:
 800edc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edc4:	4688      	mov	r8, r1
 800edc6:	4669      	mov	r1, sp
 800edc8:	4681      	mov	r9, r0
 800edca:	f7ff ff4d 	bl	800ec68 <__b2d>
 800edce:	a901      	add	r1, sp, #4
 800edd0:	4640      	mov	r0, r8
 800edd2:	ec55 4b10 	vmov	r4, r5, d0
 800edd6:	f7ff ff47 	bl	800ec68 <__b2d>
 800edda:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800edde:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ede2:	eba3 0c02 	sub.w	ip, r3, r2
 800ede6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800edea:	1a9b      	subs	r3, r3, r2
 800edec:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800edf0:	ec51 0b10 	vmov	r0, r1, d0
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	bfd6      	itet	le
 800edf8:	460a      	movle	r2, r1
 800edfa:	462a      	movgt	r2, r5
 800edfc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ee00:	468b      	mov	fp, r1
 800ee02:	462f      	mov	r7, r5
 800ee04:	bfd4      	ite	le
 800ee06:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ee0a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ee0e:	4620      	mov	r0, r4
 800ee10:	ee10 2a10 	vmov	r2, s0
 800ee14:	465b      	mov	r3, fp
 800ee16:	4639      	mov	r1, r7
 800ee18:	f7f1 fd18 	bl	800084c <__aeabi_ddiv>
 800ee1c:	ec41 0b10 	vmov	d0, r0, r1
 800ee20:	b003      	add	sp, #12
 800ee22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ee26 <__copybits>:
 800ee26:	3901      	subs	r1, #1
 800ee28:	b570      	push	{r4, r5, r6, lr}
 800ee2a:	1149      	asrs	r1, r1, #5
 800ee2c:	6914      	ldr	r4, [r2, #16]
 800ee2e:	3101      	adds	r1, #1
 800ee30:	f102 0314 	add.w	r3, r2, #20
 800ee34:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ee38:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ee3c:	1f05      	subs	r5, r0, #4
 800ee3e:	42a3      	cmp	r3, r4
 800ee40:	d30c      	bcc.n	800ee5c <__copybits+0x36>
 800ee42:	1aa3      	subs	r3, r4, r2
 800ee44:	3b11      	subs	r3, #17
 800ee46:	f023 0303 	bic.w	r3, r3, #3
 800ee4a:	3211      	adds	r2, #17
 800ee4c:	42a2      	cmp	r2, r4
 800ee4e:	bf88      	it	hi
 800ee50:	2300      	movhi	r3, #0
 800ee52:	4418      	add	r0, r3
 800ee54:	2300      	movs	r3, #0
 800ee56:	4288      	cmp	r0, r1
 800ee58:	d305      	bcc.n	800ee66 <__copybits+0x40>
 800ee5a:	bd70      	pop	{r4, r5, r6, pc}
 800ee5c:	f853 6b04 	ldr.w	r6, [r3], #4
 800ee60:	f845 6f04 	str.w	r6, [r5, #4]!
 800ee64:	e7eb      	b.n	800ee3e <__copybits+0x18>
 800ee66:	f840 3b04 	str.w	r3, [r0], #4
 800ee6a:	e7f4      	b.n	800ee56 <__copybits+0x30>

0800ee6c <__any_on>:
 800ee6c:	f100 0214 	add.w	r2, r0, #20
 800ee70:	6900      	ldr	r0, [r0, #16]
 800ee72:	114b      	asrs	r3, r1, #5
 800ee74:	4298      	cmp	r0, r3
 800ee76:	b510      	push	{r4, lr}
 800ee78:	db11      	blt.n	800ee9e <__any_on+0x32>
 800ee7a:	dd0a      	ble.n	800ee92 <__any_on+0x26>
 800ee7c:	f011 011f 	ands.w	r1, r1, #31
 800ee80:	d007      	beq.n	800ee92 <__any_on+0x26>
 800ee82:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ee86:	fa24 f001 	lsr.w	r0, r4, r1
 800ee8a:	fa00 f101 	lsl.w	r1, r0, r1
 800ee8e:	428c      	cmp	r4, r1
 800ee90:	d10b      	bne.n	800eeaa <__any_on+0x3e>
 800ee92:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ee96:	4293      	cmp	r3, r2
 800ee98:	d803      	bhi.n	800eea2 <__any_on+0x36>
 800ee9a:	2000      	movs	r0, #0
 800ee9c:	bd10      	pop	{r4, pc}
 800ee9e:	4603      	mov	r3, r0
 800eea0:	e7f7      	b.n	800ee92 <__any_on+0x26>
 800eea2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800eea6:	2900      	cmp	r1, #0
 800eea8:	d0f5      	beq.n	800ee96 <__any_on+0x2a>
 800eeaa:	2001      	movs	r0, #1
 800eeac:	e7f6      	b.n	800ee9c <__any_on+0x30>

0800eeae <_calloc_r>:
 800eeae:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eeb0:	fba1 2402 	umull	r2, r4, r1, r2
 800eeb4:	b94c      	cbnz	r4, 800eeca <_calloc_r+0x1c>
 800eeb6:	4611      	mov	r1, r2
 800eeb8:	9201      	str	r2, [sp, #4]
 800eeba:	f000 f87b 	bl	800efb4 <_malloc_r>
 800eebe:	9a01      	ldr	r2, [sp, #4]
 800eec0:	4605      	mov	r5, r0
 800eec2:	b930      	cbnz	r0, 800eed2 <_calloc_r+0x24>
 800eec4:	4628      	mov	r0, r5
 800eec6:	b003      	add	sp, #12
 800eec8:	bd30      	pop	{r4, r5, pc}
 800eeca:	220c      	movs	r2, #12
 800eecc:	6002      	str	r2, [r0, #0]
 800eece:	2500      	movs	r5, #0
 800eed0:	e7f8      	b.n	800eec4 <_calloc_r+0x16>
 800eed2:	4621      	mov	r1, r4
 800eed4:	f7fc fb6a 	bl	800b5ac <memset>
 800eed8:	e7f4      	b.n	800eec4 <_calloc_r+0x16>
	...

0800eedc <_free_r>:
 800eedc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eede:	2900      	cmp	r1, #0
 800eee0:	d044      	beq.n	800ef6c <_free_r+0x90>
 800eee2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eee6:	9001      	str	r0, [sp, #4]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	f1a1 0404 	sub.w	r4, r1, #4
 800eeee:	bfb8      	it	lt
 800eef0:	18e4      	addlt	r4, r4, r3
 800eef2:	f000 fab5 	bl	800f460 <__malloc_lock>
 800eef6:	4a1e      	ldr	r2, [pc, #120]	; (800ef70 <_free_r+0x94>)
 800eef8:	9801      	ldr	r0, [sp, #4]
 800eefa:	6813      	ldr	r3, [r2, #0]
 800eefc:	b933      	cbnz	r3, 800ef0c <_free_r+0x30>
 800eefe:	6063      	str	r3, [r4, #4]
 800ef00:	6014      	str	r4, [r2, #0]
 800ef02:	b003      	add	sp, #12
 800ef04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ef08:	f000 bab0 	b.w	800f46c <__malloc_unlock>
 800ef0c:	42a3      	cmp	r3, r4
 800ef0e:	d908      	bls.n	800ef22 <_free_r+0x46>
 800ef10:	6825      	ldr	r5, [r4, #0]
 800ef12:	1961      	adds	r1, r4, r5
 800ef14:	428b      	cmp	r3, r1
 800ef16:	bf01      	itttt	eq
 800ef18:	6819      	ldreq	r1, [r3, #0]
 800ef1a:	685b      	ldreq	r3, [r3, #4]
 800ef1c:	1949      	addeq	r1, r1, r5
 800ef1e:	6021      	streq	r1, [r4, #0]
 800ef20:	e7ed      	b.n	800eefe <_free_r+0x22>
 800ef22:	461a      	mov	r2, r3
 800ef24:	685b      	ldr	r3, [r3, #4]
 800ef26:	b10b      	cbz	r3, 800ef2c <_free_r+0x50>
 800ef28:	42a3      	cmp	r3, r4
 800ef2a:	d9fa      	bls.n	800ef22 <_free_r+0x46>
 800ef2c:	6811      	ldr	r1, [r2, #0]
 800ef2e:	1855      	adds	r5, r2, r1
 800ef30:	42a5      	cmp	r5, r4
 800ef32:	d10b      	bne.n	800ef4c <_free_r+0x70>
 800ef34:	6824      	ldr	r4, [r4, #0]
 800ef36:	4421      	add	r1, r4
 800ef38:	1854      	adds	r4, r2, r1
 800ef3a:	42a3      	cmp	r3, r4
 800ef3c:	6011      	str	r1, [r2, #0]
 800ef3e:	d1e0      	bne.n	800ef02 <_free_r+0x26>
 800ef40:	681c      	ldr	r4, [r3, #0]
 800ef42:	685b      	ldr	r3, [r3, #4]
 800ef44:	6053      	str	r3, [r2, #4]
 800ef46:	4421      	add	r1, r4
 800ef48:	6011      	str	r1, [r2, #0]
 800ef4a:	e7da      	b.n	800ef02 <_free_r+0x26>
 800ef4c:	d902      	bls.n	800ef54 <_free_r+0x78>
 800ef4e:	230c      	movs	r3, #12
 800ef50:	6003      	str	r3, [r0, #0]
 800ef52:	e7d6      	b.n	800ef02 <_free_r+0x26>
 800ef54:	6825      	ldr	r5, [r4, #0]
 800ef56:	1961      	adds	r1, r4, r5
 800ef58:	428b      	cmp	r3, r1
 800ef5a:	bf04      	itt	eq
 800ef5c:	6819      	ldreq	r1, [r3, #0]
 800ef5e:	685b      	ldreq	r3, [r3, #4]
 800ef60:	6063      	str	r3, [r4, #4]
 800ef62:	bf04      	itt	eq
 800ef64:	1949      	addeq	r1, r1, r5
 800ef66:	6021      	streq	r1, [r4, #0]
 800ef68:	6054      	str	r4, [r2, #4]
 800ef6a:	e7ca      	b.n	800ef02 <_free_r+0x26>
 800ef6c:	b003      	add	sp, #12
 800ef6e:	bd30      	pop	{r4, r5, pc}
 800ef70:	200048c4 	.word	0x200048c4

0800ef74 <sbrk_aligned>:
 800ef74:	b570      	push	{r4, r5, r6, lr}
 800ef76:	4e0e      	ldr	r6, [pc, #56]	; (800efb0 <sbrk_aligned+0x3c>)
 800ef78:	460c      	mov	r4, r1
 800ef7a:	6831      	ldr	r1, [r6, #0]
 800ef7c:	4605      	mov	r5, r0
 800ef7e:	b911      	cbnz	r1, 800ef86 <sbrk_aligned+0x12>
 800ef80:	f000 f9f2 	bl	800f368 <_sbrk_r>
 800ef84:	6030      	str	r0, [r6, #0]
 800ef86:	4621      	mov	r1, r4
 800ef88:	4628      	mov	r0, r5
 800ef8a:	f000 f9ed 	bl	800f368 <_sbrk_r>
 800ef8e:	1c43      	adds	r3, r0, #1
 800ef90:	d00a      	beq.n	800efa8 <sbrk_aligned+0x34>
 800ef92:	1cc4      	adds	r4, r0, #3
 800ef94:	f024 0403 	bic.w	r4, r4, #3
 800ef98:	42a0      	cmp	r0, r4
 800ef9a:	d007      	beq.n	800efac <sbrk_aligned+0x38>
 800ef9c:	1a21      	subs	r1, r4, r0
 800ef9e:	4628      	mov	r0, r5
 800efa0:	f000 f9e2 	bl	800f368 <_sbrk_r>
 800efa4:	3001      	adds	r0, #1
 800efa6:	d101      	bne.n	800efac <sbrk_aligned+0x38>
 800efa8:	f04f 34ff 	mov.w	r4, #4294967295
 800efac:	4620      	mov	r0, r4
 800efae:	bd70      	pop	{r4, r5, r6, pc}
 800efb0:	200048c8 	.word	0x200048c8

0800efb4 <_malloc_r>:
 800efb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efb8:	1ccd      	adds	r5, r1, #3
 800efba:	f025 0503 	bic.w	r5, r5, #3
 800efbe:	3508      	adds	r5, #8
 800efc0:	2d0c      	cmp	r5, #12
 800efc2:	bf38      	it	cc
 800efc4:	250c      	movcc	r5, #12
 800efc6:	2d00      	cmp	r5, #0
 800efc8:	4607      	mov	r7, r0
 800efca:	db01      	blt.n	800efd0 <_malloc_r+0x1c>
 800efcc:	42a9      	cmp	r1, r5
 800efce:	d905      	bls.n	800efdc <_malloc_r+0x28>
 800efd0:	230c      	movs	r3, #12
 800efd2:	603b      	str	r3, [r7, #0]
 800efd4:	2600      	movs	r6, #0
 800efd6:	4630      	mov	r0, r6
 800efd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efdc:	4e2e      	ldr	r6, [pc, #184]	; (800f098 <_malloc_r+0xe4>)
 800efde:	f000 fa3f 	bl	800f460 <__malloc_lock>
 800efe2:	6833      	ldr	r3, [r6, #0]
 800efe4:	461c      	mov	r4, r3
 800efe6:	bb34      	cbnz	r4, 800f036 <_malloc_r+0x82>
 800efe8:	4629      	mov	r1, r5
 800efea:	4638      	mov	r0, r7
 800efec:	f7ff ffc2 	bl	800ef74 <sbrk_aligned>
 800eff0:	1c43      	adds	r3, r0, #1
 800eff2:	4604      	mov	r4, r0
 800eff4:	d14d      	bne.n	800f092 <_malloc_r+0xde>
 800eff6:	6834      	ldr	r4, [r6, #0]
 800eff8:	4626      	mov	r6, r4
 800effa:	2e00      	cmp	r6, #0
 800effc:	d140      	bne.n	800f080 <_malloc_r+0xcc>
 800effe:	6823      	ldr	r3, [r4, #0]
 800f000:	4631      	mov	r1, r6
 800f002:	4638      	mov	r0, r7
 800f004:	eb04 0803 	add.w	r8, r4, r3
 800f008:	f000 f9ae 	bl	800f368 <_sbrk_r>
 800f00c:	4580      	cmp	r8, r0
 800f00e:	d13a      	bne.n	800f086 <_malloc_r+0xd2>
 800f010:	6821      	ldr	r1, [r4, #0]
 800f012:	3503      	adds	r5, #3
 800f014:	1a6d      	subs	r5, r5, r1
 800f016:	f025 0503 	bic.w	r5, r5, #3
 800f01a:	3508      	adds	r5, #8
 800f01c:	2d0c      	cmp	r5, #12
 800f01e:	bf38      	it	cc
 800f020:	250c      	movcc	r5, #12
 800f022:	4629      	mov	r1, r5
 800f024:	4638      	mov	r0, r7
 800f026:	f7ff ffa5 	bl	800ef74 <sbrk_aligned>
 800f02a:	3001      	adds	r0, #1
 800f02c:	d02b      	beq.n	800f086 <_malloc_r+0xd2>
 800f02e:	6823      	ldr	r3, [r4, #0]
 800f030:	442b      	add	r3, r5
 800f032:	6023      	str	r3, [r4, #0]
 800f034:	e00e      	b.n	800f054 <_malloc_r+0xa0>
 800f036:	6822      	ldr	r2, [r4, #0]
 800f038:	1b52      	subs	r2, r2, r5
 800f03a:	d41e      	bmi.n	800f07a <_malloc_r+0xc6>
 800f03c:	2a0b      	cmp	r2, #11
 800f03e:	d916      	bls.n	800f06e <_malloc_r+0xba>
 800f040:	1961      	adds	r1, r4, r5
 800f042:	42a3      	cmp	r3, r4
 800f044:	6025      	str	r5, [r4, #0]
 800f046:	bf18      	it	ne
 800f048:	6059      	strne	r1, [r3, #4]
 800f04a:	6863      	ldr	r3, [r4, #4]
 800f04c:	bf08      	it	eq
 800f04e:	6031      	streq	r1, [r6, #0]
 800f050:	5162      	str	r2, [r4, r5]
 800f052:	604b      	str	r3, [r1, #4]
 800f054:	4638      	mov	r0, r7
 800f056:	f104 060b 	add.w	r6, r4, #11
 800f05a:	f000 fa07 	bl	800f46c <__malloc_unlock>
 800f05e:	f026 0607 	bic.w	r6, r6, #7
 800f062:	1d23      	adds	r3, r4, #4
 800f064:	1af2      	subs	r2, r6, r3
 800f066:	d0b6      	beq.n	800efd6 <_malloc_r+0x22>
 800f068:	1b9b      	subs	r3, r3, r6
 800f06a:	50a3      	str	r3, [r4, r2]
 800f06c:	e7b3      	b.n	800efd6 <_malloc_r+0x22>
 800f06e:	6862      	ldr	r2, [r4, #4]
 800f070:	42a3      	cmp	r3, r4
 800f072:	bf0c      	ite	eq
 800f074:	6032      	streq	r2, [r6, #0]
 800f076:	605a      	strne	r2, [r3, #4]
 800f078:	e7ec      	b.n	800f054 <_malloc_r+0xa0>
 800f07a:	4623      	mov	r3, r4
 800f07c:	6864      	ldr	r4, [r4, #4]
 800f07e:	e7b2      	b.n	800efe6 <_malloc_r+0x32>
 800f080:	4634      	mov	r4, r6
 800f082:	6876      	ldr	r6, [r6, #4]
 800f084:	e7b9      	b.n	800effa <_malloc_r+0x46>
 800f086:	230c      	movs	r3, #12
 800f088:	603b      	str	r3, [r7, #0]
 800f08a:	4638      	mov	r0, r7
 800f08c:	f000 f9ee 	bl	800f46c <__malloc_unlock>
 800f090:	e7a1      	b.n	800efd6 <_malloc_r+0x22>
 800f092:	6025      	str	r5, [r4, #0]
 800f094:	e7de      	b.n	800f054 <_malloc_r+0xa0>
 800f096:	bf00      	nop
 800f098:	200048c4 	.word	0x200048c4

0800f09c <__ssputs_r>:
 800f09c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0a0:	688e      	ldr	r6, [r1, #8]
 800f0a2:	429e      	cmp	r6, r3
 800f0a4:	4682      	mov	sl, r0
 800f0a6:	460c      	mov	r4, r1
 800f0a8:	4690      	mov	r8, r2
 800f0aa:	461f      	mov	r7, r3
 800f0ac:	d838      	bhi.n	800f120 <__ssputs_r+0x84>
 800f0ae:	898a      	ldrh	r2, [r1, #12]
 800f0b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f0b4:	d032      	beq.n	800f11c <__ssputs_r+0x80>
 800f0b6:	6825      	ldr	r5, [r4, #0]
 800f0b8:	6909      	ldr	r1, [r1, #16]
 800f0ba:	eba5 0901 	sub.w	r9, r5, r1
 800f0be:	6965      	ldr	r5, [r4, #20]
 800f0c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f0c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f0c8:	3301      	adds	r3, #1
 800f0ca:	444b      	add	r3, r9
 800f0cc:	106d      	asrs	r5, r5, #1
 800f0ce:	429d      	cmp	r5, r3
 800f0d0:	bf38      	it	cc
 800f0d2:	461d      	movcc	r5, r3
 800f0d4:	0553      	lsls	r3, r2, #21
 800f0d6:	d531      	bpl.n	800f13c <__ssputs_r+0xa0>
 800f0d8:	4629      	mov	r1, r5
 800f0da:	f7ff ff6b 	bl	800efb4 <_malloc_r>
 800f0de:	4606      	mov	r6, r0
 800f0e0:	b950      	cbnz	r0, 800f0f8 <__ssputs_r+0x5c>
 800f0e2:	230c      	movs	r3, #12
 800f0e4:	f8ca 3000 	str.w	r3, [sl]
 800f0e8:	89a3      	ldrh	r3, [r4, #12]
 800f0ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f0ee:	81a3      	strh	r3, [r4, #12]
 800f0f0:	f04f 30ff 	mov.w	r0, #4294967295
 800f0f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0f8:	6921      	ldr	r1, [r4, #16]
 800f0fa:	464a      	mov	r2, r9
 800f0fc:	f7ff fa08 	bl	800e510 <memcpy>
 800f100:	89a3      	ldrh	r3, [r4, #12]
 800f102:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f106:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f10a:	81a3      	strh	r3, [r4, #12]
 800f10c:	6126      	str	r6, [r4, #16]
 800f10e:	6165      	str	r5, [r4, #20]
 800f110:	444e      	add	r6, r9
 800f112:	eba5 0509 	sub.w	r5, r5, r9
 800f116:	6026      	str	r6, [r4, #0]
 800f118:	60a5      	str	r5, [r4, #8]
 800f11a:	463e      	mov	r6, r7
 800f11c:	42be      	cmp	r6, r7
 800f11e:	d900      	bls.n	800f122 <__ssputs_r+0x86>
 800f120:	463e      	mov	r6, r7
 800f122:	6820      	ldr	r0, [r4, #0]
 800f124:	4632      	mov	r2, r6
 800f126:	4641      	mov	r1, r8
 800f128:	f000 f980 	bl	800f42c <memmove>
 800f12c:	68a3      	ldr	r3, [r4, #8]
 800f12e:	1b9b      	subs	r3, r3, r6
 800f130:	60a3      	str	r3, [r4, #8]
 800f132:	6823      	ldr	r3, [r4, #0]
 800f134:	4433      	add	r3, r6
 800f136:	6023      	str	r3, [r4, #0]
 800f138:	2000      	movs	r0, #0
 800f13a:	e7db      	b.n	800f0f4 <__ssputs_r+0x58>
 800f13c:	462a      	mov	r2, r5
 800f13e:	f000 f99b 	bl	800f478 <_realloc_r>
 800f142:	4606      	mov	r6, r0
 800f144:	2800      	cmp	r0, #0
 800f146:	d1e1      	bne.n	800f10c <__ssputs_r+0x70>
 800f148:	6921      	ldr	r1, [r4, #16]
 800f14a:	4650      	mov	r0, sl
 800f14c:	f7ff fec6 	bl	800eedc <_free_r>
 800f150:	e7c7      	b.n	800f0e2 <__ssputs_r+0x46>
	...

0800f154 <_svfiprintf_r>:
 800f154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f158:	4698      	mov	r8, r3
 800f15a:	898b      	ldrh	r3, [r1, #12]
 800f15c:	061b      	lsls	r3, r3, #24
 800f15e:	b09d      	sub	sp, #116	; 0x74
 800f160:	4607      	mov	r7, r0
 800f162:	460d      	mov	r5, r1
 800f164:	4614      	mov	r4, r2
 800f166:	d50e      	bpl.n	800f186 <_svfiprintf_r+0x32>
 800f168:	690b      	ldr	r3, [r1, #16]
 800f16a:	b963      	cbnz	r3, 800f186 <_svfiprintf_r+0x32>
 800f16c:	2140      	movs	r1, #64	; 0x40
 800f16e:	f7ff ff21 	bl	800efb4 <_malloc_r>
 800f172:	6028      	str	r0, [r5, #0]
 800f174:	6128      	str	r0, [r5, #16]
 800f176:	b920      	cbnz	r0, 800f182 <_svfiprintf_r+0x2e>
 800f178:	230c      	movs	r3, #12
 800f17a:	603b      	str	r3, [r7, #0]
 800f17c:	f04f 30ff 	mov.w	r0, #4294967295
 800f180:	e0d1      	b.n	800f326 <_svfiprintf_r+0x1d2>
 800f182:	2340      	movs	r3, #64	; 0x40
 800f184:	616b      	str	r3, [r5, #20]
 800f186:	2300      	movs	r3, #0
 800f188:	9309      	str	r3, [sp, #36]	; 0x24
 800f18a:	2320      	movs	r3, #32
 800f18c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f190:	f8cd 800c 	str.w	r8, [sp, #12]
 800f194:	2330      	movs	r3, #48	; 0x30
 800f196:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f340 <_svfiprintf_r+0x1ec>
 800f19a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f19e:	f04f 0901 	mov.w	r9, #1
 800f1a2:	4623      	mov	r3, r4
 800f1a4:	469a      	mov	sl, r3
 800f1a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f1aa:	b10a      	cbz	r2, 800f1b0 <_svfiprintf_r+0x5c>
 800f1ac:	2a25      	cmp	r2, #37	; 0x25
 800f1ae:	d1f9      	bne.n	800f1a4 <_svfiprintf_r+0x50>
 800f1b0:	ebba 0b04 	subs.w	fp, sl, r4
 800f1b4:	d00b      	beq.n	800f1ce <_svfiprintf_r+0x7a>
 800f1b6:	465b      	mov	r3, fp
 800f1b8:	4622      	mov	r2, r4
 800f1ba:	4629      	mov	r1, r5
 800f1bc:	4638      	mov	r0, r7
 800f1be:	f7ff ff6d 	bl	800f09c <__ssputs_r>
 800f1c2:	3001      	adds	r0, #1
 800f1c4:	f000 80aa 	beq.w	800f31c <_svfiprintf_r+0x1c8>
 800f1c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f1ca:	445a      	add	r2, fp
 800f1cc:	9209      	str	r2, [sp, #36]	; 0x24
 800f1ce:	f89a 3000 	ldrb.w	r3, [sl]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	f000 80a2 	beq.w	800f31c <_svfiprintf_r+0x1c8>
 800f1d8:	2300      	movs	r3, #0
 800f1da:	f04f 32ff 	mov.w	r2, #4294967295
 800f1de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f1e2:	f10a 0a01 	add.w	sl, sl, #1
 800f1e6:	9304      	str	r3, [sp, #16]
 800f1e8:	9307      	str	r3, [sp, #28]
 800f1ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f1ee:	931a      	str	r3, [sp, #104]	; 0x68
 800f1f0:	4654      	mov	r4, sl
 800f1f2:	2205      	movs	r2, #5
 800f1f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1f8:	4851      	ldr	r0, [pc, #324]	; (800f340 <_svfiprintf_r+0x1ec>)
 800f1fa:	f7f0 fff1 	bl	80001e0 <memchr>
 800f1fe:	9a04      	ldr	r2, [sp, #16]
 800f200:	b9d8      	cbnz	r0, 800f23a <_svfiprintf_r+0xe6>
 800f202:	06d0      	lsls	r0, r2, #27
 800f204:	bf44      	itt	mi
 800f206:	2320      	movmi	r3, #32
 800f208:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f20c:	0711      	lsls	r1, r2, #28
 800f20e:	bf44      	itt	mi
 800f210:	232b      	movmi	r3, #43	; 0x2b
 800f212:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f216:	f89a 3000 	ldrb.w	r3, [sl]
 800f21a:	2b2a      	cmp	r3, #42	; 0x2a
 800f21c:	d015      	beq.n	800f24a <_svfiprintf_r+0xf6>
 800f21e:	9a07      	ldr	r2, [sp, #28]
 800f220:	4654      	mov	r4, sl
 800f222:	2000      	movs	r0, #0
 800f224:	f04f 0c0a 	mov.w	ip, #10
 800f228:	4621      	mov	r1, r4
 800f22a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f22e:	3b30      	subs	r3, #48	; 0x30
 800f230:	2b09      	cmp	r3, #9
 800f232:	d94e      	bls.n	800f2d2 <_svfiprintf_r+0x17e>
 800f234:	b1b0      	cbz	r0, 800f264 <_svfiprintf_r+0x110>
 800f236:	9207      	str	r2, [sp, #28]
 800f238:	e014      	b.n	800f264 <_svfiprintf_r+0x110>
 800f23a:	eba0 0308 	sub.w	r3, r0, r8
 800f23e:	fa09 f303 	lsl.w	r3, r9, r3
 800f242:	4313      	orrs	r3, r2
 800f244:	9304      	str	r3, [sp, #16]
 800f246:	46a2      	mov	sl, r4
 800f248:	e7d2      	b.n	800f1f0 <_svfiprintf_r+0x9c>
 800f24a:	9b03      	ldr	r3, [sp, #12]
 800f24c:	1d19      	adds	r1, r3, #4
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	9103      	str	r1, [sp, #12]
 800f252:	2b00      	cmp	r3, #0
 800f254:	bfbb      	ittet	lt
 800f256:	425b      	neglt	r3, r3
 800f258:	f042 0202 	orrlt.w	r2, r2, #2
 800f25c:	9307      	strge	r3, [sp, #28]
 800f25e:	9307      	strlt	r3, [sp, #28]
 800f260:	bfb8      	it	lt
 800f262:	9204      	strlt	r2, [sp, #16]
 800f264:	7823      	ldrb	r3, [r4, #0]
 800f266:	2b2e      	cmp	r3, #46	; 0x2e
 800f268:	d10c      	bne.n	800f284 <_svfiprintf_r+0x130>
 800f26a:	7863      	ldrb	r3, [r4, #1]
 800f26c:	2b2a      	cmp	r3, #42	; 0x2a
 800f26e:	d135      	bne.n	800f2dc <_svfiprintf_r+0x188>
 800f270:	9b03      	ldr	r3, [sp, #12]
 800f272:	1d1a      	adds	r2, r3, #4
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	9203      	str	r2, [sp, #12]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	bfb8      	it	lt
 800f27c:	f04f 33ff 	movlt.w	r3, #4294967295
 800f280:	3402      	adds	r4, #2
 800f282:	9305      	str	r3, [sp, #20]
 800f284:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f350 <_svfiprintf_r+0x1fc>
 800f288:	7821      	ldrb	r1, [r4, #0]
 800f28a:	2203      	movs	r2, #3
 800f28c:	4650      	mov	r0, sl
 800f28e:	f7f0 ffa7 	bl	80001e0 <memchr>
 800f292:	b140      	cbz	r0, 800f2a6 <_svfiprintf_r+0x152>
 800f294:	2340      	movs	r3, #64	; 0x40
 800f296:	eba0 000a 	sub.w	r0, r0, sl
 800f29a:	fa03 f000 	lsl.w	r0, r3, r0
 800f29e:	9b04      	ldr	r3, [sp, #16]
 800f2a0:	4303      	orrs	r3, r0
 800f2a2:	3401      	adds	r4, #1
 800f2a4:	9304      	str	r3, [sp, #16]
 800f2a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2aa:	4826      	ldr	r0, [pc, #152]	; (800f344 <_svfiprintf_r+0x1f0>)
 800f2ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f2b0:	2206      	movs	r2, #6
 800f2b2:	f7f0 ff95 	bl	80001e0 <memchr>
 800f2b6:	2800      	cmp	r0, #0
 800f2b8:	d038      	beq.n	800f32c <_svfiprintf_r+0x1d8>
 800f2ba:	4b23      	ldr	r3, [pc, #140]	; (800f348 <_svfiprintf_r+0x1f4>)
 800f2bc:	bb1b      	cbnz	r3, 800f306 <_svfiprintf_r+0x1b2>
 800f2be:	9b03      	ldr	r3, [sp, #12]
 800f2c0:	3307      	adds	r3, #7
 800f2c2:	f023 0307 	bic.w	r3, r3, #7
 800f2c6:	3308      	adds	r3, #8
 800f2c8:	9303      	str	r3, [sp, #12]
 800f2ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2cc:	4433      	add	r3, r6
 800f2ce:	9309      	str	r3, [sp, #36]	; 0x24
 800f2d0:	e767      	b.n	800f1a2 <_svfiprintf_r+0x4e>
 800f2d2:	fb0c 3202 	mla	r2, ip, r2, r3
 800f2d6:	460c      	mov	r4, r1
 800f2d8:	2001      	movs	r0, #1
 800f2da:	e7a5      	b.n	800f228 <_svfiprintf_r+0xd4>
 800f2dc:	2300      	movs	r3, #0
 800f2de:	3401      	adds	r4, #1
 800f2e0:	9305      	str	r3, [sp, #20]
 800f2e2:	4619      	mov	r1, r3
 800f2e4:	f04f 0c0a 	mov.w	ip, #10
 800f2e8:	4620      	mov	r0, r4
 800f2ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f2ee:	3a30      	subs	r2, #48	; 0x30
 800f2f0:	2a09      	cmp	r2, #9
 800f2f2:	d903      	bls.n	800f2fc <_svfiprintf_r+0x1a8>
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d0c5      	beq.n	800f284 <_svfiprintf_r+0x130>
 800f2f8:	9105      	str	r1, [sp, #20]
 800f2fa:	e7c3      	b.n	800f284 <_svfiprintf_r+0x130>
 800f2fc:	fb0c 2101 	mla	r1, ip, r1, r2
 800f300:	4604      	mov	r4, r0
 800f302:	2301      	movs	r3, #1
 800f304:	e7f0      	b.n	800f2e8 <_svfiprintf_r+0x194>
 800f306:	ab03      	add	r3, sp, #12
 800f308:	9300      	str	r3, [sp, #0]
 800f30a:	462a      	mov	r2, r5
 800f30c:	4b0f      	ldr	r3, [pc, #60]	; (800f34c <_svfiprintf_r+0x1f8>)
 800f30e:	a904      	add	r1, sp, #16
 800f310:	4638      	mov	r0, r7
 800f312:	f7fc f9f3 	bl	800b6fc <_printf_float>
 800f316:	1c42      	adds	r2, r0, #1
 800f318:	4606      	mov	r6, r0
 800f31a:	d1d6      	bne.n	800f2ca <_svfiprintf_r+0x176>
 800f31c:	89ab      	ldrh	r3, [r5, #12]
 800f31e:	065b      	lsls	r3, r3, #25
 800f320:	f53f af2c 	bmi.w	800f17c <_svfiprintf_r+0x28>
 800f324:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f326:	b01d      	add	sp, #116	; 0x74
 800f328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f32c:	ab03      	add	r3, sp, #12
 800f32e:	9300      	str	r3, [sp, #0]
 800f330:	462a      	mov	r2, r5
 800f332:	4b06      	ldr	r3, [pc, #24]	; (800f34c <_svfiprintf_r+0x1f8>)
 800f334:	a904      	add	r1, sp, #16
 800f336:	4638      	mov	r0, r7
 800f338:	f7fc fc84 	bl	800bc44 <_printf_i>
 800f33c:	e7eb      	b.n	800f316 <_svfiprintf_r+0x1c2>
 800f33e:	bf00      	nop
 800f340:	08023424 	.word	0x08023424
 800f344:	0802342e 	.word	0x0802342e
 800f348:	0800b6fd 	.word	0x0800b6fd
 800f34c:	0800f09d 	.word	0x0800f09d
 800f350:	0802342a 	.word	0x0802342a
 800f354:	00000000 	.word	0x00000000

0800f358 <nan>:
 800f358:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f360 <nan+0x8>
 800f35c:	4770      	bx	lr
 800f35e:	bf00      	nop
 800f360:	00000000 	.word	0x00000000
 800f364:	7ff80000 	.word	0x7ff80000

0800f368 <_sbrk_r>:
 800f368:	b538      	push	{r3, r4, r5, lr}
 800f36a:	4d06      	ldr	r5, [pc, #24]	; (800f384 <_sbrk_r+0x1c>)
 800f36c:	2300      	movs	r3, #0
 800f36e:	4604      	mov	r4, r0
 800f370:	4608      	mov	r0, r1
 800f372:	602b      	str	r3, [r5, #0]
 800f374:	f7f4 ff4a 	bl	800420c <_sbrk>
 800f378:	1c43      	adds	r3, r0, #1
 800f37a:	d102      	bne.n	800f382 <_sbrk_r+0x1a>
 800f37c:	682b      	ldr	r3, [r5, #0]
 800f37e:	b103      	cbz	r3, 800f382 <_sbrk_r+0x1a>
 800f380:	6023      	str	r3, [r4, #0]
 800f382:	bd38      	pop	{r3, r4, r5, pc}
 800f384:	200048cc 	.word	0x200048cc

0800f388 <strncmp>:
 800f388:	b510      	push	{r4, lr}
 800f38a:	b17a      	cbz	r2, 800f3ac <strncmp+0x24>
 800f38c:	4603      	mov	r3, r0
 800f38e:	3901      	subs	r1, #1
 800f390:	1884      	adds	r4, r0, r2
 800f392:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f396:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f39a:	4290      	cmp	r0, r2
 800f39c:	d101      	bne.n	800f3a2 <strncmp+0x1a>
 800f39e:	42a3      	cmp	r3, r4
 800f3a0:	d101      	bne.n	800f3a6 <strncmp+0x1e>
 800f3a2:	1a80      	subs	r0, r0, r2
 800f3a4:	bd10      	pop	{r4, pc}
 800f3a6:	2800      	cmp	r0, #0
 800f3a8:	d1f3      	bne.n	800f392 <strncmp+0xa>
 800f3aa:	e7fa      	b.n	800f3a2 <strncmp+0x1a>
 800f3ac:	4610      	mov	r0, r2
 800f3ae:	e7f9      	b.n	800f3a4 <strncmp+0x1c>

0800f3b0 <__ascii_wctomb>:
 800f3b0:	b149      	cbz	r1, 800f3c6 <__ascii_wctomb+0x16>
 800f3b2:	2aff      	cmp	r2, #255	; 0xff
 800f3b4:	bf85      	ittet	hi
 800f3b6:	238a      	movhi	r3, #138	; 0x8a
 800f3b8:	6003      	strhi	r3, [r0, #0]
 800f3ba:	700a      	strbls	r2, [r1, #0]
 800f3bc:	f04f 30ff 	movhi.w	r0, #4294967295
 800f3c0:	bf98      	it	ls
 800f3c2:	2001      	movls	r0, #1
 800f3c4:	4770      	bx	lr
 800f3c6:	4608      	mov	r0, r1
 800f3c8:	4770      	bx	lr
	...

0800f3cc <__assert_func>:
 800f3cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f3ce:	4614      	mov	r4, r2
 800f3d0:	461a      	mov	r2, r3
 800f3d2:	4b09      	ldr	r3, [pc, #36]	; (800f3f8 <__assert_func+0x2c>)
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	4605      	mov	r5, r0
 800f3d8:	68d8      	ldr	r0, [r3, #12]
 800f3da:	b14c      	cbz	r4, 800f3f0 <__assert_func+0x24>
 800f3dc:	4b07      	ldr	r3, [pc, #28]	; (800f3fc <__assert_func+0x30>)
 800f3de:	9100      	str	r1, [sp, #0]
 800f3e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f3e4:	4906      	ldr	r1, [pc, #24]	; (800f400 <__assert_func+0x34>)
 800f3e6:	462b      	mov	r3, r5
 800f3e8:	f000 f80e 	bl	800f408 <fiprintf>
 800f3ec:	f000 fa8c 	bl	800f908 <abort>
 800f3f0:	4b04      	ldr	r3, [pc, #16]	; (800f404 <__assert_func+0x38>)
 800f3f2:	461c      	mov	r4, r3
 800f3f4:	e7f3      	b.n	800f3de <__assert_func+0x12>
 800f3f6:	bf00      	nop
 800f3f8:	2000000c 	.word	0x2000000c
 800f3fc:	08023435 	.word	0x08023435
 800f400:	08023442 	.word	0x08023442
 800f404:	08023470 	.word	0x08023470

0800f408 <fiprintf>:
 800f408:	b40e      	push	{r1, r2, r3}
 800f40a:	b503      	push	{r0, r1, lr}
 800f40c:	4601      	mov	r1, r0
 800f40e:	ab03      	add	r3, sp, #12
 800f410:	4805      	ldr	r0, [pc, #20]	; (800f428 <fiprintf+0x20>)
 800f412:	f853 2b04 	ldr.w	r2, [r3], #4
 800f416:	6800      	ldr	r0, [r0, #0]
 800f418:	9301      	str	r3, [sp, #4]
 800f41a:	f000 f885 	bl	800f528 <_vfiprintf_r>
 800f41e:	b002      	add	sp, #8
 800f420:	f85d eb04 	ldr.w	lr, [sp], #4
 800f424:	b003      	add	sp, #12
 800f426:	4770      	bx	lr
 800f428:	2000000c 	.word	0x2000000c

0800f42c <memmove>:
 800f42c:	4288      	cmp	r0, r1
 800f42e:	b510      	push	{r4, lr}
 800f430:	eb01 0402 	add.w	r4, r1, r2
 800f434:	d902      	bls.n	800f43c <memmove+0x10>
 800f436:	4284      	cmp	r4, r0
 800f438:	4623      	mov	r3, r4
 800f43a:	d807      	bhi.n	800f44c <memmove+0x20>
 800f43c:	1e43      	subs	r3, r0, #1
 800f43e:	42a1      	cmp	r1, r4
 800f440:	d008      	beq.n	800f454 <memmove+0x28>
 800f442:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f446:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f44a:	e7f8      	b.n	800f43e <memmove+0x12>
 800f44c:	4402      	add	r2, r0
 800f44e:	4601      	mov	r1, r0
 800f450:	428a      	cmp	r2, r1
 800f452:	d100      	bne.n	800f456 <memmove+0x2a>
 800f454:	bd10      	pop	{r4, pc}
 800f456:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f45a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f45e:	e7f7      	b.n	800f450 <memmove+0x24>

0800f460 <__malloc_lock>:
 800f460:	4801      	ldr	r0, [pc, #4]	; (800f468 <__malloc_lock+0x8>)
 800f462:	f000 bc11 	b.w	800fc88 <__retarget_lock_acquire_recursive>
 800f466:	bf00      	nop
 800f468:	200048d0 	.word	0x200048d0

0800f46c <__malloc_unlock>:
 800f46c:	4801      	ldr	r0, [pc, #4]	; (800f474 <__malloc_unlock+0x8>)
 800f46e:	f000 bc0c 	b.w	800fc8a <__retarget_lock_release_recursive>
 800f472:	bf00      	nop
 800f474:	200048d0 	.word	0x200048d0

0800f478 <_realloc_r>:
 800f478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f47c:	4680      	mov	r8, r0
 800f47e:	4614      	mov	r4, r2
 800f480:	460e      	mov	r6, r1
 800f482:	b921      	cbnz	r1, 800f48e <_realloc_r+0x16>
 800f484:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f488:	4611      	mov	r1, r2
 800f48a:	f7ff bd93 	b.w	800efb4 <_malloc_r>
 800f48e:	b92a      	cbnz	r2, 800f49c <_realloc_r+0x24>
 800f490:	f7ff fd24 	bl	800eedc <_free_r>
 800f494:	4625      	mov	r5, r4
 800f496:	4628      	mov	r0, r5
 800f498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f49c:	f000 fc5c 	bl	800fd58 <_malloc_usable_size_r>
 800f4a0:	4284      	cmp	r4, r0
 800f4a2:	4607      	mov	r7, r0
 800f4a4:	d802      	bhi.n	800f4ac <_realloc_r+0x34>
 800f4a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f4aa:	d812      	bhi.n	800f4d2 <_realloc_r+0x5a>
 800f4ac:	4621      	mov	r1, r4
 800f4ae:	4640      	mov	r0, r8
 800f4b0:	f7ff fd80 	bl	800efb4 <_malloc_r>
 800f4b4:	4605      	mov	r5, r0
 800f4b6:	2800      	cmp	r0, #0
 800f4b8:	d0ed      	beq.n	800f496 <_realloc_r+0x1e>
 800f4ba:	42bc      	cmp	r4, r7
 800f4bc:	4622      	mov	r2, r4
 800f4be:	4631      	mov	r1, r6
 800f4c0:	bf28      	it	cs
 800f4c2:	463a      	movcs	r2, r7
 800f4c4:	f7ff f824 	bl	800e510 <memcpy>
 800f4c8:	4631      	mov	r1, r6
 800f4ca:	4640      	mov	r0, r8
 800f4cc:	f7ff fd06 	bl	800eedc <_free_r>
 800f4d0:	e7e1      	b.n	800f496 <_realloc_r+0x1e>
 800f4d2:	4635      	mov	r5, r6
 800f4d4:	e7df      	b.n	800f496 <_realloc_r+0x1e>

0800f4d6 <__sfputc_r>:
 800f4d6:	6893      	ldr	r3, [r2, #8]
 800f4d8:	3b01      	subs	r3, #1
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	b410      	push	{r4}
 800f4de:	6093      	str	r3, [r2, #8]
 800f4e0:	da08      	bge.n	800f4f4 <__sfputc_r+0x1e>
 800f4e2:	6994      	ldr	r4, [r2, #24]
 800f4e4:	42a3      	cmp	r3, r4
 800f4e6:	db01      	blt.n	800f4ec <__sfputc_r+0x16>
 800f4e8:	290a      	cmp	r1, #10
 800f4ea:	d103      	bne.n	800f4f4 <__sfputc_r+0x1e>
 800f4ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f4f0:	f000 b94a 	b.w	800f788 <__swbuf_r>
 800f4f4:	6813      	ldr	r3, [r2, #0]
 800f4f6:	1c58      	adds	r0, r3, #1
 800f4f8:	6010      	str	r0, [r2, #0]
 800f4fa:	7019      	strb	r1, [r3, #0]
 800f4fc:	4608      	mov	r0, r1
 800f4fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f502:	4770      	bx	lr

0800f504 <__sfputs_r>:
 800f504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f506:	4606      	mov	r6, r0
 800f508:	460f      	mov	r7, r1
 800f50a:	4614      	mov	r4, r2
 800f50c:	18d5      	adds	r5, r2, r3
 800f50e:	42ac      	cmp	r4, r5
 800f510:	d101      	bne.n	800f516 <__sfputs_r+0x12>
 800f512:	2000      	movs	r0, #0
 800f514:	e007      	b.n	800f526 <__sfputs_r+0x22>
 800f516:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f51a:	463a      	mov	r2, r7
 800f51c:	4630      	mov	r0, r6
 800f51e:	f7ff ffda 	bl	800f4d6 <__sfputc_r>
 800f522:	1c43      	adds	r3, r0, #1
 800f524:	d1f3      	bne.n	800f50e <__sfputs_r+0xa>
 800f526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f528 <_vfiprintf_r>:
 800f528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f52c:	460d      	mov	r5, r1
 800f52e:	b09d      	sub	sp, #116	; 0x74
 800f530:	4614      	mov	r4, r2
 800f532:	4698      	mov	r8, r3
 800f534:	4606      	mov	r6, r0
 800f536:	b118      	cbz	r0, 800f540 <_vfiprintf_r+0x18>
 800f538:	6983      	ldr	r3, [r0, #24]
 800f53a:	b90b      	cbnz	r3, 800f540 <_vfiprintf_r+0x18>
 800f53c:	f000 fb06 	bl	800fb4c <__sinit>
 800f540:	4b89      	ldr	r3, [pc, #548]	; (800f768 <_vfiprintf_r+0x240>)
 800f542:	429d      	cmp	r5, r3
 800f544:	d11b      	bne.n	800f57e <_vfiprintf_r+0x56>
 800f546:	6875      	ldr	r5, [r6, #4]
 800f548:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f54a:	07d9      	lsls	r1, r3, #31
 800f54c:	d405      	bmi.n	800f55a <_vfiprintf_r+0x32>
 800f54e:	89ab      	ldrh	r3, [r5, #12]
 800f550:	059a      	lsls	r2, r3, #22
 800f552:	d402      	bmi.n	800f55a <_vfiprintf_r+0x32>
 800f554:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f556:	f000 fb97 	bl	800fc88 <__retarget_lock_acquire_recursive>
 800f55a:	89ab      	ldrh	r3, [r5, #12]
 800f55c:	071b      	lsls	r3, r3, #28
 800f55e:	d501      	bpl.n	800f564 <_vfiprintf_r+0x3c>
 800f560:	692b      	ldr	r3, [r5, #16]
 800f562:	b9eb      	cbnz	r3, 800f5a0 <_vfiprintf_r+0x78>
 800f564:	4629      	mov	r1, r5
 800f566:	4630      	mov	r0, r6
 800f568:	f000 f960 	bl	800f82c <__swsetup_r>
 800f56c:	b1c0      	cbz	r0, 800f5a0 <_vfiprintf_r+0x78>
 800f56e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f570:	07dc      	lsls	r4, r3, #31
 800f572:	d50e      	bpl.n	800f592 <_vfiprintf_r+0x6a>
 800f574:	f04f 30ff 	mov.w	r0, #4294967295
 800f578:	b01d      	add	sp, #116	; 0x74
 800f57a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f57e:	4b7b      	ldr	r3, [pc, #492]	; (800f76c <_vfiprintf_r+0x244>)
 800f580:	429d      	cmp	r5, r3
 800f582:	d101      	bne.n	800f588 <_vfiprintf_r+0x60>
 800f584:	68b5      	ldr	r5, [r6, #8]
 800f586:	e7df      	b.n	800f548 <_vfiprintf_r+0x20>
 800f588:	4b79      	ldr	r3, [pc, #484]	; (800f770 <_vfiprintf_r+0x248>)
 800f58a:	429d      	cmp	r5, r3
 800f58c:	bf08      	it	eq
 800f58e:	68f5      	ldreq	r5, [r6, #12]
 800f590:	e7da      	b.n	800f548 <_vfiprintf_r+0x20>
 800f592:	89ab      	ldrh	r3, [r5, #12]
 800f594:	0598      	lsls	r0, r3, #22
 800f596:	d4ed      	bmi.n	800f574 <_vfiprintf_r+0x4c>
 800f598:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f59a:	f000 fb76 	bl	800fc8a <__retarget_lock_release_recursive>
 800f59e:	e7e9      	b.n	800f574 <_vfiprintf_r+0x4c>
 800f5a0:	2300      	movs	r3, #0
 800f5a2:	9309      	str	r3, [sp, #36]	; 0x24
 800f5a4:	2320      	movs	r3, #32
 800f5a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f5aa:	f8cd 800c 	str.w	r8, [sp, #12]
 800f5ae:	2330      	movs	r3, #48	; 0x30
 800f5b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f774 <_vfiprintf_r+0x24c>
 800f5b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f5b8:	f04f 0901 	mov.w	r9, #1
 800f5bc:	4623      	mov	r3, r4
 800f5be:	469a      	mov	sl, r3
 800f5c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f5c4:	b10a      	cbz	r2, 800f5ca <_vfiprintf_r+0xa2>
 800f5c6:	2a25      	cmp	r2, #37	; 0x25
 800f5c8:	d1f9      	bne.n	800f5be <_vfiprintf_r+0x96>
 800f5ca:	ebba 0b04 	subs.w	fp, sl, r4
 800f5ce:	d00b      	beq.n	800f5e8 <_vfiprintf_r+0xc0>
 800f5d0:	465b      	mov	r3, fp
 800f5d2:	4622      	mov	r2, r4
 800f5d4:	4629      	mov	r1, r5
 800f5d6:	4630      	mov	r0, r6
 800f5d8:	f7ff ff94 	bl	800f504 <__sfputs_r>
 800f5dc:	3001      	adds	r0, #1
 800f5de:	f000 80aa 	beq.w	800f736 <_vfiprintf_r+0x20e>
 800f5e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f5e4:	445a      	add	r2, fp
 800f5e6:	9209      	str	r2, [sp, #36]	; 0x24
 800f5e8:	f89a 3000 	ldrb.w	r3, [sl]
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	f000 80a2 	beq.w	800f736 <_vfiprintf_r+0x20e>
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	f04f 32ff 	mov.w	r2, #4294967295
 800f5f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f5fc:	f10a 0a01 	add.w	sl, sl, #1
 800f600:	9304      	str	r3, [sp, #16]
 800f602:	9307      	str	r3, [sp, #28]
 800f604:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f608:	931a      	str	r3, [sp, #104]	; 0x68
 800f60a:	4654      	mov	r4, sl
 800f60c:	2205      	movs	r2, #5
 800f60e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f612:	4858      	ldr	r0, [pc, #352]	; (800f774 <_vfiprintf_r+0x24c>)
 800f614:	f7f0 fde4 	bl	80001e0 <memchr>
 800f618:	9a04      	ldr	r2, [sp, #16]
 800f61a:	b9d8      	cbnz	r0, 800f654 <_vfiprintf_r+0x12c>
 800f61c:	06d1      	lsls	r1, r2, #27
 800f61e:	bf44      	itt	mi
 800f620:	2320      	movmi	r3, #32
 800f622:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f626:	0713      	lsls	r3, r2, #28
 800f628:	bf44      	itt	mi
 800f62a:	232b      	movmi	r3, #43	; 0x2b
 800f62c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f630:	f89a 3000 	ldrb.w	r3, [sl]
 800f634:	2b2a      	cmp	r3, #42	; 0x2a
 800f636:	d015      	beq.n	800f664 <_vfiprintf_r+0x13c>
 800f638:	9a07      	ldr	r2, [sp, #28]
 800f63a:	4654      	mov	r4, sl
 800f63c:	2000      	movs	r0, #0
 800f63e:	f04f 0c0a 	mov.w	ip, #10
 800f642:	4621      	mov	r1, r4
 800f644:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f648:	3b30      	subs	r3, #48	; 0x30
 800f64a:	2b09      	cmp	r3, #9
 800f64c:	d94e      	bls.n	800f6ec <_vfiprintf_r+0x1c4>
 800f64e:	b1b0      	cbz	r0, 800f67e <_vfiprintf_r+0x156>
 800f650:	9207      	str	r2, [sp, #28]
 800f652:	e014      	b.n	800f67e <_vfiprintf_r+0x156>
 800f654:	eba0 0308 	sub.w	r3, r0, r8
 800f658:	fa09 f303 	lsl.w	r3, r9, r3
 800f65c:	4313      	orrs	r3, r2
 800f65e:	9304      	str	r3, [sp, #16]
 800f660:	46a2      	mov	sl, r4
 800f662:	e7d2      	b.n	800f60a <_vfiprintf_r+0xe2>
 800f664:	9b03      	ldr	r3, [sp, #12]
 800f666:	1d19      	adds	r1, r3, #4
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	9103      	str	r1, [sp, #12]
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	bfbb      	ittet	lt
 800f670:	425b      	neglt	r3, r3
 800f672:	f042 0202 	orrlt.w	r2, r2, #2
 800f676:	9307      	strge	r3, [sp, #28]
 800f678:	9307      	strlt	r3, [sp, #28]
 800f67a:	bfb8      	it	lt
 800f67c:	9204      	strlt	r2, [sp, #16]
 800f67e:	7823      	ldrb	r3, [r4, #0]
 800f680:	2b2e      	cmp	r3, #46	; 0x2e
 800f682:	d10c      	bne.n	800f69e <_vfiprintf_r+0x176>
 800f684:	7863      	ldrb	r3, [r4, #1]
 800f686:	2b2a      	cmp	r3, #42	; 0x2a
 800f688:	d135      	bne.n	800f6f6 <_vfiprintf_r+0x1ce>
 800f68a:	9b03      	ldr	r3, [sp, #12]
 800f68c:	1d1a      	adds	r2, r3, #4
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	9203      	str	r2, [sp, #12]
 800f692:	2b00      	cmp	r3, #0
 800f694:	bfb8      	it	lt
 800f696:	f04f 33ff 	movlt.w	r3, #4294967295
 800f69a:	3402      	adds	r4, #2
 800f69c:	9305      	str	r3, [sp, #20]
 800f69e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f784 <_vfiprintf_r+0x25c>
 800f6a2:	7821      	ldrb	r1, [r4, #0]
 800f6a4:	2203      	movs	r2, #3
 800f6a6:	4650      	mov	r0, sl
 800f6a8:	f7f0 fd9a 	bl	80001e0 <memchr>
 800f6ac:	b140      	cbz	r0, 800f6c0 <_vfiprintf_r+0x198>
 800f6ae:	2340      	movs	r3, #64	; 0x40
 800f6b0:	eba0 000a 	sub.w	r0, r0, sl
 800f6b4:	fa03 f000 	lsl.w	r0, r3, r0
 800f6b8:	9b04      	ldr	r3, [sp, #16]
 800f6ba:	4303      	orrs	r3, r0
 800f6bc:	3401      	adds	r4, #1
 800f6be:	9304      	str	r3, [sp, #16]
 800f6c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f6c4:	482c      	ldr	r0, [pc, #176]	; (800f778 <_vfiprintf_r+0x250>)
 800f6c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f6ca:	2206      	movs	r2, #6
 800f6cc:	f7f0 fd88 	bl	80001e0 <memchr>
 800f6d0:	2800      	cmp	r0, #0
 800f6d2:	d03f      	beq.n	800f754 <_vfiprintf_r+0x22c>
 800f6d4:	4b29      	ldr	r3, [pc, #164]	; (800f77c <_vfiprintf_r+0x254>)
 800f6d6:	bb1b      	cbnz	r3, 800f720 <_vfiprintf_r+0x1f8>
 800f6d8:	9b03      	ldr	r3, [sp, #12]
 800f6da:	3307      	adds	r3, #7
 800f6dc:	f023 0307 	bic.w	r3, r3, #7
 800f6e0:	3308      	adds	r3, #8
 800f6e2:	9303      	str	r3, [sp, #12]
 800f6e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6e6:	443b      	add	r3, r7
 800f6e8:	9309      	str	r3, [sp, #36]	; 0x24
 800f6ea:	e767      	b.n	800f5bc <_vfiprintf_r+0x94>
 800f6ec:	fb0c 3202 	mla	r2, ip, r2, r3
 800f6f0:	460c      	mov	r4, r1
 800f6f2:	2001      	movs	r0, #1
 800f6f4:	e7a5      	b.n	800f642 <_vfiprintf_r+0x11a>
 800f6f6:	2300      	movs	r3, #0
 800f6f8:	3401      	adds	r4, #1
 800f6fa:	9305      	str	r3, [sp, #20]
 800f6fc:	4619      	mov	r1, r3
 800f6fe:	f04f 0c0a 	mov.w	ip, #10
 800f702:	4620      	mov	r0, r4
 800f704:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f708:	3a30      	subs	r2, #48	; 0x30
 800f70a:	2a09      	cmp	r2, #9
 800f70c:	d903      	bls.n	800f716 <_vfiprintf_r+0x1ee>
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d0c5      	beq.n	800f69e <_vfiprintf_r+0x176>
 800f712:	9105      	str	r1, [sp, #20]
 800f714:	e7c3      	b.n	800f69e <_vfiprintf_r+0x176>
 800f716:	fb0c 2101 	mla	r1, ip, r1, r2
 800f71a:	4604      	mov	r4, r0
 800f71c:	2301      	movs	r3, #1
 800f71e:	e7f0      	b.n	800f702 <_vfiprintf_r+0x1da>
 800f720:	ab03      	add	r3, sp, #12
 800f722:	9300      	str	r3, [sp, #0]
 800f724:	462a      	mov	r2, r5
 800f726:	4b16      	ldr	r3, [pc, #88]	; (800f780 <_vfiprintf_r+0x258>)
 800f728:	a904      	add	r1, sp, #16
 800f72a:	4630      	mov	r0, r6
 800f72c:	f7fb ffe6 	bl	800b6fc <_printf_float>
 800f730:	4607      	mov	r7, r0
 800f732:	1c78      	adds	r0, r7, #1
 800f734:	d1d6      	bne.n	800f6e4 <_vfiprintf_r+0x1bc>
 800f736:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f738:	07d9      	lsls	r1, r3, #31
 800f73a:	d405      	bmi.n	800f748 <_vfiprintf_r+0x220>
 800f73c:	89ab      	ldrh	r3, [r5, #12]
 800f73e:	059a      	lsls	r2, r3, #22
 800f740:	d402      	bmi.n	800f748 <_vfiprintf_r+0x220>
 800f742:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f744:	f000 faa1 	bl	800fc8a <__retarget_lock_release_recursive>
 800f748:	89ab      	ldrh	r3, [r5, #12]
 800f74a:	065b      	lsls	r3, r3, #25
 800f74c:	f53f af12 	bmi.w	800f574 <_vfiprintf_r+0x4c>
 800f750:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f752:	e711      	b.n	800f578 <_vfiprintf_r+0x50>
 800f754:	ab03      	add	r3, sp, #12
 800f756:	9300      	str	r3, [sp, #0]
 800f758:	462a      	mov	r2, r5
 800f75a:	4b09      	ldr	r3, [pc, #36]	; (800f780 <_vfiprintf_r+0x258>)
 800f75c:	a904      	add	r1, sp, #16
 800f75e:	4630      	mov	r0, r6
 800f760:	f7fc fa70 	bl	800bc44 <_printf_i>
 800f764:	e7e4      	b.n	800f730 <_vfiprintf_r+0x208>
 800f766:	bf00      	nop
 800f768:	08023494 	.word	0x08023494
 800f76c:	080234b4 	.word	0x080234b4
 800f770:	08023474 	.word	0x08023474
 800f774:	08023424 	.word	0x08023424
 800f778:	0802342e 	.word	0x0802342e
 800f77c:	0800b6fd 	.word	0x0800b6fd
 800f780:	0800f505 	.word	0x0800f505
 800f784:	0802342a 	.word	0x0802342a

0800f788 <__swbuf_r>:
 800f788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f78a:	460e      	mov	r6, r1
 800f78c:	4614      	mov	r4, r2
 800f78e:	4605      	mov	r5, r0
 800f790:	b118      	cbz	r0, 800f79a <__swbuf_r+0x12>
 800f792:	6983      	ldr	r3, [r0, #24]
 800f794:	b90b      	cbnz	r3, 800f79a <__swbuf_r+0x12>
 800f796:	f000 f9d9 	bl	800fb4c <__sinit>
 800f79a:	4b21      	ldr	r3, [pc, #132]	; (800f820 <__swbuf_r+0x98>)
 800f79c:	429c      	cmp	r4, r3
 800f79e:	d12b      	bne.n	800f7f8 <__swbuf_r+0x70>
 800f7a0:	686c      	ldr	r4, [r5, #4]
 800f7a2:	69a3      	ldr	r3, [r4, #24]
 800f7a4:	60a3      	str	r3, [r4, #8]
 800f7a6:	89a3      	ldrh	r3, [r4, #12]
 800f7a8:	071a      	lsls	r2, r3, #28
 800f7aa:	d52f      	bpl.n	800f80c <__swbuf_r+0x84>
 800f7ac:	6923      	ldr	r3, [r4, #16]
 800f7ae:	b36b      	cbz	r3, 800f80c <__swbuf_r+0x84>
 800f7b0:	6923      	ldr	r3, [r4, #16]
 800f7b2:	6820      	ldr	r0, [r4, #0]
 800f7b4:	1ac0      	subs	r0, r0, r3
 800f7b6:	6963      	ldr	r3, [r4, #20]
 800f7b8:	b2f6      	uxtb	r6, r6
 800f7ba:	4283      	cmp	r3, r0
 800f7bc:	4637      	mov	r7, r6
 800f7be:	dc04      	bgt.n	800f7ca <__swbuf_r+0x42>
 800f7c0:	4621      	mov	r1, r4
 800f7c2:	4628      	mov	r0, r5
 800f7c4:	f000 f92e 	bl	800fa24 <_fflush_r>
 800f7c8:	bb30      	cbnz	r0, 800f818 <__swbuf_r+0x90>
 800f7ca:	68a3      	ldr	r3, [r4, #8]
 800f7cc:	3b01      	subs	r3, #1
 800f7ce:	60a3      	str	r3, [r4, #8]
 800f7d0:	6823      	ldr	r3, [r4, #0]
 800f7d2:	1c5a      	adds	r2, r3, #1
 800f7d4:	6022      	str	r2, [r4, #0]
 800f7d6:	701e      	strb	r6, [r3, #0]
 800f7d8:	6963      	ldr	r3, [r4, #20]
 800f7da:	3001      	adds	r0, #1
 800f7dc:	4283      	cmp	r3, r0
 800f7de:	d004      	beq.n	800f7ea <__swbuf_r+0x62>
 800f7e0:	89a3      	ldrh	r3, [r4, #12]
 800f7e2:	07db      	lsls	r3, r3, #31
 800f7e4:	d506      	bpl.n	800f7f4 <__swbuf_r+0x6c>
 800f7e6:	2e0a      	cmp	r6, #10
 800f7e8:	d104      	bne.n	800f7f4 <__swbuf_r+0x6c>
 800f7ea:	4621      	mov	r1, r4
 800f7ec:	4628      	mov	r0, r5
 800f7ee:	f000 f919 	bl	800fa24 <_fflush_r>
 800f7f2:	b988      	cbnz	r0, 800f818 <__swbuf_r+0x90>
 800f7f4:	4638      	mov	r0, r7
 800f7f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f7f8:	4b0a      	ldr	r3, [pc, #40]	; (800f824 <__swbuf_r+0x9c>)
 800f7fa:	429c      	cmp	r4, r3
 800f7fc:	d101      	bne.n	800f802 <__swbuf_r+0x7a>
 800f7fe:	68ac      	ldr	r4, [r5, #8]
 800f800:	e7cf      	b.n	800f7a2 <__swbuf_r+0x1a>
 800f802:	4b09      	ldr	r3, [pc, #36]	; (800f828 <__swbuf_r+0xa0>)
 800f804:	429c      	cmp	r4, r3
 800f806:	bf08      	it	eq
 800f808:	68ec      	ldreq	r4, [r5, #12]
 800f80a:	e7ca      	b.n	800f7a2 <__swbuf_r+0x1a>
 800f80c:	4621      	mov	r1, r4
 800f80e:	4628      	mov	r0, r5
 800f810:	f000 f80c 	bl	800f82c <__swsetup_r>
 800f814:	2800      	cmp	r0, #0
 800f816:	d0cb      	beq.n	800f7b0 <__swbuf_r+0x28>
 800f818:	f04f 37ff 	mov.w	r7, #4294967295
 800f81c:	e7ea      	b.n	800f7f4 <__swbuf_r+0x6c>
 800f81e:	bf00      	nop
 800f820:	08023494 	.word	0x08023494
 800f824:	080234b4 	.word	0x080234b4
 800f828:	08023474 	.word	0x08023474

0800f82c <__swsetup_r>:
 800f82c:	4b32      	ldr	r3, [pc, #200]	; (800f8f8 <__swsetup_r+0xcc>)
 800f82e:	b570      	push	{r4, r5, r6, lr}
 800f830:	681d      	ldr	r5, [r3, #0]
 800f832:	4606      	mov	r6, r0
 800f834:	460c      	mov	r4, r1
 800f836:	b125      	cbz	r5, 800f842 <__swsetup_r+0x16>
 800f838:	69ab      	ldr	r3, [r5, #24]
 800f83a:	b913      	cbnz	r3, 800f842 <__swsetup_r+0x16>
 800f83c:	4628      	mov	r0, r5
 800f83e:	f000 f985 	bl	800fb4c <__sinit>
 800f842:	4b2e      	ldr	r3, [pc, #184]	; (800f8fc <__swsetup_r+0xd0>)
 800f844:	429c      	cmp	r4, r3
 800f846:	d10f      	bne.n	800f868 <__swsetup_r+0x3c>
 800f848:	686c      	ldr	r4, [r5, #4]
 800f84a:	89a3      	ldrh	r3, [r4, #12]
 800f84c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f850:	0719      	lsls	r1, r3, #28
 800f852:	d42c      	bmi.n	800f8ae <__swsetup_r+0x82>
 800f854:	06dd      	lsls	r5, r3, #27
 800f856:	d411      	bmi.n	800f87c <__swsetup_r+0x50>
 800f858:	2309      	movs	r3, #9
 800f85a:	6033      	str	r3, [r6, #0]
 800f85c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f860:	81a3      	strh	r3, [r4, #12]
 800f862:	f04f 30ff 	mov.w	r0, #4294967295
 800f866:	e03e      	b.n	800f8e6 <__swsetup_r+0xba>
 800f868:	4b25      	ldr	r3, [pc, #148]	; (800f900 <__swsetup_r+0xd4>)
 800f86a:	429c      	cmp	r4, r3
 800f86c:	d101      	bne.n	800f872 <__swsetup_r+0x46>
 800f86e:	68ac      	ldr	r4, [r5, #8]
 800f870:	e7eb      	b.n	800f84a <__swsetup_r+0x1e>
 800f872:	4b24      	ldr	r3, [pc, #144]	; (800f904 <__swsetup_r+0xd8>)
 800f874:	429c      	cmp	r4, r3
 800f876:	bf08      	it	eq
 800f878:	68ec      	ldreq	r4, [r5, #12]
 800f87a:	e7e6      	b.n	800f84a <__swsetup_r+0x1e>
 800f87c:	0758      	lsls	r0, r3, #29
 800f87e:	d512      	bpl.n	800f8a6 <__swsetup_r+0x7a>
 800f880:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f882:	b141      	cbz	r1, 800f896 <__swsetup_r+0x6a>
 800f884:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f888:	4299      	cmp	r1, r3
 800f88a:	d002      	beq.n	800f892 <__swsetup_r+0x66>
 800f88c:	4630      	mov	r0, r6
 800f88e:	f7ff fb25 	bl	800eedc <_free_r>
 800f892:	2300      	movs	r3, #0
 800f894:	6363      	str	r3, [r4, #52]	; 0x34
 800f896:	89a3      	ldrh	r3, [r4, #12]
 800f898:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f89c:	81a3      	strh	r3, [r4, #12]
 800f89e:	2300      	movs	r3, #0
 800f8a0:	6063      	str	r3, [r4, #4]
 800f8a2:	6923      	ldr	r3, [r4, #16]
 800f8a4:	6023      	str	r3, [r4, #0]
 800f8a6:	89a3      	ldrh	r3, [r4, #12]
 800f8a8:	f043 0308 	orr.w	r3, r3, #8
 800f8ac:	81a3      	strh	r3, [r4, #12]
 800f8ae:	6923      	ldr	r3, [r4, #16]
 800f8b0:	b94b      	cbnz	r3, 800f8c6 <__swsetup_r+0x9a>
 800f8b2:	89a3      	ldrh	r3, [r4, #12]
 800f8b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f8b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f8bc:	d003      	beq.n	800f8c6 <__swsetup_r+0x9a>
 800f8be:	4621      	mov	r1, r4
 800f8c0:	4630      	mov	r0, r6
 800f8c2:	f000 fa09 	bl	800fcd8 <__smakebuf_r>
 800f8c6:	89a0      	ldrh	r0, [r4, #12]
 800f8c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f8cc:	f010 0301 	ands.w	r3, r0, #1
 800f8d0:	d00a      	beq.n	800f8e8 <__swsetup_r+0xbc>
 800f8d2:	2300      	movs	r3, #0
 800f8d4:	60a3      	str	r3, [r4, #8]
 800f8d6:	6963      	ldr	r3, [r4, #20]
 800f8d8:	425b      	negs	r3, r3
 800f8da:	61a3      	str	r3, [r4, #24]
 800f8dc:	6923      	ldr	r3, [r4, #16]
 800f8de:	b943      	cbnz	r3, 800f8f2 <__swsetup_r+0xc6>
 800f8e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f8e4:	d1ba      	bne.n	800f85c <__swsetup_r+0x30>
 800f8e6:	bd70      	pop	{r4, r5, r6, pc}
 800f8e8:	0781      	lsls	r1, r0, #30
 800f8ea:	bf58      	it	pl
 800f8ec:	6963      	ldrpl	r3, [r4, #20]
 800f8ee:	60a3      	str	r3, [r4, #8]
 800f8f0:	e7f4      	b.n	800f8dc <__swsetup_r+0xb0>
 800f8f2:	2000      	movs	r0, #0
 800f8f4:	e7f7      	b.n	800f8e6 <__swsetup_r+0xba>
 800f8f6:	bf00      	nop
 800f8f8:	2000000c 	.word	0x2000000c
 800f8fc:	08023494 	.word	0x08023494
 800f900:	080234b4 	.word	0x080234b4
 800f904:	08023474 	.word	0x08023474

0800f908 <abort>:
 800f908:	b508      	push	{r3, lr}
 800f90a:	2006      	movs	r0, #6
 800f90c:	f000 fa54 	bl	800fdb8 <raise>
 800f910:	2001      	movs	r0, #1
 800f912:	f7f4 fc03 	bl	800411c <_exit>
	...

0800f918 <__sflush_r>:
 800f918:	898a      	ldrh	r2, [r1, #12]
 800f91a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f91e:	4605      	mov	r5, r0
 800f920:	0710      	lsls	r0, r2, #28
 800f922:	460c      	mov	r4, r1
 800f924:	d458      	bmi.n	800f9d8 <__sflush_r+0xc0>
 800f926:	684b      	ldr	r3, [r1, #4]
 800f928:	2b00      	cmp	r3, #0
 800f92a:	dc05      	bgt.n	800f938 <__sflush_r+0x20>
 800f92c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f92e:	2b00      	cmp	r3, #0
 800f930:	dc02      	bgt.n	800f938 <__sflush_r+0x20>
 800f932:	2000      	movs	r0, #0
 800f934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f938:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f93a:	2e00      	cmp	r6, #0
 800f93c:	d0f9      	beq.n	800f932 <__sflush_r+0x1a>
 800f93e:	2300      	movs	r3, #0
 800f940:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f944:	682f      	ldr	r7, [r5, #0]
 800f946:	602b      	str	r3, [r5, #0]
 800f948:	d032      	beq.n	800f9b0 <__sflush_r+0x98>
 800f94a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f94c:	89a3      	ldrh	r3, [r4, #12]
 800f94e:	075a      	lsls	r2, r3, #29
 800f950:	d505      	bpl.n	800f95e <__sflush_r+0x46>
 800f952:	6863      	ldr	r3, [r4, #4]
 800f954:	1ac0      	subs	r0, r0, r3
 800f956:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f958:	b10b      	cbz	r3, 800f95e <__sflush_r+0x46>
 800f95a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f95c:	1ac0      	subs	r0, r0, r3
 800f95e:	2300      	movs	r3, #0
 800f960:	4602      	mov	r2, r0
 800f962:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f964:	6a21      	ldr	r1, [r4, #32]
 800f966:	4628      	mov	r0, r5
 800f968:	47b0      	blx	r6
 800f96a:	1c43      	adds	r3, r0, #1
 800f96c:	89a3      	ldrh	r3, [r4, #12]
 800f96e:	d106      	bne.n	800f97e <__sflush_r+0x66>
 800f970:	6829      	ldr	r1, [r5, #0]
 800f972:	291d      	cmp	r1, #29
 800f974:	d82c      	bhi.n	800f9d0 <__sflush_r+0xb8>
 800f976:	4a2a      	ldr	r2, [pc, #168]	; (800fa20 <__sflush_r+0x108>)
 800f978:	40ca      	lsrs	r2, r1
 800f97a:	07d6      	lsls	r6, r2, #31
 800f97c:	d528      	bpl.n	800f9d0 <__sflush_r+0xb8>
 800f97e:	2200      	movs	r2, #0
 800f980:	6062      	str	r2, [r4, #4]
 800f982:	04d9      	lsls	r1, r3, #19
 800f984:	6922      	ldr	r2, [r4, #16]
 800f986:	6022      	str	r2, [r4, #0]
 800f988:	d504      	bpl.n	800f994 <__sflush_r+0x7c>
 800f98a:	1c42      	adds	r2, r0, #1
 800f98c:	d101      	bne.n	800f992 <__sflush_r+0x7a>
 800f98e:	682b      	ldr	r3, [r5, #0]
 800f990:	b903      	cbnz	r3, 800f994 <__sflush_r+0x7c>
 800f992:	6560      	str	r0, [r4, #84]	; 0x54
 800f994:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f996:	602f      	str	r7, [r5, #0]
 800f998:	2900      	cmp	r1, #0
 800f99a:	d0ca      	beq.n	800f932 <__sflush_r+0x1a>
 800f99c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f9a0:	4299      	cmp	r1, r3
 800f9a2:	d002      	beq.n	800f9aa <__sflush_r+0x92>
 800f9a4:	4628      	mov	r0, r5
 800f9a6:	f7ff fa99 	bl	800eedc <_free_r>
 800f9aa:	2000      	movs	r0, #0
 800f9ac:	6360      	str	r0, [r4, #52]	; 0x34
 800f9ae:	e7c1      	b.n	800f934 <__sflush_r+0x1c>
 800f9b0:	6a21      	ldr	r1, [r4, #32]
 800f9b2:	2301      	movs	r3, #1
 800f9b4:	4628      	mov	r0, r5
 800f9b6:	47b0      	blx	r6
 800f9b8:	1c41      	adds	r1, r0, #1
 800f9ba:	d1c7      	bne.n	800f94c <__sflush_r+0x34>
 800f9bc:	682b      	ldr	r3, [r5, #0]
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d0c4      	beq.n	800f94c <__sflush_r+0x34>
 800f9c2:	2b1d      	cmp	r3, #29
 800f9c4:	d001      	beq.n	800f9ca <__sflush_r+0xb2>
 800f9c6:	2b16      	cmp	r3, #22
 800f9c8:	d101      	bne.n	800f9ce <__sflush_r+0xb6>
 800f9ca:	602f      	str	r7, [r5, #0]
 800f9cc:	e7b1      	b.n	800f932 <__sflush_r+0x1a>
 800f9ce:	89a3      	ldrh	r3, [r4, #12]
 800f9d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f9d4:	81a3      	strh	r3, [r4, #12]
 800f9d6:	e7ad      	b.n	800f934 <__sflush_r+0x1c>
 800f9d8:	690f      	ldr	r7, [r1, #16]
 800f9da:	2f00      	cmp	r7, #0
 800f9dc:	d0a9      	beq.n	800f932 <__sflush_r+0x1a>
 800f9de:	0793      	lsls	r3, r2, #30
 800f9e0:	680e      	ldr	r6, [r1, #0]
 800f9e2:	bf08      	it	eq
 800f9e4:	694b      	ldreq	r3, [r1, #20]
 800f9e6:	600f      	str	r7, [r1, #0]
 800f9e8:	bf18      	it	ne
 800f9ea:	2300      	movne	r3, #0
 800f9ec:	eba6 0807 	sub.w	r8, r6, r7
 800f9f0:	608b      	str	r3, [r1, #8]
 800f9f2:	f1b8 0f00 	cmp.w	r8, #0
 800f9f6:	dd9c      	ble.n	800f932 <__sflush_r+0x1a>
 800f9f8:	6a21      	ldr	r1, [r4, #32]
 800f9fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f9fc:	4643      	mov	r3, r8
 800f9fe:	463a      	mov	r2, r7
 800fa00:	4628      	mov	r0, r5
 800fa02:	47b0      	blx	r6
 800fa04:	2800      	cmp	r0, #0
 800fa06:	dc06      	bgt.n	800fa16 <__sflush_r+0xfe>
 800fa08:	89a3      	ldrh	r3, [r4, #12]
 800fa0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa0e:	81a3      	strh	r3, [r4, #12]
 800fa10:	f04f 30ff 	mov.w	r0, #4294967295
 800fa14:	e78e      	b.n	800f934 <__sflush_r+0x1c>
 800fa16:	4407      	add	r7, r0
 800fa18:	eba8 0800 	sub.w	r8, r8, r0
 800fa1c:	e7e9      	b.n	800f9f2 <__sflush_r+0xda>
 800fa1e:	bf00      	nop
 800fa20:	20400001 	.word	0x20400001

0800fa24 <_fflush_r>:
 800fa24:	b538      	push	{r3, r4, r5, lr}
 800fa26:	690b      	ldr	r3, [r1, #16]
 800fa28:	4605      	mov	r5, r0
 800fa2a:	460c      	mov	r4, r1
 800fa2c:	b913      	cbnz	r3, 800fa34 <_fflush_r+0x10>
 800fa2e:	2500      	movs	r5, #0
 800fa30:	4628      	mov	r0, r5
 800fa32:	bd38      	pop	{r3, r4, r5, pc}
 800fa34:	b118      	cbz	r0, 800fa3e <_fflush_r+0x1a>
 800fa36:	6983      	ldr	r3, [r0, #24]
 800fa38:	b90b      	cbnz	r3, 800fa3e <_fflush_r+0x1a>
 800fa3a:	f000 f887 	bl	800fb4c <__sinit>
 800fa3e:	4b14      	ldr	r3, [pc, #80]	; (800fa90 <_fflush_r+0x6c>)
 800fa40:	429c      	cmp	r4, r3
 800fa42:	d11b      	bne.n	800fa7c <_fflush_r+0x58>
 800fa44:	686c      	ldr	r4, [r5, #4]
 800fa46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d0ef      	beq.n	800fa2e <_fflush_r+0xa>
 800fa4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fa50:	07d0      	lsls	r0, r2, #31
 800fa52:	d404      	bmi.n	800fa5e <_fflush_r+0x3a>
 800fa54:	0599      	lsls	r1, r3, #22
 800fa56:	d402      	bmi.n	800fa5e <_fflush_r+0x3a>
 800fa58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fa5a:	f000 f915 	bl	800fc88 <__retarget_lock_acquire_recursive>
 800fa5e:	4628      	mov	r0, r5
 800fa60:	4621      	mov	r1, r4
 800fa62:	f7ff ff59 	bl	800f918 <__sflush_r>
 800fa66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fa68:	07da      	lsls	r2, r3, #31
 800fa6a:	4605      	mov	r5, r0
 800fa6c:	d4e0      	bmi.n	800fa30 <_fflush_r+0xc>
 800fa6e:	89a3      	ldrh	r3, [r4, #12]
 800fa70:	059b      	lsls	r3, r3, #22
 800fa72:	d4dd      	bmi.n	800fa30 <_fflush_r+0xc>
 800fa74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fa76:	f000 f908 	bl	800fc8a <__retarget_lock_release_recursive>
 800fa7a:	e7d9      	b.n	800fa30 <_fflush_r+0xc>
 800fa7c:	4b05      	ldr	r3, [pc, #20]	; (800fa94 <_fflush_r+0x70>)
 800fa7e:	429c      	cmp	r4, r3
 800fa80:	d101      	bne.n	800fa86 <_fflush_r+0x62>
 800fa82:	68ac      	ldr	r4, [r5, #8]
 800fa84:	e7df      	b.n	800fa46 <_fflush_r+0x22>
 800fa86:	4b04      	ldr	r3, [pc, #16]	; (800fa98 <_fflush_r+0x74>)
 800fa88:	429c      	cmp	r4, r3
 800fa8a:	bf08      	it	eq
 800fa8c:	68ec      	ldreq	r4, [r5, #12]
 800fa8e:	e7da      	b.n	800fa46 <_fflush_r+0x22>
 800fa90:	08023494 	.word	0x08023494
 800fa94:	080234b4 	.word	0x080234b4
 800fa98:	08023474 	.word	0x08023474

0800fa9c <std>:
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	b510      	push	{r4, lr}
 800faa0:	4604      	mov	r4, r0
 800faa2:	e9c0 3300 	strd	r3, r3, [r0]
 800faa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800faaa:	6083      	str	r3, [r0, #8]
 800faac:	8181      	strh	r1, [r0, #12]
 800faae:	6643      	str	r3, [r0, #100]	; 0x64
 800fab0:	81c2      	strh	r2, [r0, #14]
 800fab2:	6183      	str	r3, [r0, #24]
 800fab4:	4619      	mov	r1, r3
 800fab6:	2208      	movs	r2, #8
 800fab8:	305c      	adds	r0, #92	; 0x5c
 800faba:	f7fb fd77 	bl	800b5ac <memset>
 800fabe:	4b05      	ldr	r3, [pc, #20]	; (800fad4 <std+0x38>)
 800fac0:	6263      	str	r3, [r4, #36]	; 0x24
 800fac2:	4b05      	ldr	r3, [pc, #20]	; (800fad8 <std+0x3c>)
 800fac4:	62a3      	str	r3, [r4, #40]	; 0x28
 800fac6:	4b05      	ldr	r3, [pc, #20]	; (800fadc <std+0x40>)
 800fac8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800faca:	4b05      	ldr	r3, [pc, #20]	; (800fae0 <std+0x44>)
 800facc:	6224      	str	r4, [r4, #32]
 800face:	6323      	str	r3, [r4, #48]	; 0x30
 800fad0:	bd10      	pop	{r4, pc}
 800fad2:	bf00      	nop
 800fad4:	0800fdf1 	.word	0x0800fdf1
 800fad8:	0800fe13 	.word	0x0800fe13
 800fadc:	0800fe4b 	.word	0x0800fe4b
 800fae0:	0800fe6f 	.word	0x0800fe6f

0800fae4 <_cleanup_r>:
 800fae4:	4901      	ldr	r1, [pc, #4]	; (800faec <_cleanup_r+0x8>)
 800fae6:	f000 b8af 	b.w	800fc48 <_fwalk_reent>
 800faea:	bf00      	nop
 800faec:	0800fa25 	.word	0x0800fa25

0800faf0 <__sfmoreglue>:
 800faf0:	b570      	push	{r4, r5, r6, lr}
 800faf2:	2268      	movs	r2, #104	; 0x68
 800faf4:	1e4d      	subs	r5, r1, #1
 800faf6:	4355      	muls	r5, r2
 800faf8:	460e      	mov	r6, r1
 800fafa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fafe:	f7ff fa59 	bl	800efb4 <_malloc_r>
 800fb02:	4604      	mov	r4, r0
 800fb04:	b140      	cbz	r0, 800fb18 <__sfmoreglue+0x28>
 800fb06:	2100      	movs	r1, #0
 800fb08:	e9c0 1600 	strd	r1, r6, [r0]
 800fb0c:	300c      	adds	r0, #12
 800fb0e:	60a0      	str	r0, [r4, #8]
 800fb10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fb14:	f7fb fd4a 	bl	800b5ac <memset>
 800fb18:	4620      	mov	r0, r4
 800fb1a:	bd70      	pop	{r4, r5, r6, pc}

0800fb1c <__sfp_lock_acquire>:
 800fb1c:	4801      	ldr	r0, [pc, #4]	; (800fb24 <__sfp_lock_acquire+0x8>)
 800fb1e:	f000 b8b3 	b.w	800fc88 <__retarget_lock_acquire_recursive>
 800fb22:	bf00      	nop
 800fb24:	200048d1 	.word	0x200048d1

0800fb28 <__sfp_lock_release>:
 800fb28:	4801      	ldr	r0, [pc, #4]	; (800fb30 <__sfp_lock_release+0x8>)
 800fb2a:	f000 b8ae 	b.w	800fc8a <__retarget_lock_release_recursive>
 800fb2e:	bf00      	nop
 800fb30:	200048d1 	.word	0x200048d1

0800fb34 <__sinit_lock_acquire>:
 800fb34:	4801      	ldr	r0, [pc, #4]	; (800fb3c <__sinit_lock_acquire+0x8>)
 800fb36:	f000 b8a7 	b.w	800fc88 <__retarget_lock_acquire_recursive>
 800fb3a:	bf00      	nop
 800fb3c:	200048d2 	.word	0x200048d2

0800fb40 <__sinit_lock_release>:
 800fb40:	4801      	ldr	r0, [pc, #4]	; (800fb48 <__sinit_lock_release+0x8>)
 800fb42:	f000 b8a2 	b.w	800fc8a <__retarget_lock_release_recursive>
 800fb46:	bf00      	nop
 800fb48:	200048d2 	.word	0x200048d2

0800fb4c <__sinit>:
 800fb4c:	b510      	push	{r4, lr}
 800fb4e:	4604      	mov	r4, r0
 800fb50:	f7ff fff0 	bl	800fb34 <__sinit_lock_acquire>
 800fb54:	69a3      	ldr	r3, [r4, #24]
 800fb56:	b11b      	cbz	r3, 800fb60 <__sinit+0x14>
 800fb58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb5c:	f7ff bff0 	b.w	800fb40 <__sinit_lock_release>
 800fb60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fb64:	6523      	str	r3, [r4, #80]	; 0x50
 800fb66:	4b13      	ldr	r3, [pc, #76]	; (800fbb4 <__sinit+0x68>)
 800fb68:	4a13      	ldr	r2, [pc, #76]	; (800fbb8 <__sinit+0x6c>)
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	62a2      	str	r2, [r4, #40]	; 0x28
 800fb6e:	42a3      	cmp	r3, r4
 800fb70:	bf04      	itt	eq
 800fb72:	2301      	moveq	r3, #1
 800fb74:	61a3      	streq	r3, [r4, #24]
 800fb76:	4620      	mov	r0, r4
 800fb78:	f000 f820 	bl	800fbbc <__sfp>
 800fb7c:	6060      	str	r0, [r4, #4]
 800fb7e:	4620      	mov	r0, r4
 800fb80:	f000 f81c 	bl	800fbbc <__sfp>
 800fb84:	60a0      	str	r0, [r4, #8]
 800fb86:	4620      	mov	r0, r4
 800fb88:	f000 f818 	bl	800fbbc <__sfp>
 800fb8c:	2200      	movs	r2, #0
 800fb8e:	60e0      	str	r0, [r4, #12]
 800fb90:	2104      	movs	r1, #4
 800fb92:	6860      	ldr	r0, [r4, #4]
 800fb94:	f7ff ff82 	bl	800fa9c <std>
 800fb98:	68a0      	ldr	r0, [r4, #8]
 800fb9a:	2201      	movs	r2, #1
 800fb9c:	2109      	movs	r1, #9
 800fb9e:	f7ff ff7d 	bl	800fa9c <std>
 800fba2:	68e0      	ldr	r0, [r4, #12]
 800fba4:	2202      	movs	r2, #2
 800fba6:	2112      	movs	r1, #18
 800fba8:	f7ff ff78 	bl	800fa9c <std>
 800fbac:	2301      	movs	r3, #1
 800fbae:	61a3      	str	r3, [r4, #24]
 800fbb0:	e7d2      	b.n	800fb58 <__sinit+0xc>
 800fbb2:	bf00      	nop
 800fbb4:	08023030 	.word	0x08023030
 800fbb8:	0800fae5 	.word	0x0800fae5

0800fbbc <__sfp>:
 800fbbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbbe:	4607      	mov	r7, r0
 800fbc0:	f7ff ffac 	bl	800fb1c <__sfp_lock_acquire>
 800fbc4:	4b1e      	ldr	r3, [pc, #120]	; (800fc40 <__sfp+0x84>)
 800fbc6:	681e      	ldr	r6, [r3, #0]
 800fbc8:	69b3      	ldr	r3, [r6, #24]
 800fbca:	b913      	cbnz	r3, 800fbd2 <__sfp+0x16>
 800fbcc:	4630      	mov	r0, r6
 800fbce:	f7ff ffbd 	bl	800fb4c <__sinit>
 800fbd2:	3648      	adds	r6, #72	; 0x48
 800fbd4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fbd8:	3b01      	subs	r3, #1
 800fbda:	d503      	bpl.n	800fbe4 <__sfp+0x28>
 800fbdc:	6833      	ldr	r3, [r6, #0]
 800fbde:	b30b      	cbz	r3, 800fc24 <__sfp+0x68>
 800fbe0:	6836      	ldr	r6, [r6, #0]
 800fbe2:	e7f7      	b.n	800fbd4 <__sfp+0x18>
 800fbe4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fbe8:	b9d5      	cbnz	r5, 800fc20 <__sfp+0x64>
 800fbea:	4b16      	ldr	r3, [pc, #88]	; (800fc44 <__sfp+0x88>)
 800fbec:	60e3      	str	r3, [r4, #12]
 800fbee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fbf2:	6665      	str	r5, [r4, #100]	; 0x64
 800fbf4:	f000 f847 	bl	800fc86 <__retarget_lock_init_recursive>
 800fbf8:	f7ff ff96 	bl	800fb28 <__sfp_lock_release>
 800fbfc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fc00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fc04:	6025      	str	r5, [r4, #0]
 800fc06:	61a5      	str	r5, [r4, #24]
 800fc08:	2208      	movs	r2, #8
 800fc0a:	4629      	mov	r1, r5
 800fc0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fc10:	f7fb fccc 	bl	800b5ac <memset>
 800fc14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fc18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fc1c:	4620      	mov	r0, r4
 800fc1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc20:	3468      	adds	r4, #104	; 0x68
 800fc22:	e7d9      	b.n	800fbd8 <__sfp+0x1c>
 800fc24:	2104      	movs	r1, #4
 800fc26:	4638      	mov	r0, r7
 800fc28:	f7ff ff62 	bl	800faf0 <__sfmoreglue>
 800fc2c:	4604      	mov	r4, r0
 800fc2e:	6030      	str	r0, [r6, #0]
 800fc30:	2800      	cmp	r0, #0
 800fc32:	d1d5      	bne.n	800fbe0 <__sfp+0x24>
 800fc34:	f7ff ff78 	bl	800fb28 <__sfp_lock_release>
 800fc38:	230c      	movs	r3, #12
 800fc3a:	603b      	str	r3, [r7, #0]
 800fc3c:	e7ee      	b.n	800fc1c <__sfp+0x60>
 800fc3e:	bf00      	nop
 800fc40:	08023030 	.word	0x08023030
 800fc44:	ffff0001 	.word	0xffff0001

0800fc48 <_fwalk_reent>:
 800fc48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc4c:	4606      	mov	r6, r0
 800fc4e:	4688      	mov	r8, r1
 800fc50:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fc54:	2700      	movs	r7, #0
 800fc56:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fc5a:	f1b9 0901 	subs.w	r9, r9, #1
 800fc5e:	d505      	bpl.n	800fc6c <_fwalk_reent+0x24>
 800fc60:	6824      	ldr	r4, [r4, #0]
 800fc62:	2c00      	cmp	r4, #0
 800fc64:	d1f7      	bne.n	800fc56 <_fwalk_reent+0xe>
 800fc66:	4638      	mov	r0, r7
 800fc68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc6c:	89ab      	ldrh	r3, [r5, #12]
 800fc6e:	2b01      	cmp	r3, #1
 800fc70:	d907      	bls.n	800fc82 <_fwalk_reent+0x3a>
 800fc72:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fc76:	3301      	adds	r3, #1
 800fc78:	d003      	beq.n	800fc82 <_fwalk_reent+0x3a>
 800fc7a:	4629      	mov	r1, r5
 800fc7c:	4630      	mov	r0, r6
 800fc7e:	47c0      	blx	r8
 800fc80:	4307      	orrs	r7, r0
 800fc82:	3568      	adds	r5, #104	; 0x68
 800fc84:	e7e9      	b.n	800fc5a <_fwalk_reent+0x12>

0800fc86 <__retarget_lock_init_recursive>:
 800fc86:	4770      	bx	lr

0800fc88 <__retarget_lock_acquire_recursive>:
 800fc88:	4770      	bx	lr

0800fc8a <__retarget_lock_release_recursive>:
 800fc8a:	4770      	bx	lr

0800fc8c <__swhatbuf_r>:
 800fc8c:	b570      	push	{r4, r5, r6, lr}
 800fc8e:	460e      	mov	r6, r1
 800fc90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc94:	2900      	cmp	r1, #0
 800fc96:	b096      	sub	sp, #88	; 0x58
 800fc98:	4614      	mov	r4, r2
 800fc9a:	461d      	mov	r5, r3
 800fc9c:	da08      	bge.n	800fcb0 <__swhatbuf_r+0x24>
 800fc9e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fca2:	2200      	movs	r2, #0
 800fca4:	602a      	str	r2, [r5, #0]
 800fca6:	061a      	lsls	r2, r3, #24
 800fca8:	d410      	bmi.n	800fccc <__swhatbuf_r+0x40>
 800fcaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fcae:	e00e      	b.n	800fcce <__swhatbuf_r+0x42>
 800fcb0:	466a      	mov	r2, sp
 800fcb2:	f000 f903 	bl	800febc <_fstat_r>
 800fcb6:	2800      	cmp	r0, #0
 800fcb8:	dbf1      	blt.n	800fc9e <__swhatbuf_r+0x12>
 800fcba:	9a01      	ldr	r2, [sp, #4]
 800fcbc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fcc0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fcc4:	425a      	negs	r2, r3
 800fcc6:	415a      	adcs	r2, r3
 800fcc8:	602a      	str	r2, [r5, #0]
 800fcca:	e7ee      	b.n	800fcaa <__swhatbuf_r+0x1e>
 800fccc:	2340      	movs	r3, #64	; 0x40
 800fcce:	2000      	movs	r0, #0
 800fcd0:	6023      	str	r3, [r4, #0]
 800fcd2:	b016      	add	sp, #88	; 0x58
 800fcd4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fcd8 <__smakebuf_r>:
 800fcd8:	898b      	ldrh	r3, [r1, #12]
 800fcda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fcdc:	079d      	lsls	r5, r3, #30
 800fcde:	4606      	mov	r6, r0
 800fce0:	460c      	mov	r4, r1
 800fce2:	d507      	bpl.n	800fcf4 <__smakebuf_r+0x1c>
 800fce4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fce8:	6023      	str	r3, [r4, #0]
 800fcea:	6123      	str	r3, [r4, #16]
 800fcec:	2301      	movs	r3, #1
 800fcee:	6163      	str	r3, [r4, #20]
 800fcf0:	b002      	add	sp, #8
 800fcf2:	bd70      	pop	{r4, r5, r6, pc}
 800fcf4:	ab01      	add	r3, sp, #4
 800fcf6:	466a      	mov	r2, sp
 800fcf8:	f7ff ffc8 	bl	800fc8c <__swhatbuf_r>
 800fcfc:	9900      	ldr	r1, [sp, #0]
 800fcfe:	4605      	mov	r5, r0
 800fd00:	4630      	mov	r0, r6
 800fd02:	f7ff f957 	bl	800efb4 <_malloc_r>
 800fd06:	b948      	cbnz	r0, 800fd1c <__smakebuf_r+0x44>
 800fd08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd0c:	059a      	lsls	r2, r3, #22
 800fd0e:	d4ef      	bmi.n	800fcf0 <__smakebuf_r+0x18>
 800fd10:	f023 0303 	bic.w	r3, r3, #3
 800fd14:	f043 0302 	orr.w	r3, r3, #2
 800fd18:	81a3      	strh	r3, [r4, #12]
 800fd1a:	e7e3      	b.n	800fce4 <__smakebuf_r+0xc>
 800fd1c:	4b0d      	ldr	r3, [pc, #52]	; (800fd54 <__smakebuf_r+0x7c>)
 800fd1e:	62b3      	str	r3, [r6, #40]	; 0x28
 800fd20:	89a3      	ldrh	r3, [r4, #12]
 800fd22:	6020      	str	r0, [r4, #0]
 800fd24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fd28:	81a3      	strh	r3, [r4, #12]
 800fd2a:	9b00      	ldr	r3, [sp, #0]
 800fd2c:	6163      	str	r3, [r4, #20]
 800fd2e:	9b01      	ldr	r3, [sp, #4]
 800fd30:	6120      	str	r0, [r4, #16]
 800fd32:	b15b      	cbz	r3, 800fd4c <__smakebuf_r+0x74>
 800fd34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd38:	4630      	mov	r0, r6
 800fd3a:	f000 f8d1 	bl	800fee0 <_isatty_r>
 800fd3e:	b128      	cbz	r0, 800fd4c <__smakebuf_r+0x74>
 800fd40:	89a3      	ldrh	r3, [r4, #12]
 800fd42:	f023 0303 	bic.w	r3, r3, #3
 800fd46:	f043 0301 	orr.w	r3, r3, #1
 800fd4a:	81a3      	strh	r3, [r4, #12]
 800fd4c:	89a0      	ldrh	r0, [r4, #12]
 800fd4e:	4305      	orrs	r5, r0
 800fd50:	81a5      	strh	r5, [r4, #12]
 800fd52:	e7cd      	b.n	800fcf0 <__smakebuf_r+0x18>
 800fd54:	0800fae5 	.word	0x0800fae5

0800fd58 <_malloc_usable_size_r>:
 800fd58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fd5c:	1f18      	subs	r0, r3, #4
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	bfbc      	itt	lt
 800fd62:	580b      	ldrlt	r3, [r1, r0]
 800fd64:	18c0      	addlt	r0, r0, r3
 800fd66:	4770      	bx	lr

0800fd68 <_raise_r>:
 800fd68:	291f      	cmp	r1, #31
 800fd6a:	b538      	push	{r3, r4, r5, lr}
 800fd6c:	4604      	mov	r4, r0
 800fd6e:	460d      	mov	r5, r1
 800fd70:	d904      	bls.n	800fd7c <_raise_r+0x14>
 800fd72:	2316      	movs	r3, #22
 800fd74:	6003      	str	r3, [r0, #0]
 800fd76:	f04f 30ff 	mov.w	r0, #4294967295
 800fd7a:	bd38      	pop	{r3, r4, r5, pc}
 800fd7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fd7e:	b112      	cbz	r2, 800fd86 <_raise_r+0x1e>
 800fd80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fd84:	b94b      	cbnz	r3, 800fd9a <_raise_r+0x32>
 800fd86:	4620      	mov	r0, r4
 800fd88:	f000 f830 	bl	800fdec <_getpid_r>
 800fd8c:	462a      	mov	r2, r5
 800fd8e:	4601      	mov	r1, r0
 800fd90:	4620      	mov	r0, r4
 800fd92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd96:	f000 b817 	b.w	800fdc8 <_kill_r>
 800fd9a:	2b01      	cmp	r3, #1
 800fd9c:	d00a      	beq.n	800fdb4 <_raise_r+0x4c>
 800fd9e:	1c59      	adds	r1, r3, #1
 800fda0:	d103      	bne.n	800fdaa <_raise_r+0x42>
 800fda2:	2316      	movs	r3, #22
 800fda4:	6003      	str	r3, [r0, #0]
 800fda6:	2001      	movs	r0, #1
 800fda8:	e7e7      	b.n	800fd7a <_raise_r+0x12>
 800fdaa:	2400      	movs	r4, #0
 800fdac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fdb0:	4628      	mov	r0, r5
 800fdb2:	4798      	blx	r3
 800fdb4:	2000      	movs	r0, #0
 800fdb6:	e7e0      	b.n	800fd7a <_raise_r+0x12>

0800fdb8 <raise>:
 800fdb8:	4b02      	ldr	r3, [pc, #8]	; (800fdc4 <raise+0xc>)
 800fdba:	4601      	mov	r1, r0
 800fdbc:	6818      	ldr	r0, [r3, #0]
 800fdbe:	f7ff bfd3 	b.w	800fd68 <_raise_r>
 800fdc2:	bf00      	nop
 800fdc4:	2000000c 	.word	0x2000000c

0800fdc8 <_kill_r>:
 800fdc8:	b538      	push	{r3, r4, r5, lr}
 800fdca:	4d07      	ldr	r5, [pc, #28]	; (800fde8 <_kill_r+0x20>)
 800fdcc:	2300      	movs	r3, #0
 800fdce:	4604      	mov	r4, r0
 800fdd0:	4608      	mov	r0, r1
 800fdd2:	4611      	mov	r1, r2
 800fdd4:	602b      	str	r3, [r5, #0]
 800fdd6:	f7f4 f991 	bl	80040fc <_kill>
 800fdda:	1c43      	adds	r3, r0, #1
 800fddc:	d102      	bne.n	800fde4 <_kill_r+0x1c>
 800fdde:	682b      	ldr	r3, [r5, #0]
 800fde0:	b103      	cbz	r3, 800fde4 <_kill_r+0x1c>
 800fde2:	6023      	str	r3, [r4, #0]
 800fde4:	bd38      	pop	{r3, r4, r5, pc}
 800fde6:	bf00      	nop
 800fde8:	200048cc 	.word	0x200048cc

0800fdec <_getpid_r>:
 800fdec:	f7f4 b97e 	b.w	80040ec <_getpid>

0800fdf0 <__sread>:
 800fdf0:	b510      	push	{r4, lr}
 800fdf2:	460c      	mov	r4, r1
 800fdf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fdf8:	f000 f894 	bl	800ff24 <_read_r>
 800fdfc:	2800      	cmp	r0, #0
 800fdfe:	bfab      	itete	ge
 800fe00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fe02:	89a3      	ldrhlt	r3, [r4, #12]
 800fe04:	181b      	addge	r3, r3, r0
 800fe06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fe0a:	bfac      	ite	ge
 800fe0c:	6563      	strge	r3, [r4, #84]	; 0x54
 800fe0e:	81a3      	strhlt	r3, [r4, #12]
 800fe10:	bd10      	pop	{r4, pc}

0800fe12 <__swrite>:
 800fe12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe16:	461f      	mov	r7, r3
 800fe18:	898b      	ldrh	r3, [r1, #12]
 800fe1a:	05db      	lsls	r3, r3, #23
 800fe1c:	4605      	mov	r5, r0
 800fe1e:	460c      	mov	r4, r1
 800fe20:	4616      	mov	r6, r2
 800fe22:	d505      	bpl.n	800fe30 <__swrite+0x1e>
 800fe24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe28:	2302      	movs	r3, #2
 800fe2a:	2200      	movs	r2, #0
 800fe2c:	f000 f868 	bl	800ff00 <_lseek_r>
 800fe30:	89a3      	ldrh	r3, [r4, #12]
 800fe32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fe36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fe3a:	81a3      	strh	r3, [r4, #12]
 800fe3c:	4632      	mov	r2, r6
 800fe3e:	463b      	mov	r3, r7
 800fe40:	4628      	mov	r0, r5
 800fe42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fe46:	f000 b817 	b.w	800fe78 <_write_r>

0800fe4a <__sseek>:
 800fe4a:	b510      	push	{r4, lr}
 800fe4c:	460c      	mov	r4, r1
 800fe4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe52:	f000 f855 	bl	800ff00 <_lseek_r>
 800fe56:	1c43      	adds	r3, r0, #1
 800fe58:	89a3      	ldrh	r3, [r4, #12]
 800fe5a:	bf15      	itete	ne
 800fe5c:	6560      	strne	r0, [r4, #84]	; 0x54
 800fe5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fe62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fe66:	81a3      	strheq	r3, [r4, #12]
 800fe68:	bf18      	it	ne
 800fe6a:	81a3      	strhne	r3, [r4, #12]
 800fe6c:	bd10      	pop	{r4, pc}

0800fe6e <__sclose>:
 800fe6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe72:	f000 b813 	b.w	800fe9c <_close_r>
	...

0800fe78 <_write_r>:
 800fe78:	b538      	push	{r3, r4, r5, lr}
 800fe7a:	4d07      	ldr	r5, [pc, #28]	; (800fe98 <_write_r+0x20>)
 800fe7c:	4604      	mov	r4, r0
 800fe7e:	4608      	mov	r0, r1
 800fe80:	4611      	mov	r1, r2
 800fe82:	2200      	movs	r2, #0
 800fe84:	602a      	str	r2, [r5, #0]
 800fe86:	461a      	mov	r2, r3
 800fe88:	f7f4 f96f 	bl	800416a <_write>
 800fe8c:	1c43      	adds	r3, r0, #1
 800fe8e:	d102      	bne.n	800fe96 <_write_r+0x1e>
 800fe90:	682b      	ldr	r3, [r5, #0]
 800fe92:	b103      	cbz	r3, 800fe96 <_write_r+0x1e>
 800fe94:	6023      	str	r3, [r4, #0]
 800fe96:	bd38      	pop	{r3, r4, r5, pc}
 800fe98:	200048cc 	.word	0x200048cc

0800fe9c <_close_r>:
 800fe9c:	b538      	push	{r3, r4, r5, lr}
 800fe9e:	4d06      	ldr	r5, [pc, #24]	; (800feb8 <_close_r+0x1c>)
 800fea0:	2300      	movs	r3, #0
 800fea2:	4604      	mov	r4, r0
 800fea4:	4608      	mov	r0, r1
 800fea6:	602b      	str	r3, [r5, #0]
 800fea8:	f7f4 f97b 	bl	80041a2 <_close>
 800feac:	1c43      	adds	r3, r0, #1
 800feae:	d102      	bne.n	800feb6 <_close_r+0x1a>
 800feb0:	682b      	ldr	r3, [r5, #0]
 800feb2:	b103      	cbz	r3, 800feb6 <_close_r+0x1a>
 800feb4:	6023      	str	r3, [r4, #0]
 800feb6:	bd38      	pop	{r3, r4, r5, pc}
 800feb8:	200048cc 	.word	0x200048cc

0800febc <_fstat_r>:
 800febc:	b538      	push	{r3, r4, r5, lr}
 800febe:	4d07      	ldr	r5, [pc, #28]	; (800fedc <_fstat_r+0x20>)
 800fec0:	2300      	movs	r3, #0
 800fec2:	4604      	mov	r4, r0
 800fec4:	4608      	mov	r0, r1
 800fec6:	4611      	mov	r1, r2
 800fec8:	602b      	str	r3, [r5, #0]
 800feca:	f7f4 f976 	bl	80041ba <_fstat>
 800fece:	1c43      	adds	r3, r0, #1
 800fed0:	d102      	bne.n	800fed8 <_fstat_r+0x1c>
 800fed2:	682b      	ldr	r3, [r5, #0]
 800fed4:	b103      	cbz	r3, 800fed8 <_fstat_r+0x1c>
 800fed6:	6023      	str	r3, [r4, #0]
 800fed8:	bd38      	pop	{r3, r4, r5, pc}
 800feda:	bf00      	nop
 800fedc:	200048cc 	.word	0x200048cc

0800fee0 <_isatty_r>:
 800fee0:	b538      	push	{r3, r4, r5, lr}
 800fee2:	4d06      	ldr	r5, [pc, #24]	; (800fefc <_isatty_r+0x1c>)
 800fee4:	2300      	movs	r3, #0
 800fee6:	4604      	mov	r4, r0
 800fee8:	4608      	mov	r0, r1
 800feea:	602b      	str	r3, [r5, #0]
 800feec:	f7f4 f975 	bl	80041da <_isatty>
 800fef0:	1c43      	adds	r3, r0, #1
 800fef2:	d102      	bne.n	800fefa <_isatty_r+0x1a>
 800fef4:	682b      	ldr	r3, [r5, #0]
 800fef6:	b103      	cbz	r3, 800fefa <_isatty_r+0x1a>
 800fef8:	6023      	str	r3, [r4, #0]
 800fefa:	bd38      	pop	{r3, r4, r5, pc}
 800fefc:	200048cc 	.word	0x200048cc

0800ff00 <_lseek_r>:
 800ff00:	b538      	push	{r3, r4, r5, lr}
 800ff02:	4d07      	ldr	r5, [pc, #28]	; (800ff20 <_lseek_r+0x20>)
 800ff04:	4604      	mov	r4, r0
 800ff06:	4608      	mov	r0, r1
 800ff08:	4611      	mov	r1, r2
 800ff0a:	2200      	movs	r2, #0
 800ff0c:	602a      	str	r2, [r5, #0]
 800ff0e:	461a      	mov	r2, r3
 800ff10:	f7f4 f96e 	bl	80041f0 <_lseek>
 800ff14:	1c43      	adds	r3, r0, #1
 800ff16:	d102      	bne.n	800ff1e <_lseek_r+0x1e>
 800ff18:	682b      	ldr	r3, [r5, #0]
 800ff1a:	b103      	cbz	r3, 800ff1e <_lseek_r+0x1e>
 800ff1c:	6023      	str	r3, [r4, #0]
 800ff1e:	bd38      	pop	{r3, r4, r5, pc}
 800ff20:	200048cc 	.word	0x200048cc

0800ff24 <_read_r>:
 800ff24:	b538      	push	{r3, r4, r5, lr}
 800ff26:	4d07      	ldr	r5, [pc, #28]	; (800ff44 <_read_r+0x20>)
 800ff28:	4604      	mov	r4, r0
 800ff2a:	4608      	mov	r0, r1
 800ff2c:	4611      	mov	r1, r2
 800ff2e:	2200      	movs	r2, #0
 800ff30:	602a      	str	r2, [r5, #0]
 800ff32:	461a      	mov	r2, r3
 800ff34:	f7f4 f8fc 	bl	8004130 <_read>
 800ff38:	1c43      	adds	r3, r0, #1
 800ff3a:	d102      	bne.n	800ff42 <_read_r+0x1e>
 800ff3c:	682b      	ldr	r3, [r5, #0]
 800ff3e:	b103      	cbz	r3, 800ff42 <_read_r+0x1e>
 800ff40:	6023      	str	r3, [r4, #0]
 800ff42:	bd38      	pop	{r3, r4, r5, pc}
 800ff44:	200048cc 	.word	0x200048cc

0800ff48 <sqrtf>:
 800ff48:	b508      	push	{r3, lr}
 800ff4a:	ed2d 8b02 	vpush	{d8}
 800ff4e:	eeb0 8a40 	vmov.f32	s16, s0
 800ff52:	f000 f817 	bl	800ff84 <__ieee754_sqrtf>
 800ff56:	eeb4 8a48 	vcmp.f32	s16, s16
 800ff5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff5e:	d60c      	bvs.n	800ff7a <sqrtf+0x32>
 800ff60:	eddf 8a07 	vldr	s17, [pc, #28]	; 800ff80 <sqrtf+0x38>
 800ff64:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ff68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff6c:	d505      	bpl.n	800ff7a <sqrtf+0x32>
 800ff6e:	f7fb faf3 	bl	800b558 <__errno>
 800ff72:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800ff76:	2321      	movs	r3, #33	; 0x21
 800ff78:	6003      	str	r3, [r0, #0]
 800ff7a:	ecbd 8b02 	vpop	{d8}
 800ff7e:	bd08      	pop	{r3, pc}
 800ff80:	00000000 	.word	0x00000000

0800ff84 <__ieee754_sqrtf>:
 800ff84:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ff88:	4770      	bx	lr
	...

0800ff8c <_init>:
 800ff8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff8e:	bf00      	nop
 800ff90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff92:	bc08      	pop	{r3}
 800ff94:	469e      	mov	lr, r3
 800ff96:	4770      	bx	lr

0800ff98 <_fini>:
 800ff98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff9a:	bf00      	nop
 800ff9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff9e:	bc08      	pop	{r3}
 800ffa0:	469e      	mov	lr, r3
 800ffa2:	4770      	bx	lr
