module top_module (
    input clk,
    input reset,
    input w,
    output z
);  

    //state assignment
    typedef enum logic [2:0] { 
        A=3'd0,
        B=3'd1, 
        C=3'd2, 
        D=3'd3, 
        E=3'd4, 
        F=3'd5
    } state_t;
    state_t state, next_state;


    //input CL block
    always_comb begin
        unique case(state)
            A: next_state = w ? B : A;
            B: next_state = w ? C : D; 
            C: next_state = w ? E : D;
            D: next_state = w ? F : A;
            E: next_state = w ? E : D;  
            F: next_state = w ? C : D;  
            default: next_state = A;
        endcase
    end

    //sequential block
    always_ff @(posedge clk) begin
        if (reset) begin
            state <= A;
        end else begin
            state <= next_state;
        end     
    end

    //CL output block
    always_comb begin
        unique case(state)
            A: z = 1'b0;
            B: z = 1'b0;
            C: z = 1'b0;
            D: z = 1'b0;
            E: z = 1'b1;  
            F: z = 1'b1;  
            default: next_state = A;
        endcase
    end
endmodule