0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab10/Lab10.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab10/Lab10.srcs/sim_1/new/counter_test.sv,1586922195,systemVerilog,,,,counter_test,,,,,,,,
C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab10/Lab10.srcs/sources_1/new/counter.sv,1586832598,systemVerilog,,C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab10/Lab10.srcs/sim_1/new/counter_test.sv,,counter,,,,,,,,
