Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/iust stuff/4002/CALab/5/PISO/Simulate_isim_beh.exe -prj D:/iust stuff/4002/CALab/5/PISO/Simulate_beh.prj work.Simulate 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/iust stuff/4002/CALab/5/PISO/PISO.vhd" into library work
Parsing VHDL file "D:/iust stuff/4002/CALab/5/PISO/Simulate.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture piso_arc of entity parallel_in_serial_out [parallel_in_serial_out_default]
Compiling architecture behavior of entity simulate
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/iust stuff/4002/CALab/5/PISO/Simulate_isim_beh.exe
Fuse Memory Usage: 30572 KB
Fuse CPU Usage: 483 ms
