{
    "code": "module TopModule (\n    input logic clk,\n    input logic rst_n,\n    input logic [3:0] data_in,\n    output logic [3:0] data_out\n);\n\n    logic [3:0] reg_data;\n\n    // Synchronous reset and initialization\n    always @(posedge clk) begin\n        if (!rst_n) begin\n            reg_data <= 4'b0000; // Initialize to zero on reset\n        end else begin\n            reg_data <= data_in; // Capture input data\n        end\n    end\n\n    // Output assignment\n    assign data_out = reg_data;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "C"
    },
    "iterations_used": 3
}