set_property  -dict {PACKAGE_PIN AC3    IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx1_dclk_in_n]     ;## som240_2_c33     IO_L14N_T2L_N3_GC_64
set_property  -dict {PACKAGE_PIN AC4    IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx1_dclk_in_p]     ;## som240_2_c32     IO_L14P_T2L_N2_GC_64
set_property  -dict {PACKAGE_PIN AB3    IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx1_idata_in_n]    ;## som240_2_c36     IO_L15N_T2L_N5_AD11N_64
set_property  -dict {PACKAGE_PIN AB4    IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx1_idata_in_p]    ;## som240_2_c35     IO_L15P_T2L_N4_AD11P_64
set_property  -dict {PACKAGE_PIN AD1    IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx1_qdata_in_n]    ;## som240_2_b31     IO_L16N_T2U_N7_QBC_AD3N_64
set_property  -dict {PACKAGE_PIN AD2    IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx1_qdata_in_p]    ;## som240_2_b30     IO_L16P_T2U_N6_QBC_AD3P_64
set_property  -dict {PACKAGE_PIN AC2    IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx1_strobe_in_n]   ;## som240_2_a36     IO_L17N_T2U_N9_AD10N_64
set_property  -dict {PACKAGE_PIN AB2    IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx1_strobe_in_p]   ;## som240_2_a35     IO_L17P_T2U_N8_AD10P_64

set_property  -dict {PACKAGE_PIN L5     IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx2_dclk_in_n]     ;## som240_2_b22     IO_L14N_T2L_N3_GC_65
set_property  -dict {PACKAGE_PIN M6     IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx2_dclk_in_p]     ;## som240_2_b21     IO_L14P_T2L_N2_GC_65
set_property  -dict {PACKAGE_PIN N6     IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx2_idata_in_n]    ;## som240_2_a18     IO_L15N_T2L_N5_AD11N_65
set_property  -dict {PACKAGE_PIN N7     IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx2_idata_in_p]    ;## som240_2_a17     IO_L15P_T2L_N4_AD11P_65
set_property  -dict {PACKAGE_PIN P6     IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx2_qdata_in_n]    ;## som240_2_c21     IO_L16N_T2U_N7_QBC_AD3N_65
set_property  -dict {PACKAGE_PIN P7     IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx2_qdata_in_p]    ;## som240_2_c20     IO_L16P_T2U_N6_QBC_AD3P_65
set_property  -dict {PACKAGE_PIN N8     IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx2_strobe_in_n]   ;## som240_2_c15     IO_L17N_T2U_N9_AD10N_65
set_property  -dict {PACKAGE_PIN N9     IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports rx2_strobe_in_p]   ;## som240_2_c14     IO_L17P_T2U_N8_AD10P_65

set_property  -dict {PACKAGE_PIN AF3    IOSTANDARD LVDS                        }  [get_ports tx1_dclk_out_n]    ;## som240_2_c27     IO_L21N_T3L_N5_AD8N_64
set_property  -dict {PACKAGE_PIN AE3    IOSTANDARD LVDS                        }  [get_ports tx1_dclk_out_p]    ;## som240_2_c26     IO_L21P_T3L_N4_AD8P_64
set_property  -dict {PACKAGE_PIN AD4    IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports tx1_dclk_in_n]     ;## som240_2_c30     IO_L13N_T2L_N1_GC_QBC_64
set_property  -dict {PACKAGE_PIN AD5    IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports tx1_dclk_in_p]     ;## som240_2_c29     IO_L13P_T2L_N0_GC_QBC_64
set_property  -dict {PACKAGE_PIN AH4    IOSTANDARD LVDS                        }  [get_ports tx1_idata_out_n]   ;## som240_2_a39     IO_L19N_T3L_N1_DBC_AD9N_64
set_property  -dict {PACKAGE_PIN AG4    IOSTANDARD LVDS                        }  [get_ports tx1_idata_out_p]   ;## som240_2_a38     IO_L19P_T3L_N0_DBC_AD9P_64
set_property  -dict {PACKAGE_PIN AH3    IOSTANDARD LVDS                        }  [get_ports tx1_qdata_out_n]   ;## som240_2_b34     IO_L20N_T3L_N3_AD1N_64
set_property  -dict {PACKAGE_PIN AG3    IOSTANDARD LVDS                        }  [get_ports tx1_qdata_out_p]   ;## som240_2_b33     IO_L20P_T3L_N2_AD1P_64
set_property  -dict {PACKAGE_PIN AF2    IOSTANDARD LVDS                        }  [get_ports tx1_strobe_out_n]  ;## som240_2_b40     IO_L22N_T3U_N7_DBC_AD0N_64
set_property  -dict {PACKAGE_PIN AE2    IOSTANDARD LVDS                        }  [get_ports tx1_strobe_out_p]  ;## som240_2_b39     IO_L22P_T3U_N6_DBC_AD0P_64

set_property  -dict {PACKAGE_PIN L2     IOSTANDARD LVDS                        }  [get_ports tx2_dclk_out_n]    ;## som240_2_d19     IO_L12N_T1U_N11_GC_65
set_property  -dict {PACKAGE_PIN L3     IOSTANDARD LVDS                        }  [get_ports tx2_dclk_out_p]    ;## som240_2_d18     IO_L12P_T1U_N10_GC_65
set_property  -dict {PACKAGE_PIN K3     IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports tx2_dclk_in_n]     ;## som240_2_c12     IO_L11N_T1U_N9_GC_65
set_property  -dict {PACKAGE_PIN K4     IOSTANDARD LVDS  DIFF_TERM_ADV TERM_100}  [get_ports tx2_dclk_in_p]     ;## som240_2_c11     IO_L11P_T1U_N8_GC_65
set_property  -dict {PACKAGE_PIN H3     IOSTANDARD LVDS                        }  [get_ports tx2_idata_out_n]   ;## som240_2_a15     IO_L10N_T1U_N7_QBC_AD4N_65
set_property  -dict {PACKAGE_PIN H4     IOSTANDARD LVDS                        }  [get_ports tx2_idata_out_p]   ;## som240_2_a14     IO_L10P_T1U_N6_QBC_AD4P_65
set_property  -dict {PACKAGE_PIN J2     IOSTANDARD LVDS                        }  [get_ports tx2_qdata_out_n]   ;## som240_2_b16     IO_L9N_T1L_N5_AD12N_65
set_property  -dict {PACKAGE_PIN K2     IOSTANDARD LVDS                        }  [get_ports tx2_qdata_out_p]   ;## som240_2_b15     IO_L9P_T1L_N4_AD12P_65
set_property  -dict {PACKAGE_PIN H1     IOSTANDARD LVDS                        }  [get_ports tx2_strobe_out_n]  ;## som240_2_a21     IO_L8N_T1L_N3_AD5N_65
set_property  -dict {PACKAGE_PIN J1     IOSTANDARD LVDS                        }  [get_ports tx2_strobe_out_p]  ;## som240_2_a20     IO_L8P_T1L_N2_AD5P_65

# clocks

create_clock -name ref_clk        -period  8.00 [get_ports fpga_ref_clk_p]

create_clock -name rx1_dclk_out   -period  2.034 [get_ports rx1_dclk_in_p]
create_clock -name rx2_dclk_out   -period  2.034 [get_ports rx2_dclk_in_p]
create_clock -name tx1_dclk_out   -period  2.034 [get_ports tx1_dclk_in_p]
create_clock -name tx2_dclk_out   -period  2.034 [get_ports tx2_dclk_in_p]

# Allow max skew of 0.25 ns between input clocks
set_clock_latency -source -early -0.125 [get_clocks rx1_dclk_out]
set_clock_latency -source -early -0.125 [get_clocks rx2_dclk_out]

set_clock_latency -source -late 0.125 [get_clocks rx1_dclk_out]
set_clock_latency -source -late 0.125 [get_clocks rx2_dclk_out]

set_property CLOCK_DELAY_GROUP BALANCE_CLOCKS_1 \
  [list [get_nets -of [get_pins i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_div_clk_buf/O]] \
        [get_nets -of [get_pins i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/i_clk_buf_fast/O]] \
  ]

set_property CLOCK_DELAY_GROUP BALANCE_CLOCKS_2 \
  [list [get_nets -of [get_pins i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_div_clk_buf/O]] \
        [get_nets -of [get_pins i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/i_clk_buf_fast/O]] \
  ]

