#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55fb30489740 .scope module, "CPU" "CPU" 2 11;
 .timescale -9 -9;
v0x55fb304df540_0 .net "ALU_Code", 2 0, v0x55fb304db460_0;  1 drivers
v0x55fb304df620_0 .net "Carry", 0 0, L_0x55fb304e1290;  1 drivers
v0x55fb304df6e0_0 .net "alumuxout", 15 0, v0x55fb304db940_0;  1 drivers
v0x55fb304df7d0_0 .net "aluop", 0 0, v0x55fb304dc000_0;  1 drivers
v0x55fb304df8c0_0 .net "branch", 0 0, v0x55fb304dc0c0_0;  1 drivers
v0x55fb304df9b0_0 .var "clk", 0 0;
v0x55fb304dfaa0_0 .net "func", 3 0, L_0x55fb304e0f60;  1 drivers
v0x55fb304dfb40_0 .net "immediate", 6 0, L_0x55fb304e1050;  1 drivers
v0x55fb304dfbe0_0 .net "instruction", 15 0, L_0x55fb304e1a70;  1 drivers
v0x55fb304dfd10_0 .net "isZero", 0 0, L_0x55fb304e1300;  1 drivers
v0x55fb304dfde0_0 .net "jump", 0 0, v0x55fb304dc160_0;  1 drivers
v0x55fb304dfeb0_0 .net "jumpaddr", 12 0, L_0x55fb304e1180;  1 drivers
v0x55fb304dff50_0 .net "mem_out", 15 0, L_0x55fb304e1bf0;  1 drivers
v0x55fb304dfff0_0 .net "memmuxresult", 15 0, v0x55fb304ddb20_0;  1 drivers
v0x55fb304e00e0_0 .net "memtoreg", 0 0, v0x55fb304dc230_0;  1 drivers
v0x55fb304e01d0_0 .net "memwrite", 0 0, v0x55fb304dc2f0_0;  1 drivers
v0x55fb304e02c0_0 .net "opcode", 2 0, L_0x55fb304e0c20;  1 drivers
v0x55fb304e03b0_0 .var "pc", 15 0;
v0x55fb304e0470_0 .net "rd", 2 0, L_0x55fb304e0ec0;  1 drivers
v0x55fb304e0510_0 .net "read1", 15 0, L_0x55fb304e15a0;  1 drivers
v0x55fb304e0600_0 .net "read2", 15 0, L_0x55fb304e1880;  1 drivers
v0x55fb304e06c0_0 .net "reg_dest", 0 0, v0x55fb304dc4c0_0;  1 drivers
v0x55fb304e07b0_0 .net "reg_result", 2 0, v0x55fb304df320_0;  1 drivers
v0x55fb304e08c0_0 .net "regwrite", 0 0, v0x55fb304dc560_0;  1 drivers
v0x55fb304e09b0_0 .net "res", 15 0, v0x55fb304dae40_0;  1 drivers
v0x55fb304e0a70_0 .net "rs", 2 0, L_0x55fb304e0d30;  1 drivers
v0x55fb304e0b30_0 .net "rt", 2 0, L_0x55fb304e0e20;  1 drivers
L_0x55fb304e0c20 .part L_0x55fb304e1a70, 13, 3;
L_0x55fb304e0d30 .part L_0x55fb304e1a70, 10, 3;
L_0x55fb304e0e20 .part L_0x55fb304e1a70, 7, 3;
L_0x55fb304e0ec0 .part L_0x55fb304e1a70, 4, 3;
L_0x55fb304e0f60 .part L_0x55fb304e1a70, 0, 4;
L_0x55fb304e1050 .part L_0x55fb304e1a70, 0, 7;
L_0x55fb304e1180 .part L_0x55fb304e1a70, 0, 13;
S_0x55fb304898d0 .scope module, "alu_test" "alu" 2 46, 3 1 0, S_0x55fb30489740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "ALU_Code";
    .port_info 3 /OUTPUT 16 "ALU_Out";
    .port_info 4 /OUTPUT 1 "Carry";
    .port_info 5 /OUTPUT 1 "isZero";
L_0x55fb304e1290 .functor BUFZ 1, v0x55fb304daf20_0, C4<0>, C4<0>, C4<0>;
L_0x55fb304e1300 .functor BUFZ 1, v0x55fb304db0a0_0, C4<0>, C4<0>, C4<0>;
v0x55fb304b6f60_0 .net "A", 15 0, L_0x55fb304e15a0;  alias, 1 drivers
v0x55fb304dab00_0 .net "ALU_Code", 2 0, v0x55fb304db460_0;  alias, 1 drivers
v0x55fb304dabe0_0 .net "ALU_Out", 15 0, v0x55fb304dae40_0;  alias, 1 drivers
v0x55fb304daca0_0 .net "B", 15 0, v0x55fb304db940_0;  alias, 1 drivers
v0x55fb304dad80_0 .net "Carry", 0 0, L_0x55fb304e1290;  alias, 1 drivers
v0x55fb304dae40_0 .var "Result", 15 0;
v0x55fb304daf20_0 .var "carry", 0 0;
v0x55fb304dafe0_0 .net "isZero", 0 0, L_0x55fb304e1300;  alias, 1 drivers
v0x55fb304db0a0_0 .var "iszero", 0 0;
E_0x55fb304acc60 .event edge, v0x55fb304dab00_0, v0x55fb304b6f60_0, v0x55fb304daca0_0, v0x55fb304dae40_0;
S_0x55fb304db220 .scope module, "aluctrl_test" "aluctrl" 2 52, 4 1 0, S_0x55fb30489740;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 4 "func";
    .port_info 2 /OUTPUT 3 "ALU_Code";
v0x55fb304db460_0 .var "ALU_Code", 2 0;
v0x55fb304db540_0 .net "func", 3 0, L_0x55fb304e0f60;  alias, 1 drivers
v0x55fb304db600_0 .net "opcode", 2 0, L_0x55fb304e0c20;  alias, 1 drivers
E_0x55fb304ac9e0 .event edge, v0x55fb304db600_0, v0x55fb304db540_0;
S_0x55fb304db740 .scope module, "alumux_test" "alumux" 2 50, 5 1 0, S_0x55fb30489740;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "immediate";
    .port_info 1 /INPUT 16 "read2";
    .port_info 2 /INPUT 1 "aluop";
    .port_info 3 /OUTPUT 16 "alumuxout";
v0x55fb304db940_0 .var "alumuxout", 15 0;
v0x55fb304dba00_0 .net "aluop", 0 0, v0x55fb304dc000_0;  alias, 1 drivers
v0x55fb304dbaa0_0 .net "immediate", 6 0, L_0x55fb304e1050;  alias, 1 drivers
v0x55fb304dbb60_0 .net "read2", 15 0, L_0x55fb304e1880;  alias, 1 drivers
E_0x55fb304c0ce0 .event edge, v0x55fb304dba00_0, v0x55fb304dbb60_0, v0x55fb304dbaa0_0;
S_0x55fb304dbcc0 .scope module, "control_test" "control" 2 51, 6 1 0, S_0x55fb30489740;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "jump";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "aluop";
    .port_info 6 /OUTPUT 1 "reg_dest";
    .port_info 7 /OUTPUT 1 "memtoreg";
v0x55fb304dc000_0 .var "aluop", 0 0;
v0x55fb304dc0c0_0 .var "branch", 0 0;
v0x55fb304dc160_0 .var "jump", 0 0;
v0x55fb304dc230_0 .var "memtoreg", 0 0;
v0x55fb304dc2f0_0 .var "memwrite", 0 0;
v0x55fb304dc400_0 .net "opcode", 2 0, L_0x55fb304e0c20;  alias, 1 drivers
v0x55fb304dc4c0_0 .var "reg_dest", 0 0;
v0x55fb304dc560_0 .var "regwrite", 0 0;
E_0x55fb304c0d60 .event edge, v0x55fb304db600_0;
S_0x55fb304dc770 .scope module, "imem_test" "imem" 2 49, 7 1 0, S_0x55fb30489740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
L_0x55fb304e1a70 .functor BUFZ 16, L_0x55fb304e1980, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55fb304dc970_0 .net *"_ivl_0", 15 0, L_0x55fb304e1980;  1 drivers
v0x55fb304dca70_0 .net "instruction", 15 0, L_0x55fb304e1a70;  alias, 1 drivers
v0x55fb304dcb50_0 .net "pc", 15 0, v0x55fb304e03b0_0;  1 drivers
v0x55fb304dcc10 .array "ram", 255 0, 15 0;
L_0x55fb304e1980 .array/port v0x55fb304dcc10, v0x55fb304e03b0_0;
S_0x55fb304dcd30 .scope module, "mem_test" "mem" 2 53, 8 1 0, S_0x55fb30489740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
L_0x55fb304e1bf0 .functor BUFZ 16, L_0x55fb304e1b30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55fb304dd020_0 .net *"_ivl_0", 15 0, L_0x55fb304e1b30;  1 drivers
v0x55fb304dd120_0 .net "address", 15 0, v0x55fb304dae40_0;  alias, 1 drivers
v0x55fb304dd210_0 .net "clk", 0 0, v0x55fb304df9b0_0;  1 drivers
v0x55fb304dd2e0_0 .net "data_in", 15 0, L_0x55fb304e1880;  alias, 1 drivers
v0x55fb304dd3b0_0 .net "data_out", 15 0, L_0x55fb304e1bf0;  alias, 1 drivers
v0x55fb304dd4c0 .array "ram", 255 0, 15 0;
v0x55fb304dd580_0 .net "we", 0 0, v0x55fb304dc2f0_0;  alias, 1 drivers
E_0x55fb304dcfc0 .event posedge, v0x55fb304dd210_0;
L_0x55fb304e1b30 .array/port v0x55fb304dd4c0, v0x55fb304dae40_0;
S_0x55fb304dd6d0 .scope module, "memmux_test" "memmux" 2 54, 9 1 0, S_0x55fb30489740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "data_from_mem";
    .port_info 1 /INPUT 16 "alu_result";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 16 "memmuxout";
v0x55fb304dd930_0 .net "alu_result", 15 0, v0x55fb304dae40_0;  alias, 1 drivers
v0x55fb304dda60_0 .net "data_from_mem", 15 0, L_0x55fb304e1bf0;  alias, 1 drivers
v0x55fb304ddb20_0 .var "memmuxout", 15 0;
v0x55fb304ddbf0_0 .net "memtoreg", 0 0, v0x55fb304dc230_0;  alias, 1 drivers
E_0x55fb304dd8b0 .event edge, v0x55fb304dc230_0, v0x55fb304dabe0_0, v0x55fb304dd3b0_0;
S_0x55fb304ddd50 .scope module, "reg_test" "regfile" 2 48, 10 1 0, S_0x55fb30489740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 3 "rega";
    .port_info 3 /INPUT 3 "regb";
    .port_info 4 /INPUT 3 "wreg";
    .port_info 5 /INPUT 16 "writedata";
    .port_info 6 /OUTPUT 16 "read1";
    .port_info 7 /OUTPUT 16 "read2";
L_0x55fb304e15a0 .functor BUFZ 16, L_0x55fb304e13c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55fb304e1880 .functor BUFZ 16, L_0x55fb304e1660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55fb304de050_0 .net *"_ivl_0", 15 0, L_0x55fb304e13c0;  1 drivers
v0x55fb304de150_0 .net *"_ivl_10", 4 0, L_0x55fb304e1700;  1 drivers
L_0x7f22f90b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fb304de230_0 .net *"_ivl_13", 1 0, L_0x7f22f90b7060;  1 drivers
v0x55fb304de2f0_0 .net *"_ivl_2", 4 0, L_0x55fb304e1460;  1 drivers
L_0x7f22f90b7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fb304de3d0_0 .net *"_ivl_5", 1 0, L_0x7f22f90b7018;  1 drivers
v0x55fb304de500_0 .net *"_ivl_8", 15 0, L_0x55fb304e1660;  1 drivers
v0x55fb304de5e0_0 .net "clk", 0 0, v0x55fb304df9b0_0;  alias, 1 drivers
v0x55fb304de680_0 .net "read1", 15 0, L_0x55fb304e15a0;  alias, 1 drivers
v0x55fb304de750_0 .net "read2", 15 0, L_0x55fb304e1880;  alias, 1 drivers
v0x55fb304de7f0 .array "reg8", 0 7, 15 0;
v0x55fb304de8b0_0 .net "rega", 2 0, L_0x55fb304e0d30;  alias, 1 drivers
v0x55fb304de990_0 .net "regb", 2 0, L_0x55fb304e0e20;  alias, 1 drivers
v0x55fb304dea70_0 .net "wreg", 2 0, v0x55fb304df320_0;  alias, 1 drivers
v0x55fb304deb50_0 .net "write_en", 0 0, v0x55fb304dc560_0;  alias, 1 drivers
v0x55fb304debf0_0 .net "writedata", 15 0, v0x55fb304ddb20_0;  alias, 1 drivers
L_0x55fb304e13c0 .array/port v0x55fb304de7f0, L_0x55fb304e1460;
L_0x55fb304e1460 .concat [ 3 2 0 0], L_0x55fb304e0d30, L_0x7f22f90b7018;
L_0x55fb304e1660 .array/port v0x55fb304de7f0, L_0x55fb304e1700;
L_0x55fb304e1700 .concat [ 3 2 0 0], L_0x55fb304e0e20, L_0x7f22f90b7060;
S_0x55fb304dedf0 .scope module, "regfilemux_test" "regfilemux" 2 47, 11 1 0, S_0x55fb30489740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_dest";
    .port_info 1 /INPUT 3 "rt";
    .port_info 2 /INPUT 3 "rd";
    .port_info 3 /OUTPUT 3 "reg_result";
v0x55fb304df130_0 .net "rd", 2 0, L_0x55fb304e0ec0;  alias, 1 drivers
v0x55fb304df230_0 .net "reg_dest", 0 0, v0x55fb304dc4c0_0;  alias, 1 drivers
v0x55fb304df320_0 .var "reg_result", 2 0;
v0x55fb304df420_0 .net "rt", 2 0, L_0x55fb304e0e20;  alias, 1 drivers
E_0x55fb304df0b0 .event edge, v0x55fb304dc4c0_0, v0x55fb304df130_0, v0x55fb304de990_0;
    .scope S_0x55fb304898d0;
T_0 ;
    %wait E_0x55fb304acc60;
    %load/vec4 v0x55fb304dab00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %load/vec4 v0x55fb304b6f60_0;
    %load/vec4 v0x55fb304daca0_0;
    %add;
    %store/vec4 v0x55fb304dae40_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x55fb304b6f60_0;
    %pad/u 17;
    %load/vec4 v0x55fb304daca0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x55fb304dae40_0, 0, 16;
    %store/vec4 v0x55fb304daf20_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x55fb304b6f60_0;
    %load/vec4 v0x55fb304daca0_0;
    %inv;
    %addi 1, 0, 16;
    %add;
    %store/vec4 v0x55fb304dae40_0, 0, 16;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x55fb304b6f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55fb304dae40_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x55fb304b6f60_0;
    %load/vec4 v0x55fb304daca0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %store/vec4 v0x55fb304dae40_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x55fb304b6f60_0;
    %load/vec4 v0x55fb304daca0_0;
    %and;
    %store/vec4 v0x55fb304dae40_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x55fb304b6f60_0;
    %load/vec4 v0x55fb304daca0_0;
    %or;
    %store/vec4 v0x55fb304dae40_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x55fb304b6f60_0;
    %inv;
    %store/vec4 v0x55fb304dae40_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x55fb304b6f60_0;
    %load/vec4 v0x55fb304daca0_0;
    %xor;
    %store/vec4 v0x55fb304dae40_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55fb304dae40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %store/vec4 v0x55fb304db0a0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55fb304dedf0;
T_1 ;
    %wait E_0x55fb304df0b0;
    %load/vec4 v0x55fb304df230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x55fb304df130_0;
    %store/vec4 v0x55fb304df320_0, 0, 3;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x55fb304df420_0;
    %store/vec4 v0x55fb304df320_0, 0, 3;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55fb304ddd50;
T_2 ;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb304de7f0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb304de7f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb304de7f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb304de7f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb304de7f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb304de7f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb304de7f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb304de7f0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x55fb304ddd50;
T_3 ;
    %wait E_0x55fb304dcfc0;
    %vpi_call 10 22 "$monitor", "reg 0: %d \012reg 1: %d \012reg 2: %d \012reg 3: %d\012", &A<v0x55fb304de7f0, 0>, &A<v0x55fb304de7f0, 1>, &A<v0x55fb304de7f0, 2>, &A<v0x55fb304de7f0, 3> {0 0 0};
    %load/vec4 v0x55fb304deb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55fb304debf0_0;
    %load/vec4 v0x55fb304dea70_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb304de7f0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fb304dc770;
T_4 ;
    %vpi_call 7 8 "$readmemb", "code.txt", v0x55fb304dcc10 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55fb304db740;
T_5 ;
    %wait E_0x55fb304c0ce0;
    %load/vec4 v0x55fb304dba00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x55fb304dbb60_0;
    %store/vec4 v0x55fb304db940_0, 0, 16;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x55fb304dbaa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fb304db940_0, 0, 16;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55fb304dbcc0;
T_6 ;
    %wait E_0x55fb304c0d60;
    %load/vec4 v0x55fb304dc400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc230_0, 0, 1;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc230_0, 0, 1;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc230_0, 0, 1;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc230_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc230_0, 0, 1;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc230_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fb304dc0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304dc230_0, 0, 1;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55fb304db220;
T_7 ;
    %wait E_0x55fb304ac9e0;
    %load/vec4 v0x55fb304db600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x55fb304db540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fb304db460_0, 0, 3;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55fb304db460_0, 0, 3;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55fb304db460_0, 0, 3;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55fb304db460_0, 0, 3;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55fb304db460_0, 0, 3;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55fb304db460_0, 0, 3;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55fb304db460_0, 0, 3;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fb304db460_0, 0, 3;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55fb304db460_0, 0, 3;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fb304db460_0, 0, 3;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fb304db460_0, 0, 3;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55fb304dcd30;
T_8 ;
    %wait E_0x55fb304dcfc0;
    %load/vec4 v0x55fb304dd580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55fb304dd2e0_0;
    %ix/getv 3, v0x55fb304dd120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fb304dd4c0, 0, 4;
T_8.0 ;
    %vpi_call 8 17 "$monitor", "ram [0]: %b \012ram [1]: %b\012 ", &A<v0x55fb304dd4c0, 0>, &A<v0x55fb304dd4c0, 1> {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fb304dd6d0;
T_9 ;
    %wait E_0x55fb304dd8b0;
    %load/vec4 v0x55fb304ddbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x55fb304dd930_0;
    %store/vec4 v0x55fb304ddb20_0, 0, 16;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x55fb304dda60_0;
    %store/vec4 v0x55fb304ddb20_0, 0, 16;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55fb30489740;
T_10 ;
    %wait E_0x55fb304dcfc0;
    %vpi_call 2 62 "$display", "pc : %b instruction : %b", v0x55fb304e03b0_0, v0x55fb304dfbe0_0 {0 0 0};
    %load/vec4 v0x55fb304dfde0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55fb304dfb40_0;
    %pad/u 16;
    %store/vec4 v0x55fb304e03b0_0, 0, 16;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55fb304e03b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x55fb304e03b0_0, 0, 16;
T_10.1 ;
    %load/vec4 v0x55fb304e03b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 70 "$finish" {0 0 0};
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55fb30489740;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fb304df9b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55fb304e03b0_0, 0, 16;
    %vpi_call 2 77 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000000, v0x55fb304df9b0_0, v0x55fb304e09b0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55fb30489740;
T_12 ;
    %delay 20, 0;
    %load/vec4 v0x55fb304df9b0_0;
    %inv;
    %store/vec4 v0x55fb304df9b0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./alu.v";
    "./aluctrl.v";
    "./alumux.v";
    "./control.v";
    "./imem.v";
    "./mem.v";
    "./memmux.v";
    "./regfile.v";
    "./regfilemux.v";
