BUILD_NAME_OPTION = _FREQ_200
Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=two_dws_fc MAXSOURCEDIRS=../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src \
	maxJavaRun -v -m 8192 TwoDwsFcManager \
	DFEModel=MAIA maxFileName=TwoDwsFc target='DFE_SIM' enableMPCX=false \
	FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_dws_fc/data/data-two-dws-fc.txt 
]0; maxJavaRun: TwoDwsFcManager DFEModel=MAIA maxFileName=TwoDwsFc target=DFE_SIM enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_dws_fc/data/data-two-dws-fc.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : two_dws_fc
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : two_dws_fc.TwoDwsFcManager
Class arguments     : DFEModel=MAIA maxFileName=TwoDwsFc target=DFE_SIM enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_dws_fc/data/data-two-dws-fc.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/src:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Mon 17:12: MaxCompiler version: 2021.1
Mon 17:12: Build "TwoDwsFc" start time: Mon Dec 20 17:12:37 GMT 2021
Mon 17:12: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Mon 17:12: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_SIM_FREQ_200
Mon 17:12: Detailed build log available in "_build.log"
Mon 17:12: 
Mon 17:12: ENGINE BUILD PARAMETERS
Mon 17:12: 	              Build name: TwoDwsFc_MAIA_DFE_SIM_FREQ_200                                                                  
Mon 17:12: 	             maxFileName: TwoDwsFc                                                                                        
Mon 17:12: 	                  target: DFE_SIM                                                                                         
Mon 17:12: 	                DFEModel: MAIA                                                                                            
Mon 17:12: 	              enableMPCX: false                                                                                           
Mon 17:12: 	                bitWidth: 32                                                                                              
Mon 17:12: 	                     WBW: 32                                                                                              
Mon 17:12: 	                   DTYPE: fixed                                                                                           
Mon 17:12: 	           NUM_FRAC_BITS: 8                                                                                               
Mon 17:12: 	                      PF: 1                                                                                               
Mon 17:12: 	                      PC: 1                                                                                               
Mon 17:12: 	                      PK: 1                                                                                               
Mon 17:12: 	                       H: 1                                                                                               
Mon 17:12: 	                       W: 1                                                                                               
Mon 17:12: 	                       C: 1                                                                                               
Mon 17:12: 	                       F: 1                                                                                               
Mon 17:12: 	                       K: 1                                                                                               
Mon 17:12: 	                     PAD: 0                                                                                               
Mon 17:12: 	                       S: 1                                                                                               
Mon 17:12: 	                     SEQ: 0                                                                                               
Mon 17:12: 	                    FREQ: 200                                                                                             
Mon 17:12: 	                USE_DRAM: false                                                                                           
Mon 17:12: 	                 USE_BNN: false                                                                                           
Mon 17:12: 	            USE_WINOGRAD: false                                                                                           
Mon 17:12: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                           
Mon 17:12: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                               
Mon 17:12: 	                   DEBUG: false                                                                                           
Mon 17:12: 	           COEFF_ON_CHIP: false                                                                                           
Mon 17:12: 	              INIT_COEFF: false                                                                                           
Mon 17:12: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_dws_fc/data/data-two-dws-fc.txt
Mon 17:12: Generating kernel conv1 ...
Mon 17:12: Instantiating kernel "conv1"
Mon 17:12: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:12: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:12: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:12: coeffOnChip = true
Mon 17:12: Input height = 32, output height = 32, pad = 1
Mon 17:12: Counter H = 34 W = 34
Mon 17:12: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:12: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:12: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Mon 17:12: Building line buffer for "conv1" ...
Mon 17:12: Line buffer shape 3 x 32, produces 1 number of 3 x 3 tiles per cycle
Mon 17:12: Line buffer input vector size: 1, output vector size: 9.
Mon 17:12: Number of separated line buffers: 1
Mon 17:12: Initialising line buffer kernel with 3 x 34 x 1
Mon 17:12: Size of line buffer output: 3
Mon 17:12: Number of line buffer output chunks: 3
Mon 17:12: Connecting outputs from chunk (#000) ...
Mon 17:12: Connecting outputs from chunk (#001) ...
Mon 17:12: Connecting outputs from chunk (#002) ...
Mon 17:12: Building the CORE arithmetic unit for "conv1_dw" ...
Mon 17:12: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:12: CORE ifmap vector size: 9
Mon 17:12: CORE coefficient vector size: 9
Mon 17:12: CORE ofmap vector size: 1
Mon 17:12: Ifmap buffer configuration 32768 x 1
Mon 17:12: loop = false
Mon 17:12: Building the CORE arithmetic unit for "conv1_pw" ...
Mon 17:12: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:12: CORE ifmap vector size: 1
Mon 17:12: CORE coefficient vector size: 1
Mon 17:12: CORE ofmap vector size: 1
Mon 17:12: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Mon 17:12: Depthwise coeff ROM depth = 32
Mon 17:12: Pointwise coeff ROM depth = 1024
Mon 17:12: Read for key = conv1_dw
Mon 17:12: Read for key = conv1_pw
Mon 17:12: Compiling kernel "conv1"
Mon 17:12: 
Mon 17:12: Generating kernel conv2 ...
Mon 17:12: Instantiating kernel "conv2"
Mon 17:12: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:12: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:12: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:12: coeffOnChip = true
Mon 17:12: Input height = 32, output height = 32, pad = 1
Mon 17:12: Counter H = 34 W = 34
Mon 17:12: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:12: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:12: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Mon 17:12: Building line buffer for "conv2" ...
Mon 17:12: Line buffer shape 3 x 32, produces 1 number of 3 x 3 tiles per cycle
Mon 17:12: Line buffer input vector size: 1, output vector size: 9.
Mon 17:12: Number of separated line buffers: 1
Mon 17:12: Initialising line buffer kernel with 3 x 34 x 1
Mon 17:12: Size of line buffer output: 3
Mon 17:12: Number of line buffer output chunks: 3
Mon 17:12: Connecting outputs from chunk (#000) ...
Mon 17:12: Connecting outputs from chunk (#001) ...
Mon 17:12: Connecting outputs from chunk (#002) ...
Mon 17:12: Building the CORE arithmetic unit for "conv2_dw" ...
Mon 17:12: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:12: CORE ifmap vector size: 9
Mon 17:12: CORE coefficient vector size: 9
Mon 17:12: CORE ofmap vector size: 1
Mon 17:12: Ifmap buffer configuration 1024 x 1
Mon 17:12: loop = false
Mon 17:12: Building the CORE arithmetic unit for "conv2_pw" ...
Mon 17:12: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:12: CORE ifmap vector size: 1
Mon 17:12: CORE coefficient vector size: 1
Mon 17:12: CORE ofmap vector size: 1
Mon 17:12: [ConvLayerOfmapBuffer] depth = 32768 addr_bits =    15
Mon 17:12: Depthwise coeff ROM depth = 32
Mon 17:12: Pointwise coeff ROM depth = 1024
Mon 17:12: Read for key = conv2_dw
Mon 17:12: Read for key = conv2_pw
Mon 17:12: Compiling kernel "conv2"
Mon 17:12: 
Mon 17:12: Generating padding kernels for DRAM access
Mon 17:12: Instantiating kernel "ifmap_unpad"
Mon 17:12: Compiling kernel "ifmap_unpad"
Mon 17:12: 
Mon 17:12: Instantiating kernel "ofmap_pad"
Mon 17:12: Compiling kernel "ofmap_pad"
Mon 17:12: 
Mon 17:12: Setting up stream connections for conv1
Mon 17:12: Setting up stream connections for conv2
Mon 17:12: DRAM will be used to build the design
Mon 17:12: Setup streams for kernel "conv1"
Mon 17:12: # cycles:       1183744
Mon 17:12: # ifmap stream: 32768
Mon 17:12: # coeff stream: 9504
Mon 17:12: # ofmap stream: 32768
Mon 17:12: coeff vec size: 9
Mon 17:12: coeff stream bit width: 72
Mon 17:12: coeff stream chunk size: 9
Mon 17:12: Setup streams for kernel "conv2"
Mon 17:12: # cycles:       1183744
Mon 17:12: # ifmap stream: 32768
Mon 17:12: # coeff stream: 9504
Mon 17:12: # ofmap stream: 32768
Mon 17:12: coeff vec size: 9
Mon 17:12: coeff stream bit width: 72
Mon 17:12: coeff stream chunk size: 9
Mon 17:12: Running back-end simulation build (3 phases)
Mon 17:12: (1/3) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Mon 17:12: (2/3) - Compile Simulation Modules (SimCompilePass)
Mon 17:12: (3/3) - Generate MaxFile (AddSimObjectToMaxFilePass)
Mon 17:12: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_SIM_FREQ_200/results/TwoDwsFc.max (MD5Sum: 5546c3b9ceafc5cafccf5d20d6ffc99c)
Mon 17:12: Build completed: Mon Dec 20 17:12:45 GMT 2021 (took 8 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_SIM_FREQ_200/results/TwoDwsFc.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_SIM_FREQ_200/results/Maxfiles.h
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_SIM_FREQ_200/results/TwoDwsFc.max TwoDwsFc_FREQ_200_sim.o
Processing maxfile for MAX5_LIMA_SIM from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_SIM_FREQ_200/results/TwoDwsFc.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_5144713727983110092/cobject/max_4669700624502995283.c -o /tmp/sliccompile_5144713727983110092/cobject/max_4669700624502995283.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_SIM_FREQ_200/results/TwoDwsFc.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_6604741618034147717.o 
ld -r /tmp/sliccompile_5144713727983110092/cobject/max_4669700624502995283.c.o max_6604741618034147717.o -o TwoDwsFc_FREQ_200_sim.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_dws_fc'
g++ ../../src/two_dws_fc/TwoDwsFcCpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -g -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/TwoDwsFc_MAIA_DFE_SIM_FREQ_200/results -D__SIM__ -DDESIGN_NAME=TwoDwsFc -c -o TwoDwsFc_FREQ_200_simc.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -g -o TwoDwsFc_FREQ_200_sim TwoDwsFc_FREQ_200_sim.o TwoDwsFc_FREQ_200_simc.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
maxcompilersim -n rz3515a -cLIMA -d1 restart

Simulated system 'rz3515a' started:
    Board:                   MAX5C (default: 48GB RAM)
    RAM size for simulation: 51539607552 bytes.
    Temporary RAM file in    /tmp/. (Use option -k to preserve it.)
    Simulation log:          /homes/rz3515/.maxcompilersim/rz3515a-cccad5.log
    Daemon log:              /homes/rz3515/.maxcompilersim/rz3515a-cccad5_daemon.log

Simulated devices available:
    rz3515a0:rz3515a

To use simulated devices you need to set the environment variables
LD_PRELOAD and MAXELEROSDIR. As LD_PRELOAD must not contain spaces,
you might need to set LD_LIBRARY_PATH in addition (see the MaxCompiler
tutorial for details).  Also, ensure that you add the correct simulated
system name (namely "rz3515a") to your SLiC configuration. The following
examples assume there are no spaces in LD_PRELOAD or SLIC_CONF.
Example for BASH:
    export MAXELEROSDIR=$MAXCOMPILERDIR/lib/maxeleros-sim
    export LD_PRELOAD=$MAXELEROSDIR/lib/libmaxeleros.so:$LD_PRELOAD
    export SLIC_CONF="$SLIC_CONF;use_simulation=rz3515a"
Example for CSH:
    setenv MAXELEROSDIR $MAXCOMPILERDIR/lib/maxeleros-sim
    setenv LD_PRELOAD $MAXELEROSDIR/lib/libmaxeleros.so:$LD_PRELOAD
    setenv SLIC_CONF "$SLIC_CONF;use_simulation=rz3515a"

SLIC_CONF+="default_maxdebug_mode=MAX_DEBUG_ALWAYS;" SLIC_CONF+="use_simulation=rz3515a" LD_PRELOAD=/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib/libmaxeleros.so ./TwoDwsFc_FREQ_200_sim -n 2 -f /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_dws_fc/data/data-two-dws-fc.txt
make stopsim
make[1]: Entering directory `/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_dws_fc'
maxcompilersim -n rz3515a -cLIMA stop
Terminating MaxelerOS daemon (PID 270604)...
MaxelerOS daemon killed
Terminating simulated system (PID 270599)...
Simulated system killed
make[1]: Leaving directory `/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/two_dws_fc'
