Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 21 21:09:11 2021
| Host         : LAPTOP-KI3QR63J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 652 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.199    -1229.646                    660                 4301        0.131        0.000                      0                 4301        3.000        0.000                       0                  1342  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clock                {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk    {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk_1  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk    {0.000 25.000}       50.000          20.000          
  clkfbout_cpuclk_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                  3.000        0.000                       0                     2  
  clk_out1_cpuclk         -1.421      -46.093                     64                 3844        0.290        0.000                      0                 3844       21.239        0.000                       0                  1162  
  clk_out2_cpuclk_1       94.647        0.000                      0                  301        0.151        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                     47.845        0.000                       0                     3  
  clkfbout_cpuclk_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk_1  clk_out1_cpuclk         -4.199    -1228.314                    656                  656        0.311        0.000                      0                  656  
clk_out1_cpuclk    clk_out2_cpuclk_1       -0.312       -0.655                      3                   83        0.134        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         11.122        0.000                      0                   71        1.827        0.000                      0                   71  
**async_default**  clk_out1_cpuclk    clk_out2_cpuclk_1       -0.201       -0.201                      1                   52        0.131        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  c2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :           64  Failing Endpoints,  Worst Slack       -1.421ns,  Total Violation      -46.093ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.421ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.173ns  (logic 5.459ns (25.783%)  route 15.714ns (74.217%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.507ns = ( 22.246 - 21.739 ) 
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.384     0.030    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.152     0.182 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.892     2.074    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     4.730 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.475     6.205    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.329 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.289     7.618    Idecode32_0/douta[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  Idecode32_0/ledout[18]_i_8/O
                         net (fo=1, routed)           0.000     7.742    Idecode32_0/ledout[18]_i_8_n_0
    SLICE_X42Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     7.951 f  Idecode32_0/ledout_reg[18]_i_3/O
                         net (fo=1, routed)           0.665     8.615    Idecode32_0/ledout_reg[18]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.297     8.912 f  Idecode32_0/ledout[18]_i_1/O
                         net (fo=6, routed)           1.547    10.459    programRom_0/Idecode32_0_read_data_2[2]
    SLICE_X61Y68         LUT3 (Prop_lut3_I2_O)        0.152    10.611 f  programRom_0/register[0][2]_i_6/O
                         net (fo=23, routed)          1.062    11.674    programRom_0/register_reg[31][31][1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.332    12.006 f  programRom_0/register[0][20]_i_30/O
                         net (fo=3, routed)           1.056    13.061    programRom_0/register[0][20]_i_30_n_0
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    13.185 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.977    14.163    programRom_0/register[0][25]_i_16_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.287 f  programRom_0/register[0][25]_i_9/O
                         net (fo=1, routed)           0.637    14.923    programRom_0/register[0][25]_i_9_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I1_O)        0.124    15.047 f  programRom_0/register[0][25]_i_3/O
                         net (fo=1, routed)           0.883    15.930    programRom_0/register[0][25]_i_3_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124    16.054 f  programRom_0/register[0][25]_i_2/O
                         net (fo=2, routed)           0.975    17.029    programRom_0/Executs32_0_ALU_Result[25]
    SLICE_X69Y75         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.754    17.908    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X68Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.032 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.510    18.542    programRom_0/control32_0/MemWrite0__2
    SLICE_X69Y69         LUT3 (Prop_lut3_I0_O)        0.120    18.662 r  programRom_0/ram_i_94/O
                         net (fo=1, routed)           0.959    19.621    programRom_0/ram_i_94_n_0
    SLICE_X70Y64         LUT2 (Prop_lut2_I0_O)        0.353    19.974 r  programRom_0/ram_i_62/O
                         net (fo=1, routed)           0.286    20.260    programRom_0/MemOrIO_0_write_data[20]
    SLICE_X70Y64         LUT4 (Prop_lut4_I3_O)        0.348    20.608 r  programRom_0/ram_i_28/O
                         net (fo=4, routed)           2.639    23.247    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.713    20.607    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.100    20.707 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.539    22.246    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    22.737    
                         clock uncertainty           -0.175    22.563    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    21.826    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.826    
                         arrival time                         -23.247    
  -------------------------------------------------------------------
                         slack                                 -1.421    

Slack (VIOLATED) :        -1.242ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.780ns  (logic 5.459ns (26.271%)  route 15.321ns (73.729%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.293ns = ( 22.032 - 21.739 ) 
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.384     0.030    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.152     0.182 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.892     2.074    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     4.730 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.475     6.205    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.329 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.289     7.618    Idecode32_0/douta[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  Idecode32_0/ledout[18]_i_8/O
                         net (fo=1, routed)           0.000     7.742    Idecode32_0/ledout[18]_i_8_n_0
    SLICE_X42Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     7.951 f  Idecode32_0/ledout_reg[18]_i_3/O
                         net (fo=1, routed)           0.665     8.615    Idecode32_0/ledout_reg[18]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.297     8.912 f  Idecode32_0/ledout[18]_i_1/O
                         net (fo=6, routed)           1.547    10.459    programRom_0/Idecode32_0_read_data_2[2]
    SLICE_X61Y68         LUT3 (Prop_lut3_I2_O)        0.152    10.611 f  programRom_0/register[0][2]_i_6/O
                         net (fo=23, routed)          1.062    11.674    programRom_0/register_reg[31][31][1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.332    12.006 f  programRom_0/register[0][20]_i_30/O
                         net (fo=3, routed)           1.056    13.061    programRom_0/register[0][20]_i_30_n_0
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    13.185 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.977    14.163    programRom_0/register[0][25]_i_16_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.287 f  programRom_0/register[0][25]_i_9/O
                         net (fo=1, routed)           0.637    14.923    programRom_0/register[0][25]_i_9_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I1_O)        0.124    15.047 f  programRom_0/register[0][25]_i_3/O
                         net (fo=1, routed)           0.883    15.930    programRom_0/register[0][25]_i_3_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124    16.054 f  programRom_0/register[0][25]_i_2/O
                         net (fo=2, routed)           0.975    17.029    programRom_0/Executs32_0_ALU_Result[25]
    SLICE_X69Y75         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.754    17.908    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X68Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.032 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.510    18.542    programRom_0/control32_0/MemWrite0__2
    SLICE_X69Y69         LUT3 (Prop_lut3_I0_O)        0.120    18.662 r  programRom_0/ram_i_94/O
                         net (fo=1, routed)           0.959    19.621    programRom_0/ram_i_94_n_0
    SLICE_X70Y64         LUT2 (Prop_lut2_I0_O)        0.353    19.974 r  programRom_0/ram_i_62/O
                         net (fo=1, routed)           0.286    20.260    programRom_0/MemOrIO_0_write_data[20]
    SLICE_X70Y64         LUT4 (Prop_lut4_I3_O)        0.348    20.608 r  programRom_0/ram_i_28/O
                         net (fo=4, routed)           2.246    22.854    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.713    20.607    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.100    20.707 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.325    22.032    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    22.523    
                         clock uncertainty           -0.175    22.348    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    21.611    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.611    
                         arrival time                         -22.854    
  -------------------------------------------------------------------
                         slack                                 -1.242    

Slack (VIOLATED) :        -1.131ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.207ns  (logic 5.246ns (25.961%)  route 14.961ns (74.039%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 21.570 - 21.739 ) 
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.384     0.030    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.152     0.182 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.892     2.074    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     4.730 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.475     6.205    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.329 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.289     7.618    Idecode32_0/douta[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  Idecode32_0/ledout[18]_i_8/O
                         net (fo=1, routed)           0.000     7.742    Idecode32_0/ledout[18]_i_8_n_0
    SLICE_X42Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     7.951 f  Idecode32_0/ledout_reg[18]_i_3/O
                         net (fo=1, routed)           0.665     8.615    Idecode32_0/ledout_reg[18]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.297     8.912 f  Idecode32_0/ledout[18]_i_1/O
                         net (fo=6, routed)           1.547    10.459    programRom_0/Idecode32_0_read_data_2[2]
    SLICE_X61Y68         LUT3 (Prop_lut3_I2_O)        0.152    10.611 f  programRom_0/register[0][2]_i_6/O
                         net (fo=23, routed)          1.062    11.674    programRom_0/register_reg[31][31][1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.332    12.006 f  programRom_0/register[0][20]_i_30/O
                         net (fo=3, routed)           1.056    13.061    programRom_0/register[0][20]_i_30_n_0
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    13.185 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.977    14.163    programRom_0/register[0][25]_i_16_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.287 f  programRom_0/register[0][25]_i_9/O
                         net (fo=1, routed)           0.637    14.923    programRom_0/register[0][25]_i_9_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I1_O)        0.124    15.047 f  programRom_0/register[0][25]_i_3/O
                         net (fo=1, routed)           0.883    15.930    programRom_0/register[0][25]_i_3_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124    16.054 f  programRom_0/register[0][25]_i_2/O
                         net (fo=2, routed)           0.975    17.029    programRom_0/Executs32_0_ALU_Result[25]
    SLICE_X69Y75         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.754    17.908    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X68Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.032 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.653    18.685    programRom_0/control32_0/MemWrite0__2
    SLICE_X70Y72         LUT3 (Prop_lut3_I0_O)        0.124    18.809 r  programRom_0/ram_i_86/O
                         net (fo=1, routed)           0.648    19.457    programRom_0/ram_i_86_n_0
    SLICE_X71Y72         LUT2 (Prop_lut2_I0_O)        0.152    19.609 r  programRom_0/ram_i_54/O
                         net (fo=1, routed)           0.267    19.876    programRom_0/MemOrIO_0_write_data[28]
    SLICE_X71Y72         LUT4 (Prop_lut4_I3_O)        0.332    20.208 r  programRom_0/ram_i_20/O
                         net (fo=4, routed)           2.073    22.281    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.713    20.607    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.100    20.707 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          0.864    21.570    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    22.061    
                         clock uncertainty           -0.175    21.887    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    21.150    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.150    
                         arrival time                         -22.281    
  -------------------------------------------------------------------
                         slack                                 -1.131    

Slack (VIOLATED) :        -1.107ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.182ns  (logic 5.206ns (25.795%)  route 14.976ns (74.205%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 21.570 - 21.739 ) 
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.384     0.030    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.152     0.182 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.892     2.074    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     4.730 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.475     6.205    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.329 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.289     7.618    Idecode32_0/douta[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  Idecode32_0/ledout[18]_i_8/O
                         net (fo=1, routed)           0.000     7.742    Idecode32_0/ledout[18]_i_8_n_0
    SLICE_X42Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     7.951 f  Idecode32_0/ledout_reg[18]_i_3/O
                         net (fo=1, routed)           0.665     8.615    Idecode32_0/ledout_reg[18]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.297     8.912 f  Idecode32_0/ledout[18]_i_1/O
                         net (fo=6, routed)           1.547    10.459    programRom_0/Idecode32_0_read_data_2[2]
    SLICE_X61Y68         LUT3 (Prop_lut3_I2_O)        0.152    10.611 f  programRom_0/register[0][2]_i_6/O
                         net (fo=23, routed)          1.062    11.674    programRom_0/register_reg[31][31][1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.332    12.006 f  programRom_0/register[0][20]_i_30/O
                         net (fo=3, routed)           1.056    13.061    programRom_0/register[0][20]_i_30_n_0
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    13.185 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.977    14.163    programRom_0/register[0][25]_i_16_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.287 f  programRom_0/register[0][25]_i_9/O
                         net (fo=1, routed)           0.637    14.923    programRom_0/register[0][25]_i_9_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I1_O)        0.124    15.047 f  programRom_0/register[0][25]_i_3/O
                         net (fo=1, routed)           0.883    15.930    programRom_0/register[0][25]_i_3_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124    16.054 f  programRom_0/register[0][25]_i_2/O
                         net (fo=2, routed)           0.975    17.029    programRom_0/Executs32_0_ALU_Result[25]
    SLICE_X69Y75         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.754    17.908    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X68Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.032 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.682    18.713    programRom_0/control32_0/MemWrite0__2
    SLICE_X69Y75         LUT3 (Prop_lut3_I0_O)        0.118    18.831 r  programRom_0/ram_i_88/O
                         net (fo=1, routed)           0.571    19.402    programRom_0/ram_i_88_n_0
    SLICE_X71Y75         LUT2 (Prop_lut2_I0_O)        0.326    19.728 r  programRom_0/ram_i_56/O
                         net (fo=1, routed)           0.403    20.132    programRom_0/MemOrIO_0_write_data[26]
    SLICE_X71Y75         LUT4 (Prop_lut4_I3_O)        0.124    20.256 r  programRom_0/ram_i_22/O
                         net (fo=4, routed)           2.001    22.256    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.713    20.607    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.100    20.707 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          0.864    21.570    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    22.061    
                         clock uncertainty           -0.175    21.887    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    21.150    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.150    
                         arrival time                         -22.256    
  -------------------------------------------------------------------
                         slack                                 -1.107    

Slack (VIOLATED) :        -1.087ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.140ns  (logic 5.210ns (25.869%)  route 14.930ns (74.131%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 21.547 - 21.739 ) 
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.384     0.030    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.152     0.182 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.892     2.074    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     4.730 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.475     6.205    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.329 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.289     7.618    Idecode32_0/douta[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  Idecode32_0/ledout[18]_i_8/O
                         net (fo=1, routed)           0.000     7.742    Idecode32_0/ledout[18]_i_8_n_0
    SLICE_X42Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     7.951 f  Idecode32_0/ledout_reg[18]_i_3/O
                         net (fo=1, routed)           0.665     8.615    Idecode32_0/ledout_reg[18]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.297     8.912 f  Idecode32_0/ledout[18]_i_1/O
                         net (fo=6, routed)           1.547    10.459    programRom_0/Idecode32_0_read_data_2[2]
    SLICE_X61Y68         LUT3 (Prop_lut3_I2_O)        0.152    10.611 f  programRom_0/register[0][2]_i_6/O
                         net (fo=23, routed)          1.062    11.674    programRom_0/register_reg[31][31][1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.332    12.006 f  programRom_0/register[0][20]_i_30/O
                         net (fo=3, routed)           1.056    13.061    programRom_0/register[0][20]_i_30_n_0
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    13.185 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.977    14.163    programRom_0/register[0][25]_i_16_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.287 f  programRom_0/register[0][25]_i_9/O
                         net (fo=1, routed)           0.637    14.923    programRom_0/register[0][25]_i_9_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I1_O)        0.124    15.047 f  programRom_0/register[0][25]_i_3/O
                         net (fo=1, routed)           0.883    15.930    programRom_0/register[0][25]_i_3_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124    16.054 f  programRom_0/register[0][25]_i_2/O
                         net (fo=2, routed)           0.975    17.029    programRom_0/Executs32_0_ALU_Result[25]
    SLICE_X69Y75         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.754    17.908    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X68Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.032 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.653    18.685    programRom_0/control32_0/MemWrite0__2
    SLICE_X70Y72         LUT3 (Prop_lut3_I0_O)        0.117    18.802 r  programRom_0/ram_i_90/O
                         net (fo=1, routed)           0.421    19.223    programRom_0/ram_i_90_n_0
    SLICE_X70Y74         LUT2 (Prop_lut2_I0_O)        0.331    19.554 r  programRom_0/ram_i_58/O
                         net (fo=1, routed)           0.502    20.056    programRom_0/MemOrIO_0_write_data[24]
    SLICE_X70Y74         LUT4 (Prop_lut4_I3_O)        0.124    20.180 r  programRom_0/ram_i_24/O
                         net (fo=4, routed)           2.034    22.214    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.713    20.607    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.100    20.707 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          0.841    21.547    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    22.038    
                         clock uncertainty           -0.175    21.864    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    21.127    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.127    
                         arrival time                         -22.214    
  -------------------------------------------------------------------
                         slack                                 -1.087    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.135ns  (logic 5.246ns (26.054%)  route 14.889ns (73.946%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.192ns = ( 21.547 - 21.739 ) 
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.384     0.030    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.152     0.182 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.892     2.074    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     4.730 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.475     6.205    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.329 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.289     7.618    Idecode32_0/douta[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  Idecode32_0/ledout[18]_i_8/O
                         net (fo=1, routed)           0.000     7.742    Idecode32_0/ledout[18]_i_8_n_0
    SLICE_X42Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     7.951 f  Idecode32_0/ledout_reg[18]_i_3/O
                         net (fo=1, routed)           0.665     8.615    Idecode32_0/ledout_reg[18]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.297     8.912 f  Idecode32_0/ledout[18]_i_1/O
                         net (fo=6, routed)           1.547    10.459    programRom_0/Idecode32_0_read_data_2[2]
    SLICE_X61Y68         LUT3 (Prop_lut3_I2_O)        0.152    10.611 f  programRom_0/register[0][2]_i_6/O
                         net (fo=23, routed)          1.062    11.674    programRom_0/register_reg[31][31][1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.332    12.006 f  programRom_0/register[0][20]_i_30/O
                         net (fo=3, routed)           1.056    13.061    programRom_0/register[0][20]_i_30_n_0
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    13.185 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.977    14.163    programRom_0/register[0][25]_i_16_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.287 f  programRom_0/register[0][25]_i_9/O
                         net (fo=1, routed)           0.637    14.923    programRom_0/register[0][25]_i_9_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I1_O)        0.124    15.047 f  programRom_0/register[0][25]_i_3/O
                         net (fo=1, routed)           0.883    15.930    programRom_0/register[0][25]_i_3_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124    16.054 f  programRom_0/register[0][25]_i_2/O
                         net (fo=2, routed)           0.975    17.029    programRom_0/Executs32_0_ALU_Result[25]
    SLICE_X69Y75         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.754    17.908    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X68Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.032 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.653    18.685    programRom_0/control32_0/MemWrite0__2
    SLICE_X70Y72         LUT3 (Prop_lut3_I0_O)        0.124    18.809 r  programRom_0/ram_i_86/O
                         net (fo=1, routed)           0.648    19.457    programRom_0/ram_i_86_n_0
    SLICE_X71Y72         LUT2 (Prop_lut2_I0_O)        0.152    19.609 r  programRom_0/ram_i_54/O
                         net (fo=1, routed)           0.267    19.876    programRom_0/MemOrIO_0_write_data[28]
    SLICE_X71Y72         LUT4 (Prop_lut4_I3_O)        0.332    20.208 r  programRom_0/ram_i_20/O
                         net (fo=4, routed)           2.001    22.209    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.713    20.607    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.100    20.707 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          0.841    21.547    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    22.038    
                         clock uncertainty           -0.175    21.864    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    21.127    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.127    
                         arrival time                         -22.209    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -1.061ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.493ns  (logic 5.227ns (25.506%)  route 15.266ns (74.494%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.188ns = ( 21.927 - 21.739 ) 
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.384     0.030    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.152     0.182 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.892     2.074    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     4.730 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.475     6.205    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.329 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.289     7.618    Idecode32_0/douta[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  Idecode32_0/ledout[18]_i_8/O
                         net (fo=1, routed)           0.000     7.742    Idecode32_0/ledout[18]_i_8_n_0
    SLICE_X42Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     7.951 f  Idecode32_0/ledout_reg[18]_i_3/O
                         net (fo=1, routed)           0.665     8.615    Idecode32_0/ledout_reg[18]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.297     8.912 f  Idecode32_0/ledout[18]_i_1/O
                         net (fo=6, routed)           1.547    10.459    programRom_0/Idecode32_0_read_data_2[2]
    SLICE_X61Y68         LUT3 (Prop_lut3_I2_O)        0.152    10.611 f  programRom_0/register[0][2]_i_6/O
                         net (fo=23, routed)          1.062    11.674    programRom_0/register_reg[31][31][1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.332    12.006 f  programRom_0/register[0][20]_i_30/O
                         net (fo=3, routed)           1.056    13.061    programRom_0/register[0][20]_i_30_n_0
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    13.185 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.977    14.163    programRom_0/register[0][25]_i_16_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.287 f  programRom_0/register[0][25]_i_9/O
                         net (fo=1, routed)           0.637    14.923    programRom_0/register[0][25]_i_9_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I1_O)        0.124    15.047 f  programRom_0/register[0][25]_i_3/O
                         net (fo=1, routed)           0.883    15.930    programRom_0/register[0][25]_i_3_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124    16.054 f  programRom_0/register[0][25]_i_2/O
                         net (fo=2, routed)           0.975    17.029    programRom_0/Executs32_0_ALU_Result[25]
    SLICE_X69Y75         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.754    17.908    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X68Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.032 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.798    18.830    programRom_0/control32_0/MemWrite0__2
    SLICE_X70Y74         LUT3 (Prop_lut3_I0_O)        0.117    18.947 r  programRom_0/ram_i_89/O
                         net (fo=1, routed)           0.471    19.418    programRom_0/ram_i_89_n_0
    SLICE_X68Y74         LUT2 (Prop_lut2_I0_O)        0.348    19.766 r  programRom_0/ram_i_57/O
                         net (fo=1, routed)           0.294    20.060    programRom_0/MemOrIO_0_write_data[25]
    SLICE_X70Y74         LUT4 (Prop_lut4_I3_O)        0.124    20.184 r  programRom_0/ram_i_23/O
                         net (fo=4, routed)           2.383    22.567    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.713    20.607    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.100    20.707 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.220    21.927    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    22.418    
                         clock uncertainty           -0.175    22.243    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    21.506    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.506    
                         arrival time                         -22.567    
  -------------------------------------------------------------------
                         slack                                 -1.061    

Slack (VIOLATED) :        -1.045ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.372ns  (logic 5.459ns (26.797%)  route 14.912ns (73.203%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.082ns = ( 21.821 - 21.739 ) 
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.384     0.030    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.152     0.182 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.892     2.074    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     4.730 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.475     6.205    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.329 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.289     7.618    Idecode32_0/douta[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  Idecode32_0/ledout[18]_i_8/O
                         net (fo=1, routed)           0.000     7.742    Idecode32_0/ledout[18]_i_8_n_0
    SLICE_X42Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     7.951 f  Idecode32_0/ledout_reg[18]_i_3/O
                         net (fo=1, routed)           0.665     8.615    Idecode32_0/ledout_reg[18]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.297     8.912 f  Idecode32_0/ledout[18]_i_1/O
                         net (fo=6, routed)           1.547    10.459    programRom_0/Idecode32_0_read_data_2[2]
    SLICE_X61Y68         LUT3 (Prop_lut3_I2_O)        0.152    10.611 f  programRom_0/register[0][2]_i_6/O
                         net (fo=23, routed)          1.062    11.674    programRom_0/register_reg[31][31][1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.332    12.006 f  programRom_0/register[0][20]_i_30/O
                         net (fo=3, routed)           1.056    13.061    programRom_0/register[0][20]_i_30_n_0
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    13.185 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.977    14.163    programRom_0/register[0][25]_i_16_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.287 f  programRom_0/register[0][25]_i_9/O
                         net (fo=1, routed)           0.637    14.923    programRom_0/register[0][25]_i_9_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I1_O)        0.124    15.047 f  programRom_0/register[0][25]_i_3/O
                         net (fo=1, routed)           0.883    15.930    programRom_0/register[0][25]_i_3_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124    16.054 f  programRom_0/register[0][25]_i_2/O
                         net (fo=2, routed)           0.975    17.029    programRom_0/Executs32_0_ALU_Result[25]
    SLICE_X69Y75         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.754    17.908    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X68Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.032 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.510    18.542    programRom_0/control32_0/MemWrite0__2
    SLICE_X69Y69         LUT3 (Prop_lut3_I0_O)        0.120    18.662 r  programRom_0/ram_i_94/O
                         net (fo=1, routed)           0.959    19.621    programRom_0/ram_i_94_n_0
    SLICE_X70Y64         LUT2 (Prop_lut2_I0_O)        0.353    19.974 r  programRom_0/ram_i_62/O
                         net (fo=1, routed)           0.286    20.260    programRom_0/MemOrIO_0_write_data[20]
    SLICE_X70Y64         LUT4 (Prop_lut4_I3_O)        0.348    20.608 r  programRom_0/ram_i_28/O
                         net (fo=4, routed)           1.838    22.445    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.713    20.607    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.100    20.707 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.114    21.821    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    22.312    
                         clock uncertainty           -0.175    22.137    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    21.400    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.400    
                         arrival time                         -22.445    
  -------------------------------------------------------------------
                         slack                                 -1.045    

Slack (VIOLATED) :        -1.039ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.471ns  (logic 5.206ns (25.431%)  route 15.265ns (74.569%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.188ns = ( 21.927 - 21.739 ) 
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.384     0.030    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.152     0.182 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.892     2.074    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     4.730 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.475     6.205    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.329 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.289     7.618    Idecode32_0/douta[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  Idecode32_0/ledout[18]_i_8/O
                         net (fo=1, routed)           0.000     7.742    Idecode32_0/ledout[18]_i_8_n_0
    SLICE_X42Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     7.951 f  Idecode32_0/ledout_reg[18]_i_3/O
                         net (fo=1, routed)           0.665     8.615    Idecode32_0/ledout_reg[18]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.297     8.912 f  Idecode32_0/ledout[18]_i_1/O
                         net (fo=6, routed)           1.547    10.459    programRom_0/Idecode32_0_read_data_2[2]
    SLICE_X61Y68         LUT3 (Prop_lut3_I2_O)        0.152    10.611 f  programRom_0/register[0][2]_i_6/O
                         net (fo=23, routed)          1.062    11.674    programRom_0/register_reg[31][31][1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.332    12.006 f  programRom_0/register[0][20]_i_30/O
                         net (fo=3, routed)           1.056    13.061    programRom_0/register[0][20]_i_30_n_0
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    13.185 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.977    14.163    programRom_0/register[0][25]_i_16_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.287 f  programRom_0/register[0][25]_i_9/O
                         net (fo=1, routed)           0.637    14.923    programRom_0/register[0][25]_i_9_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I1_O)        0.124    15.047 f  programRom_0/register[0][25]_i_3/O
                         net (fo=1, routed)           0.883    15.930    programRom_0/register[0][25]_i_3_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124    16.054 f  programRom_0/register[0][25]_i_2/O
                         net (fo=2, routed)           0.975    17.029    programRom_0/Executs32_0_ALU_Result[25]
    SLICE_X69Y75         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.754    17.908    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X68Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.032 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.798    18.830    programRom_0/control32_0/MemWrite0__2
    SLICE_X70Y74         LUT3 (Prop_lut3_I0_O)        0.124    18.954 r  programRom_0/ram_i_85/O
                         net (fo=1, routed)           0.597    19.551    programRom_0/ram_i_85_n_0
    SLICE_X71Y75         LUT2 (Prop_lut2_I0_O)        0.118    19.669 r  programRom_0/ram_i_53/O
                         net (fo=1, routed)           0.154    19.824    programRom_0/MemOrIO_0_write_data[29]
    SLICE_X71Y75         LUT4 (Prop_lut4_I3_O)        0.326    20.150 r  programRom_0/ram_i_19/O
                         net (fo=4, routed)           2.395    22.545    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.713    20.607    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.100    20.707 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.220    21.927    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    22.418    
                         clock uncertainty           -0.175    22.243    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    21.506    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.506    
                         arrival time                         -22.545    
  -------------------------------------------------------------------
                         slack                                 -1.039    

Slack (VIOLATED) :        -1.024ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.100ns  (logic 5.206ns (25.901%)  route 14.894ns (74.099%))
  Logic Levels:           15  (LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -1.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 21.570 - 21.739 ) 
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.384     0.030    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.152     0.182 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.892     2.074    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     4.730 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.475     6.205    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.329 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.289     7.618    Idecode32_0/douta[10]
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  Idecode32_0/ledout[18]_i_8/O
                         net (fo=1, routed)           0.000     7.742    Idecode32_0/ledout[18]_i_8_n_0
    SLICE_X42Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     7.951 f  Idecode32_0/ledout_reg[18]_i_3/O
                         net (fo=1, routed)           0.665     8.615    Idecode32_0/ledout_reg[18]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.297     8.912 f  Idecode32_0/ledout[18]_i_1/O
                         net (fo=6, routed)           1.547    10.459    programRom_0/Idecode32_0_read_data_2[2]
    SLICE_X61Y68         LUT3 (Prop_lut3_I2_O)        0.152    10.611 f  programRom_0/register[0][2]_i_6/O
                         net (fo=23, routed)          1.062    11.674    programRom_0/register_reg[31][31][1]
    SLICE_X65Y73         LUT5 (Prop_lut5_I4_O)        0.332    12.006 f  programRom_0/register[0][20]_i_30/O
                         net (fo=3, routed)           1.056    13.061    programRom_0/register[0][20]_i_30_n_0
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124    13.185 f  programRom_0/register[0][25]_i_16/O
                         net (fo=4, routed)           0.977    14.163    programRom_0/register[0][25]_i_16_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.287 f  programRom_0/register[0][25]_i_9/O
                         net (fo=1, routed)           0.637    14.923    programRom_0/register[0][25]_i_9_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I1_O)        0.124    15.047 f  programRom_0/register[0][25]_i_3/O
                         net (fo=1, routed)           0.883    15.930    programRom_0/register[0][25]_i_3_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.124    16.054 f  programRom_0/register[0][25]_i_2/O
                         net (fo=2, routed)           0.975    17.029    programRom_0/Executs32_0_ALU_Result[25]
    SLICE_X69Y75         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  programRom_0/switchrdata[15]_i_5/O
                         net (fo=21, routed)          0.754    17.908    programRom_0/switchrdata[15]_i_5_n_0
    SLICE_X68Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.032 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.798    18.830    programRom_0/control32_0/MemWrite0__2
    SLICE_X70Y74         LUT3 (Prop_lut3_I0_O)        0.124    18.954 r  programRom_0/ram_i_85/O
                         net (fo=1, routed)           0.597    19.551    programRom_0/ram_i_85_n_0
    SLICE_X71Y75         LUT2 (Prop_lut2_I0_O)        0.118    19.669 r  programRom_0/ram_i_53/O
                         net (fo=1, routed)           0.154    19.824    programRom_0/MemOrIO_0_write_data[29]
    SLICE_X71Y75         LUT4 (Prop_lut4_I3_O)        0.326    20.150 r  programRom_0/ram_i_19/O
                         net (fo=4, routed)           2.024    22.174    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.713    20.607    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.100    20.707 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          0.864    21.570    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    22.061    
                         clock uncertainty           -0.175    21.887    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    21.150    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.150    
                         arrival time                         -22.174    
  -------------------------------------------------------------------
                         slack                                 -1.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            upg_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.801    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.713 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.065    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.039 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    -0.479    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.195    -0.143    upg_rst
    SLICE_X63Y82         LUT3 (Prop_lut3_I1_O)        0.045    -0.098 r  upg_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.098    upg_rst_i_1_n_0
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     1.037    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.269 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.569    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.540 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.829    -0.711    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
                         clock pessimism              0.232    -0.479    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.091    -0.388    upg_rst_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[30]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.614ns  (logic 0.363ns (59.143%)  route 0.251ns (40.857%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 21.025 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.483ns = ( 21.256 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489    22.540    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    20.026 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    20.674    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.700 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.556    21.256    Ifetc32_0/clk_out1
    SLICE_X64Y71         FDCE                                         r  Ifetc32_0/PC_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDCE (Prop_fdce_C_Q)         0.146    21.402 r  Ifetc32_0/PC_reg[30]/Q
                         net (fo=2, routed)           0.121    21.523    Ifetc32_0/p_0_in[28]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    21.633 r  Ifetc32_0/PC_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.130    21.763    programRom_0/Ifetc32_0_branch_base_addr[2]
    SLICE_X64Y71         LUT5 (Prop_lut5_I4_O)        0.107    21.870 r  programRom_0/PC[30]_i_1/O
                         net (fo=1, routed)           0.000    21.870    Ifetc32_0/D[29]
    SLICE_X64Y71         FDCE                                         r  Ifetc32_0/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536    22.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    19.470 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    20.170    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.199 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.826    21.025    Ifetc32_0/clk_out1
    SLICE_X64Y71         FDCE                                         r  Ifetc32_0/PC_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.231    21.256    
    SLICE_X64Y71         FDCE (Hold_fdce_C_D)         0.099    21.355    Ifetc32_0/PC_reg[30]
  -------------------------------------------------------------------
                         required time                        -21.355    
                         arrival time                          21.870    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.706ns  (logic 0.364ns (51.552%)  route 0.342ns (48.448%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 21.026 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.481ns = ( 21.258 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489    22.540    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    20.026 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    20.674    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.700 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.558    21.258    Ifetc32_0/clk_out1
    SLICE_X63Y69         FDCE                                         r  Ifetc32_0/PC_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.146    21.404 r  Ifetc32_0/PC_reg[28]/Q
                         net (fo=2, routed)           0.178    21.582    Ifetc32_0/p_0_in[26]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    21.690 r  Ifetc32_0/PC_reg[28]_i_3/O[3]
                         net (fo=3, routed)           0.164    21.854    programRom_0/Ifetc32_0_branch_base_addr[0]
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.110    21.964 r  programRom_0/PC[28]_i_1/O
                         net (fo=1, routed)           0.000    21.964    Ifetc32_0/D[27]
    SLICE_X63Y69         FDCE                                         r  Ifetc32_0/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536    22.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    19.470 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    20.170    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.199 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.827    21.026    Ifetc32_0/clk_out1
    SLICE_X63Y69         FDCE                                         r  Ifetc32_0/PC_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.232    21.258    
    SLICE_X63Y69         FDCE (Hold_fdce_C_D)         0.099    21.357    Ifetc32_0/PC_reg[28]
  -------------------------------------------------------------------
                         required time                        -21.357    
                         arrival time                          21.964    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.839ns  (logic 0.365ns (43.492%)  route 0.474ns (56.508%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 21.025 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.483ns = ( 21.256 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489    22.540    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    20.026 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    20.674    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.700 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.556    21.256    Ifetc32_0/clk_out1
    SLICE_X64Y71         FDCE                                         r  Ifetc32_0/PC_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDCE (Prop_fdce_C_Q)         0.146    21.402 r  Ifetc32_0/PC_reg[31]/Q
                         net (fo=2, routed)           0.175    21.577    Ifetc32_0/p_0_in[29]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.688 r  Ifetc32_0/PC_reg[31]_i_7/O[2]
                         net (fo=2, routed)           0.299    21.987    programRom_0/Ifetc32_0_branch_base_addr[3]
    SLICE_X64Y71         LUT5 (Prop_lut5_I4_O)        0.108    22.095 r  programRom_0/PC[31]_i_2/O
                         net (fo=1, routed)           0.000    22.095    Ifetc32_0/D[30]
    SLICE_X64Y71         FDCE                                         r  Ifetc32_0/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536    22.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    19.470 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    20.170    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.199 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.826    21.025    Ifetc32_0/clk_out1
    SLICE_X64Y71         FDCE                                         r  Ifetc32_0/PC_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.231    21.256    
    SLICE_X64Y71         FDCE (Hold_fdce_C_D)         0.099    21.355    Ifetc32_0/PC_reg[31]
  -------------------------------------------------------------------
                         required time                        -21.355    
                         arrival time                          22.095    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.844ns  (logic 0.472ns (55.904%)  route 0.372ns (44.096%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns = ( 21.032 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 21.262 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489    22.540    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    20.026 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    20.674    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.700 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.562    21.262    Ifetc32_0/clk_out1
    SLICE_X67Y64         FDCE                                         r  Ifetc32_0/PC_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDCE (Prop_fdce_C_Q)         0.146    21.408 r  Ifetc32_0/PC_reg[12]/Q
                         net (fo=3, routed)           0.108    21.516    Ifetc32_0/rom_adr_o[10]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    21.624 r  Ifetc32_0/PC_reg[13]_i_4/O[3]
                         net (fo=3, routed)           0.211    21.835    Idecode32_0/Ifetc32_0_branch_base_addr[10]
    SLICE_X67Y64         LUT3 (Prop_lut3_I2_O)        0.111    21.946 r  Idecode32_0/PC[12]_i_2/O
                         net (fo=1, routed)           0.053    21.999    programRom_0/PC_reg[12]_2
    SLICE_X67Y64         LUT5 (Prop_lut5_I4_O)        0.107    22.106 r  programRom_0/PC[12]_i_1/O
                         net (fo=1, routed)           0.000    22.106    Ifetc32_0/D[11]
    SLICE_X67Y64         FDCE                                         r  Ifetc32_0/PC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536    22.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    19.470 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    20.170    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.199 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.833    21.032    Ifetc32_0/clk_out1
    SLICE_X67Y64         FDCE                                         r  Ifetc32_0/PC_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.230    21.262    
    SLICE_X67Y64         FDCE (Hold_fdce_C_D)         0.099    21.361    Ifetc32_0/PC_reg[12]
  -------------------------------------------------------------------
                         required time                        -21.361    
                         arrival time                          22.106    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.897ns  (logic 0.521ns (58.098%)  route 0.376ns (41.902%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns = ( 21.028 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.479ns = ( 21.260 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489    22.540    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    20.026 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    20.674    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.700 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    21.260    Ifetc32_0/clk_out1
    SLICE_X63Y67         FDCE                                         r  Ifetc32_0/PC_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDCE (Prop_fdce_C_Q)         0.146    21.406 r  Ifetc32_0/PC_reg[19]/Q
                         net (fo=2, routed)           0.120    21.526    Ifetc32_0/p_0_in[17]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    21.670 r  Ifetc32_0/PC_reg[21]_i_4/O[3]
                         net (fo=3, routed)           0.172    21.842    Idecode32_0/Ifetc32_0_branch_base_addr[18]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.113    21.955 r  Idecode32_0/PC[20]_i_2/O
                         net (fo=1, routed)           0.084    22.039    programRom_0/PC_reg[20]_2
    SLICE_X62Y67         LUT5 (Prop_lut5_I4_O)        0.118    22.157 r  programRom_0/PC[20]_i_1/O
                         net (fo=1, routed)           0.000    22.157    Ifetc32_0/D[19]
    SLICE_X62Y67         FDCE                                         r  Ifetc32_0/PC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536    22.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    19.470 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    20.170    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.199 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.829    21.028    Ifetc32_0/clk_out1
    SLICE_X62Y67         FDCE                                         r  Ifetc32_0/PC_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.245    21.273    
    SLICE_X62Y67         FDCE (Hold_fdce_C_D)         0.125    21.398    Ifetc32_0/PC_reg[20]
  -------------------------------------------------------------------
                         required time                        -21.398    
                         arrival time                          22.157    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.888ns  (logic 0.408ns (45.945%)  route 0.480ns (54.055%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 21.031 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 21.262 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489    22.540    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    20.026 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    20.674    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.700 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.562    21.262    Ifetc32_0/clk_out1
    SLICE_X63Y64         FDCE                                         r  Ifetc32_0/PC_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.146    21.408 r  Ifetc32_0/PC_reg[6]/Q
                         net (fo=3, routed)           0.175    21.583    Ifetc32_0/rom_adr_o[4]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    21.693 r  Ifetc32_0/PC_reg[9]_i_4/O[1]
                         net (fo=3, routed)           0.168    21.861    Idecode32_0/Ifetc32_0_branch_base_addr[4]
    SLICE_X62Y64         LUT3 (Prop_lut3_I2_O)        0.107    21.968 r  Idecode32_0/PC[6]_i_2/O
                         net (fo=1, routed)           0.136    22.105    programRom_0/PC_reg[8]_0
    SLICE_X63Y64         LUT5 (Prop_lut5_I4_O)        0.045    22.150 r  programRom_0/PC[6]_i_1/O
                         net (fo=1, routed)           0.000    22.150    Ifetc32_0/D[5]
    SLICE_X63Y64         FDCE                                         r  Ifetc32_0/PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536    22.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    19.470 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    20.170    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.199 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.832    21.031    Ifetc32_0/clk_out1
    SLICE_X63Y64         FDCE                                         r  Ifetc32_0/PC_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.231    21.262    
    SLICE_X63Y64         FDCE (Hold_fdce_C_D)         0.099    21.361    Ifetc32_0/PC_reg[6]
  -------------------------------------------------------------------
                         required time                        -21.361    
                         arrival time                          22.150    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.907ns  (logic 0.368ns (40.591%)  route 0.539ns (59.408%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 21.025 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.483ns = ( 21.256 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489    22.540    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    20.026 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    20.674    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.700 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.556    21.256    Ifetc32_0/clk_out1
    SLICE_X64Y71         FDCE                                         r  Ifetc32_0/PC_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDCE (Prop_fdce_C_Q)         0.146    21.402 r  Ifetc32_0/PC_reg[29]/Q
                         net (fo=2, routed)           0.127    21.529    Ifetc32_0/p_0_in[27]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.644 r  Ifetc32_0/PC_reg[31]_i_7/O[0]
                         net (fo=3, routed)           0.412    22.055    programRom_0/Ifetc32_0_branch_base_addr[1]
    SLICE_X64Y71         LUT5 (Prop_lut5_I4_O)        0.107    22.162 r  programRom_0/PC[29]_i_1/O
                         net (fo=1, routed)           0.000    22.162    Ifetc32_0/D[28]
    SLICE_X64Y71         FDCE                                         r  Ifetc32_0/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536    22.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    19.470 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    20.170    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.199 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.826    21.025    Ifetc32_0/clk_out1
    SLICE_X64Y71         FDCE                                         r  Ifetc32_0/PC_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.231    21.256    
    SLICE_X64Y71         FDCE (Hold_fdce_C_D)         0.098    21.354    Ifetc32_0/PC_reg[29]
  -------------------------------------------------------------------
                         required time                        -21.354    
                         arrival time                          22.162    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.980ns  (logic 0.590ns (60.182%)  route 0.390ns (39.818%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns = ( 21.029 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 21.262 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489    22.540    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    20.026 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    20.674    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.700 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.562    21.262    Ifetc32_0/clk_out1
    SLICE_X63Y65         FDCE                                         r  Ifetc32_0/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.146    21.408 r  Ifetc32_0/PC_reg[13]/Q
                         net (fo=3, routed)           0.124    21.532    Ifetc32_0/rom_adr_o[11]
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    21.683 r  Ifetc32_0/PC_reg[17]_i_4/O[1]
                         net (fo=3, routed)           0.147    21.829    Ifetc32_0/Ifetc32_0_branch_base_addr[12]
    SLICE_X64Y66         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.186    22.015 r  Ifetc32_0/PC_reg[17]_i_2/O[1]
                         net (fo=1, routed)           0.120    22.135    programRom_0/Executs32_0_Addr_Result[13]
    SLICE_X63Y66         LUT5 (Prop_lut5_I2_O)        0.107    22.242 r  programRom_0/PC[15]_i_1/O
                         net (fo=1, routed)           0.000    22.242    Ifetc32_0/D[14]
    SLICE_X63Y66         FDCE                                         r  Ifetc32_0/PC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536    22.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    19.470 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    20.170    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.199 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.830    21.029    Ifetc32_0/clk_out1
    SLICE_X63Y66         FDCE                                         r  Ifetc32_0/PC_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.246    21.275    
    SLICE_X63Y66         FDCE (Hold_fdce_C_D)         0.099    21.374    Ifetc32_0/PC_reg[15]
  -------------------------------------------------------------------
                         required time                        -21.374    
                         arrival time                          22.242    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.980ns  (logic 0.471ns (48.082%)  route 0.509ns (51.918%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 21.031 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.477ns = ( 21.262 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489    22.540    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    20.026 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    20.674    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.700 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.562    21.262    Ifetc32_0/clk_out1
    SLICE_X63Y64         FDCE                                         r  Ifetc32_0/PC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.146    21.408 r  Ifetc32_0/PC_reg[10]/Q
                         net (fo=3, routed)           0.181    21.589    Ifetc32_0/rom_adr_o[8]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    21.699 r  Ifetc32_0/PC_reg[13]_i_4/O[1]
                         net (fo=3, routed)           0.274    21.973    Idecode32_0/Ifetc32_0_branch_base_addr[8]
    SLICE_X63Y64         LUT3 (Prop_lut3_I2_O)        0.108    22.081 r  Idecode32_0/PC[10]_i_2/O
                         net (fo=1, routed)           0.053    22.134    programRom_0/PC_reg[12]_0
    SLICE_X63Y64         LUT5 (Prop_lut5_I4_O)        0.107    22.241 r  programRom_0/PC[10]_i_1/O
                         net (fo=1, routed)           0.000    22.241    Ifetc32_0/D[9]
    SLICE_X63Y64         FDCE                                         r  Ifetc32_0/PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536    22.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    19.470 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    20.170    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.199 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.832    21.031    Ifetc32_0/clk_out1
    SLICE_X63Y64         FDCE                                         r  Ifetc32_0/PC_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.231    21.262    
    SLICE_X63Y64         FDCE (Hold_fdce_C_D)         0.099    21.361    Ifetc32_0/PC_reg[10]
  -------------------------------------------------------------------
                         required time                        -21.361    
                         arrival time                          22.241    
  -------------------------------------------------------------------
                         slack                                  0.881    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { c/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y14     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y14     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y13     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y13     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y14     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y14     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y12     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y12     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14     programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14     programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X33Y102    leds_0/ledout_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y102    leds_0/ledout_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y102    leds_0/ledout_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y102    leds_0/ledout_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y102    leds_0/ledout_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X33Y102    leds_0/ledout_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y102    leds_0/ledout_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y102    leds_0/ledout_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y102    leds_0/ledout_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y102    leds_0/ledout_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y77     Idecode32_0/register_reg[10][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X49Y72     Idecode32_0/register_reg[10][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y77     Idecode32_0/register_reg[10][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X49Y72     Idecode32_0/register_reg[10][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y77     Idecode32_0/register_reg[10][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y77     Idecode32_0/register_reg[10][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X36Y71     Idecode32_0/register_reg[10][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y77     Idecode32_0/register_reg[10][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X49Y72     Idecode32_0/register_reg[10][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y66     Idecode32_0/register_reg[10][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk_1
  To Clock:  clk_out2_cpuclk_1

Setup :            0  Failing Endpoints,  Worst Slack       94.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.647ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk_1 rise@100.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 1.188ns (24.128%)  route 3.736ns (75.872%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 98.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.232     0.826    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X67Y80         LUT2 (Prop_lut2_I0_O)        0.152     0.978 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.663     1.641    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.332     1.973 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.433     2.406    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y82         LUT3 (Prop_lut3_I0_O)        0.124     2.530 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     3.227    uart/inst/upg_inst/uart_wen5_out
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124     3.351 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.710     4.062    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X69Y81         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   102.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    98.534    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y81         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.578    99.112    
                         clock uncertainty           -0.199    98.913    
    SLICE_X69Y81         FDCE (Setup_fdce_C_CE)      -0.205    98.708    uart/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         98.708    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 94.647    

Slack (MET) :             94.647ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk_1 rise@100.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 1.188ns (24.128%)  route 3.736ns (75.872%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 98.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.232     0.826    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X67Y80         LUT2 (Prop_lut2_I0_O)        0.152     0.978 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.663     1.641    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.332     1.973 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.433     2.406    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y82         LUT3 (Prop_lut3_I0_O)        0.124     2.530 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     3.227    uart/inst/upg_inst/uart_wen5_out
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124     3.351 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.710     4.062    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X69Y81         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   102.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    98.534    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y81         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.578    99.112    
                         clock uncertainty           -0.199    98.913    
    SLICE_X69Y81         FDCE (Setup_fdce_C_CE)      -0.205    98.708    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         98.708    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 94.647    

Slack (MET) :             94.812ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk_1 rise@100.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.188ns (24.834%)  route 3.596ns (75.166%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 98.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.232     0.826    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X67Y80         LUT2 (Prop_lut2_I0_O)        0.152     0.978 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.663     1.641    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.332     1.973 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.433     2.406    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y82         LUT3 (Prop_lut3_I0_O)        0.124     2.530 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     3.227    uart/inst/upg_inst/uart_wen5_out
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124     3.351 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.570     3.922    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   102.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    98.536    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.602    99.138    
                         clock uncertainty           -0.199    98.939    
    SLICE_X68Y82         FDCE (Setup_fdce_C_CE)      -0.205    98.734    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         98.734    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                 94.812    

Slack (MET) :             94.812ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk_1 rise@100.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.188ns (24.834%)  route 3.596ns (75.166%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 98.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.232     0.826    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X67Y80         LUT2 (Prop_lut2_I0_O)        0.152     0.978 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.663     1.641    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.332     1.973 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.433     2.406    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y82         LUT3 (Prop_lut3_I0_O)        0.124     2.530 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     3.227    uart/inst/upg_inst/uart_wen5_out
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124     3.351 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.570     3.922    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   102.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    98.536    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.602    99.138    
                         clock uncertainty           -0.199    98.939    
    SLICE_X68Y82         FDCE (Setup_fdce_C_CE)      -0.205    98.734    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         98.734    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                 94.812    

Slack (MET) :             94.812ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk_1 rise@100.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.188ns (24.834%)  route 3.596ns (75.166%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 98.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.232     0.826    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X67Y80         LUT2 (Prop_lut2_I0_O)        0.152     0.978 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.663     1.641    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.332     1.973 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.433     2.406    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y82         LUT3 (Prop_lut3_I0_O)        0.124     2.530 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     3.227    uart/inst/upg_inst/uart_wen5_out
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124     3.351 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.570     3.922    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   102.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    98.536    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.602    99.138    
                         clock uncertainty           -0.199    98.939    
    SLICE_X68Y82         FDCE (Setup_fdce_C_CE)      -0.205    98.734    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         98.734    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                 94.812    

Slack (MET) :             94.812ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk_1 rise@100.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.188ns (24.834%)  route 3.596ns (75.166%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 98.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.232     0.826    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X67Y80         LUT2 (Prop_lut2_I0_O)        0.152     0.978 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.663     1.641    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.332     1.973 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.433     2.406    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y82         LUT3 (Prop_lut3_I0_O)        0.124     2.530 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     3.227    uart/inst/upg_inst/uart_wen5_out
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124     3.351 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.570     3.922    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   102.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    98.536    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.602    99.138    
                         clock uncertainty           -0.199    98.939    
    SLICE_X68Y82         FDCE (Setup_fdce_C_CE)      -0.205    98.734    uart/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         98.734    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                 94.812    

Slack (MET) :             94.951ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/upg_done_o_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk_1 rise@100.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.064ns (23.145%)  route 3.533ns (76.855%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 98.529 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.406 r  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.232     0.826    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X67Y80         LUT2 (Prop_lut2_I0_O)        0.152     0.978 r  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.663     1.641    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.332     1.973 r  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.745     2.718    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.842 r  uart/inst/upg_inst/upg_done_o_i_1/O
                         net (fo=1, routed)           0.893     3.735    uart/inst/upg_inst/upg_done_o_i_1_n_0
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   102.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    98.529    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
                         clock pessimism              0.561    99.090    
                         clock uncertainty           -0.199    98.891    
    SLICE_X68Y73         FDCE (Setup_fdce_C_CE)      -0.205    98.686    uart/inst/upg_inst/upg_done_o_reg
  -------------------------------------------------------------------
                         required time                         98.686    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                 94.951    

Slack (MET) :             94.979ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk_1 rise@100.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.188ns (25.979%)  route 3.385ns (74.021%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 98.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.232     0.826    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X67Y80         LUT2 (Prop_lut2_I0_O)        0.152     0.978 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.663     1.641    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.332     1.973 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.433     2.406    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y82         LUT3 (Prop_lut3_I0_O)        0.124     2.530 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.552     3.082    uart/inst/upg_inst/uart_wen5_out
    SLICE_X66Y82         LUT6 (Prop_lut6_I3_O)        0.124     3.206 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.505     3.711    uart/inst/upg_inst/s_axi_wdata
    SLICE_X65Y80         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   102.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    98.533    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.561    99.094    
                         clock uncertainty           -0.199    98.895    
    SLICE_X65Y80         FDRE (Setup_fdre_C_CE)      -0.205    98.690    uart/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         98.690    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                 94.979    

Slack (MET) :             95.005ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk_1 rise@100.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.188ns (26.021%)  route 3.378ns (73.979%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 98.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.232     0.826    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X67Y80         LUT2 (Prop_lut2_I0_O)        0.152     0.978 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.663     1.641    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.332     1.973 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.433     2.406    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y82         LUT3 (Prop_lut3_I0_O)        0.124     2.530 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     3.227    uart/inst/upg_inst/uart_wen5_out
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124     3.351 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.352     3.704    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y81         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   102.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    98.534    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y81         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.578    99.112    
                         clock uncertainty           -0.199    98.913    
    SLICE_X68Y81         FDCE (Setup_fdce_C_CE)      -0.205    98.708    uart/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         98.708    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                 95.005    

Slack (MET) :             95.005ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk_1 rise@100.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.188ns (26.021%)  route 3.378ns (73.979%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 98.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y82         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y82         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.232     0.826    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X67Y80         LUT2 (Prop_lut2_I0_O)        0.152     0.978 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.663     1.641    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.332     1.973 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.433     2.406    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X67Y82         LUT3 (Prop_lut3_I0_O)        0.124     2.530 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.697     3.227    uart/inst/upg_inst/uart_wen5_out
    SLICE_X67Y82         LUT4 (Prop_lut4_I0_O)        0.124     3.351 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.352     3.704    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y81         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   102.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    98.534    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y81         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.578    99.112    
                         clock uncertainty           -0.199    98.913    
    SLICE_X68Y81         FDCE (Setup_fdce_C_CE)      -0.205    98.708    uart/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         98.708    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                 95.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.752    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.546    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X59Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.405 f  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/Q
                         net (fo=2, routed)           0.098    -0.306    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/clr_Status
    SLICE_X58Y81         LUT5 (Prop_lut5_I4_O)        0.045    -0.261 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg0
    SLICE_X58Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.981    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.826    -0.786    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X58Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                         clock pessimism              0.254    -0.533    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.120    -0.413    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.752    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.546    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X59Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.405 f  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/Q
                         net (fo=2, routed)           0.102    -0.302    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/clr_Status
    SLICE_X58Y81         LUT5 (Prop_lut5_I3_O)        0.045    -0.257 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X58Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.981    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.826    -0.786    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X58Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism              0.254    -0.533    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.121    -0.412    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.752    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555    -0.548    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y79         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.328    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X58Y79         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.981    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.788    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y79         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.548    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.060    -0.488    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.512%)  route 0.161ns (49.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.752    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y81         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  uart/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.161    -0.219    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X62Y82         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.981    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.829    -0.783    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y82         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.276    -0.508    
    SLICE_X62Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.391    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.111%)  route 0.179ns (55.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.752    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558    -0.545    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  uart/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.179    -0.225    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X62Y82         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.981    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.829    -0.783    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y82         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.276    -0.508    
    SLICE_X62Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.399    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.324%)  route 0.072ns (25.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.752    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.542    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X62Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/Q
                         net (fo=11, routed)          0.072    -0.305    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[3]
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.045    -0.260 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1__0/O
                         net (fo=1, routed)           0.000    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X63Y83         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.981    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.782    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X63Y83         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism              0.254    -0.529    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.092    -0.437    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.877%)  route 0.147ns (44.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.752    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560    -0.543    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  uart/inst/upg_inst/s_axi_awvalid_reg/Q
                         net (fo=4, routed)           0.147    -0.255    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_awvalid
    SLICE_X62Y81         LUT5 (Prop_lut5_I0_O)        0.045    -0.210 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_i_1/O
                         net (fo=1, routed)           0.000    -0.210    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_i_1_n_0
    SLICE_X62Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.981    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -0.784    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X62Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.276    -0.509    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.121    -0.388    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.877%)  route 0.147ns (44.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.752    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560    -0.543    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  uart/inst/upg_inst/s_axi_awvalid_reg/Q
                         net (fo=4, routed)           0.147    -0.255    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wvalid
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.210 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_5
    SLICE_X62Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.981    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -0.784    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X62Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism              0.276    -0.509    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.121    -0.388    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/uart_rdat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.752    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.547    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X59Y80         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/Q
                         net (fo=1, routed)           0.134    -0.272    uart/inst/upg_inst/s_axi_rdata[6]
    SLICE_X56Y80         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.981    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.789    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[6]/C
                         clock pessimism              0.276    -0.514    
    SLICE_X56Y80         FDRE (Hold_fdre_C_D)         0.063    -0.451    uart/inst/upg_inst/uart_rdat_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out2_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.958%)  route 0.086ns (29.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.752    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.542    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X62Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=8, routed)           0.086    -0.292    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[4]
    SLICE_X63Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.247    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[0]
    SLICE_X63Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.981    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.782    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X63Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism              0.254    -0.529    
    SLICE_X63Y83         FDSE (Hold_fdse_C_D)         0.092    -0.437    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { c2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  c2/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X66Y83     uart/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X68Y82     uart/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X69Y81     uart/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X69Y81     uart/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X68Y82     uart/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X68Y82     uart/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X68Y82     uart/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X68Y81     uart/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  c2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y79     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y79     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y79     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { c/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    c/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  c/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk_1
  To Clock:  clkfbout_cpuclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { c2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    c2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  c2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  c2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk_1
  To Clock:  clk_out1_cpuclk

Setup :          656  Failing Endpoints,  Worst Slack       -4.199ns,  Total Violation    -1228.314ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.199ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk_1 rise@300.000ns)
  Data Path Delay:        9.211ns  (logic 0.580ns (6.297%)  route 8.631ns (93.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.094ns = ( 305.441 - 304.348 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 299.129 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   302.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   295.709 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   297.420    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   297.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   299.129    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.456   299.585 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          5.737   305.322    programRom_0/upg_done_o
    SLICE_X70Y68         LUT3 (Prop_lut3_I1_O)        0.124   305.446 r  programRom_0/instmem_i_37/O
                         net (fo=4, routed)           2.894   308.340    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y7          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   307.123    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   299.488 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   301.411    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   301.502 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.134   303.637    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.122   303.759 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.683   305.441    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071   305.513    
                         clock uncertainty           -0.797   304.715    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.574   304.141    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        304.141    
                         arrival time                        -308.340    
  -------------------------------------------------------------------
                         slack                                 -4.199    

Slack (VIOLATED) :        -4.073ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk_1 rise@300.000ns)
  Data Path Delay:        9.346ns  (logic 0.580ns (6.206%)  route 8.766ns (93.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 305.703 - 304.348 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 299.129 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   302.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   295.709 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   297.420    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   297.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   299.129    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.456   299.585 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          5.737   305.322    programRom_0/upg_done_o
    SLICE_X70Y68         LUT3 (Prop_lut3_I1_O)        0.124   305.446 r  programRom_0/instmem_i_37/O
                         net (fo=4, routed)           3.029   308.476    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y8          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   307.123    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   299.488 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   301.411    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   301.502 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.134   303.637    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.122   303.759 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.944   305.703    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071   305.774    
                         clock uncertainty           -0.797   304.977    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.574   304.403    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        304.403    
                         arrival time                        -308.476    
  -------------------------------------------------------------------
                         slack                                 -4.073    

Slack (VIOLATED) :        -3.873ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk_1 rise@300.000ns)
  Data Path Delay:        8.307ns  (logic 0.572ns (6.886%)  route 7.735ns (93.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.719ns = ( 305.067 - 304.348 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 299.129 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   302.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   295.709 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   297.420    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   297.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   299.129    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.456   299.585 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          5.737   305.322    programRom_0/upg_done_o
    SLICE_X70Y68         LUT3 (Prop_lut3_I1_O)        0.116   305.438 r  programRom_0/instmem_i_27/O
                         net (fo=4, routed)           1.998   307.436    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   307.123    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   299.488 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   301.411    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   301.502 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.134   303.637    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.122   303.759 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.308   305.067    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071   305.138    
                         clock uncertainty           -0.797   304.341    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.778   303.563    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.563    
                         arrival time                        -307.436    
  -------------------------------------------------------------------
                         slack                                 -3.873    

Slack (VIOLATED) :        -3.869ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk_1 rise@300.000ns)
  Data Path Delay:        9.188ns  (logic 0.580ns (6.313%)  route 8.608ns (93.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 305.748 - 304.348 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 299.129 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   302.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   295.709 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   297.420    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   297.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   299.129    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.456   299.585 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          5.737   305.322    programRom_0/upg_done_o
    SLICE_X70Y68         LUT3 (Prop_lut3_I1_O)        0.124   305.446 r  programRom_0/instmem_i_37/O
                         net (fo=4, routed)           2.871   308.317    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   307.123    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   299.488 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   301.411    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   301.502 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.134   303.637    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.122   303.759 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.989   305.748    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071   305.819    
                         clock uncertainty           -0.797   305.022    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.574   304.448    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        304.448    
                         arrival time                        -308.317    
  -------------------------------------------------------------------
                         slack                                 -3.869    

Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk_1 rise@300.000ns)
  Data Path Delay:        8.609ns  (logic 0.572ns (6.644%)  route 8.037ns (93.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.051ns = ( 305.399 - 304.348 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 299.129 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   302.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   295.709 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   297.420    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   297.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   299.129    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.456   299.585 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          5.737   305.322    programRom_0/upg_done_o
    SLICE_X70Y68         LUT3 (Prop_lut3_I1_O)        0.116   305.438 r  programRom_0/instmem_i_27/O
                         net (fo=4, routed)           2.300   307.738    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   307.123    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   299.488 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   301.411    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   301.502 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.134   303.637    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.122   303.759 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.640   305.399    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071   305.470    
                         clock uncertainty           -0.797   304.673    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.778   303.895    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.895    
                         arrival time                        -307.738    
  -------------------------------------------------------------------
                         slack                                 -3.843    

Slack (VIOLATED) :        -3.817ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk_1 rise@300.000ns)
  Data Path Delay:        7.891ns  (logic 0.606ns (7.679%)  route 7.285ns (92.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 304.705 - 304.348 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 299.129 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   302.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   295.709 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   297.420    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   297.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   299.129    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.456   299.585 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          5.362   304.947    programRom_0/upg_done_o
    SLICE_X71Y70         LUT3 (Prop_lut3_I1_O)        0.150   305.097 r  programRom_0/instmem_i_23/O
                         net (fo=4, routed)           1.923   307.020    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y15         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   307.123    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   299.488 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   301.411    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   301.502 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.134   303.637    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.122   303.759 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          0.946   304.705    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071   304.776    
                         clock uncertainty           -0.797   303.979    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.776   303.203    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.203    
                         arrival time                        -307.020    
  -------------------------------------------------------------------
                         slack                                 -3.817    

Slack (VIOLATED) :        -3.813ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk_1 rise@300.000ns)
  Data Path Delay:        8.760ns  (logic 0.580ns (6.621%)  route 8.180ns (93.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.028ns = ( 305.376 - 304.348 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 299.129 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   302.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   295.709 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   297.420    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   297.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   299.129    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.456   299.585 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          5.737   305.322    programRom_0/upg_done_o
    SLICE_X70Y68         LUT3 (Prop_lut3_I1_O)        0.124   305.446 r  programRom_0/instmem_i_37/O
                         net (fo=4, routed)           2.443   307.889    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   307.123    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   299.488 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   301.411    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   301.502 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.134   303.637    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.122   303.759 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.618   305.376    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071   305.448    
                         clock uncertainty           -0.797   304.650    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.574   304.076    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        304.076    
                         arrival time                        -307.889    
  -------------------------------------------------------------------
                         slack                                 -3.813    

Slack (VIOLATED) :        -3.786ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk_1 rise@300.000ns)
  Data Path Delay:        8.027ns  (logic 0.606ns (7.549%)  route 7.421ns (92.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.525ns = ( 304.872 - 304.348 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 299.129 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   302.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   295.709 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   297.420    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   297.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   299.129    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.456   299.585 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          5.362   304.947    programRom_0/upg_done_o
    SLICE_X71Y70         LUT3 (Prop_lut3_I1_O)        0.150   305.097 r  programRom_0/instmem_i_23/O
                         net (fo=4, routed)           2.059   307.156    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y14         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   307.123    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   299.488 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   301.411    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   301.502 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.134   303.637    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.122   303.759 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.114   304.872    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071   304.944    
                         clock uncertainty           -0.797   304.146    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.776   303.370    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.370    
                         arrival time                        -307.156    
  -------------------------------------------------------------------
                         slack                                 -3.786    

Slack (VIOLATED) :        -3.750ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk_1 rise@300.000ns)
  Data Path Delay:        8.352ns  (logic 0.572ns (6.849%)  route 7.780ns (93.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 305.234 - 304.348 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 299.129 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   302.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   295.709 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   297.420    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   297.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   299.129    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.456   299.585 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          5.737   305.322    programRom_0/upg_done_o
    SLICE_X70Y68         LUT3 (Prop_lut3_I1_O)        0.116   305.438 r  programRom_0/instmem_i_27/O
                         net (fo=4, routed)           2.043   307.481    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   307.123    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   299.488 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   301.411    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   301.502 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.134   303.637    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.122   303.759 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.476   305.234    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071   305.306    
                         clock uncertainty           -0.797   304.508    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.778   303.730    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.730    
                         arrival time                        -307.481    
  -------------------------------------------------------------------
                         slack                                 -3.750    

Slack (VIOLATED) :        -3.731ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk_1 rise@300.000ns)
  Data Path Delay:        8.141ns  (logic 0.572ns (7.026%)  route 7.569ns (92.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.696ns = ( 305.044 - 304.348 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 299.129 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   302.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   295.709 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   297.420    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   297.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   299.129    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.456   299.585 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          5.737   305.322    programRom_0/upg_done_o
    SLICE_X70Y68         LUT3 (Prop_lut3_I1_O)        0.116   305.438 r  programRom_0/instmem_i_27/O
                         net (fo=4, routed)           1.832   307.270    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   307.123    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635   299.488 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   301.411    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   301.502 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.134   303.637    programRom_0/clk_out1
    SLICE_X72Y79         LUT4 (Prop_lut4_I0_O)        0.122   303.759 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.285   305.044    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.071   305.115    
                         clock uncertainty           -0.797   304.318    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.778   303.540    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        303.540    
                         arrival time                        -307.270    
  -------------------------------------------------------------------
                         slack                                 -3.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk_1 rise@500.000ns)
  Data Path Delay:        3.907ns  (logic 0.467ns (11.954%)  route 3.440ns (88.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns = ( 500.731 - 500.000 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 498.529 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   502.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   495.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   496.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   497.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   498.529    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.367   498.896 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.780   500.675    Idecode32_0/upg_done_o
    SLICE_X70Y72         LUT4 (Prop_lut4_I2_O)        0.100   500.775 r  Idecode32_0/ram_i_35/O
                         net (fo=4, routed)           1.660   502.435    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[8]
    RAMB36_X3Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   501.545 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   502.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   495.531 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   497.550    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   497.646 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.864   499.510    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.124   499.634 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.097   500.731    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071   500.660    
                         clock uncertainty            0.797   501.457    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.667   502.124    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.124    
                         arrival time                         502.435    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk_1 rise@500.000ns)
  Data Path Delay:        4.209ns  (logic 0.467ns (11.096%)  route 3.742ns (88.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns = ( 501.030 - 500.000 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 498.529 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   502.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   495.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   496.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   497.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   498.529    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.367   498.896 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.753   500.649    programRom_0/upg_done_o
    SLICE_X71Y72         LUT4 (Prop_lut4_I2_O)        0.100   500.749 r  programRom_0/ram_i_20/O
                         net (fo=4, routed)           1.989   502.737    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   501.545 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   502.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   495.531 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   497.550    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   497.646 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.864   499.510    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.124   499.634 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.396   501.030    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071   500.958    
                         clock uncertainty            0.797   501.756    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.667   502.423    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.423    
                         arrival time                         502.737    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk_1 rise@500.000ns)
  Data Path Delay:        4.038ns  (logic 0.467ns (11.564%)  route 3.571ns (88.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 498.529 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   502.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   495.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   496.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   497.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   498.529    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.367   498.896 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.780   500.675    Idecode32_0/upg_done_o
    SLICE_X70Y72         LUT4 (Prop_lut4_I2_O)        0.100   500.775 r  Idecode32_0/ram_i_35/O
                         net (fo=4, routed)           1.792   502.567    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[8]
    RAMB36_X3Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   501.545 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   502.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   495.531 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   497.550    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   497.646 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.864   499.510    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.124   499.634 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.196   500.830    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071   500.759    
                         clock uncertainty            0.797   501.556    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.667   502.223    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.223    
                         arrival time                         502.567    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk_1 rise@500.000ns)
  Data Path Delay:        3.954ns  (logic 0.467ns (11.812%)  route 3.487ns (88.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns = ( 501.030 - 500.000 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 498.529 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   502.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   495.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   496.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   497.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   498.529    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.367   498.896 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.971   500.866    programRom_0/upg_done_o
    SLICE_X68Y68         LUT4 (Prop_lut4_I3_O)        0.100   500.966 r  programRom_0/ram_i_9/O
                         net (fo=15, routed)          1.516   502.482    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   501.545 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   502.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   495.531 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   497.550    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   497.646 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.864   499.510    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.124   499.634 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.396   501.030    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071   500.958    
                         clock uncertainty            0.797   501.756    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.360   502.116    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.116    
                         arrival time                         502.482    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk_1 rise@500.000ns)
  Data Path Delay:        3.972ns  (logic 0.467ns (11.758%)  route 3.505ns (88.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.718ns = ( 500.718 - 500.000 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 498.529 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   502.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   495.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   496.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   497.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   498.529    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.367   498.896 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.715   500.611    Idecode32_0/upg_done_o
    SLICE_X71Y73         LUT4 (Prop_lut4_I2_O)        0.100   500.711 r  Idecode32_0/ram_i_43/O
                         net (fo=4, routed)           1.790   502.501    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[0]
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   501.545 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   502.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   495.531 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   497.550    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   497.646 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.864   499.510    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.124   499.634 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.084   500.718    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071   500.647    
                         clock uncertainty            0.797   501.444    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.667   502.111    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.111    
                         arrival time                         502.501    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk_1 rise@500.000ns)
  Data Path Delay:        4.286ns  (logic 0.467ns (10.897%)  route 3.819ns (89.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns = ( 501.030 - 500.000 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 498.529 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   502.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   495.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   496.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   497.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   498.529    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.367   498.896 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.786   500.681    programRom_0/upg_done_o
    SLICE_X70Y74         LUT4 (Prop_lut4_I2_O)        0.100   500.781 r  programRom_0/ram_i_23/O
                         net (fo=4, routed)           2.033   502.814    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   501.545 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   502.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   495.531 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   497.550    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   497.646 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.864   499.510    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.124   499.634 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.396   501.030    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071   500.958    
                         clock uncertainty            0.797   501.756    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.667   502.423    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.423    
                         arrival time                         502.814    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk_1 rise@500.000ns)
  Data Path Delay:        3.904ns  (logic 0.467ns (11.963%)  route 3.437ns (88.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns = ( 500.955 - 500.000 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 498.529 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   502.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   495.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   496.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   497.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   498.529    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.367   498.896 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.118   501.013    programRom_0/upg_done_o
    SLICE_X69Y67         LUT4 (Prop_lut4_I3_O)        0.100   501.113 r  programRom_0/ram_i_10/O
                         net (fo=15, routed)          1.319   502.432    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X3Y24         RAMB18E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   501.545 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   502.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   495.531 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   497.550    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   497.646 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.864   499.510    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.124   499.634 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.321   500.955    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y24         RAMB18E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071   500.883    
                         clock uncertainty            0.797   501.681    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.360   502.041    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -502.041    
                         arrival time                         502.432    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk_1 rise@500.000ns)
  Data Path Delay:        4.090ns  (logic 0.467ns (11.418%)  route 3.623ns (88.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 498.529 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   502.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   495.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   496.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   497.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   498.529    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.367   498.896 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.715   500.611    Idecode32_0/upg_done_o
    SLICE_X71Y73         LUT4 (Prop_lut4_I2_O)        0.100   500.711 r  Idecode32_0/ram_i_43/O
                         net (fo=4, routed)           1.908   502.619    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[0]
    RAMB36_X3Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   501.545 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   502.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   495.531 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   497.550    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   497.646 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.864   499.510    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.124   499.634 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.196   500.830    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071   500.759    
                         clock uncertainty            0.797   501.556    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.667   502.223    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.223    
                         arrival time                         502.619    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk_1 rise@500.000ns)
  Data Path Delay:        3.521ns  (logic 0.467ns (13.263%)  route 3.054ns (86.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.256ns = ( 500.256 - 500.000 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 498.529 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   502.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   495.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   496.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   497.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   498.529    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.367   498.896 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.786   500.681    programRom_0/upg_done_o
    SLICE_X70Y74         LUT4 (Prop_lut4_I2_O)        0.100   500.781 r  programRom_0/ram_i_23/O
                         net (fo=4, routed)           1.268   502.050    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   501.545 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   502.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   495.531 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   497.550    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   497.646 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.864   499.510    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.124   499.634 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          0.622   500.256    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071   500.185    
                         clock uncertainty            0.797   500.982    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.667   501.649    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.649    
                         arrival time                         502.050    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk_1 rise@500.000ns)
  Data Path Delay:        4.004ns  (logic 0.467ns (11.663%)  route 3.537ns (88.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns = ( 500.731 - 500.000 ) 
    Source Clock Delay      (SCD):    -1.471ns = ( 498.529 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk_1 rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   501.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   502.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   495.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   496.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   497.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   498.529    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.367   498.896 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.715   500.611    Idecode32_0/upg_done_o
    SLICE_X71Y73         LUT4 (Prop_lut4_I2_O)        0.100   500.711 r  Idecode32_0/ram_i_43/O
                         net (fo=4, routed)           1.822   502.533    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[0]
    RAMB36_X3Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   501.545 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   502.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   495.531 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   497.550    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   497.646 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.864   499.510    dmemory32_0/clk_out1
    SLICE_X73Y79         LUT4 (Prop_lut4_I0_O)        0.124   499.634 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.097   500.731    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.071   500.660    
                         clock uncertainty            0.797   501.457    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.667   502.124    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.124    
                         arrival time                         502.533    
  -------------------------------------------------------------------
                         slack                                  0.409    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk_1

Setup :            3  Failing Endpoints,  Worst Slack       -0.312ns,  Total Violation       -0.655ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/s_axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.221ns  (logic 0.580ns (18.004%)  route 2.641ns (81.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 698.526 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.641   698.017    uart/inst/upg_inst/upg_rst_i
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.124   698.141 r  uart/inst/upg_inst/s_axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000   698.141    uart/inst/upg_inst/s_axi_araddr[3]_i_1_n_0
    SLICE_X55Y81         FDRE                                         r  uart/inst/upg_inst/s_axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.491   698.526    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  uart/inst/upg_inst/s_axi_araddr_reg[3]/C
                         clock pessimism              0.071   698.597    
                         clock uncertainty           -0.797   697.800    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)        0.029   697.829    uart/inst/upg_inst/s_axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                        697.829    
                         arrival time                        -698.141    
  -------------------------------------------------------------------
                         slack                                 -0.312    

Slack (VIOLATED) :        -0.198ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.165ns  (logic 0.580ns (18.325%)  route 2.585ns (81.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 698.532 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.585   697.960    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X62Y80         LUT5 (Prop_lut5_I3_O)        0.124   698.084 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[7].fifo_din[7]_i_1/O
                         net (fo=1, routed)           0.000   698.084    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_5_out
    SLICE_X62Y80         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497   698.532    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X62Y80         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                         clock pessimism              0.071   698.603    
                         clock uncertainty           -0.797   697.806    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)        0.081   697.887    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]
  -------------------------------------------------------------------
                         required time                        697.887    
                         arrival time                        -698.084    
  -------------------------------------------------------------------
                         slack                                 -0.198    

Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.604ns  (logic 0.456ns (17.514%)  route 2.148ns (82.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 698.533 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.148   697.523    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X59Y82         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498   698.533    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X59Y82         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/C
                         clock pessimism              0.071   698.604    
                         clock uncertainty           -0.797   697.807    
    SLICE_X59Y82         FDSE (Setup_fdse_C_S)       -0.429   697.378    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg
  -------------------------------------------------------------------
                         required time                        697.378    
                         arrival time                        -697.523    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/uart_wen_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.852ns  (logic 0.580ns (20.340%)  route 2.272ns (79.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 698.536 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.272   697.647    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y82         LUT6 (Prop_lut6_I1_O)        0.124   697.771 r  uart/inst/upg_inst/uart_wen_i_1/O
                         net (fo=1, routed)           0.000   697.771    uart/inst/upg_inst/uart_wen_i_1_n_0
    SLICE_X67Y82         FDCE                                         r  uart/inst/upg_inst/uart_wen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501   698.536    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y82         FDCE                                         r  uart/inst/upg_inst/uart_wen_reg/C
                         clock pessimism              0.071   698.607    
                         clock uncertainty           -0.797   697.810    
    SLICE_X67Y82         FDCE (Setup_fdce_C_D)        0.031   697.841    uart/inst/upg_inst/uart_wen_reg
  -------------------------------------------------------------------
                         required time                        697.841    
                         arrival time                        -697.771    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.171ns  (logic 0.456ns (21.006%)  route 1.715ns (78.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 698.530 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.715   697.090    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X58Y80         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.530    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X58Y80         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg/C
                         clock pessimism              0.071   698.601    
                         clock uncertainty           -0.797   697.804    
    SLICE_X58Y80         FDRE (Setup_fdre_C_R)       -0.524   697.280    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_reg
  -------------------------------------------------------------------
                         required time                        697.280    
                         arrival time                        -697.090    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.171ns  (logic 0.456ns (21.006%)  route 1.715ns (78.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 698.530 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.715   697.090    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X58Y80         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.530    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X58Y80         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/C
                         clock pessimism              0.071   698.601    
                         clock uncertainty           -0.797   697.804    
    SLICE_X58Y80         FDRE (Setup_fdre_C_R)       -0.524   697.280    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg
  -------------------------------------------------------------------
                         required time                        697.280    
                         arrival time                        -697.090    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.171ns  (logic 0.456ns (21.006%)  route 1.715ns (78.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 698.530 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.715   697.090    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X58Y80         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.530    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X58Y80         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/C
                         clock pessimism              0.071   698.601    
                         clock uncertainty           -0.797   697.804    
    SLICE_X58Y80         FDRE (Setup_fdre_C_R)       -0.524   697.280    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg
  -------------------------------------------------------------------
                         required time                        697.280    
                         arrival time                        -697.090    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.171ns  (logic 0.456ns (21.006%)  route 1.715ns (78.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 698.530 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.715   697.090    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X58Y80         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.530    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X58Y80         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
                         clock pessimism              0.071   698.601    
                         clock uncertainty           -0.797   697.804    
    SLICE_X58Y80         FDRE (Setup_fdre_C_R)       -0.524   697.280    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg
  -------------------------------------------------------------------
                         required time                        697.280    
                         arrival time                        -697.090    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.144ns  (logic 0.456ns (21.269%)  route 1.688ns (78.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 698.534 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.688   697.063    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X60Y83         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499   698.534    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X60Y83         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
                         clock pessimism              0.071   698.605    
                         clock uncertainty           -0.797   697.808    
    SLICE_X60Y83         FDRE (Setup_fdre_C_R)       -0.524   697.284    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg
  -------------------------------------------------------------------
                         required time                        697.284    
                         arrival time                        -697.063    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.144ns  (logic 0.456ns (21.269%)  route 1.688ns (78.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 698.534 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.688   697.063    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X60Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499   698.534    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X60Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/C
                         clock pessimism              0.071   698.605    
                         clock uncertainty           -0.797   697.808    
    SLICE_X60Y83         FDSE (Setup_fdse_C_S)       -0.524   697.284    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]
  -------------------------------------------------------------------
                         required time                        697.284    
                         arrival time                        -697.063    
  -------------------------------------------------------------------
                         slack                                  0.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.467ns (33.864%)  route 0.912ns (66.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.609    -0.369    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X65Y83         LUT2 (Prop_lut2_I1_O)        0.100    -0.269 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.303     0.034    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X62Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X62Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism             -0.071    -0.933    
                         clock uncertainty            0.797    -0.136    
    SLICE_X62Y83         FDSE (Hold_fdse_C_S)         0.036    -0.100    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.467ns (33.864%)  route 0.912ns (66.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.609    -0.369    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X65Y83         LUT2 (Prop_lut2_I1_O)        0.100    -0.269 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.303     0.034    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X62Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X62Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism             -0.071    -0.933    
                         clock uncertainty            0.797    -0.136    
    SLICE_X62Y83         FDSE (Hold_fdse_C_S)         0.036    -0.100    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.467ns (33.864%)  route 0.912ns (66.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.609    -0.369    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X65Y83         LUT2 (Prop_lut2_I1_O)        0.100    -0.269 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.303     0.034    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X62Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X62Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                         clock pessimism             -0.071    -0.933    
                         clock uncertainty            0.797    -0.136    
    SLICE_X62Y83         FDSE (Hold_fdse_C_S)         0.036    -0.100    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.467ns (33.864%)  route 0.912ns (66.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.609    -0.369    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X65Y83         LUT2 (Prop_lut2_I1_O)        0.100    -0.269 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.303     0.034    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X63Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X63Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism             -0.071    -0.933    
                         clock uncertainty            0.797    -0.136    
    SLICE_X63Y83         FDSE (Hold_fdse_C_S)        -0.020    -0.156    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.467ns (33.864%)  route 0.912ns (66.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.609    -0.369    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X65Y83         LUT2 (Prop_lut2_I1_O)        0.100    -0.269 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.303     0.034    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X63Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X63Y83         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism             -0.071    -0.933    
                         clock uncertainty            0.797    -0.136    
    SLICE_X63Y83         FDSE (Hold_fdse_C_S)        -0.020    -0.156    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.467ns (33.864%)  route 0.912ns (66.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.609    -0.369    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X65Y83         LUT2 (Prop_lut2_I1_O)        0.100    -0.269 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           0.303     0.034    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/TX_FIFO_Reset
    SLICE_X63Y83         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X63Y83         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism             -0.071    -0.933    
                         clock uncertainty            0.797    -0.136    
    SLICE_X63Y83         FDRE (Hold_fdre_C_R)        -0.020    -0.156    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/s_axi_awvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.567ns (33.574%)  route 1.122ns (66.426%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.735    -0.243    uart/inst/upg_inst/upg_rst_i
    SLICE_X65Y82         LUT5 (Prop_lut5_I1_O)        0.100    -0.143 r  uart/inst/upg_inst/s_axi_awvalid_i_2/O
                         net (fo=1, routed)           0.387     0.244    uart/inst/upg_inst/s_axi_awvalid_i_2_n_0
    SLICE_X65Y82         LUT5 (Prop_lut5_I0_O)        0.100     0.344 r  uart/inst/upg_inst/s_axi_awvalid_i_1/O
                         net (fo=1, routed)           0.000     0.344    uart/inst/upg_inst/s_axi_awvalid_i_1_n_0
    SLICE_X65Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_awvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.622    -0.862    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_awvalid_reg/C
                         clock pessimism             -0.071    -0.933    
                         clock uncertainty            0.797    -0.136    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.270     0.134    uart/inst/upg_inst/s_axi_awvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.467ns (32.150%)  route 0.986ns (67.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.580    -0.398    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.100    -0.298 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.406     0.108    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X60Y81         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617    -0.867    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X60Y81         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism             -0.071    -0.938    
                         clock uncertainty            0.797    -0.141    
    SLICE_X60Y81         FDSE (Hold_fdse_C_S)         0.036    -0.105    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.467ns (32.150%)  route 0.986ns (67.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.580    -0.398    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.100    -0.298 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.406     0.108    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X60Y81         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617    -0.867    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X60Y81         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism             -0.071    -0.938    
                         clock uncertainty            0.797    -0.141    
    SLICE_X60Y81         FDSE (Hold_fdse_C_S)         0.036    -0.105    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.467ns (32.150%)  route 0.986ns (67.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.580    -0.398    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.100    -0.298 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.406     0.108    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/RX_FIFO_Reset
    SLICE_X60Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617    -0.867    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X60Y81         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism             -0.071    -0.938    
                         clock uncertainty            0.797    -0.141    
    SLICE_X60Y81         FDRE (Hold_fdre_C_R)         0.036    -0.105    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       11.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.827ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.122ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.095ns  (logic 0.580ns (5.745%)  route 9.515ns (94.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 20.490 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621    -0.733    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.461     1.185    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.309 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        8.053     9.362    switchs_0/AR[0]
    SLICE_X82Y70         FDCE                                         f  switchs_0/switchrdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.596    20.490    switchs_0/clk_out1
    SLICE_X82Y70         FDCE                                         r  switchs_0/switchrdata_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.571    21.061    
                         clock uncertainty           -0.175    20.887    
    SLICE_X82Y70         FDCE (Recov_fdce_C_CLR)     -0.402    20.485    switchs_0/switchrdata_reg[2]
  -------------------------------------------------------------------
                         required time                         20.485    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                 11.122    

Slack (MET) :             11.122ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        10.095ns  (logic 0.580ns (5.745%)  route 9.515ns (94.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 20.490 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621    -0.733    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.461     1.185    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.309 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        8.053     9.362    switchs_0/AR[0]
    SLICE_X82Y70         FDCE                                         f  switchs_0/switchrdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.596    20.490    switchs_0/clk_out1
    SLICE_X82Y70         FDCE                                         r  switchs_0/switchrdata_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.571    21.061    
                         clock uncertainty           -0.175    20.887    
    SLICE_X82Y70         FDCE (Recov_fdce_C_CLR)     -0.402    20.485    switchs_0/switchrdata_reg[5]
  -------------------------------------------------------------------
                         required time                         20.485    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                 11.122    

Slack (MET) :             11.261ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        9.957ns  (logic 0.580ns (5.825%)  route 9.377ns (94.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 20.490 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621    -0.733    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.461     1.185    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.309 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        7.915     9.224    switchs_0/AR[0]
    SLICE_X82Y69         FDCE                                         f  switchs_0/switchrdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.596    20.490    switchs_0/clk_out1
    SLICE_X82Y69         FDCE                                         r  switchs_0/switchrdata_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.571    21.061    
                         clock uncertainty           -0.175    20.887    
    SLICE_X82Y69         FDCE (Recov_fdce_C_CLR)     -0.402    20.485    switchs_0/switchrdata_reg[1]
  -------------------------------------------------------------------
                         required time                         20.485    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 11.261    

Slack (MET) :             11.261ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        9.957ns  (logic 0.580ns (5.825%)  route 9.377ns (94.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 20.490 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621    -0.733    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.461     1.185    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.309 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        7.915     9.224    switchs_0/AR[0]
    SLICE_X82Y69         FDCE                                         f  switchs_0/switchrdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.596    20.490    switchs_0/clk_out1
    SLICE_X82Y69         FDCE                                         r  switchs_0/switchrdata_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.571    21.061    
                         clock uncertainty           -0.175    20.887    
    SLICE_X82Y69         FDCE (Recov_fdce_C_CLR)     -0.402    20.485    switchs_0/switchrdata_reg[3]
  -------------------------------------------------------------------
                         required time                         20.485    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 11.261    

Slack (MET) :             11.261ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        9.957ns  (logic 0.580ns (5.825%)  route 9.377ns (94.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 20.490 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621    -0.733    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.461     1.185    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.309 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        7.915     9.224    switchs_0/AR[0]
    SLICE_X82Y69         FDCE                                         f  switchs_0/switchrdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.596    20.490    switchs_0/clk_out1
    SLICE_X82Y69         FDCE                                         r  switchs_0/switchrdata_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.571    21.061    
                         clock uncertainty           -0.175    20.887    
    SLICE_X82Y69         FDCE (Recov_fdce_C_CLR)     -0.402    20.485    switchs_0/switchrdata_reg[4]
  -------------------------------------------------------------------
                         required time                         20.485    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 11.261    

Slack (MET) :             11.261ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        9.957ns  (logic 0.580ns (5.825%)  route 9.377ns (94.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 20.490 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621    -0.733    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.461     1.185    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.309 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        7.915     9.224    switchs_0/AR[0]
    SLICE_X82Y69         FDCE                                         f  switchs_0/switchrdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.596    20.490    switchs_0/clk_out1
    SLICE_X82Y69         FDCE                                         r  switchs_0/switchrdata_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.571    21.061    
                         clock uncertainty           -0.175    20.887    
    SLICE_X82Y69         FDCE (Recov_fdce_C_CLR)     -0.402    20.485    switchs_0/switchrdata_reg[6]
  -------------------------------------------------------------------
                         required time                         20.485    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 11.261    

Slack (MET) :             11.553ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        9.667ns  (logic 0.580ns (6.000%)  route 9.087ns (94.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 20.493 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621    -0.733    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.461     1.185    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.309 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        7.626     8.934    switchs_0/AR[0]
    SLICE_X82Y67         FDCE                                         f  switchs_0/switchrdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.599    20.493    switchs_0/clk_out1
    SLICE_X82Y67         FDCE                                         r  switchs_0/switchrdata_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.571    21.064    
                         clock uncertainty           -0.175    20.890    
    SLICE_X82Y67         FDCE (Recov_fdce_C_CLR)     -0.402    20.488    switchs_0/switchrdata_reg[0]
  -------------------------------------------------------------------
                         required time                         20.488    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                 11.553    

Slack (MET) :             11.553ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        9.667ns  (logic 0.580ns (6.000%)  route 9.087ns (94.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 20.493 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621    -0.733    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.461     1.185    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.309 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        7.626     8.934    switchs_0/AR[0]
    SLICE_X82Y67         FDCE                                         f  switchs_0/switchrdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.599    20.493    switchs_0/clk_out1
    SLICE_X82Y67         FDCE                                         r  switchs_0/switchrdata_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.571    21.064    
                         clock uncertainty           -0.175    20.890    
    SLICE_X82Y67         FDCE (Recov_fdce_C_CLR)     -0.402    20.488    switchs_0/switchrdata_reg[7]
  -------------------------------------------------------------------
                         required time                         20.488    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                 11.553    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 0.580ns (6.055%)  route 8.999ns (93.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 20.481 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621    -0.733    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.461     1.185    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.309 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        7.537     8.846    switchs_0/AR[0]
    SLICE_X78Y68         FDCE                                         f  switchs_0/switchrdata_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.587    20.481    switchs_0/clk_out1
    SLICE_X78Y68         FDCE                                         r  switchs_0/switchrdata_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.571    21.052    
                         clock uncertainty           -0.175    20.878    
    SLICE_X78Y68         FDCE (Recov_fdce_C_CLR)     -0.356    20.522    switchs_0/switchrdata_reg[12]
  -------------------------------------------------------------------
                         required time                         20.522    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 0.580ns (6.055%)  route 8.999ns (93.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 20.481 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.925    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394    -4.469 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -2.450    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.354 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621    -0.733    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.461     1.185    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.309 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        7.537     8.846    switchs_0/AR[0]
    SLICE_X78Y68         FDCE                                         f  switchs_0/switchrdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    24.515    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    16.880 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.803    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.894 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.587    20.481    switchs_0/clk_out1
    SLICE_X78Y68         FDCE                                         r  switchs_0/switchrdata_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.571    21.052    
                         clock uncertainty           -0.175    20.878    
    SLICE_X78Y68         FDCE (Recov_fdce_C_CLR)     -0.356    20.522    switchs_0/switchrdata_reg[15]
  -------------------------------------------------------------------
                         required time                         20.522    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                 11.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.178%)  route 1.841ns (90.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.801    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.713 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.065    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.039 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    -0.479    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.635     0.297    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.205     1.547    leds_0/AR[0]
    SLICE_X34Y83         FDCE                                         f  leds_0/ledout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     1.037    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.269 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.569    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.540 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.832    -0.708    leds_0/clk_out1
    SLICE_X34Y83         FDCE                                         r  leds_0/ledout_reg[10]/C
                         clock pessimism              0.496    -0.212    
    SLICE_X34Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.279    leds_0/ledout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.178%)  route 1.841ns (90.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.801    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.713 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.065    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.039 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    -0.479    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.635     0.297    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.205     1.547    leds_0/AR[0]
    SLICE_X34Y83         FDCE                                         f  leds_0/ledout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     1.037    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.269 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.569    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.540 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.832    -0.708    leds_0/clk_out1
    SLICE_X34Y83         FDCE                                         r  leds_0/ledout_reg[11]/C
                         clock pessimism              0.496    -0.212    
    SLICE_X34Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.279    leds_0/ledout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.178%)  route 1.841ns (90.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.801    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.713 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.065    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.039 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    -0.479    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.635     0.297    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.205     1.547    leds_0/AR[0]
    SLICE_X34Y83         FDCE                                         f  leds_0/ledout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     1.037    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.269 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.569    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.540 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.832    -0.708    leds_0/clk_out1
    SLICE_X34Y83         FDCE                                         r  leds_0/ledout_reg[12]/C
                         clock pessimism              0.496    -0.212    
    SLICE_X34Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.279    leds_0/ledout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.178%)  route 1.841ns (90.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.801    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.713 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.065    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.039 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    -0.479    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.635     0.297    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.205     1.547    leds_0/AR[0]
    SLICE_X34Y83         FDCE                                         f  leds_0/ledout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     1.037    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.269 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.569    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.540 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.832    -0.708    leds_0/clk_out1
    SLICE_X34Y83         FDCE                                         r  leds_0/ledout_reg[13]/C
                         clock pessimism              0.496    -0.212    
    SLICE_X34Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.279    leds_0/ledout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.178%)  route 1.841ns (90.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.801    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.713 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.065    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.039 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    -0.479    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.635     0.297    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.205     1.547    leds_0/AR[0]
    SLICE_X35Y83         FDCE                                         f  leds_0/ledout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     1.037    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.269 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.569    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.540 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.832    -0.708    leds_0/clk_out1
    SLICE_X35Y83         FDCE                                         r  leds_0/ledout_reg[14]/C
                         clock pessimism              0.496    -0.212    
    SLICE_X35Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.304    leds_0/ledout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.178%)  route 1.841ns (90.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.801    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.713 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.065    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.039 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    -0.479    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.635     0.297    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.205     1.547    leds_0/AR[0]
    SLICE_X35Y83         FDCE                                         f  leds_0/ledout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     1.037    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.269 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.569    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.540 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.832    -0.708    leds_0/clk_out1
    SLICE_X35Y83         FDCE                                         r  leds_0/ledout_reg[15]/C
                         clock pessimism              0.496    -0.212    
    SLICE_X35Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.304    leds_0/ledout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.178%)  route 1.841ns (90.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.801    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.713 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.065    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.039 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    -0.479    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.635     0.297    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.205     1.547    leds_0/AR[0]
    SLICE_X35Y83         FDCE                                         f  leds_0/ledout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     1.037    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.269 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.569    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.540 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.832    -0.708    leds_0/clk_out1
    SLICE_X35Y83         FDCE                                         r  leds_0/ledout_reg[8]/C
                         clock pessimism              0.496    -0.212    
    SLICE_X35Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.304    leds_0/ledout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.178%)  route 1.841ns (90.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.801    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.713 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.065    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.039 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    -0.479    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.635     0.297    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.205     1.547    leds_0/AR[0]
    SLICE_X35Y83         FDCE                                         f  leds_0/ledout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     1.037    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.269 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.569    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.540 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.832    -0.708    leds_0/clk_out1
    SLICE_X35Y83         FDCE                                         r  leds_0/ledout_reg[9]/C
                         clock pessimism              0.496    -0.212    
    SLICE_X35Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.304    leds_0/ledout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             2.163ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.186ns (7.914%)  route 2.164ns (92.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.801    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.713 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.065    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.039 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    -0.479    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.635     0.297    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.529     1.871    leds_0/AR[0]
    SLICE_X33Y102        FDCE                                         f  leds_0/ledout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     1.037    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.269 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.569    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.540 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.838    -0.701    leds_0/clk_out1
    SLICE_X33Y102        FDCE                                         r  leds_0/ledout_reg[0]/C
                         clock pessimism              0.501    -0.200    
    SLICE_X33Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.292    leds_0/ledout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.186ns (7.914%)  route 2.164ns (92.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.801    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.713 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.065    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.039 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    -0.479    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.635     0.297    Idecode32_0/upg_rst
    SLICE_X62Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.529     1.871    leds_0/AR[0]
    SLICE_X33Y102        FDCE                                         f  leds_0/ledout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     1.037    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -2.269 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.569    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.540 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.838    -0.701    leds_0/clk_out1
    SLICE_X33Y102        FDCE                                         r  leds_0/ledout_reg[1]/C
                         clock pessimism              0.501    -0.200    
    SLICE_X33Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.292    leds_0/ledout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  2.163    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.201ns,  Total Violation       -0.201ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/uart_wen_reg/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.686ns  (logic 0.456ns (16.976%)  route 2.230ns (83.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 698.536 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.230   697.605    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y82         FDCE                                         f  uart/inst/upg_inst/uart_wen_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501   698.536    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y82         FDCE                                         r  uart/inst/upg_inst/uart_wen_reg/C
                         clock pessimism              0.071   698.607    
                         clock uncertainty           -0.797   697.810    
    SLICE_X67Y82         FDCE (Recov_fdce_C_CLR)     -0.405   697.405    uart/inst/upg_inst/uart_wen_reg
  -------------------------------------------------------------------
                         required time                        697.405    
                         arrival time                        -697.605    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.195ns  (logic 0.456ns (20.777%)  route 1.739ns (79.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 698.536 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 f  upg_rst_reg/Q
                         net (fo=418, routed)         1.739   697.114    uart/inst/upg_inst/upg_rst_i
    SLICE_X59Y86         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501   698.536    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y86         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[13]/C
                         clock pessimism              0.071   698.607    
                         clock uncertainty           -0.797   697.810    
    SLICE_X59Y86         FDCE (Recov_fdce_C_CLR)     -0.405   697.405    uart/inst/upg_inst/rwait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        697.405    
                         arrival time                        -697.114    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.195ns  (logic 0.456ns (20.777%)  route 1.739ns (79.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 698.536 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 f  upg_rst_reg/Q
                         net (fo=418, routed)         1.739   697.114    uart/inst/upg_inst/upg_rst_i
    SLICE_X59Y86         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501   698.536    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y86         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[14]/C
                         clock pessimism              0.071   698.607    
                         clock uncertainty           -0.797   697.810    
    SLICE_X59Y86         FDCE (Recov_fdce_C_CLR)     -0.405   697.405    uart/inst/upg_inst/rwait_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        697.405    
                         arrival time                        -697.114    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.195ns  (logic 0.456ns (20.777%)  route 1.739ns (79.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 698.536 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 f  upg_rst_reg/Q
                         net (fo=418, routed)         1.739   697.114    uart/inst/upg_inst/upg_rst_i
    SLICE_X59Y86         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501   698.536    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y86         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[15]/C
                         clock pessimism              0.071   698.607    
                         clock uncertainty           -0.797   697.810    
    SLICE_X59Y86         FDCE (Recov_fdce_C_CLR)     -0.405   697.405    uart/inst/upg_inst/rwait_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        697.405    
                         arrival time                        -697.114    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/upg_done_o_reg/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.174ns  (logic 0.456ns (20.971%)  route 1.718ns (79.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 698.529 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 f  upg_rst_reg/Q
                         net (fo=418, routed)         1.718   697.094    uart/inst/upg_inst/upg_rst_i
    SLICE_X68Y73         FDCE                                         f  uart/inst/upg_inst/upg_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494   698.529    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
                         clock pessimism              0.071   698.600    
                         clock uncertainty           -0.797   697.803    
    SLICE_X68Y73         FDCE (Recov_fdce_C_CLR)     -0.405   697.398    uart/inst/upg_inst/upg_done_o_reg
  -------------------------------------------------------------------
                         required time                        697.398    
                         arrival time                        -697.094    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/RCS_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.523%)  route 1.663ns (78.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 698.525 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 f  upg_rst_reg/Q
                         net (fo=418, routed)         1.663   697.038    uart/inst/upg_inst/upg_rst_i
    SLICE_X55Y80         FDCE                                         f  uart/inst/upg_inst/RCS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.490   698.525    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  uart/inst/upg_inst/RCS_reg[0]/C
                         clock pessimism              0.071   698.596    
                         clock uncertainty           -0.797   697.799    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.405   697.394    uart/inst/upg_inst/RCS_reg[0]
  -------------------------------------------------------------------
                         required time                        697.394    
                         arrival time                        -697.038    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/RCS_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.523%)  route 1.663ns (78.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 698.525 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 f  upg_rst_reg/Q
                         net (fo=418, routed)         1.663   697.038    uart/inst/upg_inst/upg_rst_i
    SLICE_X55Y80         FDCE                                         f  uart/inst/upg_inst/RCS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.490   698.525    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  uart/inst/upg_inst/RCS_reg[1]/C
                         clock pessimism              0.071   698.596    
                         clock uncertainty           -0.797   697.799    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.405   697.394    uart/inst/upg_inst/RCS_reg[1]
  -------------------------------------------------------------------
                         required time                        697.394    
                         arrival time                        -697.038    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rdStat_reg/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.523%)  route 1.663ns (78.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 698.525 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 f  upg_rst_reg/Q
                         net (fo=418, routed)         1.663   697.038    uart/inst/upg_inst/upg_rst_i
    SLICE_X55Y80         FDCE                                         f  uart/inst/upg_inst/rdStat_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.490   698.525    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  uart/inst/upg_inst/rdStat_reg/C
                         clock pessimism              0.071   698.596    
                         clock uncertainty           -0.797   697.799    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.405   697.394    uart/inst/upg_inst/rdStat_reg
  -------------------------------------------------------------------
                         required time                        697.394    
                         arrival time                        -697.038    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/statReg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.523%)  route 1.663ns (78.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 698.525 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 f  upg_rst_reg/Q
                         net (fo=418, routed)         1.663   697.038    uart/inst/upg_inst/upg_rst_i
    SLICE_X55Y80         FDCE                                         f  uart/inst/upg_inst/statReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.490   698.525    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  uart/inst/upg_inst/statReg_reg[0]/C
                         clock pessimism              0.071   698.596    
                         clock uncertainty           -0.797   697.799    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.405   697.394    uart/inst/upg_inst/statReg_reg[0]
  -------------------------------------------------------------------
                         required time                        697.394    
                         arrival time                        -697.038    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk_1 rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.042ns  (logic 0.456ns (22.327%)  route 1.586ns (77.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 698.536 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 694.919 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380   698.577    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.394   691.183 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   693.202    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.298 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.621   694.919    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456   695.375 f  upg_rst_reg/Q
                         net (fo=418, routed)         1.586   696.962    uart/inst/upg_inst/upg_rst_i
    SLICE_X59Y85         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   702.636    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   695.313 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   696.943    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   697.034 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501   698.536    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y85         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[10]/C
                         clock pessimism              0.071   698.607    
                         clock uncertainty           -0.797   697.810    
    SLICE_X59Y85         FDCE (Recov_fdce_C_CLR)     -0.405   697.405    uart/inst/upg_inst/rwait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        697.405    
                         arrival time                        -696.962    
  -------------------------------------------------------------------
                         slack                                  0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/oldInitF_reg/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.367ns (32.389%)  route 0.766ns (67.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.766    -0.212    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y83         FDCE                                         f  uart/inst/upg_inst/oldInitF_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -0.861    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y83         FDCE                                         r  uart/inst/upg_inst/oldInitF_reg/C
                         clock pessimism             -0.071    -0.932    
                         clock uncertainty            0.797    -0.135    
    SLICE_X67Y83         FDCE (Remov_fdce_C_CLR)     -0.208    -0.343    uart/inst/upg_inst/oldInitF_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/WCS_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.367ns (29.136%)  route 0.893ns (70.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.893    -0.085    uart/inst/upg_inst/upg_rst_i
    SLICE_X66Y83         FDCE                                         f  uart/inst/upg_inst/WCS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -0.861    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y83         FDCE                                         r  uart/inst/upg_inst/WCS_reg[0]/C
                         clock pessimism             -0.071    -0.932    
                         clock uncertainty            0.797    -0.135    
    SLICE_X66Y83         FDCE (Remov_fdce_C_CLR)     -0.155    -0.290    uart/inst/upg_inst/WCS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/WCS_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.367ns (29.136%)  route 0.893ns (70.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.893    -0.085    uart/inst/upg_inst/upg_rst_i
    SLICE_X66Y83         FDCE                                         f  uart/inst/upg_inst/WCS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -0.861    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y83         FDCE                                         r  uart/inst/upg_inst/WCS_reg[1]/C
                         clock pessimism             -0.071    -0.932    
                         clock uncertainty            0.797    -0.135    
    SLICE_X66Y83         FDCE (Remov_fdce_C_CLR)     -0.155    -0.290    uart/inst/upg_inst/WCS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/WCS_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.367ns (29.136%)  route 0.893ns (70.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.893    -0.085    uart/inst/upg_inst/upg_rst_i
    SLICE_X66Y83         FDCE                                         f  uart/inst/upg_inst/WCS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -0.861    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y83         FDCE                                         r  uart/inst/upg_inst/WCS_reg[2]/C
                         clock pessimism             -0.071    -0.932    
                         clock uncertainty            0.797    -0.135    
    SLICE_X66Y83         FDCE (Remov_fdce_C_CLR)     -0.155    -0.290    uart/inst/upg_inst/WCS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/initFlag_reg/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.367ns (29.136%)  route 0.893ns (70.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.893    -0.085    uart/inst/upg_inst/upg_rst_i
    SLICE_X66Y83         FDCE                                         f  uart/inst/upg_inst/initFlag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -0.861    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y83         FDCE                                         r  uart/inst/upg_inst/initFlag_reg/C
                         clock pessimism             -0.071    -0.932    
                         clock uncertainty            0.797    -0.135    
    SLICE_X66Y83         FDCE (Remov_fdce_C_CLR)     -0.155    -0.290    uart/inst/upg_inst/initFlag_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.367ns (29.176%)  route 0.891ns (70.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.891    -0.087    uart/inst/upg_inst/upg_rst_i
    SLICE_X69Y84         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.624    -0.860    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y84         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[12]/C
                         clock pessimism             -0.071    -0.931    
                         clock uncertainty            0.797    -0.134    
    SLICE_X69Y84         FDCE (Remov_fdce_C_CLR)     -0.208    -0.342    uart/inst/upg_inst/wwait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.367ns (29.176%)  route 0.891ns (70.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.891    -0.087    uart/inst/upg_inst/upg_rst_i
    SLICE_X69Y84         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.624    -0.860    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y84         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[3]/C
                         clock pessimism             -0.071    -0.931    
                         clock uncertainty            0.797    -0.134    
    SLICE_X69Y84         FDCE (Remov_fdce_C_CLR)     -0.208    -0.342    uart/inst/upg_inst/wwait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.367ns (27.830%)  route 0.952ns (72.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.952    -0.026    uart/inst/upg_inst/upg_rst_i
    SLICE_X69Y81         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620    -0.864    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y81         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.071    -0.935    
                         clock uncertainty            0.797    -0.138    
    SLICE_X69Y81         FDCE (Remov_fdce_C_CLR)     -0.208    -0.346    uart/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.367ns (27.830%)  route 0.952ns (72.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.952    -0.026    uart/inst/upg_inst/upg_rst_i
    SLICE_X69Y81         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620    -0.864    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X69Y81         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.071    -0.935    
                         clock uncertainty            0.797    -0.138    
    SLICE_X69Y81         FDCE (Remov_fdce_C_CLR)     -0.208    -0.346    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk_1 rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.367ns (27.738%)  route 0.956ns (72.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.797ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.733ns
    Phase Error              (PE):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.776    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.635    -4.859 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -2.936    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.845 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.500    -1.345    clk
    SLICE_X63Y82         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.978 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.956    -0.022    uart/inst/upg_inst/upg_rst_i
    SLICE_X68Y81         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.778    c2/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  c2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620    -0.864    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X68Y81         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.071    -0.935    
                         clock uncertainty            0.797    -0.138    
    SLICE_X68Y81         FDCE (Remov_fdce_C_CLR)     -0.208    -0.346    uart/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.324    





