
*** Running vivado
    with args -log memory_system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source memory_system.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source memory_system.tcl -notrace
Command: synth_design -top memory_system -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.797 ; gain = 103.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'memory_system' [F:/vivado/Project/KTH/milestone4/milestone4.srcs/sources_1/new/memory_system.sv:4]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [F:/vivado/Project/KTH/milestone4/milestone4.srcs/sources_1/new/memory_system.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [F:/vivado/Project/KTH/milestone4/milestone4.srcs/sources_1/new/memory_system.sv:42]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [F:/vivado/Project/KTH/milestone4/milestone4.srcs/sources_1/new/memory_system.sv:67]
INFO: [Synth 8-6157] synthesizing module 'sram' [F:/vivado/Project/KTH/milestone4/milestone4.runs/synth_1/.Xil/Vivado-22908-DESKTOP-LS8P38D/realtime/sram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sram' (1#1) [F:/vivado/Project/KTH/milestone4/milestone4.runs/synth_1/.Xil/Vivado-22908-DESKTOP-LS8P38D/realtime/sram_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'wea' does not match port width (1) of module 'sram' [F:/vivado/Project/KTH/milestone4/milestone4.srcs/sources_1/new/memory_system.sv:93]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (5) of module 'sram' [F:/vivado/Project/KTH/milestone4/milestone4.srcs/sources_1/new/memory_system.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'memory_system' (2#1) [F:/vivado/Project/KTH/milestone4/milestone4.srcs/sources_1/new/memory_system.sv:4]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[31]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[30]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[29]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[28]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[27]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[26]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[25]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[24]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[23]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[22]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[21]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[20]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[19]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[18]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[17]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 449.195 ; gain = 159.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 449.195 ; gain = 159.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 449.195 ; gain = 159.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/vivado/Project/KTH/milestone4/milestone4.srcs/sources_1/ip/sram/sram/sram_in_context.xdc] for cell 'u_sram'
Finished Parsing XDC File [f:/vivado/Project/KTH/milestone4/milestone4.srcs/sources_1/ip/sram/sram/sram_in_context.xdc] for cell 'u_sram'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 748.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 748.586 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 748.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 748.586 ; gain = 458.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 748.586 ; gain = 458.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_sram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 748.586 ; gain = 458.523
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'memory_system'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    READ |                               01 |                               01
                   WRITE |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'memory_system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 748.586 ; gain = 458.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memory_system 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[31]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[30]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[29]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[28]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[27]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[26]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[25]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[24]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[23]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[22]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[21]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[20]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[19]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[18]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[17]
WARNING: [Synth 8-3331] design memory_system has unconnected port addr[16]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 748.586 ; gain = 458.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 759.281 ; gain = 469.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 759.355 ; gain = 469.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 769.715 ; gain = 479.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 769.715 ; gain = 479.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 769.715 ; gain = 479.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 769.715 ; gain = 479.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 769.715 ; gain = 479.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 769.715 ; gain = 479.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 769.715 ; gain = 479.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |sram          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |sram |     1|
|2     |BUFG |     1|
|3     |LUT1 |     1|
|4     |LUT2 |     1|
|5     |LUT3 |     1|
|6     |LUT4 |     3|
|7     |LUT6 |     1|
|8     |FDCE |    41|
|9     |IBUF |    43|
|10    |OBUF |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   157|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 769.715 ; gain = 479.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 769.715 ; gain = 180.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 769.715 ; gain = 479.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 780.270 ; gain = 501.738
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.270 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/vivado/Project/KTH/milestone4/milestone4.runs/synth_1/memory_system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file memory_system_utilization_synth.rpt -pb memory_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 10 10:44:58 2025...
