{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Verilog Parsar\n",
    "\n",
    "## Introduction\n",
    "- This is a verilog parser written in python.\n",
    "- It can parse verilog file and generate a report\n",
    "\n",
    "## Usage\n",
    "- Check for the following:\n",
    "    - Unreachable Blocks\n",
    "    - Uninitialized Register\n",
    "    - Inferring Latches\n",
    "    - Unreachable State\n",
    "    - Non Full Case\n",
    "    - Non Parallel Case\n",
    "    - Multiple Drivers\n",
    "    - Arithmetic Overflow\n",
    "    - Integer Overflow"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Imports"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2232,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "import sys\n",
    "import os"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2233,
   "metadata": {},
   "outputs": [],
   "source": [
    "def file_reader(file_name):\n",
    "    x = []\n",
    "    try:\n",
    "        # Open the file in read mode\n",
    "        with open(file_name, 'r') as file:\n",
    "            # Read and print each line\n",
    "            for line in file:\n",
    "                x.append(line.strip())  \n",
    "\n",
    "    except FileNotFoundError:\n",
    "        print(f\"File not found: {file_name}\")\n",
    "\n",
    "    except Exception as e:\n",
    "        print(f\"An error occurred: {e}\")\n",
    "    \n",
    "    return x\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Testing reading verilog file"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2234,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module UnreachableBlocks(data_out);\n",
      "output reg data_out;\n",
      "reg reach;\n",
      "wire state;\n",
      "\n",
      "initial\n",
      "begin\n",
      "reach = 1'b1;\n",
      "end\n",
      "\n",
      "always @(state)\n",
      "begin\n",
      "if (reach == 2'b0)\n",
      "begin\n",
      "data_out = 1'b1;\n",
      "end\n",
      "else\n",
      "begin\n",
      "data_out = 1'b0;\n",
      "end\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module UninitializedRegister(data_out);\n",
      "reg data;\n",
      "output reg data_out;\n",
      "assign data_out = data;\n",
      "endmodule\n",
      "\n",
      "module InferringLatches(enable, Data, out);\n",
      "input wire enable, Data\n",
      "output reg out;\n",
      "\n",
      "always @(enable)\n",
      "begin\n",
      "if (enable)\n",
      "begin\n",
      "out = Data;\n",
      "end\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module UnreachableState(clk, state_out);\n",
      "input clk;\n",
      "output reg [1:0] state_out;\n",
      "reg [1:0] current_state, next_state;\n",
      "localparam [1:0] S1 = 2'b00 ;\n",
      "localparam [1:0] S2 = 2'b01 ;\n",
      "localparam [1:0] S3 = 2'b10 ;\n",
      "\n",
      "always @(posedge clk)\n",
      "begin\n",
      "current_state <= next_state;\n",
      "end\n",
      "\n",
      "always @(*)\n",
      "begin\n",
      "case (current_state)\n",
      "S1:\n",
      "begin\n",
      "next_state <= S2;\n",
      "end\n",
      "S2:\n",
      "begin\n",
      "next_state <= S1;\n",
      "end\n",
      "S3:\n",
      "begin\n",
      "next_state <= S1;\n",
      "end\n",
      "endcase\n",
      "state_out = current_state;\n",
      "\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module NonFullCase(y_out);\n",
      "output reg [1:0] y_out;\n",
      "reg [1:0] x, y;\n",
      "\n",
      "always @(*)\n",
      "begin\n",
      "case(x)\n",
      "2'b00: y = 1'b00;\n",
      "2'b01: y = 1'b01;\n",
      "// Missing cases for '10' & '11'\n",
      "endcase\n",
      "y_out = y;\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module NonParallelCase(y_out);\n",
      "output reg [1:0] y_out;\n",
      "reg [1:0] x, y;\n",
      "\n",
      "always @(*)\n",
      "begin\n",
      "case(x)\n",
      "2'b00: y = 1'b00;\n",
      "2'b0?: y = 1'b01;\n",
      "2'b?0: y = 1'b10;\n",
      "default: y = 1'b11;\n",
      "endcase\n",
      "y_out = y;\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module MultipleDrivers(input [1:0] x, output out);\n",
      "input [1:0] myIn;\n",
      "reg y;\n",
      "\n",
      "// In the 2 following lines, out is multdriven by two assign statements\n",
      "assign out = x;\n",
      "assign out = 0'b1;\n",
      "\n",
      "// In the 2 following always blocks, y is multidriven\n",
      "always @(*)\n",
      "begin\n",
      "y = y + 1;\n",
      "end\n",
      "always @(*)\n",
      "begin\n",
      "y = 1'b0;\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module ArithmeticOverflow(a,b,result);\n",
      "input reg [3:0] a, b;\n",
      "output reg [3:0] result;\n",
      "\n",
      "assign result = a + b;\n",
      "endmodule\n",
      "\n",
      "module FeedbackLoopExample(clk, rst, data_out);\n",
      "input clk, rst;\n",
      "output reg data_out;\n",
      "reg [3:0] counter;\n",
      "\n",
      "always @(posedge clk or posedge rst) begin\n",
      "if (rst) begin\n",
      "counter <= 4'b0000;\n",
      "data_out <= 1'b0;\n",
      "end else begin\n",
      "counter <= counter + 1;\n",
      "data_out <= counter[0];\n",
      "end\n",
      "end\n",
      "endmodule\n"
     ]
    }
   ],
   "source": [
    "file_path = 'tst.v'\n",
    "\n",
    "verilog_code = file_reader(file_path)\n",
    "    \n",
    "for i in verilog_code:\n",
    "        print(i)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Dividing Modules"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Utility Functions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2235,
   "metadata": {},
   "outputs": [],
   "source": [
    "def counting_modules(verilog_code):\n",
    "    module_counter = 0\n",
    "    for i in verilog_code:\n",
    "        if i == \"endmodule\":\n",
    "            module_counter += 1\n",
    "    return module_counter"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2236,
   "metadata": {},
   "outputs": [],
   "source": [
    "def creating_module_lists(verilog_code, module_lists, module_counter):\n",
    "    for i in verilog_code:\n",
    "        module_lists[len(module_lists)-module_counter].append(i)\n",
    "        if i == \"endmodule\":\n",
    "            module_counter -= 1\n",
    "    return module_lists"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2237,
   "metadata": {},
   "outputs": [],
   "source": [
    "def remove_empty_strings(module_lists):\n",
    "    for i in module_lists:\n",
    "     while(\"\" in i) : \n",
    "        i.remove(\"\")\n",
    "    return module_lists"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2238,
   "metadata": {},
   "outputs": [],
   "source": [
    "def remove_comments(module_lists):\n",
    "    i_counter = 0\n",
    "    for i in module_lists:\n",
    "        \n",
    "        j_counter = 0\n",
    "        \n",
    "        for j in i:\n",
    "            \n",
    "            if j.startswith('//'):\n",
    "                i.remove(j)\n",
    "            \n",
    "            elif '//' in j:\n",
    "                index = j.find('//')\n",
    "                j = j[:index]\n",
    "                module_lists[i_counter][j_counter] = j\n",
    "            \n",
    "            j_counter += 1\n",
    "\n",
    "        i_counter += 1\n",
    "    return module_lists"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Applying utility functions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2239,
   "metadata": {},
   "outputs": [],
   "source": [
    "module_counter = counting_modules(verilog_code)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2240,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[[], [], [], [], [], [], [], [], []]"
      ]
     },
     "execution_count": 2240,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# create lists according to module counter\n",
    "module_lists = [[] for i in range(module_counter)]\n",
    "module_lists"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2241,
   "metadata": {},
   "outputs": [],
   "source": [
    "# append each module to a module_lists from the y\n",
    "module_lists = creating_module_lists(verilog_code, module_lists, module_counter)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2242,
   "metadata": {},
   "outputs": [],
   "source": [
    "# remove all empty strings from the module_lists\n",
    "module_lists = remove_empty_strings(module_lists)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2243,
   "metadata": {},
   "outputs": [],
   "source": [
    "module_lists = remove_comments(module_lists)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2244,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[['module UnreachableBlocks(data_out);',\n",
       "  'output reg data_out;',\n",
       "  'reg reach;',\n",
       "  'wire state;',\n",
       "  'initial',\n",
       "  'begin',\n",
       "  \"reach = 1'b1;\",\n",
       "  'end',\n",
       "  'always @(state)',\n",
       "  'begin',\n",
       "  \"if (reach == 2'b0)\",\n",
       "  'begin',\n",
       "  \"data_out = 1'b1;\",\n",
       "  'end',\n",
       "  'else',\n",
       "  'begin',\n",
       "  \"data_out = 1'b0;\",\n",
       "  'end',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module UninitializedRegister(data_out);',\n",
       "  'reg data;',\n",
       "  'output reg data_out;',\n",
       "  'assign data_out = data;',\n",
       "  'endmodule'],\n",
       " ['module InferringLatches(enable, Data, out);',\n",
       "  'input wire enable, Data',\n",
       "  'output reg out;',\n",
       "  'always @(enable)',\n",
       "  'begin',\n",
       "  'if (enable)',\n",
       "  'begin',\n",
       "  'out = Data;',\n",
       "  'end',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module UnreachableState(clk, state_out);',\n",
       "  'input clk;',\n",
       "  'output reg [1:0] state_out;',\n",
       "  'reg [1:0] current_state, next_state;',\n",
       "  \"localparam [1:0] S1 = 2'b00 ;\",\n",
       "  \"localparam [1:0] S2 = 2'b01 ;\",\n",
       "  \"localparam [1:0] S3 = 2'b10 ;\",\n",
       "  'always @(posedge clk)',\n",
       "  'begin',\n",
       "  'current_state <= next_state;',\n",
       "  'end',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'case (current_state)',\n",
       "  'S1:',\n",
       "  'begin',\n",
       "  'next_state <= S2;',\n",
       "  'end',\n",
       "  'S2:',\n",
       "  'begin',\n",
       "  'next_state <= S1;',\n",
       "  'end',\n",
       "  'S3:',\n",
       "  'begin',\n",
       "  'next_state <= S1;',\n",
       "  'end',\n",
       "  'endcase',\n",
       "  'state_out = current_state;',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module NonFullCase(y_out);',\n",
       "  'output reg [1:0] y_out;',\n",
       "  'reg [1:0] x, y;',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'case(x)',\n",
       "  \"2'b00: y = 1'b00;\",\n",
       "  \"2'b01: y = 1'b01;\",\n",
       "  'endcase',\n",
       "  'y_out = y;',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module NonParallelCase(y_out);',\n",
       "  'output reg [1:0] y_out;',\n",
       "  'reg [1:0] x, y;',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'case(x)',\n",
       "  \"2'b00: y = 1'b00;\",\n",
       "  \"2'b0?: y = 1'b01;\",\n",
       "  \"2'b?0: y = 1'b10;\",\n",
       "  \"default: y = 1'b11;\",\n",
       "  'endcase',\n",
       "  'y_out = y;',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module MultipleDrivers(input [1:0] x, output out);',\n",
       "  'input [1:0] myIn;',\n",
       "  'reg y;',\n",
       "  'assign out = x;',\n",
       "  \"assign out = 0'b1;\",\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'y = y + 1;',\n",
       "  'end',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  \"y = 1'b0;\",\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module ArithmeticOverflow(a,b,result);',\n",
       "  'input reg [3:0] a, b;',\n",
       "  'output reg [3:0] result;',\n",
       "  'assign result = a + b;',\n",
       "  'endmodule'],\n",
       " ['module FeedbackLoopExample(clk, rst, data_out);',\n",
       "  'input clk, rst;',\n",
       "  'output reg data_out;',\n",
       "  'reg [3:0] counter;',\n",
       "  'always @(posedge clk or posedge rst) begin',\n",
       "  'if (rst) begin',\n",
       "  \"counter <= 4'b0000;\",\n",
       "  \"data_out <= 1'b0;\",\n",
       "  'end else begin',\n",
       "  'counter <= counter + 1;',\n",
       "  'data_out <= counter[0];',\n",
       "  'end',\n",
       "  'end',\n",
       "  'endmodule']]"
      ]
     },
     "execution_count": 2244,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "module_lists"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Unreachable State"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Non-Full Case"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2245,
   "metadata": {},
   "outputs": [],
   "source": [
    "def calculating_case_index(module_lists):\n",
    "    cases_index = []\n",
    "    for i in module_lists:\n",
    "        for j in i:\n",
    "            cmp = re.search(\"^case\",j)\n",
    "            if cmp:\n",
    "                cases_index.append(module_lists.index(i))\n",
    "    return cases_index"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2246,
   "metadata": {},
   "outputs": [],
   "source": [
    "def generating_reg_list(module_lists,cases_index):\n",
    "    reg_list = []\n",
    "    # in each list first number is case_index and second number is reg_index & size of reg is third number\n",
    "    for i in cases_index:\n",
    "        for j in module_lists[i]:\n",
    "            if j.startswith('reg'):\n",
    "                # store reg name & size in a list\n",
    "                if ']' or '[' in j:\n",
    "                    low_bound = j.find('[')\n",
    "                    high_bound = j.find(']')\n",
    "                    size = j[low_bound+1:high_bound]\n",
    "                    size = size.split(':')\n",
    "                    size = int(size[0])-int(size[1])+1\n",
    "                    j = j[high_bound+1:].replace(';', '')\n",
    "                    j = j.replace(' ', '')\n",
    "                    variables_names = j.split(',')\n",
    "                    for var_name in variables_names:\n",
    "                        reg_list.append([i, var_name, size])\n",
    "                else:\n",
    "                    size = 1\n",
    "                    low_bound = j.find('g')\n",
    "                    j = j[low_bound+1:].replace(';', '')\n",
    "                    j = j.replace(' ', '')\n",
    "                    variables_names = j.split(',')\n",
    "                    for var_name in variables_names:\n",
    "                        reg_list.append([i, var_name, size])  \n",
    "    #print(reg_list)\n",
    "    return reg_list"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2247,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Non-Full Case:\n",
      "Module 4 : module UnreachableState(clk, state_out);\n",
      "=====================================\n",
      "Non-Full Case:\n",
      "Module 5 : module NonFullCase(y_out);\n",
      "=====================================\n",
      "Full Case: \n",
      "Module 6 : module NonParallelCase(y_out);\n",
      "=====================================\n"
     ]
    }
   ],
   "source": [
    "def check_full_case(module_lists):\n",
    "    cases_index = calculating_case_index(module_lists)\n",
    "    reg_list = generating_reg_list(module_lists,cases_index)\n",
    "    \n",
    "    size_list_for_case = []\n",
    "    mask = 0\n",
    "    for i in cases_index:\n",
    "        for j in module_lists[i]:\n",
    "            if j.startswith('case'):\n",
    "                bound = j.find('e')\n",
    "                reg_name = j[bound+1:]\n",
    "                reg_name = reg_name.replace(' ', '')\n",
    "                reg_name = reg_name.replace('(', '')\n",
    "                reg_name = reg_name.replace(')', '')\n",
    "                reg_name = reg_name.replace(':', '')\n",
    "                reg_name = reg_name\n",
    "                #print(reg_name)\n",
    "                # take size of reg_name\n",
    "                for k in reg_list:\n",
    "                    if k[1] == reg_name and k[0] == i:\n",
    "                        size = k[2]\n",
    "                        size_list_for_case.append(size)\n",
    "                        break\n",
    "                case_i = module_lists[i].index(j)\n",
    "                \n",
    "                rows_count = 0\n",
    "                for line in module_lists[i][case_i+1:]:\n",
    "                    if line.startswith('endcase'):\n",
    "                        break\n",
    "                    if line.startswith('default'):\n",
    "                        print(\"Full Case: \")\n",
    "                        print(\"Module\", i + 1, \":\", module_lists[i][0])\n",
    "                        print(\"=====================================\")\n",
    "                        mask = 1\n",
    "                        break\n",
    "                    if \":\" in line:\n",
    "                        rows_count += 1\n",
    "                #print(\"rows_count\", rows_count)\n",
    "                if mask == 0:\n",
    "                    if pow(2, size) != rows_count:\n",
    "                        print(\"Non-Full Case:\")\n",
    "                        print(\"Module\", i + 1, \":\", module_lists[i][0])\n",
    "                        print(\"=====================================\")\n",
    "                        break\n",
    "                    else:\n",
    "                        print(\"Full Case: \")\n",
    "                        print(\"Module\", i + 1, \":\", module_lists[i][0])\n",
    "                        break\n",
    "                          \n",
    "#print(size_list_for_case)   \n",
    "check_full_case(module_lists)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Unintialized registers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Inferring Latches"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2248,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "May Infer Latch in module 1, : module UnreachableBlocks(data_out); , line: 9\n",
      "Reason: Signal(s) missing in the sensitivity list: state\n",
      "=====================================\n",
      "May Infer Latch in module 3, : module InferringLatches(enable, Data, out); , line: 29\n",
      "Reason: Signal(s) missing in the sensitivity list: enable\n",
      "=====================================\n",
      "May Infer Latch in module 3,: module InferringLatches(enable, Data, out);, line: 33\n",
      "Reason: Missing initial condition\n",
      "Missing Initial Condition Line: out = Data;\n",
      "=====================================\n",
      "Infer Latch in module 3, : module InferringLatches(enable, Data, out);, line: 29\n",
      "Reason: 'if' statement without 'else' detected\n",
      "=====================================\n",
      "May Infer Latch in module 4,: module UnreachableState(clk, state_out);, line: 64\n",
      "Reason: Missing initial condition\n",
      "Missing Initial Condition Line: state_out = current_state;\n",
      "=====================================\n",
      "May Infer Latch in module 4,: module UnreachableState(clk, state_out);, line: 44\n",
      "Reason: 'case' statement without 'default' detected\n",
      "=====================================\n",
      "May Infer Latch in module 4,: module UnreachableState(clk, state_out);, line: 64\n",
      "Reason: Missing initial condition\n",
      "Missing Initial Condition Line: state_out = current_state;\n",
      "=====================================\n",
      "May Infer Latch in module 5,: module NonFullCase(y_out);, line: 76\n",
      "Reason: Missing initial condition\n",
      "Missing Initial Condition Line: y_out = y;\n",
      "=====================================\n",
      "May Infer Latch in module 6,: module NonParallelCase(y_out);, line: 90\n",
      "Reason: Missing initial condition\n",
      "Missing Initial Condition Line: y_out = y;\n",
      "=====================================\n",
      "May Infer Latch in module 9, : module FeedbackLoopExample(clk, rst, data_out);, line: 116\n",
      "Reason: Feedback loop detected\n",
      "=====================================\n"
     ]
    }
   ],
   "source": [
    "def check_infer_latch(module_lists):\n",
    "    line_count = 0\n",
    "\n",
    "    for module_index, module in enumerate(module_lists, start=1):\n",
    "        always_blocks = []\n",
    "        used_signals = set()\n",
    "        for i, line in enumerate(module):\n",
    "            if re.search(r'always\\s*@', line):\n",
    "                always_blocks.append(i)\n",
    "\n",
    "            elif re.search(r'\\b\\w+\\s*=\\s*\\w+\\s*\\(.*\\)\\s*;', line):\n",
    "                # Example: Extract signals from the instantiation line\n",
    "                instantiation_signals = re.findall(r'\\b(\\w+)\\s*,?', line)\n",
    "                used_signals.update(instantiation_signals)\n",
    "\n",
    "\n",
    "        for always_index in always_blocks:\n",
    "            sensitivity_line = module[always_index]\n",
    "            sensitivity_line = sensitivity_line.replace(\"always\", \"\").replace(\"@\", \"\").strip()\n",
    "\n",
    "            # Extract the block content including the line with 'always' keyword\n",
    "            block_content = [sensitivity_line] + module[always_index + 1:]\n",
    "\n",
    "\n",
    "        \n",
    "\n",
    "            # Check for latch inference scenarios\n",
    "            check_sensitivity_list(sensitivity_line, block_content, module_index, line_count + always_index + 1, used_signals)\n",
    "            check_feedback_loop(block_content, module_index, line_count + always_index + 1)\n",
    "            check_missing_initial_condition(block_content, module_index, line_count + always_index + 1)\n",
    "            check_if_without_else(block_content, module_index, line_count + always_index + 1)\n",
    "            check_case_without_default(block_content, module_index, line_count + always_index + 1)\n",
    "\n",
    "        # Update line_count for the next module\n",
    "        line_count += len(module)\n",
    "# Update the check_sensitivity_list function\n",
    "def check_sensitivity_list(sensitivity_line, block_content, module_index, line_number, used_signals):\n",
    "    # Check if sensitivity_line is \"@*\" or contains clk\n",
    "    if sensitivity_line == \"@*\" or \"clk\" in sensitivity_line:\n",
    "        return\n",
    "\n",
    "    # Extract signals from the sensitivity line\n",
    "    sensitivity_list = re.findall(r'\\b\\w+\\b', sensitivity_line)\n",
    "\n",
    "    # Remove non-signal elements from the sensitivity list\n",
    "    sensitivity_list = [signal for signal in sensitivity_list if signal not in [\"*\", \"(\"]]\n",
    "\n",
    "    # Check for missing signals\n",
    "    missing_signals = set()\n",
    "    for signal in sensitivity_list:\n",
    "        if signal not in used_signals:\n",
    "            missing_signals.add(signal)\n",
    "\n",
    "    # Print results\n",
    "    if missing_signals:\n",
    "        print(f\"May Infer Latch in module {module_index}, : {module_lists[module_index-1][0]} , line: {line_number}\")\n",
    "        print(f\"Reason: Signal(s) missing in the sensitivity list: {', '.join(missing_signals)}\")\n",
    "        print(\"=====================================\")\n",
    "\n",
    "\n",
    "\n",
    "def check_if_without_else(block_content, module_index, line_number):\n",
    "    found_if = False\n",
    "    found_else = False\n",
    "\n",
    "    for line in block_content:\n",
    "            if re.search(r'\\bif\\b', line):\n",
    "                found_if = True\n",
    "            \n",
    "            # Check for 'else' inside 'always' block\n",
    "            if found_if and re.search(r'\\belse\\b', line):\n",
    "                found_else = True\n",
    "\n",
    "    # If we reach here, it means 'if' was not followed by 'else' inside 'always' block\n",
    "    if found_if and not found_else:\n",
    "        print(f\"Infer Latch in module {module_index}, : {module_lists[module_index - 1][0]}, line: {line_number}\")\n",
    "        print(\"Reason: 'if' statement without 'else' detected\")\n",
    "        print(\"=====================================\")\n",
    "\n",
    "def check_case_without_default(block_content, module_index, line_number):\n",
    "    inside_always_block = False\n",
    "    for line in block_content:\n",
    "        if re.search(r'always\\s*@', line):\n",
    "            inside_always_block = True\n",
    "        elif re.search(r'end', line):\n",
    "            inside_always_block = False\n",
    "\n",
    "        if inside_always_block and re.search(r'^\\s*case\\b', line) and not re.search(r'\\bdefault\\b', line):\n",
    "            print(f\"May Infer Latch in module {module_index},: {module_lists[module_index-1][0]}, line: {line_number}\")\n",
    "            print(\"Reason: 'case' statement without 'default' detected\")\n",
    "            print(\"=====================================\")\n",
    "\n",
    "def check_missing_initial_condition(block_content, module_index, line_number):\n",
    "     for line_index, line in enumerate(block_content):\n",
    "        if re.search(r'^\\s*\\w+\\s*=\\s*\\w+\\s*;', line):\n",
    "            print(f\"May Infer Latch in module {module_index},: {module_lists[module_index-1][0]}, line: {line_number + line_index}\")\n",
    "            print(\"Reason: Missing initial condition\")\n",
    "            print(\"Missing Initial Condition Line:\", line.strip())\n",
    "            print(\"=====================================\")\n",
    "            return\n",
    "\n",
    "def check_feedback_loop(block_content, module_index, line_number):\n",
    "    dependencies = {}  # Dictionary to store signal dependencies\n",
    "    visited = set()  # Set to keep track of visited signals\n",
    "    stack = set()  # Set to keep track of signals in the current traversal\n",
    "\n",
    "    def dfs(signal):\n",
    "        if signal in stack:\n",
    "            print(f\"May Infer Latch in module {module_index}, : {module_lists[module_index-1][0]}, line: {line_number}\")\n",
    "            print(\"Reason: Feedback loop detected\")\n",
    "            print(\"=====================================\")\n",
    "            return\n",
    "\n",
    "        if signal not in visited:\n",
    "            visited.add(signal)\n",
    "            stack.add(signal)\n",
    "\n",
    "            if signal in dependencies:\n",
    "                for dependent_signal in dependencies[signal]:\n",
    "                    dfs(dependent_signal)\n",
    "\n",
    "            stack.remove(signal)\n",
    "\n",
    "    # Extract signal dependencies\n",
    "    for line in block_content[1:]:  # Exclude the sensitivity line\n",
    "        assignments = re.findall(r'\\b\\w+\\s*<=\\s*\\w+\\s*|\\b\\w+\\s*=\\s*\\w+\\s*;', line)\n",
    "        for assignment in assignments:\n",
    "            parts = re.split(r'<=|=', assignment)\n",
    "            left_signal = parts[0].strip()\n",
    "            right_signal = parts[1].strip()\n",
    "\n",
    "            if left_signal not in dependencies:\n",
    "                dependencies[left_signal] = set()\n",
    "            dependencies[left_signal].add(right_signal)\n",
    "\n",
    "    # Check for feedback loops\n",
    "    for signal in dependencies:\n",
    "        dfs(signal)\n",
    "\n",
    "\n",
    "# Call the modified checker function\n",
    "check_infer_latch(module_lists)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Unreachable Blocks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Multiple Drivers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2249,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Module Number: 1\n",
      "Module 1:\n",
      "Assign Statements: []\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 2\n",
      "Module 2:\n",
      "Assign Statements: []\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 3\n",
      "Module 3:\n",
      "Assign Statements: []\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 4\n",
      "Module 4:\n",
      "Assign Statements: []\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 5\n",
      "Module 5:\n",
      "Assign Statements: []\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 6\n",
      "Module 6:\n",
      "Assign Statements: []\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 7\n",
      "Module 7:\n",
      "Multidriven Variable 'out': assign out = 0'b1;\n",
      "Assign Statements: [(\"assign out = 0'b1;\", 'out')]\n",
      "Multidriven Variables: {'out'}\n",
      "---------------------\n",
      "Module Number: 8\n",
      "Module 8:\n",
      "Assign Statements: []\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 9\n",
      "Module 9:\n",
      "Assign Statements: []\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 1\n",
      "Module 1:\n",
      "Always Block: ['always', 'begin', \"if (reach == 2'b0)\", 'begin', \"data_out = 1'b1;\", 'end']\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 2\n",
      "Module 2:\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 3\n",
      "Module 3:\n",
      "Always Block: ['always', 'begin', 'if (enable)', 'begin', 'out = Data;', 'end']\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 4\n",
      "Module 4:\n",
      "Always Block: ['always', 'begin', 'current_state <= next_state;', 'end']\n",
      "Always Block: ['always', 'begin', 'case (current_state)', 'S1:', 'begin', 'next_state <= S2;', 'end']\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 5\n",
      "Module 5:\n",
      "Always Block: ['always', 'begin', 'case(x)', \"2'b00: y = 1'b00;\", \"2'b01: y = 1'b01;\", 'endcase']\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 6\n",
      "Module 6:\n",
      "Always Block: ['always', 'begin', 'case(x)', \"2'b00: y = 1'b00;\", \"2'b0?: y = 1'b01;\", \"2'b?0: y = 1'b10;\", \"default: y = 1'b11;\", 'endcase']\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 7\n",
      "Module 7:\n",
      "Always Block: ['always', 'begin', 'y = y + 1;', 'end']\n",
      "Always Block: ['always', 'begin', \"y = 1'b0;\", 'end']\n",
      "Module 7: Variable 'y' is multidriven.\n",
      "Module 7: Variable 'y' is multidriven.\n",
      "Multidriven Variables: {'y'}\n",
      "---------------------\n",
      "Module Number: 8\n",
      "Module 8:\n",
      "Multidriven Variables: set()\n",
      "---------------------\n",
      "Module Number: 9\n",
      "Module 9:\n",
      "Always Block: ['always', 'if (rst) begin', \"counter <= 4'b0000;\", \"data_out <= 1'b0;\", 'end else begin']\n",
      "Multidriven Variables: set()\n",
      "---------------------\n"
     ]
    }
   ],
   "source": [
    "def check_multidriven_variables_assign_statements(module_lists):\n",
    "    for module_index, module in enumerate(module_lists, start=1):\n",
    "        print(\"Module Number:\", module_index)\n",
    "        # Extracted variable names and sizes\n",
    "        variables = set()\n",
    "        # Assign statements and assigned variables\n",
    "        assign_statements = []\n",
    "\n",
    "        for line in module:\n",
    "            # Check if the line contains an assign statement\n",
    "            if 'assign' in line:\n",
    "                parts = line.split()\n",
    "                assign_index = parts.index('assign')\n",
    "\n",
    "                # Extract the assigned variable name\n",
    "                if assign_index < len(parts) - 1:\n",
    "                    variable_name = parts[assign_index + 1].rstrip(';')\n",
    "                    # Check if the variable is already assigned in another statement\n",
    "                    if variable_name in variables:\n",
    "                        assign_statements.append((line, variable_name))\n",
    "                    else:\n",
    "                        variables.add(variable_name)\n",
    "\n",
    "        # Now 'assign_statements' contains the assign statements and the assigned variables\n",
    "        print(f\"Module {module_index}:\")\n",
    "        for statement, variable in assign_statements:\n",
    "            print(f\"Multidriven Variable '{variable}': {statement}\")\n",
    "\n",
    "        # Check for multidriven variables within the same module based on assign statements\n",
    "        seen_variables = set()\n",
    "        for statement, variable in assign_statements:\n",
    "            # Check if the variable is repeated (multidriven) in the same module\n",
    "            if variable in seen_variables:\n",
    "                print(f\"Module {module_index}: Variable '{variable}' is multidriven.\")\n",
    "            else:\n",
    "                seen_variables.add(variable)\n",
    "\n",
    "        # Print the results\n",
    "        print(\"Assign Statements:\", assign_statements)\n",
    "        print(\"Multidriven Variables:\", seen_variables)\n",
    "        print(\"---------------------\")\n",
    "\n",
    "# Example usage\n",
    "check_multidriven_variables_assign_statements(module_lists)\n",
    "\n",
    "def check_multidriven_variables_always_blocks(module_lists):\n",
    "    for module_index, module in enumerate(module_lists, start=1):\n",
    "        print(\"Module Number:\", module_index)\n",
    "        # Always blocks and their contents\n",
    "        always_blocks = []\n",
    "\n",
    "        # Extract contents of always blocks\n",
    "        inside_always = False\n",
    "        current_always_block = []\n",
    "\n",
    "        for line in module:\n",
    "            if 'always' in line:\n",
    "                inside_always = True\n",
    "                current_always_block = ['always']\n",
    "            elif inside_always:\n",
    "                current_always_block.append(line.strip())\n",
    "                if 'end' in line:\n",
    "                    inside_always = False\n",
    "                    always_blocks.append(current_always_block)\n",
    "\n",
    "        # Now 'always_blocks' contains the contents of always blocks\n",
    "        print(f\"Module {module_index}:\")\n",
    "        for block in always_blocks:\n",
    "            print(\"Always Block:\", block)\n",
    "\n",
    "        # Compare always blocks to identify multidriven variables\n",
    "        seen_variables = set()\n",
    "        for i, block1 in enumerate(always_blocks):\n",
    "            for j, block2 in enumerate(always_blocks):\n",
    "                if i != j:\n",
    "                    # Check for 'variable ='\n",
    "                    for line1 in block1[2:-1]:  # Skip 'always', 'begin', 'end'\n",
    "                        for line2 in block2[2:-1]:  # Skip 'always', 'begin', 'end'\n",
    "                            if '=' in line1 and '=' in line2:\n",
    "                                variable_name1 = line1.split('=')[0].strip()\n",
    "                                variable_name2 = line2.split('=')[0].strip()\n",
    "                                if variable_name1 == variable_name2:\n",
    "                                    seen_variables.add(variable_name1)\n",
    "                                    print(f\"Module {module_index}: Variable '{variable_name1}' is multidriven.\")\n",
    "\n",
    "        # Print the results\n",
    "        print(\"Multidriven Variables:\", seen_variables)\n",
    "        print(\"---------------------\")\n",
    "\n",
    "# Example usage\n",
    "check_multidriven_variables_always_blocks(module_lists)\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Arithmetic Overflow"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 2250,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Module Number: 1\n",
      "Variable List: [['data_out', 1], ['reach', 1], ['state', 1]]\n",
      "Operation List: []\n",
      "\n",
      "Module Number: 2\n",
      "Variable List: [['data', 1], ['data_out', 1]]\n",
      "Operation List: []\n",
      "\n",
      "Module Number: 3\n",
      "Variable List: [['enable', 1], ['Data', 1], ['out', 1]]\n",
      "Operation List: []\n",
      "\n",
      "Module Number: 4\n",
      "Variable List: [['clk', 1], ['state_out', 2], ['current_state', 2], ['next_state', 2]]\n",
      "Operation List: []\n",
      "\n",
      "Module Number: 5\n",
      "Variable List: [['y_out', 2], ['x', 2], ['y', 2]]\n",
      "Operation List: []\n",
      "\n",
      "Module Number: 6\n",
      "Variable List: [['y_out', 2], ['x', 2], ['y', 2]]\n",
      "Operation List: []\n",
      "\n",
      "Module Number: 7\n",
      "Variable List: [['myIn', 2], ['y', 1]]\n",
      "\n",
      "Possible Arithmetic Overflow in module 7 : module MultipleDrivers(input [1:0] x, output out);\n",
      "Line:  y = y + 1;\n",
      "Left side size: 1\n",
      "Right side size: 1\n",
      "Operation List: [[['y'], ['y', '+', '1']]]\n",
      "\n",
      "Module Number: 8\n",
      "Variable List: [['a', 4], ['b', 4], ['result', 4]]\n",
      "\n",
      "Possible Arithmetic Overflow in module 8 : module ArithmeticOverflow(a,b,result);\n",
      "Line:  assign result = a + b;\n",
      "Left side size: 4\n",
      "Right side size: 4\n",
      "Operation List: [[['assign', 'result'], ['a', '+', 'b']]]\n",
      "\n",
      "Module Number: 9\n",
      "Variable List: [['clk', 1], ['rst', 1], ['data_out', 1], ['counter', 4]]\n",
      "\n",
      "Possible Arithmetic Overflow in module 9 : module FeedbackLoopExample(clk, rst, data_out);\n",
      "Line:  counter <= counter + 1;\n",
      "Left side size: 4\n",
      "Right side size: 4\n",
      "Operation List: [[['counter', '<'], ['counter', '+', '1']]]\n",
      "\n"
     ]
    }
   ],
   "source": [
    "def checkArithmeticOverflow(module_lists):\n",
    "    # extracting the variables from the module\n",
    "    variable_list = [[] for _ in range(len(module_lists))]\n",
    "    \n",
    "    for module_index, module in enumerate(module_lists, start=1):\n",
    "        print(\"Module Number:\", module_index)\n",
    "        for variable_declaration in module:\n",
    "            # check if the variable is input, output, wire, or reg\n",
    "            if variable_declaration.startswith(('input ', 'output ', 'wire ', 'reg ')):\n",
    "                # Extract variable name and size\n",
    "                parts = variable_declaration.split()\n",
    "                parts[-1] =  parts[-1].rstrip(';')\n",
    "                # Variable names are strings after '[number:number]' or after 'reg', 'wire', 'input', 'output'\n",
    "                variable_names = [part.strip(',') for part in parts[1:] if part not in ('reg', 'wire', 'input', 'output')]\n",
    "                for i in variable_names:\n",
    "                    if '[' in i and ']' in i:\n",
    "                        variable_names.remove(i)\n",
    "                \n",
    "                        \n",
    "                        \n",
    "                variable_size = 1  # Default size is 1\n",
    "                \n",
    "                # Check if [number-1:0] pattern is present\n",
    "                if '[' in variable_declaration and ']' in variable_declaration:\n",
    "                    size_part = variable_declaration.split('[')[1].split(']')[0]\n",
    "                    try:\n",
    "                        # Extract the size correctly\n",
    "                        if ':' in size_part:\n",
    "                            sizes = size_part.split(':')\n",
    "                            variable_size = abs(int(sizes[0]) - int(sizes[1])) + 1\n",
    "                        else:\n",
    "                            variable_size = int(size_part) + 1\n",
    "                    except ValueError:\n",
    "                        pass\n",
    "                \n",
    "                # Store the variable names and size\n",
    "                variable_list[module_index - 1].extend([[name, variable_size] for name in variable_names if name])\n",
    "\n",
    "        print(\"Variable List:\", variable_list[module_index - 1])\n",
    "        \n",
    "\n",
    "        # extracting the operations from the module\n",
    "        operation_list = []\n",
    "        for operation in module:\n",
    "            if '=' in operation:\n",
    "                if '+' in operation or '-' in operation or '*' in operation or '/' in operation:\n",
    "                    # Extract the operation\n",
    "                    parts = operation.split('=')\n",
    "                    parts[-1] = parts[-1].rstrip(';')\n",
    "                    parts = [part.split(' ') for part in parts]\n",
    "                    # Remove empty strings\n",
    "                    for part in parts:\n",
    "                        while '' in part:\n",
    "                            part.remove('')\n",
    "\n",
    "                    left_side_size = 0\n",
    "                    right_side_size = 0\n",
    "                    for variable in variable_list[module_index - 1]:\n",
    "                        if variable[0] in parts[0]:\n",
    "                            left_side_size = variable[1]\n",
    "                            break\n",
    "                    for variable in variable_list[module_index - 1]:\n",
    "                        if variable[0] in parts[1]:\n",
    "                            right_side_size = max(variable[1], right_side_size)\n",
    "                    \n",
    "\n",
    "\n",
    "                    if left_side_size <= right_side_size:\n",
    "                        print(\"\\nPossible Arithmetic Overflow in module\", module_index, \":\", module[0])\n",
    "                        print(\"Line: \", operation)\n",
    "                        print(\"Left side size:\", left_side_size)\n",
    "                        print(\"Right side size:\", right_side_size)\n",
    "\n",
    "                        \n",
    "\n",
    "                        \n",
    "                    operation_list.append(parts)\n",
    "\n",
    "\n",
    "        print(\"Operation List:\", operation_list)\n",
    "\n",
    "        print()\n",
    "    \n",
    "checkArithmeticOverflow(module_lists)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Non-Parallel Case"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
