Cache controller based on AXI Interface Protocol.

The simulation results are detailed in the 'memory_cntl.pptx' file.

It aimed to hierarchical structure of SRAM and DRAM, including burst read operations.

- READ (burst mode)

![image](https://github.com/seo459/AXI_cache_controller/assets/72679290/e00163c8-5fed-4779-9f71-d298904d1951)

- WRITE

![image](https://github.com/seo459/AXI_cache_controller/assets/72679290/026fa998-d296-4b0d-985f-b63c7b8047d6)
