YES


Initial Problem
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇
  Temp_Vars:  i1_post, i2_post, i3_post, i4_post, i5_post, i6_post, i7_post, i8_post, n17_post, n21_post, n25_post, n29_post, n33_post, n37_post, n41_post, n45_post, ret18_post, ret22_post, ret26_post, ret30_post, ret34_post, ret38_post, ret42_post, ret46_post, ret_fn120_post, ret_fn124_post, ret_fn128_post, ret_fn132_post, ret_fn136_post, ret_fn140_post, ret_fn144_post, ret_fn148_post, tmp19_post, tmp23_post, tmp27_post, tmp31_post, tmp35_post, tmp39_post, tmp43_post, tmp47_post, tmp___0_post, tmp___1_post, tmp___2_post, tmp___3_post, tmp___4_post, tmp___5_post, tmp___6_post, tmp_post
  Locations:  l0, l1, l2
  Return Locations:  
  Transitions:
  t₁: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇) → l2(i1_post, i2_post, i3_post, i4_post, i5_post, i6_post, i7_post, i8_post, n17_post, n21_post, n25_post, n29_post, n33_post, n37_post, n41_post, n45_post, ret18_post, ret22_post, ret26_post, ret30_post, ret34_post, ret38_post, ret42_post, ret46_post, ret_fn120_post, ret_fn124_post, ret_fn128_post, ret_fn132_post, ret_fn136_post, ret_fn140_post, ret_fn144_post, ret_fn148_post, tmp19_post, tmp23_post, tmp27_post, tmp31_post, tmp35_post, tmp39_post, tmp43_post, tmp47_post, tmp_post, tmp___0_post, tmp___1_post, tmp___2_post, tmp___3_post, tmp___4_post, tmp___5_post, tmp___6_post) :|: X₀ ≤ i1_post ∧ i1_post ≤ X₀ ∧ X₁ ≤ i2_post ∧ i2_post ≤ X₁ ∧ X₂ ≤ i3_post ∧ i3_post ≤ X₂ ∧ X₃ ≤ i4_post ∧ i4_post ≤ X₃ ∧ X₄ ≤ i5_post ∧ i5_post ≤ X₄ ∧ X₅ ≤ i6_post ∧ i6_post ≤ X₅ ∧ X₆ ≤ i7_post ∧ i7_post ≤ X₆ ∧ X₇ ≤ i8_post ∧ i8_post ≤ X₇ ∧ X₈ ≤ n17_post ∧ n17_post ≤ X₈ ∧ X₉ ≤ n21_post ∧ n21_post ≤ X₉ ∧ X₁₀ ≤ n25_post ∧ n25_post ≤ X₁₀ ∧ X₁₁ ≤ n29_post ∧ n29_post ≤ X₁₁ ∧ X₁₂ ≤ n33_post ∧ n33_post ≤ X₁₂ ∧ X₁₃ ≤ n37_post ∧ n37_post ≤ X₁₃ ∧ X₁₄ ≤ n41_post ∧ n41_post ≤ X₁₄ ∧ X₁₅ ≤ n45_post ∧ n45_post ≤ X₁₅ ∧ X₁₆ ≤ ret18_post ∧ ret18_post ≤ X₁₆ ∧ X₁₇ ≤ ret22_post ∧ ret22_post ≤ X₁₇ ∧ X₁₈ ≤ ret26_post ∧ ret26_post ≤ X₁₈ ∧ X₁₉ ≤ ret30_post ∧ ret30_post ≤ X₁₉ ∧ X₂₀ ≤ ret34_post ∧ ret34_post ≤ X₂₀ ∧ X₂₁ ≤ ret38_post ∧ ret38_post ≤ X₂₁ ∧ X₂₂ ≤ ret42_post ∧ ret42_post ≤ X₂₂ ∧ X₂₃ ≤ ret46_post ∧ ret46_post ≤ X₂₃ ∧ X₂₄ ≤ ret_fn120_post ∧ ret_fn120_post ≤ X₂₄ ∧ X₂₅ ≤ ret_fn124_post ∧ ret_fn124_post ≤ X₂₅ ∧ X₂₆ ≤ ret_fn128_post ∧ ret_fn128_post ≤ X₂₆ ∧ X₂₇ ≤ ret_fn132_post ∧ ret_fn132_post ≤ X₂₇ ∧ X₂₈ ≤ ret_fn136_post ∧ ret_fn136_post ≤ X₂₈ ∧ X₂₉ ≤ ret_fn140_post ∧ ret_fn140_post ≤ X₂₉ ∧ X₃₀ ≤ ret_fn144_post ∧ ret_fn144_post ≤ X₃₀ ∧ X₃₁ ≤ ret_fn148_post ∧ ret_fn148_post ≤ X₃₁ ∧ X₃₂ ≤ tmp19_post ∧ tmp19_post ≤ X₃₂ ∧ X₃₃ ≤ tmp23_post ∧ tmp23_post ≤ X₃₃ ∧ X₃₄ ≤ tmp27_post ∧ tmp27_post ≤ X₃₄ ∧ X₃₅ ≤ tmp31_post ∧ tmp31_post ≤ X₃₅ ∧ X₃₆ ≤ tmp35_post ∧ tmp35_post ≤ X₃₆ ∧ X₃₇ ≤ tmp39_post ∧ tmp39_post ≤ X₃₇ ∧ X₃₈ ≤ tmp43_post ∧ tmp43_post ≤ X₃₈ ∧ X₃₉ ≤ tmp47_post ∧ tmp47_post ≤ X₃₉ ∧ X₄₁ ≤ tmp___0_post ∧ tmp___0_post ≤ X₄₁ ∧ X₄₂ ≤ tmp___1_post ∧ tmp___1_post ≤ X₄₂ ∧ X₄₃ ≤ tmp___2_post ∧ tmp___2_post ≤ X₄₃ ∧ X₄₄ ≤ tmp___3_post ∧ tmp___3_post ≤ X₄₄ ∧ X₄₅ ≤ tmp___4_post ∧ tmp___4_post ≤ X₄₅ ∧ X₄₆ ≤ tmp___5_post ∧ tmp___5_post ≤ X₄₆ ∧ X₄₇ ≤ tmp___6_post ∧ tmp___6_post ≤ X₄₇ ∧ X₄₀ ≤ tmp_post ∧ tmp_post ≤ X₄₀
  t₀: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇, X₁₈, X₁₉, X₂₀, X₂₁, X₂₂, X₂₃, X₂₄, X₂₅, X₂₆, X₂₇, X₂₈, X₂₉, X₃₀, X₃₁, X₃₂, X₃₃, X₃₄, X₃₅, X₃₆, X₃₇, X₃₈, X₃₉, X₄₀, X₄₁, X₄₂, X₄₃, X₄₄, X₄₅, X₄₆, X₄₇) → l1(i1_post, i2_post, i3_post, i4_post, i5_post, i6_post, i7_post, i8_post, n17_post, n21_post, n25_post, n29_post, n33_post, n37_post, n41_post, n45_post, ret18_post, ret22_post, ret26_post, ret30_post, ret34_post, ret38_post, ret42_post, ret46_post, ret_fn120_post, ret_fn124_post, ret_fn128_post, ret_fn132_post, ret_fn136_post, ret_fn140_post, ret_fn144_post, ret_fn148_post, tmp19_post, tmp23_post, tmp27_post, tmp31_post, tmp35_post, tmp39_post, tmp43_post, tmp47_post, tmp_post, tmp___0_post, tmp___1_post, tmp___2_post, tmp___3_post, tmp___4_post, tmp___5_post, tmp___6_post) :|: 0 ≤ 0 ∧ n17_post ≤ 2 ∧ n21_post ≤ 2 ∧ n25_post ≤ 2 ∧ n29_post ≤ 2 ∧ n33_post ≤ 2 ∧ n37_post ≤ 2 ∧ n41_post ≤ 2 ∧ n45_post ≤ 2 ∧ 2 ≤ n17_post ∧ 2 ≤ n21_post ∧ 2 ≤ n25_post ∧ 2 ≤ n29_post ∧ 2 ≤ n33_post ∧ 2 ≤ n37_post ∧ 2 ≤ n41_post ∧ 2 ≤ n45_post ∧ tmp_post ≤ i1_post ∧ i1_post ≤ tmp_post ∧ tmp___0_post ≤ i2_post ∧ i2_post ≤ tmp___0_post ∧ tmp___1_post ≤ i3_post ∧ i3_post ≤ tmp___1_post ∧ tmp___2_post ≤ i4_post ∧ i4_post ≤ tmp___2_post ∧ tmp___3_post ≤ i5_post ∧ i5_post ≤ tmp___3_post ∧ tmp___4_post ≤ i6_post ∧ i6_post ≤ tmp___4_post ∧ tmp___5_post ≤ i7_post ∧ i7_post ≤ tmp___5_post ∧ tmp___6_post ≤ i8_post ∧ i8_post ≤ tmp___6_post ∧ ret_fn120_post ≤ ret18_post ∧ tmp19_post ≤ ret18_post ∧ ret18_post ≤ ret_fn120_post ∧ ret18_post ≤ tmp19_post ∧ ret_fn124_post ≤ ret22_post ∧ tmp23_post ≤ ret22_post ∧ ret22_post ≤ ret_fn124_post ∧ ret22_post ≤ tmp23_post ∧ ret_fn128_post ≤ ret26_post ∧ tmp27_post ≤ ret26_post ∧ ret26_post ≤ ret_fn128_post ∧ ret26_post ≤ tmp27_post ∧ ret_fn132_post ≤ ret30_post ∧ tmp31_post ≤ ret30_post ∧ ret30_post ≤ ret_fn132_post ∧ ret30_post ≤ tmp31_post ∧ ret_fn136_post ≤ ret34_post ∧ tmp35_post ≤ ret34_post ∧ ret34_post ≤ ret_fn136_post ∧ ret34_post ≤ tmp35_post ∧ ret_fn140_post ≤ ret38_post ∧ tmp39_post ≤ ret38_post ∧ ret38_post ≤ ret_fn140_post ∧ ret38_post ≤ tmp39_post ∧ ret_fn144_post ≤ ret42_post ∧ tmp43_post ≤ ret42_post ∧ ret42_post ≤ ret_fn144_post ∧ ret42_post ≤ tmp43_post ∧ ret_fn148_post ≤ ret46_post ∧ tmp47_post ≤ ret46_post ∧ ret46_post ≤ ret_fn148_post ∧ ret46_post ≤ tmp47_post ∧ tmp_post ≤ ret_fn120_post ∧ ret_fn120_post ≤ tmp_post ∧ tmp___0_post ≤ ret_fn124_post ∧ ret_fn124_post ≤ tmp___0_post ∧ tmp___1_post ≤ ret_fn128_post ∧ ret_fn128_post ≤ tmp___1_post ∧ tmp___2_post ≤ ret_fn132_post ∧ ret_fn132_post ≤ tmp___2_post ∧ tmp___3_post ≤ ret_fn136_post ∧ ret_fn136_post ≤ tmp___3_post ∧ tmp___4_post ≤ ret_fn140_post ∧ ret_fn140_post ≤ tmp___4_post ∧ tmp___5_post ≤ ret_fn144_post ∧ ret_fn144_post ≤ tmp___5_post ∧ tmp___6_post ≤ ret_fn148_post ∧ ret_fn148_post ≤ tmp___6_post


Preprocessing
  Eliminate variables [X₀; X₁; X₂; X₃; X₄; X₅; X₆; X₇; X₈; X₉; X₁₀; X₁₁; X₁₂; X₁₃; X₁₄; X₁₅; X₁₆; X₁₇; X₁₈; X₁₉; X₂₀; X₂₁; X₂₂; X₂₃; X₂₄; X₂₅; X₂₆; X₂₇; X₂₈; X₂₉; X₃₀; X₃₁; X₃₂; X₃₃; X₃₄; X₃₅; X₃₆; X₃₇; X₃₈; X₃₉; X₄₀; X₄₁; X₄₂; X₄₃; X₄₄; X₄₅; X₄₆; X₄₇] that do not contribute to the problem


Problem after Preprocessing
  Start:  l0
  Program_Vars:  
  Temp_Vars:  i1_post, i2_post, i3_post, i4_post, i5_post, i6_post, i7_post, i8_post, ret18_post, ret22_post, ret26_post, ret30_post, ret34_post, ret38_post, ret42_post, ret46_post, ret_fn120_post, ret_fn124_post, ret_fn128_post, ret_fn132_post, ret_fn136_post, ret_fn140_post, ret_fn144_post, ret_fn148_post, tmp19_post, tmp23_post, tmp27_post, tmp31_post, tmp35_post, tmp39_post, tmp43_post, tmp47_post, tmp___0_post, tmp___1_post, tmp___2_post, tmp___3_post, tmp___4_post, tmp___5_post, tmp___6_post, tmp_post
  Locations:  l0, l1, l2
  Return Locations:  
  Transitions:
  t₄: l0 → l2
  t₅: l2 → l1 :|: 0 ≤ 0 ∧ tmp_post ≤ i1_post ∧ i1_post ≤ tmp_post ∧ tmp___0_post ≤ i2_post ∧ i2_post ≤ tmp___0_post ∧ tmp___1_post ≤ i3_post ∧ i3_post ≤ tmp___1_post ∧ tmp___2_post ≤ i4_post ∧ i4_post ≤ tmp___2_post ∧ tmp___3_post ≤ i5_post ∧ i5_post ≤ tmp___3_post ∧ tmp___4_post ≤ i6_post ∧ i6_post ≤ tmp___4_post ∧ tmp___5_post ≤ i7_post ∧ i7_post ≤ tmp___5_post ∧ tmp___6_post ≤ i8_post ∧ i8_post ≤ tmp___6_post ∧ ret_fn120_post ≤ ret18_post ∧ tmp19_post ≤ ret18_post ∧ ret18_post ≤ ret_fn120_post ∧ ret18_post ≤ tmp19_post ∧ ret_fn124_post ≤ ret22_post ∧ tmp23_post ≤ ret22_post ∧ ret22_post ≤ ret_fn124_post ∧ ret22_post ≤ tmp23_post ∧ ret_fn128_post ≤ ret26_post ∧ tmp27_post ≤ ret26_post ∧ ret26_post ≤ ret_fn128_post ∧ ret26_post ≤ tmp27_post ∧ ret_fn132_post ≤ ret30_post ∧ tmp31_post ≤ ret30_post ∧ ret30_post ≤ ret_fn132_post ∧ ret30_post ≤ tmp31_post ∧ ret_fn136_post ≤ ret34_post ∧ tmp35_post ≤ ret34_post ∧ ret34_post ≤ ret_fn136_post ∧ ret34_post ≤ tmp35_post ∧ ret_fn140_post ≤ ret38_post ∧ tmp39_post ≤ ret38_post ∧ ret38_post ≤ ret_fn140_post ∧ ret38_post ≤ tmp39_post ∧ ret_fn144_post ≤ ret42_post ∧ tmp43_post ≤ ret42_post ∧ ret42_post ≤ ret_fn144_post ∧ ret42_post ≤ tmp43_post ∧ ret_fn148_post ≤ ret46_post ∧ tmp47_post ≤ ret46_post ∧ ret46_post ≤ ret_fn148_post ∧ ret46_post ≤ tmp47_post ∧ tmp_post ≤ ret_fn120_post ∧ ret_fn120_post ≤ tmp_post ∧ tmp___0_post ≤ ret_fn124_post ∧ ret_fn124_post ≤ tmp___0_post ∧ tmp___1_post ≤ ret_fn128_post ∧ ret_fn128_post ≤ tmp___1_post ∧ tmp___2_post ≤ ret_fn132_post ∧ ret_fn132_post ≤ tmp___2_post ∧ tmp___3_post ≤ ret_fn136_post ∧ ret_fn136_post ≤ tmp___3_post ∧ tmp___4_post ≤ ret_fn140_post ∧ ret_fn140_post ≤ tmp___4_post ∧ tmp___5_post ≤ ret_fn144_post ∧ ret_fn144_post ≤ tmp___5_post ∧ tmp___6_post ≤ ret_fn148_post ∧ ret_fn148_post ≤ tmp___6_post


All Bounds
Termination behavior
  Overall termination: Finite
    t₄: Finite
    t₅: Finite



