INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:19:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 buffer27/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            buffer27/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.207ns (27.908%)  route 3.118ns (72.092%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=627, unset)          0.508     0.508    buffer27/clk
                         FDRE                                         r  buffer27/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer27/outs_reg[0]/Q
                         net (fo=5, unplaced)         0.267     1.001    buffer27/buffer27_outs[0]
                         LUT2 (Prop_lut2_I0_O)        0.126     1.127 r  buffer27/result0_carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     1.127    cmpi1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     1.411 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     1.418    cmpi1/result0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     1.553 r  cmpi1/result0_carry__0/CO[0]
                         net (fo=36, unplaced)        0.246     1.799    init16/control/CO[0]
                         LUT3 (Prop_lut3_I2_O)        0.131     1.930 r  init16/control/outputValid_i_5__1/O
                         net (fo=7, unplaced)         0.279     2.209    buffer47/fifo/init16_outs
                         LUT6 (Prop_lut6_I1_O)        0.043     2.252 r  buffer47/fifo/B_loadEn_INST_0_i_6/O
                         net (fo=5, unplaced)         0.250     2.502    buffer23/outputValid_reg_1
                         LUT3 (Prop_lut3_I1_O)        0.043     2.545 f  buffer23/B_loadEn_INST_0_i_4/O
                         net (fo=3, unplaced)         0.262     2.807    fork18/generateBlocks[1].regblock/fullReg_reg
                         LUT2 (Prop_lut2_I1_O)        0.043     2.850 r  fork18/generateBlocks[1].regblock/fullReg_i_3__9/O
                         net (fo=2, unplaced)         0.255     3.105    fork25/control/generateBlocks[7].regblock/transmitValue_reg_5
                         LUT6 (Prop_lut6_I5_O)        0.043     3.148 f  fork25/control/generateBlocks[7].regblock/transmitValue_i_2__34/O
                         net (fo=3, unplaced)         0.723     3.871    fork25/control/generateBlocks[7].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.914 f  fork25/control/generateBlocks[7].regblock/transmitValue_i_6/O
                         net (fo=1, unplaced)         0.244     4.158    buffer26/control/transmitValue_reg_4
                         LUT6 (Prop_lut6_I5_O)        0.043     4.201 r  buffer26/control/transmitValue_i_3__0/O
                         net (fo=16, unplaced)        0.298     4.499    control_merge2/tehb/control/transmitValue_reg_5
                         LUT4 (Prop_lut4_I2_O)        0.047     4.546 r  control_merge2/tehb/control/outs[7]_i_1/O
                         net (fo=9, unplaced)         0.287     4.833    buffer27/E[0]
                         FDRE                                         r  buffer27/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=627, unset)          0.483     8.683    buffer27/clk
                         FDRE                                         r  buffer27/outs_reg[0]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     8.455    buffer27/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  3.622    




