strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f271c331390>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f271c331150>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f271c2ce290>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="16:AS
q = ram[addr];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ram', 'addr']"];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f271c331550>",
		clk_sens=True,
		fillcolor=gold,
		label="19:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['we', 'data']"];
	"19:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f271c33dc50>",
		fillcolor=firebrick,
		label="22:NS
ram[addr] <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f271c33dc50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"21:IF" -> "22:NS"	[cond="['we']",
		label=we,
		lineno=21];
	"Leaf_19:AL"	[def_var="['ram']",
		label="Leaf_19:AL"];
	"22:NS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"Leaf_19:AL" -> "16:AS";
}
