// Seed: 3221710651
module module_0 ();
  wand id_1;
  logic [7:0] id_2;
  id_3(
      (1 + id_1 ^ 1), 1
  );
  wire id_4, id_5, id_6;
  generate
    wire id_7;
  endgenerate
  id_8 :
  assert property (@(posedge 1) id_2[1][""]) id_8 <= 1;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input wor id_2,
    input wand id_3,
    input supply0 id_4,
    input logic id_5,
    output wor id_6,
    output wand id_7,
    input supply0 id_8,
    output logic id_9
);
  wire id_11, id_12, id_13, id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_8 = 0;
  wire id_15;
  final
    #1 begin : LABEL_0
      id_9.id_5 <= 1'b0;
    end
  supply0 id_16 = 1;
endmodule
