#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc7f0a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc7f230 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0xc708c0 .functor NOT 1, L_0xcb5380, C4<0>, C4<0>, C4<0>;
L_0xcb5130 .functor XOR 2, L_0xcb4ed0, L_0xcb5090, C4<00>, C4<00>;
L_0xcb5270 .functor XOR 2, L_0xcb5130, L_0xcb51a0, C4<00>, C4<00>;
v0xcb3350_0 .net *"_ivl_10", 1 0, L_0xcb51a0;  1 drivers
v0xcb3450_0 .net *"_ivl_12", 1 0, L_0xcb5270;  1 drivers
v0xcb3530_0 .net *"_ivl_2", 1 0, L_0xcb4e30;  1 drivers
v0xcb35f0_0 .net *"_ivl_4", 1 0, L_0xcb4ed0;  1 drivers
v0xcb36d0_0 .net *"_ivl_6", 1 0, L_0xcb5090;  1 drivers
v0xcb3800_0 .net *"_ivl_8", 1 0, L_0xcb5130;  1 drivers
v0xcb38e0_0 .net "a", 0 0, v0xcb1fb0_0;  1 drivers
v0xcb3980_0 .net "b", 0 0, v0xcb2050_0;  1 drivers
v0xcb3a20_0 .net "cin", 0 0, v0xcb20f0_0;  1 drivers
v0xcb3b50_0 .var "clk", 0 0;
v0xcb3bf0_0 .net "cout_dut", 0 0, L_0xcb4cd0;  1 drivers
v0xcb3c90_0 .net "cout_ref", 0 0, L_0xcb4320;  1 drivers
v0xcb3d30_0 .var/2u "stats1", 223 0;
v0xcb3dd0_0 .var/2u "strobe", 0 0;
v0xcb3e70_0 .net "sum_dut", 0 0, L_0xc70f60;  1 drivers
v0xcb3f10_0 .net "sum_ref", 0 0, L_0xcb43c0;  1 drivers
v0xcb3fe0_0 .net "tb_match", 0 0, L_0xcb5380;  1 drivers
v0xcb4080_0 .net "tb_mismatch", 0 0, L_0xc708c0;  1 drivers
v0xcb4120_0 .net "wavedrom_enable", 0 0, v0xcb2230_0;  1 drivers
v0xcb41f0_0 .net "wavedrom_title", 511 0, v0xcb2320_0;  1 drivers
L_0xcb4e30 .concat [ 1 1 0 0], L_0xcb43c0, L_0xcb4320;
L_0xcb4ed0 .concat [ 1 1 0 0], L_0xcb43c0, L_0xcb4320;
L_0xcb5090 .concat [ 1 1 0 0], L_0xc70f60, L_0xcb4cd0;
L_0xcb51a0 .concat [ 1 1 0 0], L_0xcb43c0, L_0xcb4320;
L_0xcb5380 .cmp/eeq 2, L_0xcb4e30, L_0xcb5270;
S_0xc84610 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0xc7f230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fc4c5fcb060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc7a2d0_0 .net *"_ivl_10", 0 0, L_0x7fc4c5fcb060;  1 drivers
v0xc70670_0 .net *"_ivl_11", 1 0, L_0xcb4730;  1 drivers
v0xc70990_0 .net *"_ivl_13", 1 0, L_0xcb4870;  1 drivers
L_0x7fc4c5fcb0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc70ce0_0 .net *"_ivl_16", 0 0, L_0x7fc4c5fcb0a8;  1 drivers
v0xc71070_0 .net *"_ivl_17", 1 0, L_0xcb49e0;  1 drivers
v0xc71400_0 .net *"_ivl_3", 1 0, L_0xcb4500;  1 drivers
L_0x7fc4c5fcb018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc71790_0 .net *"_ivl_6", 0 0, L_0x7fc4c5fcb018;  1 drivers
v0xcb1290_0 .net *"_ivl_7", 1 0, L_0xcb45a0;  1 drivers
v0xcb1370_0 .net "a", 0 0, v0xcb1fb0_0;  alias, 1 drivers
v0xcb1430_0 .net "b", 0 0, v0xcb2050_0;  alias, 1 drivers
v0xcb14f0_0 .net "cin", 0 0, v0xcb20f0_0;  alias, 1 drivers
v0xcb15b0_0 .net "cout", 0 0, L_0xcb4320;  alias, 1 drivers
v0xcb1670_0 .net "sum", 0 0, L_0xcb43c0;  alias, 1 drivers
L_0xcb4320 .part L_0xcb49e0, 1, 1;
L_0xcb43c0 .part L_0xcb49e0, 0, 1;
L_0xcb4500 .concat [ 1 1 0 0], v0xcb1fb0_0, L_0x7fc4c5fcb018;
L_0xcb45a0 .concat [ 1 1 0 0], v0xcb2050_0, L_0x7fc4c5fcb060;
L_0xcb4730 .arith/sum 2, L_0xcb4500, L_0xcb45a0;
L_0xcb4870 .concat [ 1 1 0 0], v0xcb20f0_0, L_0x7fc4c5fcb0a8;
L_0xcb49e0 .arith/sum 2, L_0xcb4730, L_0xcb4870;
S_0xcb17d0 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0xc7f230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xcb1fb0_0 .var "a", 0 0;
v0xcb2050_0 .var "b", 0 0;
v0xcb20f0_0 .var "cin", 0 0;
v0xcb2190_0 .net "clk", 0 0, v0xcb3b50_0;  1 drivers
v0xcb2230_0 .var "wavedrom_enable", 0 0;
v0xcb2320_0 .var "wavedrom_title", 511 0;
E_0xc7e910/0 .event negedge, v0xcb2190_0;
E_0xc7e910/1 .event posedge, v0xcb2190_0;
E_0xc7e910 .event/or E_0xc7e910/0, E_0xc7e910/1;
E_0xc7eb60 .event negedge, v0xcb2190_0;
E_0xc699f0 .event posedge, v0xcb2190_0;
S_0xcb1ab0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xcb17d0;
 .timescale -12 -12;
v0xcb1cb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xcb1db0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xcb17d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xcb2480 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0xc7f230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0xc70c10 .functor XOR 1, v0xcb1fb0_0, v0xcb2050_0, C4<0>, C4<0>;
L_0xc70f60 .functor XOR 1, L_0xc70c10, v0xcb20f0_0, C4<0>, C4<0>;
L_0xc712f0 .functor AND 1, v0xcb1fb0_0, v0xcb2050_0, C4<1>, C4<1>;
L_0xc71680 .functor AND 1, v0xcb1fb0_0, v0xcb20f0_0, C4<1>, C4<1>;
L_0xc85310 .functor OR 1, L_0xc712f0, L_0xc71680, C4<0>, C4<0>;
L_0xc7d1b0 .functor AND 1, v0xcb2050_0, v0xcb20f0_0, C4<1>, C4<1>;
L_0xcb4cd0 .functor OR 1, L_0xc85310, L_0xc7d1b0, C4<0>, C4<0>;
v0xcb2740_0 .net *"_ivl_0", 0 0, L_0xc70c10;  1 drivers
v0xcb2820_0 .net *"_ivl_10", 0 0, L_0xc7d1b0;  1 drivers
v0xcb2900_0 .net *"_ivl_4", 0 0, L_0xc712f0;  1 drivers
v0xcb29f0_0 .net *"_ivl_6", 0 0, L_0xc71680;  1 drivers
v0xcb2ad0_0 .net *"_ivl_8", 0 0, L_0xc85310;  1 drivers
v0xcb2c00_0 .net "a", 0 0, v0xcb1fb0_0;  alias, 1 drivers
v0xcb2cf0_0 .net "b", 0 0, v0xcb2050_0;  alias, 1 drivers
v0xcb2de0_0 .net "cin", 0 0, v0xcb20f0_0;  alias, 1 drivers
v0xcb2ed0_0 .net "cout", 0 0, L_0xcb4cd0;  alias, 1 drivers
v0xcb3020_0 .net "sum", 0 0, L_0xc70f60;  alias, 1 drivers
S_0xcb3180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xc7f230;
 .timescale -12 -12;
E_0xc7e6b0 .event anyedge, v0xcb3dd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xcb3dd0_0;
    %nor/r;
    %assign/vec4 v0xcb3dd0_0, 0;
    %wait E_0xc7e6b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xcb17d0;
T_3 ;
    %wait E_0xc699f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xcb20f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb2050_0, 0;
    %assign/vec4 v0xcb1fb0_0, 0;
    %wait E_0xc699f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xcb20f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb2050_0, 0;
    %assign/vec4 v0xcb1fb0_0, 0;
    %wait E_0xc699f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xcb20f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb2050_0, 0;
    %assign/vec4 v0xcb1fb0_0, 0;
    %wait E_0xc699f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xcb20f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb2050_0, 0;
    %assign/vec4 v0xcb1fb0_0, 0;
    %wait E_0xc699f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xcb20f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb2050_0, 0;
    %assign/vec4 v0xcb1fb0_0, 0;
    %wait E_0xc699f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xcb20f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb2050_0, 0;
    %assign/vec4 v0xcb1fb0_0, 0;
    %wait E_0xc699f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xcb20f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb2050_0, 0;
    %assign/vec4 v0xcb1fb0_0, 0;
    %wait E_0xc7eb60;
    %fork TD_tb.stim1.wavedrom_stop, S_0xcb1db0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc7e910;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xcb20f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb2050_0, 0;
    %assign/vec4 v0xcb1fb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xc7f230;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcb3b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcb3dd0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xc7f230;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xcb3b50_0;
    %inv;
    %store/vec4 v0xcb3b50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xc7f230;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0xcb2190_0, v0xcb4080_0, v0xcb38e0_0, v0xcb3980_0, v0xcb3a20_0, v0xcb3c90_0, v0xcb3bf0_0, v0xcb3f10_0, v0xcb3e70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xc7f230;
T_7 ;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xc7f230;
T_8 ;
    %wait E_0xc7e910;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcb3d30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcb3d30_0, 4, 32;
    %load/vec4 v0xcb3fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcb3d30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcb3d30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcb3d30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xcb3c90_0;
    %load/vec4 v0xcb3c90_0;
    %load/vec4 v0xcb3bf0_0;
    %xor;
    %load/vec4 v0xcb3c90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcb3d30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcb3d30_0, 4, 32;
T_8.4 ;
    %load/vec4 v0xcb3f10_0;
    %load/vec4 v0xcb3f10_0;
    %load/vec4 v0xcb3e70_0;
    %xor;
    %load/vec4 v0xcb3f10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcb3d30_0, 4, 32;
T_8.10 ;
    %load/vec4 v0xcb3d30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcb3d30_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/machine/fadd/iter0/response2/top_module.sv";
