--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/paul/Software/Xilinx_ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf
-ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG" PERIOD = 83.3333333 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKIN
  Logical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKIN
  Logical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 79.763ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKIN
  Logical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLOCK_DIVIDE_BY_TWO/CLKDV_BUF" 
derived from  NET "CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 
50%;  multiplied by 2.00 to 166.667 nS and duty cycle corrected to HIGH 83.333 
nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6570 paths analyzed, 1135 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.704ns.
--------------------------------------------------------------------------------

Paths for end point UART/transmit/buf/count_width_loop[3].register_bit (SLICE_X11Y21.CIN), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     157.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART/program_rom/ram_1024_x_18 (RAM)
  Destination:          UART/transmit/buf/count_width_loop[3].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      8.679ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.431 - 0.456)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART/program_rom/ram_1024_x_18 to UART/transmit/buf/count_width_loop[3].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA6     Trcko_DOWA            2.107   UART/program_rom/ram_1024_x_18
                                                       UART/program_rom/ram_1024_x_18
    SLICE_X10Y6.F3       net (fanout=10)       1.133   UART/instruction<6>
    SLICE_X10Y6.X        Tilo                  0.601   UART/alarm
                                                       UART/processor/reg_loop[0].register_bit.SLICEM_F
    SLICE_X11Y9.G4       net (fanout=1)        0.268   UART/processor/sy<0>
    SLICE_X11Y9.Y        Tilo                  0.561   UART/read_from_uart
                                                       UART/processor/reg_loop[0].operand_select_mux
    SLICE_X10Y19.G3      net (fanout=44)       0.938   UART/port_id<0>
    SLICE_X10Y19.Y       Tilo                  0.616   UART/transmit/buf/valid_write
                                                       UART/write_to_uart1
    SLICE_X10Y19.F3      net (fanout=6)        0.041   UART/write_to_uart
    SLICE_X10Y19.X       Tilo                  0.601   UART/transmit/buf/valid_write
                                                       UART/transmit/buf/valid_lut
    SLICE_X11Y20.BX      net (fanout=5)        0.347   UART/transmit/buf/valid_write
    SLICE_X11Y20.COUT    Tbxcy                 0.762   UART/transmit/buf/pointer<0>
                                                       UART/transmit/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       UART/transmit/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X11Y21.CIN     net (fanout=1)        0.000   UART/transmit/buf/count_carry<1>
    SLICE_X11Y21.CLK     Tcinck                0.704   UART/transmit/buf/pointer<2>
                                                       UART/transmit/buf/count_width_loop[2].mid_count.count_muxcy
                                                       UART/transmit/buf/count_width_loop[3].upper_count.count_xor
                                                       UART/transmit/buf/count_width_loop[3].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      8.679ns (5.952ns logic, 2.727ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     158.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART/program_rom/ram_1024_x_18 (RAM)
  Destination:          UART/transmit/buf/count_width_loop[3].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      8.430ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.431 - 0.456)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART/program_rom/ram_1024_x_18 to UART/transmit/buf/count_width_loop[3].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA6     Trcko_DOWA            2.107   UART/program_rom/ram_1024_x_18
                                                       UART/program_rom/ram_1024_x_18
    SLICE_X10Y6.F3       net (fanout=10)       1.133   UART/instruction<6>
    SLICE_X10Y6.X        Tilo                  0.601   UART/alarm
                                                       UART/processor/reg_loop[0].register_bit.SLICEM_F
    SLICE_X11Y9.G4       net (fanout=1)        0.268   UART/processor/sy<0>
    SLICE_X11Y9.Y        Tilo                  0.561   UART/read_from_uart
                                                       UART/processor/reg_loop[0].operand_select_mux
    SLICE_X10Y19.G3      net (fanout=44)       0.938   UART/port_id<0>
    SLICE_X10Y19.Y       Tilo                  0.616   UART/transmit/buf/valid_write
                                                       UART/write_to_uart1
    SLICE_X11Y20.G3      net (fanout=6)        0.493   UART/write_to_uart
    SLICE_X11Y20.COUT    Topcyg                1.009   UART/transmit/buf/pointer<0>
                                                       UART/transmit/buf/count_width_loop[1].count_lut
                                                       UART/transmit/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X11Y21.CIN     net (fanout=1)        0.000   UART/transmit/buf/count_carry<1>
    SLICE_X11Y21.CLK     Tcinck                0.704   UART/transmit/buf/pointer<2>
                                                       UART/transmit/buf/count_width_loop[2].mid_count.count_muxcy
                                                       UART/transmit/buf/count_width_loop[3].upper_count.count_xor
                                                       UART/transmit/buf/count_width_loop[3].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      8.430ns (5.598ns logic, 2.832ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     158.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART/program_rom/ram_1024_x_18 (RAM)
  Destination:          UART/transmit/buf/count_width_loop[3].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      8.429ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.431 - 0.456)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART/program_rom/ram_1024_x_18 to UART/transmit/buf/count_width_loop[3].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA5     Trcko_DOWA            2.107   UART/program_rom/ram_1024_x_18
                                                       UART/program_rom/ram_1024_x_18
    SLICE_X10Y6.F2       net (fanout=10)       0.883   UART/instruction<5>
    SLICE_X10Y6.X        Tilo                  0.601   UART/alarm
                                                       UART/processor/reg_loop[0].register_bit.SLICEM_F
    SLICE_X11Y9.G4       net (fanout=1)        0.268   UART/processor/sy<0>
    SLICE_X11Y9.Y        Tilo                  0.561   UART/read_from_uart
                                                       UART/processor/reg_loop[0].operand_select_mux
    SLICE_X10Y19.G3      net (fanout=44)       0.938   UART/port_id<0>
    SLICE_X10Y19.Y       Tilo                  0.616   UART/transmit/buf/valid_write
                                                       UART/write_to_uart1
    SLICE_X10Y19.F3      net (fanout=6)        0.041   UART/write_to_uart
    SLICE_X10Y19.X       Tilo                  0.601   UART/transmit/buf/valid_write
                                                       UART/transmit/buf/valid_lut
    SLICE_X11Y20.BX      net (fanout=5)        0.347   UART/transmit/buf/valid_write
    SLICE_X11Y20.COUT    Tbxcy                 0.762   UART/transmit/buf/pointer<0>
                                                       UART/transmit/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       UART/transmit/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X11Y21.CIN     net (fanout=1)        0.000   UART/transmit/buf/count_carry<1>
    SLICE_X11Y21.CLK     Tcinck                0.704   UART/transmit/buf/pointer<2>
                                                       UART/transmit/buf/count_width_loop[2].mid_count.count_muxcy
                                                       UART/transmit/buf/count_width_loop[3].upper_count.count_xor
                                                       UART/transmit/buf/count_width_loop[3].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      8.429ns (5.952ns logic, 2.477ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------

Paths for end point UART/transmit/buf/count_width_loop[1].register_bit (SLICE_X11Y20.BX), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     158.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART/program_rom/ram_1024_x_18 (RAM)
  Destination:          UART/transmit/buf/count_width_loop[1].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      8.638ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.431 - 0.456)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART/program_rom/ram_1024_x_18 to UART/transmit/buf/count_width_loop[1].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA6     Trcko_DOWA            2.107   UART/program_rom/ram_1024_x_18
                                                       UART/program_rom/ram_1024_x_18
    SLICE_X10Y6.F3       net (fanout=10)       1.133   UART/instruction<6>
    SLICE_X10Y6.X        Tilo                  0.601   UART/alarm
                                                       UART/processor/reg_loop[0].register_bit.SLICEM_F
    SLICE_X11Y9.G4       net (fanout=1)        0.268   UART/processor/sy<0>
    SLICE_X11Y9.Y        Tilo                  0.561   UART/read_from_uart
                                                       UART/processor/reg_loop[0].operand_select_mux
    SLICE_X10Y19.G3      net (fanout=44)       0.938   UART/port_id<0>
    SLICE_X10Y19.Y       Tilo                  0.616   UART/transmit/buf/valid_write
                                                       UART/write_to_uart1
    SLICE_X10Y19.F3      net (fanout=6)        0.041   UART/write_to_uart
    SLICE_X10Y19.X       Tilo                  0.601   UART/transmit/buf/valid_write
                                                       UART/transmit/buf/valid_lut
    SLICE_X11Y20.BX      net (fanout=5)        0.347   UART/transmit/buf/valid_write
    SLICE_X11Y20.CLK     Tdick                 1.425   UART/transmit/buf/pointer<0>
                                                       UART/transmit/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       UART/transmit/buf/count_width_loop[1].mid_count.count_xor
                                                       UART/transmit/buf/count_width_loop[1].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      8.638ns (5.911ns logic, 2.727ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     158.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART/program_rom/ram_1024_x_18 (RAM)
  Destination:          UART/transmit/buf/count_width_loop[1].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      8.388ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.431 - 0.456)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART/program_rom/ram_1024_x_18 to UART/transmit/buf/count_width_loop[1].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA5     Trcko_DOWA            2.107   UART/program_rom/ram_1024_x_18
                                                       UART/program_rom/ram_1024_x_18
    SLICE_X10Y6.F2       net (fanout=10)       0.883   UART/instruction<5>
    SLICE_X10Y6.X        Tilo                  0.601   UART/alarm
                                                       UART/processor/reg_loop[0].register_bit.SLICEM_F
    SLICE_X11Y9.G4       net (fanout=1)        0.268   UART/processor/sy<0>
    SLICE_X11Y9.Y        Tilo                  0.561   UART/read_from_uart
                                                       UART/processor/reg_loop[0].operand_select_mux
    SLICE_X10Y19.G3      net (fanout=44)       0.938   UART/port_id<0>
    SLICE_X10Y19.Y       Tilo                  0.616   UART/transmit/buf/valid_write
                                                       UART/write_to_uart1
    SLICE_X10Y19.F3      net (fanout=6)        0.041   UART/write_to_uart
    SLICE_X10Y19.X       Tilo                  0.601   UART/transmit/buf/valid_write
                                                       UART/transmit/buf/valid_lut
    SLICE_X11Y20.BX      net (fanout=5)        0.347   UART/transmit/buf/valid_write
    SLICE_X11Y20.CLK     Tdick                 1.425   UART/transmit/buf/pointer<0>
                                                       UART/transmit/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       UART/transmit/buf/count_width_loop[1].mid_count.count_xor
                                                       UART/transmit/buf/count_width_loop[1].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      8.388ns (5.911ns logic, 2.477ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     158.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART/program_rom/ram_1024_x_18 (RAM)
  Destination:          UART/transmit/buf/count_width_loop[1].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      8.270ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.431 - 0.456)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART/program_rom/ram_1024_x_18 to UART/transmit/buf/count_width_loop[1].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA7     Trcko_DOWA            2.107   UART/program_rom/ram_1024_x_18
                                                       UART/program_rom/ram_1024_x_18
    SLICE_X10Y6.F4       net (fanout=10)       0.765   UART/instruction<7>
    SLICE_X10Y6.X        Tilo                  0.601   UART/alarm
                                                       UART/processor/reg_loop[0].register_bit.SLICEM_F
    SLICE_X11Y9.G4       net (fanout=1)        0.268   UART/processor/sy<0>
    SLICE_X11Y9.Y        Tilo                  0.561   UART/read_from_uart
                                                       UART/processor/reg_loop[0].operand_select_mux
    SLICE_X10Y19.G3      net (fanout=44)       0.938   UART/port_id<0>
    SLICE_X10Y19.Y       Tilo                  0.616   UART/transmit/buf/valid_write
                                                       UART/write_to_uart1
    SLICE_X10Y19.F3      net (fanout=6)        0.041   UART/write_to_uart
    SLICE_X10Y19.X       Tilo                  0.601   UART/transmit/buf/valid_write
                                                       UART/transmit/buf/valid_lut
    SLICE_X11Y20.BX      net (fanout=5)        0.347   UART/transmit/buf/valid_write
    SLICE_X11Y20.CLK     Tdick                 1.425   UART/transmit/buf/pointer<0>
                                                       UART/transmit/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       UART/transmit/buf/count_width_loop[1].mid_count.count_xor
                                                       UART/transmit/buf/count_width_loop[1].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      8.270ns (5.911ns logic, 2.359ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point UART/transmit/buf/count_width_loop[2].register_bit (SLICE_X11Y21.CIN), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     158.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART/program_rom/ram_1024_x_18 (RAM)
  Destination:          UART/transmit/buf/count_width_loop[2].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      8.504ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.431 - 0.456)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART/program_rom/ram_1024_x_18 to UART/transmit/buf/count_width_loop[2].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA6     Trcko_DOWA            2.107   UART/program_rom/ram_1024_x_18
                                                       UART/program_rom/ram_1024_x_18
    SLICE_X10Y6.F3       net (fanout=10)       1.133   UART/instruction<6>
    SLICE_X10Y6.X        Tilo                  0.601   UART/alarm
                                                       UART/processor/reg_loop[0].register_bit.SLICEM_F
    SLICE_X11Y9.G4       net (fanout=1)        0.268   UART/processor/sy<0>
    SLICE_X11Y9.Y        Tilo                  0.561   UART/read_from_uart
                                                       UART/processor/reg_loop[0].operand_select_mux
    SLICE_X10Y19.G3      net (fanout=44)       0.938   UART/port_id<0>
    SLICE_X10Y19.Y       Tilo                  0.616   UART/transmit/buf/valid_write
                                                       UART/write_to_uart1
    SLICE_X10Y19.F3      net (fanout=6)        0.041   UART/write_to_uart
    SLICE_X10Y19.X       Tilo                  0.601   UART/transmit/buf/valid_write
                                                       UART/transmit/buf/valid_lut
    SLICE_X11Y20.BX      net (fanout=5)        0.347   UART/transmit/buf/valid_write
    SLICE_X11Y20.COUT    Tbxcy                 0.762   UART/transmit/buf/pointer<0>
                                                       UART/transmit/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       UART/transmit/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X11Y21.CIN     net (fanout=1)        0.000   UART/transmit/buf/count_carry<1>
    SLICE_X11Y21.CLK     Tcinck                0.529   UART/transmit/buf/pointer<2>
                                                       UART/transmit/buf/count_width_loop[2].mid_count.count_xor
                                                       UART/transmit/buf/count_width_loop[2].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      8.504ns (5.777ns logic, 2.727ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     158.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART/program_rom/ram_1024_x_18 (RAM)
  Destination:          UART/transmit/buf/count_width_loop[2].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      8.255ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.431 - 0.456)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART/program_rom/ram_1024_x_18 to UART/transmit/buf/count_width_loop[2].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA6     Trcko_DOWA            2.107   UART/program_rom/ram_1024_x_18
                                                       UART/program_rom/ram_1024_x_18
    SLICE_X10Y6.F3       net (fanout=10)       1.133   UART/instruction<6>
    SLICE_X10Y6.X        Tilo                  0.601   UART/alarm
                                                       UART/processor/reg_loop[0].register_bit.SLICEM_F
    SLICE_X11Y9.G4       net (fanout=1)        0.268   UART/processor/sy<0>
    SLICE_X11Y9.Y        Tilo                  0.561   UART/read_from_uart
                                                       UART/processor/reg_loop[0].operand_select_mux
    SLICE_X10Y19.G3      net (fanout=44)       0.938   UART/port_id<0>
    SLICE_X10Y19.Y       Tilo                  0.616   UART/transmit/buf/valid_write
                                                       UART/write_to_uart1
    SLICE_X11Y20.G3      net (fanout=6)        0.493   UART/write_to_uart
    SLICE_X11Y20.COUT    Topcyg                1.009   UART/transmit/buf/pointer<0>
                                                       UART/transmit/buf/count_width_loop[1].count_lut
                                                       UART/transmit/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X11Y21.CIN     net (fanout=1)        0.000   UART/transmit/buf/count_carry<1>
    SLICE_X11Y21.CLK     Tcinck                0.529   UART/transmit/buf/pointer<2>
                                                       UART/transmit/buf/count_width_loop[2].mid_count.count_xor
                                                       UART/transmit/buf/count_width_loop[2].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      8.255ns (5.423ns logic, 2.832ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     158.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART/program_rom/ram_1024_x_18 (RAM)
  Destination:          UART/transmit/buf/count_width_loop[2].register_bit (FF)
  Requirement:          166.666ns
  Data Path Delay:      8.254ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.431 - 0.456)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 166.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: UART/program_rom/ram_1024_x_18 to UART/transmit/buf/count_width_loop[2].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA5     Trcko_DOWA            2.107   UART/program_rom/ram_1024_x_18
                                                       UART/program_rom/ram_1024_x_18
    SLICE_X10Y6.F2       net (fanout=10)       0.883   UART/instruction<5>
    SLICE_X10Y6.X        Tilo                  0.601   UART/alarm
                                                       UART/processor/reg_loop[0].register_bit.SLICEM_F
    SLICE_X11Y9.G4       net (fanout=1)        0.268   UART/processor/sy<0>
    SLICE_X11Y9.Y        Tilo                  0.561   UART/read_from_uart
                                                       UART/processor/reg_loop[0].operand_select_mux
    SLICE_X10Y19.G3      net (fanout=44)       0.938   UART/port_id<0>
    SLICE_X10Y19.Y       Tilo                  0.616   UART/transmit/buf/valid_write
                                                       UART/write_to_uart1
    SLICE_X10Y19.F3      net (fanout=6)        0.041   UART/write_to_uart
    SLICE_X10Y19.X       Tilo                  0.601   UART/transmit/buf/valid_write
                                                       UART/transmit/buf/valid_lut
    SLICE_X11Y20.BX      net (fanout=5)        0.347   UART/transmit/buf/valid_write
    SLICE_X11Y20.COUT    Tbxcy                 0.762   UART/transmit/buf/pointer<0>
                                                       UART/transmit/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       UART/transmit/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X11Y21.CIN     net (fanout=1)        0.000   UART/transmit/buf/count_carry<1>
    SLICE_X11Y21.CLK     Tcinck                0.529   UART/transmit/buf/pointer<2>
                                                       UART/transmit/buf/count_width_loop[2].mid_count.count_xor
                                                       UART/transmit/buf/count_width_loop[2].register_bit
    -------------------------------------------------  ---------------------------
    Total                                      8.254ns (5.777ns logic, 2.477ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLOCK_DIVIDE_BY_TWO/CLKDV_BUF" derived from
 NET "CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 multiplied by 2.00 to 166.667 nS and duty cycle corrected to HIGH 83.333 nS 

--------------------------------------------------------------------------------

Paths for end point UART/receive/kcuart/valid_loop[8].msbs.delay16_srl (SLICE_X2Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/receive/kcuart/valid_loop[7].data_reg (FF)
  Destination:          UART/receive/kcuart/valid_loop[8].msbs.delay16_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.326 - 0.289)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UART/receive/kcuart/valid_loop[7].data_reg to UART/receive/kcuart/valid_loop[8].msbs.delay16_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.XQ       Tcko                  0.417   UART/receive/kcuart/valid_reg_delay<7>
                                                       UART/receive/kcuart/valid_loop[7].data_reg
    SLICE_X2Y30.BY       net (fanout=1)        0.298   UART/receive/kcuart/valid_reg_delay<7>
    SLICE_X2Y30.CLK      Tdh         (-Th)     0.130   UART/receive/kcuart/valid_reg_delay<8>
                                                       UART/receive/kcuart/valid_loop[8].msbs.delay16_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.287ns logic, 0.298ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point UART/receive/kcuart/valid_loop[4].msbs.delay16_srl (SLICE_X0Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/receive/kcuart/valid_loop[3].data_reg (FF)
  Destination:          UART/receive/kcuart/valid_loop[4].msbs.delay16_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.071 - 0.055)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UART/receive/kcuart/valid_loop[3].data_reg to UART/receive/kcuart/valid_loop[4].msbs.delay16_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.XQ       Tcko                  0.417   UART/receive/kcuart/valid_reg_delay<3>
                                                       UART/receive/kcuart/valid_loop[3].data_reg
    SLICE_X0Y30.BY       net (fanout=1)        0.305   UART/receive/kcuart/valid_reg_delay<3>
    SLICE_X0Y30.CLK      Tdh         (-Th)     0.130   UART/receive/kcuart/valid_reg_delay<5>
                                                       UART/receive/kcuart/valid_loop[4].msbs.delay16_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.287ns logic, 0.305ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point UART/processor/stack_ram_loop[5].stack_bit/G (SLICE_X14Y0.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/processor/pc_loop[5].register_bit (FF)
  Destination:          UART/processor/stack_ram_loop[5].stack_bit/G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.177 - 0.143)
  Source Clock:         clk_slow rising at 0.000ns
  Destination Clock:    clk_slow rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: UART/processor/pc_loop[5].register_bit to UART/processor/stack_ram_loop[5].stack_bit/G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.YQ       Tcko                  0.419   UART/address<4>
                                                       UART/processor/pc_loop[5].register_bit
    SLICE_X14Y0.BY       net (fanout=3)        0.324   UART/address<5>
    SLICE_X14Y0.CLK      Tdh         (-Th)     0.130   UART/processor/stack_pop_data<5>
                                                       UART/processor/stack_ram_loop[5].stack_bit/G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.289ns logic, 0.324ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLOCK_DIVIDE_BY_TWO/CLKDV_BUF" derived from
 NET "CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 multiplied by 2.00 to 166.667 nS and duty cycle corrected to HIGH 83.333 nS 

--------------------------------------------------------------------------------
Slack: 161.319ns (period - min period limit)
  Period: 166.666ns
  Min period limit: 5.347ns (187.021MHz) ()
  Physical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKDV
  Logical resource: CLOCK_DIVIDE_BY_TWO/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: CLOCK_DIVIDE_BY_TWO/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 163.903ns (period - min period limit)
  Period: 166.666ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKA)
  Physical resource: UART/program_rom/ram_1024_x_18/CLKA
  Logical resource: UART/program_rom/ram_1024_x_18/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: clk_slow
--------------------------------------------------------------------------------
Slack: 165.338ns (period - (min low pulse limit / (low pulse / period)))
  Period: 166.666ns
  Low pulse: 83.333ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: UART/processor/store_data<3>/CLK
  Logical resource: UART/processor/store_loop[3].store_flop/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_slow
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLOCK_DIVIDE_BY_TWO/CLKIN_IBUFG|     83.333ns|     20.000ns|      4.352ns|            0|            0|            0|         6570|
| CLOCK_DIVIDE_BY_TWO/CLKDV_BUF |    166.667ns|      8.704ns|          N/A|            0|            0|         6570|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.704|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6570 paths, 0 nets, and 1360 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 16 13:41:45 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 371 MB



