# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/imports/new/fuladder.v" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/imports/new/adder.v" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/imports/new/shifter.v" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/imports/new/logical.v" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/imports/new/comparator.v" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/imports/new/addsub.v" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/imports/sources_1/imports/new/xycounter.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/imports/imports/Lab9 files/register_file.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/imports/new/ALU.v" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/vgatimer.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/new/bitmapmemory.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/new/screenmemory.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/new/mem_mapper.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/dmem.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/datapath.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/imports/lab10 files/controller.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/new/vgadisplaydriver.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/imports/lab10 files/mips.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/new/memIO.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/imem.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"
sv xil_defaultlib  "../../../project_1.srcs/sources_1/imports/project_1 files/top.sv" --include "../../../project_1.srcs/sources_1/imports/sources_1/new"

# compile glbl module
verilog xil_defaultlib "glbl.v"
