restore_session -level default






MasterSourceFile vc_fpv.tcl
set_app_var fml_mode_on true
set_fml_appmode FPV
set design tec_riscv_bus
read_file -top $design -format sverilog -aep all -sva -vcs {-f filelist}

Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'UVM_VERDI_TRACE' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Info: Invoking New SVA Compiler Instrument...
Info: SVAC-NC Start
Info: SVAC-NC Finished
Info: Invoking Vlog AEP or Cov Instrument...
Info: Vlog Coverage/AEP Extraction Start
Info: Vlog Coverage/AEP Extraction Finished
Info: Invoking Simon...
Info: Simon VCS Start
=======================================================
VCS CPU Time(s)     :0.65
SIMON CPU Time(s)   :0.06
SIMON Total Time(s) :0.32
Peak Memory(MB)     :362
=======================================================
Info: Simon VCS Finished
Info: Simon call complete 
Info: Exiting after Simon Analysis 
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[Info] DB_COPT045: Vcs analyzer task has finished.
[Info] PROP_I_COLLECT: Collecting Source Properties from the view:tec_riscv_bus.
[Info] PROP_I_COLLECT: Collecting Source Properties from the view:tec_riscv_bus.
create_clock clk -period 100
create_reset reset -low
sim_run -stable
[Info] SIM_I_CREATE: Create Simulation Model.
sim_save_reset
check_fv_setup
[Info] FORMAL_I_CREATE: Create Formal Model:tec_riscv_bus.
[Info] FORMAL_I_RUN: Starting formal verification for check_fv_setup
	  Id: 0  Goals: 37  Constraints: 0  Block Mode: false
[Info] APP_LIC_CHKOUT: Checkout 1 app license(s).
report_fv -list

  Summary Results
   Property Summary: FPV
   -----------------
   > Assertion
     - # found        : 1
     - # not_run      : 1

   > Vacuity
     - # found        : 1
     - # not_run      : 1

   > Constraint
     - # found        : 1


  List Results
   Property List:
   --------------
   > Assertion
     # Assertion: 1
     [    0] not_run                  (not_run)      -  tec_riscv_bus.sva_bus_inst.a1

   > Constraint
     # Constraint: 1
     [  838] constrained                             -  constant_838 - reset==1



action aaMonetBanffSavePropDBToStream -summary 1 -trigger
action aaMonetBanffSavePropDBToStream -summary 1 -trigger
action aaMonetBanffSavePropDBToStream -summary 1 -trigger
action aaMonetBanffSavePropDBToStream -summary 1 -trigger
action aaMonetBanffSavePropDBToStream -summary 1 -trigger
action aaMonetBanffSavePropDBToStream -summary 1 -trigger
action aaMonetBanffSavePropDBToStream -summary 1 -trigger
action aaVerdiWaitAnnotation -trigger
report_constant -xml > /mnt/vol_NFS_Zener/WD_ESPEC/rmolina/evaristo_project/bus_vcf_2/bus_vcf/vcst_rtdb/.internal/verdi/constant.xml ; verdi_cmd verdiVcstConstantReport -xmlFile /mnt/vol_NFS_Zener/WD_ESPEC/rmolina/evaristo_project/bus_vcf_2/bus_vcf/vcst_rtdb/.internal/verdi/constant.xml
action aaMonetSetReuseWave -data {}
check_fv
[Info] FORMAL_I_REUSE: Reuse Formal Model:tec_riscv_bus.
[Info] FORMAL_I_RUN: Starting formal verification for check_fv
	  Id: 1  Goals: 2  Constraints: 0  Block Mode: false
[Info] APP_LIC_CHKOUT: Checkout 1 app license(s).
view_trace -property {tec_riscv_bus.sva_bus_inst.a1} -composite
