// Seed: 2976814555
module module_0 (
    input logic id_0
    , id_4,
    output id_1,
    output id_2,
    output id_3
);
  assign id_1 = id_0;
  logic id_5 = id_5, id_6;
  type_9(
      1'h0, 1, 1, id_2 - !id_4 <= 1 - id_1, 1'h0
  );
endmodule
