#ifndef __AL_HAL_PMDT_MAP_REGS_H__
#define __AL_HAL_PMDT_MAP_REGS_H__

#define AL_PMDT_AXI_MON_MAX_NUM	2
#define AL_PMDT_ELA_MAX_NUM	2
#define AL_PMDT_REGION_NUM	1

/* CCTM Mapping */
/* Group A */
enum al_cctm_grp_a_units_map {
		AL_CCTM_GRP_A_PMU_ADAPT_SSMAE_0		= 0,
		AL_CCTM_GRP_A_PMU_ADAPT_SSMAE_1		= 1,
		AL_CCTM_GRP_A_ELA_0_ADAPT_SSMAE_0	= 2,
		AL_CCTM_GRP_A_ELA_0_ADAPT_SSMAE_1	= 3,
		AL_CCTM_GRP_A_PMU_UDMA_0_SSMAE_0	= 4,
		AL_CCTM_GRP_A_PMU_UDMA_1_SSMAE_0	= 5,
		AL_CCTM_GRP_A_PMU_UDMA_2_SSMAE_0	= 6,
		AL_CCTM_GRP_A_PMU_UDMA_3_SSMAE_0	= 7,
		AL_CCTM_GRP_A_PMU_UDMA_0_SSMAE_1	= 8,
		AL_CCTM_GRP_A_PMU_UDMA_1_SSMAE_1	= 9,
		AL_CCTM_GRP_A_PMU_UDMA_2_SSMAE_1	= 10,
		AL_CCTM_GRP_A_PMU_UDMA_3_SSMAE_1	= 11,
		AL_CCTM_GRP_A_ELA_UDMA_0_SSMA_0		= 12,
		AL_CCTM_GRP_A_ELA_UDMA_1_SSMA_0		= 13,
		AL_CCTM_GRP_A_ELA_UDMA_2_SSMA_0		= 14,
		AL_CCTM_GRP_A_ELA_UDMA_3_SSMA_0		= 15,
		AL_CCTM_GRP_A_ELA_UDMA_0_SSMA_1		= 16,
		AL_CCTM_GRP_A_ELA_UDMA_1_SSMA_1		= 17,
		AL_CCTM_GRP_A_ELA_UDMA_2_SSMA_1		= 18,
		AL_CCTM_GRP_A_ELA_UDMA_3_SSMA_1		= 19,
		AL_CCTM_GRP_A_PMU_ADAPT_ETH_10_0	= 20,
		AL_CCTM_GRP_A_ELA_0_1_ADAPT_ETH_10_0_1	= 21,
		AL_CCTM_GRP_A_PMU_ADAPT_ETH_10_1	= 22,
		AL_CCTM_GRP_A_PMU_EC_ETH_100_0		= 23,
		AL_CCTM_GRP_A_PMU_NBC			= 24,
		AL_CCTM_GRP_A_ELA_EC_ETH_100_0		= 25,
		AL_CCTM_GRP_A_PMU_EC_ETH_100_1		= 26,
		AL_CCTM_GRP_A_ELA_EC_ETH_100_1		= 27,
		AL_CCTM_GRP_A_PMU_DDR_CONTROLER_0	= 28,
		AL_CCTM_GRP_A_PMU_DDR_CONTROLER_1	= 29,
		AL_CCTM_GRP_A_ELA_DDR_CONTROLER_0	= 30,
		AL_CCTM_GRP_A_ELA_DDR_CONTROLER_1	= 31
};
/* Group B */
enum al_cctm_grp_b_units_map {
		AL_CCTM_GRP_B_PMU_ADAPT_ETH_100_0		= 0,
		AL_CCTM_GRP_B_PMU_ADAPT_ETH_100_1		= 1,
		AL_CCTM_GRP_B_PMU_ADAPT_ETH_100_2		= 2,
		AL_CCTM_GRP_B_PMU_ADAPT_ETH_100_3		= 3,
		AL_CCTM_GRP_B_ELA_0_ADAPT_ETH_100_0		= 4,
		AL_CCTM_GRP_B_ELA_0_ADAPT_ETH_100_1		= 5,
		AL_CCTM_GRP_B_ELA_0_ADAPT_ETH_100_2		= 6,
		AL_CCTM_GRP_B_ELA_0_ADAPT_ETH_100_3		= 7,
		AL_CCTM_GRP_B_PMU_UDMA_ETH_100_0		= 8,
		AL_CCTM_GRP_B_PMU_UDMA_ETH_100_1		= 9,
		AL_CCTM_GRP_B_PMU_UDMA_ETH_100_2		= 10,
		AL_CCTM_GRP_B_PMU_UDMA_ETH_100_3		= 11,
		AL_CCTM_GRP_B_ELA_UDMA_ETH_100_0		= 12,
		AL_CCTM_GRP_B_ELA_UDMA_ETH_100_1		= 13,
		AL_CCTM_GRP_B_ELA_UDMA_ETH_100_2		= 14,
		AL_CCTM_GRP_B_ELA_UDMA_ETH_100_3		= 15,
		AL_CCTM_GRP_B_PMU_EC_ETH_100_2			= 16,
		AL_CCTM_GRP_B_ELA_EC_ETH_100_2			= 17,
		AL_CCTM_GRP_B_PMU_SHARED_RESOURCE_ETH_100_0	= 18,
		AL_CCTM_GRP_B_ELA_SHARED_RESOURCE_ETH_100_0	= 19,
		AL_CCTM_GRP_B_PMU_SHARED_CACHE_ETH_100_0	= 20,
		AL_CCTM_GRP_B_ELA_SHARED_CACHE_ETH_100_0	= 21,
		AL_CCTM_GRP_B_PMU_EC_ETH_100_3			= 22,
		AL_CCTM_GRP_B_ELA_EC_ETH_100_3			= 23,
		AL_CCTM_GRP_B_PMU_CPU_CLUSTER_0			= 24,
		AL_CCTM_GRP_B_PMU_CPU_CLUSTER_1			= 25,
		AL_CCTM_GRP_B_PMU_CPU_CLUSTER_2			= 26,
		AL_CCTM_GRP_B_PMU_CPU_CLUSTER_3			= 27,
		AL_CCTM_GRP_B_ELA_CPU_CLUSTER_0			= 28,
		AL_CCTM_GRP_B_ELA_CPU_CLUSTER_1			= 29,
		AL_CCTM_GRP_B_ELA_CPU_CLUSTER_2			= 30,
		AL_CCTM_GRP_B_ELA_CPU_CLUSTER_3			= 31
};
/* Group C */
enum al_cctm_grp_c_units_map {
		AL_CCTM_GRP_C_PMU_ADAPT_SATA_0 = 0,
		AL_CCTM_GRP_C_PMU_ADAPT_SATA_1 = 1,
		AL_CCTM_GRP_C_ELA_ADAPT_SATA_0 = 2,
		AL_CCTM_GRP_C_ELA_ADAPT_SATA_1 = 3,
		AL_CCTM_GRP_C_PMU_ADAPT_SATA_2 = 4,
		AL_CCTM_GRP_C_PMU_ADAPT_SATA_3 = 5,
		AL_CCTM_GRP_C_ELA_ADAPT_SATA_2 = 6,
		AL_CCTM_GRP_C_ELA_ADAPT_SATA_3 = 7,
		AL_CCTM_GRP_C_PMU_ADAPT_SATA_4 = 8,
		AL_CCTM_GRP_C_PMU_ADAPT_SATA_5 = 9,
		AL_CCTM_GRP_C_ELA_ADAPT_SATA_4 = 10,
		AL_CCTM_GRP_C_ELA_ADAPT_SATA_5 = 11,
		AL_CCTM_GRP_C_PMU_ADAPT_SATA_6 = 12,
		AL_CCTM_GRP_C_PMU_ADAPT_SATA_7 = 13,
		AL_CCTM_GRP_C_ELA_ADAPT_SATA_6 = 14,
		AL_CCTM_GRP_C_ELA_ADAPT_SATA_7 = 15,
		AL_CCTM_GRP_C_PMU_PCIECORE_0   = 16,
		AL_CCTM_GRP_C_PMU_PCIECORE_1   = 17,
		AL_CCTM_GRP_C_PMU_PCIECORE_2   = 18,
		AL_CCTM_GRP_C_PMU_PCIECORE_3   = 19,
		AL_CCTM_GRP_C_PMU_PCIECORE_4   = 20,
		AL_CCTM_GRP_C_PMU_PCIECORE_5   = 21,
		AL_CCTM_GRP_C_PMU_PCIECORE_6   = 22,
		AL_CCTM_GRP_C_PMU_PCIECORE_7   = 23,
		AL_CCTM_GRP_C_ELA_PCIECORE_0   = 24,
		AL_CCTM_GRP_C_ELA_PCIECORE_1   = 25,
		AL_CCTM_GRP_C_ELA_PCIECORE_2   = 26,
		AL_CCTM_GRP_C_ELA_PCIECORE_3   = 27,
		AL_CCTM_GRP_C_ELA_PCIECORE_4   = 28,
		AL_CCTM_GRP_C_ELA_PCIECORE_5   = 29,
		AL_CCTM_GRP_C_ELA_PCIECORE_6   = 30,
		AL_CCTM_GRP_C_ELA_PCIECORE_7   = 31
};
/* Group D */
enum al_cctm_grp_d_units_map {
		AL_CCTM_GRP_D_PMU_PCIe_SLVAXI_0	 = 0,
		AL_CCTM_GRP_D_PMU_PCIe_SLVAXI_1	 = 1,
		AL_CCTM_GRP_D_PMU_PCIe_SLVAXI_2	 = 2,
		AL_CCTM_GRP_D_PMU_PCIe_SLVAXI_3	 = 3,
		AL_CCTM_GRP_D_PMU_PCIe_SLVAXI_4	 = 4,
		AL_CCTM_GRP_D_PMU_PCIe_SLVAXI_5	 = 5,
		AL_CCTM_GRP_D_PMU_PCIe_SLVAXI_6	 = 6,
		AL_CCTM_GRP_D_PMU_PCIe_SLVAXI_7	 = 7,
		AL_CCTM_GRP_D_ELA_PCIe_SLVAXI_0	 = 8,
		AL_CCTM_GRP_D_ELA_PCIe_SLVAXI_1	 = 9,
		AL_CCTM_GRP_D_ELA_PCIe_SLVAXI_2	 = 10,
		AL_CCTM_GRP_D_ELA_PCIe_SLVAXI_3	 = 11,
		AL_CCTM_GRP_D_ELA_PCIe_SLVAXI_4	 = 12,
		AL_CCTM_GRP_D_ELA_PCIe_SLVAXI_5	 = 13,
		AL_CCTM_GRP_D_ELA_PCIe_SLVAXI_6	 = 14,
		AL_CCTM_GRP_D_ELA_PCIe_SLVAXI_7	 = 15,
		AL_CCTM_GRP_D_PMU_PCIe_MSTRAXI_0 = 16,
		AL_CCTM_GRP_D_PMU_PCIe_MSTRAXI_1 = 17,
		AL_CCTM_GRP_D_PMU_PCIe_MSTRAXI_2 = 18,
		AL_CCTM_GRP_D_PMU_PCIe_MSTRAXI_3 = 19,
		AL_CCTM_GRP_D_PMU_PCIe_MSTRAXI_4 = 20,
		AL_CCTM_GRP_D_PMU_PCIe_MSTRAXI_5 = 21,
		AL_CCTM_GRP_D_PMU_PCIe_MSTRAXI_6 = 22,
		AL_CCTM_GRP_D_PMU_PCIe_MSTRAXI_7 = 23,
		AL_CCTM_GRP_D_ELA_PCIe_MSTRAXI_0 = 24,
		AL_CCTM_GRP_D_ELA_PCIe_MSTRAXI_1 = 25,
		AL_CCTM_GRP_D_ELA_PCIe_MSTRAXI_2 = 26,
		AL_CCTM_GRP_D_ELA_PCIe_MSTRAXI_3 = 27,
		AL_CCTM_GRP_D_ELA_PCIe_MSTRAXI_4 = 28,
		AL_CCTM_GRP_D_ELA_PCIe_MSTRAXI_5 = 29,
		AL_CCTM_GRP_D_ELA_PCIe_MSTRAXI_6 = 30,
		AL_CCTM_GRP_D_ELA_PCIe_MSTRAXI_7 = 31
};
#define AL_PMDT_PMU_WINDOW_DEFAULT_EXP		(-6)
/* PMDT PMU unit Window sampling time in unit defined by window_unit_exp parameter */
#define AL_PMDT_PMU_WINDOW_DEFAULT_SAMPLE_TIME	10
/* PMDT PMU unit Window TRAP sampling time in unit defined by window_unit_exp parameter,
 * Should be used when when trapping feature enabled */
#define AL_PMDT_PMU_WINDOW_TRAP_SAMPLE_TIME	3

enum al_pmdt_unit {
	AL_PMDT_UNIT_ADAPT_SSMAE_0,
	AL_PMDT_UNIT_ADAPT_SSMAE_1,
	AL_PMDT_UNIT_UDMA_0_SSMAE_0,
	AL_PMDT_UNIT_UDMA_1_SSMAE_0,
	AL_PMDT_UNIT_UDMA_2_SSMAE_0,
	AL_PMDT_UNIT_UDMA_3_SSMAE_0,
	AL_PMDT_UNIT_UDMA_0_SSMAE_1,
	AL_PMDT_UNIT_UDMA_1_SSMAE_1,
	AL_PMDT_UNIT_UDMA_2_SSMAE_1,
	AL_PMDT_UNIT_UDMA_3_SSMAE_1,
	AL_PMDT_UNIT_ADAPT_ETH_10_0,
	AL_PMDT_UNIT_ADAPT_ETH_10_1,
	AL_PMDT_UNIT_EC_ETH_100_0,
	AL_PMDT_UNIT_NBC,
	AL_PMDT_UNIT_EC_ETH_100_1,
	AL_PMDT_UNIT_DDR_CONTROLER_0,
	AL_PMDT_UNIT_DDR_CONTROLER_1,
	AL_PMDT_UNIT_ADAPT_ETH_100_0,
	AL_PMDT_UNIT_ADAPT_ETH_100_1,
	AL_PMDT_UNIT_ADAPT_ETH_100_2,
	AL_PMDT_UNIT_ADAPT_ETH_100_3,
	AL_PMDT_UNIT_UDMA_ETH_100_0,
	AL_PMDT_UNIT_UDMA_ETH_100_1,
	AL_PMDT_UNIT_UDMA_ETH_100_2,
	AL_PMDT_UNIT_UDMA_ETH_100_3,
	AL_PMDT_UNIT_EC_ETH_100_2,
	AL_PMDT_UNIT_SHARED_RESOURCE_ETH_100_0,
	AL_PMDT_UNIT_SHARED_CACHE_ETH_100_0,
	AL_PMDT_UNIT_EC_ETH_100_3,
	AL_PMDT_UNIT_CPU_CLUSTER_0,
	AL_PMDT_UNIT_CPU_CLUSTER_1,
	AL_PMDT_UNIT_CPU_CLUSTER_2,
	AL_PMDT_UNIT_CPU_CLUSTER_3,
	AL_PMDT_UNIT_ADAPT_SATA_0,
	AL_PMDT_UNIT_ADAPT_SATA_1,
	AL_PMDT_UNIT_ADAPT_SATA_2,
	AL_PMDT_UNIT_ADAPT_SATA_3,
	AL_PMDT_UNIT_ADAPT_SATA_4,
	AL_PMDT_UNIT_ADAPT_SATA_5,
	AL_PMDT_UNIT_ADAPT_SATA_6,
	AL_PMDT_UNIT_ADAPT_SATA_7,
	AL_PMDT_UNIT_PCIECORE_0,
	AL_PMDT_UNIT_PCIECORE_1,
	AL_PMDT_UNIT_PCIECORE_2,
	AL_PMDT_UNIT_PCIECORE_3,
	AL_PMDT_UNIT_PCIECORE_4,
	AL_PMDT_UNIT_PCIECORE_5,
	AL_PMDT_UNIT_PCIECORE_6,
	AL_PMDT_UNIT_PCIECORE_7,
	AL_PMDT_UNIT_PCIe_SLVAXI_0,
	AL_PMDT_UNIT_PCIe_SLVAXI_1,
	AL_PMDT_UNIT_PCIe_SLVAXI_2,
	AL_PMDT_UNIT_PCIe_SLVAXI_3,
	AL_PMDT_UNIT_PCIe_SLVAXI_4,
	AL_PMDT_UNIT_PCIe_SLVAXI_5,
	AL_PMDT_UNIT_PCIe_SLVAXI_6,
	AL_PMDT_UNIT_PCIe_SLVAXI_7,
	AL_PMDT_UNIT_PCIe_MSTRAXI_0,
	AL_PMDT_UNIT_PCIe_MSTRAXI_1,
	AL_PMDT_UNIT_PCIe_MSTRAXI_2,
	AL_PMDT_UNIT_PCIe_MSTRAXI_3,
	AL_PMDT_UNIT_PCIe_MSTRAXI_4,
	AL_PMDT_UNIT_PCIe_MSTRAXI_5,
	AL_PMDT_UNIT_PCIe_MSTRAXI_6,
	AL_PMDT_UNIT_PCIe_MSTRAXI_7,
	AL_PMDT_UNIT_MAX
};

#endif
