INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 2/Lab2/Lab2.srcs/sources_1/new/carryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 2/Lab2/Lab2.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 2/Lab2/Lab2.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 2/Lab2/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
