// Seed: 1135084216
module module_0 (
    input wor id_0,
    output wand id_1,
    output supply1 id_2,
    output tri id_3,
    output tri0 id_4
);
  generate
    if (id_0) begin : LABEL_0
      wire id_6;
    end
  endgenerate
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_0
  );
  id_3(
      .id_0(id_4),
      .id_1(id_0),
      .id_2(id_0 - id_4),
      .id_3(1),
      .id_4(id_5),
      .id_5(id_4),
      .id_6(id_4),
      .id_7(id_5 < id_0),
      .id_8(id_4),
      .id_9(id_4),
      .id_10(!id_1),
      .id_11(1 == id_5),
      .id_12(1)
  );
  assign id_4 = 1;
  wire id_6;
endmodule
