"16nm.Compare2_DR_PWR.schematic.16nm_Tests.Compare24_PWR_Test.config.path.termorder" (("y0<1>" "y0<0>" "y1<1>" "y1<0>" "a0<1>" "a0<0>" "a1<1>" "a1<0>" "b0<1>" "b0<0>" "b1<1>" "b1<0>" "VDD" "GND") ("GND" "VDD" "a0<1>" "a0<0>" "a1<1>" "a1<0>" "b0<1>" "b0<0>" "b1<1>" "b1<0>" "y0<1>" "y0<0>" "y1<1>" "y1<0>"))
"16nm.TH22~_PWR.schematic.16nm_Tests.Compare24_PWR_Test.config.path.termorder" (("A" "B" "GND" "VDD" "Y") ("A" "B" "GND" "VDD" "Y"))
"16nm.inv_1xt.schematic.16nm_Tests.Compare24_PWR_Test.config.path.termorder" nil
"16nm.Compare24_DR_PWR.schematic.16nm_Tests.Compare24_PWR_Test.config.path.termorder" (("A0<23>" "A0<22>" "A0<21>" "A0<20>" "A0<19>" "A0<18>" "A0<17>" "A0<16>" "A0<15>" "A0<14>" "A0<13>" "A0<12>" "A0<11>" "A0<10>" "A0<9>" "A0<8>" "A0<7>" "A0<6>" "A0<5>" "A0<4>" "A0<3>" "A0<2>" "A0<1>" "A0<0>" "A1<23>" "A1<22>" "A1<21>" "A1<20>" "A1<19>" "A1<18>" "A1<17>" "A1<16>" "A1<15>" "A1<14>" "A1<13>" "A1<12>" "A1<11>" "A1<10>" "A1<9>" "A1<8>" "A1<7>" "A1<6>" "A1<5>" "A1<4>" "A1<3>" "A1<2>" "A1<1>" "A1<0>" "B0<23>" "B0<22>" "B0<21>" "B0<20>" "B0<19>" "B0<18>" "B0<17>" "B0<16>" "B0<15>" "B0<14>" "B0<13>" "B0<12>" "B0<11>" "B0<10>" "B0<9>" "B0<8>" "B0<7>" "B0<6>" "B0<5>" "B0<4>" "B0<3>" "B0<2>" "B0<1>" "B0<0>" "B1<23>" "B1<22>" "B1<21>" "B1<20>" "B1<19>" "B1<18>" "B1<17>" "B1<16>" "B1<15>" "B1<14>" "B1<13>" "B1<12>" "B1<11>" "B1<10>" "B1<9>" "B1<8>" "B1<7>" "B1<6>" "B1<5>" "B1<4>" "B1<3>" "B1<2>" "B1<1>" "B1<0>" "Eq" "~Eq" "vAck" "VDDL" "VDDH" "GND") ("A0<23>" "A0<22>" "A0<21>" "A0<20>" "A0<19>" "A0<18>" "A0<17>" "A0<16>" "A0<15>" "A0<14>" "A0<13>" "A0<12>" "A0<11>" "A0<10>" "A0<9>" "A0<8>" "A0<7>" "A0<6>" "A0<5>" "A0<4>" "A0<3>" "A0<2>" "A0<1>" "A0<0>" "A1<23>" "A1<22>" "A1<21>" "A1<20>" "A1<19>" "A1<18>" "A1<17>" "A1<16>" "A1<15>" "A1<14>" "A1<13>" "A1<12>" "A1<11>" "A1<10>" "A1<9>" "A1<8>" "A1<7>" "A1<6>" "A1<5>" "A1<4>" "A1<3>" "A1<2>" "A1<1>" "A1<0>" "B0<23>" "B0<22>" "B0<21>" "B0<20>" "B0<19>" "B0<18>" "B0<17>" "B0<16>" "B0<15>" "B0<14>" "B0<13>" "B0<12>" "B0<11>" "B0<10>" "B0<9>" "B0<8>" "B0<7>" "B0<6>" "B0<5>" "B0<4>" "B0<3>" "B0<2>" "B0<1>" "B0<0>" "B1<23>" "B1<22>" "B1<21>" "B1<20>" "B1<19>" "B1<18>" "B1<17>" "B1<16>" "B1<15>" "B1<14>" "B1<13>" "B1<12>" "B1<11>" "B1<10>" "B1<9>" "B1<8>" "B1<7>" "B1<6>" "B1<5>" "B1<4>" "B1<3>" "B1<2>" "B1<1>" "B1<0>" "Eq" "GND" "VDDH" "VDDL" "vAck" "~Eq"))
"16nm.Compare_DR_PWR.schematic.16nm_Tests.Compare24_PWR_Test.config.path.termorder" (("y0" "y1" "a0" "a1" "b0" "b1" "vAck" "VDD" "GND") ("GND" "VDD" "a0" "a1" "b0" "b1" "vAck" "y0" "y1"))
"16nm.nor_1x_PWR.schematic.16nm_Tests.Compare24_PWR_Test.config.path.termorder" nil
"16nm.LevelConverter.schematic.16nm_Tests.Compare24_PWR_Test.config.path.termorder" (("Out" "GND" "VDDH" "VDDL" "In") ("GND" "In" "Out" "VDDH" "VDDL"))
"16nm.inv_1x_PWR.schematic.16nm_Tests.Compare24_PWR_Test.config.path.termorder" nil
"16nm.Valid_DR_PWR.schematic.16nm_Tests.Compare24_PWR_Test.config.path.termorder" (("v" "a0" "a1" "b0" "b1" "VDD" "GND") ("GND" "VDD" "a0" "a1" "b0" "b1" "v"))
"16nm.Compare4_DR_PWR.schematic.16nm_Tests.Compare24_PWR_Test.config.path.termorder" (("y0<3>" "y0<2>" "y0<1>" "y0<0>" "y1<3>" "y1<2>" "y1<1>" "y1<0>" "a0<3>" "a0<2>" "a0<1>" "a0<0>" "a1<3>" "a1<2>" "a1<1>" "a1<0>" "b0<3>" "b0<2>" "b0<1>" "b0<0>" "b1<3>" "b1<2>" "b1<1>" "b1<0>" "VDD" "GND") ("GND" "VDD" "a0<3>" "a0<2>" "a0<1>" "a0<0>" "a1<3>" "a1<2>" "a1<1>" "a1<0>" "b0<3>" "b0<2>" "b0<1>" "b0<0>" "b1<3>" "b1<2>" "b1<1>" "b1<0>" "y0<3>" "y0<2>" "y0<1>" "y0<0>" "y1<3>" "y1<2>" "y1<1>" "y1<0>"))
