// Seed: 2014430519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(1 or posedge id_3) begin
    id_1 <= #id_3 1;
  end
  wire id_5;
  module_0(
      id_4, id_5, id_5, id_5, id_5
  );
  wire id_6;
  wire id_7;
  wire id_8;
  bufif0 (id_4, id_5, id_3);
endmodule
