void F_1 ( T_1 * T_2 V_1 , T_3 T_4 V_1 )\r\n{\r\nT_1 * V_2 , * V_3 , * V_4 , * V_5 , * V_6 , * V_7 ,\r\n* V_8 ,\r\n* V_9 ;\r\nif ( V_10 != NULL ) {\r\nF_2 ( V_10 ) ;\r\nreturn;\r\n}\r\nV_10 = F_3 ( V_11 , L_1 ) ;\r\nF_4 ( F_5 ( V_10 ) , V_12 * 2 / 3 , V_13 * 2 / 3 ) ;\r\nF_6 ( F_7 ( V_10 ) , 2 ) ;\r\nV_2 = F_8 ( V_14 , 1 , FALSE ) ;\r\nF_6 ( F_7 ( V_2 ) , 1 ) ;\r\nF_9 ( F_7 ( V_10 ) , V_2 ) ;\r\nF_10 ( V_2 ) ;\r\nV_4 = F_11 () ;\r\nF_12 ( F_13 ( V_2 ) , V_4 , TRUE , TRUE , 0 ) ;\r\nV_8 = F_8 ( V_14 , 0 , FALSE ) ;\r\nF_6 ( F_7 ( V_8 ) , 1 ) ;\r\nV_7 = F_14 ( NULL , NULL ) ;\r\nF_15 ( F_16 ( V_7 ) ,\r\nV_15 ) ;\r\nF_12 ( F_13 ( V_8 ) , V_7 , TRUE , TRUE , 0 ) ;\r\nV_16 = F_17 () ;\r\nF_18 ( F_19 ( V_16 ) , FALSE ) ;\r\nF_20 ( V_16 , V_17 ) ;\r\nF_9 ( F_7 ( V_7 ) , V_16 ) ;\r\nF_10 ( V_7 ) ;\r\nF_10 ( V_16 ) ;\r\nF_10 ( V_8 ) ;\r\nV_6 = F_21 ( L_2 ) ;\r\nF_22 ( F_23 ( V_4 ) , V_8 , V_6 ) ;\r\nV_9 = F_8 ( V_14 , 0 , FALSE ) ;\r\nF_6 ( F_7 ( V_9 ) , 1 ) ;\r\nV_7 = F_14 ( NULL , NULL ) ;\r\nF_15 ( F_16 ( V_7 ) ,\r\nV_15 ) ;\r\nF_12 ( F_13 ( V_9 ) , V_7 , TRUE , TRUE , 0 ) ;\r\nV_18 = F_17 () ;\r\nF_18 ( F_19 ( V_18 ) , FALSE ) ;\r\nF_20 ( V_18 , V_19 ) ;\r\nF_9 ( F_7 ( V_7 ) , V_18 ) ;\r\nF_10 ( V_7 ) ;\r\nF_10 ( V_18 ) ;\r\nF_10 ( V_9 ) ;\r\nV_6 = F_21 ( L_3 ) ;\r\nF_22 ( F_23 ( V_4 ) , V_9 , V_6 ) ;\r\nF_10 ( V_4 ) ;\r\nV_3 = F_24 ( V_20 , NULL ) ;\r\nF_25 ( F_13 ( V_2 ) , V_3 , FALSE , FALSE , 0 ) ;\r\nF_10 ( V_3 ) ;\r\nV_5 = ( T_1 * ) F_26 ( F_27 ( V_3 ) , V_20 ) ;\r\nF_28 ( V_10 , V_5 , V_21 ) ;\r\nF_29 ( V_10 , L_4 , F_30 ( V_22 ) , NULL ) ;\r\nF_29 ( V_10 , L_5 , F_30 ( V_23 ) , NULL ) ;\r\nF_10 ( V_10 ) ;\r\nF_31 ( V_10 ) ;\r\n}\r\nstatic void V_23 ( T_1 * T_2 V_1 , T_3 T_4 V_1 )\r\n{\r\nV_10 = NULL ;\r\n}\r\nstatic void F_32 ( T_1 * T_2 , const char * V_24 , int V_25 )\r\n{\r\nT_5 * V_26 = F_33 ( F_19 ( T_2 ) ) ;\r\nT_6 V_27 ;\r\nF_34 ( V_26 , & V_27 ) ;\r\n#if F_35 ( 3 , 0 , 0 )\r\nF_36 ( T_2 , F_37 () ) ;\r\n#else\r\nF_38 ( T_2 , F_37 () ) ;\r\n#endif\r\nif ( ! F_39 ( V_24 , - 1 , NULL ) )\r\nprintf ( L_6 , V_24 ) ;\r\nF_40 ( V_26 , & V_27 , V_24 , V_25 ) ;\r\n}\r\nstatic void F_20 ( T_1 * T_2 , T_7 type )\r\n{\r\n#define F_41 4096\r\n#define F_42 256\r\nchar V_24 [ F_41 ] ;\r\nT_8 * V_28 ;\r\nint V_29 , V_30 , V_31 = 0 , V_32 = 0 , V_33 = 0 ;\r\nconst char * V_34 ;\r\nvoid * V_35 , * V_36 ;\r\nT_9 * V_37 ;\r\nconst char * V_38 , * V_39 , * V_40 ;\r\nint V_41 = 0 , V_42 = 0 , V_43 = 0 ;\r\nint V_44 , V_45 ;\r\nswitch( type ) {\r\ncase V_17 :\r\nV_44 = 0 ;\r\nfor ( V_29 = F_43 ( & V_35 ) ; V_29 != - 1 ;\r\nV_29 = F_44 ( & V_35 ) ) {\r\nV_44 ++ ;\r\nV_37 = F_45 ( V_29 ) ;\r\nV_38 = F_46 ( V_29 ) ;\r\nV_39 = F_47 ( V_37 ) ;\r\nV_40 = F_48 ( V_29 ) ;\r\nif ( ( V_30 = ( int ) strlen ( V_38 ) ) > V_41 )\r\nV_41 = V_30 ;\r\nif ( ( V_30 = ( int ) strlen ( V_39 ) ) > V_42 )\r\nV_42 = V_30 ;\r\nif ( ( V_30 = ( int ) strlen ( V_40 ) ) > V_43 )\r\nV_43 = V_30 ;\r\n}\r\nV_30 = F_49 ( V_24 , F_41 , V_46 , V_44 ) ;\r\nF_32 ( T_2 , V_24 , V_30 ) ;\r\nfor ( V_29 = F_43 ( & V_35 ) ; V_29 != - 1 ;\r\nV_29 = F_44 ( & V_35 ) ) {\r\nV_37 = F_45 ( V_29 ) ;\r\nV_38 = F_46 ( V_29 ) ;\r\nV_39 = F_47 ( V_37 ) ;\r\nV_40 = F_48 ( V_29 ) ;\r\nV_30 = F_49 ( V_24 , F_41 , L_7 ,\r\n- V_42 , V_39 ,\r\n- V_41 , V_38 ,\r\n- V_43 , V_40 ) ;\r\nF_32 ( T_2 , V_24 , V_30 ) ;\r\n}\r\nbreak;\r\ncase V_19 :\r\nfor ( V_29 = F_43 ( & V_35 ) ; V_29 != - 1 ;\r\nV_29 = F_44 ( & V_35 ) ) {\r\nfor ( V_28 = F_50 ( V_29 , & V_36 ) ; V_28 != NULL ;\r\nV_28 = F_51 ( V_29 , & V_36 ) ) {\r\nif ( V_28 -> V_47 != - 1 )\r\ncontinue;\r\nif ( ( V_30 = ( int ) strlen ( V_28 -> V_48 ) ) > V_31 )\r\nV_31 = V_30 ;\r\nif ( ( V_30 = ( int ) strlen ( V_28 -> V_38 ) ) > V_32 )\r\nV_32 = V_30 ;\r\nif ( V_28 -> V_49 != NULL ) {\r\nif ( ( V_30 = ( int ) strlen ( V_28 -> V_49 ) ) > V_33 )\r\nV_33 = V_30 ;\r\n}\r\n}\r\n}\r\nF_32 ( T_2 , V_50 , ( int ) strlen ( V_50 ) ) ;\r\nV_45 = 0 ;\r\nfor ( V_29 = F_43 ( & V_35 ) ; V_29 != - 1 ;\r\nV_29 = F_44 ( & V_35 ) ) {\r\nV_37 = F_45 ( V_29 ) ;\r\nV_38 = F_46 ( V_29 ) ;\r\nV_39 = F_47 ( V_37 ) ;\r\nV_40 = F_48 ( V_29 ) ;\r\nV_44 = 0 ;\r\nfor ( V_28 = F_50 ( V_29 , & V_36 ) ; V_28 != NULL ;\r\nV_28 = F_51 ( V_29 , & V_36 ) ) {\r\nif ( V_28 -> V_47 != - 1 )\r\ncontinue;\r\nV_44 ++ ;\r\n}\r\nV_45 += V_44 ;\r\nV_30 = F_49 ( V_24 , F_41 , L_8 ,\r\nV_39 , V_38 , V_40 , V_44 ) ;\r\nF_32 ( T_2 , V_24 , V_30 ) ;\r\nfor ( V_28 = F_50 ( V_29 , & V_36 ) ; V_28 != NULL ;\r\nV_28 = F_51 ( V_29 , & V_36 ) ) {\r\nif ( V_28 -> V_47 != - 1 )\r\ncontinue;\r\nV_34 = F_52 ( V_28 -> type ) ;\r\nif ( V_28 -> V_49 != NULL && V_28 -> V_49 [ 0 ] != '\0' ) {\r\nV_30 = F_49 ( V_24 , F_41 , L_9 ,\r\n- V_31 , V_28 -> V_48 ,\r\n- V_32 , V_28 -> V_38 ,\r\n- V_33 , V_28 -> V_49 ,\r\nV_34 ) ;\r\n} else {\r\nV_30 = F_49 ( V_24 , F_41 , L_10 ,\r\n- V_31 , V_28 -> V_48 ,\r\n- V_32 , V_28 -> V_38 ,\r\nV_34 ) ;\r\n}\r\nF_32 ( T_2 , V_24 , V_30 ) ;\r\n}\r\n}\r\nV_30 = F_49 ( V_24 , F_41 , L_11 , V_45 ) ;\r\nF_32 ( T_2 , V_24 , V_30 ) ;\r\nbreak;\r\ndefault :\r\nF_53 () ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_54 ( T_1 * T_2 )\r\n{\r\nT_5 * V_26 = F_33 ( F_19 ( T_2 ) ) ;\r\nF_55 ( V_26 , L_12 , 0 ) ;\r\n}\r\nvoid F_56 ( void )\r\n{\r\nif ( V_10 != NULL ) {\r\nF_54 ( V_16 ) ;\r\nF_20 ( V_16 , V_17 ) ;\r\nF_54 ( V_18 ) ;\r\nF_20 ( V_18 , V_19 ) ;\r\n}\r\n}
