Layer Pairs Export File for PCB: E:\Saniok\Lime Micro\Lime PCBs\LimeSDR-PCIe_1v2\Altium Designer Design Files\PCB\LimeSDR-PCIe_1v2.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=limesdr-pcie_1v2-roundholes.txt|DrillLayers=gtl,g1,g2,g3,g4,g5,g6,g7,g8,g9,g10,gbl
LayersSetName=Top_Bot_Slot_Holes|DrillFile=limesdr-pcie_1v2-slotholes.txt|DrillLayers=gtl,g1,g2,g3,g4,g5,g6,g7,g8,g9,g10,gbl
