

================================================================
== Vitis HLS Report for 'A_IO_L2_in_0_x1'
================================================================
* Date:           Sun Sep  4 23:16:03 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  12715010|  63055874|  42.379 ms|  0.210 sec|  12715010|  63055874|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------+----------+----------+--------------+-----------+-----------+------+----------+
        |                                                                              |   Latency (cycles)  |   Iteration  |  Initiation Interval  | Trip |          |
        |                                   Loop Name                                  |    min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------+----------+----------+--------------+-----------+-----------+------+----------+
        |- A_IO_L2_in_0_x1_loop_1_A_IO_L2_in_0_x1_loop_2_A_IO_L2_in_0_x1_loop_3        |  12641280|  62982144|  4115 ~ 20502|          -|          -|  3072|        no|
        | + A_IO_L2_in_0_x1_loop_4                                                     |      4112|      4112|          1028|          -|          -|     4|        no|
        |  ++ A_IO_L2_in_0_x1_loop_5_A_IO_L2_in_0_x1_loop_6_A_IO_L2_in_0_x1_loop_7     |      1025|      1025|             3|          2|          2|   512|       yes|
        |  ++ A_IO_L2_in_0_x1_loop_8_A_IO_L2_in_0_x1_loop_9_A_IO_L2_in_0_x1_loop_10    |      1024|      1024|             2|          2|          2|   512|       yes|
        | + A_IO_L2_in_0_x1_loop_11_A_IO_L2_in_0_x1_loop_13_A_IO_L2_in_0_x1_loop_14    |     16386|     16386|             5|          2|          2|  8192|       yes|
        | + A_IO_L2_in_0_x1_loop_16                                                    |      4112|      4112|          1028|          -|          -|     4|        no|
        |  ++ A_IO_L2_in_0_x1_loop_17_A_IO_L2_in_0_x1_loop_18_A_IO_L2_in_0_x1_loop_19  |      1025|      1025|             3|          2|          2|   512|       yes|
        |  ++ A_IO_L2_in_0_x1_loop_20_A_IO_L2_in_0_x1_loop_21_A_IO_L2_in_0_x1_loop_22  |      1024|      1024|             2|          2|          2|   512|       yes|
        | + A_IO_L2_in_0_x1_loop_23_A_IO_L2_in_0_x1_loop_25_A_IO_L2_in_0_x1_loop_26    |     16386|     16386|             5|          2|          2|  8192|       yes|
        |- A_IO_L2_in_0_x1_loop_28_A_IO_L2_in_0_x1_loop_30_A_IO_L2_in_0_x1_loop_31     |     73728|     73728|             9|          -|          -|  8192|        no|
        | + A_IO_L2_in_0_x1_loop_32                                                    |         4|         4|             3|          2|          2|     2|       yes|
        +------------------------------------------------------------------------------+----------+----------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 5
  * Pipeline-3: initiation interval (II) = 2, depth = 2
  * Pipeline-4: initiation interval (II) = 2, depth = 3
  * Pipeline-5: initiation interval (II) = 2, depth = 5
  * Pipeline-6: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 7
  Pipeline-0 : II = 2, D = 2, States = { 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 2, D = 5, States = { 11 12 13 14 15 }
  Pipeline-3 : II = 2, D = 2, States = { 18 19 }
  Pipeline-4 : II = 2, D = 3, States = { 21 22 23 }
  Pipeline-5 : II = 2, D = 5, States = { 25 26 27 28 29 }
  Pipeline-6 : II = 2, D = 3, States = { 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 17 30 
3 --> 4 7 16 11 
4 --> 6 5 
5 --> 4 
6 --> 10 
7 --> 8 
8 --> 10 9 
9 --> 7 
10 --> 3 
11 --> 16 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 11 
16 --> 2 
17 --> 18 21 16 25 
18 --> 20 19 
19 --> 18 
20 --> 24 
21 --> 22 
22 --> 24 23 
23 --> 21 
24 --> 17 
25 --> 16 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 25 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 30 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_0_x125, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1_x16, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0_x15, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_0_x125, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1_x16, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0_x15, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:13998]   --->   Operation 43 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:13999]   --->   Operation 44 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_split_V_46 = alloca i64 1" [./dut.cpp:14052]   --->   Operation 45 'alloca' 'data_split_V_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_split_V_45 = alloca i64 1" [./dut.cpp:14118]   --->   Operation 46 'alloca' 'data_split_V_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:14155]   --->   Operation 47 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln13998 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:13998]   --->   Operation 48 'specmemcore' 'specmemcore_ln13998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln13999 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:13999]   --->   Operation 49 'specmemcore' 'specmemcore_ln13999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_split_V_45_addr = getelementptr i256 %data_split_V_45, i64 0, i64 0" [./dut.cpp:14135]   --->   Operation 50 'getelementptr' 'data_split_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_split_V_45_addr_1 = getelementptr i256 %data_split_V_45, i64 0, i64 1" [./dut.cpp:14135]   --->   Operation 51 'getelementptr' 'data_split_V_45_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_split_V_46_addr = getelementptr i256 %data_split_V_46, i64 0, i64 0" [./dut.cpp:14069]   --->   Operation 52 'getelementptr' 'data_split_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_split_V_46_addr_1 = getelementptr i256 %data_split_V_46, i64 0, i64 1" [./dut.cpp:14069]   --->   Operation 53 'getelementptr' 'data_split_V_46_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln14008 = br void" [./dut.cpp:14008]   --->   Operation 54 'br' 'br_ln14008' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten199 = phi i12 0, void, i12 %add_ln890_496, void %.loopexit1242"   --->   Operation 55 'phi' 'indvar_flatten199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten185 = phi i11 0, void, i11 %select_ln890_780, void %.loopexit1242"   --->   Operation 56 'phi' 'indvar_flatten185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1242"   --->   Operation 57 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%arb_39 = phi i1 0, void, i1 %arb, void %.loopexit1242"   --->   Operation 58 'phi' 'arb_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void, i8 %c2_V_133, void %.loopexit1242"   --->   Operation 59 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.74ns)   --->   "%add_ln890_496 = add i12 %indvar_flatten199, i12 1"   --->   Operation 60 'add' 'add_ln890_496' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.62ns)   --->   "%icmp_ln890 = icmp_eq  i12 %indvar_flatten199, i12 3072"   --->   Operation 61 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split80, void %.preheader.preheader.preheader"   --->   Operation 62 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_1_A_IO_L2_in_0_x1_loop_2_A_IO_L2_in_0_x1_loop_3_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.61ns)   --->   "%icmp_ln890380 = icmp_eq  i11 %indvar_flatten185, i11 768"   --->   Operation 65 'icmp' 'icmp_ln890380' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln14009)   --->   "%or_ln14008 = or i1 %icmp_ln890380, i1 %intra_trans_en" [./dut.cpp:14008]   --->   Operation 66 'or' 'or_ln14008' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.12ns)   --->   "%xor_ln14008 = xor i1 %icmp_ln890380, i1 1" [./dut.cpp:14008]   --->   Operation 67 'xor' 'xor_ln14008' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln14009)   --->   "%and_ln14008 = and i1 %arb_39, i1 %xor_ln14008" [./dut.cpp:14008]   --->   Operation 68 'and' 'and_ln14008' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.58ns)   --->   "%icmp_ln14010 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:14010]   --->   Operation 69 'icmp' 'icmp_ln14010' <Predicate = (!icmp_ln890)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.12ns)   --->   "%and_ln14008_1 = and i1 %icmp_ln14010, i1 %xor_ln14008" [./dut.cpp:14008]   --->   Operation 70 'and' 'and_ln14008_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_2_A_IO_L2_in_0_x1_loop_3_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14009 = or i1 %and_ln14008_1, i1 %or_ln14008" [./dut.cpp:14009]   --->   Operation 72 'or' 'or_ln14009' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln14009)   --->   "%xor_ln14009 = xor i1 %icmp_ln14010, i1 1" [./dut.cpp:14009]   --->   Operation 73 'xor' 'xor_ln14009' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln14009)   --->   "%or_ln14009_1 = or i1 %icmp_ln890380, i1 %xor_ln14009" [./dut.cpp:14009]   --->   Operation 74 'or' 'or_ln14009_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln14009 = and i1 %and_ln14008, i1 %or_ln14009_1" [./dut.cpp:14009]   --->   Operation 75 'and' 'and_ln14009' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln14010 = specloopname void @_ssdm_op_SpecLoopName, void @empty_495" [./dut.cpp:14010]   --->   Operation 76 'specloopname' 'specloopname_ln14010' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln14014 = br i1 %and_ln14009, void %.preheader15.preheader, void %.preheader9.preheader" [./dut.cpp:14014]   --->   Operation 77 'br' 'br_ln14014' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader15"   --->   Operation 78 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !and_ln14009)> <Delay = 0.38>
ST_2 : Operation 79 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader9"   --->   Operation 79 'br' 'br_ln890' <Predicate = (!icmp_ln890 & and_ln14009)> <Delay = 0.38>
ST_2 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln14159 = br void %.preheader.preheader" [./dut.cpp:14159]   --->   Operation 80 'br' 'br_ln14159' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.62>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%c3_V_5 = phi i3 %add_ln691_1809, void %.loopexit1238, i3 0, void %.preheader15.preheader"   --->   Operation 81 'phi' 'c3_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.57ns)   --->   "%add_ln691_1809 = add i3 %c3_V_5, i3 1"   --->   Operation 82 'add' 'add_ln691_1809' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.49ns)   --->   "%icmp_ln890_1899 = icmp_eq  i3 %c3_V_5, i3 4"   --->   Operation 83 'icmp' 'icmp_ln890_1899' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln14016 = br i1 %icmp_ln890_1899, void %.split63, void" [./dut.cpp:14016]   --->   Operation 85 'br' 'br_ln14016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_493"   --->   Operation 86 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_1899)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.49ns)   --->   "%icmp_ln870_5 = icmp_eq  i3 %c3_V_5, i3 0"   --->   Operation 87 'icmp' 'icmp_ln870_5' <Predicate = (!icmp_ln890_1899)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln14019 = br i1 %icmp_ln870_5, void %.preheader12.preheader.preheader, void %.preheader13.preheader.preheader" [./dut.cpp:14019]   --->   Operation 88 'br' 'br_ln14019' <Predicate = (!icmp_ln890_1899)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader12.preheader"   --->   Operation 89 'br' 'br_ln890' <Predicate = (!icmp_ln890_1899 & !icmp_ln870_5)> <Delay = 0.38>
ST_3 : Operation 90 [1/1] (0.38ns)   --->   "%br_ln14020 = br void %.preheader13.preheader" [./dut.cpp:14020]   --->   Operation 90 'br' 'br_ln14020' <Predicate = (!icmp_ln890_1899 & icmp_ln870_5)> <Delay = 0.38>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln14055 = br i1 %or_ln14009, void %.loopexit1242, void %.preheader10.preheader.preheader" [./dut.cpp:14055]   --->   Operation 91 'br' 'br_ln14055' <Predicate = (icmp_ln890_1899)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.38ns)   --->   "%br_ln14056 = br void %.preheader10.preheader" [./dut.cpp:14056]   --->   Operation 92 'br' 'br_ln14056' <Predicate = (icmp_ln890_1899 & or_ln14009)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.72>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i10 %add_ln890_494, void %.preheader12, i10 0, void %.preheader12.preheader.preheader"   --->   Operation 93 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.72ns)   --->   "%add_ln890_494 = add i10 %indvar_flatten33, i10 1"   --->   Operation 94 'add' 'add_ln890_494' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.60ns)   --->   "%icmp_ln890_1905 = icmp_eq  i10 %indvar_flatten33, i10 512"   --->   Operation 95 'icmp' 'icmp_ln890_1905' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1905, void %.preheader12, void %.loopexit1238.loopexit"   --->   Operation 96 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_8_A_IO_L2_in_0_x1_loop_9_A_IO_L2_in_0_x1_loop_10_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_9_A_IO_L2_in_0_x1_loop_10_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln14038 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:14038]   --->   Operation 100 'specpipeline' 'specpipeline_ln14038' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln14038 = specloopname void @_ssdm_op_SpecLoopName, void @empty_133" [./dut.cpp:14038]   --->   Operation 101 'specloopname' 'specloopname_ln14038' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.21ns)   --->   "%tmp_747 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'read' 'tmp_747' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 103 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x16, i512 %tmp_747" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader12.preheader"   --->   Operation 104 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1238"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.72>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i10 %add_ln890_493, void %.preheader13, i10 0, void %.preheader13.preheader.preheader"   --->   Operation 106 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.72ns)   --->   "%add_ln890_493 = add i10 %indvar_flatten13, i10 1"   --->   Operation 107 'add' 'add_ln890_493' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.60ns)   --->   "%icmp_ln890_1904 = icmp_eq  i10 %indvar_flatten13, i10 512"   --->   Operation 108 'icmp' 'icmp_ln890_1904' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1904, void %.preheader13, void %.loopexit1238.loopexit441"   --->   Operation 109 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.29>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%c4_V_109 = phi i5 %select_ln890_776, void %.preheader13, i5 0, void %.preheader13.preheader.preheader"   --->   Operation 110 'phi' 'c4_V_109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %select_ln890_779, void %.preheader13, i7 0, void %.preheader13.preheader.preheader"   --->   Operation 111 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%c5_V_166 = phi i2 %select_ln890_778, void %.preheader13, i2 0, void %.preheader13.preheader.preheader"   --->   Operation 112 'phi' 'c5_V_166' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%c6_V_200 = phi i5 %add_ln691_1806, void %.preheader13, i5 0, void %.preheader13.preheader.preheader"   --->   Operation 113 'phi' 'c6_V_200' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln691_1804 = add i5 %c4_V_109, i5 1"   --->   Operation 114 'add' 'add_ln691_1804' <Predicate = (!icmp_ln890_1904)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.59ns)   --->   "%icmp_ln890_1914 = icmp_eq  i7 %indvar_flatten, i7 32"   --->   Operation 115 'icmp' 'icmp_ln890_1914' <Predicate = (!icmp_ln890_1904)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.27ns)   --->   "%select_ln890_775 = select i1 %icmp_ln890_1914, i2 0, i2 %c5_V_166"   --->   Operation 116 'select' 'select_ln890_775' <Predicate = (!icmp_ln890_1904)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.27ns)   --->   "%select_ln890_776 = select i1 %icmp_ln890_1914, i5 %add_ln691_1804, i5 %c4_V_109"   --->   Operation 117 'select' 'select_ln890_776' <Predicate = (!icmp_ln890_1904)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln14030)   --->   "%shl_ln14030 = shl i5 %select_ln890_776, i5 1" [./dut.cpp:14030]   --->   Operation 118 'shl' 'shl_ln14030' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln890_45)   --->   "%xor_ln890_26 = xor i1 %icmp_ln890_1914, i1 1"   --->   Operation 119 'xor' 'xor_ln890_26' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.63ns)   --->   "%icmp_ln890_1915 = icmp_eq  i5 %c6_V_200, i5 16"   --->   Operation 120 'icmp' 'icmp_ln890_1915' <Predicate = (!icmp_ln890_1904)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890_45 = and i1 %icmp_ln890_1915, i1 %xor_ln890_26"   --->   Operation 121 'and' 'and_ln890_45' <Predicate = (!icmp_ln890_1904)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.43ns)   --->   "%add_ln691_1805 = add i2 %select_ln890_775, i2 1"   --->   Operation 122 'add' 'add_ln691_1805' <Predicate = (!icmp_ln890_1904)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_777)   --->   "%or_ln890_88 = or i1 %and_ln890_45, i1 %icmp_ln890_1914"   --->   Operation 123 'or' 'or_ln890_88' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln890_777 = select i1 %or_ln890_88, i5 0, i5 %c6_V_200"   --->   Operation 124 'select' 'select_ln890_777' <Predicate = (!icmp_ln890_1904)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.27ns)   --->   "%select_ln890_778 = select i1 %and_ln890_45, i2 %add_ln691_1805, i2 %select_ln890_775"   --->   Operation 125 'select' 'select_ln890_778' <Predicate = (!icmp_ln890_1904)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln14030)   --->   "%zext_ln14030 = zext i2 %select_ln890_778" [./dut.cpp:14030]   --->   Operation 126 'zext' 'zext_ln14030' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14030 = add i5 %shl_ln14030, i5 %zext_ln14030" [./dut.cpp:14030]   --->   Operation 127 'add' 'add_ln14030' <Predicate = (!icmp_ln890_1904)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'read' 'tmp' <Predicate = (!icmp_ln890_1904)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln890_492 = add i7 %indvar_flatten, i7 1"   --->   Operation 129 'add' 'add_ln890_492' <Predicate = (!icmp_ln890_1904)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.30ns)   --->   "%select_ln890_779 = select i1 %icmp_ln890_1914, i7 1, i7 %add_ln890_492"   --->   Operation 130 'select' 'select_ln890_779' <Predicate = (!icmp_ln890_1904)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 5> <Delay = 2.36>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_5_A_IO_L2_in_0_x1_loop_6_A_IO_L2_in_0_x1_loop_7_str"   --->   Operation 131 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_6_A_IO_L2_in_0_x1_loop_7_str"   --->   Operation 133 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_829_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14030, i4 0"   --->   Operation 134 'bitconcatenate' 'tmp_829_cast' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln14030_1 = zext i5 %select_ln890_777" [./dut.cpp:14030]   --->   Operation 135 'zext' 'zext_ln14030_1' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.71ns)   --->   "%add_ln14030_1 = add i9 %tmp_829_cast, i9 %zext_ln14030_1" [./dut.cpp:14030]   --->   Operation 136 'add' 'add_ln14030_1' <Predicate = (!icmp_ln890_1904)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln14030_2 = zext i9 %add_ln14030_1" [./dut.cpp:14030]   --->   Operation 137 'zext' 'zext_ln14030_2' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14030_2" [./dut.cpp:14030]   --->   Operation 138 'getelementptr' 'local_A_pong_V_addr' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln14023 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:14023]   --->   Operation 139 'specpipeline' 'specpipeline_ln14023' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln14023 = specloopname void @_ssdm_op_SpecLoopName, void @empty_494" [./dut.cpp:14023]   --->   Operation 140 'specloopname' 'specloopname_ln14023' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (1.64ns)   --->   "%store_ln14030 = store i512 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:14030]   --->   Operation 141 'store' 'store_ln14030' <Predicate = (!icmp_ln890_1904)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_9 : Operation 142 [1/1] (0.70ns)   --->   "%add_ln691_1806 = add i5 %select_ln890_777, i5 1"   --->   Operation 142 'add' 'add_ln691_1806' <Predicate = (!icmp_ln890_1904)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader13.preheader"   --->   Operation 143 'br' 'br_ln0' <Predicate = (!icmp_ln890_1904)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1238"   --->   Operation 144 'br' 'br_ln0' <Predicate = (icmp_ln870_5)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader15"   --->   Operation 145 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 2.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%indvar_flatten84 = phi i14 %add_ln890_491, void %.preheader10, i14 0, void %.preheader10.preheader.preheader"   --->   Operation 146 'phi' 'indvar_flatten84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%c5_V_165 = phi i2 %select_ln890_770, void %.preheader10, i2 0, void %.preheader10.preheader.preheader"   --->   Operation 147 'phi' 'c5_V_165' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%indvar_flatten54 = phi i14 %select_ln890_774, void %.preheader10, i14 0, void %.preheader10.preheader.preheader"   --->   Operation 148 'phi' 'indvar_flatten54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%c6_V_198 = phi i6 %select_ln890_772, void %.preheader10, i6 0, void %.preheader10.preheader.preheader"   --->   Operation 149 'phi' 'c6_V_198' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%indvar_flatten41 = phi i9 %select_ln890_773, void %.preheader10, i9 0, void %.preheader10.preheader.preheader"   --->   Operation 150 'phi' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%c8_V_12 = phi i5 %add_ln691_1803, void %.preheader10, i5 0, void %.preheader10.preheader.preheader"   --->   Operation 151 'phi' 'c8_V_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.76ns)   --->   "%add_ln890_491 = add i14 %indvar_flatten84, i14 1"   --->   Operation 152 'add' 'add_ln890_491' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%div_i_i14 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_198, i32 1, i32 4"   --->   Operation 153 'partselect' 'div_i_i14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_198"   --->   Operation 154 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.65ns)   --->   "%icmp_ln890_1903 = icmp_eq  i14 %indvar_flatten84, i14 8192"   --->   Operation 155 'icmp' 'icmp_ln890_1903' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1903, void %.preheader10, void %.loopexit1242.loopexit440"   --->   Operation 156 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.43ns)   --->   "%add_ln691_1801 = add i2 %c5_V_165, i2 1"   --->   Operation 157 'add' 'add_ln691_1801' <Predicate = (!icmp_ln890_1903)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.65ns)   --->   "%icmp_ln890_1911 = icmp_eq  i14 %indvar_flatten54, i14 4096"   --->   Operation 158 'icmp' 'icmp_ln890_1911' <Predicate = (!icmp_ln890_1903)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.29ns)   --->   "%select_ln890_769 = select i1 %icmp_ln890_1911, i6 0, i6 %c6_V_198"   --->   Operation 159 'select' 'select_ln890_769' <Predicate = (!icmp_ln890_1903)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.27ns)   --->   "%select_ln890_770 = select i1 %icmp_ln890_1911, i2 %add_ln691_1801, i2 %c5_V_165"   --->   Operation 160 'select' 'select_ln890_770' <Predicate = (!icmp_ln890_1903)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln14057)   --->   "%select_ln890_771 = select i1 %icmp_ln890_1911, i4 0, i4 %div_i_i14"   --->   Operation 161 'select' 'select_ln890_771' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln14057_1)   --->   "%xor_ln890_29 = xor i1 %icmp_ln890_1911, i1 1"   --->   Operation 162 'xor' 'xor_ln890_29' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln14057_1)   --->   "%and_ln890_48 = and i1 %empty, i1 %xor_ln890_29"   --->   Operation 163 'and' 'and_ln890_48' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.12ns)   --->   "%xor_ln890_25 = xor i1 %icmp_ln890_1911, i1 1"   --->   Operation 164 'xor' 'xor_ln890_25' <Predicate = (!icmp_ln890_1903)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.63ns)   --->   "%icmp_ln890_1912 = icmp_eq  i5 %c8_V_12, i5 16"   --->   Operation 165 'icmp' 'icmp_ln890_1912' <Predicate = (!icmp_ln890_1903)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln14059_1)   --->   "%and_ln890_43 = and i1 %icmp_ln890_1912, i1 %xor_ln890_25"   --->   Operation 166 'and' 'and_ln890_43' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.59ns)   --->   "%icmp_ln890_1913 = icmp_eq  i9 %indvar_flatten41, i9 128"   --->   Operation 167 'icmp' 'icmp_ln890_1913' <Predicate = (!icmp_ln890_1903)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.12ns)   --->   "%and_ln890_44 = and i1 %icmp_ln890_1913, i1 %xor_ln890_25"   --->   Operation 168 'and' 'and_ln890_44' <Predicate = (!icmp_ln890_1903)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.70ns)   --->   "%add_ln691_1802 = add i6 %select_ln890_769, i6 1"   --->   Operation 169 'add' 'add_ln691_1802' <Predicate = (!icmp_ln890_1903)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln14057)   --->   "%div_i_i623_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1802, i32 1, i32 4"   --->   Operation 170 'partselect' 'div_i_i623_mid1' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln14057 = select i1 %and_ln890_44, i4 %div_i_i623_mid1, i4 %select_ln890_771" [./dut.cpp:14057]   --->   Operation 171 'select' 'select_ln14057' <Predicate = (!icmp_ln890_1903)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln14057_1)   --->   "%empty_2567 = trunc i6 %add_ln691_1802"   --->   Operation 172 'trunc' 'empty_2567' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14057_1 = select i1 %and_ln890_44, i1 %empty_2567, i1 %and_ln890_48" [./dut.cpp:14057]   --->   Operation 173 'select' 'select_ln14057_1' <Predicate = (!icmp_ln890_1903)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln14059_1)   --->   "%xor_ln14057 = xor i1 %icmp_ln890_1913, i1 1" [./dut.cpp:14057]   --->   Operation 174 'xor' 'xor_ln14057' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln14059_1)   --->   "%or_ln14057 = or i1 %icmp_ln890_1911, i1 %xor_ln14057" [./dut.cpp:14057]   --->   Operation 175 'or' 'or_ln14057' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln14059_1)   --->   "%and_ln14057 = and i1 %and_ln890_43, i1 %or_ln14057" [./dut.cpp:14057]   --->   Operation 176 'and' 'and_ln14057' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.29ns)   --->   "%select_ln890_772 = select i1 %and_ln890_44, i6 %add_ln691_1802, i6 %select_ln890_769"   --->   Operation 177 'select' 'select_ln890_772' <Predicate = (!icmp_ln890_1903)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln14059_1)   --->   "%or_ln14059 = or i1 %and_ln14057, i1 %and_ln890_44" [./dut.cpp:14059]   --->   Operation 178 'or' 'or_ln14059' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14059_1 = or i1 %or_ln14059, i1 %icmp_ln890_1911" [./dut.cpp:14059]   --->   Operation 179 'or' 'or_ln14059_1' <Predicate = (!icmp_ln890_1903)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14059 = select i1 %or_ln14059_1, i5 0, i5 %c8_V_12" [./dut.cpp:14059]   --->   Operation 180 'select' 'select_ln14059' <Predicate = (!icmp_ln890_1903)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.71ns)   --->   "%add_ln890_489 = add i9 %indvar_flatten41, i9 1"   --->   Operation 181 'add' 'add_ln890_489' <Predicate = (!icmp_ln890_1903)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_773)   --->   "%or_ln890_87 = or i1 %and_ln890_44, i1 %icmp_ln890_1911"   --->   Operation 182 'or' 'or_ln890_87' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_773 = select i1 %or_ln890_87, i9 1, i9 %add_ln890_489"   --->   Operation 183 'select' 'select_ln890_773' <Predicate = (!icmp_ln890_1903)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.76ns)   --->   "%add_ln890_490 = add i14 %indvar_flatten54, i14 1"   --->   Operation 184 'add' 'add_ln890_490' <Predicate = (!icmp_ln890_1903)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (0.34ns)   --->   "%select_ln890_774 = select i1 %icmp_ln890_1911, i14 1, i14 %add_ln890_490"   --->   Operation 185 'select' 'select_ln890_774' <Predicate = (!icmp_ln890_1903)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 4> <Delay = 2.35>
ST_12 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln14067)   --->   "%zext_ln14067 = zext i2 %select_ln890_770" [./dut.cpp:14067]   --->   Operation 186 'zext' 'zext_ln14067' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln14067)   --->   "%shl_ln14067 = shl i5 %select_ln14059, i5 1" [./dut.cpp:14067]   --->   Operation 187 'shl' 'shl_ln14067' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14067 = add i5 %shl_ln14067, i5 %zext_ln14067" [./dut.cpp:14067]   --->   Operation 188 'add' 'add_ln14067' <Predicate = (!icmp_ln890_1903)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14067, i4 %select_ln14057" [./dut.cpp:14067]   --->   Operation 189 'bitconcatenate' 'or_ln12' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln14067_1 = zext i9 %or_ln12" [./dut.cpp:14067]   --->   Operation 190 'zext' 'zext_ln14067_1' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_14 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14067_1" [./dut.cpp:14067]   --->   Operation 191 'getelementptr' 'local_A_ping_V_addr_14' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_12 : Operation 192 [2/2] (1.64ns)   --->   "%in_data_V_104 = load i9 %local_A_ping_V_addr_14" [./dut.cpp:14067]   --->   Operation 192 'load' 'in_data_V_104' <Predicate = (!icmp_ln890_1903)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_12 : Operation 193 [1/1] (0.70ns)   --->   "%add_ln691_1803 = add i5 %select_ln14059, i5 1"   --->   Operation 193 'add' 'add_ln691_1803' <Predicate = (!icmp_ln890_1903)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 5> <Delay = 2.39>
ST_13 : Operation 194 [1/2] (1.64ns)   --->   "%in_data_V_104 = load i9 %local_A_ping_V_addr_14" [./dut.cpp:14067]   --->   Operation 194 'load' 'in_data_V_104' <Predicate = (!icmp_ln890_1903)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln674_108 = trunc i512 %in_data_V_104"   --->   Operation 195 'trunc' 'trunc_ln674_108' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.74ns)   --->   "%store_ln14069 = store i256 %trunc_ln674_108, i1 %data_split_V_46_addr" [./dut.cpp:14069]   --->   Operation 196 'store' 'store_ln14069' <Predicate = (!icmp_ln890_1903)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_104, i32 256, i32 511"   --->   Operation 197 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.74ns)   --->   "%store_ln14069 = store i256 %p_Result_1, i1 %data_split_V_46_addr_1" [./dut.cpp:14069]   --->   Operation 198 'store' 'store_ln14069' <Predicate = (!icmp_ln890_1903)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 14 <SV = 6> <Delay = 0.74>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln14057 = zext i1 %select_ln14057_1" [./dut.cpp:14057]   --->   Operation 199 'zext' 'zext_ln14057' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%data_split_V_46_addr_2 = getelementptr i256 %data_split_V_46, i64 0, i64 %zext_ln14057" [./dut.cpp:14057]   --->   Operation 200 'getelementptr' 'data_split_V_46_addr_2' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_14 : Operation 201 [2/2] (0.74ns)   --->   "%data_split_V_46_load = load i1 %data_split_V_46_addr_2" [./dut.cpp:14073]   --->   Operation 201 'load' 'data_split_V_46_load' <Predicate = (!icmp_ln890_1903)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 15 <SV = 7> <Delay = 1.96>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_11_A_IO_L2_in_0_x1_loop_13_A_IO_L2_in_0_x1_loop_14_str"   --->   Operation 202 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 203 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_12_A_IO_L2_in_0_x1_loop_13_A_IO_L2_in_0_x1_loop_14_str"   --->   Operation 204 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_13_A_IO_L2_in_0_x1_loop_14_str"   --->   Operation 205 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%specpipeline_ln14061 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:14061]   --->   Operation 206 'specpipeline' 'specpipeline_ln14061' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln14061 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1514" [./dut.cpp:14061]   --->   Operation 207 'specloopname' 'specloopname_ln14061' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>
ST_15 : Operation 208 [1/2] (0.74ns)   --->   "%data_split_V_46_load = load i1 %data_split_V_46_addr_2" [./dut.cpp:14073]   --->   Operation 208 'load' 'data_split_V_46_load' <Predicate = (!icmp_ln890_1903)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_15 : Operation 209 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x125, i256 %data_split_V_46_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 209 'write' 'write_ln174' <Predicate = (!icmp_ln890_1903)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10.preheader"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!icmp_ln890_1903)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 1.03>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1242"   --->   Operation 211 'br' 'br_ln0' <Predicate = (!and_ln14009 & or_ln14009)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1242"   --->   Operation 212 'br' 'br_ln0' <Predicate = (and_ln14009 & or_ln14009)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln14009, i1 1" [./dut.cpp:14148]   --->   Operation 213 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (0.70ns)   --->   "%add_ln691_1807 = add i8 %c2_V, i8 1"   --->   Operation 214 'add' 'add_ln691_1807' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node c2_V_133)   --->   "%or_ln691 = or i1 %and_ln14008_1, i1 %icmp_ln890380"   --->   Operation 215 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [1/1] (0.30ns) (out node of the LUT)   --->   "%c2_V_133 = select i1 %or_ln691, i8 1, i8 %add_ln691_1807"   --->   Operation 216 'select' 'c2_V_133' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 217 [1/1] (0.73ns)   --->   "%add_ln890_495 = add i11 %indvar_flatten185, i11 1"   --->   Operation 217 'add' 'add_ln890_495' <Predicate = (!icmp_ln890380)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (0.30ns)   --->   "%select_ln890_780 = select i1 %icmp_ln890380, i11 1, i11 %add_ln890_495"   --->   Operation 218 'select' 'select_ln890_780' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 219 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.62>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%c3_V = phi i3 %add_ln691_1808, void %.loopexit1240, i3 0, void %.preheader9.preheader"   --->   Operation 220 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.57ns)   --->   "%add_ln691_1808 = add i3 %c3_V, i3 1"   --->   Operation 221 'add' 'add_ln691_1808' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (0.49ns)   --->   "%icmp_ln890_1898 = icmp_eq  i3 %c3_V, i3 4"   --->   Operation 222 'icmp' 'icmp_ln890_1898' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 223 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln14082 = br i1 %icmp_ln890_1898, void %.split39, void" [./dut.cpp:14082]   --->   Operation 224 'br' 'br_ln14082' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_452"   --->   Operation 225 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_1898)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c3_V, i3 0"   --->   Operation 226 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_1898)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln14085 = br i1 %icmp_ln870, void %.preheader6.preheader.preheader, void %.preheader7.preheader.preheader" [./dut.cpp:14085]   --->   Operation 227 'br' 'br_ln14085' <Predicate = (!icmp_ln890_1898)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6.preheader"   --->   Operation 228 'br' 'br_ln890' <Predicate = (!icmp_ln890_1898 & !icmp_ln870)> <Delay = 0.38>
ST_17 : Operation 229 [1/1] (0.38ns)   --->   "%br_ln14086 = br void %.preheader7.preheader" [./dut.cpp:14086]   --->   Operation 229 'br' 'br_ln14086' <Predicate = (!icmp_ln890_1898 & icmp_ln870)> <Delay = 0.38>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln14121 = br i1 %or_ln14009, void %.loopexit1242, void %.preheader5.preheader.preheader" [./dut.cpp:14121]   --->   Operation 230 'br' 'br_ln14121' <Predicate = (icmp_ln890_1898)> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.38ns)   --->   "%br_ln14122 = br void %.preheader5.preheader" [./dut.cpp:14122]   --->   Operation 231 'br' 'br_ln14122' <Predicate = (or_ln14009 & icmp_ln890_1898)> <Delay = 0.38>

State 18 <SV = 3> <Delay = 0.72>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%indvar_flatten126 = phi i10 %add_ln890_488, void %.preheader6, i10 0, void %.preheader6.preheader.preheader"   --->   Operation 232 'phi' 'indvar_flatten126' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.72ns)   --->   "%add_ln890_488 = add i10 %indvar_flatten126, i10 1"   --->   Operation 233 'add' 'add_ln890_488' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 234 [1/1] (0.60ns)   --->   "%icmp_ln890_1902 = icmp_eq  i10 %indvar_flatten126, i10 512"   --->   Operation 234 'icmp' 'icmp_ln890_1902' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1902, void %.preheader6, void %.loopexit1240.loopexit"   --->   Operation 235 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 2.43>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_20_A_IO_L2_in_0_x1_loop_21_A_IO_L2_in_0_x1_loop_22_str"   --->   Operation 236 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 237 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_21_A_IO_L2_in_0_x1_loop_22_str"   --->   Operation 238 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%specpipeline_ln14104 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:14104]   --->   Operation 239 'specpipeline' 'specpipeline_ln14104' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%specloopname_ln14104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1624" [./dut.cpp:14104]   --->   Operation 240 'specloopname' 'specloopname_ln14104' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (1.21ns)   --->   "%tmp_749 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 241 'read' 'tmp_749' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_19 : Operation 242 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x16, i512 %tmp_749" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 242 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 243 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 0.00>
ST_20 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1240"   --->   Operation 244 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 21 <SV = 3> <Delay = 0.72>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%indvar_flatten106 = phi i10 %add_ln890_487, void %.preheader7, i10 0, void %.preheader7.preheader.preheader"   --->   Operation 245 'phi' 'indvar_flatten106' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (0.72ns)   --->   "%add_ln890_487 = add i10 %indvar_flatten106, i10 1"   --->   Operation 246 'add' 'add_ln890_487' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 247 [1/1] (0.60ns)   --->   "%icmp_ln890_1901 = icmp_eq  i10 %indvar_flatten106, i10 512"   --->   Operation 247 'icmp' 'icmp_ln890_1901' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1901, void %.preheader7, void %.loopexit1240.loopexit439"   --->   Operation 248 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 22 <SV = 4> <Delay = 2.29>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %select_ln890_765, void %.preheader7, i5 0, void %.preheader7.preheader.preheader"   --->   Operation 249 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%indvar_flatten92 = phi i7 %select_ln890_768, void %.preheader7, i7 0, void %.preheader7.preheader.preheader"   --->   Operation 250 'phi' 'indvar_flatten92' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%c5_V_164 = phi i2 %select_ln890_767, void %.preheader7, i2 0, void %.preheader7.preheader.preheader"   --->   Operation 251 'phi' 'c5_V_164' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%c6_V_199 = phi i5 %add_ln691_1800, void %.preheader7, i5 0, void %.preheader7.preheader.preheader"   --->   Operation 252 'phi' 'c6_V_199' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.70ns)   --->   "%add_ln691_1798 = add i5 %c4_V, i5 1"   --->   Operation 253 'add' 'add_ln691_1798' <Predicate = (!icmp_ln890_1901)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 254 [1/1] (0.59ns)   --->   "%icmp_ln890_1909 = icmp_eq  i7 %indvar_flatten92, i7 32"   --->   Operation 254 'icmp' 'icmp_ln890_1909' <Predicate = (!icmp_ln890_1901)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 255 [1/1] (0.27ns)   --->   "%select_ln890_764 = select i1 %icmp_ln890_1909, i2 0, i2 %c5_V_164"   --->   Operation 255 'select' 'select_ln890_764' <Predicate = (!icmp_ln890_1901)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 256 [1/1] (0.27ns)   --->   "%select_ln890_765 = select i1 %icmp_ln890_1909, i5 %add_ln691_1798, i5 %c4_V"   --->   Operation 256 'select' 'select_ln890_765' <Predicate = (!icmp_ln890_1901)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln14096)   --->   "%shl_ln14096 = shl i5 %select_ln890_765, i5 1" [./dut.cpp:14096]   --->   Operation 257 'shl' 'shl_ln14096' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln890_42)   --->   "%xor_ln890_24 = xor i1 %icmp_ln890_1909, i1 1"   --->   Operation 258 'xor' 'xor_ln890_24' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 259 [1/1] (0.63ns)   --->   "%icmp_ln890_1910 = icmp_eq  i5 %c6_V_199, i5 16"   --->   Operation 259 'icmp' 'icmp_ln890_1910' <Predicate = (!icmp_ln890_1901)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890_42 = and i1 %icmp_ln890_1910, i1 %xor_ln890_24"   --->   Operation 260 'and' 'and_ln890_42' <Predicate = (!icmp_ln890_1901)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 261 [1/1] (0.43ns)   --->   "%add_ln691_1799 = add i2 %select_ln890_764, i2 1"   --->   Operation 261 'add' 'add_ln691_1799' <Predicate = (!icmp_ln890_1901)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_766)   --->   "%or_ln890_86 = or i1 %and_ln890_42, i1 %icmp_ln890_1909"   --->   Operation 262 'or' 'or_ln890_86' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 263 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln890_766 = select i1 %or_ln890_86, i5 0, i5 %c6_V_199"   --->   Operation 263 'select' 'select_ln890_766' <Predicate = (!icmp_ln890_1901)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 264 [1/1] (0.27ns)   --->   "%select_ln890_767 = select i1 %and_ln890_42, i2 %add_ln691_1799, i2 %select_ln890_764"   --->   Operation 264 'select' 'select_ln890_767' <Predicate = (!icmp_ln890_1901)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node add_ln14096)   --->   "%zext_ln14096 = zext i2 %select_ln890_767" [./dut.cpp:14096]   --->   Operation 265 'zext' 'zext_ln14096' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14096 = add i5 %shl_ln14096, i5 %zext_ln14096" [./dut.cpp:14096]   --->   Operation 266 'add' 'add_ln14096' <Predicate = (!icmp_ln890_1901)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 267 [1/1] (1.21ns)   --->   "%tmp_748 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 267 'read' 'tmp_748' <Predicate = (!icmp_ln890_1901)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_22 : Operation 268 [1/1] (0.70ns)   --->   "%add_ln890_486 = add i7 %indvar_flatten92, i7 1"   --->   Operation 268 'add' 'add_ln890_486' <Predicate = (!icmp_ln890_1901)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 269 [1/1] (0.30ns)   --->   "%select_ln890_768 = select i1 %icmp_ln890_1909, i7 1, i7 %add_ln890_486"   --->   Operation 269 'select' 'select_ln890_768' <Predicate = (!icmp_ln890_1901)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 5> <Delay = 2.36>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_17_A_IO_L2_in_0_x1_loop_18_A_IO_L2_in_0_x1_loop_19_str"   --->   Operation 270 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00>
ST_23 : Operation 271 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 271 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_18_A_IO_L2_in_0_x1_loop_19_str"   --->   Operation 272 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_823_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14096, i4 0"   --->   Operation 273 'bitconcatenate' 'tmp_823_cast' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln14096_1 = zext i5 %select_ln890_766" [./dut.cpp:14096]   --->   Operation 274 'zext' 'zext_ln14096_1' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (0.71ns)   --->   "%add_ln14096_1 = add i9 %tmp_823_cast, i9 %zext_ln14096_1" [./dut.cpp:14096]   --->   Operation 275 'add' 'add_ln14096_1' <Predicate = (!icmp_ln890_1901)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln14096_2 = zext i9 %add_ln14096_1" [./dut.cpp:14096]   --->   Operation 276 'zext' 'zext_ln14096_2' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_13 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14096_2" [./dut.cpp:14096]   --->   Operation 277 'getelementptr' 'local_A_ping_V_addr_13' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "%specpipeline_ln14089 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:14089]   --->   Operation 278 'specpipeline' 'specpipeline_ln14089' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%specloopname_ln14089 = specloopname void @_ssdm_op_SpecLoopName, void @empty_455" [./dut.cpp:14089]   --->   Operation 279 'specloopname' 'specloopname_ln14089' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00>
ST_23 : Operation 280 [1/1] (1.64ns)   --->   "%store_ln14096 = store i512 %tmp_748, i9 %local_A_ping_V_addr_13" [./dut.cpp:14096]   --->   Operation 280 'store' 'store_ln14096' <Predicate = (!icmp_ln890_1901)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_23 : Operation 281 [1/1] (0.70ns)   --->   "%add_ln691_1800 = add i5 %select_ln890_766, i5 1"   --->   Operation 281 'add' 'add_ln691_1800' <Predicate = (!icmp_ln890_1901)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7.preheader"   --->   Operation 282 'br' 'br_ln0' <Predicate = (!icmp_ln890_1901)> <Delay = 0.00>

State 24 <SV = 5> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1240"   --->   Operation 283 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 284 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 25 <SV = 3> <Delay = 2.00>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%indvar_flatten177 = phi i14 %add_ln890_485, void %.preheader5, i14 0, void %.preheader5.preheader.preheader"   --->   Operation 285 'phi' 'indvar_flatten177' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 286 [1/1] (0.00ns)   --->   "%c5_V_163 = phi i2 %select_ln890_759, void %.preheader5, i2 0, void %.preheader5.preheader.preheader"   --->   Operation 286 'phi' 'c5_V_163' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 287 [1/1] (0.00ns)   --->   "%indvar_flatten147 = phi i14 %select_ln890_763, void %.preheader5, i14 0, void %.preheader5.preheader.preheader"   --->   Operation 287 'phi' 'indvar_flatten147' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 288 [1/1] (0.00ns)   --->   "%c6_V_197 = phi i6 %select_ln890_761, void %.preheader5, i6 0, void %.preheader5.preheader.preheader"   --->   Operation 288 'phi' 'c6_V_197' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 289 [1/1] (0.00ns)   --->   "%indvar_flatten134 = phi i9 %select_ln890_762, void %.preheader5, i9 0, void %.preheader5.preheader.preheader"   --->   Operation 289 'phi' 'indvar_flatten134' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 290 [1/1] (0.00ns)   --->   "%c8_V_11 = phi i5 %add_ln691_1797, void %.preheader5, i5 0, void %.preheader5.preheader.preheader"   --->   Operation 290 'phi' 'c8_V_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 291 [1/1] (0.76ns)   --->   "%add_ln890_485 = add i14 %indvar_flatten177, i14 1"   --->   Operation 291 'add' 'add_ln890_485' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "%div_i_i13 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_197, i32 1, i32 4"   --->   Operation 292 'partselect' 'div_i_i13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%empty_2568 = trunc i6 %c6_V_197"   --->   Operation 293 'trunc' 'empty_2568' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 294 [1/1] (0.65ns)   --->   "%icmp_ln890_1900 = icmp_eq  i14 %indvar_flatten177, i14 8192"   --->   Operation 294 'icmp' 'icmp_ln890_1900' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1900, void %.preheader5, void %.loopexit1242.loopexit"   --->   Operation 295 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 296 [1/1] (0.43ns)   --->   "%add_ln691_1795 = add i2 %c5_V_163, i2 1"   --->   Operation 296 'add' 'add_ln691_1795' <Predicate = (!icmp_ln890_1900)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 297 [1/1] (0.65ns)   --->   "%icmp_ln890_1906 = icmp_eq  i14 %indvar_flatten147, i14 4096"   --->   Operation 297 'icmp' 'icmp_ln890_1906' <Predicate = (!icmp_ln890_1900)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 298 [1/1] (0.29ns)   --->   "%select_ln890_758 = select i1 %icmp_ln890_1906, i6 0, i6 %c6_V_197"   --->   Operation 298 'select' 'select_ln890_758' <Predicate = (!icmp_ln890_1900)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 299 [1/1] (0.27ns)   --->   "%select_ln890_759 = select i1 %icmp_ln890_1906, i2 %add_ln691_1795, i2 %c5_V_163"   --->   Operation 299 'select' 'select_ln890_759' <Predicate = (!icmp_ln890_1900)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln14123)   --->   "%select_ln890_760 = select i1 %icmp_ln890_1906, i4 0, i4 %div_i_i13"   --->   Operation 300 'select' 'select_ln890_760' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln14123_1)   --->   "%xor_ln890_28 = xor i1 %icmp_ln890_1906, i1 1"   --->   Operation 301 'xor' 'xor_ln890_28' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln14123_1)   --->   "%and_ln890_47 = and i1 %empty_2568, i1 %xor_ln890_28"   --->   Operation 302 'and' 'and_ln890_47' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 303 [1/1] (0.12ns)   --->   "%xor_ln890_23 = xor i1 %icmp_ln890_1906, i1 1"   --->   Operation 303 'xor' 'xor_ln890_23' <Predicate = (!icmp_ln890_1900)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 304 [1/1] (0.63ns)   --->   "%icmp_ln890_1907 = icmp_eq  i5 %c8_V_11, i5 16"   --->   Operation 304 'icmp' 'icmp_ln890_1907' <Predicate = (!icmp_ln890_1900)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node or_ln14125_1)   --->   "%and_ln890_40 = and i1 %icmp_ln890_1907, i1 %xor_ln890_23"   --->   Operation 305 'and' 'and_ln890_40' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 306 [1/1] (0.59ns)   --->   "%icmp_ln890_1908 = icmp_eq  i9 %indvar_flatten134, i9 128"   --->   Operation 306 'icmp' 'icmp_ln890_1908' <Predicate = (!icmp_ln890_1900)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 307 [1/1] (0.12ns)   --->   "%and_ln890_41 = and i1 %icmp_ln890_1908, i1 %xor_ln890_23"   --->   Operation 307 'and' 'and_ln890_41' <Predicate = (!icmp_ln890_1900)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 308 [1/1] (0.70ns)   --->   "%add_ln691_1796 = add i6 %select_ln890_758, i6 1"   --->   Operation 308 'add' 'add_ln691_1796' <Predicate = (!icmp_ln890_1900)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln14123)   --->   "%div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1796, i32 1, i32 4"   --->   Operation 309 'partselect' 'div_i_i367_mid1' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln14123 = select i1 %and_ln890_41, i4 %div_i_i367_mid1, i4 %select_ln890_760" [./dut.cpp:14123]   --->   Operation 310 'select' 'select_ln14123' <Predicate = (!icmp_ln890_1900)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln14123_1)   --->   "%empty_2569 = trunc i6 %add_ln691_1796"   --->   Operation 311 'trunc' 'empty_2569' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_25 : Operation 312 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14123_1 = select i1 %and_ln890_41, i1 %empty_2569, i1 %and_ln890_47" [./dut.cpp:14123]   --->   Operation 312 'select' 'select_ln14123_1' <Predicate = (!icmp_ln890_1900)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln14125_1)   --->   "%xor_ln14123 = xor i1 %icmp_ln890_1908, i1 1" [./dut.cpp:14123]   --->   Operation 313 'xor' 'xor_ln14123' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node or_ln14125_1)   --->   "%or_ln14123 = or i1 %icmp_ln890_1906, i1 %xor_ln14123" [./dut.cpp:14123]   --->   Operation 314 'or' 'or_ln14123' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node or_ln14125_1)   --->   "%and_ln14123 = and i1 %and_ln890_40, i1 %or_ln14123" [./dut.cpp:14123]   --->   Operation 315 'and' 'and_ln14123' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 316 [1/1] (0.29ns)   --->   "%select_ln890_761 = select i1 %and_ln890_41, i6 %add_ln691_1796, i6 %select_ln890_758"   --->   Operation 316 'select' 'select_ln890_761' <Predicate = (!icmp_ln890_1900)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln14125_1)   --->   "%or_ln14125 = or i1 %and_ln14123, i1 %and_ln890_41" [./dut.cpp:14125]   --->   Operation 317 'or' 'or_ln14125' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 318 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14125_1 = or i1 %or_ln14125, i1 %icmp_ln890_1906" [./dut.cpp:14125]   --->   Operation 318 'or' 'or_ln14125_1' <Predicate = (!icmp_ln890_1900)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 319 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14125 = select i1 %or_ln14125_1, i5 0, i5 %c8_V_11" [./dut.cpp:14125]   --->   Operation 319 'select' 'select_ln14125' <Predicate = (!icmp_ln890_1900)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 320 [1/1] (0.71ns)   --->   "%add_ln890_483 = add i9 %indvar_flatten134, i9 1"   --->   Operation 320 'add' 'add_ln890_483' <Predicate = (!icmp_ln890_1900)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_762)   --->   "%or_ln890_85 = or i1 %and_ln890_41, i1 %icmp_ln890_1906"   --->   Operation 321 'or' 'or_ln890_85' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 322 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_762 = select i1 %or_ln890_85, i9 1, i9 %add_ln890_483"   --->   Operation 322 'select' 'select_ln890_762' <Predicate = (!icmp_ln890_1900)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 323 [1/1] (0.76ns)   --->   "%add_ln890_484 = add i14 %indvar_flatten147, i14 1"   --->   Operation 323 'add' 'add_ln890_484' <Predicate = (!icmp_ln890_1900)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 324 [1/1] (0.34ns)   --->   "%select_ln890_763 = select i1 %icmp_ln890_1906, i14 1, i14 %add_ln890_484"   --->   Operation 324 'select' 'select_ln890_763' <Predicate = (!icmp_ln890_1900)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 4> <Delay = 2.35>
ST_26 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln14133)   --->   "%zext_ln14133 = zext i2 %select_ln890_759" [./dut.cpp:14133]   --->   Operation 325 'zext' 'zext_ln14133' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_26 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln14133)   --->   "%shl_ln14133 = shl i5 %select_ln14125, i5 1" [./dut.cpp:14133]   --->   Operation 326 'shl' 'shl_ln14133' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_26 : Operation 327 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14133 = add i5 %shl_ln14133, i5 %zext_ln14133" [./dut.cpp:14133]   --->   Operation 327 'add' 'add_ln14133' <Predicate = (!icmp_ln890_1900)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 328 [1/1] (0.00ns)   --->   "%or_ln11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14133, i4 %select_ln14123" [./dut.cpp:14133]   --->   Operation 328 'bitconcatenate' 'or_ln11' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_26 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln14133_1 = zext i9 %or_ln11" [./dut.cpp:14133]   --->   Operation 329 'zext' 'zext_ln14133_1' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_26 : Operation 330 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_7 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14133_1" [./dut.cpp:14133]   --->   Operation 330 'getelementptr' 'local_A_pong_V_addr_7' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_26 : Operation 331 [2/2] (1.64ns)   --->   "%in_data_V_103 = load i9 %local_A_pong_V_addr_7" [./dut.cpp:14133]   --->   Operation 331 'load' 'in_data_V_103' <Predicate = (!icmp_ln890_1900)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_26 : Operation 332 [1/1] (0.70ns)   --->   "%add_ln691_1797 = add i5 %select_ln14125, i5 1"   --->   Operation 332 'add' 'add_ln691_1797' <Predicate = (!icmp_ln890_1900)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 5> <Delay = 2.39>
ST_27 : Operation 333 [1/2] (1.64ns)   --->   "%in_data_V_103 = load i9 %local_A_pong_V_addr_7" [./dut.cpp:14133]   --->   Operation 333 'load' 'in_data_V_103' <Predicate = (!icmp_ln890_1900)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_27 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln674_107 = trunc i512 %in_data_V_103"   --->   Operation 334 'trunc' 'trunc_ln674_107' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_27 : Operation 335 [1/1] (0.74ns)   --->   "%store_ln14135 = store i256 %trunc_ln674_107, i1 %data_split_V_45_addr" [./dut.cpp:14135]   --->   Operation 335 'store' 'store_ln14135' <Predicate = (!icmp_ln890_1900)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_27 : Operation 336 [1/1] (0.00ns)   --->   "%p_Result_4607_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_103, i32 256, i32 511"   --->   Operation 336 'partselect' 'p_Result_4607_1' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_27 : Operation 337 [1/1] (0.74ns)   --->   "%store_ln14135 = store i256 %p_Result_4607_1, i1 %data_split_V_45_addr_1" [./dut.cpp:14135]   --->   Operation 337 'store' 'store_ln14135' <Predicate = (!icmp_ln890_1900)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 28 <SV = 6> <Delay = 0.74>
ST_28 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln14123 = zext i1 %select_ln14123_1" [./dut.cpp:14123]   --->   Operation 338 'zext' 'zext_ln14123' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_28 : Operation 339 [1/1] (0.00ns)   --->   "%data_split_V_45_addr_2 = getelementptr i256 %data_split_V_45, i64 0, i64 %zext_ln14123" [./dut.cpp:14123]   --->   Operation 339 'getelementptr' 'data_split_V_45_addr_2' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_28 : Operation 340 [2/2] (0.74ns)   --->   "%data_split_V_45_load = load i1 %data_split_V_45_addr_2" [./dut.cpp:14139]   --->   Operation 340 'load' 'data_split_V_45_load' <Predicate = (!icmp_ln890_1900)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 29 <SV = 7> <Delay = 1.96>
ST_29 : Operation 341 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_23_A_IO_L2_in_0_x1_loop_25_A_IO_L2_in_0_x1_loop_26_str"   --->   Operation 341 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_29 : Operation 342 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 342 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_29 : Operation 343 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_24_A_IO_L2_in_0_x1_loop_25_A_IO_L2_in_0_x1_loop_26_str"   --->   Operation 343 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_29 : Operation 344 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_25_A_IO_L2_in_0_x1_loop_26_str"   --->   Operation 344 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_29 : Operation 345 [1/1] (0.00ns)   --->   "%specpipeline_ln14127 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295" [./dut.cpp:14127]   --->   Operation 345 'specpipeline' 'specpipeline_ln14127' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "%specloopname_ln14127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_451" [./dut.cpp:14127]   --->   Operation 346 'specloopname' 'specloopname_ln14127' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>
ST_29 : Operation 347 [1/2] (0.74ns)   --->   "%data_split_V_45_load = load i1 %data_split_V_45_addr_2" [./dut.cpp:14139]   --->   Operation 347 'load' 'data_split_V_45_load' <Predicate = (!icmp_ln890_1900)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_29 : Operation 348 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x125, i256 %data_split_V_45_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 348 'write' 'write_ln174' <Predicate = (!icmp_ln890_1900)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_29 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5.preheader"   --->   Operation 349 'br' 'br_ln0' <Predicate = (!icmp_ln890_1900)> <Delay = 0.00>

State 30 <SV = 2> <Delay = 2.00>
ST_30 : Operation 350 [1/1] (0.00ns)   --->   "%indvar_flatten250 = phi i14 %add_ln890_482, void, i14 0, void %.preheader.preheader.preheader"   --->   Operation 350 'phi' 'indvar_flatten250' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 351 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %select_ln890_753, void, i2 0, void %.preheader.preheader.preheader"   --->   Operation 351 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 352 [1/1] (0.00ns)   --->   "%indvar_flatten220 = phi i14 %select_ln890_757, void, i14 0, void %.preheader.preheader.preheader"   --->   Operation 352 'phi' 'indvar_flatten220' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 353 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %select_ln890_755, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 353 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 354 [1/1] (0.00ns)   --->   "%indvar_flatten207 = phi i9 %select_ln890_756, void, i9 0, void %.preheader.preheader.preheader"   --->   Operation 354 'phi' 'indvar_flatten207' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 355 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1793, void, i5 0, void %.preheader.preheader.preheader"   --->   Operation 355 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 356 [1/1] (0.76ns)   --->   "%add_ln890_482 = add i14 %indvar_flatten250, i14 1"   --->   Operation 356 'add' 'add_ln890_482' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 357 'partselect' 'div_i_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%empty_2570 = trunc i6 %c6_V"   --->   Operation 358 'trunc' 'empty_2570' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 359 [1/1] (0.65ns)   --->   "%icmp_ln890_1894 = icmp_eq  i14 %indvar_flatten250, i14 8192"   --->   Operation 359 'icmp' 'icmp_ln890_1894' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1894, void %.preheader, void %.loopexit"   --->   Operation 360 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 361 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %c5_V, i2 1"   --->   Operation 361 'add' 'add_ln691' <Predicate = (!icmp_ln890_1894)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 362 [1/1] (0.65ns)   --->   "%icmp_ln890_1895 = icmp_eq  i14 %indvar_flatten220, i14 4096"   --->   Operation 362 'icmp' 'icmp_ln890_1895' <Predicate = (!icmp_ln890_1894)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 363 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %icmp_ln890_1895, i6 0, i6 %c6_V"   --->   Operation 363 'select' 'select_ln890' <Predicate = (!icmp_ln890_1894)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 364 [1/1] (0.27ns)   --->   "%select_ln890_753 = select i1 %icmp_ln890_1895, i2 %add_ln691, i2 %c5_V"   --->   Operation 364 'select' 'select_ln890_753' <Predicate = (!icmp_ln890_1894)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln14160)   --->   "%select_ln890_754 = select i1 %icmp_ln890_1895, i4 0, i4 %div_i_i"   --->   Operation 365 'select' 'select_ln890_754' <Predicate = (!icmp_ln890_1894)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln14160_1)   --->   "%xor_ln890_27 = xor i1 %icmp_ln890_1895, i1 1"   --->   Operation 366 'xor' 'xor_ln890_27' <Predicate = (!icmp_ln890_1894)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln14160_1)   --->   "%and_ln890_46 = and i1 %empty_2570, i1 %xor_ln890_27"   --->   Operation 367 'and' 'and_ln890_46' <Predicate = (!icmp_ln890_1894)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 368 [1/1] (0.12ns)   --->   "%xor_ln890 = xor i1 %icmp_ln890_1895, i1 1"   --->   Operation 368 'xor' 'xor_ln890' <Predicate = (!icmp_ln890_1894)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 369 [1/1] (0.63ns)   --->   "%icmp_ln890_1896 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 369 'icmp' 'icmp_ln890_1896' <Predicate = (!icmp_ln890_1894)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln14162_1)   --->   "%and_ln890 = and i1 %icmp_ln890_1896, i1 %xor_ln890"   --->   Operation 370 'and' 'and_ln890' <Predicate = (!icmp_ln890_1894)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 371 [1/1] (0.59ns)   --->   "%icmp_ln890_1897 = icmp_eq  i9 %indvar_flatten207, i9 128"   --->   Operation 371 'icmp' 'icmp_ln890_1897' <Predicate = (!icmp_ln890_1894)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 372 [1/1] (0.12ns)   --->   "%and_ln890_39 = and i1 %icmp_ln890_1897, i1 %xor_ln890"   --->   Operation 372 'and' 'and_ln890_39' <Predicate = (!icmp_ln890_1894)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 373 [1/1] (0.70ns)   --->   "%add_ln691_1792 = add i6 %select_ln890, i6 1"   --->   Operation 373 'add' 'add_ln691_1792' <Predicate = (!icmp_ln890_1894)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln14160)   --->   "%div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1792, i32 1, i32 4"   --->   Operation 374 'partselect' 'div_i_i203_mid1' <Predicate = (!icmp_ln890_1894)> <Delay = 0.00>
ST_30 : Operation 375 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln14160 = select i1 %and_ln890_39, i4 %div_i_i203_mid1, i4 %select_ln890_754" [./dut.cpp:14160]   --->   Operation 375 'select' 'select_ln14160' <Predicate = (!icmp_ln890_1894)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln14160_1)   --->   "%empty_2571 = trunc i6 %add_ln691_1792"   --->   Operation 376 'trunc' 'empty_2571' <Predicate = (!icmp_ln890_1894)> <Delay = 0.00>
ST_30 : Operation 377 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14160_1 = select i1 %and_ln890_39, i1 %empty_2571, i1 %and_ln890_46" [./dut.cpp:14160]   --->   Operation 377 'select' 'select_ln14160_1' <Predicate = (!icmp_ln890_1894)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node or_ln14162_1)   --->   "%xor_ln14160 = xor i1 %icmp_ln890_1897, i1 1" [./dut.cpp:14160]   --->   Operation 378 'xor' 'xor_ln14160' <Predicate = (!icmp_ln890_1894)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln14162_1)   --->   "%or_ln14160 = or i1 %icmp_ln890_1895, i1 %xor_ln14160" [./dut.cpp:14160]   --->   Operation 379 'or' 'or_ln14160' <Predicate = (!icmp_ln890_1894)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln14162_1)   --->   "%and_ln14160 = and i1 %and_ln890, i1 %or_ln14160" [./dut.cpp:14160]   --->   Operation 380 'and' 'and_ln14160' <Predicate = (!icmp_ln890_1894)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 381 [1/1] (0.29ns)   --->   "%select_ln890_755 = select i1 %and_ln890_39, i6 %add_ln691_1792, i6 %select_ln890"   --->   Operation 381 'select' 'select_ln890_755' <Predicate = (!icmp_ln890_1894)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln14162_1)   --->   "%or_ln14162 = or i1 %and_ln14160, i1 %and_ln890_39" [./dut.cpp:14162]   --->   Operation 382 'or' 'or_ln14162' <Predicate = (!icmp_ln890_1894)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 383 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14162_1 = or i1 %or_ln14162, i1 %icmp_ln890_1895" [./dut.cpp:14162]   --->   Operation 383 'or' 'or_ln14162_1' <Predicate = (!icmp_ln890_1894)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 384 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14162 = select i1 %or_ln14162_1, i5 0, i5 %c8_V" [./dut.cpp:14162]   --->   Operation 384 'select' 'select_ln14162' <Predicate = (!icmp_ln890_1894)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 385 [1/1] (0.00ns)   --->   "%ret_ln14213 = ret" [./dut.cpp:14213]   --->   Operation 385 'ret' 'ret_ln14213' <Predicate = (icmp_ln890_1894)> <Delay = 0.00>

State 31 <SV = 3> <Delay = 2.35>
ST_31 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln14170)   --->   "%zext_ln14170 = zext i2 %select_ln890_753" [./dut.cpp:14170]   --->   Operation 386 'zext' 'zext_ln14170' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln14170)   --->   "%shl_ln14170 = shl i5 %select_ln14162, i5 1" [./dut.cpp:14170]   --->   Operation 387 'shl' 'shl_ln14170' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 388 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14170 = add i5 %shl_ln14170, i5 %zext_ln14170" [./dut.cpp:14170]   --->   Operation 388 'add' 'add_ln14170' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14170, i4 %select_ln14160" [./dut.cpp:14170]   --->   Operation 389 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln14170_1 = zext i9 %or_ln" [./dut.cpp:14170]   --->   Operation 390 'zext' 'zext_ln14170_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 391 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14170_1" [./dut.cpp:14170]   --->   Operation 391 'getelementptr' 'local_A_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 392 [2/2] (1.64ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:14170]   --->   Operation 392 'load' 'in_data_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 32 <SV = 4> <Delay = 1.64>
ST_32 : Operation 393 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_28_A_IO_L2_in_0_x1_loop_30_A_IO_L2_in_0_x1_loop_31_str"   --->   Operation 393 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 394 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 394 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 395 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_29_A_IO_L2_in_0_x1_loop_30_A_IO_L2_in_0_x1_loop_31_str"   --->   Operation 395 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln14160 = zext i1 %select_ln14160_1" [./dut.cpp:14160]   --->   Operation 396 'zext' 'zext_ln14160' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 397 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_30_A_IO_L2_in_0_x1_loop_31_str"   --->   Operation 397 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 398 [1/1] (0.00ns)   --->   "%specloopname_ln14164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_964" [./dut.cpp:14164]   --->   Operation 398 'specloopname' 'specloopname_ln14164' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 399 [1/2] (1.64ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:14170]   --->   Operation 399 'load' 'in_data_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_32 : Operation 400 [1/1] (0.00ns)   --->   "%data_split_V_addr210 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln14160" [./dut.cpp:14160]   --->   Operation 400 'getelementptr' 'data_split_V_addr210' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 401 [1/1] (0.38ns)   --->   "%br_ln14171 = br void" [./dut.cpp:14171]   --->   Operation 401 'br' 'br_ln14171' <Predicate = true> <Delay = 0.38>

State 33 <SV = 5> <Delay = 1.08>
ST_33 : Operation 402 [1/1] (0.00ns)   --->   "%n_V = phi i2 %add_ln691_1794, void %ifFalse, i2 0, void %.preheader"   --->   Operation 402 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 403 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %zext_ln1497, void %ifFalse, i512 %in_data_V, void %.preheader"   --->   Operation 403 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 404 [1/1] (0.43ns)   --->   "%add_ln691_1794 = add i2 %n_V, i2 1"   --->   Operation 404 'add' 'add_ln691_1794' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 405 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 405 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 406 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 406 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln14171 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:14171]   --->   Operation 407 'br' 'br_ln14171' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %n_V"   --->   Operation 408 'zext' 'zext_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_33 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %p_Val2_s"   --->   Operation 409 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_33 : Operation 410 [1/1] (0.00ns)   --->   "%data_split_V_addr_359 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:14172]   --->   Operation 410 'getelementptr' 'data_split_V_addr_359' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_33 : Operation 411 [1/1] (0.74ns)   --->   "%store_ln14172 = store i256 %trunc_ln674, i1 %data_split_V_addr_359" [./dut.cpp:14172]   --->   Operation 411 'store' 'store_ln14172' <Predicate = (!icmp_ln878)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_33 : Operation 412 [1/1] (0.00ns)   --->   "%r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 412 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_33 : Operation 413 [1/1] (0.34ns)   --->   "%icmp_ln878_34 = icmp_eq  i2 %add_ln691_1794, i2 2"   --->   Operation 413 'icmp' 'icmp_ln878_34' <Predicate = (!icmp_ln878)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878_34, void %ifFalse, void %ifTrue"   --->   Operation 414 'br' 'br_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_33 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 415 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 34 <SV = 6> <Delay = 0.74>
ST_34 : Operation 416 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295"   --->   Operation 416 'specpipeline' 'specpipeline_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_34 : Operation 417 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_965"   --->   Operation 417 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_34 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i256 %r"   --->   Operation 418 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_34 : Operation 419 [2/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr210" [./dut.cpp:14176]   --->   Operation 419 'load' 'data_split_V_load' <Predicate = (!icmp_ln878 & icmp_ln878_34)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 35 <SV = 7> <Delay = 1.96>
ST_35 : Operation 420 [1/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr210" [./dut.cpp:14176]   --->   Operation 420 'load' 'data_split_V_load' <Predicate = (icmp_ln878_34)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_35 : Operation 421 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x125, i256 %data_split_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 421 'write' 'write_ln174' <Predicate = (icmp_ln878_34)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_35 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 422 'br' 'br_ln0' <Predicate = (icmp_ln878_34)> <Delay = 0.00>

State 36 <SV = 6> <Delay = 1.10>
ST_36 : Operation 423 [1/1] (0.70ns)   --->   "%add_ln691_1793 = add i5 %select_ln14162, i5 1"   --->   Operation 423 'add' 'add_ln691_1793' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 424 [1/1] (0.71ns)   --->   "%add_ln890 = add i9 %indvar_flatten207, i9 1"   --->   Operation 424 'add' 'add_ln890' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_756)   --->   "%or_ln890 = or i1 %and_ln890_39, i1 %icmp_ln890_1895"   --->   Operation 425 'or' 'or_ln890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 426 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_756 = select i1 %or_ln890, i9 1, i9 %add_ln890"   --->   Operation 426 'select' 'select_ln890_756' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 427 [1/1] (0.76ns)   --->   "%add_ln890_481 = add i14 %indvar_flatten220, i14 1"   --->   Operation 427 'add' 'add_ln890_481' <Predicate = (!icmp_ln890_1895)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 428 [1/1] (0.34ns)   --->   "%select_ln890_757 = select i1 %icmp_ln890_1895, i14 1, i14 %add_ln890_481"   --->   Operation 428 'select' 'select_ln890_757' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 429 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten199') with incoming values : ('add_ln890_496') [23]  (0.387 ns)

 <State 2>: 0.983ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten185') with incoming values : ('select_ln890_780') [24]  (0 ns)
	'icmp' operation ('icmp_ln890380') [34]  (0.617 ns)
	'xor' operation ('xor_ln14008', ./dut.cpp:14008) [36]  (0.122 ns)
	'and' operation ('and_ln14008_1', ./dut.cpp:14008) [39]  (0.122 ns)
	'or' operation ('or_ln14009', ./dut.cpp:14009) [41]  (0.122 ns)

 <State 3>: 0.622ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691_1809') [50]  (0 ns)
	'add' operation ('add_ln691_1809') [51]  (0.572 ns)
	blocking operation 0.0495 ns on control path)

 <State 4>: 0.725ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten33') with incoming values : ('add_ln890_494') [62]  (0 ns)
	'add' operation ('add_ln890_494') [63]  (0.725 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_0_x15' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [72]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_1_x16' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [73]  (1.22 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0.725ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten13') with incoming values : ('add_ln890_493') [80]  (0 ns)
	'add' operation ('add_ln890_493') [85]  (0.725 ns)

 <State 8>: 2.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('select_ln890_779') [82]  (0 ns)
	'icmp' operation ('icmp_ln890_1914') [92]  (0.6 ns)
	'select' operation ('select_ln890_775') [93]  (0.278 ns)
	'add' operation ('add_ln691_1805') [99]  (0.436 ns)
	'select' operation ('select_ln890_778') [103]  (0.278 ns)
	'add' operation ('add_ln14030', ./dut.cpp:14030) [105]  (0.707 ns)

 <State 9>: 2.36ns
The critical path consists of the following:
	'add' operation ('add_ln14030_1', ./dut.cpp:14030) [108]  (0.715 ns)
	'getelementptr' operation ('local_A_pong_V_addr', ./dut.cpp:14030) [110]  (0 ns)
	'store' operation ('store_ln14030', ./dut.cpp:14030) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:13999 [114]  (1.65 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten54') with incoming values : ('select_ln890_774') [130]  (0 ns)
	'icmp' operation ('icmp_ln890_1911') [143]  (0.652 ns)
	'select' operation ('select_ln890_769') [144]  (0.293 ns)
	'add' operation ('add_ln691_1802') [155]  (0.706 ns)
	'select' operation ('select_ln14057', ./dut.cpp:14057) [158]  (0.351 ns)

 <State 12>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln14067', ./dut.cpp:14067) [171]  (0.707 ns)
	'getelementptr' operation ('local_A_ping_V_addr_14', ./dut.cpp:14067) [174]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:14067) on array 'local_A_ping.V', ./dut.cpp:13998 [177]  (1.65 ns)

 <State 13>: 2.39ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:14067) on array 'local_A_ping.V', ./dut.cpp:13998 [177]  (1.65 ns)
	'store' operation ('store_ln14069', ./dut.cpp:14069) of variable 'trunc_ln674_108' on array 'data_split.V', ./dut.cpp:14052 [179]  (0.746 ns)

 <State 14>: 0.746ns
The critical path consists of the following:
	'getelementptr' operation ('data_split_V_46_addr_2', ./dut.cpp:14057) [182]  (0 ns)
	'load' operation ('data_split_V_46_load', ./dut.cpp:14073) on array 'data_split.V', ./dut.cpp:14052 [183]  (0.746 ns)

 <State 15>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_46_load', ./dut.cpp:14073) on array 'data_split.V', ./dut.cpp:14052 [183]  (0.746 ns)
	fifo write on port 'fifo_A_PE_0_0_x125' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [184]  (1.22 ns)

 <State 16>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_495') [346]  (0.735 ns)
	'select' operation ('select_ln890_780') [347]  (0.301 ns)

 <State 17>: 0.622ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691_1808') [197]  (0 ns)
	'add' operation ('add_ln691_1808') [198]  (0.572 ns)
	blocking operation 0.0495 ns on control path)

 <State 18>: 0.725ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten126') with incoming values : ('add_ln890_488') [209]  (0 ns)
	'add' operation ('add_ln890_488') [210]  (0.725 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_0_x15' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [219]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_1_x16' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [220]  (1.22 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0.725ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten106') with incoming values : ('add_ln890_487') [227]  (0 ns)
	'add' operation ('add_ln890_487') [232]  (0.725 ns)

 <State 22>: 2.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten92') with incoming values : ('select_ln890_768') [229]  (0 ns)
	'icmp' operation ('icmp_ln890_1909') [239]  (0.6 ns)
	'select' operation ('select_ln890_764') [240]  (0.278 ns)
	'add' operation ('add_ln691_1799') [246]  (0.436 ns)
	'select' operation ('select_ln890_767') [250]  (0.278 ns)
	'add' operation ('add_ln14096', ./dut.cpp:14096) [252]  (0.707 ns)

 <State 23>: 2.36ns
The critical path consists of the following:
	'add' operation ('add_ln14096_1', ./dut.cpp:14096) [255]  (0.715 ns)
	'getelementptr' operation ('local_A_ping_V_addr_13', ./dut.cpp:14096) [257]  (0 ns)
	'store' operation ('store_ln14096', ./dut.cpp:14096) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:13998 [261]  (1.65 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten147') with incoming values : ('select_ln890_763') [277]  (0 ns)
	'icmp' operation ('icmp_ln890_1906') [290]  (0.652 ns)
	'select' operation ('select_ln890_758') [291]  (0.293 ns)
	'add' operation ('add_ln691_1796') [302]  (0.706 ns)
	'select' operation ('select_ln14123', ./dut.cpp:14123) [305]  (0.351 ns)

 <State 26>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln14133', ./dut.cpp:14133) [318]  (0.707 ns)
	'getelementptr' operation ('local_A_pong_V_addr_7', ./dut.cpp:14133) [321]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:14133) on array 'local_A_pong.V', ./dut.cpp:13999 [324]  (1.65 ns)

 <State 27>: 2.39ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:14133) on array 'local_A_pong.V', ./dut.cpp:13999 [324]  (1.65 ns)
	'store' operation ('store_ln14135', ./dut.cpp:14135) of variable 'trunc_ln674_107' on array 'data_split.V', ./dut.cpp:14118 [326]  (0.746 ns)

 <State 28>: 0.746ns
The critical path consists of the following:
	'getelementptr' operation ('data_split_V_45_addr_2', ./dut.cpp:14123) [329]  (0 ns)
	'load' operation ('data_split_V_45_load', ./dut.cpp:14139) on array 'data_split.V', ./dut.cpp:14118 [330]  (0.746 ns)

 <State 29>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_45_load', ./dut.cpp:14139) on array 'data_split.V', ./dut.cpp:14118 [330]  (0.746 ns)
	fifo write on port 'fifo_A_PE_0_0_x125' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [331]  (1.22 ns)

 <State 30>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten220') with incoming values : ('select_ln890_757') [354]  (0 ns)
	'icmp' operation ('icmp_ln890_1895') [367]  (0.652 ns)
	'select' operation ('select_ln890') [368]  (0.293 ns)
	'add' operation ('add_ln691_1792') [379]  (0.706 ns)
	'select' operation ('select_ln14160', ./dut.cpp:14160) [382]  (0.351 ns)

 <State 31>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln14170', ./dut.cpp:14170) [395]  (0.707 ns)
	'getelementptr' operation ('local_A_ping_V_addr', ./dut.cpp:14170) [398]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:14170) on array 'local_A_ping.V', ./dut.cpp:13998 [400]  (1.65 ns)

 <State 32>: 1.65ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:14170) on array 'local_A_ping.V', ./dut.cpp:13998 [400]  (1.65 ns)

 <State 33>: 1.09ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1794') [404]  (0 ns)
	'add' operation ('add_ln691_1794') [406]  (0.436 ns)
	'icmp' operation ('icmp_ln878_34') [419]  (0.343 ns)
	blocking operation 0.31 ns on control path)

 <State 34>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:14176) on array 'data_split.V', ./dut.cpp:14155 [422]  (0.746 ns)

 <State 35>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:14176) on array 'data_split.V', ./dut.cpp:14155 [422]  (0.746 ns)
	fifo write on port 'fifo_A_PE_0_0_x125' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [423]  (1.22 ns)

 <State 36>: 1.11ns
The critical path consists of the following:
	'add' operation ('add_ln890_481') [432]  (0.765 ns)
	'select' operation ('select_ln890_757') [433]  (0.342 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
