arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
fixed_k6_frac_N8_22nm.xml	ch_intrinsics.v	common	4.63	vpr	67.63 MiB		-1	-1	0.20	29920	3	0.07	-1	-1	37052	-1	-1	67	99	1	0	success	v8.0.0-13196-g82dfc08a8-dirty	release VTR_ASSERT_LEVEL=3	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-06-25T22:23:30	srivatsan-Precision-Tower-5810	/home/alex/vtr-verilog-to-routing	69256	99	130	344	474	1	223	297	17	17	289	-1	unnamed_device	27.8 MiB	0.06	2002.28	711	67617	19456	38956	9205	67.6 MiB	0.16	0.00	2.28259	1.6707	-117.639	-1.6707	1.6707	0.38	0.000601032	0.00053047	0.0434549	0.0382141	-1	-1	-1	-1	32	1696	14	6.79088e+06	1.45062e+06	586450.	2029.24	2.09	0.137941	0.122363	24814	144142	-1	1620	10	497	757	49739	16322	2.0466	2.0466	-136.152	-2.0466	-0.16867	-0.16867	744469.	2576.02	0.04	0.66	0.12	-1	-1	0.04	0.0175181	0.0160155	
