
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fb0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080030bc  080030bc  000130bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030e0  080030e0  00020160  2**0
                  CONTENTS
  4 .ARM          00000000  080030e0  080030e0  00020160  2**0
                  CONTENTS
  5 .preinit_array 00000000  080030e0  080030e0  00020160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030e0  080030e0  000130e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030e4  080030e4  000130e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000160  20000000  080030e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  20000160  08003248  00020160  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000258  08003248  00020258  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020160  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009ccf  00000000  00000000  00020189  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bcf  00000000  00000000  00029e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  0002ba28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000980  00000000  00000000  0002c490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016afb  00000000  00000000  0002ce10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b5cc  00000000  00000000  0004390b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082968  00000000  00000000  0004eed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d183f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029c8  00000000  00000000  000d1894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000160 	.word	0x20000160
 8000128:	00000000 	.word	0x00000000
 800012c:	080030a4 	.word	0x080030a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000164 	.word	0x20000164
 8000148:	080030a4 	.word	0x080030a4

0800014c <updateLedBuffer_0>:

int red_counter_buffer_temp = DEFAULT_RED_COUNTER; // Use when increase the counter but not confirm yet
int amber_counter_buffer_temp = DEFAULT_AMBER_COUNTER;
int green_counter_buffer_temp = DEFAULT_GREEN_COUNTER;

void updateLedBuffer_0(int num) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	led_buffer_0[0] = num / 10;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	4a14      	ldr	r2, [pc, #80]	; (80001a8 <updateLedBuffer_0+0x5c>)
 8000158:	fb82 1203 	smull	r1, r2, r2, r3
 800015c:	1092      	asrs	r2, r2, #2
 800015e:	17db      	asrs	r3, r3, #31
 8000160:	1ad3      	subs	r3, r2, r3
 8000162:	4a12      	ldr	r2, [pc, #72]	; (80001ac <updateLedBuffer_0+0x60>)
 8000164:	6013      	str	r3, [r2, #0]
	led_buffer_0[1] = num % 10;
 8000166:	6879      	ldr	r1, [r7, #4]
 8000168:	4b0f      	ldr	r3, [pc, #60]	; (80001a8 <updateLedBuffer_0+0x5c>)
 800016a:	fb83 2301 	smull	r2, r3, r3, r1
 800016e:	109a      	asrs	r2, r3, #2
 8000170:	17cb      	asrs	r3, r1, #31
 8000172:	1ad2      	subs	r2, r2, r3
 8000174:	4613      	mov	r3, r2
 8000176:	009b      	lsls	r3, r3, #2
 8000178:	4413      	add	r3, r2
 800017a:	005b      	lsls	r3, r3, #1
 800017c:	1aca      	subs	r2, r1, r3
 800017e:	4b0b      	ldr	r3, [pc, #44]	; (80001ac <updateLedBuffer_0+0x60>)
 8000180:	605a      	str	r2, [r3, #4]

	if (led_buffer_0[0] < 0) led_buffer_0[0] = 0;
 8000182:	4b0a      	ldr	r3, [pc, #40]	; (80001ac <updateLedBuffer_0+0x60>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	2b00      	cmp	r3, #0
 8000188:	da02      	bge.n	8000190 <updateLedBuffer_0+0x44>
 800018a:	4b08      	ldr	r3, [pc, #32]	; (80001ac <updateLedBuffer_0+0x60>)
 800018c:	2200      	movs	r2, #0
 800018e:	601a      	str	r2, [r3, #0]
	if (led_buffer_0[1] < 0) led_buffer_0[1] = 0;
 8000190:	4b06      	ldr	r3, [pc, #24]	; (80001ac <updateLedBuffer_0+0x60>)
 8000192:	685b      	ldr	r3, [r3, #4]
 8000194:	2b00      	cmp	r3, #0
 8000196:	da02      	bge.n	800019e <updateLedBuffer_0+0x52>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <updateLedBuffer_0+0x60>)
 800019a:	2200      	movs	r2, #0
 800019c:	605a      	str	r2, [r3, #4]
}
 800019e:	bf00      	nop
 80001a0:	370c      	adds	r7, #12
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bc80      	pop	{r7}
 80001a6:	4770      	bx	lr
 80001a8:	66666667 	.word	0x66666667
 80001ac:	2000018c 	.word	0x2000018c

080001b0 <updateLedBuffer_1>:

void updateLedBuffer_1(int num) {
 80001b0:	b480      	push	{r7}
 80001b2:	b083      	sub	sp, #12
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
	led_buffer_1[0] = num / 10;
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	4a14      	ldr	r2, [pc, #80]	; (800020c <updateLedBuffer_1+0x5c>)
 80001bc:	fb82 1203 	smull	r1, r2, r2, r3
 80001c0:	1092      	asrs	r2, r2, #2
 80001c2:	17db      	asrs	r3, r3, #31
 80001c4:	1ad3      	subs	r3, r2, r3
 80001c6:	4a12      	ldr	r2, [pc, #72]	; (8000210 <updateLedBuffer_1+0x60>)
 80001c8:	6013      	str	r3, [r2, #0]
	led_buffer_1[1] = num % 10;
 80001ca:	6879      	ldr	r1, [r7, #4]
 80001cc:	4b0f      	ldr	r3, [pc, #60]	; (800020c <updateLedBuffer_1+0x5c>)
 80001ce:	fb83 2301 	smull	r2, r3, r3, r1
 80001d2:	109a      	asrs	r2, r3, #2
 80001d4:	17cb      	asrs	r3, r1, #31
 80001d6:	1ad2      	subs	r2, r2, r3
 80001d8:	4613      	mov	r3, r2
 80001da:	009b      	lsls	r3, r3, #2
 80001dc:	4413      	add	r3, r2
 80001de:	005b      	lsls	r3, r3, #1
 80001e0:	1aca      	subs	r2, r1, r3
 80001e2:	4b0b      	ldr	r3, [pc, #44]	; (8000210 <updateLedBuffer_1+0x60>)
 80001e4:	605a      	str	r2, [r3, #4]

	if (led_buffer_1[0] < 0) led_buffer_1[0] = 0;
 80001e6:	4b0a      	ldr	r3, [pc, #40]	; (8000210 <updateLedBuffer_1+0x60>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	da02      	bge.n	80001f4 <updateLedBuffer_1+0x44>
 80001ee:	4b08      	ldr	r3, [pc, #32]	; (8000210 <updateLedBuffer_1+0x60>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	601a      	str	r2, [r3, #0]
	if (led_buffer_1[1] < 0) led_buffer_1[1] = 0;
 80001f4:	4b06      	ldr	r3, [pc, #24]	; (8000210 <updateLedBuffer_1+0x60>)
 80001f6:	685b      	ldr	r3, [r3, #4]
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	da02      	bge.n	8000202 <updateLedBuffer_1+0x52>
 80001fc:	4b04      	ldr	r3, [pc, #16]	; (8000210 <updateLedBuffer_1+0x60>)
 80001fe:	2200      	movs	r2, #0
 8000200:	605a      	str	r2, [r3, #4]
}
 8000202:	bf00      	nop
 8000204:	370c      	adds	r7, #12
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	66666667 	.word	0x66666667
 8000210:	20000194 	.word	0x20000194

08000214 <get_red_counter_buffer>:

int get_red_counter_buffer(void) {
 8000214:	b480      	push	{r7}
 8000216:	af00      	add	r7, sp, #0
	return red_counter_buffer;
 8000218:	4b02      	ldr	r3, [pc, #8]	; (8000224 <get_red_counter_buffer+0x10>)
 800021a:	681b      	ldr	r3, [r3, #0]
}
 800021c:	4618      	mov	r0, r3
 800021e:	46bd      	mov	sp, r7
 8000220:	bc80      	pop	{r7}
 8000222:	4770      	bx	lr
 8000224:	20000004 	.word	0x20000004

08000228 <get_amber_counter_buffer>:

int get_amber_counter_buffer(void) {
 8000228:	b480      	push	{r7}
 800022a:	af00      	add	r7, sp, #0
	return amber_counter_buffer;
 800022c:	4b02      	ldr	r3, [pc, #8]	; (8000238 <get_amber_counter_buffer+0x10>)
 800022e:	681b      	ldr	r3, [r3, #0]
}
 8000230:	4618      	mov	r0, r3
 8000232:	46bd      	mov	sp, r7
 8000234:	bc80      	pop	{r7}
 8000236:	4770      	bx	lr
 8000238:	20000008 	.word	0x20000008

0800023c <get_green_counter_buffer>:

int get_green_counter_buffer(void) {
 800023c:	b480      	push	{r7}
 800023e:	af00      	add	r7, sp, #0
	return green_counter_buffer;
 8000240:	4b02      	ldr	r3, [pc, #8]	; (800024c <get_green_counter_buffer+0x10>)
 8000242:	681b      	ldr	r3, [r3, #0]
}
 8000244:	4618      	mov	r0, r3
 8000246:	46bd      	mov	sp, r7
 8000248:	bc80      	pop	{r7}
 800024a:	4770      	bx	lr
 800024c:	2000000c 	.word	0x2000000c

08000250 <balanceCounterInMode>:

void balanceCounterInMode(int mode) {
 8000250:	b480      	push	{r7}
 8000252:	b083      	sub	sp, #12
 8000254:	af00      	add	r7, sp, #0
 8000256:	6078      	str	r0, [r7, #4]
	// Priority: RED -> GREEN -> AMBER & Ensure not change the lastest modified_color counter
	switch (mode) {
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	2b04      	cmp	r3, #4
 800025c:	d019      	beq.n	8000292 <balanceCounterInMode+0x42>
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	2b04      	cmp	r3, #4
 8000262:	dc4e      	bgt.n	8000302 <balanceCounterInMode+0xb2>
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	2b02      	cmp	r3, #2
 8000268:	d003      	beq.n	8000272 <balanceCounterInMode+0x22>
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	2b03      	cmp	r3, #3
 800026e:	d008      	beq.n	8000282 <balanceCounterInMode+0x32>
			} else {
				amber_counter_buffer = red_counter_buffer - green_counter_buffer;
			}
			break;
		default:
			return;
 8000270:	e047      	b.n	8000302 <balanceCounterInMode+0xb2>
			green_counter_buffer = red_counter_buffer - amber_counter_buffer;
 8000272:	4b26      	ldr	r3, [pc, #152]	; (800030c <balanceCounterInMode+0xbc>)
 8000274:	681a      	ldr	r2, [r3, #0]
 8000276:	4b26      	ldr	r3, [pc, #152]	; (8000310 <balanceCounterInMode+0xc0>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	1ad3      	subs	r3, r2, r3
 800027c:	4a25      	ldr	r2, [pc, #148]	; (8000314 <balanceCounterInMode+0xc4>)
 800027e:	6013      	str	r3, [r2, #0]
			break;
 8000280:	e01d      	b.n	80002be <balanceCounterInMode+0x6e>
			green_counter_buffer = red_counter_buffer - amber_counter_buffer;
 8000282:	4b22      	ldr	r3, [pc, #136]	; (800030c <balanceCounterInMode+0xbc>)
 8000284:	681a      	ldr	r2, [r3, #0]
 8000286:	4b22      	ldr	r3, [pc, #136]	; (8000310 <balanceCounterInMode+0xc0>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	1ad3      	subs	r3, r2, r3
 800028c:	4a21      	ldr	r2, [pc, #132]	; (8000314 <balanceCounterInMode+0xc4>)
 800028e:	6013      	str	r3, [r2, #0]
			break;
 8000290:	e015      	b.n	80002be <balanceCounterInMode+0x6e>
			if (green_counter_buffer >= red_counter_buffer) {
 8000292:	4b20      	ldr	r3, [pc, #128]	; (8000314 <balanceCounterInMode+0xc4>)
 8000294:	681a      	ldr	r2, [r3, #0]
 8000296:	4b1d      	ldr	r3, [pc, #116]	; (800030c <balanceCounterInMode+0xbc>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	429a      	cmp	r2, r3
 800029c:	db07      	blt.n	80002ae <balanceCounterInMode+0x5e>
				red_counter_buffer = green_counter_buffer + amber_counter_buffer;
 800029e:	4b1d      	ldr	r3, [pc, #116]	; (8000314 <balanceCounterInMode+0xc4>)
 80002a0:	681a      	ldr	r2, [r3, #0]
 80002a2:	4b1b      	ldr	r3, [pc, #108]	; (8000310 <balanceCounterInMode+0xc0>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	4413      	add	r3, r2
 80002a8:	4a18      	ldr	r2, [pc, #96]	; (800030c <balanceCounterInMode+0xbc>)
 80002aa:	6013      	str	r3, [r2, #0]
			break;
 80002ac:	e006      	b.n	80002bc <balanceCounterInMode+0x6c>
				amber_counter_buffer = red_counter_buffer - green_counter_buffer;
 80002ae:	4b17      	ldr	r3, [pc, #92]	; (800030c <balanceCounterInMode+0xbc>)
 80002b0:	681a      	ldr	r2, [r3, #0]
 80002b2:	4b18      	ldr	r3, [pc, #96]	; (8000314 <balanceCounterInMode+0xc4>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	1ad3      	subs	r3, r2, r3
 80002b8:	4a15      	ldr	r2, [pc, #84]	; (8000310 <balanceCounterInMode+0xc0>)
 80002ba:	6013      	str	r3, [r2, #0]
			break;
 80002bc:	bf00      	nop
			break;
	}

	if (red_counter_buffer < 0 || amber_counter_buffer < 0 || green_counter_buffer < 0) {
 80002be:	4b13      	ldr	r3, [pc, #76]	; (800030c <balanceCounterInMode+0xbc>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	db07      	blt.n	80002d6 <balanceCounterInMode+0x86>
 80002c6:	4b12      	ldr	r3, [pc, #72]	; (8000310 <balanceCounterInMode+0xc0>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	db03      	blt.n	80002d6 <balanceCounterInMode+0x86>
 80002ce:	4b11      	ldr	r3, [pc, #68]	; (8000314 <balanceCounterInMode+0xc4>)
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	da08      	bge.n	80002e8 <balanceCounterInMode+0x98>
		red_counter_buffer = DEFAULT_RED_COUNTER;
 80002d6:	4b0d      	ldr	r3, [pc, #52]	; (800030c <balanceCounterInMode+0xbc>)
 80002d8:	2205      	movs	r2, #5
 80002da:	601a      	str	r2, [r3, #0]
		amber_counter_buffer = DEFAULT_AMBER_COUNTER;
 80002dc:	4b0c      	ldr	r3, [pc, #48]	; (8000310 <balanceCounterInMode+0xc0>)
 80002de:	2202      	movs	r2, #2
 80002e0:	601a      	str	r2, [r3, #0]
		green_counter_buffer = DEFAULT_GREEN_COUNTER;
 80002e2:	4b0c      	ldr	r3, [pc, #48]	; (8000314 <balanceCounterInMode+0xc4>)
 80002e4:	2203      	movs	r2, #3
 80002e6:	601a      	str	r2, [r3, #0]
	}

	// Update temp buffer
	red_counter_buffer_temp = red_counter_buffer;
 80002e8:	4b08      	ldr	r3, [pc, #32]	; (800030c <balanceCounterInMode+0xbc>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	4a0a      	ldr	r2, [pc, #40]	; (8000318 <balanceCounterInMode+0xc8>)
 80002ee:	6013      	str	r3, [r2, #0]
	amber_counter_buffer_temp = amber_counter_buffer;
 80002f0:	4b07      	ldr	r3, [pc, #28]	; (8000310 <balanceCounterInMode+0xc0>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a09      	ldr	r2, [pc, #36]	; (800031c <balanceCounterInMode+0xcc>)
 80002f6:	6013      	str	r3, [r2, #0]
	green_counter_buffer_temp = green_counter_buffer;
 80002f8:	4b06      	ldr	r3, [pc, #24]	; (8000314 <balanceCounterInMode+0xc4>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	4a08      	ldr	r2, [pc, #32]	; (8000320 <balanceCounterInMode+0xd0>)
 80002fe:	6013      	str	r3, [r2, #0]
 8000300:	e000      	b.n	8000304 <balanceCounterInMode+0xb4>
			return;
 8000302:	bf00      	nop
}
 8000304:	370c      	adds	r7, #12
 8000306:	46bd      	mov	sp, r7
 8000308:	bc80      	pop	{r7}
 800030a:	4770      	bx	lr
 800030c:	20000004 	.word	0x20000004
 8000310:	20000008 	.word	0x20000008
 8000314:	2000000c 	.word	0x2000000c
 8000318:	20000010 	.word	0x20000010
 800031c:	20000014 	.word	0x20000014
 8000320:	20000018 	.word	0x20000018

08000324 <fsm_for_input_processing>:

void fsm_for_input_processing(void) {
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0
	// Input_processing for button 1
	switch (button1State) {
 800032a:	4bab      	ldr	r3, [pc, #684]	; (80005d8 <fsm_for_input_processing+0x2b4>)
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	2b02      	cmp	r3, #2
 8000330:	f000 80b7 	beq.w	80004a2 <fsm_for_input_processing+0x17e>
 8000334:	2b02      	cmp	r3, #2
 8000336:	f300 80be 	bgt.w	80004b6 <fsm_for_input_processing+0x192>
 800033a:	2b00      	cmp	r3, #0
 800033c:	d002      	beq.n	8000344 <fsm_for_input_processing+0x20>
 800033e:	2b01      	cmp	r3, #1
 8000340:	d00e      	beq.n	8000360 <fsm_for_input_processing+0x3c>
		case BUTTON_PRESSED_MORE_THAN_1S:
			if (!is_button_pressed(BUTTON_FOR_MODE)) {
				button1State = BUTTON_RELEASED;
			}
			break;
		default: break;
 8000342:	e0b8      	b.n	80004b6 <fsm_for_input_processing+0x192>
			if (is_button_pressed(BUTTON_FOR_MODE)) {
 8000344:	2000      	movs	r0, #0
 8000346:	f000 fba3 	bl	8000a90 <is_button_pressed>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d003      	beq.n	8000358 <fsm_for_input_processing+0x34>
				button1State = BUTTON_PRESSED;
 8000350:	4ba1      	ldr	r3, [pc, #644]	; (80005d8 <fsm_for_input_processing+0x2b4>)
 8000352:	2201      	movs	r2, #1
 8000354:	701a      	strb	r2, [r3, #0]
			break;
 8000356:	e0b3      	b.n	80004c0 <fsm_for_input_processing+0x19c>
			else button1_toggle_flag = 0;
 8000358:	4ba0      	ldr	r3, [pc, #640]	; (80005dc <fsm_for_input_processing+0x2b8>)
 800035a:	2200      	movs	r2, #0
 800035c:	601a      	str	r2, [r3, #0]
			break;
 800035e:	e0af      	b.n	80004c0 <fsm_for_input_processing+0x19c>
			if (checkTimerFlag(tmr_btn_press) && !button1_toggle_flag) {
 8000360:	2001      	movs	r0, #1
 8000362:	f001 faeb 	bl	800193c <checkTimerFlag>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	f000 8086 	beq.w	800047a <fsm_for_input_processing+0x156>
 800036e:	4b9b      	ldr	r3, [pc, #620]	; (80005dc <fsm_for_input_processing+0x2b8>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	2b00      	cmp	r3, #0
 8000374:	f040 8081 	bne.w	800047a <fsm_for_input_processing+0x156>
				resetTimer(tmr_btn_press);
 8000378:	2001      	movs	r0, #1
 800037a:	f001 fab5 	bl	80018e8 <resetTimer>
				button1_toggle_flag = 1;
 800037e:	4b97      	ldr	r3, [pc, #604]	; (80005dc <fsm_for_input_processing+0x2b8>)
 8000380:	2201      	movs	r2, #1
 8000382:	601a      	str	r2, [r3, #0]
				if (mode == 0) { // Prepare resources before switching to manual mode
 8000384:	4b96      	ldr	r3, [pc, #600]	; (80005e0 <fsm_for_input_processing+0x2bc>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	2b00      	cmp	r3, #0
 800038a:	d103      	bne.n	8000394 <fsm_for_input_processing+0x70>
					free_dir = 0;
 800038c:	4b95      	ldr	r3, [pc, #596]	; (80005e4 <fsm_for_input_processing+0x2c0>)
 800038e:	2200      	movs	r2, #0
 8000390:	601a      	str	r2, [r3, #0]
 8000392:	e064      	b.n	800045e <fsm_for_input_processing+0x13a>
				else if (mode > 0 && mode < N0_OF_MODES - 1) { // Prepare resources before switching to modify modes
 8000394:	4b92      	ldr	r3, [pc, #584]	; (80005e0 <fsm_for_input_processing+0x2bc>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	2b00      	cmp	r3, #0
 800039a:	dd38      	ble.n	800040e <fsm_for_input_processing+0xea>
 800039c:	4b92      	ldr	r3, [pc, #584]	; (80005e8 <fsm_for_input_processing+0x2c4>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	1e5a      	subs	r2, r3, #1
 80003a2:	4b8f      	ldr	r3, [pc, #572]	; (80005e0 <fsm_for_input_processing+0x2bc>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	429a      	cmp	r2, r3
 80003a8:	dd31      	ble.n	800040e <fsm_for_input_processing+0xea>
					updateLedBuffer_0(mode + 1);
 80003aa:	4b8d      	ldr	r3, [pc, #564]	; (80005e0 <fsm_for_input_processing+0x2bc>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	3301      	adds	r3, #1
 80003b0:	4618      	mov	r0, r3
 80003b2:	f7ff fecb 	bl	800014c <updateLedBuffer_0>
					switch (mode + 1) {
 80003b6:	4b8a      	ldr	r3, [pc, #552]	; (80005e0 <fsm_for_input_processing+0x2bc>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	3301      	adds	r3, #1
 80003bc:	2b04      	cmp	r3, #4
 80003be:	d01a      	beq.n	80003f6 <fsm_for_input_processing+0xd2>
 80003c0:	2b04      	cmp	r3, #4
 80003c2:	dc22      	bgt.n	800040a <fsm_for_input_processing+0xe6>
 80003c4:	2b02      	cmp	r3, #2
 80003c6:	d002      	beq.n	80003ce <fsm_for_input_processing+0xaa>
 80003c8:	2b03      	cmp	r3, #3
 80003ca:	d00a      	beq.n	80003e2 <fsm_for_input_processing+0xbe>
						default: break;
 80003cc:	e01d      	b.n	800040a <fsm_for_input_processing+0xe6>
							updateLedBuffer_1(red_counter_buffer_temp = red_counter_buffer); break;
 80003ce:	4b87      	ldr	r3, [pc, #540]	; (80005ec <fsm_for_input_processing+0x2c8>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	4a87      	ldr	r2, [pc, #540]	; (80005f0 <fsm_for_input_processing+0x2cc>)
 80003d4:	6013      	str	r3, [r2, #0]
 80003d6:	4b86      	ldr	r3, [pc, #536]	; (80005f0 <fsm_for_input_processing+0x2cc>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	4618      	mov	r0, r3
 80003dc:	f7ff fee8 	bl	80001b0 <updateLedBuffer_1>
 80003e0:	e014      	b.n	800040c <fsm_for_input_processing+0xe8>
							updateLedBuffer_1(amber_counter_buffer_temp = amber_counter_buffer); break;
 80003e2:	4b84      	ldr	r3, [pc, #528]	; (80005f4 <fsm_for_input_processing+0x2d0>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	4a84      	ldr	r2, [pc, #528]	; (80005f8 <fsm_for_input_processing+0x2d4>)
 80003e8:	6013      	str	r3, [r2, #0]
 80003ea:	4b83      	ldr	r3, [pc, #524]	; (80005f8 <fsm_for_input_processing+0x2d4>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	4618      	mov	r0, r3
 80003f0:	f7ff fede 	bl	80001b0 <updateLedBuffer_1>
 80003f4:	e00a      	b.n	800040c <fsm_for_input_processing+0xe8>
							updateLedBuffer_1(green_counter_buffer_temp = green_counter_buffer); break;
 80003f6:	4b81      	ldr	r3, [pc, #516]	; (80005fc <fsm_for_input_processing+0x2d8>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	4a81      	ldr	r2, [pc, #516]	; (8000600 <fsm_for_input_processing+0x2dc>)
 80003fc:	6013      	str	r3, [r2, #0]
 80003fe:	4b80      	ldr	r3, [pc, #512]	; (8000600 <fsm_for_input_processing+0x2dc>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	4618      	mov	r0, r3
 8000404:	f7ff fed4 	bl	80001b0 <updateLedBuffer_1>
 8000408:	e000      	b.n	800040c <fsm_for_input_processing+0xe8>
						default: break;
 800040a:	bf00      	nop
					switch (mode + 1) {
 800040c:	e027      	b.n	800045e <fsm_for_input_processing+0x13a>
				else if (mode == N0_OF_MODES - 1) { // Prepare resources before switching to automatic mode
 800040e:	4b76      	ldr	r3, [pc, #472]	; (80005e8 <fsm_for_input_processing+0x2c4>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	1e5a      	subs	r2, r3, #1
 8000414:	4b72      	ldr	r3, [pc, #456]	; (80005e0 <fsm_for_input_processing+0x2bc>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	429a      	cmp	r2, r3
 800041a:	d120      	bne.n	800045e <fsm_for_input_processing+0x13a>
					resetTimer(tmr_traffic_clk);
 800041c:	2000      	movs	r0, #0
 800041e:	f001 fa63 	bl	80018e8 <resetTimer>
					led0_status = GREEN; 	// Set initial status of led0
 8000422:	4b78      	ldr	r3, [pc, #480]	; (8000604 <fsm_for_input_processing+0x2e0>)
 8000424:	2202      	movs	r2, #2
 8000426:	701a      	strb	r2, [r3, #0]
					led1_status = RED;		// Set initial status of led1
 8000428:	4b77      	ldr	r3, [pc, #476]	; (8000608 <fsm_for_input_processing+0x2e4>)
 800042a:	2200      	movs	r2, #0
 800042c:	701a      	strb	r2, [r3, #0]
					red_counter_0 = red_counter_buffer;
 800042e:	4b6f      	ldr	r3, [pc, #444]	; (80005ec <fsm_for_input_processing+0x2c8>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a76      	ldr	r2, [pc, #472]	; (800060c <fsm_for_input_processing+0x2e8>)
 8000434:	6013      	str	r3, [r2, #0]
					red_counter_1 = red_counter_buffer;
 8000436:	4b6d      	ldr	r3, [pc, #436]	; (80005ec <fsm_for_input_processing+0x2c8>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	4a75      	ldr	r2, [pc, #468]	; (8000610 <fsm_for_input_processing+0x2ec>)
 800043c:	6013      	str	r3, [r2, #0]
					amber_counter_0 = amber_counter_buffer;
 800043e:	4b6d      	ldr	r3, [pc, #436]	; (80005f4 <fsm_for_input_processing+0x2d0>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	4a74      	ldr	r2, [pc, #464]	; (8000614 <fsm_for_input_processing+0x2f0>)
 8000444:	6013      	str	r3, [r2, #0]
					amber_counter_1 = amber_counter_buffer;
 8000446:	4b6b      	ldr	r3, [pc, #428]	; (80005f4 <fsm_for_input_processing+0x2d0>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	4a73      	ldr	r2, [pc, #460]	; (8000618 <fsm_for_input_processing+0x2f4>)
 800044c:	6013      	str	r3, [r2, #0]
					green_counter_0 = green_counter_buffer;
 800044e:	4b6b      	ldr	r3, [pc, #428]	; (80005fc <fsm_for_input_processing+0x2d8>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	4a72      	ldr	r2, [pc, #456]	; (800061c <fsm_for_input_processing+0x2f8>)
 8000454:	6013      	str	r3, [r2, #0]
					green_counter_1 = green_counter_buffer;
 8000456:	4b69      	ldr	r3, [pc, #420]	; (80005fc <fsm_for_input_processing+0x2d8>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	4a71      	ldr	r2, [pc, #452]	; (8000620 <fsm_for_input_processing+0x2fc>)
 800045c:	6013      	str	r3, [r2, #0]
				mode = (mode + 1) % N0_OF_MODES;
 800045e:	4b60      	ldr	r3, [pc, #384]	; (80005e0 <fsm_for_input_processing+0x2bc>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	3301      	adds	r3, #1
 8000464:	4a60      	ldr	r2, [pc, #384]	; (80005e8 <fsm_for_input_processing+0x2c4>)
 8000466:	6812      	ldr	r2, [r2, #0]
 8000468:	fb93 f1f2 	sdiv	r1, r3, r2
 800046c:	fb02 f201 	mul.w	r2, r2, r1
 8000470:	1a9b      	subs	r3, r3, r2
 8000472:	4a5b      	ldr	r2, [pc, #364]	; (80005e0 <fsm_for_input_processing+0x2bc>)
 8000474:	6013      	str	r3, [r2, #0]
				clearAllLeds();
 8000476:	f000 fc95 	bl	8000da4 <clearAllLeds>
			if (!is_button_pressed_1s(BUTTON_FOR_MODE)) {
 800047a:	2000      	movs	r0, #0
 800047c:	f000 fb22 	bl	8000ac4 <is_button_pressed_1s>
 8000480:	4603      	mov	r3, r0
 8000482:	2b00      	cmp	r3, #0
 8000484:	d103      	bne.n	800048e <fsm_for_input_processing+0x16a>
				button1State = BUTTON_RELEASED;
 8000486:	4b54      	ldr	r3, [pc, #336]	; (80005d8 <fsm_for_input_processing+0x2b4>)
 8000488:	2200      	movs	r2, #0
 800048a:	701a      	strb	r2, [r3, #0]
			break;
 800048c:	e015      	b.n	80004ba <fsm_for_input_processing+0x196>
				if (is_button_pressed_1s(BUTTON_FOR_MODE)) {
 800048e:	2000      	movs	r0, #0
 8000490:	f000 fb18 	bl	8000ac4 <is_button_pressed_1s>
 8000494:	4603      	mov	r3, r0
 8000496:	2b00      	cmp	r3, #0
 8000498:	d00f      	beq.n	80004ba <fsm_for_input_processing+0x196>
					button1State = BUTTON_PRESSED_MORE_THAN_1S;
 800049a:	4b4f      	ldr	r3, [pc, #316]	; (80005d8 <fsm_for_input_processing+0x2b4>)
 800049c:	2202      	movs	r2, #2
 800049e:	701a      	strb	r2, [r3, #0]
			break;
 80004a0:	e00b      	b.n	80004ba <fsm_for_input_processing+0x196>
			if (!is_button_pressed(BUTTON_FOR_MODE)) {
 80004a2:	2000      	movs	r0, #0
 80004a4:	f000 faf4 	bl	8000a90 <is_button_pressed>
 80004a8:	4603      	mov	r3, r0
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d107      	bne.n	80004be <fsm_for_input_processing+0x19a>
				button1State = BUTTON_RELEASED;
 80004ae:	4b4a      	ldr	r3, [pc, #296]	; (80005d8 <fsm_for_input_processing+0x2b4>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	701a      	strb	r2, [r3, #0]
			break;
 80004b4:	e003      	b.n	80004be <fsm_for_input_processing+0x19a>
		default: break;
 80004b6:	bf00      	nop
 80004b8:	e002      	b.n	80004c0 <fsm_for_input_processing+0x19c>
			break;
 80004ba:	bf00      	nop
 80004bc:	e000      	b.n	80004c0 <fsm_for_input_processing+0x19c>
			break;
 80004be:	bf00      	nop
	}

	// Input_processing for button 2
	switch (button2State) {
 80004c0:	4b58      	ldr	r3, [pc, #352]	; (8000624 <fsm_for_input_processing+0x300>)
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	2b02      	cmp	r3, #2
 80004c6:	f000 80c7 	beq.w	8000658 <fsm_for_input_processing+0x334>
 80004ca:	2b02      	cmp	r3, #2
 80004cc:	f300 8124 	bgt.w	8000718 <fsm_for_input_processing+0x3f4>
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d003      	beq.n	80004dc <fsm_for_input_processing+0x1b8>
 80004d4:	2b01      	cmp	r3, #1
 80004d6:	f000 80ab 	beq.w	8000630 <fsm_for_input_processing+0x30c>
						break;
					default: break;
				}
			}
			break;
		default: break;
 80004da:	e11d      	b.n	8000718 <fsm_for_input_processing+0x3f4>
			if (is_button_pressed(BUTTON_FOR_MODIFY)) {
 80004dc:	2001      	movs	r0, #1
 80004de:	f000 fad7 	bl	8000a90 <is_button_pressed>
 80004e2:	4603      	mov	r3, r0
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d06f      	beq.n	80005c8 <fsm_for_input_processing+0x2a4>
				button2State = BUTTON_PRESSED;
 80004e8:	4b4e      	ldr	r3, [pc, #312]	; (8000624 <fsm_for_input_processing+0x300>)
 80004ea:	2201      	movs	r2, #1
 80004ec:	701a      	strb	r2, [r3, #0]
				if (checkTimerFlag(tmr_btn_press) && !button2_toggle_flag) {
 80004ee:	2001      	movs	r0, #1
 80004f0:	f001 fa24 	bl	800193c <checkTimerFlag>
 80004f4:	4603      	mov	r3, r0
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d06a      	beq.n	80005d0 <fsm_for_input_processing+0x2ac>
 80004fa:	4b4b      	ldr	r3, [pc, #300]	; (8000628 <fsm_for_input_processing+0x304>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d166      	bne.n	80005d0 <fsm_for_input_processing+0x2ac>
					resetTimer(tmr_btn_press);
 8000502:	2001      	movs	r0, #1
 8000504:	f001 f9f0 	bl	80018e8 <resetTimer>
					button2_toggle_flag = 1; // Ensure increase only one time
 8000508:	4b47      	ldr	r3, [pc, #284]	; (8000628 <fsm_for_input_processing+0x304>)
 800050a:	2201      	movs	r2, #1
 800050c:	601a      	str	r2, [r3, #0]
					switch (mode) {
 800050e:	4b34      	ldr	r3, [pc, #208]	; (80005e0 <fsm_for_input_processing+0x2bc>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	3b01      	subs	r3, #1
 8000514:	2b03      	cmp	r3, #3
 8000516:	d85d      	bhi.n	80005d4 <fsm_for_input_processing+0x2b0>
 8000518:	a201      	add	r2, pc, #4	; (adr r2, 8000520 <fsm_for_input_processing+0x1fc>)
 800051a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800051e:	bf00      	nop
 8000520:	08000531 	.word	0x08000531
 8000524:	0800054b 	.word	0x0800054b
 8000528:	08000575 	.word	0x08000575
 800052c:	0800059f 	.word	0x0800059f
							free_dir = (free_dir + 1) % 2; // Ensure to extend project with more than 2 dir in future
 8000530:	4b2c      	ldr	r3, [pc, #176]	; (80005e4 <fsm_for_input_processing+0x2c0>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	3301      	adds	r3, #1
 8000536:	2b00      	cmp	r3, #0
 8000538:	f003 0301 	and.w	r3, r3, #1
 800053c:	bfb8      	it	lt
 800053e:	425b      	neglt	r3, r3
 8000540:	4a28      	ldr	r2, [pc, #160]	; (80005e4 <fsm_for_input_processing+0x2c0>)
 8000542:	6013      	str	r3, [r2, #0]
							clearAllLeds();
 8000544:	f000 fc2e 	bl	8000da4 <clearAllLeds>
							break;
 8000548:	e045      	b.n	80005d6 <fsm_for_input_processing+0x2b2>
							red_counter_buffer_temp = (red_counter_buffer_temp + 1) % 100;
 800054a:	4b29      	ldr	r3, [pc, #164]	; (80005f0 <fsm_for_input_processing+0x2cc>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	1c5a      	adds	r2, r3, #1
 8000550:	4b36      	ldr	r3, [pc, #216]	; (800062c <fsm_for_input_processing+0x308>)
 8000552:	fb83 1302 	smull	r1, r3, r3, r2
 8000556:	1159      	asrs	r1, r3, #5
 8000558:	17d3      	asrs	r3, r2, #31
 800055a:	1acb      	subs	r3, r1, r3
 800055c:	2164      	movs	r1, #100	; 0x64
 800055e:	fb01 f303 	mul.w	r3, r1, r3
 8000562:	1ad3      	subs	r3, r2, r3
 8000564:	4a22      	ldr	r2, [pc, #136]	; (80005f0 <fsm_for_input_processing+0x2cc>)
 8000566:	6013      	str	r3, [r2, #0]
							updateLedBuffer_1(red_counter_buffer_temp);
 8000568:	4b21      	ldr	r3, [pc, #132]	; (80005f0 <fsm_for_input_processing+0x2cc>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4618      	mov	r0, r3
 800056e:	f7ff fe1f 	bl	80001b0 <updateLedBuffer_1>
							break;
 8000572:	e030      	b.n	80005d6 <fsm_for_input_processing+0x2b2>
							amber_counter_buffer_temp = (amber_counter_buffer_temp + 1) % 100;
 8000574:	4b20      	ldr	r3, [pc, #128]	; (80005f8 <fsm_for_input_processing+0x2d4>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	1c5a      	adds	r2, r3, #1
 800057a:	4b2c      	ldr	r3, [pc, #176]	; (800062c <fsm_for_input_processing+0x308>)
 800057c:	fb83 1302 	smull	r1, r3, r3, r2
 8000580:	1159      	asrs	r1, r3, #5
 8000582:	17d3      	asrs	r3, r2, #31
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	2164      	movs	r1, #100	; 0x64
 8000588:	fb01 f303 	mul.w	r3, r1, r3
 800058c:	1ad3      	subs	r3, r2, r3
 800058e:	4a1a      	ldr	r2, [pc, #104]	; (80005f8 <fsm_for_input_processing+0x2d4>)
 8000590:	6013      	str	r3, [r2, #0]
							updateLedBuffer_1(amber_counter_buffer_temp);
 8000592:	4b19      	ldr	r3, [pc, #100]	; (80005f8 <fsm_for_input_processing+0x2d4>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	4618      	mov	r0, r3
 8000598:	f7ff fe0a 	bl	80001b0 <updateLedBuffer_1>
							break;
 800059c:	e01b      	b.n	80005d6 <fsm_for_input_processing+0x2b2>
							green_counter_buffer_temp = (green_counter_buffer_temp + 1) % 100;
 800059e:	4b18      	ldr	r3, [pc, #96]	; (8000600 <fsm_for_input_processing+0x2dc>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	1c5a      	adds	r2, r3, #1
 80005a4:	4b21      	ldr	r3, [pc, #132]	; (800062c <fsm_for_input_processing+0x308>)
 80005a6:	fb83 1302 	smull	r1, r3, r3, r2
 80005aa:	1159      	asrs	r1, r3, #5
 80005ac:	17d3      	asrs	r3, r2, #31
 80005ae:	1acb      	subs	r3, r1, r3
 80005b0:	2164      	movs	r1, #100	; 0x64
 80005b2:	fb01 f303 	mul.w	r3, r1, r3
 80005b6:	1ad3      	subs	r3, r2, r3
 80005b8:	4a11      	ldr	r2, [pc, #68]	; (8000600 <fsm_for_input_processing+0x2dc>)
 80005ba:	6013      	str	r3, [r2, #0]
							updateLedBuffer_1(green_counter_buffer_temp);
 80005bc:	4b10      	ldr	r3, [pc, #64]	; (8000600 <fsm_for_input_processing+0x2dc>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4618      	mov	r0, r3
 80005c2:	f7ff fdf5 	bl	80001b0 <updateLedBuffer_1>
							break;
 80005c6:	e006      	b.n	80005d6 <fsm_for_input_processing+0x2b2>
			else button2_toggle_flag = 0;
 80005c8:	4b17      	ldr	r3, [pc, #92]	; (8000628 <fsm_for_input_processing+0x304>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
			break;
 80005ce:	e0a6      	b.n	800071e <fsm_for_input_processing+0x3fa>
				}
 80005d0:	bf00      	nop
 80005d2:	e0a4      	b.n	800071e <fsm_for_input_processing+0x3fa>
						default: break;
 80005d4:	bf00      	nop
			break;
 80005d6:	e0a2      	b.n	800071e <fsm_for_input_processing+0x3fa>
 80005d8:	20000188 	.word	0x20000188
 80005dc:	2000017c 	.word	0x2000017c
 80005e0:	2000019c 	.word	0x2000019c
 80005e4:	200001a0 	.word	0x200001a0
 80005e8:	20000000 	.word	0x20000000
 80005ec:	20000004 	.word	0x20000004
 80005f0:	20000010 	.word	0x20000010
 80005f4:	20000008 	.word	0x20000008
 80005f8:	20000014 	.word	0x20000014
 80005fc:	2000000c 	.word	0x2000000c
 8000600:	20000018 	.word	0x20000018
 8000604:	20000134 	.word	0x20000134
 8000608:	200001bc 	.word	0x200001bc
 800060c:	20000138 	.word	0x20000138
 8000610:	20000144 	.word	0x20000144
 8000614:	2000013c 	.word	0x2000013c
 8000618:	20000148 	.word	0x20000148
 800061c:	20000140 	.word	0x20000140
 8000620:	2000014c 	.word	0x2000014c
 8000624:	20000189 	.word	0x20000189
 8000628:	20000180 	.word	0x20000180
 800062c:	51eb851f 	.word	0x51eb851f
			if (!is_button_pressed_1s(BUTTON_FOR_MODIFY)) {
 8000630:	2001      	movs	r0, #1
 8000632:	f000 fa47 	bl	8000ac4 <is_button_pressed_1s>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d103      	bne.n	8000644 <fsm_for_input_processing+0x320>
				button2State = BUTTON_RELEASED;
 800063c:	4bb0      	ldr	r3, [pc, #704]	; (8000900 <fsm_for_input_processing+0x5dc>)
 800063e:	2200      	movs	r2, #0
 8000640:	701a      	strb	r2, [r3, #0]
			break;
 8000642:	e06b      	b.n	800071c <fsm_for_input_processing+0x3f8>
				if (is_button_pressed_1s(BUTTON_FOR_MODIFY)) {
 8000644:	2001      	movs	r0, #1
 8000646:	f000 fa3d 	bl	8000ac4 <is_button_pressed_1s>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d065      	beq.n	800071c <fsm_for_input_processing+0x3f8>
					button2State = BUTTON_PRESSED_MORE_THAN_1S;
 8000650:	4bab      	ldr	r3, [pc, #684]	; (8000900 <fsm_for_input_processing+0x5dc>)
 8000652:	2202      	movs	r2, #2
 8000654:	701a      	strb	r2, [r3, #0]
			break;
 8000656:	e061      	b.n	800071c <fsm_for_input_processing+0x3f8>
			if (!is_button_pressed(BUTTON_FOR_MODIFY)) {
 8000658:	2001      	movs	r0, #1
 800065a:	f000 fa19 	bl	8000a90 <is_button_pressed>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d102      	bne.n	800066a <fsm_for_input_processing+0x346>
				button2State = BUTTON_RELEASED;
 8000664:	4ba6      	ldr	r3, [pc, #664]	; (8000900 <fsm_for_input_processing+0x5dc>)
 8000666:	2200      	movs	r2, #0
 8000668:	701a      	strb	r2, [r3, #0]
			if (checkTimerFlag(tmr_btn_hold)) {
 800066a:	2002      	movs	r0, #2
 800066c:	f001 f966 	bl	800193c <checkTimerFlag>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d04c      	beq.n	8000710 <fsm_for_input_processing+0x3ec>
				resetTimer(tmr_btn_hold);
 8000676:	2002      	movs	r0, #2
 8000678:	f001 f936 	bl	80018e8 <resetTimer>
				switch (mode) {
 800067c:	4ba1      	ldr	r3, [pc, #644]	; (8000904 <fsm_for_input_processing+0x5e0>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2b04      	cmp	r3, #4
 8000682:	d030      	beq.n	80006e6 <fsm_for_input_processing+0x3c2>
 8000684:	2b04      	cmp	r3, #4
 8000686:	dc45      	bgt.n	8000714 <fsm_for_input_processing+0x3f0>
 8000688:	2b02      	cmp	r3, #2
 800068a:	d002      	beq.n	8000692 <fsm_for_input_processing+0x36e>
 800068c:	2b03      	cmp	r3, #3
 800068e:	d015      	beq.n	80006bc <fsm_for_input_processing+0x398>
					default: break;
 8000690:	e040      	b.n	8000714 <fsm_for_input_processing+0x3f0>
						red_counter_buffer_temp = (red_counter_buffer_temp + 1) % 100;
 8000692:	4b9d      	ldr	r3, [pc, #628]	; (8000908 <fsm_for_input_processing+0x5e4>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	1c5a      	adds	r2, r3, #1
 8000698:	4b9c      	ldr	r3, [pc, #624]	; (800090c <fsm_for_input_processing+0x5e8>)
 800069a:	fb83 1302 	smull	r1, r3, r3, r2
 800069e:	1159      	asrs	r1, r3, #5
 80006a0:	17d3      	asrs	r3, r2, #31
 80006a2:	1acb      	subs	r3, r1, r3
 80006a4:	2164      	movs	r1, #100	; 0x64
 80006a6:	fb01 f303 	mul.w	r3, r1, r3
 80006aa:	1ad3      	subs	r3, r2, r3
 80006ac:	4a96      	ldr	r2, [pc, #600]	; (8000908 <fsm_for_input_processing+0x5e4>)
 80006ae:	6013      	str	r3, [r2, #0]
						updateLedBuffer_1(red_counter_buffer_temp);
 80006b0:	4b95      	ldr	r3, [pc, #596]	; (8000908 <fsm_for_input_processing+0x5e4>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff fd7b 	bl	80001b0 <updateLedBuffer_1>
						break;
 80006ba:	e02c      	b.n	8000716 <fsm_for_input_processing+0x3f2>
						amber_counter_buffer_temp = (amber_counter_buffer_temp + 1) % 100;
 80006bc:	4b94      	ldr	r3, [pc, #592]	; (8000910 <fsm_for_input_processing+0x5ec>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	1c5a      	adds	r2, r3, #1
 80006c2:	4b92      	ldr	r3, [pc, #584]	; (800090c <fsm_for_input_processing+0x5e8>)
 80006c4:	fb83 1302 	smull	r1, r3, r3, r2
 80006c8:	1159      	asrs	r1, r3, #5
 80006ca:	17d3      	asrs	r3, r2, #31
 80006cc:	1acb      	subs	r3, r1, r3
 80006ce:	2164      	movs	r1, #100	; 0x64
 80006d0:	fb01 f303 	mul.w	r3, r1, r3
 80006d4:	1ad3      	subs	r3, r2, r3
 80006d6:	4a8e      	ldr	r2, [pc, #568]	; (8000910 <fsm_for_input_processing+0x5ec>)
 80006d8:	6013      	str	r3, [r2, #0]
						updateLedBuffer_1(amber_counter_buffer_temp);
 80006da:	4b8d      	ldr	r3, [pc, #564]	; (8000910 <fsm_for_input_processing+0x5ec>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4618      	mov	r0, r3
 80006e0:	f7ff fd66 	bl	80001b0 <updateLedBuffer_1>
						break;
 80006e4:	e017      	b.n	8000716 <fsm_for_input_processing+0x3f2>
						green_counter_buffer_temp = (green_counter_buffer_temp + 1) % 100;
 80006e6:	4b8b      	ldr	r3, [pc, #556]	; (8000914 <fsm_for_input_processing+0x5f0>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	1c5a      	adds	r2, r3, #1
 80006ec:	4b87      	ldr	r3, [pc, #540]	; (800090c <fsm_for_input_processing+0x5e8>)
 80006ee:	fb83 1302 	smull	r1, r3, r3, r2
 80006f2:	1159      	asrs	r1, r3, #5
 80006f4:	17d3      	asrs	r3, r2, #31
 80006f6:	1acb      	subs	r3, r1, r3
 80006f8:	2164      	movs	r1, #100	; 0x64
 80006fa:	fb01 f303 	mul.w	r3, r1, r3
 80006fe:	1ad3      	subs	r3, r2, r3
 8000700:	4a84      	ldr	r2, [pc, #528]	; (8000914 <fsm_for_input_processing+0x5f0>)
 8000702:	6013      	str	r3, [r2, #0]
						updateLedBuffer_1(green_counter_buffer_temp);
 8000704:	4b83      	ldr	r3, [pc, #524]	; (8000914 <fsm_for_input_processing+0x5f0>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4618      	mov	r0, r3
 800070a:	f7ff fd51 	bl	80001b0 <updateLedBuffer_1>
						break;
 800070e:	e002      	b.n	8000716 <fsm_for_input_processing+0x3f2>
			}
 8000710:	bf00      	nop
 8000712:	e004      	b.n	800071e <fsm_for_input_processing+0x3fa>
					default: break;
 8000714:	bf00      	nop
			break;
 8000716:	e002      	b.n	800071e <fsm_for_input_processing+0x3fa>
		default: break;
 8000718:	bf00      	nop
 800071a:	e000      	b.n	800071e <fsm_for_input_processing+0x3fa>
			break;
 800071c:	bf00      	nop
	}

	// Input_processing for button 3
	switch (button3State) {
 800071e:	4b7e      	ldr	r3, [pc, #504]	; (8000918 <fsm_for_input_processing+0x5f4>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	2b02      	cmp	r3, #2
 8000724:	d061      	beq.n	80007ea <fsm_for_input_processing+0x4c6>
 8000726:	2b02      	cmp	r3, #2
 8000728:	dc69      	bgt.n	80007fe <fsm_for_input_processing+0x4da>
 800072a:	2b00      	cmp	r3, #0
 800072c:	d002      	beq.n	8000734 <fsm_for_input_processing+0x410>
 800072e:	2b01      	cmp	r3, #1
 8000730:	d00e      	beq.n	8000750 <fsm_for_input_processing+0x42c>
		case BUTTON_PRESSED_MORE_THAN_1S:
			if (!is_button_pressed(BUTTON_FOR_CONFIRM)) {
				button3State = BUTTON_RELEASED;
			}
			break;
		default: break;
 8000732:	e064      	b.n	80007fe <fsm_for_input_processing+0x4da>
			if (is_button_pressed(BUTTON_FOR_CONFIRM)) {
 8000734:	2002      	movs	r0, #2
 8000736:	f000 f9ab 	bl	8000a90 <is_button_pressed>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d003      	beq.n	8000748 <fsm_for_input_processing+0x424>
				button3State = BUTTON_PRESSED;
 8000740:	4b75      	ldr	r3, [pc, #468]	; (8000918 <fsm_for_input_processing+0x5f4>)
 8000742:	2201      	movs	r2, #1
 8000744:	701a      	strb	r2, [r3, #0]
			break;
 8000746:	e05f      	b.n	8000808 <fsm_for_input_processing+0x4e4>
			else button3_toggle_flag = 0;
 8000748:	4b74      	ldr	r3, [pc, #464]	; (800091c <fsm_for_input_processing+0x5f8>)
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
			break;
 800074e:	e05b      	b.n	8000808 <fsm_for_input_processing+0x4e4>
			if (checkTimerFlag(tmr_btn_press) && !button3_toggle_flag) {
 8000750:	2001      	movs	r0, #1
 8000752:	f001 f8f3 	bl	800193c <checkTimerFlag>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d032      	beq.n	80007c2 <fsm_for_input_processing+0x49e>
 800075c:	4b6f      	ldr	r3, [pc, #444]	; (800091c <fsm_for_input_processing+0x5f8>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d12e      	bne.n	80007c2 <fsm_for_input_processing+0x49e>
				resetTimer(tmr_btn_press);
 8000764:	2001      	movs	r0, #1
 8000766:	f001 f8bf 	bl	80018e8 <resetTimer>
				button3_toggle_flag = 1;
 800076a:	4b6c      	ldr	r3, [pc, #432]	; (800091c <fsm_for_input_processing+0x5f8>)
 800076c:	2201      	movs	r2, #1
 800076e:	601a      	str	r2, [r3, #0]
				switch (mode) {
 8000770:	4b64      	ldr	r3, [pc, #400]	; (8000904 <fsm_for_input_processing+0x5e0>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	3b01      	subs	r3, #1
 8000776:	2b03      	cmp	r3, #3
 8000778:	d81d      	bhi.n	80007b6 <fsm_for_input_processing+0x492>
 800077a:	a201      	add	r2, pc, #4	; (adr r2, 8000780 <fsm_for_input_processing+0x45c>)
 800077c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000780:	08000791 	.word	0x08000791
 8000784:	08000799 	.word	0x08000799
 8000788:	080007a3 	.word	0x080007a3
 800078c:	080007ad 	.word	0x080007ad
						mode = AUTOMATIC;
 8000790:	4b5c      	ldr	r3, [pc, #368]	; (8000904 <fsm_for_input_processing+0x5e0>)
 8000792:	2200      	movs	r2, #0
 8000794:	601a      	str	r2, [r3, #0]
						break;
 8000796:	e00f      	b.n	80007b8 <fsm_for_input_processing+0x494>
						red_counter_buffer = red_counter_buffer_temp;
 8000798:	4b5b      	ldr	r3, [pc, #364]	; (8000908 <fsm_for_input_processing+0x5e4>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a60      	ldr	r2, [pc, #384]	; (8000920 <fsm_for_input_processing+0x5fc>)
 800079e:	6013      	str	r3, [r2, #0]
						break;
 80007a0:	e00a      	b.n	80007b8 <fsm_for_input_processing+0x494>
						amber_counter_buffer = amber_counter_buffer_temp;
 80007a2:	4b5b      	ldr	r3, [pc, #364]	; (8000910 <fsm_for_input_processing+0x5ec>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	4a5f      	ldr	r2, [pc, #380]	; (8000924 <fsm_for_input_processing+0x600>)
 80007a8:	6013      	str	r3, [r2, #0]
						break;
 80007aa:	e005      	b.n	80007b8 <fsm_for_input_processing+0x494>
						green_counter_buffer = green_counter_buffer_temp;
 80007ac:	4b59      	ldr	r3, [pc, #356]	; (8000914 <fsm_for_input_processing+0x5f0>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a5d      	ldr	r2, [pc, #372]	; (8000928 <fsm_for_input_processing+0x604>)
 80007b2:	6013      	str	r3, [r2, #0]
						break;
 80007b4:	e000      	b.n	80007b8 <fsm_for_input_processing+0x494>
					default: break;
 80007b6:	bf00      	nop
				balanceCounterInMode(mode);
 80007b8:	4b52      	ldr	r3, [pc, #328]	; (8000904 <fsm_for_input_processing+0x5e0>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4618      	mov	r0, r3
 80007be:	f7ff fd47 	bl	8000250 <balanceCounterInMode>
			if (!is_button_pressed_1s(BUTTON_FOR_CONFIRM)) {
 80007c2:	2002      	movs	r0, #2
 80007c4:	f000 f97e 	bl	8000ac4 <is_button_pressed_1s>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d103      	bne.n	80007d6 <fsm_for_input_processing+0x4b2>
				button3State = BUTTON_RELEASED;
 80007ce:	4b52      	ldr	r3, [pc, #328]	; (8000918 <fsm_for_input_processing+0x5f4>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	701a      	strb	r2, [r3, #0]
			break;
 80007d4:	e015      	b.n	8000802 <fsm_for_input_processing+0x4de>
				if (is_button_pressed_1s(BUTTON_FOR_CONFIRM)) {
 80007d6:	2002      	movs	r0, #2
 80007d8:	f000 f974 	bl	8000ac4 <is_button_pressed_1s>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d00f      	beq.n	8000802 <fsm_for_input_processing+0x4de>
					button3State = BUTTON_PRESSED_MORE_THAN_1S;
 80007e2:	4b4d      	ldr	r3, [pc, #308]	; (8000918 <fsm_for_input_processing+0x5f4>)
 80007e4:	2202      	movs	r2, #2
 80007e6:	701a      	strb	r2, [r3, #0]
			break;
 80007e8:	e00b      	b.n	8000802 <fsm_for_input_processing+0x4de>
			if (!is_button_pressed(BUTTON_FOR_CONFIRM)) {
 80007ea:	2002      	movs	r0, #2
 80007ec:	f000 f950 	bl	8000a90 <is_button_pressed>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d107      	bne.n	8000806 <fsm_for_input_processing+0x4e2>
				button3State = BUTTON_RELEASED;
 80007f6:	4b48      	ldr	r3, [pc, #288]	; (8000918 <fsm_for_input_processing+0x5f4>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	701a      	strb	r2, [r3, #0]
			break;
 80007fc:	e003      	b.n	8000806 <fsm_for_input_processing+0x4e2>
		default: break;
 80007fe:	bf00      	nop
 8000800:	e002      	b.n	8000808 <fsm_for_input_processing+0x4e4>
			break;
 8000802:	bf00      	nop
 8000804:	e000      	b.n	8000808 <fsm_for_input_processing+0x4e4>
			break;
 8000806:	bf00      	nop
	/* Input_processing for button 4
	 * + If pressed: 		act as an undo button
	 * + If long-pressed: 	act as a reset button
	 * */

	switch (button4State) {
 8000808:	4b48      	ldr	r3, [pc, #288]	; (800092c <fsm_for_input_processing+0x608>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	2b02      	cmp	r3, #2
 800080e:	f000 808f 	beq.w	8000930 <fsm_for_input_processing+0x60c>
 8000812:	2b02      	cmp	r3, #2
 8000814:	f300 8096 	bgt.w	8000944 <fsm_for_input_processing+0x620>
 8000818:	2b00      	cmp	r3, #0
 800081a:	d002      	beq.n	8000822 <fsm_for_input_processing+0x4fe>
 800081c:	2b01      	cmp	r3, #1
 800081e:	d04c      	beq.n	80008ba <fsm_for_input_processing+0x596>
		case BUTTON_PRESSED_MORE_THAN_1S:
			if (!is_button_pressed(BUTTON_FOR_RESET)) {
				button4State = BUTTON_RELEASED;
			}
			break;
		default: break;
 8000820:	e090      	b.n	8000944 <fsm_for_input_processing+0x620>
			if (is_button_pressed(BUTTON_FOR_RESET)) {
 8000822:	2003      	movs	r0, #3
 8000824:	f000 f934 	bl	8000a90 <is_button_pressed>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	f000 808c 	beq.w	8000948 <fsm_for_input_processing+0x624>
				button4State = BUTTON_PRESSED;
 8000830:	4b3e      	ldr	r3, [pc, #248]	; (800092c <fsm_for_input_processing+0x608>)
 8000832:	2201      	movs	r2, #1
 8000834:	701a      	strb	r2, [r3, #0]
				switch (mode) {
 8000836:	4b33      	ldr	r3, [pc, #204]	; (8000904 <fsm_for_input_processing+0x5e0>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	2b04      	cmp	r3, #4
 800083c:	d82f      	bhi.n	800089e <fsm_for_input_processing+0x57a>
 800083e:	a201      	add	r2, pc, #4	; (adr r2, 8000844 <fsm_for_input_processing+0x520>)
 8000840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000844:	08000859 	.word	0x08000859
 8000848:	0800089f 	.word	0x0800089f
 800084c:	0800085d 	.word	0x0800085d
 8000850:	08000873 	.word	0x08000873
 8000854:	08000889 	.word	0x08000889
						resetState();
 8000858:	f000 fbcc 	bl	8000ff4 <resetState>
						red_counter_buffer_temp = red_counter_buffer;
 800085c:	4b30      	ldr	r3, [pc, #192]	; (8000920 <fsm_for_input_processing+0x5fc>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a29      	ldr	r2, [pc, #164]	; (8000908 <fsm_for_input_processing+0x5e4>)
 8000862:	6013      	str	r3, [r2, #0]
						updateLedBuffer_1(red_counter_buffer_temp - 1);
 8000864:	4b28      	ldr	r3, [pc, #160]	; (8000908 <fsm_for_input_processing+0x5e4>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	3b01      	subs	r3, #1
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff fca0 	bl	80001b0 <updateLedBuffer_1>
						break;
 8000870:	e016      	b.n	80008a0 <fsm_for_input_processing+0x57c>
						amber_counter_buffer_temp = amber_counter_buffer;
 8000872:	4b2c      	ldr	r3, [pc, #176]	; (8000924 <fsm_for_input_processing+0x600>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4a26      	ldr	r2, [pc, #152]	; (8000910 <fsm_for_input_processing+0x5ec>)
 8000878:	6013      	str	r3, [r2, #0]
						updateLedBuffer_1(amber_counter_buffer_temp - 1);
 800087a:	4b25      	ldr	r3, [pc, #148]	; (8000910 <fsm_for_input_processing+0x5ec>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	3b01      	subs	r3, #1
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff fc95 	bl	80001b0 <updateLedBuffer_1>
						break;
 8000886:	e00b      	b.n	80008a0 <fsm_for_input_processing+0x57c>
						green_counter_buffer_temp = green_counter_buffer;
 8000888:	4b27      	ldr	r3, [pc, #156]	; (8000928 <fsm_for_input_processing+0x604>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a21      	ldr	r2, [pc, #132]	; (8000914 <fsm_for_input_processing+0x5f0>)
 800088e:	6013      	str	r3, [r2, #0]
						updateLedBuffer_1(green_counter_buffer_temp - 1);
 8000890:	4b20      	ldr	r3, [pc, #128]	; (8000914 <fsm_for_input_processing+0x5f0>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	3b01      	subs	r3, #1
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff fc8a 	bl	80001b0 <updateLedBuffer_1>
						break;
 800089c:	e000      	b.n	80008a0 <fsm_for_input_processing+0x57c>
					default: break;
 800089e:	bf00      	nop
				for (int i = 0; i < N0_OF_TIMERS; ++i) {
 80008a0:	2300      	movs	r3, #0
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	e005      	b.n	80008b2 <fsm_for_input_processing+0x58e>
					resetTimer(i);
 80008a6:	6878      	ldr	r0, [r7, #4]
 80008a8:	f001 f81e 	bl	80018e8 <resetTimer>
				for (int i = 0; i < N0_OF_TIMERS; ++i) {
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	3301      	adds	r3, #1
 80008b0:	607b      	str	r3, [r7, #4]
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	2b05      	cmp	r3, #5
 80008b6:	ddf6      	ble.n	80008a6 <fsm_for_input_processing+0x582>
			break;
 80008b8:	e046      	b.n	8000948 <fsm_for_input_processing+0x624>
			if (!is_button_pressed_1s(BUTTON_FOR_RESET)) {
 80008ba:	2003      	movs	r0, #3
 80008bc:	f000 f902 	bl	8000ac4 <is_button_pressed_1s>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d103      	bne.n	80008ce <fsm_for_input_processing+0x5aa>
				button4State = BUTTON_RELEASED;
 80008c6:	4b19      	ldr	r3, [pc, #100]	; (800092c <fsm_for_input_processing+0x608>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]
			break;
 80008cc:	e03e      	b.n	800094c <fsm_for_input_processing+0x628>
				if (is_button_pressed_1s(BUTTON_FOR_RESET)) {
 80008ce:	2003      	movs	r0, #3
 80008d0:	f000 f8f8 	bl	8000ac4 <is_button_pressed_1s>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d038      	beq.n	800094c <fsm_for_input_processing+0x628>
					button4State = BUTTON_PRESSED_MORE_THAN_1S;
 80008da:	4b14      	ldr	r3, [pc, #80]	; (800092c <fsm_for_input_processing+0x608>)
 80008dc:	2202      	movs	r2, #2
 80008de:	701a      	strb	r2, [r3, #0]
					defaultState();
 80008e0:	f000 faf8 	bl	8000ed4 <defaultState>
					for (int i = 0; i < N0_OF_TIMERS; ++i) {
 80008e4:	2300      	movs	r3, #0
 80008e6:	603b      	str	r3, [r7, #0]
 80008e8:	e005      	b.n	80008f6 <fsm_for_input_processing+0x5d2>
						resetTimer(i);
 80008ea:	6838      	ldr	r0, [r7, #0]
 80008ec:	f000 fffc 	bl	80018e8 <resetTimer>
					for (int i = 0; i < N0_OF_TIMERS; ++i) {
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	3301      	adds	r3, #1
 80008f4:	603b      	str	r3, [r7, #0]
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	2b05      	cmp	r3, #5
 80008fa:	ddf6      	ble.n	80008ea <fsm_for_input_processing+0x5c6>
			break;
 80008fc:	e026      	b.n	800094c <fsm_for_input_processing+0x628>
 80008fe:	bf00      	nop
 8000900:	20000189 	.word	0x20000189
 8000904:	2000019c 	.word	0x2000019c
 8000908:	20000010 	.word	0x20000010
 800090c:	51eb851f 	.word	0x51eb851f
 8000910:	20000014 	.word	0x20000014
 8000914:	20000018 	.word	0x20000018
 8000918:	2000018a 	.word	0x2000018a
 800091c:	20000184 	.word	0x20000184
 8000920:	20000004 	.word	0x20000004
 8000924:	20000008 	.word	0x20000008
 8000928:	2000000c 	.word	0x2000000c
 800092c:	2000018b 	.word	0x2000018b
			if (!is_button_pressed(BUTTON_FOR_RESET)) {
 8000930:	2003      	movs	r0, #3
 8000932:	f000 f8ad 	bl	8000a90 <is_button_pressed>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d109      	bne.n	8000950 <fsm_for_input_processing+0x62c>
				button4State = BUTTON_RELEASED;
 800093c:	4b07      	ldr	r3, [pc, #28]	; (800095c <fsm_for_input_processing+0x638>)
 800093e:	2200      	movs	r2, #0
 8000940:	701a      	strb	r2, [r3, #0]
			break;
 8000942:	e005      	b.n	8000950 <fsm_for_input_processing+0x62c>
		default: break;
 8000944:	bf00      	nop
 8000946:	e004      	b.n	8000952 <fsm_for_input_processing+0x62e>
			break;
 8000948:	bf00      	nop
 800094a:	e002      	b.n	8000952 <fsm_for_input_processing+0x62e>
			break;
 800094c:	bf00      	nop
 800094e:	e000      	b.n	8000952 <fsm_for_input_processing+0x62e>
			break;
 8000950:	bf00      	nop
	}
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	2000018b 	.word	0x2000018b

08000960 <button_reading>:
static GPIO_PinState debounceButtonBuffer2[N0_OF_BUTTONS];

static uint8_t flagForButtonPress1s[N0_OF_BUTTONS];
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];

void button_reading(void) {
 8000960:	b590      	push	{r4, r7, lr}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
	for (Button_t button_id = 0; button_id < N0_OF_BUTTONS; ++button_id) {
 8000966:	2300      	movs	r3, #0
 8000968:	71fb      	strb	r3, [r7, #7]
 800096a:	e07a      	b.n	8000a62 <button_reading+0x102>

		debounceButtonBuffer2[button_id] = debounceButtonBuffer1[button_id];
 800096c:	79fa      	ldrb	r2, [r7, #7]
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	4940      	ldr	r1, [pc, #256]	; (8000a74 <button_reading+0x114>)
 8000972:	5c89      	ldrb	r1, [r1, r2]
 8000974:	4a40      	ldr	r2, [pc, #256]	; (8000a78 <button_reading+0x118>)
 8000976:	54d1      	strb	r1, [r2, r3]

		switch (button_id) {
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	2b03      	cmp	r3, #3
 800097c:	d833      	bhi.n	80009e6 <button_reading+0x86>
 800097e:	a201      	add	r2, pc, #4	; (adr r2, 8000984 <button_reading+0x24>)
 8000980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000984:	08000995 	.word	0x08000995
 8000988:	080009a9 	.word	0x080009a9
 800098c:	080009bd 	.word	0x080009bd
 8000990:	080009d1 	.word	0x080009d1
			case 0: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin); break;
 8000994:	79fc      	ldrb	r4, [r7, #7]
 8000996:	2101      	movs	r1, #1
 8000998:	4838      	ldr	r0, [pc, #224]	; (8000a7c <button_reading+0x11c>)
 800099a:	f001 fb57 	bl	800204c <HAL_GPIO_ReadPin>
 800099e:	4603      	mov	r3, r0
 80009a0:	461a      	mov	r2, r3
 80009a2:	4b34      	ldr	r3, [pc, #208]	; (8000a74 <button_reading+0x114>)
 80009a4:	551a      	strb	r2, [r3, r4]
 80009a6:	e01f      	b.n	80009e8 <button_reading+0x88>
			case 1: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin); break;
 80009a8:	79fc      	ldrb	r4, [r7, #7]
 80009aa:	2102      	movs	r1, #2
 80009ac:	4833      	ldr	r0, [pc, #204]	; (8000a7c <button_reading+0x11c>)
 80009ae:	f001 fb4d 	bl	800204c <HAL_GPIO_ReadPin>
 80009b2:	4603      	mov	r3, r0
 80009b4:	461a      	mov	r2, r3
 80009b6:	4b2f      	ldr	r3, [pc, #188]	; (8000a74 <button_reading+0x114>)
 80009b8:	551a      	strb	r2, [r3, r4]
 80009ba:	e015      	b.n	80009e8 <button_reading+0x88>
			case 2: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin); break;
 80009bc:	79fc      	ldrb	r4, [r7, #7]
 80009be:	2104      	movs	r1, #4
 80009c0:	482e      	ldr	r0, [pc, #184]	; (8000a7c <button_reading+0x11c>)
 80009c2:	f001 fb43 	bl	800204c <HAL_GPIO_ReadPin>
 80009c6:	4603      	mov	r3, r0
 80009c8:	461a      	mov	r2, r3
 80009ca:	4b2a      	ldr	r3, [pc, #168]	; (8000a74 <button_reading+0x114>)
 80009cc:	551a      	strb	r2, [r3, r4]
 80009ce:	e00b      	b.n	80009e8 <button_reading+0x88>
			case 3: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(RESET_BUTTON_GPIO_Port, RESET_BUTTON_Pin); break;
 80009d0:	79fc      	ldrb	r4, [r7, #7]
 80009d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009d6:	482a      	ldr	r0, [pc, #168]	; (8000a80 <button_reading+0x120>)
 80009d8:	f001 fb38 	bl	800204c <HAL_GPIO_ReadPin>
 80009dc:	4603      	mov	r3, r0
 80009de:	461a      	mov	r2, r3
 80009e0:	4b24      	ldr	r3, [pc, #144]	; (8000a74 <button_reading+0x114>)
 80009e2:	551a      	strb	r2, [r3, r4]
 80009e4:	e000      	b.n	80009e8 <button_reading+0x88>
			default:
				break;
 80009e6:	bf00      	nop
		}

		if (debounceButtonBuffer1[button_id] == debounceButtonBuffer2[button_id]) {
 80009e8:	79fb      	ldrb	r3, [r7, #7]
 80009ea:	4a22      	ldr	r2, [pc, #136]	; (8000a74 <button_reading+0x114>)
 80009ec:	5cd2      	ldrb	r2, [r2, r3]
 80009ee:	79fb      	ldrb	r3, [r7, #7]
 80009f0:	4921      	ldr	r1, [pc, #132]	; (8000a78 <button_reading+0x118>)
 80009f2:	5ccb      	ldrb	r3, [r1, r3]
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d131      	bne.n	8000a5c <button_reading+0xfc>

			buttonBuffer[button_id] = debounceButtonBuffer1[button_id];
 80009f8:	79fa      	ldrb	r2, [r7, #7]
 80009fa:	79fb      	ldrb	r3, [r7, #7]
 80009fc:	491d      	ldr	r1, [pc, #116]	; (8000a74 <button_reading+0x114>)
 80009fe:	5c89      	ldrb	r1, [r1, r2]
 8000a00:	4a20      	ldr	r2, [pc, #128]	; (8000a84 <button_reading+0x124>)
 8000a02:	54d1      	strb	r1, [r2, r3]

			if (buttonBuffer[button_id] == BUTTON_IS_PRESSED) {
 8000a04:	79fb      	ldrb	r3, [r7, #7]
 8000a06:	4a1f      	ldr	r2, [pc, #124]	; (8000a84 <button_reading+0x124>)
 8000a08:	5cd3      	ldrb	r3, [r2, r3]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d11d      	bne.n	8000a4a <button_reading+0xea>
				if (flagForButtonPress1s[button_id] == 0) {
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	4a1d      	ldr	r2, [pc, #116]	; (8000a88 <button_reading+0x128>)
 8000a12:	5cd3      	ldrb	r3, [r2, r3]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d108      	bne.n	8000a2a <button_reading+0xca>
					--counterForButtonPress1s[button_id];
 8000a18:	79fb      	ldrb	r3, [r7, #7]
 8000a1a:	4a1c      	ldr	r2, [pc, #112]	; (8000a8c <button_reading+0x12c>)
 8000a1c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000a20:	3a01      	subs	r2, #1
 8000a22:	b291      	uxth	r1, r2
 8000a24:	4a19      	ldr	r2, [pc, #100]	; (8000a8c <button_reading+0x12c>)
 8000a26:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				}
				if (counterForButtonPress1s[button_id] <= 0) {
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	4a17      	ldr	r2, [pc, #92]	; (8000a8c <button_reading+0x12c>)
 8000a2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d112      	bne.n	8000a5c <button_reading+0xfc>
					flagForButtonPress1s[button_id] = 1;
 8000a36:	79fb      	ldrb	r3, [r7, #7]
 8000a38:	4a13      	ldr	r2, [pc, #76]	; (8000a88 <button_reading+0x128>)
 8000a3a:	2101      	movs	r1, #1
 8000a3c:	54d1      	strb	r1, [r2, r3]
					counterForButtonPress1s[button_id] = DURATION_FOR_AUTO_INCREASE;
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
 8000a40:	4a12      	ldr	r2, [pc, #72]	; (8000a8c <button_reading+0x12c>)
 8000a42:	2164      	movs	r1, #100	; 0x64
 8000a44:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000a48:	e008      	b.n	8000a5c <button_reading+0xfc>
				}
			} else { // Reset
				counterForButtonPress1s[button_id] = DURATION_FOR_AUTO_INCREASE;
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	4a0f      	ldr	r2, [pc, #60]	; (8000a8c <button_reading+0x12c>)
 8000a4e:	2164      	movs	r1, #100	; 0x64
 8000a50:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				flagForButtonPress1s[button_id] = 0;
 8000a54:	79fb      	ldrb	r3, [r7, #7]
 8000a56:	4a0c      	ldr	r2, [pc, #48]	; (8000a88 <button_reading+0x128>)
 8000a58:	2100      	movs	r1, #0
 8000a5a:	54d1      	strb	r1, [r2, r3]
	for (Button_t button_id = 0; button_id < N0_OF_BUTTONS; ++button_id) {
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	71fb      	strb	r3, [r7, #7]
 8000a62:	79fb      	ldrb	r3, [r7, #7]
 8000a64:	2b03      	cmp	r3, #3
 8000a66:	d981      	bls.n	800096c <button_reading+0xc>
			}
		}
	}
}
 8000a68:	bf00      	nop
 8000a6a:	bf00      	nop
 8000a6c:	370c      	adds	r7, #12
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd90      	pop	{r4, r7, pc}
 8000a72:	bf00      	nop
 8000a74:	200001a8 	.word	0x200001a8
 8000a78:	200001ac 	.word	0x200001ac
 8000a7c:	40010c00 	.word	0x40010c00
 8000a80:	40010800 	.word	0x40010800
 8000a84:	200001a4 	.word	0x200001a4
 8000a88:	200001b0 	.word	0x200001b0
 8000a8c:	200001b4 	.word	0x200001b4

08000a90 <is_button_pressed>:

unsigned char is_button_pressed(unsigned char index) {
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	4603      	mov	r3, r0
 8000a98:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	2b03      	cmp	r3, #3
 8000a9e:	d901      	bls.n	8000aa4 <is_button_pressed+0x14>
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	e007      	b.n	8000ab4 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	4a06      	ldr	r2, [pc, #24]	; (8000ac0 <is_button_pressed+0x30>)
 8000aa8:	5cd3      	ldrb	r3, [r2, r3]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	bf0c      	ite	eq
 8000aae:	2301      	moveq	r3, #1
 8000ab0:	2300      	movne	r3, #0
 8000ab2:	b2db      	uxtb	r3, r3
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	370c      	adds	r7, #12
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bc80      	pop	{r7}
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	200001a4 	.word	0x200001a4

08000ac4 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index) {
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	2b03      	cmp	r3, #3
 8000ad2:	d901      	bls.n	8000ad8 <is_button_pressed_1s+0x14>
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	e007      	b.n	8000ae8 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8000ad8:	79fb      	ldrb	r3, [r7, #7]
 8000ada:	4a06      	ldr	r2, [pc, #24]	; (8000af4 <is_button_pressed_1s+0x30>)
 8000adc:	5cd3      	ldrb	r3, [r2, r3]
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2301      	moveq	r3, #1
 8000ae4:	2300      	movne	r3, #0
 8000ae6:	b2db      	uxtb	r3, r3
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	370c      	adds	r7, #12
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bc80      	pop	{r7}
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	200001b0 	.word	0x200001b0

08000af8 <display7SEG_0>:
int green_counter_0 = DEFAULT_GREEN_COUNTER;
int red_counter_1 = DEFAULT_RED_COUNTER;
int amber_counter_1 = DEFAULT_AMBER_COUNTER;
int green_counter_1 = DEFAULT_GREEN_COUNTER;

void display7SEG_0(int num) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(SEG_A_0_GPIO_Port, SEG_A_0_Pin, digitSegment[num][0]);
 8000b00:	4938      	ldr	r1, [pc, #224]	; (8000be4 <display7SEG_0+0xec>)
 8000b02:	687a      	ldr	r2, [r7, #4]
 8000b04:	4613      	mov	r3, r2
 8000b06:	00db      	lsls	r3, r3, #3
 8000b08:	1a9b      	subs	r3, r3, r2
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	440b      	add	r3, r1
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	461a      	mov	r2, r3
 8000b14:	2180      	movs	r1, #128	; 0x80
 8000b16:	4834      	ldr	r0, [pc, #208]	; (8000be8 <display7SEG_0+0xf0>)
 8000b18:	f001 faaf 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_B_0_GPIO_Port, SEG_B_0_Pin, digitSegment[num][1]);
 8000b1c:	4931      	ldr	r1, [pc, #196]	; (8000be4 <display7SEG_0+0xec>)
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	4613      	mov	r3, r2
 8000b22:	00db      	lsls	r3, r3, #3
 8000b24:	1a9b      	subs	r3, r3, r2
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	440b      	add	r3, r1
 8000b2a:	3304      	adds	r3, #4
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	461a      	mov	r2, r3
 8000b32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b36:	482c      	ldr	r0, [pc, #176]	; (8000be8 <display7SEG_0+0xf0>)
 8000b38:	f001 fa9f 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_C_0_GPIO_Port, SEG_C_0_Pin, digitSegment[num][2]);
 8000b3c:	4929      	ldr	r1, [pc, #164]	; (8000be4 <display7SEG_0+0xec>)
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	4613      	mov	r3, r2
 8000b42:	00db      	lsls	r3, r3, #3
 8000b44:	1a9b      	subs	r3, r3, r2
 8000b46:	009b      	lsls	r3, r3, #2
 8000b48:	440b      	add	r3, r1
 8000b4a:	3308      	adds	r3, #8
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	461a      	mov	r2, r3
 8000b52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b56:	4824      	ldr	r0, [pc, #144]	; (8000be8 <display7SEG_0+0xf0>)
 8000b58:	f001 fa8f 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_D_0_GPIO_Port, SEG_D_0_Pin, digitSegment[num][3]);
 8000b5c:	4921      	ldr	r1, [pc, #132]	; (8000be4 <display7SEG_0+0xec>)
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	4613      	mov	r3, r2
 8000b62:	00db      	lsls	r3, r3, #3
 8000b64:	1a9b      	subs	r3, r3, r2
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	440b      	add	r3, r1
 8000b6a:	330c      	adds	r3, #12
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	461a      	mov	r2, r3
 8000b72:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b76:	481c      	ldr	r0, [pc, #112]	; (8000be8 <display7SEG_0+0xf0>)
 8000b78:	f001 fa7f 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_E_0_GPIO_Port, SEG_E_0_Pin, digitSegment[num][4]);
 8000b7c:	4919      	ldr	r1, [pc, #100]	; (8000be4 <display7SEG_0+0xec>)
 8000b7e:	687a      	ldr	r2, [r7, #4]
 8000b80:	4613      	mov	r3, r2
 8000b82:	00db      	lsls	r3, r3, #3
 8000b84:	1a9b      	subs	r3, r3, r2
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	440b      	add	r3, r1
 8000b8a:	3310      	adds	r3, #16
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	461a      	mov	r2, r3
 8000b92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b96:	4814      	ldr	r0, [pc, #80]	; (8000be8 <display7SEG_0+0xf0>)
 8000b98:	f001 fa6f 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_F_0_GPIO_Port, SEG_F_0_Pin, digitSegment[num][5]);
 8000b9c:	4911      	ldr	r1, [pc, #68]	; (8000be4 <display7SEG_0+0xec>)
 8000b9e:	687a      	ldr	r2, [r7, #4]
 8000ba0:	4613      	mov	r3, r2
 8000ba2:	00db      	lsls	r3, r3, #3
 8000ba4:	1a9b      	subs	r3, r3, r2
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	440b      	add	r3, r1
 8000baa:	3314      	adds	r3, #20
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bb6:	480c      	ldr	r0, [pc, #48]	; (8000be8 <display7SEG_0+0xf0>)
 8000bb8:	f001 fa5f 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_G_0_GPIO_Port, SEG_G_0_Pin, digitSegment[num][6]);
 8000bbc:	4909      	ldr	r1, [pc, #36]	; (8000be4 <display7SEG_0+0xec>)
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	00db      	lsls	r3, r3, #3
 8000bc4:	1a9b      	subs	r3, r3, r2
 8000bc6:	009b      	lsls	r3, r3, #2
 8000bc8:	440b      	add	r3, r1
 8000bca:	3318      	adds	r3, #24
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bd6:	4804      	ldr	r0, [pc, #16]	; (8000be8 <display7SEG_0+0xf0>)
 8000bd8:	f001 fa4f 	bl	800207a <HAL_GPIO_WritePin>
}
 8000bdc:	bf00      	nop
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	2000001c 	.word	0x2000001c
 8000be8:	40010800 	.word	0x40010800

08000bec <display7SEG_1>:

void display7SEG_1(int num) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(SEG_A_1_GPIO_Port, SEG_A_1_Pin, digitSegment[num][0]);
 8000bf4:	4939      	ldr	r1, [pc, #228]	; (8000cdc <display7SEG_1+0xf0>)
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	4613      	mov	r3, r2
 8000bfa:	00db      	lsls	r3, r3, #3
 8000bfc:	1a9b      	subs	r3, r3, r2
 8000bfe:	009b      	lsls	r3, r3, #2
 8000c00:	440b      	add	r3, r1
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	461a      	mov	r2, r3
 8000c08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c0c:	4834      	ldr	r0, [pc, #208]	; (8000ce0 <display7SEG_1+0xf4>)
 8000c0e:	f001 fa34 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_B_1_GPIO_Port, SEG_B_1_Pin, digitSegment[num][1]);
 8000c12:	4932      	ldr	r1, [pc, #200]	; (8000cdc <display7SEG_1+0xf0>)
 8000c14:	687a      	ldr	r2, [r7, #4]
 8000c16:	4613      	mov	r3, r2
 8000c18:	00db      	lsls	r3, r3, #3
 8000c1a:	1a9b      	subs	r3, r3, r2
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	440b      	add	r3, r1
 8000c20:	3304      	adds	r3, #4
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	461a      	mov	r2, r3
 8000c28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c2c:	482c      	ldr	r0, [pc, #176]	; (8000ce0 <display7SEG_1+0xf4>)
 8000c2e:	f001 fa24 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_C_1_GPIO_Port, SEG_C_1_Pin, digitSegment[num][2]);
 8000c32:	492a      	ldr	r1, [pc, #168]	; (8000cdc <display7SEG_1+0xf0>)
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	4613      	mov	r3, r2
 8000c38:	00db      	lsls	r3, r3, #3
 8000c3a:	1a9b      	subs	r3, r3, r2
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	440b      	add	r3, r1
 8000c40:	3308      	adds	r3, #8
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	461a      	mov	r2, r3
 8000c48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c4c:	4824      	ldr	r0, [pc, #144]	; (8000ce0 <display7SEG_1+0xf4>)
 8000c4e:	f001 fa14 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_D_1_GPIO_Port, SEG_D_1_Pin, digitSegment[num][3]);
 8000c52:	4922      	ldr	r1, [pc, #136]	; (8000cdc <display7SEG_1+0xf0>)
 8000c54:	687a      	ldr	r2, [r7, #4]
 8000c56:	4613      	mov	r3, r2
 8000c58:	00db      	lsls	r3, r3, #3
 8000c5a:	1a9b      	subs	r3, r3, r2
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	440b      	add	r3, r1
 8000c60:	330c      	adds	r3, #12
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	461a      	mov	r2, r3
 8000c68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c6c:	481c      	ldr	r0, [pc, #112]	; (8000ce0 <display7SEG_1+0xf4>)
 8000c6e:	f001 fa04 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_E_1_GPIO_Port, SEG_E_1_Pin, digitSegment[num][4]);
 8000c72:	491a      	ldr	r1, [pc, #104]	; (8000cdc <display7SEG_1+0xf0>)
 8000c74:	687a      	ldr	r2, [r7, #4]
 8000c76:	4613      	mov	r3, r2
 8000c78:	00db      	lsls	r3, r3, #3
 8000c7a:	1a9b      	subs	r3, r3, r2
 8000c7c:	009b      	lsls	r3, r3, #2
 8000c7e:	440b      	add	r3, r1
 8000c80:	3310      	adds	r3, #16
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	461a      	mov	r2, r3
 8000c88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c8c:	4814      	ldr	r0, [pc, #80]	; (8000ce0 <display7SEG_1+0xf4>)
 8000c8e:	f001 f9f4 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_F_1_GPIO_Port, SEG_F_1_Pin, digitSegment[num][5]);
 8000c92:	4912      	ldr	r1, [pc, #72]	; (8000cdc <display7SEG_1+0xf0>)
 8000c94:	687a      	ldr	r2, [r7, #4]
 8000c96:	4613      	mov	r3, r2
 8000c98:	00db      	lsls	r3, r3, #3
 8000c9a:	1a9b      	subs	r3, r3, r2
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	440b      	add	r3, r1
 8000ca0:	3314      	adds	r3, #20
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cac:	480c      	ldr	r0, [pc, #48]	; (8000ce0 <display7SEG_1+0xf4>)
 8000cae:	f001 f9e4 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_G_1_GPIO_Port, SEG_G_1_Pin, digitSegment[num][6]);
 8000cb2:	490a      	ldr	r1, [pc, #40]	; (8000cdc <display7SEG_1+0xf0>)
 8000cb4:	687a      	ldr	r2, [r7, #4]
 8000cb6:	4613      	mov	r3, r2
 8000cb8:	00db      	lsls	r3, r3, #3
 8000cba:	1a9b      	subs	r3, r3, r2
 8000cbc:	009b      	lsls	r3, r3, #2
 8000cbe:	440b      	add	r3, r1
 8000cc0:	3318      	adds	r3, #24
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	461a      	mov	r2, r3
 8000cc8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ccc:	4804      	ldr	r0, [pc, #16]	; (8000ce0 <display7SEG_1+0xf4>)
 8000cce:	f001 f9d4 	bl	800207a <HAL_GPIO_WritePin>
}
 8000cd2:	bf00      	nop
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	2000001c 	.word	0x2000001c
 8000ce0:	40010c00 	.word	0x40010c00

08000ce4 <update7SEG_0>:

void update7SEG_0(int index) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
	// Turn off all EN0-1
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, OFF);
 8000cec:	2201      	movs	r2, #1
 8000cee:	2110      	movs	r1, #16
 8000cf0:	4812      	ldr	r0, [pc, #72]	; (8000d3c <update7SEG_0+0x58>)
 8000cf2:	f001 f9c2 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, OFF);
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	2120      	movs	r1, #32
 8000cfa:	4810      	ldr	r0, [pc, #64]	; (8000d3c <update7SEG_0+0x58>)
 8000cfc:	f001 f9bd 	bl	800207a <HAL_GPIO_WritePin>

	display7SEG_0(led_buffer_0[index]);
 8000d00:	4a0f      	ldr	r2, [pc, #60]	; (8000d40 <update7SEG_0+0x5c>)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff fef5 	bl	8000af8 <display7SEG_0>
	switch(index) {
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d003      	beq.n	8000d1c <update7SEG_0+0x38>
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d006      	beq.n	8000d28 <update7SEG_0+0x44>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, ON);
			break;
		case 1:
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, ON);
			break;
		default: break;
 8000d1a:	e00b      	b.n	8000d34 <update7SEG_0+0x50>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, ON);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2110      	movs	r1, #16
 8000d20:	4806      	ldr	r0, [pc, #24]	; (8000d3c <update7SEG_0+0x58>)
 8000d22:	f001 f9aa 	bl	800207a <HAL_GPIO_WritePin>
			break;
 8000d26:	e005      	b.n	8000d34 <update7SEG_0+0x50>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, ON);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2120      	movs	r1, #32
 8000d2c:	4803      	ldr	r0, [pc, #12]	; (8000d3c <update7SEG_0+0x58>)
 8000d2e:	f001 f9a4 	bl	800207a <HAL_GPIO_WritePin>
			break;
 8000d32:	bf00      	nop
	}

}
 8000d34:	bf00      	nop
 8000d36:	3708      	adds	r7, #8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40010c00 	.word	0x40010c00
 8000d40:	2000018c 	.word	0x2000018c

08000d44 <update7SEG_1>:

void update7SEG_1(int index) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, OFF);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	2140      	movs	r1, #64	; 0x40
 8000d50:	4812      	ldr	r0, [pc, #72]	; (8000d9c <update7SEG_1+0x58>)
 8000d52:	f001 f992 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, OFF);
 8000d56:	2201      	movs	r2, #1
 8000d58:	2180      	movs	r1, #128	; 0x80
 8000d5a:	4810      	ldr	r0, [pc, #64]	; (8000d9c <update7SEG_1+0x58>)
 8000d5c:	f001 f98d 	bl	800207a <HAL_GPIO_WritePin>

	display7SEG_1(led_buffer_1[index]);
 8000d60:	4a0f      	ldr	r2, [pc, #60]	; (8000da0 <update7SEG_1+0x5c>)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f7ff ff3f 	bl	8000bec <display7SEG_1>
	switch(index) {
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d003      	beq.n	8000d7c <update7SEG_1+0x38>
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	d006      	beq.n	8000d88 <update7SEG_1+0x44>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, ON);
			break;
		case 1:
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, ON);
			break;
		default: break;
 8000d7a:	e00b      	b.n	8000d94 <update7SEG_1+0x50>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, ON);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2140      	movs	r1, #64	; 0x40
 8000d80:	4806      	ldr	r0, [pc, #24]	; (8000d9c <update7SEG_1+0x58>)
 8000d82:	f001 f97a 	bl	800207a <HAL_GPIO_WritePin>
			break;
 8000d86:	e005      	b.n	8000d94 <update7SEG_1+0x50>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, ON);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	2180      	movs	r1, #128	; 0x80
 8000d8c:	4803      	ldr	r0, [pc, #12]	; (8000d9c <update7SEG_1+0x58>)
 8000d8e:	f001 f974 	bl	800207a <HAL_GPIO_WritePin>
			break;
 8000d92:	bf00      	nop
	}
}
 8000d94:	bf00      	nop
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40010c00 	.word	0x40010c00
 8000da0:	20000194 	.word	0x20000194

08000da4 <clearAllLeds>:

void clearAllLeds(void) {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, SET);
 8000da8:	2201      	movs	r2, #1
 8000daa:	2102      	movs	r1, #2
 8000dac:	480e      	ldr	r0, [pc, #56]	; (8000de8 <clearAllLeds+0x44>)
 8000dae:	f001 f964 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, SET);
 8000db2:	2201      	movs	r2, #1
 8000db4:	2104      	movs	r1, #4
 8000db6:	480c      	ldr	r0, [pc, #48]	; (8000de8 <clearAllLeds+0x44>)
 8000db8:	f001 f95f 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, SET);
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	2108      	movs	r1, #8
 8000dc0:	4809      	ldr	r0, [pc, #36]	; (8000de8 <clearAllLeds+0x44>)
 8000dc2:	f001 f95a 	bl	800207a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	2110      	movs	r1, #16
 8000dca:	4807      	ldr	r0, [pc, #28]	; (8000de8 <clearAllLeds+0x44>)
 8000dcc:	f001 f955 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, SET);
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	2120      	movs	r1, #32
 8000dd4:	4804      	ldr	r0, [pc, #16]	; (8000de8 <clearAllLeds+0x44>)
 8000dd6:	f001 f950 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000dda:	2201      	movs	r2, #1
 8000ddc:	2140      	movs	r1, #64	; 0x40
 8000dde:	4802      	ldr	r0, [pc, #8]	; (8000de8 <clearAllLeds+0x44>)
 8000de0:	f001 f94b 	bl	800207a <HAL_GPIO_WritePin>
}
 8000de4:	bf00      	nop
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40010800 	.word	0x40010800

08000dec <displayLED_0>:

void displayLED_0(int status) {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, OFF);
 8000df4:	2201      	movs	r2, #1
 8000df6:	2102      	movs	r1, #2
 8000df8:	4818      	ldr	r0, [pc, #96]	; (8000e5c <displayLED_0+0x70>)
 8000dfa:	f001 f93e 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, OFF);
 8000dfe:	2201      	movs	r2, #1
 8000e00:	2104      	movs	r1, #4
 8000e02:	4816      	ldr	r0, [pc, #88]	; (8000e5c <displayLED_0+0x70>)
 8000e04:	f001 f939 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, OFF);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	2108      	movs	r1, #8
 8000e0c:	4813      	ldr	r0, [pc, #76]	; (8000e5c <displayLED_0+0x70>)
 8000e0e:	f001 f934 	bl	800207a <HAL_GPIO_WritePin>

	switch (status) {
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	d015      	beq.n	8000e44 <displayLED_0+0x58>
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2b02      	cmp	r3, #2
 8000e1c:	dc18      	bgt.n	8000e50 <displayLED_0+0x64>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d003      	beq.n	8000e2c <displayLED_0+0x40>
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d006      	beq.n	8000e38 <displayLED_0+0x4c>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, ON); break;
		case AMBER:
			HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, ON); break;
		case GREEN:
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, ON); break;
		default: break;
 8000e2a:	e011      	b.n	8000e50 <displayLED_0+0x64>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, ON); break;
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	2102      	movs	r1, #2
 8000e30:	480a      	ldr	r0, [pc, #40]	; (8000e5c <displayLED_0+0x70>)
 8000e32:	f001 f922 	bl	800207a <HAL_GPIO_WritePin>
 8000e36:	e00c      	b.n	8000e52 <displayLED_0+0x66>
			HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, ON); break;
 8000e38:	2200      	movs	r2, #0
 8000e3a:	2104      	movs	r1, #4
 8000e3c:	4807      	ldr	r0, [pc, #28]	; (8000e5c <displayLED_0+0x70>)
 8000e3e:	f001 f91c 	bl	800207a <HAL_GPIO_WritePin>
 8000e42:	e006      	b.n	8000e52 <displayLED_0+0x66>
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, ON); break;
 8000e44:	2200      	movs	r2, #0
 8000e46:	2108      	movs	r1, #8
 8000e48:	4804      	ldr	r0, [pc, #16]	; (8000e5c <displayLED_0+0x70>)
 8000e4a:	f001 f916 	bl	800207a <HAL_GPIO_WritePin>
 8000e4e:	e000      	b.n	8000e52 <displayLED_0+0x66>
		default: break;
 8000e50:	bf00      	nop
	}
}
 8000e52:	bf00      	nop
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	40010800 	.word	0x40010800

08000e60 <displayLED_1>:

void displayLED_1(int status) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, OFF);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2110      	movs	r1, #16
 8000e6c:	4818      	ldr	r0, [pc, #96]	; (8000ed0 <displayLED_1+0x70>)
 8000e6e:	f001 f904 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, OFF);
 8000e72:	2201      	movs	r2, #1
 8000e74:	2120      	movs	r1, #32
 8000e76:	4816      	ldr	r0, [pc, #88]	; (8000ed0 <displayLED_1+0x70>)
 8000e78:	f001 f8ff 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, OFF);
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	2140      	movs	r1, #64	; 0x40
 8000e80:	4813      	ldr	r0, [pc, #76]	; (8000ed0 <displayLED_1+0x70>)
 8000e82:	f001 f8fa 	bl	800207a <HAL_GPIO_WritePin>

	switch (status) {
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2b02      	cmp	r3, #2
 8000e8a:	d015      	beq.n	8000eb8 <displayLED_1+0x58>
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2b02      	cmp	r3, #2
 8000e90:	dc18      	bgt.n	8000ec4 <displayLED_1+0x64>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d003      	beq.n	8000ea0 <displayLED_1+0x40>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d006      	beq.n	8000eac <displayLED_1+0x4c>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, ON); break;
		case AMBER:
			HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, ON); break;
		case GREEN:
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, ON); break;
		default: break;
 8000e9e:	e011      	b.n	8000ec4 <displayLED_1+0x64>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, ON); break;
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2110      	movs	r1, #16
 8000ea4:	480a      	ldr	r0, [pc, #40]	; (8000ed0 <displayLED_1+0x70>)
 8000ea6:	f001 f8e8 	bl	800207a <HAL_GPIO_WritePin>
 8000eaa:	e00c      	b.n	8000ec6 <displayLED_1+0x66>
			HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, ON); break;
 8000eac:	2200      	movs	r2, #0
 8000eae:	2120      	movs	r1, #32
 8000eb0:	4807      	ldr	r0, [pc, #28]	; (8000ed0 <displayLED_1+0x70>)
 8000eb2:	f001 f8e2 	bl	800207a <HAL_GPIO_WritePin>
 8000eb6:	e006      	b.n	8000ec6 <displayLED_1+0x66>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, ON); break;
 8000eb8:	2200      	movs	r2, #0
 8000eba:	2140      	movs	r1, #64	; 0x40
 8000ebc:	4804      	ldr	r0, [pc, #16]	; (8000ed0 <displayLED_1+0x70>)
 8000ebe:	f001 f8dc 	bl	800207a <HAL_GPIO_WritePin>
 8000ec2:	e000      	b.n	8000ec6 <displayLED_1+0x66>
		default: break;
 8000ec4:	bf00      	nop
	}
}
 8000ec6:	bf00      	nop
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	40010800 	.word	0x40010800

08000ed4 <defaultState>:

void defaultState(void) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	mode = AUTOMATIC;
 8000ed8:	4b35      	ldr	r3, [pc, #212]	; (8000fb0 <defaultState+0xdc>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]

	// RESET: EN0-3
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, OFF);
 8000ede:	2201      	movs	r2, #1
 8000ee0:	2110      	movs	r1, #16
 8000ee2:	4834      	ldr	r0, [pc, #208]	; (8000fb4 <defaultState+0xe0>)
 8000ee4:	f001 f8c9 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, OFF);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	2120      	movs	r1, #32
 8000eec:	4831      	ldr	r0, [pc, #196]	; (8000fb4 <defaultState+0xe0>)
 8000eee:	f001 f8c4 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, OFF);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	2140      	movs	r1, #64	; 0x40
 8000ef6:	482f      	ldr	r0, [pc, #188]	; (8000fb4 <defaultState+0xe0>)
 8000ef8:	f001 f8bf 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, OFF);
 8000efc:	2201      	movs	r2, #1
 8000efe:	2180      	movs	r1, #128	; 0x80
 8000f00:	482c      	ldr	r0, [pc, #176]	; (8000fb4 <defaultState+0xe0>)
 8000f02:	f001 f8ba 	bl	800207a <HAL_GPIO_WritePin>

	// RESET: All attrs of led0
	led0_status = GREEN;
 8000f06:	4b2c      	ldr	r3, [pc, #176]	; (8000fb8 <defaultState+0xe4>)
 8000f08:	2202      	movs	r2, #2
 8000f0a:	701a      	strb	r2, [r3, #0]
	red_counter_0 = DEFAULT_RED_COUNTER;
 8000f0c:	4b2b      	ldr	r3, [pc, #172]	; (8000fbc <defaultState+0xe8>)
 8000f0e:	2205      	movs	r2, #5
 8000f10:	601a      	str	r2, [r3, #0]
	amber_counter_0 = DEFAULT_AMBER_COUNTER;
 8000f12:	4b2b      	ldr	r3, [pc, #172]	; (8000fc0 <defaultState+0xec>)
 8000f14:	2202      	movs	r2, #2
 8000f16:	601a      	str	r2, [r3, #0]
	green_counter_0 = DEFAULT_GREEN_COUNTER;
 8000f18:	4b2a      	ldr	r3, [pc, #168]	; (8000fc4 <defaultState+0xf0>)
 8000f1a:	2203      	movs	r2, #3
 8000f1c:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, OFF);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	2102      	movs	r1, #2
 8000f22:	4829      	ldr	r0, [pc, #164]	; (8000fc8 <defaultState+0xf4>)
 8000f24:	f001 f8a9 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, OFF);
 8000f28:	2201      	movs	r2, #1
 8000f2a:	2104      	movs	r1, #4
 8000f2c:	4826      	ldr	r0, [pc, #152]	; (8000fc8 <defaultState+0xf4>)
 8000f2e:	f001 f8a4 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, ON);
 8000f32:	2200      	movs	r2, #0
 8000f34:	2108      	movs	r1, #8
 8000f36:	4824      	ldr	r0, [pc, #144]	; (8000fc8 <defaultState+0xf4>)
 8000f38:	f001 f89f 	bl	800207a <HAL_GPIO_WritePin>
	updateLedBuffer_0(green_counter_0);
 8000f3c:	4b21      	ldr	r3, [pc, #132]	; (8000fc4 <defaultState+0xf0>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff f903 	bl	800014c <updateLedBuffer_0>

	// RESET: All attrs of led1
	led1_status = RED;
 8000f46:	4b21      	ldr	r3, [pc, #132]	; (8000fcc <defaultState+0xf8>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	701a      	strb	r2, [r3, #0]
	red_counter_1 = DEFAULT_RED_COUNTER;
 8000f4c:	4b20      	ldr	r3, [pc, #128]	; (8000fd0 <defaultState+0xfc>)
 8000f4e:	2205      	movs	r2, #5
 8000f50:	601a      	str	r2, [r3, #0]
	amber_counter_1 = DEFAULT_AMBER_COUNTER;
 8000f52:	4b20      	ldr	r3, [pc, #128]	; (8000fd4 <defaultState+0x100>)
 8000f54:	2202      	movs	r2, #2
 8000f56:	601a      	str	r2, [r3, #0]
	green_counter_1 = DEFAULT_GREEN_COUNTER;
 8000f58:	4b1f      	ldr	r3, [pc, #124]	; (8000fd8 <defaultState+0x104>)
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, ON);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	2110      	movs	r1, #16
 8000f62:	4819      	ldr	r0, [pc, #100]	; (8000fc8 <defaultState+0xf4>)
 8000f64:	f001 f889 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, OFF);
 8000f68:	2201      	movs	r2, #1
 8000f6a:	2120      	movs	r1, #32
 8000f6c:	4816      	ldr	r0, [pc, #88]	; (8000fc8 <defaultState+0xf4>)
 8000f6e:	f001 f884 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, OFF);
 8000f72:	2201      	movs	r2, #1
 8000f74:	2140      	movs	r1, #64	; 0x40
 8000f76:	4814      	ldr	r0, [pc, #80]	; (8000fc8 <defaultState+0xf4>)
 8000f78:	f001 f87f 	bl	800207a <HAL_GPIO_WritePin>
	updateLedBuffer_1(red_counter_1);
 8000f7c:	4b14      	ldr	r3, [pc, #80]	; (8000fd0 <defaultState+0xfc>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff f915 	bl	80001b0 <updateLedBuffer_1>

	// Reset counter_buffer
	red_counter_buffer_temp = DEFAULT_RED_COUNTER;
 8000f86:	4b15      	ldr	r3, [pc, #84]	; (8000fdc <defaultState+0x108>)
 8000f88:	2205      	movs	r2, #5
 8000f8a:	601a      	str	r2, [r3, #0]
	amber_counter_buffer_temp = DEFAULT_AMBER_COUNTER;
 8000f8c:	4b14      	ldr	r3, [pc, #80]	; (8000fe0 <defaultState+0x10c>)
 8000f8e:	2202      	movs	r2, #2
 8000f90:	601a      	str	r2, [r3, #0]
	green_counter_buffer_temp = DEFAULT_GREEN_COUNTER;
 8000f92:	4b14      	ldr	r3, [pc, #80]	; (8000fe4 <defaultState+0x110>)
 8000f94:	2203      	movs	r2, #3
 8000f96:	601a      	str	r2, [r3, #0]
	red_counter_buffer = DEFAULT_RED_COUNTER;
 8000f98:	4b13      	ldr	r3, [pc, #76]	; (8000fe8 <defaultState+0x114>)
 8000f9a:	2205      	movs	r2, #5
 8000f9c:	601a      	str	r2, [r3, #0]
	amber_counter_buffer = DEFAULT_AMBER_COUNTER;
 8000f9e:	4b13      	ldr	r3, [pc, #76]	; (8000fec <defaultState+0x118>)
 8000fa0:	2202      	movs	r2, #2
 8000fa2:	601a      	str	r2, [r3, #0]
	green_counter_buffer = DEFAULT_GREEN_COUNTER;
 8000fa4:	4b12      	ldr	r3, [pc, #72]	; (8000ff0 <defaultState+0x11c>)
 8000fa6:	2203      	movs	r2, #3
 8000fa8:	601a      	str	r2, [r3, #0]
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	2000019c 	.word	0x2000019c
 8000fb4:	40010c00 	.word	0x40010c00
 8000fb8:	20000134 	.word	0x20000134
 8000fbc:	20000138 	.word	0x20000138
 8000fc0:	2000013c 	.word	0x2000013c
 8000fc4:	20000140 	.word	0x20000140
 8000fc8:	40010800 	.word	0x40010800
 8000fcc:	200001bc 	.word	0x200001bc
 8000fd0:	20000144 	.word	0x20000144
 8000fd4:	20000148 	.word	0x20000148
 8000fd8:	2000014c 	.word	0x2000014c
 8000fdc:	20000010 	.word	0x20000010
 8000fe0:	20000014 	.word	0x20000014
 8000fe4:	20000018 	.word	0x20000018
 8000fe8:	20000004 	.word	0x20000004
 8000fec:	20000008 	.word	0x20000008
 8000ff0:	2000000c 	.word	0x2000000c

08000ff4 <resetState>:

void resetState(void) { // Just in normal mode
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
	mode = AUTOMATIC;
 8000ff8:	4b2f      	ldr	r3, [pc, #188]	; (80010b8 <resetState+0xc4>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]

	// RESET: EN0-3
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, OFF);
 8000ffe:	2201      	movs	r2, #1
 8001000:	2110      	movs	r1, #16
 8001002:	482e      	ldr	r0, [pc, #184]	; (80010bc <resetState+0xc8>)
 8001004:	f001 f839 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, OFF);
 8001008:	2201      	movs	r2, #1
 800100a:	2120      	movs	r1, #32
 800100c:	482b      	ldr	r0, [pc, #172]	; (80010bc <resetState+0xc8>)
 800100e:	f001 f834 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, OFF);
 8001012:	2201      	movs	r2, #1
 8001014:	2140      	movs	r1, #64	; 0x40
 8001016:	4829      	ldr	r0, [pc, #164]	; (80010bc <resetState+0xc8>)
 8001018:	f001 f82f 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, OFF);
 800101c:	2201      	movs	r2, #1
 800101e:	2180      	movs	r1, #128	; 0x80
 8001020:	4826      	ldr	r0, [pc, #152]	; (80010bc <resetState+0xc8>)
 8001022:	f001 f82a 	bl	800207a <HAL_GPIO_WritePin>

	// RESET: All attrs of led0
	led0_status = GREEN;
 8001026:	4b26      	ldr	r3, [pc, #152]	; (80010c0 <resetState+0xcc>)
 8001028:	2202      	movs	r2, #2
 800102a:	701a      	strb	r2, [r3, #0]
	red_counter_0 = red_counter_buffer;
 800102c:	4b25      	ldr	r3, [pc, #148]	; (80010c4 <resetState+0xd0>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a25      	ldr	r2, [pc, #148]	; (80010c8 <resetState+0xd4>)
 8001032:	6013      	str	r3, [r2, #0]
	amber_counter_0 = amber_counter_buffer;
 8001034:	4b25      	ldr	r3, [pc, #148]	; (80010cc <resetState+0xd8>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a25      	ldr	r2, [pc, #148]	; (80010d0 <resetState+0xdc>)
 800103a:	6013      	str	r3, [r2, #0]
	green_counter_0 = green_counter_buffer;
 800103c:	4b25      	ldr	r3, [pc, #148]	; (80010d4 <resetState+0xe0>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a25      	ldr	r2, [pc, #148]	; (80010d8 <resetState+0xe4>)
 8001042:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, OFF);
 8001044:	2201      	movs	r2, #1
 8001046:	2102      	movs	r1, #2
 8001048:	4824      	ldr	r0, [pc, #144]	; (80010dc <resetState+0xe8>)
 800104a:	f001 f816 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, OFF);
 800104e:	2201      	movs	r2, #1
 8001050:	2104      	movs	r1, #4
 8001052:	4822      	ldr	r0, [pc, #136]	; (80010dc <resetState+0xe8>)
 8001054:	f001 f811 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, ON);
 8001058:	2200      	movs	r2, #0
 800105a:	2108      	movs	r1, #8
 800105c:	481f      	ldr	r0, [pc, #124]	; (80010dc <resetState+0xe8>)
 800105e:	f001 f80c 	bl	800207a <HAL_GPIO_WritePin>
	updateLedBuffer_0(green_counter_0);
 8001062:	4b1d      	ldr	r3, [pc, #116]	; (80010d8 <resetState+0xe4>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff f870 	bl	800014c <updateLedBuffer_0>

	// RESET: All attrs of led1
	led1_status = RED;
 800106c:	4b1c      	ldr	r3, [pc, #112]	; (80010e0 <resetState+0xec>)
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]
	red_counter_1 = red_counter_buffer;
 8001072:	4b14      	ldr	r3, [pc, #80]	; (80010c4 <resetState+0xd0>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a1b      	ldr	r2, [pc, #108]	; (80010e4 <resetState+0xf0>)
 8001078:	6013      	str	r3, [r2, #0]
	amber_counter_1 = amber_counter_buffer;
 800107a:	4b14      	ldr	r3, [pc, #80]	; (80010cc <resetState+0xd8>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a1a      	ldr	r2, [pc, #104]	; (80010e8 <resetState+0xf4>)
 8001080:	6013      	str	r3, [r2, #0]
	green_counter_1 = green_counter_buffer;
 8001082:	4b14      	ldr	r3, [pc, #80]	; (80010d4 <resetState+0xe0>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a19      	ldr	r2, [pc, #100]	; (80010ec <resetState+0xf8>)
 8001088:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, ON);
 800108a:	2200      	movs	r2, #0
 800108c:	2110      	movs	r1, #16
 800108e:	4813      	ldr	r0, [pc, #76]	; (80010dc <resetState+0xe8>)
 8001090:	f000 fff3 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, OFF);
 8001094:	2201      	movs	r2, #1
 8001096:	2120      	movs	r1, #32
 8001098:	4810      	ldr	r0, [pc, #64]	; (80010dc <resetState+0xe8>)
 800109a:	f000 ffee 	bl	800207a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, OFF);
 800109e:	2201      	movs	r2, #1
 80010a0:	2140      	movs	r1, #64	; 0x40
 80010a2:	480e      	ldr	r0, [pc, #56]	; (80010dc <resetState+0xe8>)
 80010a4:	f000 ffe9 	bl	800207a <HAL_GPIO_WritePin>
	updateLedBuffer_1(red_counter_1);
 80010a8:	4b0e      	ldr	r3, [pc, #56]	; (80010e4 <resetState+0xf0>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff f87f 	bl	80001b0 <updateLedBuffer_1>
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	2000019c 	.word	0x2000019c
 80010bc:	40010c00 	.word	0x40010c00
 80010c0:	20000134 	.word	0x20000134
 80010c4:	20000004 	.word	0x20000004
 80010c8:	20000138 	.word	0x20000138
 80010cc:	20000008 	.word	0x20000008
 80010d0:	2000013c 	.word	0x2000013c
 80010d4:	2000000c 	.word	0x2000000c
 80010d8:	20000140 	.word	0x20000140
 80010dc:	40010800 	.word	0x40010800
 80010e0:	200001bc 	.word	0x200001bc
 80010e4:	20000144 	.word	0x20000144
 80010e8:	20000148 	.word	0x20000148
 80010ec:	2000014c 	.word	0x2000014c

080010f0 <displayTrafficIdle>:

void displayTrafficIdle(void) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	switch (led0_status) {
 80010f4:	4b8a      	ldr	r3, [pc, #552]	; (8001320 <displayTrafficIdle+0x230>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d04a      	beq.n	8001192 <displayTrafficIdle+0xa2>
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	dc7d      	bgt.n	80011fc <displayTrafficIdle+0x10c>
 8001100:	2b00      	cmp	r3, #0
 8001102:	d002      	beq.n	800110a <displayTrafficIdle+0x1a>
 8001104:	2b01      	cmp	r3, #1
 8001106:	d022      	beq.n	800114e <displayTrafficIdle+0x5e>
				}
			} else {
				updateLedBuffer_0(--green_counter_0);
			}
			break;
		default: break;
 8001108:	e078      	b.n	80011fc <displayTrafficIdle+0x10c>
			if (red_counter_0 <= 0) {
 800110a:	4b86      	ldr	r3, [pc, #536]	; (8001324 <displayTrafficIdle+0x234>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	dc12      	bgt.n	8001138 <displayTrafficIdle+0x48>
				red_counter_0 = get_red_counter_buffer(); // Reset for next red state
 8001112:	f7ff f87f 	bl	8000214 <get_red_counter_buffer>
 8001116:	4603      	mov	r3, r0
 8001118:	4a82      	ldr	r2, [pc, #520]	; (8001324 <displayTrafficIdle+0x234>)
 800111a:	6013      	str	r3, [r2, #0]
				led0_status = GREEN;
 800111c:	4b80      	ldr	r3, [pc, #512]	; (8001320 <displayTrafficIdle+0x230>)
 800111e:	2202      	movs	r2, #2
 8001120:	701a      	strb	r2, [r3, #0]
				updateLedBuffer_0(--green_counter_0);
 8001122:	4b81      	ldr	r3, [pc, #516]	; (8001328 <displayTrafficIdle+0x238>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	3b01      	subs	r3, #1
 8001128:	4a7f      	ldr	r2, [pc, #508]	; (8001328 <displayTrafficIdle+0x238>)
 800112a:	6013      	str	r3, [r2, #0]
 800112c:	4b7e      	ldr	r3, [pc, #504]	; (8001328 <displayTrafficIdle+0x238>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff f80b 	bl	800014c <updateLedBuffer_0>
			break;
 8001136:	e062      	b.n	80011fe <displayTrafficIdle+0x10e>
				updateLedBuffer_0(--red_counter_0);
 8001138:	4b7a      	ldr	r3, [pc, #488]	; (8001324 <displayTrafficIdle+0x234>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	3b01      	subs	r3, #1
 800113e:	4a79      	ldr	r2, [pc, #484]	; (8001324 <displayTrafficIdle+0x234>)
 8001140:	6013      	str	r3, [r2, #0]
 8001142:	4b78      	ldr	r3, [pc, #480]	; (8001324 <displayTrafficIdle+0x234>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff f800 	bl	800014c <updateLedBuffer_0>
			break;
 800114c:	e057      	b.n	80011fe <displayTrafficIdle+0x10e>
			if (amber_counter_0 <= 0) {
 800114e:	4b77      	ldr	r3, [pc, #476]	; (800132c <displayTrafficIdle+0x23c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2b00      	cmp	r3, #0
 8001154:	dc12      	bgt.n	800117c <displayTrafficIdle+0x8c>
				amber_counter_0 = get_amber_counter_buffer();
 8001156:	f7ff f867 	bl	8000228 <get_amber_counter_buffer>
 800115a:	4603      	mov	r3, r0
 800115c:	4a73      	ldr	r2, [pc, #460]	; (800132c <displayTrafficIdle+0x23c>)
 800115e:	6013      	str	r3, [r2, #0]
				led0_status = RED;
 8001160:	4b6f      	ldr	r3, [pc, #444]	; (8001320 <displayTrafficIdle+0x230>)
 8001162:	2200      	movs	r2, #0
 8001164:	701a      	strb	r2, [r3, #0]
				updateLedBuffer_0(--red_counter_0);
 8001166:	4b6f      	ldr	r3, [pc, #444]	; (8001324 <displayTrafficIdle+0x234>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	3b01      	subs	r3, #1
 800116c:	4a6d      	ldr	r2, [pc, #436]	; (8001324 <displayTrafficIdle+0x234>)
 800116e:	6013      	str	r3, [r2, #0]
 8001170:	4b6c      	ldr	r3, [pc, #432]	; (8001324 <displayTrafficIdle+0x234>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4618      	mov	r0, r3
 8001176:	f7fe ffe9 	bl	800014c <updateLedBuffer_0>
			break;
 800117a:	e040      	b.n	80011fe <displayTrafficIdle+0x10e>
				updateLedBuffer_0(--amber_counter_0);
 800117c:	4b6b      	ldr	r3, [pc, #428]	; (800132c <displayTrafficIdle+0x23c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	3b01      	subs	r3, #1
 8001182:	4a6a      	ldr	r2, [pc, #424]	; (800132c <displayTrafficIdle+0x23c>)
 8001184:	6013      	str	r3, [r2, #0]
 8001186:	4b69      	ldr	r3, [pc, #420]	; (800132c <displayTrafficIdle+0x23c>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4618      	mov	r0, r3
 800118c:	f7fe ffde 	bl	800014c <updateLedBuffer_0>
			break;
 8001190:	e035      	b.n	80011fe <displayTrafficIdle+0x10e>
			if (green_counter_0 <= 0) {
 8001192:	4b65      	ldr	r3, [pc, #404]	; (8001328 <displayTrafficIdle+0x238>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	dc25      	bgt.n	80011e6 <displayTrafficIdle+0xf6>
				green_counter_0 = get_green_counter_buffer();
 800119a:	f7ff f84f 	bl	800023c <get_green_counter_buffer>
 800119e:	4603      	mov	r3, r0
 80011a0:	4a61      	ldr	r2, [pc, #388]	; (8001328 <displayTrafficIdle+0x238>)
 80011a2:	6013      	str	r3, [r2, #0]
				if (get_amber_counter_buffer() != 0) {
 80011a4:	f7ff f840 	bl	8000228 <get_amber_counter_buffer>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d00d      	beq.n	80011ca <displayTrafficIdle+0xda>
					led0_status = AMBER;
 80011ae:	4b5c      	ldr	r3, [pc, #368]	; (8001320 <displayTrafficIdle+0x230>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	701a      	strb	r2, [r3, #0]
					updateLedBuffer_0(--amber_counter_0);
 80011b4:	4b5d      	ldr	r3, [pc, #372]	; (800132c <displayTrafficIdle+0x23c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	3b01      	subs	r3, #1
 80011ba:	4a5c      	ldr	r2, [pc, #368]	; (800132c <displayTrafficIdle+0x23c>)
 80011bc:	6013      	str	r3, [r2, #0]
 80011be:	4b5b      	ldr	r3, [pc, #364]	; (800132c <displayTrafficIdle+0x23c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7fe ffc2 	bl	800014c <updateLedBuffer_0>
			break;
 80011c8:	e019      	b.n	80011fe <displayTrafficIdle+0x10e>
					led0_status = RED;
 80011ca:	4b55      	ldr	r3, [pc, #340]	; (8001320 <displayTrafficIdle+0x230>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	701a      	strb	r2, [r3, #0]
					updateLedBuffer_0(--red_counter_0);
 80011d0:	4b54      	ldr	r3, [pc, #336]	; (8001324 <displayTrafficIdle+0x234>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	3b01      	subs	r3, #1
 80011d6:	4a53      	ldr	r2, [pc, #332]	; (8001324 <displayTrafficIdle+0x234>)
 80011d8:	6013      	str	r3, [r2, #0]
 80011da:	4b52      	ldr	r3, [pc, #328]	; (8001324 <displayTrafficIdle+0x234>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4618      	mov	r0, r3
 80011e0:	f7fe ffb4 	bl	800014c <updateLedBuffer_0>
			break;
 80011e4:	e00b      	b.n	80011fe <displayTrafficIdle+0x10e>
				updateLedBuffer_0(--green_counter_0);
 80011e6:	4b50      	ldr	r3, [pc, #320]	; (8001328 <displayTrafficIdle+0x238>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	4a4e      	ldr	r2, [pc, #312]	; (8001328 <displayTrafficIdle+0x238>)
 80011ee:	6013      	str	r3, [r2, #0]
 80011f0:	4b4d      	ldr	r3, [pc, #308]	; (8001328 <displayTrafficIdle+0x238>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7fe ffa9 	bl	800014c <updateLedBuffer_0>
			break;
 80011fa:	e000      	b.n	80011fe <displayTrafficIdle+0x10e>
		default: break;
 80011fc:	bf00      	nop
	}

	switch (led1_status) {
 80011fe:	4b4c      	ldr	r3, [pc, #304]	; (8001330 <displayTrafficIdle+0x240>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	2b02      	cmp	r3, #2
 8001204:	d04a      	beq.n	800129c <displayTrafficIdle+0x1ac>
 8001206:	2b02      	cmp	r3, #2
 8001208:	dc7d      	bgt.n	8001306 <displayTrafficIdle+0x216>
 800120a:	2b00      	cmp	r3, #0
 800120c:	d002      	beq.n	8001214 <displayTrafficIdle+0x124>
 800120e:	2b01      	cmp	r3, #1
 8001210:	d022      	beq.n	8001258 <displayTrafficIdle+0x168>
			} else {
				updateLedBuffer_1(--green_counter_1);
			}

			break;
		default: break;
 8001212:	e078      	b.n	8001306 <displayTrafficIdle+0x216>
			if (red_counter_1 <= 0) {
 8001214:	4b47      	ldr	r3, [pc, #284]	; (8001334 <displayTrafficIdle+0x244>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	dc12      	bgt.n	8001242 <displayTrafficIdle+0x152>
				red_counter_1 = get_red_counter_buffer();
 800121c:	f7fe fffa 	bl	8000214 <get_red_counter_buffer>
 8001220:	4603      	mov	r3, r0
 8001222:	4a44      	ldr	r2, [pc, #272]	; (8001334 <displayTrafficIdle+0x244>)
 8001224:	6013      	str	r3, [r2, #0]
				led1_status = GREEN;
 8001226:	4b42      	ldr	r3, [pc, #264]	; (8001330 <displayTrafficIdle+0x240>)
 8001228:	2202      	movs	r2, #2
 800122a:	701a      	strb	r2, [r3, #0]
				updateLedBuffer_1(--green_counter_1);
 800122c:	4b42      	ldr	r3, [pc, #264]	; (8001338 <displayTrafficIdle+0x248>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	3b01      	subs	r3, #1
 8001232:	4a41      	ldr	r2, [pc, #260]	; (8001338 <displayTrafficIdle+0x248>)
 8001234:	6013      	str	r3, [r2, #0]
 8001236:	4b40      	ldr	r3, [pc, #256]	; (8001338 <displayTrafficIdle+0x248>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4618      	mov	r0, r3
 800123c:	f7fe ffb8 	bl	80001b0 <updateLedBuffer_1>
			break;
 8001240:	e062      	b.n	8001308 <displayTrafficIdle+0x218>
				updateLedBuffer_1(--red_counter_1);
 8001242:	4b3c      	ldr	r3, [pc, #240]	; (8001334 <displayTrafficIdle+0x244>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	3b01      	subs	r3, #1
 8001248:	4a3a      	ldr	r2, [pc, #232]	; (8001334 <displayTrafficIdle+0x244>)
 800124a:	6013      	str	r3, [r2, #0]
 800124c:	4b39      	ldr	r3, [pc, #228]	; (8001334 <displayTrafficIdle+0x244>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4618      	mov	r0, r3
 8001252:	f7fe ffad 	bl	80001b0 <updateLedBuffer_1>
			break;
 8001256:	e057      	b.n	8001308 <displayTrafficIdle+0x218>
			if (amber_counter_1 <= 0) {
 8001258:	4b38      	ldr	r3, [pc, #224]	; (800133c <displayTrafficIdle+0x24c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	dc12      	bgt.n	8001286 <displayTrafficIdle+0x196>
				amber_counter_1 = get_amber_counter_buffer();
 8001260:	f7fe ffe2 	bl	8000228 <get_amber_counter_buffer>
 8001264:	4603      	mov	r3, r0
 8001266:	4a35      	ldr	r2, [pc, #212]	; (800133c <displayTrafficIdle+0x24c>)
 8001268:	6013      	str	r3, [r2, #0]
				led1_status = RED;
 800126a:	4b31      	ldr	r3, [pc, #196]	; (8001330 <displayTrafficIdle+0x240>)
 800126c:	2200      	movs	r2, #0
 800126e:	701a      	strb	r2, [r3, #0]
				updateLedBuffer_1(--red_counter_1);
 8001270:	4b30      	ldr	r3, [pc, #192]	; (8001334 <displayTrafficIdle+0x244>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	3b01      	subs	r3, #1
 8001276:	4a2f      	ldr	r2, [pc, #188]	; (8001334 <displayTrafficIdle+0x244>)
 8001278:	6013      	str	r3, [r2, #0]
 800127a:	4b2e      	ldr	r3, [pc, #184]	; (8001334 <displayTrafficIdle+0x244>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4618      	mov	r0, r3
 8001280:	f7fe ff96 	bl	80001b0 <updateLedBuffer_1>
			break;
 8001284:	e040      	b.n	8001308 <displayTrafficIdle+0x218>
				updateLedBuffer_1(--amber_counter_1);
 8001286:	4b2d      	ldr	r3, [pc, #180]	; (800133c <displayTrafficIdle+0x24c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	3b01      	subs	r3, #1
 800128c:	4a2b      	ldr	r2, [pc, #172]	; (800133c <displayTrafficIdle+0x24c>)
 800128e:	6013      	str	r3, [r2, #0]
 8001290:	4b2a      	ldr	r3, [pc, #168]	; (800133c <displayTrafficIdle+0x24c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4618      	mov	r0, r3
 8001296:	f7fe ff8b 	bl	80001b0 <updateLedBuffer_1>
			break;
 800129a:	e035      	b.n	8001308 <displayTrafficIdle+0x218>
			if (green_counter_1 <= 0) {
 800129c:	4b26      	ldr	r3, [pc, #152]	; (8001338 <displayTrafficIdle+0x248>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	dc25      	bgt.n	80012f0 <displayTrafficIdle+0x200>
				green_counter_1 = get_green_counter_buffer();
 80012a4:	f7fe ffca 	bl	800023c <get_green_counter_buffer>
 80012a8:	4603      	mov	r3, r0
 80012aa:	4a23      	ldr	r2, [pc, #140]	; (8001338 <displayTrafficIdle+0x248>)
 80012ac:	6013      	str	r3, [r2, #0]
				if (get_amber_counter_buffer() != 0) {
 80012ae:	f7fe ffbb 	bl	8000228 <get_amber_counter_buffer>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d00d      	beq.n	80012d4 <displayTrafficIdle+0x1e4>
					led1_status = AMBER;
 80012b8:	4b1d      	ldr	r3, [pc, #116]	; (8001330 <displayTrafficIdle+0x240>)
 80012ba:	2201      	movs	r2, #1
 80012bc:	701a      	strb	r2, [r3, #0]
					updateLedBuffer_1(--amber_counter_1);
 80012be:	4b1f      	ldr	r3, [pc, #124]	; (800133c <displayTrafficIdle+0x24c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	3b01      	subs	r3, #1
 80012c4:	4a1d      	ldr	r2, [pc, #116]	; (800133c <displayTrafficIdle+0x24c>)
 80012c6:	6013      	str	r3, [r2, #0]
 80012c8:	4b1c      	ldr	r3, [pc, #112]	; (800133c <displayTrafficIdle+0x24c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7fe ff6f 	bl	80001b0 <updateLedBuffer_1>
			break;
 80012d2:	e019      	b.n	8001308 <displayTrafficIdle+0x218>
					led1_status = RED;
 80012d4:	4b16      	ldr	r3, [pc, #88]	; (8001330 <displayTrafficIdle+0x240>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
					updateLedBuffer_1(--red_counter_1);
 80012da:	4b16      	ldr	r3, [pc, #88]	; (8001334 <displayTrafficIdle+0x244>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	3b01      	subs	r3, #1
 80012e0:	4a14      	ldr	r2, [pc, #80]	; (8001334 <displayTrafficIdle+0x244>)
 80012e2:	6013      	str	r3, [r2, #0]
 80012e4:	4b13      	ldr	r3, [pc, #76]	; (8001334 <displayTrafficIdle+0x244>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7fe ff61 	bl	80001b0 <updateLedBuffer_1>
			break;
 80012ee:	e00b      	b.n	8001308 <displayTrafficIdle+0x218>
				updateLedBuffer_1(--green_counter_1);
 80012f0:	4b11      	ldr	r3, [pc, #68]	; (8001338 <displayTrafficIdle+0x248>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	3b01      	subs	r3, #1
 80012f6:	4a10      	ldr	r2, [pc, #64]	; (8001338 <displayTrafficIdle+0x248>)
 80012f8:	6013      	str	r3, [r2, #0]
 80012fa:	4b0f      	ldr	r3, [pc, #60]	; (8001338 <displayTrafficIdle+0x248>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4618      	mov	r0, r3
 8001300:	f7fe ff56 	bl	80001b0 <updateLedBuffer_1>
			break;
 8001304:	e000      	b.n	8001308 <displayTrafficIdle+0x218>
		default: break;
 8001306:	bf00      	nop
	}

	// Display LEDs
	displayLED_0(led0_status);
 8001308:	4b05      	ldr	r3, [pc, #20]	; (8001320 <displayTrafficIdle+0x230>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fd6d 	bl	8000dec <displayLED_0>
	displayLED_1(led1_status);
 8001312:	4b07      	ldr	r3, [pc, #28]	; (8001330 <displayTrafficIdle+0x240>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff fda2 	bl	8000e60 <displayLED_1>
}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000134 	.word	0x20000134
 8001324:	20000138 	.word	0x20000138
 8001328:	20000140 	.word	0x20000140
 800132c:	2000013c 	.word	0x2000013c
 8001330:	200001bc 	.word	0x200001bc
 8001334:	20000144 	.word	0x20000144
 8001338:	2000014c 	.word	0x2000014c
 800133c:	20000148 	.word	0x20000148

08001340 <blinkLED>:

void blinkLED(int mode) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	switch (mode) {
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2b04      	cmp	r3, #4
 800134c:	d01b      	beq.n	8001386 <blinkLED+0x46>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2b04      	cmp	r3, #4
 8001352:	dc21      	bgt.n	8001398 <blinkLED+0x58>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b02      	cmp	r3, #2
 8001358:	d003      	beq.n	8001362 <blinkLED+0x22>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2b03      	cmp	r3, #3
 800135e:	d009      	beq.n	8001374 <blinkLED+0x34>
			break;
		case MODIFY_GREEN:
			HAL_GPIO_TogglePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin);
			HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
			break;
		default: break;
 8001360:	e01a      	b.n	8001398 <blinkLED+0x58>
			HAL_GPIO_TogglePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin);
 8001362:	2102      	movs	r1, #2
 8001364:	480f      	ldr	r0, [pc, #60]	; (80013a4 <blinkLED+0x64>)
 8001366:	f000 fea0 	bl	80020aa <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin);
 800136a:	2110      	movs	r1, #16
 800136c:	480d      	ldr	r0, [pc, #52]	; (80013a4 <blinkLED+0x64>)
 800136e:	f000 fe9c 	bl	80020aa <HAL_GPIO_TogglePin>
			break;
 8001372:	e012      	b.n	800139a <blinkLED+0x5a>
			HAL_GPIO_TogglePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin);
 8001374:	2104      	movs	r1, #4
 8001376:	480b      	ldr	r0, [pc, #44]	; (80013a4 <blinkLED+0x64>)
 8001378:	f000 fe97 	bl	80020aa <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin);
 800137c:	2120      	movs	r1, #32
 800137e:	4809      	ldr	r0, [pc, #36]	; (80013a4 <blinkLED+0x64>)
 8001380:	f000 fe93 	bl	80020aa <HAL_GPIO_TogglePin>
			break;
 8001384:	e009      	b.n	800139a <blinkLED+0x5a>
			HAL_GPIO_TogglePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin);
 8001386:	2108      	movs	r1, #8
 8001388:	4806      	ldr	r0, [pc, #24]	; (80013a4 <blinkLED+0x64>)
 800138a:	f000 fe8e 	bl	80020aa <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
 800138e:	2140      	movs	r1, #64	; 0x40
 8001390:	4804      	ldr	r0, [pc, #16]	; (80013a4 <blinkLED+0x64>)
 8001392:	f000 fe8a 	bl	80020aa <HAL_GPIO_TogglePin>
			break;
 8001396:	e000      	b.n	800139a <blinkLED+0x5a>
		default: break;
 8001398:	bf00      	nop
	}
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40010800 	.word	0x40010800

080013a8 <output_processing>:

void output_processing(void) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	switch (mode) {
 80013ac:	4b3d      	ldr	r3, [pc, #244]	; (80014a4 <output_processing+0xfc>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2b04      	cmp	r3, #4
 80013b2:	dc4f      	bgt.n	8001454 <output_processing+0xac>
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	da3e      	bge.n	8001436 <output_processing+0x8e>
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d002      	beq.n	80013c2 <output_processing+0x1a>
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d00c      	beq.n	80013da <output_processing+0x32>
			if (checkTimerFlag(tmr_blink_mod_led)) {
				resetTimer(tmr_blink_mod_led);
				blinkLED(mode);
			}
			break;
		default: break;
 80013c0:	e048      	b.n	8001454 <output_processing+0xac>
			if (checkTimerFlag(tmr_traffic_clk)) {
 80013c2:	2000      	movs	r0, #0
 80013c4:	f000 faba 	bl	800193c <checkTimerFlag>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d044      	beq.n	8001458 <output_processing+0xb0>
				resetTimer(tmr_traffic_clk);
 80013ce:	2000      	movs	r0, #0
 80013d0:	f000 fa8a 	bl	80018e8 <resetTimer>
				displayTrafficIdle();
 80013d4:	f7ff fe8c 	bl	80010f0 <displayTrafficIdle>
			break;
 80013d8:	e03e      	b.n	8001458 <output_processing+0xb0>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, OFF);
 80013da:	2201      	movs	r2, #1
 80013dc:	2110      	movs	r1, #16
 80013de:	4832      	ldr	r0, [pc, #200]	; (80014a8 <output_processing+0x100>)
 80013e0:	f000 fe4b 	bl	800207a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, OFF);
 80013e4:	2201      	movs	r2, #1
 80013e6:	2120      	movs	r1, #32
 80013e8:	482f      	ldr	r0, [pc, #188]	; (80014a8 <output_processing+0x100>)
 80013ea:	f000 fe46 	bl	800207a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, OFF);
 80013ee:	2201      	movs	r2, #1
 80013f0:	2140      	movs	r1, #64	; 0x40
 80013f2:	482d      	ldr	r0, [pc, #180]	; (80014a8 <output_processing+0x100>)
 80013f4:	f000 fe41 	bl	800207a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, OFF);
 80013f8:	2201      	movs	r2, #1
 80013fa:	2180      	movs	r1, #128	; 0x80
 80013fc:	482a      	ldr	r0, [pc, #168]	; (80014a8 <output_processing+0x100>)
 80013fe:	f000 fe3c 	bl	800207a <HAL_GPIO_WritePin>
			if (free_dir == 0) {
 8001402:	4b2a      	ldr	r3, [pc, #168]	; (80014ac <output_processing+0x104>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d10a      	bne.n	8001420 <output_processing+0x78>
				HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, RESET);
 800140a:	2200      	movs	r2, #0
 800140c:	2108      	movs	r1, #8
 800140e:	4828      	ldr	r0, [pc, #160]	; (80014b0 <output_processing+0x108>)
 8001410:	f000 fe33 	bl	800207a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, RESET);
 8001414:	2200      	movs	r2, #0
 8001416:	2110      	movs	r1, #16
 8001418:	4825      	ldr	r0, [pc, #148]	; (80014b0 <output_processing+0x108>)
 800141a:	f000 fe2e 	bl	800207a <HAL_GPIO_WritePin>
			break;
 800141e:	e01e      	b.n	800145e <output_processing+0xb6>
				HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, RESET);
 8001420:	2200      	movs	r2, #0
 8001422:	2140      	movs	r1, #64	; 0x40
 8001424:	4822      	ldr	r0, [pc, #136]	; (80014b0 <output_processing+0x108>)
 8001426:	f000 fe28 	bl	800207a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	2102      	movs	r1, #2
 800142e:	4820      	ldr	r0, [pc, #128]	; (80014b0 <output_processing+0x108>)
 8001430:	f000 fe23 	bl	800207a <HAL_GPIO_WritePin>
			break;
 8001434:	e013      	b.n	800145e <output_processing+0xb6>
			if (checkTimerFlag(tmr_blink_mod_led)) {
 8001436:	2004      	movs	r0, #4
 8001438:	f000 fa80 	bl	800193c <checkTimerFlag>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d00c      	beq.n	800145c <output_processing+0xb4>
				resetTimer(tmr_blink_mod_led);
 8001442:	2004      	movs	r0, #4
 8001444:	f000 fa50 	bl	80018e8 <resetTimer>
				blinkLED(mode);
 8001448:	4b16      	ldr	r3, [pc, #88]	; (80014a4 <output_processing+0xfc>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff ff77 	bl	8001340 <blinkLED>
			break;
 8001452:	e003      	b.n	800145c <output_processing+0xb4>
		default: break;
 8001454:	bf00      	nop
 8001456:	e002      	b.n	800145e <output_processing+0xb6>
			break;
 8001458:	bf00      	nop
 800145a:	e000      	b.n	800145e <output_processing+0xb6>
			break;
 800145c:	bf00      	nop
	}

	// Display 7SEG_LEDs
	if (checkTimerFlag(tmr_seg_scan) && mode != MANUAL) {
 800145e:	2003      	movs	r0, #3
 8001460:	f000 fa6c 	bl	800193c <checkTimerFlag>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d01a      	beq.n	80014a0 <output_processing+0xf8>
 800146a:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <output_processing+0xfc>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	2b01      	cmp	r3, #1
 8001470:	d016      	beq.n	80014a0 <output_processing+0xf8>
		resetTimer(tmr_seg_scan);
 8001472:	2003      	movs	r0, #3
 8001474:	f000 fa38 	bl	80018e8 <resetTimer>
		update7SEG_0(led_index);
 8001478:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <output_processing+0x10c>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff fc31 	bl	8000ce4 <update7SEG_0>
		update7SEG_1(led_index);
 8001482:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <output_processing+0x10c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff fc5c 	bl	8000d44 <update7SEG_1>
		led_index = (led_index + 1) % N0_OF_SEG_PER_DIR; // Ensure led_index < N0_SEG_PER_DIR
 800148c:	4b09      	ldr	r3, [pc, #36]	; (80014b4 <output_processing+0x10c>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	3301      	adds	r3, #1
 8001492:	2b00      	cmp	r3, #0
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	bfb8      	it	lt
 800149a:	425b      	neglt	r3, r3
 800149c:	4a05      	ldr	r2, [pc, #20]	; (80014b4 <output_processing+0x10c>)
 800149e:	6013      	str	r3, [r2, #0]
	}
}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	2000019c 	.word	0x2000019c
 80014a8:	40010c00 	.word	0x40010c00
 80014ac:	200001a0 	.word	0x200001a0
 80014b0:	40010800 	.word	0x40010800
 80014b4:	200001c0 	.word	0x200001c0

080014b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014bc:	f000 fadc 	bl	8001a78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014c0:	f000 f848 	bl	8001554 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014c4:	f000 f8ce 	bl	8001664 <MX_GPIO_Init>
  MX_TIM2_Init();
 80014c8:	f000 f880 	bl	80015cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80014cc:	481e      	ldr	r0, [pc, #120]	; (8001548 <main+0x90>)
 80014ce:	f001 fa31 	bl	8002934 <HAL_TIM_Base_Start_IT>

  defaultState();
 80014d2:	f7ff fcff 	bl	8000ed4 <defaultState>
  updateTimerCycle(htim2.Init.Prescaler, htim2.Init.Period, 8000000);
 80014d6:	4b1c      	ldr	r3, [pc, #112]	; (8001548 <main+0x90>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	4618      	mov	r0, r3
 80014dc:	4b1a      	ldr	r3, [pc, #104]	; (8001548 <main+0x90>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	4a1a      	ldr	r2, [pc, #104]	; (800154c <main+0x94>)
 80014e2:	4619      	mov	r1, r3
 80014e4:	f000 f9c2 	bl	800186c <updateTimerCycle>
  setTimer(tmr_blink_mod_led, 500);
 80014e8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80014ec:	2004      	movs	r0, #4
 80014ee:	f000 f9d9 	bl	80018a4 <setTimer>
  setTimer(tmr_blink_red_led, 1000);
 80014f2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80014f6:	2005      	movs	r0, #5
 80014f8:	f000 f9d4 	bl	80018a4 <setTimer>
  setTimer(tmr_btn_hold, 500);
 80014fc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001500:	2002      	movs	r0, #2
 8001502:	f000 f9cf 	bl	80018a4 <setTimer>
  setTimer(tmr_btn_press, 300);
 8001506:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800150a:	2001      	movs	r0, #1
 800150c:	f000 f9ca 	bl	80018a4 <setTimer>
  setTimer(tmr_seg_scan, 250);
 8001510:	21fa      	movs	r1, #250	; 0xfa
 8001512:	2003      	movs	r0, #3
 8001514:	f000 f9c6 	bl	80018a4 <setTimer>
  setTimer(tmr_traffic_clk, 1000);
 8001518:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800151c:	2000      	movs	r0, #0
 800151e:	f000 f9c1 	bl	80018a4 <setTimer>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if (checkTimerFlag(tmr_blink_red_led)) { // Blinking DEBUG_LED every 1000 ms
 8001522:	2005      	movs	r0, #5
 8001524:	f000 fa0a 	bl	800193c <checkTimerFlag>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d006      	beq.n	800153c <main+0x84>
		  resetTimer(tmr_blink_red_led);
 800152e:	2005      	movs	r0, #5
 8001530:	f000 f9da 	bl	80018e8 <resetTimer>
		  HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8001534:	2101      	movs	r1, #1
 8001536:	4806      	ldr	r0, [pc, #24]	; (8001550 <main+0x98>)
 8001538:	f000 fdb7 	bl	80020aa <HAL_GPIO_TogglePin>
		}

		fsm_for_input_processing();
 800153c:	f7fe fef2 	bl	8000324 <fsm_for_input_processing>
		output_processing();
 8001540:	f7ff ff32 	bl	80013a8 <output_processing>
		if (checkTimerFlag(tmr_blink_red_led)) { // Blinking DEBUG_LED every 1000 ms
 8001544:	e7ed      	b.n	8001522 <main+0x6a>
 8001546:	bf00      	nop
 8001548:	200001c4 	.word	0x200001c4
 800154c:	007a1200 	.word	0x007a1200
 8001550:	40010800 	.word	0x40010800

08001554 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b090      	sub	sp, #64	; 0x40
 8001558:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800155a:	f107 0318 	add.w	r3, r7, #24
 800155e:	2228      	movs	r2, #40	; 0x28
 8001560:	2100      	movs	r1, #0
 8001562:	4618      	mov	r0, r3
 8001564:	f001 fd96 	bl	8003094 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001568:	1d3b      	adds	r3, r7, #4
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	60da      	str	r2, [r3, #12]
 8001574:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001576:	2302      	movs	r3, #2
 8001578:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800157a:	2301      	movs	r3, #1
 800157c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800157e:	2310      	movs	r3, #16
 8001580:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001582:	2300      	movs	r3, #0
 8001584:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001586:	f107 0318 	add.w	r3, r7, #24
 800158a:	4618      	mov	r0, r3
 800158c:	f000 fda6 	bl	80020dc <HAL_RCC_OscConfig>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001596:	f000 f8d5 	bl	8001744 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800159a:	230f      	movs	r3, #15
 800159c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800159e:	2300      	movs	r3, #0
 80015a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015a6:	2300      	movs	r3, #0
 80015a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015aa:	2300      	movs	r3, #0
 80015ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015ae:	1d3b      	adds	r3, r7, #4
 80015b0:	2100      	movs	r1, #0
 80015b2:	4618      	mov	r0, r3
 80015b4:	f001 f812 	bl	80025dc <HAL_RCC_ClockConfig>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80015be:	f000 f8c1 	bl	8001744 <Error_Handler>
  }
}
 80015c2:	bf00      	nop
 80015c4:	3740      	adds	r7, #64	; 0x40
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
	...

080015cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015d2:	f107 0308 	add.w	r3, r7, #8
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
 80015da:	605a      	str	r2, [r3, #4]
 80015dc:	609a      	str	r2, [r3, #8]
 80015de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015e0:	463b      	mov	r3, r7
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015e8:	4b1d      	ldr	r3, [pc, #116]	; (8001660 <MX_TIM2_Init+0x94>)
 80015ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80015f0:	4b1b      	ldr	r3, [pc, #108]	; (8001660 <MX_TIM2_Init+0x94>)
 80015f2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80015f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f8:	4b19      	ldr	r3, [pc, #100]	; (8001660 <MX_TIM2_Init+0x94>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80015fe:	4b18      	ldr	r3, [pc, #96]	; (8001660 <MX_TIM2_Init+0x94>)
 8001600:	2209      	movs	r2, #9
 8001602:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001604:	4b16      	ldr	r3, [pc, #88]	; (8001660 <MX_TIM2_Init+0x94>)
 8001606:	2200      	movs	r2, #0
 8001608:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800160a:	4b15      	ldr	r3, [pc, #84]	; (8001660 <MX_TIM2_Init+0x94>)
 800160c:	2200      	movs	r2, #0
 800160e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001610:	4813      	ldr	r0, [pc, #76]	; (8001660 <MX_TIM2_Init+0x94>)
 8001612:	f001 f93f 	bl	8002894 <HAL_TIM_Base_Init>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800161c:	f000 f892 	bl	8001744 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001620:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001624:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001626:	f107 0308 	add.w	r3, r7, #8
 800162a:	4619      	mov	r1, r3
 800162c:	480c      	ldr	r0, [pc, #48]	; (8001660 <MX_TIM2_Init+0x94>)
 800162e:	f001 fabd 	bl	8002bac <HAL_TIM_ConfigClockSource>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001638:	f000 f884 	bl	8001744 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800163c:	2300      	movs	r3, #0
 800163e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001640:	2300      	movs	r3, #0
 8001642:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001644:	463b      	mov	r3, r7
 8001646:	4619      	mov	r1, r3
 8001648:	4805      	ldr	r0, [pc, #20]	; (8001660 <MX_TIM2_Init+0x94>)
 800164a:	f001 fc95 	bl	8002f78 <HAL_TIMEx_MasterConfigSynchronization>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001654:	f000 f876 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001658:	bf00      	nop
 800165a:	3718      	adds	r7, #24
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	200001c4 	.word	0x200001c4

08001664 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166a:	f107 0308 	add.w	r3, r7, #8
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	605a      	str	r2, [r3, #4]
 8001674:	609a      	str	r2, [r3, #8]
 8001676:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001678:	4b2f      	ldr	r3, [pc, #188]	; (8001738 <MX_GPIO_Init+0xd4>)
 800167a:	699b      	ldr	r3, [r3, #24]
 800167c:	4a2e      	ldr	r2, [pc, #184]	; (8001738 <MX_GPIO_Init+0xd4>)
 800167e:	f043 0304 	orr.w	r3, r3, #4
 8001682:	6193      	str	r3, [r2, #24]
 8001684:	4b2c      	ldr	r3, [pc, #176]	; (8001738 <MX_GPIO_Init+0xd4>)
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	607b      	str	r3, [r7, #4]
 800168e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001690:	4b29      	ldr	r3, [pc, #164]	; (8001738 <MX_GPIO_Init+0xd4>)
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	4a28      	ldr	r2, [pc, #160]	; (8001738 <MX_GPIO_Init+0xd4>)
 8001696:	f043 0308 	orr.w	r3, r3, #8
 800169a:	6193      	str	r3, [r2, #24]
 800169c:	4b26      	ldr	r3, [pc, #152]	; (8001738 <MX_GPIO_Init+0xd4>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	f003 0308 	and.w	r3, r3, #8
 80016a4:	603b      	str	r3, [r7, #0]
 80016a6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|LED_RED_0_Pin|LED_AMBER_0_Pin|LED_GREEN_0_Pin
 80016a8:	2200      	movs	r2, #0
 80016aa:	f643 71ff 	movw	r1, #16383	; 0x3fff
 80016ae:	4823      	ldr	r0, [pc, #140]	; (800173c <MX_GPIO_Init+0xd8>)
 80016b0:	f000 fce3 	bl	800207a <HAL_GPIO_WritePin>
                          |LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin|SEG_A_0_Pin
                          |SEG_B_0_Pin|SEG_C_0_Pin|SEG_D_0_Pin|SEG_E_0_Pin
                          |SEG_F_0_Pin|SEG_G_0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_B_1_Pin|SEG_C_1_Pin|SEG_D_1_Pin|SEG_E_1_Pin
 80016b4:	2200      	movs	r2, #0
 80016b6:	f64f 61f0 	movw	r1, #65264	; 0xfef0
 80016ba:	4821      	ldr	r0, [pc, #132]	; (8001740 <MX_GPIO_Init+0xdc>)
 80016bc:	f000 fcdd 	bl	800207a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin LED_RED_0_Pin LED_AMBER_0_Pin LED_GREEN_0_Pin
                           LED_RED_1_Pin LED_AMBER_1_Pin LED_GREEN_1_Pin SEG_A_0_Pin
                           SEG_B_0_Pin SEG_C_0_Pin SEG_D_0_Pin SEG_E_0_Pin
                           SEG_F_0_Pin SEG_G_0_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|LED_RED_0_Pin|LED_AMBER_0_Pin|LED_GREEN_0_Pin
 80016c0:	f643 73ff 	movw	r3, #16383	; 0x3fff
 80016c4:	60bb      	str	r3, [r7, #8]
                          |LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin|SEG_A_0_Pin
                          |SEG_B_0_Pin|SEG_C_0_Pin|SEG_D_0_Pin|SEG_E_0_Pin
                          |SEG_F_0_Pin|SEG_G_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c6:	2301      	movs	r3, #1
 80016c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ce:	2302      	movs	r3, #2
 80016d0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d2:	f107 0308 	add.w	r3, r7, #8
 80016d6:	4619      	mov	r1, r3
 80016d8:	4818      	ldr	r0, [pc, #96]	; (800173c <MX_GPIO_Init+0xd8>)
 80016da:	f000 fb3d 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 80016de:	2307      	movs	r3, #7
 80016e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e2:	2300      	movs	r3, #0
 80016e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016e6:	2301      	movs	r3, #1
 80016e8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ea:	f107 0308 	add.w	r3, r7, #8
 80016ee:	4619      	mov	r1, r3
 80016f0:	4813      	ldr	r0, [pc, #76]	; (8001740 <MX_GPIO_Init+0xdc>)
 80016f2:	f000 fb31 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_B_1_Pin SEG_C_1_Pin SEG_D_1_Pin SEG_E_1_Pin
                           SEG_F_1_Pin SEG_G_1_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin SEG_A_1_Pin */
  GPIO_InitStruct.Pin = SEG_B_1_Pin|SEG_C_1_Pin|SEG_D_1_Pin|SEG_E_1_Pin
 80016f6:	f64f 63f0 	movw	r3, #65264	; 0xfef0
 80016fa:	60bb      	str	r3, [r7, #8]
                          |SEG_F_1_Pin|SEG_G_1_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin|SEG_A_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fc:	2301      	movs	r3, #1
 80016fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	2302      	movs	r3, #2
 8001706:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001708:	f107 0308 	add.w	r3, r7, #8
 800170c:	4619      	mov	r1, r3
 800170e:	480c      	ldr	r0, [pc, #48]	; (8001740 <MX_GPIO_Init+0xdc>)
 8001710:	f000 fb22 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_BUTTON_Pin */
  GPIO_InitStruct.Pin = RESET_BUTTON_Pin;
 8001714:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001718:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800171a:	2300      	movs	r3, #0
 800171c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800171e:	2301      	movs	r3, #1
 8001720:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RESET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001722:	f107 0308 	add.w	r3, r7, #8
 8001726:	4619      	mov	r1, r3
 8001728:	4804      	ldr	r0, [pc, #16]	; (800173c <MX_GPIO_Init+0xd8>)
 800172a:	f000 fb15 	bl	8001d58 <HAL_GPIO_Init>

}
 800172e:	bf00      	nop
 8001730:	3718      	adds	r7, #24
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40021000 	.word	0x40021000
 800173c:	40010800 	.word	0x40010800
 8001740:	40010c00 	.word	0x40010c00

08001744 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001748:	b672      	cpsid	i
}
 800174a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800174c:	e7fe      	b.n	800174c <Error_Handler+0x8>
	...

08001750 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001756:	4b15      	ldr	r3, [pc, #84]	; (80017ac <HAL_MspInit+0x5c>)
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	4a14      	ldr	r2, [pc, #80]	; (80017ac <HAL_MspInit+0x5c>)
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	6193      	str	r3, [r2, #24]
 8001762:	4b12      	ldr	r3, [pc, #72]	; (80017ac <HAL_MspInit+0x5c>)
 8001764:	699b      	ldr	r3, [r3, #24]
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	60bb      	str	r3, [r7, #8]
 800176c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800176e:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <HAL_MspInit+0x5c>)
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	4a0e      	ldr	r2, [pc, #56]	; (80017ac <HAL_MspInit+0x5c>)
 8001774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001778:	61d3      	str	r3, [r2, #28]
 800177a:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <HAL_MspInit+0x5c>)
 800177c:	69db      	ldr	r3, [r3, #28]
 800177e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001782:	607b      	str	r3, [r7, #4]
 8001784:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001786:	4b0a      	ldr	r3, [pc, #40]	; (80017b0 <HAL_MspInit+0x60>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	4a04      	ldr	r2, [pc, #16]	; (80017b0 <HAL_MspInit+0x60>)
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017a2:	bf00      	nop
 80017a4:	3714      	adds	r7, #20
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bc80      	pop	{r7}
 80017aa:	4770      	bx	lr
 80017ac:	40021000 	.word	0x40021000
 80017b0:	40010000 	.word	0x40010000

080017b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017c4:	d113      	bne.n	80017ee <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017c6:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <HAL_TIM_Base_MspInit+0x44>)
 80017c8:	69db      	ldr	r3, [r3, #28]
 80017ca:	4a0b      	ldr	r2, [pc, #44]	; (80017f8 <HAL_TIM_Base_MspInit+0x44>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	61d3      	str	r3, [r2, #28]
 80017d2:	4b09      	ldr	r3, [pc, #36]	; (80017f8 <HAL_TIM_Base_MspInit+0x44>)
 80017d4:	69db      	ldr	r3, [r3, #28]
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80017de:	2200      	movs	r2, #0
 80017e0:	2100      	movs	r1, #0
 80017e2:	201c      	movs	r0, #28
 80017e4:	f000 fa81 	bl	8001cea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017e8:	201c      	movs	r0, #28
 80017ea:	f000 fa9a 	bl	8001d22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80017ee:	bf00      	nop
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40021000 	.word	0x40021000

080017fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001800:	e7fe      	b.n	8001800 <NMI_Handler+0x4>

08001802 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001806:	e7fe      	b.n	8001806 <HardFault_Handler+0x4>

08001808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800180c:	e7fe      	b.n	800180c <MemManage_Handler+0x4>

0800180e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001812:	e7fe      	b.n	8001812 <BusFault_Handler+0x4>

08001814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001818:	e7fe      	b.n	8001818 <UsageFault_Handler+0x4>

0800181a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800181a:	b480      	push	{r7}
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr

08001826 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001826:	b480      	push	{r7}
 8001828:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr

08001832 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001832:	b480      	push	{r7}
 8001834:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	46bd      	mov	sp, r7
 800183a:	bc80      	pop	{r7}
 800183c:	4770      	bx	lr

0800183e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001842:	f000 f95f 	bl	8001b04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
	...

0800184c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001850:	4802      	ldr	r0, [pc, #8]	; (800185c <TIM2_IRQHandler+0x10>)
 8001852:	f001 f8bb 	bl	80029cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	200001c4 	.word	0x200001c4

08001860 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	bc80      	pop	{r7}
 800186a:	4770      	bx	lr

0800186c <updateTimerCycle>:
} TIMER_t;

TIMER_t timerList[N0_OF_TIMERS];
int TIMER_CYCLE = 10;

void updateTimerCycle(int prescaler, int period, int clk) { // Ensure tick every 10ms
 800186c:	b480      	push	{r7}
 800186e:	b085      	sub	sp, #20
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
	TIMER_CYCLE = ((prescaler + 1) * (period + 1) * 1000) / clk;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	3301      	adds	r3, #1
 800187c:	68ba      	ldr	r2, [r7, #8]
 800187e:	3201      	adds	r2, #1
 8001880:	fb02 f303 	mul.w	r3, r2, r3
 8001884:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001888:	fb02 f203 	mul.w	r2, r2, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001892:	4a03      	ldr	r2, [pc, #12]	; (80018a0 <updateTimerCycle+0x34>)
 8001894:	6013      	str	r3, [r2, #0]
}
 8001896:	bf00      	nop
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr
 80018a0:	20000154 	.word	0x20000154

080018a4 <setTimer>:

void setTimer(int id, int duration) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
	if (id >= N0_OF_TIMERS) return;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2b05      	cmp	r3, #5
 80018b2:	dc10      	bgt.n	80018d6 <setTimer+0x32>

	timerList[id].base_counter = duration / TIMER_CYCLE;
 80018b4:	4b0a      	ldr	r3, [pc, #40]	; (80018e0 <setTimer+0x3c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	683a      	ldr	r2, [r7, #0]
 80018ba:	fb92 f1f3 	sdiv	r1, r2, r3
 80018be:	4809      	ldr	r0, [pc, #36]	; (80018e4 <setTimer+0x40>)
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	4613      	mov	r3, r2
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	4413      	add	r3, r2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	4403      	add	r3, r0
 80018cc:	6019      	str	r1, [r3, #0]
	resetTimer(id);
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f000 f80a 	bl	80018e8 <resetTimer>
 80018d4:	e000      	b.n	80018d8 <setTimer+0x34>
	if (id >= N0_OF_TIMERS) return;
 80018d6:	bf00      	nop
}
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	20000154 	.word	0x20000154
 80018e4:	2000020c 	.word	0x2000020c

080018e8 <resetTimer>:

void resetTimer(int id) {
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
	if (id >= N0_OF_TIMERS) return;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b05      	cmp	r3, #5
 80018f4:	dc1b      	bgt.n	800192e <resetTimer+0x46>

	timerList[id].counter = timerList[id].base_counter;
 80018f6:	4910      	ldr	r1, [pc, #64]	; (8001938 <resetTimer+0x50>)
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	4613      	mov	r3, r2
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	4413      	add	r3, r2
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	440b      	add	r3, r1
 8001904:	6819      	ldr	r1, [r3, #0]
 8001906:	480c      	ldr	r0, [pc, #48]	; (8001938 <resetTimer+0x50>)
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	4613      	mov	r3, r2
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	4413      	add	r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	4403      	add	r3, r0
 8001914:	3304      	adds	r3, #4
 8001916:	6019      	str	r1, [r3, #0]
	timerList[id].flag = 0;
 8001918:	4907      	ldr	r1, [pc, #28]	; (8001938 <resetTimer+0x50>)
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	4613      	mov	r3, r2
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	4413      	add	r3, r2
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	440b      	add	r3, r1
 8001926:	3308      	adds	r3, #8
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	e000      	b.n	8001930 <resetTimer+0x48>
	if (id >= N0_OF_TIMERS) return;
 800192e:	bf00      	nop
}
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr
 8001938:	2000020c 	.word	0x2000020c

0800193c <checkTimerFlag>:

int checkTimerFlag(int id) {
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
	if (id >= N0_OF_TIMERS) return 0;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2b05      	cmp	r3, #5
 8001948:	dd01      	ble.n	800194e <checkTimerFlag+0x12>
 800194a:	2300      	movs	r3, #0
 800194c:	e00d      	b.n	800196a <checkTimerFlag+0x2e>

	return (timerList[id].flag == 1);
 800194e:	4909      	ldr	r1, [pc, #36]	; (8001974 <checkTimerFlag+0x38>)
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	4613      	mov	r3, r2
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	4413      	add	r3, r2
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	440b      	add	r3, r1
 800195c:	3308      	adds	r3, #8
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2b01      	cmp	r3, #1
 8001962:	bf0c      	ite	eq
 8001964:	2301      	moveq	r3, #1
 8001966:	2300      	movne	r3, #0
 8001968:	b2db      	uxtb	r3, r3
}
 800196a:	4618      	mov	r0, r3
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr
 8001974:	2000020c 	.word	0x2000020c

08001978 <timerRun>:

void timerRun() {
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
	for (int i = 0; i < N0_OF_TIMERS; ++i) {
 800197e:	2300      	movs	r3, #0
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	e035      	b.n	80019f0 <timerRun+0x78>
		if (timerList[i].counter > 0) {
 8001984:	491f      	ldr	r1, [pc, #124]	; (8001a04 <timerRun+0x8c>)
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	4613      	mov	r3, r2
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	4413      	add	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	440b      	add	r3, r1
 8001992:	3304      	adds	r3, #4
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2b00      	cmp	r3, #0
 8001998:	dd27      	ble.n	80019ea <timerRun+0x72>
			--timerList[i].counter;
 800199a:	491a      	ldr	r1, [pc, #104]	; (8001a04 <timerRun+0x8c>)
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	4613      	mov	r3, r2
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	4413      	add	r3, r2
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	440b      	add	r3, r1
 80019a8:	3304      	adds	r3, #4
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	1e59      	subs	r1, r3, #1
 80019ae:	4815      	ldr	r0, [pc, #84]	; (8001a04 <timerRun+0x8c>)
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	4613      	mov	r3, r2
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	4413      	add	r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4403      	add	r3, r0
 80019bc:	3304      	adds	r3, #4
 80019be:	6019      	str	r1, [r3, #0]
			if (timerList[i].counter == 0) timerList[i].flag = 1;
 80019c0:	4910      	ldr	r1, [pc, #64]	; (8001a04 <timerRun+0x8c>)
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	4613      	mov	r3, r2
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	4413      	add	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	440b      	add	r3, r1
 80019ce:	3304      	adds	r3, #4
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d109      	bne.n	80019ea <timerRun+0x72>
 80019d6:	490b      	ldr	r1, [pc, #44]	; (8001a04 <timerRun+0x8c>)
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	4613      	mov	r3, r2
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	4413      	add	r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	440b      	add	r3, r1
 80019e4:	3308      	adds	r3, #8
 80019e6:	2201      	movs	r2, #1
 80019e8:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < N0_OF_TIMERS; ++i) {
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	3301      	adds	r3, #1
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2b05      	cmp	r3, #5
 80019f4:	ddc6      	ble.n	8001984 <timerRun+0xc>
		}
	}
}
 80019f6:	bf00      	nop
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	2000020c 	.word	0x2000020c

08001a08 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a18:	d103      	bne.n	8001a22 <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading();
 8001a1a:	f7fe ffa1 	bl	8000960 <button_reading>
		timerRun();
 8001a1e:	f7ff ffab 	bl	8001978 <timerRun>
	}
}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
	...

08001a2c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a2c:	f7ff ff18 	bl	8001860 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a30:	480b      	ldr	r0, [pc, #44]	; (8001a60 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a32:	490c      	ldr	r1, [pc, #48]	; (8001a64 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a34:	4a0c      	ldr	r2, [pc, #48]	; (8001a68 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a38:	e002      	b.n	8001a40 <LoopCopyDataInit>

08001a3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a3e:	3304      	adds	r3, #4

08001a40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a44:	d3f9      	bcc.n	8001a3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a46:	4a09      	ldr	r2, [pc, #36]	; (8001a6c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a48:	4c09      	ldr	r4, [pc, #36]	; (8001a70 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a4c:	e001      	b.n	8001a52 <LoopFillZerobss>

08001a4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a50:	3204      	adds	r2, #4

08001a52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a54:	d3fb      	bcc.n	8001a4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a56:	f001 faf9 	bl	800304c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a5a:	f7ff fd2d 	bl	80014b8 <main>
  bx lr
 8001a5e:	4770      	bx	lr
  ldr r0, =_sdata
 8001a60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a64:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 8001a68:	080030e8 	.word	0x080030e8
  ldr r2, =_sbss
 8001a6c:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 8001a70:	20000258 	.word	0x20000258

08001a74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a74:	e7fe      	b.n	8001a74 <ADC1_2_IRQHandler>
	...

08001a78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a7c:	4b08      	ldr	r3, [pc, #32]	; (8001aa0 <HAL_Init+0x28>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a07      	ldr	r2, [pc, #28]	; (8001aa0 <HAL_Init+0x28>)
 8001a82:	f043 0310 	orr.w	r3, r3, #16
 8001a86:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a88:	2003      	movs	r0, #3
 8001a8a:	f000 f923 	bl	8001cd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a8e:	200f      	movs	r0, #15
 8001a90:	f000 f808 	bl	8001aa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a94:	f7ff fe5c 	bl	8001750 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40022000 	.word	0x40022000

08001aa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aac:	4b12      	ldr	r3, [pc, #72]	; (8001af8 <HAL_InitTick+0x54>)
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	4b12      	ldr	r3, [pc, #72]	; (8001afc <HAL_InitTick+0x58>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001aba:	fbb3 f3f1 	udiv	r3, r3, r1
 8001abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f000 f93b 	bl	8001d3e <HAL_SYSTICK_Config>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e00e      	b.n	8001af0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2b0f      	cmp	r3, #15
 8001ad6:	d80a      	bhi.n	8001aee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad8:	2200      	movs	r2, #0
 8001ada:	6879      	ldr	r1, [r7, #4]
 8001adc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae0:	f000 f903 	bl	8001cea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ae4:	4a06      	ldr	r2, [pc, #24]	; (8001b00 <HAL_InitTick+0x5c>)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001aea:	2300      	movs	r3, #0
 8001aec:	e000      	b.n	8001af0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	20000150 	.word	0x20000150
 8001afc:	2000015c 	.word	0x2000015c
 8001b00:	20000158 	.word	0x20000158

08001b04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b08:	4b05      	ldr	r3, [pc, #20]	; (8001b20 <HAL_IncTick+0x1c>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	4b05      	ldr	r3, [pc, #20]	; (8001b24 <HAL_IncTick+0x20>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4413      	add	r3, r2
 8001b14:	4a03      	ldr	r2, [pc, #12]	; (8001b24 <HAL_IncTick+0x20>)
 8001b16:	6013      	str	r3, [r2, #0]
}
 8001b18:	bf00      	nop
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bc80      	pop	{r7}
 8001b1e:	4770      	bx	lr
 8001b20:	2000015c 	.word	0x2000015c
 8001b24:	20000254 	.word	0x20000254

08001b28 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b2c:	4b02      	ldr	r3, [pc, #8]	; (8001b38 <HAL_GetTick+0x10>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr
 8001b38:	20000254 	.word	0x20000254

08001b3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f003 0307 	and.w	r3, r3, #7
 8001b4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	; (8001b80 <__NVIC_SetPriorityGrouping+0x44>)
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b52:	68ba      	ldr	r2, [r7, #8]
 8001b54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b58:	4013      	ands	r3, r2
 8001b5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b6e:	4a04      	ldr	r2, [pc, #16]	; (8001b80 <__NVIC_SetPriorityGrouping+0x44>)
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	60d3      	str	r3, [r2, #12]
}
 8001b74:	bf00      	nop
 8001b76:	3714      	adds	r7, #20
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bc80      	pop	{r7}
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	e000ed00 	.word	0xe000ed00

08001b84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b88:	4b04      	ldr	r3, [pc, #16]	; (8001b9c <__NVIC_GetPriorityGrouping+0x18>)
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	0a1b      	lsrs	r3, r3, #8
 8001b8e:	f003 0307 	and.w	r3, r3, #7
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bc80      	pop	{r7}
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	e000ed00 	.word	0xe000ed00

08001ba0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	db0b      	blt.n	8001bca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	f003 021f 	and.w	r2, r3, #31
 8001bb8:	4906      	ldr	r1, [pc, #24]	; (8001bd4 <__NVIC_EnableIRQ+0x34>)
 8001bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bbe:	095b      	lsrs	r3, r3, #5
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	fa00 f202 	lsl.w	r2, r0, r2
 8001bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr
 8001bd4:	e000e100 	.word	0xe000e100

08001bd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	6039      	str	r1, [r7, #0]
 8001be2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001be4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	db0a      	blt.n	8001c02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	b2da      	uxtb	r2, r3
 8001bf0:	490c      	ldr	r1, [pc, #48]	; (8001c24 <__NVIC_SetPriority+0x4c>)
 8001bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf6:	0112      	lsls	r2, r2, #4
 8001bf8:	b2d2      	uxtb	r2, r2
 8001bfa:	440b      	add	r3, r1
 8001bfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c00:	e00a      	b.n	8001c18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	4908      	ldr	r1, [pc, #32]	; (8001c28 <__NVIC_SetPriority+0x50>)
 8001c08:	79fb      	ldrb	r3, [r7, #7]
 8001c0a:	f003 030f 	and.w	r3, r3, #15
 8001c0e:	3b04      	subs	r3, #4
 8001c10:	0112      	lsls	r2, r2, #4
 8001c12:	b2d2      	uxtb	r2, r2
 8001c14:	440b      	add	r3, r1
 8001c16:	761a      	strb	r2, [r3, #24]
}
 8001c18:	bf00      	nop
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bc80      	pop	{r7}
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	e000e100 	.word	0xe000e100
 8001c28:	e000ed00 	.word	0xe000ed00

08001c2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b089      	sub	sp, #36	; 0x24
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f003 0307 	and.w	r3, r3, #7
 8001c3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	f1c3 0307 	rsb	r3, r3, #7
 8001c46:	2b04      	cmp	r3, #4
 8001c48:	bf28      	it	cs
 8001c4a:	2304      	movcs	r3, #4
 8001c4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	3304      	adds	r3, #4
 8001c52:	2b06      	cmp	r3, #6
 8001c54:	d902      	bls.n	8001c5c <NVIC_EncodePriority+0x30>
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	3b03      	subs	r3, #3
 8001c5a:	e000      	b.n	8001c5e <NVIC_EncodePriority+0x32>
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c60:	f04f 32ff 	mov.w	r2, #4294967295
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	43da      	mvns	r2, r3
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	401a      	ands	r2, r3
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c74:	f04f 31ff 	mov.w	r1, #4294967295
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7e:	43d9      	mvns	r1, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c84:	4313      	orrs	r3, r2
         );
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3724      	adds	r7, #36	; 0x24
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr

08001c90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ca0:	d301      	bcc.n	8001ca6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e00f      	b.n	8001cc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ca6:	4a0a      	ldr	r2, [pc, #40]	; (8001cd0 <SysTick_Config+0x40>)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3b01      	subs	r3, #1
 8001cac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cae:	210f      	movs	r1, #15
 8001cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb4:	f7ff ff90 	bl	8001bd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cb8:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <SysTick_Config+0x40>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cbe:	4b04      	ldr	r3, [pc, #16]	; (8001cd0 <SysTick_Config+0x40>)
 8001cc0:	2207      	movs	r2, #7
 8001cc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	e000e010 	.word	0xe000e010

08001cd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f7ff ff2d 	bl	8001b3c <__NVIC_SetPriorityGrouping>
}
 8001ce2:	bf00      	nop
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b086      	sub	sp, #24
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	60b9      	str	r1, [r7, #8]
 8001cf4:	607a      	str	r2, [r7, #4]
 8001cf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cfc:	f7ff ff42 	bl	8001b84 <__NVIC_GetPriorityGrouping>
 8001d00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	68b9      	ldr	r1, [r7, #8]
 8001d06:	6978      	ldr	r0, [r7, #20]
 8001d08:	f7ff ff90 	bl	8001c2c <NVIC_EncodePriority>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d12:	4611      	mov	r1, r2
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7ff ff5f 	bl	8001bd8 <__NVIC_SetPriority>
}
 8001d1a:	bf00      	nop
 8001d1c:	3718      	adds	r7, #24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b082      	sub	sp, #8
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	4603      	mov	r3, r0
 8001d2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff ff35 	bl	8001ba0 <__NVIC_EnableIRQ>
}
 8001d36:	bf00      	nop
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f7ff ffa2 	bl	8001c90 <SysTick_Config>
 8001d4c:	4603      	mov	r3, r0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
	...

08001d58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b08b      	sub	sp, #44	; 0x2c
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d62:	2300      	movs	r3, #0
 8001d64:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d66:	2300      	movs	r3, #0
 8001d68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d6a:	e148      	b.n	8001ffe <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	69fa      	ldr	r2, [r7, #28]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	f040 8137 	bne.w	8001ff8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	4aa3      	ldr	r2, [pc, #652]	; (800201c <HAL_GPIO_Init+0x2c4>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d05e      	beq.n	8001e52 <HAL_GPIO_Init+0xfa>
 8001d94:	4aa1      	ldr	r2, [pc, #644]	; (800201c <HAL_GPIO_Init+0x2c4>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d875      	bhi.n	8001e86 <HAL_GPIO_Init+0x12e>
 8001d9a:	4aa1      	ldr	r2, [pc, #644]	; (8002020 <HAL_GPIO_Init+0x2c8>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d058      	beq.n	8001e52 <HAL_GPIO_Init+0xfa>
 8001da0:	4a9f      	ldr	r2, [pc, #636]	; (8002020 <HAL_GPIO_Init+0x2c8>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d86f      	bhi.n	8001e86 <HAL_GPIO_Init+0x12e>
 8001da6:	4a9f      	ldr	r2, [pc, #636]	; (8002024 <HAL_GPIO_Init+0x2cc>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d052      	beq.n	8001e52 <HAL_GPIO_Init+0xfa>
 8001dac:	4a9d      	ldr	r2, [pc, #628]	; (8002024 <HAL_GPIO_Init+0x2cc>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d869      	bhi.n	8001e86 <HAL_GPIO_Init+0x12e>
 8001db2:	4a9d      	ldr	r2, [pc, #628]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d04c      	beq.n	8001e52 <HAL_GPIO_Init+0xfa>
 8001db8:	4a9b      	ldr	r2, [pc, #620]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d863      	bhi.n	8001e86 <HAL_GPIO_Init+0x12e>
 8001dbe:	4a9b      	ldr	r2, [pc, #620]	; (800202c <HAL_GPIO_Init+0x2d4>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d046      	beq.n	8001e52 <HAL_GPIO_Init+0xfa>
 8001dc4:	4a99      	ldr	r2, [pc, #612]	; (800202c <HAL_GPIO_Init+0x2d4>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d85d      	bhi.n	8001e86 <HAL_GPIO_Init+0x12e>
 8001dca:	2b12      	cmp	r3, #18
 8001dcc:	d82a      	bhi.n	8001e24 <HAL_GPIO_Init+0xcc>
 8001dce:	2b12      	cmp	r3, #18
 8001dd0:	d859      	bhi.n	8001e86 <HAL_GPIO_Init+0x12e>
 8001dd2:	a201      	add	r2, pc, #4	; (adr r2, 8001dd8 <HAL_GPIO_Init+0x80>)
 8001dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd8:	08001e53 	.word	0x08001e53
 8001ddc:	08001e2d 	.word	0x08001e2d
 8001de0:	08001e3f 	.word	0x08001e3f
 8001de4:	08001e81 	.word	0x08001e81
 8001de8:	08001e87 	.word	0x08001e87
 8001dec:	08001e87 	.word	0x08001e87
 8001df0:	08001e87 	.word	0x08001e87
 8001df4:	08001e87 	.word	0x08001e87
 8001df8:	08001e87 	.word	0x08001e87
 8001dfc:	08001e87 	.word	0x08001e87
 8001e00:	08001e87 	.word	0x08001e87
 8001e04:	08001e87 	.word	0x08001e87
 8001e08:	08001e87 	.word	0x08001e87
 8001e0c:	08001e87 	.word	0x08001e87
 8001e10:	08001e87 	.word	0x08001e87
 8001e14:	08001e87 	.word	0x08001e87
 8001e18:	08001e87 	.word	0x08001e87
 8001e1c:	08001e35 	.word	0x08001e35
 8001e20:	08001e49 	.word	0x08001e49
 8001e24:	4a82      	ldr	r2, [pc, #520]	; (8002030 <HAL_GPIO_Init+0x2d8>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d013      	beq.n	8001e52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e2a:	e02c      	b.n	8001e86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	623b      	str	r3, [r7, #32]
          break;
 8001e32:	e029      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	3304      	adds	r3, #4
 8001e3a:	623b      	str	r3, [r7, #32]
          break;
 8001e3c:	e024      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	3308      	adds	r3, #8
 8001e44:	623b      	str	r3, [r7, #32]
          break;
 8001e46:	e01f      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	330c      	adds	r3, #12
 8001e4e:	623b      	str	r3, [r7, #32]
          break;
 8001e50:	e01a      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d102      	bne.n	8001e60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e5a:	2304      	movs	r3, #4
 8001e5c:	623b      	str	r3, [r7, #32]
          break;
 8001e5e:	e013      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d105      	bne.n	8001e74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e68:	2308      	movs	r3, #8
 8001e6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	69fa      	ldr	r2, [r7, #28]
 8001e70:	611a      	str	r2, [r3, #16]
          break;
 8001e72:	e009      	b.n	8001e88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e74:	2308      	movs	r3, #8
 8001e76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	69fa      	ldr	r2, [r7, #28]
 8001e7c:	615a      	str	r2, [r3, #20]
          break;
 8001e7e:	e003      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e80:	2300      	movs	r3, #0
 8001e82:	623b      	str	r3, [r7, #32]
          break;
 8001e84:	e000      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          break;
 8001e86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	2bff      	cmp	r3, #255	; 0xff
 8001e8c:	d801      	bhi.n	8001e92 <HAL_GPIO_Init+0x13a>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	e001      	b.n	8001e96 <HAL_GPIO_Init+0x13e>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	3304      	adds	r3, #4
 8001e96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e98:	69bb      	ldr	r3, [r7, #24]
 8001e9a:	2bff      	cmp	r3, #255	; 0xff
 8001e9c:	d802      	bhi.n	8001ea4 <HAL_GPIO_Init+0x14c>
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	e002      	b.n	8001eaa <HAL_GPIO_Init+0x152>
 8001ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea6:	3b08      	subs	r3, #8
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	210f      	movs	r1, #15
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb8:	43db      	mvns	r3, r3
 8001eba:	401a      	ands	r2, r3
 8001ebc:	6a39      	ldr	r1, [r7, #32]
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec4:	431a      	orrs	r2, r3
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f000 8090 	beq.w	8001ff8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ed8:	4b56      	ldr	r3, [pc, #344]	; (8002034 <HAL_GPIO_Init+0x2dc>)
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	4a55      	ldr	r2, [pc, #340]	; (8002034 <HAL_GPIO_Init+0x2dc>)
 8001ede:	f043 0301 	orr.w	r3, r3, #1
 8001ee2:	6193      	str	r3, [r2, #24]
 8001ee4:	4b53      	ldr	r3, [pc, #332]	; (8002034 <HAL_GPIO_Init+0x2dc>)
 8001ee6:	699b      	ldr	r3, [r3, #24]
 8001ee8:	f003 0301 	and.w	r3, r3, #1
 8001eec:	60bb      	str	r3, [r7, #8]
 8001eee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ef0:	4a51      	ldr	r2, [pc, #324]	; (8002038 <HAL_GPIO_Init+0x2e0>)
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef4:	089b      	lsrs	r3, r3, #2
 8001ef6:	3302      	adds	r3, #2
 8001ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001efc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f00:	f003 0303 	and.w	r3, r3, #3
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	220f      	movs	r2, #15
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	4013      	ands	r3, r2
 8001f12:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a49      	ldr	r2, [pc, #292]	; (800203c <HAL_GPIO_Init+0x2e4>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d00d      	beq.n	8001f38 <HAL_GPIO_Init+0x1e0>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a48      	ldr	r2, [pc, #288]	; (8002040 <HAL_GPIO_Init+0x2e8>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d007      	beq.n	8001f34 <HAL_GPIO_Init+0x1dc>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a47      	ldr	r2, [pc, #284]	; (8002044 <HAL_GPIO_Init+0x2ec>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d101      	bne.n	8001f30 <HAL_GPIO_Init+0x1d8>
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	e004      	b.n	8001f3a <HAL_GPIO_Init+0x1e2>
 8001f30:	2303      	movs	r3, #3
 8001f32:	e002      	b.n	8001f3a <HAL_GPIO_Init+0x1e2>
 8001f34:	2301      	movs	r3, #1
 8001f36:	e000      	b.n	8001f3a <HAL_GPIO_Init+0x1e2>
 8001f38:	2300      	movs	r3, #0
 8001f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f3c:	f002 0203 	and.w	r2, r2, #3
 8001f40:	0092      	lsls	r2, r2, #2
 8001f42:	4093      	lsls	r3, r2
 8001f44:	68fa      	ldr	r2, [r7, #12]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f4a:	493b      	ldr	r1, [pc, #236]	; (8002038 <HAL_GPIO_Init+0x2e0>)
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4e:	089b      	lsrs	r3, r3, #2
 8001f50:	3302      	adds	r3, #2
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d006      	beq.n	8001f72 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f64:	4b38      	ldr	r3, [pc, #224]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001f66:	689a      	ldr	r2, [r3, #8]
 8001f68:	4937      	ldr	r1, [pc, #220]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	608b      	str	r3, [r1, #8]
 8001f70:	e006      	b.n	8001f80 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f72:	4b35      	ldr	r3, [pc, #212]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001f74:	689a      	ldr	r2, [r3, #8]
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	4933      	ldr	r1, [pc, #204]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d006      	beq.n	8001f9a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f8c:	4b2e      	ldr	r3, [pc, #184]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001f8e:	68da      	ldr	r2, [r3, #12]
 8001f90:	492d      	ldr	r1, [pc, #180]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	60cb      	str	r3, [r1, #12]
 8001f98:	e006      	b.n	8001fa8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f9a:	4b2b      	ldr	r3, [pc, #172]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	4929      	ldr	r1, [pc, #164]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d006      	beq.n	8001fc2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fb4:	4b24      	ldr	r3, [pc, #144]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001fb6:	685a      	ldr	r2, [r3, #4]
 8001fb8:	4923      	ldr	r1, [pc, #140]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	604b      	str	r3, [r1, #4]
 8001fc0:	e006      	b.n	8001fd0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fc2:	4b21      	ldr	r3, [pc, #132]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	43db      	mvns	r3, r3
 8001fca:	491f      	ldr	r1, [pc, #124]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001fcc:	4013      	ands	r3, r2
 8001fce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d006      	beq.n	8001fea <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fdc:	4b1a      	ldr	r3, [pc, #104]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	4919      	ldr	r1, [pc, #100]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	600b      	str	r3, [r1, #0]
 8001fe8:	e006      	b.n	8001ff8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fea:	4b17      	ldr	r3, [pc, #92]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	4915      	ldr	r1, [pc, #84]	; (8002048 <HAL_GPIO_Init+0x2f0>)
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002004:	fa22 f303 	lsr.w	r3, r2, r3
 8002008:	2b00      	cmp	r3, #0
 800200a:	f47f aeaf 	bne.w	8001d6c <HAL_GPIO_Init+0x14>
  }
}
 800200e:	bf00      	nop
 8002010:	bf00      	nop
 8002012:	372c      	adds	r7, #44	; 0x2c
 8002014:	46bd      	mov	sp, r7
 8002016:	bc80      	pop	{r7}
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	10320000 	.word	0x10320000
 8002020:	10310000 	.word	0x10310000
 8002024:	10220000 	.word	0x10220000
 8002028:	10210000 	.word	0x10210000
 800202c:	10120000 	.word	0x10120000
 8002030:	10110000 	.word	0x10110000
 8002034:	40021000 	.word	0x40021000
 8002038:	40010000 	.word	0x40010000
 800203c:	40010800 	.word	0x40010800
 8002040:	40010c00 	.word	0x40010c00
 8002044:	40011000 	.word	0x40011000
 8002048:	40010400 	.word	0x40010400

0800204c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689a      	ldr	r2, [r3, #8]
 800205c:	887b      	ldrh	r3, [r7, #2]
 800205e:	4013      	ands	r3, r2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d002      	beq.n	800206a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002064:	2301      	movs	r3, #1
 8002066:	73fb      	strb	r3, [r7, #15]
 8002068:	e001      	b.n	800206e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800206a:	2300      	movs	r3, #0
 800206c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800206e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002070:	4618      	mov	r0, r3
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	bc80      	pop	{r7}
 8002078:	4770      	bx	lr

0800207a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800207a:	b480      	push	{r7}
 800207c:	b083      	sub	sp, #12
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
 8002082:	460b      	mov	r3, r1
 8002084:	807b      	strh	r3, [r7, #2]
 8002086:	4613      	mov	r3, r2
 8002088:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800208a:	787b      	ldrb	r3, [r7, #1]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d003      	beq.n	8002098 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002090:	887a      	ldrh	r2, [r7, #2]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002096:	e003      	b.n	80020a0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002098:	887b      	ldrh	r3, [r7, #2]
 800209a:	041a      	lsls	r2, r3, #16
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	611a      	str	r2, [r3, #16]
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr

080020aa <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b085      	sub	sp, #20
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
 80020b2:	460b      	mov	r3, r1
 80020b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020bc:	887a      	ldrh	r2, [r7, #2]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	4013      	ands	r3, r2
 80020c2:	041a      	lsls	r2, r3, #16
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	43d9      	mvns	r1, r3
 80020c8:	887b      	ldrh	r3, [r7, #2]
 80020ca:	400b      	ands	r3, r1
 80020cc:	431a      	orrs	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	611a      	str	r2, [r3, #16]
}
 80020d2:	bf00      	nop
 80020d4:	3714      	adds	r7, #20
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr

080020dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b086      	sub	sp, #24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e26c      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f000 8087 	beq.w	800220a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020fc:	4b92      	ldr	r3, [pc, #584]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f003 030c 	and.w	r3, r3, #12
 8002104:	2b04      	cmp	r3, #4
 8002106:	d00c      	beq.n	8002122 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002108:	4b8f      	ldr	r3, [pc, #572]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f003 030c 	and.w	r3, r3, #12
 8002110:	2b08      	cmp	r3, #8
 8002112:	d112      	bne.n	800213a <HAL_RCC_OscConfig+0x5e>
 8002114:	4b8c      	ldr	r3, [pc, #560]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800211c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002120:	d10b      	bne.n	800213a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002122:	4b89      	ldr	r3, [pc, #548]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d06c      	beq.n	8002208 <HAL_RCC_OscConfig+0x12c>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d168      	bne.n	8002208 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e246      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002142:	d106      	bne.n	8002152 <HAL_RCC_OscConfig+0x76>
 8002144:	4b80      	ldr	r3, [pc, #512]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a7f      	ldr	r2, [pc, #508]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 800214a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800214e:	6013      	str	r3, [r2, #0]
 8002150:	e02e      	b.n	80021b0 <HAL_RCC_OscConfig+0xd4>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d10c      	bne.n	8002174 <HAL_RCC_OscConfig+0x98>
 800215a:	4b7b      	ldr	r3, [pc, #492]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a7a      	ldr	r2, [pc, #488]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002160:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002164:	6013      	str	r3, [r2, #0]
 8002166:	4b78      	ldr	r3, [pc, #480]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a77      	ldr	r2, [pc, #476]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 800216c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002170:	6013      	str	r3, [r2, #0]
 8002172:	e01d      	b.n	80021b0 <HAL_RCC_OscConfig+0xd4>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800217c:	d10c      	bne.n	8002198 <HAL_RCC_OscConfig+0xbc>
 800217e:	4b72      	ldr	r3, [pc, #456]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a71      	ldr	r2, [pc, #452]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002184:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002188:	6013      	str	r3, [r2, #0]
 800218a:	4b6f      	ldr	r3, [pc, #444]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a6e      	ldr	r2, [pc, #440]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002190:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002194:	6013      	str	r3, [r2, #0]
 8002196:	e00b      	b.n	80021b0 <HAL_RCC_OscConfig+0xd4>
 8002198:	4b6b      	ldr	r3, [pc, #428]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a6a      	ldr	r2, [pc, #424]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 800219e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021a2:	6013      	str	r3, [r2, #0]
 80021a4:	4b68      	ldr	r3, [pc, #416]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a67      	ldr	r2, [pc, #412]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 80021aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021ae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d013      	beq.n	80021e0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b8:	f7ff fcb6 	bl	8001b28 <HAL_GetTick>
 80021bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021be:	e008      	b.n	80021d2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021c0:	f7ff fcb2 	bl	8001b28 <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b64      	cmp	r3, #100	; 0x64
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e1fa      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021d2:	4b5d      	ldr	r3, [pc, #372]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d0f0      	beq.n	80021c0 <HAL_RCC_OscConfig+0xe4>
 80021de:	e014      	b.n	800220a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e0:	f7ff fca2 	bl	8001b28 <HAL_GetTick>
 80021e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021e6:	e008      	b.n	80021fa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021e8:	f7ff fc9e 	bl	8001b28 <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	2b64      	cmp	r3, #100	; 0x64
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e1e6      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021fa:	4b53      	ldr	r3, [pc, #332]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d1f0      	bne.n	80021e8 <HAL_RCC_OscConfig+0x10c>
 8002206:	e000      	b.n	800220a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002208:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	2b00      	cmp	r3, #0
 8002214:	d063      	beq.n	80022de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002216:	4b4c      	ldr	r3, [pc, #304]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f003 030c 	and.w	r3, r3, #12
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00b      	beq.n	800223a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002222:	4b49      	ldr	r3, [pc, #292]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f003 030c 	and.w	r3, r3, #12
 800222a:	2b08      	cmp	r3, #8
 800222c:	d11c      	bne.n	8002268 <HAL_RCC_OscConfig+0x18c>
 800222e:	4b46      	ldr	r3, [pc, #280]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d116      	bne.n	8002268 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800223a:	4b43      	ldr	r3, [pc, #268]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0302 	and.w	r3, r3, #2
 8002242:	2b00      	cmp	r3, #0
 8002244:	d005      	beq.n	8002252 <HAL_RCC_OscConfig+0x176>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	691b      	ldr	r3, [r3, #16]
 800224a:	2b01      	cmp	r3, #1
 800224c:	d001      	beq.n	8002252 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e1ba      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002252:	4b3d      	ldr	r3, [pc, #244]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	4939      	ldr	r1, [pc, #228]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002262:	4313      	orrs	r3, r2
 8002264:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002266:	e03a      	b.n	80022de <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	691b      	ldr	r3, [r3, #16]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d020      	beq.n	80022b2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002270:	4b36      	ldr	r3, [pc, #216]	; (800234c <HAL_RCC_OscConfig+0x270>)
 8002272:	2201      	movs	r2, #1
 8002274:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002276:	f7ff fc57 	bl	8001b28 <HAL_GetTick>
 800227a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800227c:	e008      	b.n	8002290 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800227e:	f7ff fc53 	bl	8001b28 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d901      	bls.n	8002290 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e19b      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002290:	4b2d      	ldr	r3, [pc, #180]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0302 	and.w	r3, r3, #2
 8002298:	2b00      	cmp	r3, #0
 800229a:	d0f0      	beq.n	800227e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800229c:	4b2a      	ldr	r3, [pc, #168]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	695b      	ldr	r3, [r3, #20]
 80022a8:	00db      	lsls	r3, r3, #3
 80022aa:	4927      	ldr	r1, [pc, #156]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 80022ac:	4313      	orrs	r3, r2
 80022ae:	600b      	str	r3, [r1, #0]
 80022b0:	e015      	b.n	80022de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022b2:	4b26      	ldr	r3, [pc, #152]	; (800234c <HAL_RCC_OscConfig+0x270>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b8:	f7ff fc36 	bl	8001b28 <HAL_GetTick>
 80022bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022be:	e008      	b.n	80022d2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022c0:	f7ff fc32 	bl	8001b28 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e17a      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022d2:	4b1d      	ldr	r3, [pc, #116]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1f0      	bne.n	80022c0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0308 	and.w	r3, r3, #8
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d03a      	beq.n	8002360 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d019      	beq.n	8002326 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022f2:	4b17      	ldr	r3, [pc, #92]	; (8002350 <HAL_RCC_OscConfig+0x274>)
 80022f4:	2201      	movs	r2, #1
 80022f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022f8:	f7ff fc16 	bl	8001b28 <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022fe:	e008      	b.n	8002312 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002300:	f7ff fc12 	bl	8001b28 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	2b02      	cmp	r3, #2
 800230c:	d901      	bls.n	8002312 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e15a      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002312:	4b0d      	ldr	r3, [pc, #52]	; (8002348 <HAL_RCC_OscConfig+0x26c>)
 8002314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d0f0      	beq.n	8002300 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800231e:	2001      	movs	r0, #1
 8002320:	f000 fa9a 	bl	8002858 <RCC_Delay>
 8002324:	e01c      	b.n	8002360 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002326:	4b0a      	ldr	r3, [pc, #40]	; (8002350 <HAL_RCC_OscConfig+0x274>)
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800232c:	f7ff fbfc 	bl	8001b28 <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002332:	e00f      	b.n	8002354 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002334:	f7ff fbf8 	bl	8001b28 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b02      	cmp	r3, #2
 8002340:	d908      	bls.n	8002354 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e140      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
 8002346:	bf00      	nop
 8002348:	40021000 	.word	0x40021000
 800234c:	42420000 	.word	0x42420000
 8002350:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002354:	4b9e      	ldr	r3, [pc, #632]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002358:	f003 0302 	and.w	r3, r3, #2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1e9      	bne.n	8002334 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0304 	and.w	r3, r3, #4
 8002368:	2b00      	cmp	r3, #0
 800236a:	f000 80a6 	beq.w	80024ba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800236e:	2300      	movs	r3, #0
 8002370:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002372:	4b97      	ldr	r3, [pc, #604]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002374:	69db      	ldr	r3, [r3, #28]
 8002376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d10d      	bne.n	800239a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800237e:	4b94      	ldr	r3, [pc, #592]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002380:	69db      	ldr	r3, [r3, #28]
 8002382:	4a93      	ldr	r2, [pc, #588]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002384:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002388:	61d3      	str	r3, [r2, #28]
 800238a:	4b91      	ldr	r3, [pc, #580]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 800238c:	69db      	ldr	r3, [r3, #28]
 800238e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002392:	60bb      	str	r3, [r7, #8]
 8002394:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002396:	2301      	movs	r3, #1
 8002398:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800239a:	4b8e      	ldr	r3, [pc, #568]	; (80025d4 <HAL_RCC_OscConfig+0x4f8>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d118      	bne.n	80023d8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023a6:	4b8b      	ldr	r3, [pc, #556]	; (80025d4 <HAL_RCC_OscConfig+0x4f8>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a8a      	ldr	r2, [pc, #552]	; (80025d4 <HAL_RCC_OscConfig+0x4f8>)
 80023ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023b2:	f7ff fbb9 	bl	8001b28 <HAL_GetTick>
 80023b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023b8:	e008      	b.n	80023cc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023ba:	f7ff fbb5 	bl	8001b28 <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b64      	cmp	r3, #100	; 0x64
 80023c6:	d901      	bls.n	80023cc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e0fd      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023cc:	4b81      	ldr	r3, [pc, #516]	; (80025d4 <HAL_RCC_OscConfig+0x4f8>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d0f0      	beq.n	80023ba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d106      	bne.n	80023ee <HAL_RCC_OscConfig+0x312>
 80023e0:	4b7b      	ldr	r3, [pc, #492]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 80023e2:	6a1b      	ldr	r3, [r3, #32]
 80023e4:	4a7a      	ldr	r2, [pc, #488]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 80023e6:	f043 0301 	orr.w	r3, r3, #1
 80023ea:	6213      	str	r3, [r2, #32]
 80023ec:	e02d      	b.n	800244a <HAL_RCC_OscConfig+0x36e>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d10c      	bne.n	8002410 <HAL_RCC_OscConfig+0x334>
 80023f6:	4b76      	ldr	r3, [pc, #472]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 80023f8:	6a1b      	ldr	r3, [r3, #32]
 80023fa:	4a75      	ldr	r2, [pc, #468]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 80023fc:	f023 0301 	bic.w	r3, r3, #1
 8002400:	6213      	str	r3, [r2, #32]
 8002402:	4b73      	ldr	r3, [pc, #460]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002404:	6a1b      	ldr	r3, [r3, #32]
 8002406:	4a72      	ldr	r2, [pc, #456]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002408:	f023 0304 	bic.w	r3, r3, #4
 800240c:	6213      	str	r3, [r2, #32]
 800240e:	e01c      	b.n	800244a <HAL_RCC_OscConfig+0x36e>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	2b05      	cmp	r3, #5
 8002416:	d10c      	bne.n	8002432 <HAL_RCC_OscConfig+0x356>
 8002418:	4b6d      	ldr	r3, [pc, #436]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 800241a:	6a1b      	ldr	r3, [r3, #32]
 800241c:	4a6c      	ldr	r2, [pc, #432]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 800241e:	f043 0304 	orr.w	r3, r3, #4
 8002422:	6213      	str	r3, [r2, #32]
 8002424:	4b6a      	ldr	r3, [pc, #424]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002426:	6a1b      	ldr	r3, [r3, #32]
 8002428:	4a69      	ldr	r2, [pc, #420]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 800242a:	f043 0301 	orr.w	r3, r3, #1
 800242e:	6213      	str	r3, [r2, #32]
 8002430:	e00b      	b.n	800244a <HAL_RCC_OscConfig+0x36e>
 8002432:	4b67      	ldr	r3, [pc, #412]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	4a66      	ldr	r2, [pc, #408]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002438:	f023 0301 	bic.w	r3, r3, #1
 800243c:	6213      	str	r3, [r2, #32]
 800243e:	4b64      	ldr	r3, [pc, #400]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	4a63      	ldr	r2, [pc, #396]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002444:	f023 0304 	bic.w	r3, r3, #4
 8002448:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d015      	beq.n	800247e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002452:	f7ff fb69 	bl	8001b28 <HAL_GetTick>
 8002456:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002458:	e00a      	b.n	8002470 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800245a:	f7ff fb65 	bl	8001b28 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	f241 3288 	movw	r2, #5000	; 0x1388
 8002468:	4293      	cmp	r3, r2
 800246a:	d901      	bls.n	8002470 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e0ab      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002470:	4b57      	ldr	r3, [pc, #348]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	f003 0302 	and.w	r3, r3, #2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d0ee      	beq.n	800245a <HAL_RCC_OscConfig+0x37e>
 800247c:	e014      	b.n	80024a8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800247e:	f7ff fb53 	bl	8001b28 <HAL_GetTick>
 8002482:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002484:	e00a      	b.n	800249c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002486:	f7ff fb4f 	bl	8001b28 <HAL_GetTick>
 800248a:	4602      	mov	r2, r0
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	f241 3288 	movw	r2, #5000	; 0x1388
 8002494:	4293      	cmp	r3, r2
 8002496:	d901      	bls.n	800249c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e095      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800249c:	4b4c      	ldr	r3, [pc, #304]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1ee      	bne.n	8002486 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80024a8:	7dfb      	ldrb	r3, [r7, #23]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d105      	bne.n	80024ba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024ae:	4b48      	ldr	r3, [pc, #288]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 80024b0:	69db      	ldr	r3, [r3, #28]
 80024b2:	4a47      	ldr	r2, [pc, #284]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 80024b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	69db      	ldr	r3, [r3, #28]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f000 8081 	beq.w	80025c6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024c4:	4b42      	ldr	r3, [pc, #264]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f003 030c 	and.w	r3, r3, #12
 80024cc:	2b08      	cmp	r3, #8
 80024ce:	d061      	beq.n	8002594 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	69db      	ldr	r3, [r3, #28]
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d146      	bne.n	8002566 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024d8:	4b3f      	ldr	r3, [pc, #252]	; (80025d8 <HAL_RCC_OscConfig+0x4fc>)
 80024da:	2200      	movs	r2, #0
 80024dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024de:	f7ff fb23 	bl	8001b28 <HAL_GetTick>
 80024e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024e4:	e008      	b.n	80024f8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024e6:	f7ff fb1f 	bl	8001b28 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d901      	bls.n	80024f8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e067      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024f8:	4b35      	ldr	r3, [pc, #212]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1f0      	bne.n	80024e6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800250c:	d108      	bne.n	8002520 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800250e:	4b30      	ldr	r3, [pc, #192]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	492d      	ldr	r1, [pc, #180]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 800251c:	4313      	orrs	r3, r2
 800251e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002520:	4b2b      	ldr	r3, [pc, #172]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a19      	ldr	r1, [r3, #32]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002530:	430b      	orrs	r3, r1
 8002532:	4927      	ldr	r1, [pc, #156]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002534:	4313      	orrs	r3, r2
 8002536:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002538:	4b27      	ldr	r3, [pc, #156]	; (80025d8 <HAL_RCC_OscConfig+0x4fc>)
 800253a:	2201      	movs	r2, #1
 800253c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253e:	f7ff faf3 	bl	8001b28 <HAL_GetTick>
 8002542:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002544:	e008      	b.n	8002558 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002546:	f7ff faef 	bl	8001b28 <HAL_GetTick>
 800254a:	4602      	mov	r2, r0
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	2b02      	cmp	r3, #2
 8002552:	d901      	bls.n	8002558 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e037      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002558:	4b1d      	ldr	r3, [pc, #116]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d0f0      	beq.n	8002546 <HAL_RCC_OscConfig+0x46a>
 8002564:	e02f      	b.n	80025c6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002566:	4b1c      	ldr	r3, [pc, #112]	; (80025d8 <HAL_RCC_OscConfig+0x4fc>)
 8002568:	2200      	movs	r2, #0
 800256a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800256c:	f7ff fadc 	bl	8001b28 <HAL_GetTick>
 8002570:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002572:	e008      	b.n	8002586 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002574:	f7ff fad8 	bl	8001b28 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d901      	bls.n	8002586 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e020      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002586:	4b12      	ldr	r3, [pc, #72]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d1f0      	bne.n	8002574 <HAL_RCC_OscConfig+0x498>
 8002592:	e018      	b.n	80025c6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	69db      	ldr	r3, [r3, #28]
 8002598:	2b01      	cmp	r3, #1
 800259a:	d101      	bne.n	80025a0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e013      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80025a0:	4b0b      	ldr	r3, [pc, #44]	; (80025d0 <HAL_RCC_OscConfig+0x4f4>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a1b      	ldr	r3, [r3, #32]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d106      	bne.n	80025c2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025be:	429a      	cmp	r2, r3
 80025c0:	d001      	beq.n	80025c6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e000      	b.n	80025c8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80025c6:	2300      	movs	r3, #0
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3718      	adds	r7, #24
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	40021000 	.word	0x40021000
 80025d4:	40007000 	.word	0x40007000
 80025d8:	42420060 	.word	0x42420060

080025dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e0d0      	b.n	8002792 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025f0:	4b6a      	ldr	r3, [pc, #424]	; (800279c <HAL_RCC_ClockConfig+0x1c0>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	683a      	ldr	r2, [r7, #0]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d910      	bls.n	8002620 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025fe:	4b67      	ldr	r3, [pc, #412]	; (800279c <HAL_RCC_ClockConfig+0x1c0>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f023 0207 	bic.w	r2, r3, #7
 8002606:	4965      	ldr	r1, [pc, #404]	; (800279c <HAL_RCC_ClockConfig+0x1c0>)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	4313      	orrs	r3, r2
 800260c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800260e:	4b63      	ldr	r3, [pc, #396]	; (800279c <HAL_RCC_ClockConfig+0x1c0>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	683a      	ldr	r2, [r7, #0]
 8002618:	429a      	cmp	r2, r3
 800261a:	d001      	beq.n	8002620 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e0b8      	b.n	8002792 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d020      	beq.n	800266e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	2b00      	cmp	r3, #0
 8002636:	d005      	beq.n	8002644 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002638:	4b59      	ldr	r3, [pc, #356]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	4a58      	ldr	r2, [pc, #352]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 800263e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002642:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0308 	and.w	r3, r3, #8
 800264c:	2b00      	cmp	r3, #0
 800264e:	d005      	beq.n	800265c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002650:	4b53      	ldr	r3, [pc, #332]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	4a52      	ldr	r2, [pc, #328]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002656:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800265a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800265c:	4b50      	ldr	r3, [pc, #320]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	494d      	ldr	r1, [pc, #308]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 800266a:	4313      	orrs	r3, r2
 800266c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	2b00      	cmp	r3, #0
 8002678:	d040      	beq.n	80026fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b01      	cmp	r3, #1
 8002680:	d107      	bne.n	8002692 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002682:	4b47      	ldr	r3, [pc, #284]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d115      	bne.n	80026ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e07f      	b.n	8002792 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b02      	cmp	r3, #2
 8002698:	d107      	bne.n	80026aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800269a:	4b41      	ldr	r3, [pc, #260]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d109      	bne.n	80026ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e073      	b.n	8002792 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026aa:	4b3d      	ldr	r3, [pc, #244]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d101      	bne.n	80026ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e06b      	b.n	8002792 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026ba:	4b39      	ldr	r3, [pc, #228]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f023 0203 	bic.w	r2, r3, #3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	4936      	ldr	r1, [pc, #216]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 80026c8:	4313      	orrs	r3, r2
 80026ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026cc:	f7ff fa2c 	bl	8001b28 <HAL_GetTick>
 80026d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026d2:	e00a      	b.n	80026ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026d4:	f7ff fa28 	bl	8001b28 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	f241 3288 	movw	r2, #5000	; 0x1388
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e053      	b.n	8002792 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ea:	4b2d      	ldr	r3, [pc, #180]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f003 020c 	and.w	r2, r3, #12
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d1eb      	bne.n	80026d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026fc:	4b27      	ldr	r3, [pc, #156]	; (800279c <HAL_RCC_ClockConfig+0x1c0>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0307 	and.w	r3, r3, #7
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	429a      	cmp	r2, r3
 8002708:	d210      	bcs.n	800272c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800270a:	4b24      	ldr	r3, [pc, #144]	; (800279c <HAL_RCC_ClockConfig+0x1c0>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f023 0207 	bic.w	r2, r3, #7
 8002712:	4922      	ldr	r1, [pc, #136]	; (800279c <HAL_RCC_ClockConfig+0x1c0>)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	4313      	orrs	r3, r2
 8002718:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800271a:	4b20      	ldr	r3, [pc, #128]	; (800279c <HAL_RCC_ClockConfig+0x1c0>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	683a      	ldr	r2, [r7, #0]
 8002724:	429a      	cmp	r2, r3
 8002726:	d001      	beq.n	800272c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e032      	b.n	8002792 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0304 	and.w	r3, r3, #4
 8002734:	2b00      	cmp	r3, #0
 8002736:	d008      	beq.n	800274a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002738:	4b19      	ldr	r3, [pc, #100]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	4916      	ldr	r1, [pc, #88]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002746:	4313      	orrs	r3, r2
 8002748:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0308 	and.w	r3, r3, #8
 8002752:	2b00      	cmp	r3, #0
 8002754:	d009      	beq.n	800276a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002756:	4b12      	ldr	r3, [pc, #72]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	490e      	ldr	r1, [pc, #56]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002766:	4313      	orrs	r3, r2
 8002768:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800276a:	f000 f821 	bl	80027b0 <HAL_RCC_GetSysClockFreq>
 800276e:	4602      	mov	r2, r0
 8002770:	4b0b      	ldr	r3, [pc, #44]	; (80027a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	091b      	lsrs	r3, r3, #4
 8002776:	f003 030f 	and.w	r3, r3, #15
 800277a:	490a      	ldr	r1, [pc, #40]	; (80027a4 <HAL_RCC_ClockConfig+0x1c8>)
 800277c:	5ccb      	ldrb	r3, [r1, r3]
 800277e:	fa22 f303 	lsr.w	r3, r2, r3
 8002782:	4a09      	ldr	r2, [pc, #36]	; (80027a8 <HAL_RCC_ClockConfig+0x1cc>)
 8002784:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002786:	4b09      	ldr	r3, [pc, #36]	; (80027ac <HAL_RCC_ClockConfig+0x1d0>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff f98a 	bl	8001aa4 <HAL_InitTick>

  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	40022000 	.word	0x40022000
 80027a0:	40021000 	.word	0x40021000
 80027a4:	080030bc 	.word	0x080030bc
 80027a8:	20000150 	.word	0x20000150
 80027ac:	20000158 	.word	0x20000158

080027b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b087      	sub	sp, #28
 80027b4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027b6:	2300      	movs	r3, #0
 80027b8:	60fb      	str	r3, [r7, #12]
 80027ba:	2300      	movs	r3, #0
 80027bc:	60bb      	str	r3, [r7, #8]
 80027be:	2300      	movs	r3, #0
 80027c0:	617b      	str	r3, [r7, #20]
 80027c2:	2300      	movs	r3, #0
 80027c4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80027c6:	2300      	movs	r3, #0
 80027c8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80027ca:	4b1e      	ldr	r3, [pc, #120]	; (8002844 <HAL_RCC_GetSysClockFreq+0x94>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f003 030c 	and.w	r3, r3, #12
 80027d6:	2b04      	cmp	r3, #4
 80027d8:	d002      	beq.n	80027e0 <HAL_RCC_GetSysClockFreq+0x30>
 80027da:	2b08      	cmp	r3, #8
 80027dc:	d003      	beq.n	80027e6 <HAL_RCC_GetSysClockFreq+0x36>
 80027de:	e027      	b.n	8002830 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80027e0:	4b19      	ldr	r3, [pc, #100]	; (8002848 <HAL_RCC_GetSysClockFreq+0x98>)
 80027e2:	613b      	str	r3, [r7, #16]
      break;
 80027e4:	e027      	b.n	8002836 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	0c9b      	lsrs	r3, r3, #18
 80027ea:	f003 030f 	and.w	r3, r3, #15
 80027ee:	4a17      	ldr	r2, [pc, #92]	; (800284c <HAL_RCC_GetSysClockFreq+0x9c>)
 80027f0:	5cd3      	ldrb	r3, [r2, r3]
 80027f2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d010      	beq.n	8002820 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80027fe:	4b11      	ldr	r3, [pc, #68]	; (8002844 <HAL_RCC_GetSysClockFreq+0x94>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	0c5b      	lsrs	r3, r3, #17
 8002804:	f003 0301 	and.w	r3, r3, #1
 8002808:	4a11      	ldr	r2, [pc, #68]	; (8002850 <HAL_RCC_GetSysClockFreq+0xa0>)
 800280a:	5cd3      	ldrb	r3, [r2, r3]
 800280c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a0d      	ldr	r2, [pc, #52]	; (8002848 <HAL_RCC_GetSysClockFreq+0x98>)
 8002812:	fb02 f203 	mul.w	r2, r2, r3
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	fbb2 f3f3 	udiv	r3, r2, r3
 800281c:	617b      	str	r3, [r7, #20]
 800281e:	e004      	b.n	800282a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	4a0c      	ldr	r2, [pc, #48]	; (8002854 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002824:	fb02 f303 	mul.w	r3, r2, r3
 8002828:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	613b      	str	r3, [r7, #16]
      break;
 800282e:	e002      	b.n	8002836 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002830:	4b05      	ldr	r3, [pc, #20]	; (8002848 <HAL_RCC_GetSysClockFreq+0x98>)
 8002832:	613b      	str	r3, [r7, #16]
      break;
 8002834:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002836:	693b      	ldr	r3, [r7, #16]
}
 8002838:	4618      	mov	r0, r3
 800283a:	371c      	adds	r7, #28
 800283c:	46bd      	mov	sp, r7
 800283e:	bc80      	pop	{r7}
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	40021000 	.word	0x40021000
 8002848:	007a1200 	.word	0x007a1200
 800284c:	080030cc 	.word	0x080030cc
 8002850:	080030dc 	.word	0x080030dc
 8002854:	003d0900 	.word	0x003d0900

08002858 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002858:	b480      	push	{r7}
 800285a:	b085      	sub	sp, #20
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002860:	4b0a      	ldr	r3, [pc, #40]	; (800288c <RCC_Delay+0x34>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a0a      	ldr	r2, [pc, #40]	; (8002890 <RCC_Delay+0x38>)
 8002866:	fba2 2303 	umull	r2, r3, r2, r3
 800286a:	0a5b      	lsrs	r3, r3, #9
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	fb02 f303 	mul.w	r3, r2, r3
 8002872:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002874:	bf00      	nop
  }
  while (Delay --);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	1e5a      	subs	r2, r3, #1
 800287a:	60fa      	str	r2, [r7, #12]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1f9      	bne.n	8002874 <RCC_Delay+0x1c>
}
 8002880:	bf00      	nop
 8002882:	bf00      	nop
 8002884:	3714      	adds	r7, #20
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr
 800288c:	20000150 	.word	0x20000150
 8002890:	10624dd3 	.word	0x10624dd3

08002894 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d101      	bne.n	80028a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e041      	b.n	800292a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d106      	bne.n	80028c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f7fe ff7a 	bl	80017b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2202      	movs	r2, #2
 80028c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3304      	adds	r3, #4
 80028d0:	4619      	mov	r1, r3
 80028d2:	4610      	mov	r0, r2
 80028d4:	f000 fa56 	bl	8002d84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2201      	movs	r2, #1
 80028e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b01      	cmp	r3, #1
 8002946:	d001      	beq.n	800294c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e035      	b.n	80029b8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2202      	movs	r2, #2
 8002950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	68da      	ldr	r2, [r3, #12]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f042 0201 	orr.w	r2, r2, #1
 8002962:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a16      	ldr	r2, [pc, #88]	; (80029c4 <HAL_TIM_Base_Start_IT+0x90>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d009      	beq.n	8002982 <HAL_TIM_Base_Start_IT+0x4e>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002976:	d004      	beq.n	8002982 <HAL_TIM_Base_Start_IT+0x4e>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a12      	ldr	r2, [pc, #72]	; (80029c8 <HAL_TIM_Base_Start_IT+0x94>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d111      	bne.n	80029a6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2b06      	cmp	r3, #6
 8002992:	d010      	beq.n	80029b6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f042 0201 	orr.w	r2, r2, #1
 80029a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029a4:	e007      	b.n	80029b6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f042 0201 	orr.w	r2, r2, #1
 80029b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029b6:	2300      	movs	r3, #0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3714      	adds	r7, #20
 80029bc:	46bd      	mov	sp, r7
 80029be:	bc80      	pop	{r7}
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	40012c00 	.word	0x40012c00
 80029c8:	40000400 	.word	0x40000400

080029cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	691b      	ldr	r3, [r3, #16]
 80029e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d020      	beq.n	8002a30 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d01b      	beq.n	8002a30 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f06f 0202 	mvn.w	r2, #2
 8002a00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	f003 0303 	and.w	r3, r3, #3
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d003      	beq.n	8002a1e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f000 f998 	bl	8002d4c <HAL_TIM_IC_CaptureCallback>
 8002a1c:	e005      	b.n	8002a2a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f000 f98b 	bl	8002d3a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f000 f99a 	bl	8002d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	f003 0304 	and.w	r3, r3, #4
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d020      	beq.n	8002a7c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f003 0304 	and.w	r3, r3, #4
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d01b      	beq.n	8002a7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f06f 0204 	mvn.w	r2, #4
 8002a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2202      	movs	r2, #2
 8002a52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d003      	beq.n	8002a6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f000 f972 	bl	8002d4c <HAL_TIM_IC_CaptureCallback>
 8002a68:	e005      	b.n	8002a76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f000 f965 	bl	8002d3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f000 f974 	bl	8002d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	f003 0308 	and.w	r3, r3, #8
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d020      	beq.n	8002ac8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	f003 0308 	and.w	r3, r3, #8
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d01b      	beq.n	8002ac8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f06f 0208 	mvn.w	r2, #8
 8002a98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2204      	movs	r2, #4
 8002a9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	69db      	ldr	r3, [r3, #28]
 8002aa6:	f003 0303 	and.w	r3, r3, #3
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d003      	beq.n	8002ab6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 f94c 	bl	8002d4c <HAL_TIM_IC_CaptureCallback>
 8002ab4:	e005      	b.n	8002ac2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 f93f 	bl	8002d3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	f000 f94e 	bl	8002d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	f003 0310 	and.w	r3, r3, #16
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d020      	beq.n	8002b14 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f003 0310 	and.w	r3, r3, #16
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d01b      	beq.n	8002b14 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f06f 0210 	mvn.w	r2, #16
 8002ae4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2208      	movs	r2, #8
 8002aea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	69db      	ldr	r3, [r3, #28]
 8002af2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d003      	beq.n	8002b02 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f000 f926 	bl	8002d4c <HAL_TIM_IC_CaptureCallback>
 8002b00:	e005      	b.n	8002b0e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f919 	bl	8002d3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f000 f928 	bl	8002d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d00c      	beq.n	8002b38 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f003 0301 	and.w	r3, r3, #1
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d007      	beq.n	8002b38 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f06f 0201 	mvn.w	r2, #1
 8002b30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f7fe ff68 	bl	8001a08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00c      	beq.n	8002b5c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d007      	beq.n	8002b5c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 fa6f 	bl	800303a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00c      	beq.n	8002b80 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d007      	beq.n	8002b80 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f000 f8f8 	bl	8002d70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	f003 0320 	and.w	r3, r3, #32
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d00c      	beq.n	8002ba4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f003 0320 	and.w	r3, r3, #32
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d007      	beq.n	8002ba4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f06f 0220 	mvn.w	r2, #32
 8002b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 fa42 	bl	8003028 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ba4:	bf00      	nop
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d101      	bne.n	8002bc8 <HAL_TIM_ConfigClockSource+0x1c>
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	e0b4      	b.n	8002d32 <HAL_TIM_ConfigClockSource+0x186>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2202      	movs	r2, #2
 8002bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002be6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	68ba      	ldr	r2, [r7, #8]
 8002bf6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c00:	d03e      	beq.n	8002c80 <HAL_TIM_ConfigClockSource+0xd4>
 8002c02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c06:	f200 8087 	bhi.w	8002d18 <HAL_TIM_ConfigClockSource+0x16c>
 8002c0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c0e:	f000 8086 	beq.w	8002d1e <HAL_TIM_ConfigClockSource+0x172>
 8002c12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c16:	d87f      	bhi.n	8002d18 <HAL_TIM_ConfigClockSource+0x16c>
 8002c18:	2b70      	cmp	r3, #112	; 0x70
 8002c1a:	d01a      	beq.n	8002c52 <HAL_TIM_ConfigClockSource+0xa6>
 8002c1c:	2b70      	cmp	r3, #112	; 0x70
 8002c1e:	d87b      	bhi.n	8002d18 <HAL_TIM_ConfigClockSource+0x16c>
 8002c20:	2b60      	cmp	r3, #96	; 0x60
 8002c22:	d050      	beq.n	8002cc6 <HAL_TIM_ConfigClockSource+0x11a>
 8002c24:	2b60      	cmp	r3, #96	; 0x60
 8002c26:	d877      	bhi.n	8002d18 <HAL_TIM_ConfigClockSource+0x16c>
 8002c28:	2b50      	cmp	r3, #80	; 0x50
 8002c2a:	d03c      	beq.n	8002ca6 <HAL_TIM_ConfigClockSource+0xfa>
 8002c2c:	2b50      	cmp	r3, #80	; 0x50
 8002c2e:	d873      	bhi.n	8002d18 <HAL_TIM_ConfigClockSource+0x16c>
 8002c30:	2b40      	cmp	r3, #64	; 0x40
 8002c32:	d058      	beq.n	8002ce6 <HAL_TIM_ConfigClockSource+0x13a>
 8002c34:	2b40      	cmp	r3, #64	; 0x40
 8002c36:	d86f      	bhi.n	8002d18 <HAL_TIM_ConfigClockSource+0x16c>
 8002c38:	2b30      	cmp	r3, #48	; 0x30
 8002c3a:	d064      	beq.n	8002d06 <HAL_TIM_ConfigClockSource+0x15a>
 8002c3c:	2b30      	cmp	r3, #48	; 0x30
 8002c3e:	d86b      	bhi.n	8002d18 <HAL_TIM_ConfigClockSource+0x16c>
 8002c40:	2b20      	cmp	r3, #32
 8002c42:	d060      	beq.n	8002d06 <HAL_TIM_ConfigClockSource+0x15a>
 8002c44:	2b20      	cmp	r3, #32
 8002c46:	d867      	bhi.n	8002d18 <HAL_TIM_ConfigClockSource+0x16c>
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d05c      	beq.n	8002d06 <HAL_TIM_ConfigClockSource+0x15a>
 8002c4c:	2b10      	cmp	r3, #16
 8002c4e:	d05a      	beq.n	8002d06 <HAL_TIM_ConfigClockSource+0x15a>
 8002c50:	e062      	b.n	8002d18 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6818      	ldr	r0, [r3, #0]
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	6899      	ldr	r1, [r3, #8]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	685a      	ldr	r2, [r3, #4]
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	f000 f96a 	bl	8002f3a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c74:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	609a      	str	r2, [r3, #8]
      break;
 8002c7e:	e04f      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6818      	ldr	r0, [r3, #0]
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	6899      	ldr	r1, [r3, #8]
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685a      	ldr	r2, [r3, #4]
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	f000 f953 	bl	8002f3a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689a      	ldr	r2, [r3, #8]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ca2:	609a      	str	r2, [r3, #8]
      break;
 8002ca4:	e03c      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6818      	ldr	r0, [r3, #0]
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	6859      	ldr	r1, [r3, #4]
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	f000 f8ca 	bl	8002e4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2150      	movs	r1, #80	; 0x50
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f000 f921 	bl	8002f06 <TIM_ITRx_SetConfig>
      break;
 8002cc4:	e02c      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6818      	ldr	r0, [r3, #0]
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	6859      	ldr	r1, [r3, #4]
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	f000 f8e8 	bl	8002ea8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2160      	movs	r1, #96	; 0x60
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f000 f911 	bl	8002f06 <TIM_ITRx_SetConfig>
      break;
 8002ce4:	e01c      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6818      	ldr	r0, [r3, #0]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	6859      	ldr	r1, [r3, #4]
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	f000 f8aa 	bl	8002e4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2140      	movs	r1, #64	; 0x40
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f000 f901 	bl	8002f06 <TIM_ITRx_SetConfig>
      break;
 8002d04:	e00c      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4619      	mov	r1, r3
 8002d10:	4610      	mov	r0, r2
 8002d12:	f000 f8f8 	bl	8002f06 <TIM_ITRx_SetConfig>
      break;
 8002d16:	e003      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d1c:	e000      	b.n	8002d20 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002d1e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b083      	sub	sp, #12
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d42:	bf00      	nop
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bc80      	pop	{r7}
 8002d4a:	4770      	bx	lr

08002d4c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bc80      	pop	{r7}
 8002d5c:	4770      	bx	lr

08002d5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d5e:	b480      	push	{r7}
 8002d60:	b083      	sub	sp, #12
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr

08002d70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bc80      	pop	{r7}
 8002d80:	4770      	bx	lr
	...

08002d84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4a2b      	ldr	r2, [pc, #172]	; (8002e44 <TIM_Base_SetConfig+0xc0>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d007      	beq.n	8002dac <TIM_Base_SetConfig+0x28>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002da2:	d003      	beq.n	8002dac <TIM_Base_SetConfig+0x28>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	4a28      	ldr	r2, [pc, #160]	; (8002e48 <TIM_Base_SetConfig+0xc4>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d108      	bne.n	8002dbe <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002db2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a20      	ldr	r2, [pc, #128]	; (8002e44 <TIM_Base_SetConfig+0xc0>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d007      	beq.n	8002dd6 <TIM_Base_SetConfig+0x52>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dcc:	d003      	beq.n	8002dd6 <TIM_Base_SetConfig+0x52>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a1d      	ldr	r2, [pc, #116]	; (8002e48 <TIM_Base_SetConfig+0xc4>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d108      	bne.n	8002de8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ddc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	68fa      	ldr	r2, [r7, #12]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	695b      	ldr	r3, [r3, #20]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	68fa      	ldr	r2, [r7, #12]
 8002dfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	689a      	ldr	r2, [r3, #8]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a0d      	ldr	r2, [pc, #52]	; (8002e44 <TIM_Base_SetConfig+0xc0>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d103      	bne.n	8002e1c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	691a      	ldr	r2, [r3, #16]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d005      	beq.n	8002e3a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	f023 0201 	bic.w	r2, r3, #1
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	611a      	str	r2, [r3, #16]
  }
}
 8002e3a:	bf00      	nop
 8002e3c:	3714      	adds	r7, #20
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr
 8002e44:	40012c00 	.word	0x40012c00
 8002e48:	40000400 	.word	0x40000400

08002e4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b087      	sub	sp, #28
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6a1b      	ldr	r3, [r3, #32]
 8002e5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6a1b      	ldr	r3, [r3, #32]
 8002e62:	f023 0201 	bic.w	r2, r3, #1
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	693a      	ldr	r2, [r7, #16]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	f023 030a 	bic.w	r3, r3, #10
 8002e88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	693a      	ldr	r2, [r7, #16]
 8002e96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	697a      	ldr	r2, [r7, #20]
 8002e9c:	621a      	str	r2, [r3, #32]
}
 8002e9e:	bf00      	nop
 8002ea0:	371c      	adds	r7, #28
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bc80      	pop	{r7}
 8002ea6:	4770      	bx	lr

08002ea8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b087      	sub	sp, #28
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6a1b      	ldr	r3, [r3, #32]
 8002ebe:	f023 0210 	bic.w	r2, r3, #16
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002ed2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	031b      	lsls	r3, r3, #12
 8002ed8:	693a      	ldr	r2, [r7, #16]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ee4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	011b      	lsls	r3, r3, #4
 8002eea:	697a      	ldr	r2, [r7, #20]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	621a      	str	r2, [r3, #32]
}
 8002efc:	bf00      	nop
 8002efe:	371c      	adds	r7, #28
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bc80      	pop	{r7}
 8002f04:	4770      	bx	lr

08002f06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f06:	b480      	push	{r7}
 8002f08:	b085      	sub	sp, #20
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
 8002f0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	f043 0307 	orr.w	r3, r3, #7
 8002f28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	609a      	str	r2, [r3, #8]
}
 8002f30:	bf00      	nop
 8002f32:	3714      	adds	r7, #20
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bc80      	pop	{r7}
 8002f38:	4770      	bx	lr

08002f3a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b087      	sub	sp, #28
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	60f8      	str	r0, [r7, #12]
 8002f42:	60b9      	str	r1, [r7, #8]
 8002f44:	607a      	str	r2, [r7, #4]
 8002f46:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f54:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	021a      	lsls	r2, r3, #8
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	431a      	orrs	r2, r3
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	609a      	str	r2, [r3, #8]
}
 8002f6e:	bf00      	nop
 8002f70:	371c      	adds	r7, #28
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr

08002f78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d101      	bne.n	8002f90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e041      	b.n	8003014 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2202      	movs	r2, #2
 8002f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68fa      	ldr	r2, [r7, #12]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a14      	ldr	r2, [pc, #80]	; (8003020 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d009      	beq.n	8002fe8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fdc:	d004      	beq.n	8002fe8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a10      	ldr	r2, [pc, #64]	; (8003024 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d10c      	bne.n	8003002 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	68ba      	ldr	r2, [r7, #8]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68ba      	ldr	r2, [r7, #8]
 8003000:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3714      	adds	r7, #20
 8003018:	46bd      	mov	sp, r7
 800301a:	bc80      	pop	{r7}
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	40012c00 	.word	0x40012c00
 8003024:	40000400 	.word	0x40000400

08003028 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003030:	bf00      	nop
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	bc80      	pop	{r7}
 8003038:	4770      	bx	lr

0800303a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800303a:	b480      	push	{r7}
 800303c:	b083      	sub	sp, #12
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003042:	bf00      	nop
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	bc80      	pop	{r7}
 800304a:	4770      	bx	lr

0800304c <__libc_init_array>:
 800304c:	b570      	push	{r4, r5, r6, lr}
 800304e:	2600      	movs	r6, #0
 8003050:	4d0c      	ldr	r5, [pc, #48]	; (8003084 <__libc_init_array+0x38>)
 8003052:	4c0d      	ldr	r4, [pc, #52]	; (8003088 <__libc_init_array+0x3c>)
 8003054:	1b64      	subs	r4, r4, r5
 8003056:	10a4      	asrs	r4, r4, #2
 8003058:	42a6      	cmp	r6, r4
 800305a:	d109      	bne.n	8003070 <__libc_init_array+0x24>
 800305c:	f000 f822 	bl	80030a4 <_init>
 8003060:	2600      	movs	r6, #0
 8003062:	4d0a      	ldr	r5, [pc, #40]	; (800308c <__libc_init_array+0x40>)
 8003064:	4c0a      	ldr	r4, [pc, #40]	; (8003090 <__libc_init_array+0x44>)
 8003066:	1b64      	subs	r4, r4, r5
 8003068:	10a4      	asrs	r4, r4, #2
 800306a:	42a6      	cmp	r6, r4
 800306c:	d105      	bne.n	800307a <__libc_init_array+0x2e>
 800306e:	bd70      	pop	{r4, r5, r6, pc}
 8003070:	f855 3b04 	ldr.w	r3, [r5], #4
 8003074:	4798      	blx	r3
 8003076:	3601      	adds	r6, #1
 8003078:	e7ee      	b.n	8003058 <__libc_init_array+0xc>
 800307a:	f855 3b04 	ldr.w	r3, [r5], #4
 800307e:	4798      	blx	r3
 8003080:	3601      	adds	r6, #1
 8003082:	e7f2      	b.n	800306a <__libc_init_array+0x1e>
 8003084:	080030e0 	.word	0x080030e0
 8003088:	080030e0 	.word	0x080030e0
 800308c:	080030e0 	.word	0x080030e0
 8003090:	080030e4 	.word	0x080030e4

08003094 <memset>:
 8003094:	4603      	mov	r3, r0
 8003096:	4402      	add	r2, r0
 8003098:	4293      	cmp	r3, r2
 800309a:	d100      	bne.n	800309e <memset+0xa>
 800309c:	4770      	bx	lr
 800309e:	f803 1b01 	strb.w	r1, [r3], #1
 80030a2:	e7f9      	b.n	8003098 <memset+0x4>

080030a4 <_init>:
 80030a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030a6:	bf00      	nop
 80030a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030aa:	bc08      	pop	{r3}
 80030ac:	469e      	mov	lr, r3
 80030ae:	4770      	bx	lr

080030b0 <_fini>:
 80030b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030b2:	bf00      	nop
 80030b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030b6:	bc08      	pop	{r3}
 80030b8:	469e      	mov	lr, r3
 80030ba:	4770      	bx	lr
