// Seed: 3220102375
module module_0;
  always $display(1, (1));
  logic [7:0][1] id_1 = 1;
endmodule
module module_1;
  module_0 modCall_1 ();
  wire id_1 = id_1;
endmodule
module module_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  tri1 id_3 = id_3;
  uwire id_4, id_5, id_6, id_7;
  assign id_6 = 1;
  wire id_8;
  wire id_9;
  wire id_10, id_11;
  id_12 :
  assert property (@(1) id_6)
    if (1) wait (1) #(id_4);
    else if (id_3) id_4 = id_6;
endmodule
