/opt/ModelSim/modelsim_ase/bin/vlib /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xilinx_vip
/opt/ModelSim/modelsim_ase/bin/vmap xilinx_vip /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xilinx_vip
/opt/ModelSim/modelsim_ase/bin/vlog -sv -32 +incdir+/opt/Xilinx/Vivado/2019.2/data/xilinx_vip/include -work xilinx_vip -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xilinx_vip/.cxl.systemverilog.xilinx_vip.xilinx_vip.lin64.cmf
