digraph "CFG for '_Z3AddPfi' function" {
	label="CFG for '_Z3AddPfi' function";

	Node0x5fe3250 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%2:\l  %3 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %4 = getelementptr i8, i8 addrspace(4)* %3, i64 4\l  %5 = bitcast i8 addrspace(4)* %4 to i16 addrspace(4)*\l  %6 = load i16, i16 addrspace(4)* %5, align 4, !range !4, !invariant.load !5\l  %7 = zext i16 %6 to i32\l  %8 = getelementptr inbounds i8, i8 addrspace(4)* %3, i64 12\l  %9 = bitcast i8 addrspace(4)* %8 to i32 addrspace(4)*\l  %10 = load i32, i32 addrspace(4)* %9, align 4, !tbaa !6\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = mul i32 %11, %7\l  %13 = udiv i32 %10, %7\l  %14 = mul i32 %13, %7\l  %15 = icmp ugt i32 %10, %14\l  %16 = zext i1 %15 to i32\l  %17 = add i32 %13, %16\l  %18 = mul i32 %17, %7\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %20 = add i32 %12, %19\l  %21 = icmp ult i32 %20, %1\l  br i1 %21, label %23, label %22\l|{<s0>T|<s1>F}}"];
	Node0x5fe3250:s0 -> Node0x5fe5840;
	Node0x5fe3250:s1 -> Node0x5fe58d0;
	Node0x5fe58d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%22:\l22:                                               \l  ret void\l}"];
	Node0x5fe5840 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  %24 = phi i32 [ %29, %23 ], [ %20, %2 ]\l  %25 = zext i32 %24 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %0, i64 %25\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !16\l  %28 = fadd contract float %27, %27\l  store float %28, float addrspace(1)* %26, align 4, !tbaa !16\l  %29 = add i32 %24, %18\l  %30 = icmp ult i32 %29, %1\l  br i1 %30, label %23, label %22, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x5fe5840:s0 -> Node0x5fe5840;
	Node0x5fe5840:s1 -> Node0x5fe58d0;
}
