# TCL File Generated by Component Editor 9.0
# Sat Jul 30 10:59:00 CST 2011
# DO NOT MODIFY


# +-----------------------------------
# | 
# | can_iphh2 "can_iphh2" v1.0
# | null 2011.07.30.10:59:00
# | 
# | 
# | F:/TIAOSHI/CAN/can_iphh2.vhd
# | 
# |    ./can_iphh2.vhd syn, sim
# | 
# +-----------------------------------


# +-----------------------------------
# | module can_iphh2
# | 
set_module_property NAME can_iphh2
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property GROUP ""
set_module_property DISPLAY_NAME can_iphh2
set_module_property LIBRARIES {ieee.std_logic_1164.all ieee.std_logic_arith.all ieee.std_logic_unsigned.all std.standard.all}
set_module_property TOP_LEVEL_HDL_FILE can_iphh2.vhd
set_module_property TOP_LEVEL_HDL_MODULE can_iphh2
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file can_iphh2.vhd {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock_reset
# | 
add_interface clock_reset clock end
set_interface_property clock_reset ptfSchematicName ""

set_interface_property clock_reset ENABLED true

add_interface_port clock_reset clk clk Input 1
add_interface_port clock_reset reset_n reset_n Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point avalon_slave_0
# | 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressAlignment NATIVE
set_interface_property avalon_slave_0 bridgesToMaster ""
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 isMemoryDevice false
set_interface_property avalon_slave_0 isNonVolatileStorage false
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 printableDevice false
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0

set_interface_property avalon_slave_0 ASSOCIATED_CLOCK clock_reset
set_interface_property avalon_slave_0 ENABLED true

add_interface_port avalon_slave_0 avalon_selectchip chipselect Input 1
add_interface_port avalon_slave_0 avalon_addr address Input 10
add_interface_port avalon_slave_0 avalon_waitreq waitrequest Output 1
add_interface_port avalon_slave_0 avalon_write write Input 1
add_interface_port avalon_slave_0 avalon_writedata writedata Input 8
add_interface_port avalon_slave_0 avalon_read read Input 1
add_interface_port avalon_slave_0 avalon_readdata readdata Output 8
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point interrupt_sender
# | 
add_interface interrupt_sender interrupt end
set_interface_property interrupt_sender associatedAddressablePoint avalon_slave_0

set_interface_property interrupt_sender ASSOCIATED_CLOCK clock_reset
set_interface_property interrupt_sender ENABLED true

add_interface_port interrupt_sender avalon_irq_n irq_n Output 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point conduit_end
# | 
add_interface conduit_end conduit end

set_interface_property conduit_end ASSOCIATED_CLOCK clock_reset
set_interface_property conduit_end ENABLED true

add_interface_port conduit_end can_ad export Bidir 8
add_interface_port conduit_end can_ale export Output 1
add_interface_port conduit_end can_write_n export Output 1
add_interface_port conduit_end can_read_n export Output 1
add_interface_port conduit_end can1_irq_n export Input 1
add_interface_port conduit_end can2_irq_n export Input 1
add_interface_port conduit_end can_cs1_n export Output 1
add_interface_port conduit_end can_cs2_n export Output 1
# | 
# +-----------------------------------
