* Z:\mnt\design.r\spice\examples\6376.asc
V1 +V 0 15
V3 0 -V 15
Rload N002 0 500
Rsense N001 N002 1
V2 N001 0 PWL(0 0 10m 220 30m -140)
XU1 N001 MP_01 0 0 0 0 NC_02 OUT +V 0 0 0 MP_03 N002 -V LT6376
.tran 30m
.lib LTC5.lib
.backanno
.end
