<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: fmc_common_f47.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('fmc__common__f47_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">fmc_common_f47.h</div></div>
</div><!--header-->
<div class="contents">
<a href="fmc__common__f47_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/** @addtogroup fmc_defines</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * @version 1.0.0</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * @author @htmlonly &amp;copy; @endhtmlonly 2013</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * Chuck McManis &lt;cmcmanis@mcmanis.com&gt;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * @date 2013</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * This library supports the Flexible Memory Controller (FMC) in the STM32F4xx</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * and STM32F7xx series of ARM Cortex Microcontrollers by ST Microelectronics.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/*</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * Copyright (C) 2013 Chuck McManis &lt;cmcmanis@mcmanis.com&gt;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> *</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> *</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> *</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> */</span><span class="comment"></span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/**@{*/</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#ifndef LIBOPENCM3_FMC_COMMON_F47_H</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define LIBOPENCM3_FMC_COMMON_F47_H</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#ifndef LIBOPENCM3_FSMC_H</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#error &quot;This file should not be included directly, it is included with fsmc.h&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* --- Convenience macros -------------------------------------------------- */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga44ac5d5fa326c0ad55cb2966a93c9b28">   43</a></span><span class="preprocessor">#define FMC_BANK5_BASE                  0xa0000000U</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga6bd4e5079e0c7d69c2045f7261917d39">   44</a></span><span class="preprocessor">#define FMC_BANK6_BASE                  0xb0000000U</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga601213cd4d9c1446e1bdb1d6b4011629">   45</a></span><span class="preprocessor">#define FMC_BANK7_BASE                  0xc0000000U</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gac1e1b2056841e33fab3dc9589d350fc5">   46</a></span><span class="preprocessor">#define FMC_BANK8_BASE                  0xd0000000U</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/* --- FMC registers ------------------------------------------------------ */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/* SDRAM Control Registers 1 .. 2 */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gaad63dae8087e637724cd655c6f1777ce">   51</a></span><span class="preprocessor">#define FMC_SDCR(x)                     MMIO32(FSMC_BASE + 0x140 + 4 * (x))</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga02908414a11593403511cc03c664dc71">   52</a></span><span class="preprocessor">#define FMC_SDCR1                       FMC_SDCR(0)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gadbf6b9e888f83e3b58e50a7095db99bc">   53</a></span><span class="preprocessor">#define FMC_SDCR2                       FMC_SDCR(1)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/* SDRAM Timing Registers 1 .. 2 */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gab9730a50bc632c670a37dc19069dabdb">   57</a></span><span class="preprocessor">#define FMC_SDTR(x)                     MMIO32(FSMC_BASE + 0x148 + 4 * (x))</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga74425dded1eb8134d7882da72b98b0ec">   58</a></span><span class="preprocessor">#define FMC_SDTR1                       FMC_SDTR(0)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gaaca32ef51c87754a941a617c23fc0166">   59</a></span><span class="preprocessor">#define FMC_SDTR2                       FMC_SDTR(1)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/* SDRAM Command Mode Register */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gac076e9dbf9c84509b2e26e6286d143b5">   62</a></span><span class="preprocessor">#define FMC_SDCMR                       MMIO32(FSMC_BASE + (uint32_t) 0x150)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/* SDRAM Refresh Timer Register */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga8b5b22ce9422ae205081becda6a21eb6">   65</a></span><span class="preprocessor">#define FMC_SDRTR                       MMIO32(FSMC_BASE + 0x154)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/* SDRAM Status Register */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga8df12597f2575b2625b181357bebab18">   68</a></span><span class="preprocessor">#define FMC_SDSR                        MMIO32(FSMC_BASE + (uint32_t) 0x158)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* --- FMC_SDCRx values ---------------------------------------------------- */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/* Bits [31:15]: Reserved. */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/* RPIPE: Read Pipe */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga4d5bfe23593aa9853fd905c7aead468f">   75</a></span><span class="preprocessor">#define FMC_SDCR_RPIPE_SHIFT            13</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gaeb92f14302284981af853a662c8f302f">   76</a></span><span class="preprocessor">#define FMC_SDCR_RPIPE_MASK             (3 &lt;&lt; FMC_SDCR_RPIPE_SHIFT)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga7bc052bab6bc6e55fa8aca0ab5ad03f1">   77</a></span><span class="preprocessor">#define FMC_SDCR_RPIPE_NONE             (0 &lt;&lt; FMC_SDCR_RPIPE_SHIFT)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga5e731e9a8bf11862edc30a05b3fe5919">   78</a></span><span class="preprocessor">#define FMC_SDCR_RPIPE_1CLK             (1 &lt;&lt; FMC_SDCR_RPIPE_SHIFT)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga02640800b7050682155105dd96bb32a1">   79</a></span><span class="preprocessor">#define FMC_SDCR_RPIPE_2CLK             (2 &lt;&lt; FMC_SDCR_RPIPE_SHIFT)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* RBURST: Burst Read */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga07dca2532ffb1b360f5cb778e2e3811a">   82</a></span><span class="preprocessor">#define FMC_SDCR_RBURST                 (1 &lt;&lt; 12)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/* SDCLK: SDRAM Clock Configuration */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga0d0abd9dd9358d73a88902379dc45d16">   85</a></span><span class="preprocessor">#define FMC_SDCR_SDCLK_SHIFT            10</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gaa87b4d56992f7c2b55e416b6733dc97f">   86</a></span><span class="preprocessor">#define FMC_SDCR_SDCLK_MASK             (3 &lt;&lt; FMC_SDCR_SDCLK_SHIFT)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gaf3c837ec1e6256b2422541adc0552c18">   87</a></span><span class="preprocessor">#define FMC_SDCR_SDCLK_DISABLE          (0 &lt;&lt; FMC_SDCR_SDCLK_SHIFT)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gafdfcea4694b9e9e13b57ff0868f4e873">   88</a></span><span class="preprocessor">#define FMC_SDCR_SDCLK_2HCLK            (2 &lt;&lt; FMC_SDCR_SDCLK_SHIFT)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga09cac773beb7c2ea3aceedd08697e423">   89</a></span><span class="preprocessor">#define FMC_SDCR_SDCLK_3HCLK            (3 &lt;&lt; FMC_SDCR_SDCLK_SHIFT)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/* WP: Write Protect */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga4d5c99b3530a50e1e721f71757dffb9d">   92</a></span><span class="preprocessor">#define FMC_SDCR_WP_ENABLE              (1 &lt;&lt; 9)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/* CAS: CAS Latency */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga9a4b4d8c722b717da6d6d97f7ec8de4e">   95</a></span><span class="preprocessor">#define FMC_SDCR_CAS_SHIFT              7</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gad71993ad316d3d02f5028e0471b8dd2d">   96</a></span><span class="preprocessor">#define FMC_SDCR_CAS_1CYC               (1 &lt;&lt; FMC_SDCR_CAS_SHIFT)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga609f559fdf5bf2c26525a074c464e37f">   97</a></span><span class="preprocessor">#define FMC_SDCR_CAS_2CYC               (2 &lt;&lt; FMC_SDCR_CAS_SHIFT)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga01ec6164534f0f35e062a0ab38c1c047">   98</a></span><span class="preprocessor">#define FMC_SDCR_CAS_3CYC               (3 &lt;&lt; FMC_SDCR_CAS_SHIFT)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/* NB: Number of Internal banks */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga434a4b28c2d1c25b15e87e06b7aafe6d">  101</a></span><span class="preprocessor">#define FMC_SDCR_NB2                    0</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga3b179787bef39c24d184cffd411e2882">  102</a></span><span class="preprocessor">#define FMC_SDCR_NB4                    (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/* MWID: Memory width */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gaf8bfa39c008b2121e41f6a87f8c54030">  105</a></span><span class="preprocessor">#define FMC_SDCR_MWID_SHIFT             4</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga1b3f25ca328bd50dbcf29ce519dbb993">  106</a></span><span class="preprocessor">#define FMC_SDCR_MWID_8b                (0 &lt;&lt; FMC_SDCR_MWID_SHIFT)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gaf7cbad26d6461738227e1c2ece3d7a2f">  107</a></span><span class="preprocessor">#define FMC_SDCR_MWID_16b               (1 &lt;&lt; FMC_SDCR_MWID_SHIFT)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga194a9e93b039c4dd3e56f9ffb703f24c">  108</a></span><span class="preprocessor">#define FMC_SDCR_MWID_32b               (2 &lt;&lt; FMC_SDCR_MWID_SHIFT)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/* NR: Number of rows */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga22f65b91654e13dcfff2c9b7d66df11f">  111</a></span><span class="preprocessor">#define FMC_SDCR_NR_SHIFT               2</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga0657dc04b8893a36eb039336642611f8">  112</a></span><span class="preprocessor">#define FMC_SDCR_NR_11                  (0 &lt;&lt; FMC_SDCR_NR_SHIFT)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga214f82a69a534fd958ee54744a7239d8">  113</a></span><span class="preprocessor">#define FMC_SDCR_NR_12                  (1 &lt;&lt; FMC_SDCR_NR_SHIFT)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga8542339b7bb4e84b01047f8ec3c8c5d0">  114</a></span><span class="preprocessor">#define FMC_SDCR_NR_13                  (2 &lt;&lt; FMC_SDCR_NR_SHIFT)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/* NC: Number of Columns */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gacbe7f67559e9c272c8284e7d2c06df0b">  117</a></span><span class="preprocessor">#define FMC_SDCR_NC_SHIFT               0</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gaa64f6d6da017964f9b0d75a363f41c18">  118</a></span><span class="preprocessor">#define FMC_SDCR_NC_8                   (0 &lt;&lt; FMC_SDCR_NC_SHIFT)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga1457b47f2e94f10ce8f79e397c070533">  119</a></span><span class="preprocessor">#define FMC_SDCR_NC_9                   (1 &lt;&lt; FMC_SDCR_NC_SHIFT)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga40bddba2051abe780591f1bf2a8a95ff">  120</a></span><span class="preprocessor">#define FMC_SDCR_NC_10                  (2 &lt;&lt; FMC_SDCR_NC_SHIFT)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga086c9a533e3913f959c69503cc3f6b06">  121</a></span><span class="preprocessor">#define FMC_SDCR_NC_11                  (3 &lt;&lt; FMC_SDCR_NC_SHIFT)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* --- FMC_SDTRx values --------------------------------------------------- */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/* Bits [31:28]: Reserved. */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* TRCD: Row to Column Delay */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gaee91b857ba7bc0a38a7eb01a53cd9875">  128</a></span><span class="preprocessor">#define FMC_SDTR_TRCD_SHIFT             24</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga334a93afb6a406066cf5af9394a1aaa3">  129</a></span><span class="preprocessor">#define FMC_SDTR_TRCD_MASK              (15 &lt;&lt; FMC_SDTR_TRCD_SHIFT)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/* TRP: Row Precharge Delay */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga3814b7fee8d77f851622a6cddf14057a">  132</a></span><span class="preprocessor">#define FMC_SDTR_TRP_SHIFT              20</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga5955229727a15ba0098285df8229c010">  133</a></span><span class="preprocessor">#define FMC_SDTR_TRP_MASK               (15 &lt;&lt; FMC_SDTR_TRP_SHIFT)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/* TWR: Recovery Delay */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gad8f35964024c40e4783e04ccc25359db">  136</a></span><span class="preprocessor">#define FMC_SDTR_TWR_SHIFT              16</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga457f1c2e599067c76596ae3078bfc26b">  137</a></span><span class="preprocessor">#define FMC_SDTR_TWR_MASK               (15 &lt;&lt; FMC_SDTR_TWR_SHIFT)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/* TRC: Row Cycle Delay */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga10f33ed0088c79a9d0ddab73fc1e1417">  140</a></span><span class="preprocessor">#define FMC_SDTR_TRC_SHIFT              12</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gadfaa6093a87bf43ae08aa2b7ff2e9d63">  141</a></span><span class="preprocessor">#define FMC_SDTR_TRC_MASK               (15 &lt;&lt; FMC_SDTR_TRC_SHIFT)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* TRAS: Self Refresh Time */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga01614ba310238e12cedb3a371445d2cb">  144</a></span><span class="preprocessor">#define FMC_SDTR_TRAS_SHIFT             8</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gabbf8cd9385c2919542a0b924c9032100">  145</a></span><span class="preprocessor">#define FMC_SDTR_TRAS_MASK              (15 &lt;&lt; FMC_SDTR_TRAS_SHIFT)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/* TXSR: Exit Self-refresh Delay */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga7c7f77cbf823e3cfe8cc410f00f0ae06">  148</a></span><span class="preprocessor">#define FMC_SDTR_TXSR_SHIFT             4</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga1ea38a0cf1c426d3124117546500950a">  149</a></span><span class="preprocessor">#define FMC_SDTR_TXSR_MASK              (15 &lt;&lt; FMC_SDTR_TXSR_SHIFT)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* TRMD: Load Mode Register to Active */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga2418b4cdcd22ce1cf139b4286bc6a7ca">  152</a></span><span class="preprocessor">#define FMC_SDTR_TMRD_SHIFT             0</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga42d0483a9e64c6b5bd53fa5f69c6eb30">  153</a></span><span class="preprocessor">#define FMC_SDTR_TMRD_MASK              (15 &lt;&lt; FMC_SDTR_TMRD_SHIFT)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/*</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * Some config bits only count in CR1 or TR1, even if you</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * are just configuring bank 2, so these masks let you copy</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * out those bits after you have computed values for CR2 and</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * TR2 and put them into CR1 and TR1</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga7d66716f85763fd651aa356de9316758">  161</a></span><span class="preprocessor">#define FMC_SDTR_DNC_MASK       (FMC_SDTR_TRP_MASK | FMC_SDTR_TRC_MASK)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga4c5ba53776486658573c2dd267e7cc02">  162</a></span><span class="preprocessor">#define FMC_SDCR_DNC_MASK       (FMC_SDCR_SDCLK_MASK | \</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">                                 FMC_SDCR_RPIPE_MASK  | \</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">                                 FMC_SDCR_RBURST)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/* --- FMC_SDCMR values --------------------------------------------------- */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/* Bits [31:22]: Reserved. */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">/* MRD: Mode Register Definition */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga63bdce1515df6c96abc0149ff71d35a6">  171</a></span><span class="preprocessor">#define FMC_SDCMR_MRD_SHIFT             9</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga3236a2f2ffb2b6cd98fd9360a3d2bacd">  172</a></span><span class="preprocessor">#define FMC_SDCMR_MRD_MASK              (0x1fff &lt;&lt; FMC_SDCMR_MRD_SHIFT)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/* NRFS: Number of Auto-refresh */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gac849f0e16b6592a974b872ea2daf01c3">  175</a></span><span class="preprocessor">#define FMC_SDCMR_NRFS_SHIFT            5</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gaa8cb33f2a0b223f916be4b54a94dcd4c">  176</a></span><span class="preprocessor">#define FMC_SDCMR_NRFS_MASK             (15 &lt;&lt; FMC_SDCMR_NRFS_SHIFT)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">/* CTB1: Command Target Bank 1 */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga4e5ca0bd4982c8354c021b53ef8e65e9">  179</a></span><span class="preprocessor">#define FMC_SDCMR_CTB1                  (1 &lt;&lt; 4)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/* CTB2: Command Target Bank 2 */</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga87be0a3520cec2885d2fc16589b97ba0">  182</a></span><span class="preprocessor">#define FMC_SDCMR_CTB2                  (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/* MODE: Command Mode */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gab0782a11a6d37bb0fb0bf8b7654a8ced">  185</a></span><span class="preprocessor">#define FMC_SDCMR_MODE_SHIFT            0</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gae0f1ba5cb850c88a5f2d296a4feeb583">  186</a></span><span class="preprocessor">#define FMC_SDCMR_MODE_MASK             7</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gafa9b8f0b6e4a820fab01fc76813c2f13">  187</a></span><span class="preprocessor">#define FMC_SDCMR_MODE_NORMAL                   0</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga8ff9e534758048b1a89c001c6b675bac">  188</a></span><span class="preprocessor">#define FMC_SDCMR_MODE_CLOCK_CONFIG_ENA         1</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gac3cb320e7085daf97878b7a4442c5e16">  189</a></span><span class="preprocessor">#define FMC_SDCMR_MODE_PALL                     2</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga724abf30fd6f22e4d234995364ed84ca">  190</a></span><span class="preprocessor">#define FMC_SDCMR_MODE_AUTO_REFRESH             3</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gadf4c8b2ef62f7335e3b54daca35d5b96">  191</a></span><span class="preprocessor">#define FMC_SDCMR_MODE_LOAD_MODE_REGISTER       4</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gac5474b9f5c2c992842177e0ff2b63acf">  192</a></span><span class="preprocessor">#define FMC_SDCMR_MODE_SELF_REFRESH             5</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga533036f7a76bfd1521c531a167663a8a">  193</a></span><span class="preprocessor">#define FMC_SDCMR_MODE_POWER_DOWN               6</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/* --- FMC_SDRTR values ---------------------------------------------------- */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">/* Bits [31:15]: Reserved. */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/* REIE: Refresh Error Interrupt Enable */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gacd0a57affeb0e260988e4c2b4f732e19">  200</a></span><span class="preprocessor">#define FMC_SDRTR_REIE                  (1 &lt;&lt; 14)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">/* COUNT: Refresh Timer Count */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga9c21db263aa17582e13be970a6ec901b">  203</a></span><span class="preprocessor">#define FMC_SDRTR_COUNT_SHIFT           1</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gac705d021fb5734bbc1af7f374e3e2e82">  204</a></span><span class="preprocessor">#define FMC_SDRTR_COUNT_MASK            (0x1fff &lt;&lt; FMC_SDRTR_COUNT_SHIFT)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/* CRE: Clear Refresh Error Flag */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga81edf1f7343fe344297dd376cd46fc22">  207</a></span><span class="preprocessor">#define FMC_SDRTR_CRE                   (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">/* --- FMC_SDSR values ---------------------------------------------------- */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/* Bits [31:6]: Reserved. */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/* BUSY: Set if the SDRAM is working on the command */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga4a1fac2c6ca51889b974cae07f51839b">  214</a></span><span class="preprocessor">#define FMC_SDSR_BUSY                   (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/* MODES: Status modes */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gae53d6fc3026d8d9f0440e83fd0ac9687">  217</a></span><span class="preprocessor">#define FMC_SDSR_MODE_NORMAL            0</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga3588e013e509fd60a3d349691de6ea2c">  218</a></span><span class="preprocessor">#define FMC_SDSR_MODE_SELF_REFRESH      1</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gad5cf0746d2d4494e629cbc310f3834e4">  219</a></span><span class="preprocessor">#define FMC_SDSR_MODE_POWER_DOWN        2</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">/* Mode shift */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga39d4d13ce370c5fb8929ddd82e044cd7">  222</a></span><span class="preprocessor">#define FMC_SDSR_MODE2_SHIFT            3</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gae5773d51269b36312a9e56e56ab34565">  223</a></span><span class="preprocessor">#define FMC_SDSR_MODE1_SHIFT            1</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/* RE: Refresh Error */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga6122b8dc3cac5ac09342b843b36ae36d">  226</a></span><span class="preprocessor">#define FMC_SDSR_RE                     (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/* Helper function for setting the timing parameters */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="structsdram__timing.html">  229</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structsdram__timing.html">sdram_timing</a> {</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="structsdram__timing.html#a043a9038c7fd4efe7396342ef2f90306">  230</a></span>        <span class="keywordtype">int</span> <a class="code hl_variable" href="structsdram__timing.html#a043a9038c7fd4efe7396342ef2f90306">trcd</a>;               <span class="comment">/* RCD Delay */</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="structsdram__timing.html#a66c55ce3fc509e59fc5cfbbbd68da662">  231</a></span>        <span class="keywordtype">int</span> <a class="code hl_variable" href="structsdram__timing.html#a66c55ce3fc509e59fc5cfbbbd68da662">trp</a>;                <span class="comment">/* RP Delay */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="structsdram__timing.html#ab0dcc72c48b8feda1688e814e57f6428">  232</a></span>        <span class="keywordtype">int</span> <a class="code hl_variable" href="structsdram__timing.html#ab0dcc72c48b8feda1688e814e57f6428">twr</a>;                <span class="comment">/* Write Recovery Time */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="structsdram__timing.html#ac4e352e1b1e1d6260b860080b97db667">  233</a></span>        <span class="keywordtype">int</span> <a class="code hl_variable" href="structsdram__timing.html#ac4e352e1b1e1d6260b860080b97db667">trc</a>;                <span class="comment">/* Row Cycle Delay */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="structsdram__timing.html#a37f41b6007e8e3b09b9fc3142bc4dad3">  234</a></span>        <span class="keywordtype">int</span> <a class="code hl_variable" href="structsdram__timing.html#a37f41b6007e8e3b09b9fc3142bc4dad3">tras</a>;               <span class="comment">/* Self Refresh TIme */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="structsdram__timing.html#abe8a1f1eba9a1b6fccff1c17a55d760c">  235</a></span>        <span class="keywordtype">int</span> <a class="code hl_variable" href="structsdram__timing.html#abe8a1f1eba9a1b6fccff1c17a55d760c">txsr</a>;               <span class="comment">/* Exit Self Refresh Time */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="structsdram__timing.html#a4663054b8681dd65c5e994eaf035795c">  236</a></span>        <span class="keywordtype">int</span> <a class="code hl_variable" href="structsdram__timing.html#a4663054b8681dd65c5e994eaf035795c">tmrd</a>;               <span class="comment">/* Load to Active delay */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>};</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">/* Mode register parameters */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga96b8cd4420624b271acaae0109fc4778">  240</a></span><span class="preprocessor">#define SDRAM_MODE_BURST_LENGTH_1               ((uint16_t)0x0000)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga6adeddcc8c666e01abf9a1da882606fc">  241</a></span><span class="preprocessor">#define SDRAM_MODE_BURST_LENGTH_2               ((uint16_t)0x0001)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga0fe7e3b9d71c3f4015b8986d442ca117">  242</a></span><span class="preprocessor">#define SDRAM_MODE_BURST_LENGTH_4               ((uint16_t)0x0002)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga79932f2ae1c529d14161beb9ca60e075">  243</a></span><span class="preprocessor">#define SDRAM_MODE_BURST_LENGTH_8               ((uint16_t)0x0004)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga97eeb2e7b02d9ac3cd52d5c66af2b5ce">  244</a></span><span class="preprocessor">#define SDRAM_MODE_BURST_TYPE_SEQUENTIAL        ((uint16_t)0x0000)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga8f3e3d2526bb568db10395cbca0b8e4e">  245</a></span><span class="preprocessor">#define SDRAM_MODE_BURST_TYPE_INTERLEAVED       ((uint16_t)0x0008)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga15ffbec1c3389bdef460f51b31693c70">  246</a></span><span class="preprocessor">#define SDRAM_MODE_CAS_LATENCY_2                ((uint16_t)0x0020)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gaf8194439b52007c8cdecd64bac4f2dc8">  247</a></span><span class="preprocessor">#define SDRAM_MODE_CAS_LATENCY_3                ((uint16_t)0x0030)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gae50f54eb8d15e9eaae010bbdbd5c6e1b">  248</a></span><span class="preprocessor">#define SDRAM_MODE_OPERATING_MODE_STANDARD      ((uint16_t)0x0000)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gaa30a0f1427d709f67f116c028f009d94">  249</a></span><span class="preprocessor">#define SDRAM_MODE_WRITEBURST_MODE_PROGRAMMED   ((uint16_t)0x0000)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga17af0c997d402a6debf6a31bf19c1d41">  250</a></span><span class="preprocessor">#define SDRAM_MODE_WRITEBURST_MODE_SINGLE       ((uint16_t)0x0200)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga7697862636ad38e8bac2e4e9591fd5dd">  252</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="group__fmc__defines.html#ga7697862636ad38e8bac2e4e9591fd5dd">fmc_sdram_bank</a> { <a class="code hl_enumvalue" href="group__fmc__defines.html#gga7697862636ad38e8bac2e4e9591fd5dda0927772c4f0be8d4de98df18fe6e4bd6">SDRAM_BANK1</a>, <a class="code hl_enumvalue" href="group__fmc__defines.html#gga7697862636ad38e8bac2e4e9591fd5dda5c1f83a85fe64a1f6a300a9c1a25cfc5">SDRAM_BANK2</a>, <a class="code hl_enumvalue" href="group__fmc__defines.html#gga7697862636ad38e8bac2e4e9591fd5ddaf53ec0986324a6697d4825c8be0478ac">SDRAM_BOTH_BANKS</a> };</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#ga8b33fbb7358ddc1d91de19de9255f239">  253</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="group__fmc__defines.html#ga8b33fbb7358ddc1d91de19de9255f239">fmc_sdram_command</a> { <a class="code hl_enumvalue" href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239a3debe7a9f86e2ababdbb3eadf01b8dba">SDRAM_CLK_CONF</a>, <a class="code hl_enumvalue" href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239a3781d93a22a1f68806154b6de323ca53">SDRAM_NORMAL</a>, <a class="code hl_enumvalue" href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239a2c0887973aa33b8fa7872354c126b753">SDRAM_PALL</a>,</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239a423d080069db8404a71a0535cad7e2d7">  254</a></span>                         <a class="code hl_enumvalue" href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239a423d080069db8404a71a0535cad7e2d7">SDRAM_AUTO_REFRESH</a>, <a class="code hl_enumvalue" href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239ae8ca4c8c6bdd2dfbc81710e3b484ed60">SDRAM_LOAD_MODE</a>,</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239a7a5bba46e7a6c2191171ad47de92c47d">  255</a></span>                         <a class="code hl_enumvalue" href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239abf24b0bc7c8123e94b427997ac326a28">SDRAM_SELF_REFRESH</a>, <a class="code hl_enumvalue" href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239a7a5bba46e7a6c2191171ad47de92c47d">SDRAM_POWER_DOWN</a> };</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">/* Send an array of timing parameters (indices above) to create SDTR register</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * value</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><a class="code hl_define" href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>uint32_t <a class="code hl_function" href="group__fmc__defines.html#ga62b47f701175fba00a77c4aa28ddfc09">sdram_timing</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structsdram__timing.html">sdram_timing</a> *t);</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__fmc__defines.html#gabb4e029a61d010276e4ba89117c1d40b">sdram_command</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__fmc__defines.html#ga7697862636ad38e8bac2e4e9591fd5dd">fmc_sdram_bank</a> bank, <span class="keyword">enum</span> <a class="code hl_enumeration" href="group__fmc__defines.html#ga8b33fbb7358ddc1d91de19de9255f239">fmc_sdram_command</a> cmd,</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>                        <span class="keywordtype">int</span> autorefresh, <span class="keywordtype">int</span> modereg);</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><a class="code hl_define" href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#endif</span><span class="comment"></span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="ttc" id="acommon_8h_html_a67019e6c1b6d267f6f85fbb577f0f286"><div class="ttname"><a href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="ttdeci">#define END_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00034">common.h:34</a></div></div>
<div class="ttc" id="acommon_8h_html_acd011fce71bdd0f1884aa638d921487a"><div class="ttname"><a href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="ttdeci">#define BEGIN_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00033">common.h:33</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_ga62b47f701175fba00a77c4aa28ddfc09"><div class="ttname"><a href="group__fmc__defines.html#ga62b47f701175fba00a77c4aa28ddfc09">sdram_timing</a></div><div class="ttdeci">uint32_t sdram_timing(struct sdram_timing *t)</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8c_source.html#l00043">fmc_common_f47.c:43</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_ga7697862636ad38e8bac2e4e9591fd5dd"><div class="ttname"><a href="group__fmc__defines.html#ga7697862636ad38e8bac2e4e9591fd5dd">fmc_sdram_bank</a></div><div class="ttdeci">fmc_sdram_bank</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00252">fmc_common_f47.h:252</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_ga8b33fbb7358ddc1d91de19de9255f239"><div class="ttname"><a href="group__fmc__defines.html#ga8b33fbb7358ddc1d91de19de9255f239">fmc_sdram_command</a></div><div class="ttdeci">fmc_sdram_command</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00253">fmc_common_f47.h:253</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_gabb4e029a61d010276e4ba89117c1d40b"><div class="ttname"><a href="group__fmc__defines.html#gabb4e029a61d010276e4ba89117c1d40b">sdram_command</a></div><div class="ttdeci">void sdram_command(enum fmc_sdram_bank bank, enum fmc_sdram_command cmd, int autorefresh, int modereg)</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8c_source.html#l00063">fmc_common_f47.c:63</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_gga7697862636ad38e8bac2e4e9591fd5dda0927772c4f0be8d4de98df18fe6e4bd6"><div class="ttname"><a href="group__fmc__defines.html#gga7697862636ad38e8bac2e4e9591fd5dda0927772c4f0be8d4de98df18fe6e4bd6">SDRAM_BANK1</a></div><div class="ttdeci">@ SDRAM_BANK1</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00252">fmc_common_f47.h:252</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_gga7697862636ad38e8bac2e4e9591fd5dda5c1f83a85fe64a1f6a300a9c1a25cfc5"><div class="ttname"><a href="group__fmc__defines.html#gga7697862636ad38e8bac2e4e9591fd5dda5c1f83a85fe64a1f6a300a9c1a25cfc5">SDRAM_BANK2</a></div><div class="ttdeci">@ SDRAM_BANK2</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00252">fmc_common_f47.h:252</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_gga7697862636ad38e8bac2e4e9591fd5ddaf53ec0986324a6697d4825c8be0478ac"><div class="ttname"><a href="group__fmc__defines.html#gga7697862636ad38e8bac2e4e9591fd5ddaf53ec0986324a6697d4825c8be0478ac">SDRAM_BOTH_BANKS</a></div><div class="ttdeci">@ SDRAM_BOTH_BANKS</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00252">fmc_common_f47.h:252</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_gga8b33fbb7358ddc1d91de19de9255f239a2c0887973aa33b8fa7872354c126b753"><div class="ttname"><a href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239a2c0887973aa33b8fa7872354c126b753">SDRAM_PALL</a></div><div class="ttdeci">@ SDRAM_PALL</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00253">fmc_common_f47.h:253</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_gga8b33fbb7358ddc1d91de19de9255f239a3781d93a22a1f68806154b6de323ca53"><div class="ttname"><a href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239a3781d93a22a1f68806154b6de323ca53">SDRAM_NORMAL</a></div><div class="ttdeci">@ SDRAM_NORMAL</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00253">fmc_common_f47.h:253</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_gga8b33fbb7358ddc1d91de19de9255f239a3debe7a9f86e2ababdbb3eadf01b8dba"><div class="ttname"><a href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239a3debe7a9f86e2ababdbb3eadf01b8dba">SDRAM_CLK_CONF</a></div><div class="ttdeci">@ SDRAM_CLK_CONF</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00253">fmc_common_f47.h:253</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_gga8b33fbb7358ddc1d91de19de9255f239a423d080069db8404a71a0535cad7e2d7"><div class="ttname"><a href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239a423d080069db8404a71a0535cad7e2d7">SDRAM_AUTO_REFRESH</a></div><div class="ttdeci">@ SDRAM_AUTO_REFRESH</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00254">fmc_common_f47.h:254</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_gga8b33fbb7358ddc1d91de19de9255f239a7a5bba46e7a6c2191171ad47de92c47d"><div class="ttname"><a href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239a7a5bba46e7a6c2191171ad47de92c47d">SDRAM_POWER_DOWN</a></div><div class="ttdeci">@ SDRAM_POWER_DOWN</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00255">fmc_common_f47.h:255</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_gga8b33fbb7358ddc1d91de19de9255f239abf24b0bc7c8123e94b427997ac326a28"><div class="ttname"><a href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239abf24b0bc7c8123e94b427997ac326a28">SDRAM_SELF_REFRESH</a></div><div class="ttdeci">@ SDRAM_SELF_REFRESH</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00255">fmc_common_f47.h:255</a></div></div>
<div class="ttc" id="agroup__fmc__defines_html_gga8b33fbb7358ddc1d91de19de9255f239ae8ca4c8c6bdd2dfbc81710e3b484ed60"><div class="ttname"><a href="group__fmc__defines.html#gga8b33fbb7358ddc1d91de19de9255f239ae8ca4c8c6bdd2dfbc81710e3b484ed60">SDRAM_LOAD_MODE</a></div><div class="ttdeci">@ SDRAM_LOAD_MODE</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00254">fmc_common_f47.h:254</a></div></div>
<div class="ttc" id="astructsdram__timing_html"><div class="ttname"><a href="structsdram__timing.html">sdram_timing</a></div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00229">fmc_common_f47.h:229</a></div></div>
<div class="ttc" id="astructsdram__timing_html_a043a9038c7fd4efe7396342ef2f90306"><div class="ttname"><a href="structsdram__timing.html#a043a9038c7fd4efe7396342ef2f90306">sdram_timing::trcd</a></div><div class="ttdeci">int trcd</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00230">fmc_common_f47.h:230</a></div></div>
<div class="ttc" id="astructsdram__timing_html_a37f41b6007e8e3b09b9fc3142bc4dad3"><div class="ttname"><a href="structsdram__timing.html#a37f41b6007e8e3b09b9fc3142bc4dad3">sdram_timing::tras</a></div><div class="ttdeci">int tras</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00234">fmc_common_f47.h:234</a></div></div>
<div class="ttc" id="astructsdram__timing_html_a4663054b8681dd65c5e994eaf035795c"><div class="ttname"><a href="structsdram__timing.html#a4663054b8681dd65c5e994eaf035795c">sdram_timing::tmrd</a></div><div class="ttdeci">int tmrd</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00236">fmc_common_f47.h:236</a></div></div>
<div class="ttc" id="astructsdram__timing_html_a66c55ce3fc509e59fc5cfbbbd68da662"><div class="ttname"><a href="structsdram__timing.html#a66c55ce3fc509e59fc5cfbbbd68da662">sdram_timing::trp</a></div><div class="ttdeci">int trp</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00231">fmc_common_f47.h:231</a></div></div>
<div class="ttc" id="astructsdram__timing_html_ab0dcc72c48b8feda1688e814e57f6428"><div class="ttname"><a href="structsdram__timing.html#ab0dcc72c48b8feda1688e814e57f6428">sdram_timing::twr</a></div><div class="ttdeci">int twr</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00232">fmc_common_f47.h:232</a></div></div>
<div class="ttc" id="astructsdram__timing_html_abe8a1f1eba9a1b6fccff1c17a55d760c"><div class="ttname"><a href="structsdram__timing.html#abe8a1f1eba9a1b6fccff1c17a55d760c">sdram_timing::txsr</a></div><div class="ttdeci">int txsr</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00235">fmc_common_f47.h:235</a></div></div>
<div class="ttc" id="astructsdram__timing_html_ac4e352e1b1e1d6260b860080b97db667"><div class="ttname"><a href="structsdram__timing.html#ac4e352e1b1e1d6260b860080b97db667">sdram_timing::trc</a></div><div class="ttdeci">int trc</div><div class="ttdef"><b>Definition:</b> <a href="fmc__common__f47_8h_source.html#l00233">fmc_common_f47.h:233</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_f1e5530a7e66c302e9dbc049fc6df9a4.html">common</a></li><li class="navelem"><a class="el" href="fmc__common__f47_8h.html">fmc_common_f47.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:55 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
