module top_module( 
    input [31:0] in,
    output [31:0] out );

    // Reverse byte ordering
    assign out[31:24] = in[7:0];    // Dddddddd
    assign out[23:16] = in[15:8];   // Cccccccc
    assign out[15:8] = in[23:16];   // Bbbbbbbb
    assign out[7:0] = in[31:24];    // Aaaaaaaa

endmodule