{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1727229399284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1727229399286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 21:56:39 2024 " "Processing started: Tue Sep 24 21:56:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1727229399286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1727229399286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1_qsim " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1727229399286 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1727229399480 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab1.bdf 1 1 " "Using design file lab1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727229399540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1727229399540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1727229399541 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onebitcomparator.vhd 2 1 " "Using design file onebitcomparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "H:/CEG3155/Lab1/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727229399879 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "H:/CEG3155/Lab1/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727229399879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1727229399879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator oneBitComparator:inst4 " "Elaborating entity \"oneBitComparator\" for hierarchy \"oneBitComparator:inst4\"" {  } { { "lab1.bdf" "inst4" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 408 728 912 520 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1727229399882 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_EQ onebitcomparator.vhd(35) " "VHDL Signal Declaration warning at onebitcomparator.vhd(35): used implicit default value for signal \"o_EQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "onebitcomparator.vhd" "" { Text "H:/CEG3155/Lab1/onebitcomparator.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1727229399884 "|lab1|oneBitComparator:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_EQ onebitcomparator.vhd(40) " "Verilog HDL or VHDL warning at onebitcomparator.vhd(40): object \"int_EQ\" assigned a value but never read" {  } { { "onebitcomparator.vhd" "" { Text "H:/CEG3155/Lab1/onebitcomparator.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1727229399887 "|lab1|oneBitComparator:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "register8bit.vhd 2 1 " "Using design file register8bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8bit-Behaviour " "Found design unit 1: register8bit-Behaviour" {  } { { "register8bit.vhd" "" { Text "H:/CEG3155/Lab1/register8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727229399934 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8bit " "Found entity 1: register8bit" {  } { { "register8bit.vhd" "" { Text "H:/CEG3155/Lab1/register8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727229399934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1727229399934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8bit register8bit:inst2 " "Elaborating entity \"register8bit\" for hierarchy \"register8bit:inst2\"" {  } { { "lab1.bdf" "inst2" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 232 1000 1184 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1727229399934 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dff_enable.vhd 2 1 " "Using design file dff_enable.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_Enable-Behaviour " "Found design unit 1: DFF_Enable-Behaviour" {  } { { "dff_enable.vhd" "" { Text "H:/CEG3155/Lab1/dff_enable.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727229399948 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_Enable " "Found entity 1: DFF_Enable" {  } { { "dff_enable.vhd" "" { Text "H:/CEG3155/Lab1/dff_enable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727229399948 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1727229399948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_Enable register8bit:inst2\|DFF_Enable:b7 " "Elaborating entity \"DFF_Enable\" for hierarchy \"register8bit:inst2\|DFF_Enable:b7\"" {  } { { "register8bit.vhd" "b7" { Text "H:/CEG3155/Lab1/register8bit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1727229399949 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2bit.vhd 2 1 " "Using design file mux2bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2bit-Behavioral " "Found design unit 1: mux2bit-Behavioral" {  } { { "mux2bit.vhd" "" { Text "H:/CEG3155/Lab1/mux2bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727229399965 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2bit " "Found entity 1: mux2bit" {  } { { "mux2bit.vhd" "" { Text "H:/CEG3155/Lab1/mux2bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727229399965 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1727229399965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2bit mux2bit:inst6 " "Elaborating entity \"mux2bit\" for hierarchy \"mux2bit:inst6\"" {  } { { "lab1.bdf" "inst6" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 232 688 872 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1727229399968 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rshregister8bit.vhd 2 1 " "Using design file rshregister8bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rshregister8bit-rtl " "Found design unit 1: rshregister8bit-rtl" {  } { { "rshregister8bit.vhd" "" { Text "H:/CEG3155/Lab1/rshregister8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727229399982 ""} { "Info" "ISGN_ENTITY_NAME" "1 rshregister8bit " "Found entity 1: rshregister8bit" {  } { { "rshregister8bit.vhd" "" { Text "H:/CEG3155/Lab1/rshregister8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727229399982 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1727229399982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rshregister8bit rshregister8bit:inst5 " "Elaborating entity \"rshregister8bit\" for hierarchy \"rshregister8bit:inst5\"" {  } { { "lab1.bdf" "inst5" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 360 392 576 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1727229399983 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lshregister8bit.vhd 2 1 " "Using design file lshregister8bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lshregister8bit-rtl " "Found design unit 1: lshregister8bit-rtl" {  } { { "lshregister8bit.vhd" "" { Text "H:/CEG3155/Lab1/lshregister8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727229400001 ""} { "Info" "ISGN_ENTITY_NAME" "1 lshregister8bit " "Found entity 1: lshregister8bit" {  } { { "lshregister8bit.vhd" "" { Text "H:/CEG3155/Lab1/lshregister8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1727229400001 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1727229400001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshregister8bit lshregister8bit:inst " "Elaborating entity \"lshregister8bit\" for hierarchy \"lshregister8bit:inst\"" {  } { { "lab1.bdf" "inst" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 232 392 576 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1727229400002 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "24 " "24 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1727229400456 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LeqR GND " "Pin \"LeqR\" is stuck at GND" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 464 1016 1192 480 "LeqR" "" } { 456 912 1016 472 "LeqR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1727229400518 "|lab1|LeqR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1727229400518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1727229400597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1727229400974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229400974 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "right " "No output dependent on input pin \"right\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 512 400 568 528 "right" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|right"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rm\[7\] " "No output dependent on input pin \"Rm\[7\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Rm[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rm\[6\] " "No output dependent on input pin \"Rm\[6\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Rm[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rm\[5\] " "No output dependent on input pin \"Rm\[5\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Rm[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rm\[4\] " "No output dependent on input pin \"Rm\[4\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Rm[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rm\[3\] " "No output dependent on input pin \"Rm\[3\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Rm[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rm\[2\] " "No output dependent on input pin \"Rm\[2\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Rm[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rm\[1\] " "No output dependent on input pin \"Rm\[1\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Rm[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rm\[0\] " "No output dependent on input pin \"Rm\[0\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 432 112 280 448 "Rm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Rm[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Lm\[7\] " "No output dependent on input pin \"Lm\[7\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 304 112 280 320 "Lm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Lm[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Lm\[6\] " "No output dependent on input pin \"Lm\[6\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 304 112 280 320 "Lm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Lm[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Lm\[5\] " "No output dependent on input pin \"Lm\[5\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 304 112 280 320 "Lm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Lm[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Lm\[4\] " "No output dependent on input pin \"Lm\[4\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 304 112 280 320 "Lm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Lm[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Lm\[3\] " "No output dependent on input pin \"Lm\[3\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 304 112 280 320 "Lm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Lm[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Lm\[2\] " "No output dependent on input pin \"Lm\[2\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 304 112 280 320 "Lm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Lm[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Lm\[1\] " "No output dependent on input pin \"Lm\[1\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 304 112 280 320 "Lm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Lm[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Lm\[0\] " "No output dependent on input pin \"Lm\[0\]\"" {  } { { "lab1.bdf" "" { Schematic "H:/CEG3155/Lab1/lab1.bdf" { { 304 112 280 320 "Lm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1727229414685 "|lab1|Lm[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1727229414685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1727229414688 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1727229414688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1727229414688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1727229414688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1727229414779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 21:56:54 2024 " "Processing ended: Tue Sep 24 21:56:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1727229414779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1727229414779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1727229414779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1727229414779 ""}
