

================================================================
== Vivado HLS Report for 'fir2dim_hwa'
================================================================
* Date:           Sun May 14 10:46:16 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_fir2dim
* Solution:       fir2dim
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  137|  137|  138|  138|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  135|  135|        55|         27|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    143|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     696|    690|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    840|
|Register         |        -|      -|    1418|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    2114|   1673|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |fir2dim_hwa_fadd_bkb_U1  |fir2dim_hwa_fadd_bkb  |        0|      2|  205|  205|
    |fir2dim_hwa_fadd_bkb_U2  |fir2dim_hwa_fadd_bkb  |        0|      2|  205|  205|
    |fir2dim_hwa_fmul_cud_U3  |fir2dim_hwa_fmul_cud  |        0|      3|  143|  140|
    |fir2dim_hwa_fmul_cud_U4  |fir2dim_hwa_fmul_cud  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     10|  696|  690|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |k_1_fu_546_p2               |     +    |      0|  0|   3|           3|           1|
    |sum4_0_2_fu_665_p2          |     +    |      0|  0|   6|           6|           6|
    |sum4_1_2_fu_675_p2          |     +    |      0|  0|   6|           6|           6|
    |sum4_2_2_fu_685_p2          |     +    |      0|  0|   6|           6|           6|
    |sum4_3_2_fu_695_p2          |     +    |      0|  0|   6|           6|           6|
    |sum4_fu_645_p2              |     +    |      0|  0|   6|           5|           6|
    |sum8_0_1_fu_715_p2          |     +    |      0|  0|   6|           6|           6|
    |sum8_0_2_fu_725_p2          |     +    |      0|  0|   6|           6|           6|
    |sum8_1_2_fu_738_p2          |     +    |      0|  0|   7|           4|           7|
    |sum8_2_2_fu_752_p2          |     +    |      0|  0|   7|           4|           7|
    |sum8_3_2_fu_766_p2          |     +    |      0|  0|   7|           4|           7|
    |sum8_fu_705_p2              |     +    |      0|  0|   6|           6|           6|
    |sum_0_1_fu_595_p2           |     +    |      0|  0|   6|           5|           6|
    |sum_0_2_fu_605_p2           |     +    |      0|  0|   6|           5|           6|
    |sum_1_2_fu_615_p2           |     +    |      0|  0|   6|           5|           6|
    |sum_2_2_fu_625_p2           |     +    |      0|  0|   6|           5|           6|
    |sum_3_2_fu_635_p2           |     +    |      0|  0|   6|           5|           6|
    |tmp_2_fu_786_p2             |     +    |      0|  0|   5|           3|           5|
    |tmp_3_fu_584_p2             |     +    |      0|  0|   6|           5|           6|
    |tmp_fu_578_p2               |     -    |      0|  0|   6|           6|           6|
    |exitcond1_fu_540_p2         |   icmp   |      0|  0|   2|           3|           4|
    |poutput_0_idx1_1_fu_802_p2  |    or    |      0|  0|   4|           4|           2|
    |poutput_0_idx1_2_fu_812_p2  |    or    |      0|  0|   4|           4|           2|
    |poutput_0_idx1_s_fu_792_p2  |    or    |      0|  0|   4|           4|           1|
    |sum4_0_1_fu_655_p2          |    xor   |      0|  0|  10|           6|           7|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 143|         122|         133|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |   24|         30|    1|         30|
    |ap_enable_reg_pp0_iter2     |    1|          2|    1|          2|
    |fir2dim_input_Addr_A_orig   |  256|         28|   32|        896|
    |fir2dim_output_Addr_A_orig  |   32|          5|   32|        160|
    |fir2dim_output_Din_A        |   32|          4|   32|        128|
    |fir2dim_output_WEN_A        |    4|          2|    4|          8|
    |grp_fu_388_p0               |   64|         11|   32|        352|
    |grp_fu_388_p1               |  160|         19|   32|        608|
    |grp_fu_393_p0               |   32|          7|   32|        224|
    |grp_fu_393_p1               |   96|         12|   32|        384|
    |grp_fu_397_p0               |   32|          5|   32|        160|
    |grp_fu_397_p1               |   32|          7|   32|        224|
    |grp_fu_403_p0               |   32|          5|   32|        160|
    |grp_fu_403_p1               |   32|          5|   32|        160|
    |k_phi_fu_368_p4             |    3|          2|    3|          6|
    |k_reg_364                   |    3|          2|    3|          6|
    |poutput_0_idx_reg_376       |    5|          2|    5|         10|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  840|        148|  369|       3518|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  29|   0|   29|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond1_reg_867  |   1|   0|    1|          0|
    |exitcond1_reg_867                            |   1|   0|    1|          0|
    |k_1_reg_871                                  |   3|   0|    3|          0|
    |k_reg_364                                    |   3|   0|    3|          0|
    |poutput_0_idx_reg_376                        |   5|   0|    5|          0|
    |reg_409                                      |  32|   0|   32|          0|
    |reg_417                                      |  32|   0|   32|          0|
    |reg_423                                      |  32|   0|   32|          0|
    |reg_429                                      |  32|   0|   32|          0|
    |reg_437                                      |  32|   0|   32|          0|
    |reg_443                                      |  32|   0|   32|          0|
    |reg_449                                      |  32|   0|   32|          0|
    |reg_455                                      |  32|   0|   32|          0|
    |reg_461                                      |  32|   0|   32|          0|
    |reg_467                                      |  32|   0|   32|          0|
    |reg_473                                      |  32|   0|   32|          0|
    |reg_478                                      |  32|   0|   32|          0|
    |reg_483                                      |  32|   0|   32|          0|
    |reg_488                                      |  32|   0|   32|          0|
    |reg_493                                      |  32|   0|   32|          0|
    |reg_498                                      |  32|   0|   32|          0|
    |reg_504                                      |  32|   0|   32|          0|
    |reg_510                                      |  32|   0|   32|          0|
    |reg_516                                      |  32|   0|   32|          0|
    |reg_523                                      |  32|   0|   32|          0|
    |reg_529                                      |  32|   0|   32|          0|
    |reg_534                                      |  32|   0|   32|          0|
    |sum_0_1_reg_899                              |   5|   0|    6|          1|
    |sum_0_2_reg_909                              |   5|   0|    6|          1|
    |sum_1_2_reg_919                              |   5|   0|    6|          1|
    |tmp_10_0_1_reg_1054                          |  32|   0|   32|          0|
    |tmp_10_0_2_reg_1079                          |  32|   0|   32|          0|
    |tmp_10_1_1_reg_1059                          |  32|   0|   32|          0|
    |tmp_10_1_2_reg_1084                          |  32|   0|   32|          0|
    |tmp_10_1_reg_1029                            |  32|   0|   32|          0|
    |tmp_10_2_1_reg_1069                          |  32|   0|   32|          0|
    |tmp_10_2_2_reg_1089                          |  32|   0|   32|          0|
    |tmp_10_2_reg_1039                            |  32|   0|   32|          0|
    |tmp_10_3_1_reg_1074                          |  32|   0|   32|          0|
    |tmp_10_3_2_reg_1094                          |  32|   0|   32|          0|
    |tmp_10_3_reg_1044                            |  32|   0|   32|          0|
    |tmp_10_reg_1104                              |   4|   0|    4|          0|
    |tmp_1_2_3_reg_1099                           |  32|   0|   32|          0|
    |tmp_2_reg_1111                               |   5|   0|    5|          0|
    |tmp_5_reg_1024                               |  32|   0|   32|          0|
    |tmp_6_3_2_reg_954                            |  32|   0|   32|          0|
    |tmp_9_0_1_reg_979                            |  32|   0|   32|          0|
    |tmp_9_0_2_reg_994                            |  32|   0|   32|          0|
    |tmp_9_1_2_reg_1004                           |  32|   0|   32|          0|
    |tmp_9_2_1_reg_989                            |  32|   0|   32|          0|
    |tmp_9_2_2_reg_1014                           |  32|   0|   32|          0|
    |tmp_9_2_reg_969                              |  32|   0|   32|          0|
    |tmp_reg_876                                  |   5|   0|    6|          1|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1418|   0| 1422|          4|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   fir2dim_hwa  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   fir2dim_hwa  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   fir2dim_hwa  | return value |
|ap_done                | out |    1| ap_ctrl_hs |   fir2dim_hwa  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   fir2dim_hwa  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   fir2dim_hwa  | return value |
|fir2dim_input_Addr_A   | out |   32|    bram    |  fir2dim_input |     array    |
|fir2dim_input_EN_A     | out |    1|    bram    |  fir2dim_input |     array    |
|fir2dim_input_WEN_A    | out |    4|    bram    |  fir2dim_input |     array    |
|fir2dim_input_Din_A    | out |   32|    bram    |  fir2dim_input |     array    |
|fir2dim_input_Dout_A   |  in |   32|    bram    |  fir2dim_input |     array    |
|fir2dim_input_Clk_A    | out |    1|    bram    |  fir2dim_input |     array    |
|fir2dim_input_Rst_A    | out |    1|    bram    |  fir2dim_input |     array    |
|fir2dim_output_Addr_A  | out |   32|    bram    | fir2dim_output |     array    |
|fir2dim_output_EN_A    | out |    1|    bram    | fir2dim_output |     array    |
|fir2dim_output_WEN_A   | out |    4|    bram    | fir2dim_output |     array    |
|fir2dim_output_Din_A   | out |   32|    bram    | fir2dim_output |     array    |
|fir2dim_output_Dout_A  |  in |   32|    bram    | fir2dim_output |     array    |
|fir2dim_output_Clk_A   | out |    1|    bram    | fir2dim_output |     array    |
|fir2dim_output_Rst_A   | out |    1|    bram    | fir2dim_output |     array    |
+-----------------------+-----+-----+------------+----------------+--------------+

