$date
	Mon Sep 01 16:30:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! Y0 $end
$var wire 1 " Y1 $end
$var reg 1 # IN $end
$var reg 1 $ S $end
$scope module newDEMUX $end
$var wire 1 % i $end
$var wire 1 & sel $end
$var wire 1 ! y0 $end
$var wire 1 " y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#5
1!
1#
1%
#10
0!
1"
1$
1&
#15
0"
0#
0%
#20
