###############################################################
#  Generated by:      Cadence Encounter 09.12-s159_1
#  OS:                Linux x86_64(Host ID eecad41)
#  Generated on:      Wed Feb 11 23:17:52 2015
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix adder_postCTS11 -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin \a_reg_reg[9] /CLK 
Endpoint:   \a_reg_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[9]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.200
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[9] v     |          | 0.000 |       |   0.100 |    0.096 | 
     | FE_PHC245_a_9_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.111 | 
     | FE_PHC322_a_9_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.137 |    0.133 | 
     | FE_PHC338_a_9_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.156 |    0.152 | 
     | FE_PHC303_a_9_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.179 |    0.175 | 
     | FE_PHC274_a_9_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.199 |    0.195 | 
     | \a_reg_reg[9]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.200 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.004 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.010 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.018 | 
     | \a_reg_reg[9] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.019 | 
     +-----------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin \a_reg_reg[7] /CLK 
Endpoint:   \a_reg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[7]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.200
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[7] v     |          | 0.000 |       |   0.100 |    0.096 | 
     | FE_PHC201_a_7_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.111 | 
     | FE_PHC223_a_7_ | A v -> Y v | BUFNIx08 | 0.014 | 0.017 |   0.133 |    0.129 | 
     | FE_PHC281_a_7_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.156 |    0.151 | 
     | FE_PHC252_a_7_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.176 |    0.171 | 
     | FE_PHC189_a_7_ | A v -> Y v | BUFNIx04 | 0.020 | 0.024 |   0.200 |    0.195 | 
     | \a_reg_reg[7]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.200 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.004 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.010 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.018 | 
     | \a_reg_reg[7] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.019 | 
     +-----------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin \a_reg_reg[8] /CLK 
Endpoint:   \a_reg_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[8]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.200
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[8] v     |          | 0.000 |       |   0.100 |    0.095 | 
     | FE_PHC213_a_8_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.110 | 
     | FE_PHC298_a_8_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.138 |    0.133 | 
     | FE_PHC320_a_8_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.156 |    0.151 | 
     | FE_PHC268_a_8_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.179 |    0.175 | 
     | FE_PHC234_a_8_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.200 |    0.195 | 
     | \a_reg_reg[8]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.200 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.005 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.011 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.019 | 
     | \a_reg_reg[8] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.020 | 
     +-----------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin \a_reg_reg[2] /CLK 
Endpoint:   \a_reg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.201
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[2] v     |          | 0.000 |       |   0.100 |    0.095 | 
     | FE_PHC240_a_2_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.110 | 
     | FE_PHC328_a_2_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.135 |    0.130 | 
     | FE_PHC343_a_2_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.156 |    0.151 | 
     | FE_PHC304_a_2_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.179 |    0.174 | 
     | FE_PHC275_a_2_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.200 |    0.195 | 
     | \a_reg_reg[2]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.201 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.005 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.011 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.019 | 
     | \a_reg_reg[2] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.020 | 
     +-----------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin \b_reg_reg[10] /CLK 
Endpoint:   \b_reg_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[10]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.201
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[10] v    |          | 0.000 |       |   0.100 |    0.095 | 
     | FE_PHC244_b_10_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.110 | 
     | FE_PHC326_b_10_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.135 |    0.130 | 
     | FE_PHC340_b_10_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.157 |    0.152 | 
     | FE_PHC302_b_10_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.180 |    0.175 | 
     | FE_PHC273_b_10_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.200 |    0.195 | 
     | \b_reg_reg[10]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.201 |    0.195 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.005 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.011 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.019 | 
     | \b_reg_reg[10] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.020 | 
     +------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin \b_reg_reg[5] /CLK 
Endpoint:   \b_reg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[5]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.202
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[5] v     |          | 0.000 |       |   0.100 |    0.094 | 
     | FE_PHC186_b_5_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.110 | 
     | FE_PHC291_b_5_ | A v -> Y v | BUFNIx04 | 0.017 | 0.021 |   0.137 |    0.131 | 
     | FE_PHC259_b_5_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.158 |    0.152 | 
     | FE_PHC220_b_5_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.181 |    0.175 | 
     | FE_PHC191_b_5_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.201 |    0.195 | 
     | \b_reg_reg[5]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.202 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.006 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.012 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.020 | 
     | \b_reg_reg[5] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.021 | 
     +-----------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin \a_reg_reg[6] /CLK 
Endpoint:   \a_reg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[6]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.202
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[6] v     |          | 0.000 |       |   0.100 |    0.094 | 
     | FE_PHC188_a_6_ | A v -> Y v | BUFNIx08 | 0.016 | 0.017 |   0.117 |    0.110 | 
     | FE_PHC190_a_6_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.136 |    0.130 | 
     | FE_PHC288_a_6_ | A v -> Y v | BUFNIx04 | 0.017 | 0.021 |   0.157 |    0.151 | 
     | FE_PHC251_a_6_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.181 |    0.175 | 
     | FE_PHC216_a_6_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.201 |    0.195 | 
     | \a_reg_reg[6]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.202 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.006 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.012 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.020 | 
     | \a_reg_reg[6] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.021 | 
     +-----------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin \b_reg_reg[3] /CLK 
Endpoint:   \b_reg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.202
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[3] v     |          | 0.000 |       |   0.100 |    0.094 | 
     | FE_PHC243_b_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.110 | 
     | FE_PHC329_b_3_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.136 |    0.130 | 
     | FE_PHC344_b_3_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.157 |    0.151 | 
     | FE_PHC305_b_3_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.180 |    0.174 | 
     | FE_PHC276_b_3_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.201 |    0.195 | 
     | \b_reg_reg[3]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.202 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.006 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.012 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.020 | 
     | \b_reg_reg[3] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.021 | 
     +-----------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin \b_reg_reg[1] /CLK 
Endpoint:   \b_reg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.202
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[1] v     |          | 0.000 |       |   0.100 |    0.093 | 
     | FE_PHC197_b_1_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.109 | 
     | FE_PHC285_b_1_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    0.127 | 
     | FE_PHC250_b_1_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.157 |    0.150 | 
     | FE_PHC222_b_1_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.178 |    0.171 | 
     | FE_PHC177_b_1_ | A v -> Y v | BUFNIx03 | 0.020 | 0.025 |   0.202 |    0.195 | 
     | \b_reg_reg[1]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.202 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.007 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.013 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.021 | 
     | \b_reg_reg[1] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.022 | 
     +-----------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin \b_reg_reg[12] /CLK 
Endpoint:   \b_reg_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[12]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.203
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[12] v    |          | 0.000 |       |   0.100 |    0.093 | 
     | FE_PHC260_b_12_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.109 | 
     | FE_PHC286_b_12_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    0.127 | 
     | FE_PHC204_b_12_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.154 |    0.147 | 
     | FE_PHC227_b_12_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.177 |    0.169 | 
     | FE_PHC179_b_12_ | A v -> Y v | BUFNIx03 | 0.022 | 0.026 |   0.203 |    0.195 | 
     | \b_reg_reg[12]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.203 |    0.195 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.007 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.013 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.021 | 
     | \b_reg_reg[12] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.023 | 
     +------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin \a_reg_reg[11] /CLK 
Endpoint:   \a_reg_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[11]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.204
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[11] v    |          | 0.000 |       |   0.100 |    0.092 | 
     | FE_PHC290_a_11_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.107 | 
     | FE_PHC225_a_11_ | A v -> Y v | BUFNIx04 | 0.015 | 0.020 |   0.136 |    0.127 | 
     | FE_PHC258_a_11_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.157 |    0.149 | 
     | FE_PHC198_a_11_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.180 |    0.171 | 
     | FE_PHC183_a_11_ | A v -> Y v | BUFNIx03 | 0.019 | 0.024 |   0.204 |    0.195 | 
     | \a_reg_reg[11]  | D v        | DFFASx02 | 0.019 | 0.000 |   0.204 |    0.195 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.008 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.014 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.022 | 
     | \a_reg_reg[11] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.024 | 
     +------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin \a_reg_reg[1] /CLK 
Endpoint:   \a_reg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.207
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[1] v     |          | 0.000 |       |   0.100 |    0.089 | 
     | FE_PHC226_a_1_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.104 | 
     | FE_PHC287_a_1_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.138 |    0.127 | 
     | FE_PHC257_a_1_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.159 |    0.148 | 
     | FE_PHC202_a_1_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.182 |    0.170 | 
     | FE_PHC182_a_1_ | A v -> Y v | BUFNIx03 | 0.021 | 0.025 |   0.207 |    0.195 | 
     | \a_reg_reg[1]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.207 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.011 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.017 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.025 | 
     | \a_reg_reg[1] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.026 | 
     +-----------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin \b_reg_reg[2] /CLK 
Endpoint:   \b_reg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.206
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[2] v     |          | 0.000 |       |   0.100 |    0.089 | 
     | FE_PHC238_b_2_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    0.104 | 
     | FE_PHC321_b_2_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.136 |    0.125 | 
     | FE_PHC299_b_2_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.160 |    0.149 | 
     | FE_PHC270_b_2_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.181 |    0.170 | 
     | FE_PHC185_b_2_ | A v -> Y v | BUFNIx03 | 0.022 | 0.026 |   0.206 |    0.195 | 
     | \b_reg_reg[2]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.206 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.011 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.017 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.025 | 
     | \b_reg_reg[2] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.026 | 
     +-----------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin \a_reg_reg[3] /CLK 
Endpoint:   \a_reg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.213
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[3] v     |          | 0.000 |       |   0.100 |    0.082 | 
     | FE_PHC207_a_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.098 | 
     | FE_PHC296_a_3_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    0.116 | 
     | FE_PHC319_a_3_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.152 |    0.134 | 
     | FE_PHC332_a_3_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.170 |    0.152 | 
     | FE_PHC265_a_3_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.193 |    0.175 | 
     | FE_PHC235_a_3_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.213 |    0.195 | 
     | \a_reg_reg[3]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.213 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.018 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.024 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.032 | 
     | \a_reg_reg[3] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.033 | 
     +-----------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin \a_reg_reg[4] /CLK 
Endpoint:   \a_reg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[4]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.216
  Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[4] v     |          | 0.000 |       |   0.100 |    0.080 | 
     | FE_PHC208_a_4_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.096 | 
     | FE_PHC264_a_4_ | A v -> Y v | BUFNIx08 | 0.014 | 0.017 |   0.133 |    0.113 | 
     | FE_PHC330_a_4_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.153 |    0.133 | 
     | FE_PHC314_a_4_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.176 |    0.156 | 
     | FE_PHC292_a_4_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.196 |    0.175 | 
     | FE_PHC232_a_4_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.215 |    0.195 | 
     | \a_reg_reg[4]  | D v        | DFFASx02 | 0.016 | 0.000 |   0.216 |    0.196 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.020 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.026 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.034 | 
     | \a_reg_reg[4] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.035 | 
     +-----------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin \b_reg_reg[14] /CLK 
Endpoint:   \b_reg_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[14]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.216
  Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[14] v    |          | 0.000 |       |   0.100 |    0.080 | 
     | FE_PHC194_b_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    0.095 | 
     | FE_PHC214_b_14_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.133 |    0.113 | 
     | FE_PHC307_b_14_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.156 |    0.136 | 
     | FE_PHC277_b_14_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.175 |    0.155 | 
     | FE_PHC246_b_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.194 |    0.174 | 
     | FE_PHC173_b_14_ | A v -> Y v | BUFNIx03 | 0.017 | 0.022 |   0.216 |    0.196 | 
     | \b_reg_reg[14]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.216 |    0.196 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.020 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.026 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.034 | 
     | \b_reg_reg[14] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.036 | 
     +------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin \a_reg_reg[0] /CLK 
Endpoint:   \a_reg_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.217
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[0] v     |          | 0.000 |       |   0.100 |    0.078 | 
     | FE_PHC224_a_0_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.094 | 
     | FE_PHC283_a_0_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    0.112 | 
     | FE_PHC310_a_0_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.152 |    0.130 | 
     | FE_PHC255_a_0_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.171 |    0.150 | 
     | FE_PHC195_a_0_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.194 |    0.172 | 
     | FE_PHC181_a_0_ | A v -> Y v | BUFNIx03 | 0.019 | 0.024 |   0.217 |    0.196 | 
     | \a_reg_reg[0]  | D v        | DFFASx02 | 0.019 | 0.000 |   0.217 |    0.196 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.022 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.028 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.036 | 
     | \a_reg_reg[0] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.037 | 
     +-----------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin \a_reg_reg[15] /CLK 
Endpoint:   \a_reg_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[15]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.218
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[15] v    |          | 0.000 |       |   0.100 |    0.078 | 
     | FE_PHC196_a_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    0.093 | 
     | FE_PHC215_a_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.134 |    0.112 | 
     | FE_PHC331_a_15_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.152 |    0.130 | 
     | FE_PHC278_a_15_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.175 |    0.153 | 
     | FE_PHC248_a_15_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.194 |    0.172 | 
     | FE_PHC175_a_15_ | A v -> Y v | BUFNIx03 | 0.019 | 0.024 |   0.218 |    0.196 | 
     | \a_reg_reg[15]  | D v        | DFFASx02 | 0.019 | 0.000 |   0.218 |    0.196 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.022 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.028 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.036 | 
     | \a_reg_reg[15] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.037 | 
     +------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin \b_reg_reg[6] /CLK 
Endpoint:   \b_reg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[6]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.218
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[6] v     |          | 0.000 |       |   0.100 |    0.077 | 
     | FE_PHC206_b_6_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.093 | 
     | FE_PHC323_b_6_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.133 |    0.110 | 
     | FE_PHC346_b_6_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.156 |    0.133 | 
     | FE_PHC341_b_6_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.175 |    0.152 | 
     | FE_PHC261_b_6_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.198 |    0.175 | 
     | FE_PHC229_b_6_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.218 |    0.195 | 
     | \b_reg_reg[6]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.218 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.023 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.029 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.037 | 
     | \b_reg_reg[6] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.038 | 
     +-----------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin \b_reg_reg[15] /CLK 
Endpoint:   \b_reg_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[15]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.219
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[15] v    |          | 0.000 |       |   0.100 |    0.077 | 
     | FE_PHC289_b_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    0.092 | 
     | FE_PHC312_b_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.134 |    0.111 | 
     | FE_PHC174_b_15_ | A v -> Y v | BUFNIx03 | 0.017 | 0.022 |   0.155 |    0.132 | 
     | FE_PHC192_b_15_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.177 |    0.154 | 
     | FE_PHC256_b_15_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.198 |    0.175 | 
     | FE_PHC221_b_15_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.219 |    0.196 | 
     | \b_reg_reg[15]  | D v        | DFFASx02 | 0.016 | 0.000 |   0.219 |    0.196 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.023 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.029 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.037 | 
     | \b_reg_reg[15] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.038 | 
     +------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin \a_reg_reg[12] /CLK 
Endpoint:   \a_reg_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[12]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.220
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[12] v    |          | 0.000 |       |   0.100 |    0.076 | 
     | FE_PHC241_a_12_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.091 | 
     | FE_PHC349_a_12_ | A v -> Y v | BUFNIx04 | 0.015 | 0.020 |   0.135 |    0.111 | 
     | FE_PHC339_a_12_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.155 |    0.131 | 
     | FE_PHC325_a_12_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.176 |    0.152 | 
     | FE_PHC301_a_12_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.199 |    0.175 | 
     | FE_PHC272_a_12_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.219 |    0.195 | 
     | \a_reg_reg[12]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.220 |    0.196 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.024 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.030 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.038 | 
     | \a_reg_reg[12] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.039 | 
     +------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin \a_reg_reg[13] /CLK 
Endpoint:   \a_reg_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[13]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.220
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[13] v    |          | 0.000 |       |   0.100 |    0.076 | 
     | FE_PHC242_a_13_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.091 | 
     | FE_PHC347_a_13_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.135 |    0.111 | 
     | FE_PHC337_a_13_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.156 |    0.131 | 
     | FE_PHC324_a_13_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.176 |    0.152 | 
     | FE_PHC300_a_13_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.200 |    0.176 | 
     | FE_PHC271_a_13_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.220 |    0.195 | 
     | \a_reg_reg[13]  | D v        | DFFASx02 | 0.016 | 0.000 |   0.220 |    0.196 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.024 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.030 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.038 | 
     | \a_reg_reg[13] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.039 | 
     +------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin \b_reg_reg[9] /CLK 
Endpoint:   \b_reg_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[9]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.220
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[9] v     |          | 0.000 |       |   0.100 |    0.076 | 
     | FE_PHC199_b_9_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.092 | 
     | FE_PHC253_b_9_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    0.109 | 
     | FE_PHC308_b_9_ | A v -> Y v | BUFNIx04 | 0.021 | 0.023 |   0.157 |    0.132 | 
     | FE_PHC280_b_9_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.177 |    0.152 | 
     | FE_PHC218_b_9_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.196 |    0.171 | 
     | FE_PHC187_b_9_ | A v -> Y v | BUFNIx03 | 0.019 | 0.024 |   0.220 |    0.195 | 
     | \b_reg_reg[9]  | D v        | DFFASx02 | 0.019 | 0.000 |   0.220 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.024 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.030 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.038 | 
     | \b_reg_reg[9] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.039 | 
     +-----------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin \b_reg_reg[4] /CLK 
Endpoint:   \b_reg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[4]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.220
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[4] v     |          | 0.000 |       |   0.100 |    0.076 | 
     | FE_PHC205_b_4_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.092 | 
     | FE_PHC345_b_4_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    0.109 | 
     | FE_PHC351_b_4_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.156 |    0.132 | 
     | FE_PHC350_b_4_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.175 |    0.151 | 
     | FE_PHC266_b_4_ | A v -> Y v | BUFNIx04 | 0.021 | 0.023 |   0.199 |    0.174 | 
     | FE_PHC230_b_4_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.220 |    0.195 | 
     | \b_reg_reg[4]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.220 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.024 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.030 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.038 | 
     | \b_reg_reg[4] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.039 | 
     +-----------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin \b_reg_reg[13] /CLK 
Endpoint:   \b_reg_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[13]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.220
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[13] v    |          | 0.000 |       |   0.100 |    0.075 | 
     | FE_PHC239_b_13_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.090 | 
     | FE_PHC269_b_13_ | A v -> Y v | BUFNIx08 | 0.014 | 0.017 |   0.133 |    0.108 | 
     | FE_PHC334_b_13_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.152 |    0.128 | 
     | FE_PHC315_b_13_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.176 |    0.151 | 
     | FE_PHC294_b_13_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.196 |    0.171 | 
     | FE_PHC180_b_13_ | A v -> Y v | BUFNIx03 | 0.020 | 0.025 |   0.220 |    0.195 | 
     | \b_reg_reg[13]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.220 |    0.195 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.025 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.031 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.039 | 
     | \b_reg_reg[13] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.040 | 
     +------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin \a_reg_reg[5] /CLK 
Endpoint:   \a_reg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[5]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.221
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[5] v     |          | 0.000 |       |   0.100 |    0.075 | 
     | FE_PHC209_a_5_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.090 | 
     | FE_PHC318_a_5_ | A v -> Y v | BUFNIx04 | 0.015 | 0.019 |   0.134 |    0.109 | 
     | FE_PHC333_a_5_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.155 |    0.130 | 
     | FE_PHC293_a_5_ | A v -> Y v | BUFNIx04 | 0.017 | 0.021 |   0.176 |    0.151 | 
     | FE_PHC263_a_5_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.200 |    0.175 | 
     | FE_PHC233_a_5_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.220 |    0.195 | 
     | \a_reg_reg[5]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.221 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.025 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.031 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.039 | 
     | \a_reg_reg[5] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.040 | 
     +-----------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin \b_reg_reg[8] /CLK 
Endpoint:   \b_reg_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[8]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.221
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[8] v     |          | 0.000 |       |   0.100 |    0.074 | 
     | FE_PHC212_b_8_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.089 | 
     | FE_PHC295_b_8_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.138 |    0.112 | 
     | FE_PHC335_b_8_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.156 |    0.131 | 
     | FE_PHC316_b_8_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.177 |    0.151 | 
     | FE_PHC262_b_8_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.200 |    0.175 | 
     | FE_PHC231_b_8_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.221 |    0.195 | 
     | \b_reg_reg[8]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.221 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.026 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.031 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.039 | 
     | \b_reg_reg[8] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.041 | 
     +-----------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin \b_reg_reg[7] /CLK 
Endpoint:   \b_reg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[7]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.221
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[7] v     |          | 0.000 |       |   0.100 |    0.074 | 
     | FE_PHC211_b_7_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.089 | 
     | FE_PHC297_b_7_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.138 |    0.112 | 
     | FE_PHC336_b_7_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.156 |    0.131 | 
     | FE_PHC317_b_7_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.177 |    0.151 | 
     | FE_PHC267_b_7_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.200 |    0.175 | 
     | FE_PHC236_b_7_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.221 |    0.195 | 
     | \b_reg_reg[7]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.221 |    0.195 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.026 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.031 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.039 | 
     | \b_reg_reg[7] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.041 | 
     +-----------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin \b_reg_reg[11] /CLK 
Endpoint:   \b_reg_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[11]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.222
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[11] v    |          | 0.000 |       |   0.100 |    0.074 | 
     | FE_PHC200_b_11_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    0.089 | 
     | FE_PHC219_b_11_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.134 |    0.108 | 
     | FE_PHC313_b_11_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.154 |    0.128 | 
     | FE_PHC279_b_11_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.178 |    0.152 | 
     | FE_PHC249_b_11_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.197 |    0.171 | 
     | FE_PHC178_b_11_ | A v -> Y v | BUFNIx03 | 0.020 | 0.024 |   0.222 |    0.195 | 
     | \b_reg_reg[11]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.222 |    0.195 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.026 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.032 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.040 | 
     | \b_reg_reg[11] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.041 | 
     +------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin \a_reg_reg[10] /CLK 
Endpoint:   \a_reg_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[10]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.222
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[10] v    |          | 0.000 |       |   0.100 |    0.074 | 
     | FE_PHC306_a_10_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.090 | 
     | FE_PHC327_a_10_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    0.108 | 
     | FE_PHC348_a_10_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.156 |    0.130 | 
     | FE_PHC342_a_10_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.176 |    0.150 | 
     | FE_PHC237_a_10_ | A v -> Y v | BUFNIx04 | 0.017 | 0.022 |   0.198 |    0.171 | 
     | FE_PHC210_a_10_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.221 |    0.195 | 
     | \a_reg_reg[10]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.222 |    0.195 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.026 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.032 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.040 | 
     | \a_reg_reg[10] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.041 | 
     +------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin \b_reg_reg[0] /CLK 
Endpoint:   \b_reg_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.222
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[0] v     |          | 0.000 |       |   0.100 |    0.074 | 
     | FE_PHC193_b_0_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.088 | 
     | FE_PHC284_b_0_ | A v -> Y v | BUFNIx04 | 0.015 | 0.020 |   0.134 |    0.108 | 
     | FE_PHC311_b_0_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.155 |    0.129 | 
     | FE_PHC247_b_0_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.178 |    0.152 | 
     | FE_PHC217_b_0_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.199 |    0.173 | 
     | FE_PHC176_b_0_ | A v -> Y v | BUFNIx03 | 0.017 | 0.023 |   0.222 |    0.196 | 
     | \b_reg_reg[0]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.222 |    0.196 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.026 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.032 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.040 | 
     | \b_reg_reg[0] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.041 | 
     +-----------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin \a_reg_reg[14] /CLK 
Endpoint:   \a_reg_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[14]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.195
  Arrival Time                  0.223
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[14] v    |          | 0.000 |       |   0.100 |    0.073 | 
     | FE_PHC228_a_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    0.088 | 
     | FE_PHC254_a_14_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.133 |    0.106 | 
     | FE_PHC309_a_14_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.156 |    0.128 | 
     | FE_PHC282_a_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.175 |    0.147 | 
     | FE_PHC203_a_14_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.197 |    0.170 | 
     | FE_PHC184_a_14_ | A v -> Y v | BUFNIx03 | 0.022 | 0.025 |   0.223 |    0.195 | 
     | \a_reg_reg[14]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.223 |    0.195 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.027 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.033 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.041 | 
     | \a_reg_reg[14] | CLK ^      | DFFASx02  | 0.013 | 0.001 |   0.015 |    0.042 | 
     +------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin \out_reg[1] /CLK 
Endpoint:   \out_reg[1] /D   (v) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.015
+ Hold                         -0.020
+ Path Delay                    0.150
= Required Time                 0.145
  Arrival Time                  0.202
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |             |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                             | clk ^        |             | 0.000 |       |   0.000 |   -0.057 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVCLKx10   | 0.005 | 0.006 |   0.006 |   -0.051 | 
     | clk__L2_I0                  | A v -> Y ^   | INVCLKx10   | 0.013 | 0.008 |   0.014 |   -0.043 | 
     | \b_reg_reg[0]               | CLK ^ -> Q ^ | DFFASx02    | 0.037 | 0.115 |   0.129 |    0.072 | 
     | add_16_26/FE_OFC30_b_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.022 | 0.024 |   0.152 |    0.096 | 
     | add_16_26/g1129             | A ^ -> Y v   | NAND2CLKx06 | 0.023 | 0.008 |   0.161 |    0.104 | 
     | add_16_26/g1101             | S v -> Y v   | MUX21Dx01   | 0.034 | 0.041 |   0.202 |    0.145 | 
     | \out_reg[1]                 | D v          | DFFARSx04   | 0.034 | 0.000 |   0.202 |    0.145 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |    0.057 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.062 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.071 | 
     | \out_reg[1] | CLK ^      | DFFARSx04 | 0.013 | 0.001 |   0.015 |    0.072 | 
     +---------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin \out_reg[15] /CLK 
Endpoint:   \out_reg[15] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[15] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.015
+ Hold                         -0.032
+ Path Delay                    0.150
= Required Time                 0.133
  Arrival Time                  0.197
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |              |           |       |       |  Time   |   Time   | 
     |-----------------+--------------+-----------+-------+-------+---------+----------| 
     |                 | clk ^        |           | 0.000 |       |   0.000 |   -0.064 | 
     | clk__L1_I0      | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.058 | 
     | clk__L2_I0      | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.050 | 
     | \b_reg_reg[15]  | CLK ^ -> Q ^ | DFFASx02  | 0.032 | 0.111 |   0.125 |    0.061 | 
     | add_16_26/g1123 | S ^ -> Y ^   | MUX21Dx01 | 0.034 | 0.036 |   0.160 |    0.096 | 
     | add_16_26/g1049 | S ^ -> Y ^   | MUX21Dx01 | 0.033 | 0.037 |   0.197 |    0.133 | 
     | \out_reg[15]    | D ^          | DFFARSx04 | 0.033 | 0.000 |   0.197 |    0.133 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clk ^      |           | 0.000 |       |   0.000 |    0.064 | 
     | clk__L1_I0   | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.070 | 
     | clk__L2_I0   | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.078 | 
     | \out_reg[15] | CLK ^      | DFFARSx04 | 0.013 | 0.001 |   0.015 |    0.079 | 
     +----------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out[0]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.121
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.071 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.065 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.057 | 
     | \out_reg[0] | CLK ^ -> Q ^ | DFFARSx04 | 0.036 | 0.080 |   0.094 |    0.023 | 
     | drc102      | A ^ -> Y ^   | BUFNIx08  | 0.026 | 0.027 |   0.121 |    0.050 | 
     |             | out[0] ^     |           | 0.026 | 0.000 |   0.121 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out[1]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.122
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.072 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.066 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.058 | 
     | \out_reg[1] | CLK ^ -> Q ^ | DFFARSx04 | 0.037 | 0.081 |   0.095 |    0.023 | 
     | drc112      | A ^ -> Y ^   | BUFNIx08  | 0.026 | 0.027 |   0.121 |    0.050 | 
     |             | out[1] ^     |           | 0.026 | 0.000 |   0.122 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out[2]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[2] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.122
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.072 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.066 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.058 | 
     | \out_reg[2] | CLK ^ -> Q ^ | DFFARSx04 | 0.037 | 0.081 |   0.095 |    0.023 | 
     | drc104      | A ^ -> Y ^   | BUFNIx08  | 0.026 | 0.027 |   0.122 |    0.050 | 
     |             | out[2] ^     |           | 0.026 | 0.000 |   0.122 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out[9]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[9] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.122
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.072 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.067 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.058 | 
     | \out_reg[9] | CLK ^ -> Q ^ | DFFARSx04 | 0.038 | 0.081 |   0.095 |    0.022 | 
     | drc115      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.027 |   0.122 |    0.050 | 
     |             | out[9] ^     |           | 0.027 | 0.000 |   0.122 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out[3]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.122
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.072 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.067 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.059 | 
     | \out_reg[3] | CLK ^ -> Q ^ | DFFARSx04 | 0.038 | 0.081 |   0.095 |    0.023 | 
     | drc109      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.027 |   0.122 |    0.050 | 
     |             | out[3] ^     |           | 0.027 | 0.000 |   0.122 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out[8]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[8] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.123
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.073 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.067 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.059 | 
     | \out_reg[8] | CLK ^ -> Q ^ | DFFARSx04 | 0.038 | 0.081 |   0.095 |    0.022 | 
     | drc110      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.027 |   0.122 |    0.050 | 
     |             | out[8] ^     |           | 0.027 | 0.000 |   0.123 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out[4]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[4] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.123
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.073 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.067 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.059 | 
     | \out_reg[4] | CLK ^ -> Q ^ | DFFARSx04 | 0.038 | 0.081 |   0.095 |    0.022 | 
     | drc107      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.027 |   0.122 |    0.050 | 
     |             | out[4] ^     |           | 0.027 | 0.000 |   0.123 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out[6]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.123
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.073 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.067 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.059 | 
     | \out_reg[6] | CLK ^ -> Q ^ | DFFARSx04 | 0.038 | 0.081 |   0.095 |    0.022 | 
     | drc108      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.028 |   0.123 |    0.050 | 
     |             | out[6] ^     |           | 0.027 | 0.000 |   0.123 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out[10]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[10] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.123
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |              |           |       |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+-------+---------+----------| 
     |              | clk ^        |           | 0.000 |       |   0.000 |   -0.073 | 
     | clk__L1_I0   | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.067 | 
     | clk__L2_I0   | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.059 | 
     | \out_reg[10] | CLK ^ -> Q ^ | DFFARSx04 | 0.038 | 0.081 |   0.095 |    0.022 | 
     | drc113       | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.028 |   0.123 |    0.050 | 
     |              | out[10] ^    |           | 0.027 | 0.000 |   0.123 |    0.050 | 
     +------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out[7]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[7] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.123
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.073 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.067 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.059 | 
     | \out_reg[7] | CLK ^ -> Q ^ | DFFARSx04 | 0.038 | 0.081 |   0.095 |    0.022 | 
     | drc116      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.028 |   0.123 |    0.050 | 
     |             | out[7] ^     |           | 0.027 | 0.000 |   0.123 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out[5]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[5] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.124
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.074 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.068 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.060 | 
     | \out_reg[5] | CLK ^ -> Q ^ | DFFARSx04 | 0.039 | 0.082 |   0.096 |    0.022 | 
     | drc106      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.028 |   0.123 |    0.050 | 
     |             | out[5] ^     |           | 0.027 | 0.000 |   0.124 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out[12]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[12] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.124
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |              |           |       |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+-------+---------+----------| 
     |              | clk ^        |           | 0.000 |       |   0.000 |   -0.074 | 
     | clk__L1_I0   | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.068 | 
     | clk__L2_I0   | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.060 | 
     | \out_reg[12] | CLK ^ -> Q ^ | DFFARSx04 | 0.039 | 0.082 |   0.096 |    0.022 | 
     | drc105       | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.028 |   0.123 |    0.050 | 
     |              | out[12] ^    |           | 0.027 | 0.000 |   0.124 |    0.050 | 
     +------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out[11]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[11] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.124
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |              |           |       |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+-------+---------+----------| 
     |              | clk ^        |           | 0.000 |       |   0.000 |   -0.075 | 
     | clk__L1_I0   | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.069 | 
     | clk__L2_I0   | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.061 | 
     | \out_reg[11] | CLK ^ -> Q ^ | DFFARSx04 | 0.040 | 0.082 |   0.096 |    0.022 | 
     | drc111       | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.028 |   0.124 |    0.050 | 
     |              | out[11] ^    |           | 0.027 | 0.000 |   0.124 |    0.050 | 
     +------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out[15]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[15] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.126
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |              |           |       |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+-------+---------+----------| 
     |              | clk ^        |           | 0.000 |       |   0.000 |   -0.076 | 
     | clk__L1_I0   | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.070 | 
     | clk__L2_I0   | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.062 | 
     | \out_reg[15] | CLK ^ -> Q ^ | DFFARSx04 | 0.042 | 0.084 |   0.098 |    0.022 | 
     | drc          | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.028 |   0.126 |    0.050 | 
     |              | out[15] ^    |           | 0.027 | 0.000 |   0.126 |    0.050 | 
     +------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out[14]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[14] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.127
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |              |           |       |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+-------+---------+----------| 
     |              | clk ^        |           | 0.000 |       |   0.000 |   -0.077 | 
     | clk__L1_I0   | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.071 | 
     | clk__L2_I0   | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.063 | 
     | \out_reg[14] | CLK ^ -> Q ^ | DFFARSx04 | 0.043 | 0.084 |   0.098 |    0.021 | 
     | drc114       | A ^ -> Y ^   | BUFNIx08  | 0.028 | 0.028 |   0.126 |    0.050 | 
     |              | out[14] ^    |           | 0.028 | 0.000 |   0.127 |    0.050 | 
     +------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \out_reg[7] /CLK 
Endpoint:   \out_reg[7] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[7] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.015
+ Hold                         -0.032
+ Path Delay                    0.150
= Required Time                 0.133
  Arrival Time                  0.221
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |           |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                             | clk ^        |           | 0.000 |       |   0.000 |   -0.088 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVCLKx10 | 0.005 | 0.006 |   0.006 |   -0.082 | 
     | clk__L2_I0                  | A v -> Y ^   | INVCLKx10 | 0.013 | 0.008 |   0.014 |   -0.074 | 
     | \a_reg_reg[7]               | CLK ^ -> Q ^ | DFFASx02  | 0.040 | 0.117 |   0.131 |    0.043 | 
     | add_16_26/FE_OFC52_a_reg_7_ | A ^ -> Y ^   | BUFNIx08  | 0.022 | 0.025 |   0.155 |    0.068 | 
     | add_16_26/g1141             | A ^ -> Y v   | NOR2x07   | 0.025 | 0.012 |   0.167 |    0.079 | 
     | add_16_26/g1104             | B v -> Y ^   | NOR2x07   | 0.020 | 0.014 |   0.181 |    0.094 | 
     | add_16_26/g1080             | S ^ -> Y ^   | MUX21Dx01 | 0.039 | 0.039 |   0.221 |    0.133 | 
     | \out_reg[7]                 | D ^          | DFFARSx04 | 0.039 | 0.000 |   0.221 |    0.133 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |    0.088 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.005 | 0.006 |   0.006 |    0.093 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.013 | 0.008 |   0.014 |    0.102 | 
     | \out_reg[7] | CLK ^      | DFFARSx04 | 0.013 | 0.001 |   0.015 |    0.103 | 
     +---------------------------------------------------------------------------+ 

