

================================================================
== Vitis HLS Report for 'krnl_globalSort_L1_L2'
================================================================
* Date:           Wed May 22 14:54:27 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       krnl_globalSort_L1_L2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.385 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      150|      150|  0.499 us|  0.499 us|  151|  151|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_krnl_globalSort_L1_L2_Pipeline_VITIS_LOOP_811_1_fu_416  |krnl_globalSort_L1_L2_Pipeline_VITIS_LOOP_811_1  |       12|       12|  39.960 ns|  39.960 ns|   12|   12|       no|
        |grp_krnl_globalSort_L1_L2_Pipeline_VITIS_LOOP_824_2_fu_456  |krnl_globalSort_L1_L2_Pipeline_VITIS_LOOP_824_2  |       12|       12|  39.960 ns|  39.960 ns|   12|   12|       no|
        |grp_seq_global_merge_L1_L2_fu_496                           |seq_global_merge_L1_L2                           |       91|       91|   0.303 us|   0.303 us|   91|   91|       no|
        |grp_krnl_globalSort_L1_L2_Pipeline_DIST_OUT_fu_560          |krnl_globalSort_L1_L2_Pipeline_DIST_OUT          |       12|       12|  39.960 ns|  39.960 ns|   12|   12|       no|
        |grp_krnl_globalSort_L1_L2_Pipeline_ID_OUT_fu_576            |krnl_globalSort_L1_L2_Pipeline_ID_OUT            |       12|       12|  39.960 ns|  39.960 ns|   12|   12|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     2942|     1129|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      137|    -|
|Register             |        -|     -|      657|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     3599|     1266|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |grp_krnl_globalSort_L1_L2_Pipeline_DIST_OUT_fu_560          |krnl_globalSort_L1_L2_Pipeline_DIST_OUT          |        0|   0|   39|  124|    0|
    |grp_krnl_globalSort_L1_L2_Pipeline_ID_OUT_fu_576            |krnl_globalSort_L1_L2_Pipeline_ID_OUT            |        0|   0|   39|  124|    0|
    |grp_krnl_globalSort_L1_L2_Pipeline_VITIS_LOOP_811_1_fu_416  |krnl_globalSort_L1_L2_Pipeline_VITIS_LOOP_811_1  |        0|   0|  971|   90|    0|
    |grp_krnl_globalSort_L1_L2_Pipeline_VITIS_LOOP_824_2_fu_456  |krnl_globalSort_L1_L2_Pipeline_VITIS_LOOP_824_2  |        0|   0|  971|   90|    0|
    |grp_seq_global_merge_L1_L2_fu_496                           |seq_global_merge_L1_L2                           |        0|   0|  922|  701|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                       |                                                 |        0|   0| 2942| 1129|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  65|         13|    1|         13|
    |in_dist0_s_read  |   9|          2|    1|          2|
    |in_dist1_s_read  |   9|          2|    1|          2|
    |in_dist2_s_read  |   9|          2|    1|          2|
    |in_id0_s_read    |   9|          2|    1|          2|
    |in_id1_s_read    |   9|          2|    1|          2|
    |in_id2_s_read    |   9|          2|    1|          2|
    |out_dist_write   |   9|          2|    1|          2|
    |out_id_write     |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 137|         29|    9|         29|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |  12|   0|   12|          0|
    |grp_krnl_globalSort_L1_L2_Pipeline_DIST_OUT_fu_560_ap_start_reg          |   1|   0|    1|          0|
    |grp_krnl_globalSort_L1_L2_Pipeline_ID_OUT_fu_576_ap_start_reg            |   1|   0|    1|          0|
    |grp_krnl_globalSort_L1_L2_Pipeline_VITIS_LOOP_811_1_fu_416_ap_start_reg  |   1|   0|    1|          0|
    |grp_krnl_globalSort_L1_L2_Pipeline_VITIS_LOOP_824_2_fu_456_ap_start_reg  |   1|   0|    1|          0|
    |grp_seq_global_merge_L1_L2_fu_496_ap_start_reg                           |   1|   0|    1|          0|
    |output_dist_1_reg_1467                                                   |  32|   0|   32|          0|
    |output_dist_2_reg_1472                                                   |  32|   0|   32|          0|
    |output_dist_3_reg_1477                                                   |  32|   0|   32|          0|
    |output_dist_4_reg_1482                                                   |  32|   0|   32|          0|
    |output_dist_5_reg_1487                                                   |  32|   0|   32|          0|
    |output_dist_6_reg_1492                                                   |  32|   0|   32|          0|
    |output_dist_7_reg_1497                                                   |  32|   0|   32|          0|
    |output_dist_8_reg_1502                                                   |  32|   0|   32|          0|
    |output_dist_9_reg_1507                                                   |  32|   0|   32|          0|
    |output_dist_reg_1462                                                     |  32|   0|   32|          0|
    |output_id_1_reg_1517                                                     |  32|   0|   32|          0|
    |output_id_2_reg_1522                                                     |  32|   0|   32|          0|
    |output_id_3_reg_1527                                                     |  32|   0|   32|          0|
    |output_id_4_reg_1532                                                     |  32|   0|   32|          0|
    |output_id_5_reg_1537                                                     |  32|   0|   32|          0|
    |output_id_6_reg_1542                                                     |  32|   0|   32|          0|
    |output_id_7_reg_1547                                                     |  32|   0|   32|          0|
    |output_id_8_reg_1552                                                     |  32|   0|   32|          0|
    |output_id_9_reg_1557                                                     |  32|   0|   32|          0|
    |output_id_reg_1512                                                       |  32|   0|   32|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 657|   0|  657|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2|  return value|
|in_dist0_s_dout        |   in|   45|     ap_fifo|             in_dist0_s|       pointer|
|in_dist0_s_empty_n     |   in|    1|     ap_fifo|             in_dist0_s|       pointer|
|in_dist0_s_read        |  out|    1|     ap_fifo|             in_dist0_s|       pointer|
|in_dist0_peek_dout     |   in|   45|     ap_fifo|          in_dist0_peek|       pointer|
|in_dist0_peek_empty_n  |   in|    1|     ap_fifo|          in_dist0_peek|       pointer|
|in_dist0_peek_read     |  out|    1|     ap_fifo|          in_dist0_peek|       pointer|
|in_id0_s_dout          |   in|   45|     ap_fifo|               in_id0_s|       pointer|
|in_id0_s_empty_n       |   in|    1|     ap_fifo|               in_id0_s|       pointer|
|in_id0_s_read          |  out|    1|     ap_fifo|               in_id0_s|       pointer|
|in_id0_peek_dout       |   in|   45|     ap_fifo|            in_id0_peek|       pointer|
|in_id0_peek_empty_n    |   in|    1|     ap_fifo|            in_id0_peek|       pointer|
|in_id0_peek_read       |  out|    1|     ap_fifo|            in_id0_peek|       pointer|
|in_dist1_s_dout        |   in|   45|     ap_fifo|             in_dist1_s|       pointer|
|in_dist1_s_empty_n     |   in|    1|     ap_fifo|             in_dist1_s|       pointer|
|in_dist1_s_read        |  out|    1|     ap_fifo|             in_dist1_s|       pointer|
|in_dist1_peek_dout     |   in|   45|     ap_fifo|          in_dist1_peek|       pointer|
|in_dist1_peek_empty_n  |   in|    1|     ap_fifo|          in_dist1_peek|       pointer|
|in_dist1_peek_read     |  out|    1|     ap_fifo|          in_dist1_peek|       pointer|
|in_id1_s_dout          |   in|   45|     ap_fifo|               in_id1_s|       pointer|
|in_id1_s_empty_n       |   in|    1|     ap_fifo|               in_id1_s|       pointer|
|in_id1_s_read          |  out|    1|     ap_fifo|               in_id1_s|       pointer|
|in_id1_peek_dout       |   in|   45|     ap_fifo|            in_id1_peek|       pointer|
|in_id1_peek_empty_n    |   in|    1|     ap_fifo|            in_id1_peek|       pointer|
|in_id1_peek_read       |  out|    1|     ap_fifo|            in_id1_peek|       pointer|
|in_dist2_s_dout        |   in|   45|     ap_fifo|             in_dist2_s|       pointer|
|in_dist2_s_empty_n     |   in|    1|     ap_fifo|             in_dist2_s|       pointer|
|in_dist2_s_read        |  out|    1|     ap_fifo|             in_dist2_s|       pointer|
|in_dist2_peek_dout     |   in|   45|     ap_fifo|          in_dist2_peek|       pointer|
|in_dist2_peek_empty_n  |   in|    1|     ap_fifo|          in_dist2_peek|       pointer|
|in_dist2_peek_read     |  out|    1|     ap_fifo|          in_dist2_peek|       pointer|
|in_id2_s_dout          |   in|   45|     ap_fifo|               in_id2_s|       pointer|
|in_id2_s_empty_n       |   in|    1|     ap_fifo|               in_id2_s|       pointer|
|in_id2_s_read          |  out|    1|     ap_fifo|               in_id2_s|       pointer|
|in_id2_peek_dout       |   in|   45|     ap_fifo|            in_id2_peek|       pointer|
|in_id2_peek_empty_n    |   in|    1|     ap_fifo|            in_id2_peek|       pointer|
|in_id2_peek_read       |  out|    1|     ap_fifo|            in_id2_peek|       pointer|
|out_dist_din           |  out|   45|     ap_fifo|               out_dist|       pointer|
|out_dist_full_n        |   in|    1|     ap_fifo|               out_dist|       pointer|
|out_dist_write         |  out|    1|     ap_fifo|               out_dist|       pointer|
|out_id_din             |  out|   45|     ap_fifo|                 out_id|       pointer|
|out_id_full_n          |   in|    1|     ap_fifo|                 out_id|       pointer|
|out_id_write           |  out|    1|     ap_fifo|                 out_id|       pointer|
+-----------------------+-----+-----+------------+-----------------------+--------------+

