# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project2.srcs/sources_1/new/regfile.v"
verilog xil_defaultlib  "../../../project2.srcs/sim_1/imports/lab02_verilog/RF_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
