The bug is that the assignment for p1y is using a bitwise AND on two 3â€bit vectors rather than reducing each group to a single Boolean value. In the code

â€ƒâ€ƒassign p1y = {p1a, p1b, p1c} & {p1d, p1e, p1f};

the operator & is applied between two 3â€bit concatenated signals, so the result is a 3â€bit vector computed bitâ€byâ€bit. When that 3â€bit result is assigned to the 1â€‘bit output p1y, only the least significant bit is used. For example, in Test Case 1 the inputs are

â€ƒâ€ƒ{p1a, p1b, p1c} = 3â€™b111  
â€ƒâ€ƒ{p1d, p1e, p1f} = 3â€™b000  

so the bitwise AND produces 3â€™b000 and p1y becomes 0, even though the intended output should be 1 (because the designer expected that if all bits in one of the groups are 1 then p1y should be 1).

The fix is to use reduction operators (and/or logical operators) to reduce each group to a single bit and then combine those results appropriately. For example, if the intended behavior is that p1y should be 1 when either

â€ƒâ€ƒall of p1a, p1b, p1c are 1
â€ƒâ€ƒor all of p1d, p1e, p1f are 1,

then p1y can be defined as follows:

â€ƒâ€ƒassign p1y = (&{p1a, p1b, p1c}) || (&{p1d, p1e, p1f});

Here, the reduction AND operator (&) applied on each concatenated vector produces a 1 if and only if every bit is 1, and the logical OR (||) then makes p1y equal to 1 if at least one of the groups meets the condition. This change ensures that p1y is a single-bit signal with the expected value, and the test bench will then pass Test Case 1 and others.

ğŸ” Related Documents:

- source_documents\Quick Start Guide to Verilog.pdf: generate all possible input patterns to drive the DUTand especially any transitions that may cause timing
errors. Example 6.1 shows how to create a simple test bench to verify the operation of a DUT called
SystemX. The test bench does not have any inputs or outputs; thus, there are no ports declared in the
module. SystemX is then instantiated (DUT) in the test bench. Internal signals of type reg are declared to...

- source_documents\verilog_fsm.pdf: case with simulation tools (like ModelSim), however. ModelSim will not correct your sensitivity
list bugs, and your simulations will be plagued with odd errors. Furthermore, the synthesis tools
catching your errors is not guarenteed. An easy way to avoid these potential problems is to use
always@( * ) as opposed to always@(Input1 or Input 2 or ...).
4. Lastly, a very subtle point which perhaps has the potential to cause the most frustration is latch...

- source_documents\Quick Start Guide to Verilog.pdf: appear in a truth table (i.e., â€œ0000,â€ â€œ0001,â€
â€œ0010,â€ . . .). Your test bench should read in a
new input pattern every 10 ns. Your test bench
should
write
the
input
pattern
and
the
corresponding output of the DUT to an external
ï¬le called â€œoutput.txt.â€
6.4.2
Design a Verilog test bench to verify the func-
tional operation of the system in Fig. 6.2. Your
test bench read in the input patterns from an
external ï¬le called â€œinput.txt.â€ This ï¬le should...

- source_documents\Quick Start Guide to Verilog.pdf: 6.1.3
Can a test bench be simulated?
6.1.4
Can a test bench be synthesized?
6.1.5
Design a Verilog test bench to verify the func-
tional operation of the system in Fig. 6.1. Your
test bench should drive in each input code for
the vector ABCD in the order they would
appear in a truth table (i.e., â€œ0000,â€ â€œ0001,â€
â€œ0010,â€ . . .). Your test bench should use a pro-
cedural
block
and
individual
signal
assignments for each pattern. Your test bench
should change the input pattern every 10 ns.
Fig. 6.1...

- source_documents\Quick Start Guide to Verilog.pdf: The general topology and module deï¬nition for
the design are shown in Example 4.8. Design a
Verilog test bench to exhaustively verify this
design under all input conditions. Your test
bench should use two nested for loops within
a procedural block to generate all of the stimu-
lus patterns automatically. Your test bench
should change the input pattern every 30 ns
in order to give sufï¬cient time for the signals to
ripple through the adder.
100
â€¢
Chapter 6: Test Benches...

- source_documents\Quick Start Guide to Verilog.pdf: each
input
pattern
and
then
print
either
â€œPASSâ€ or â€œFAILâ€ depending on the output of
the DUT.
6.3.4
Design a Verilog test bench to verify the func-
tional operation of the system in Fig. 6.4. Your
test bench should drive in each input code for
the vector ABCD in the order they would
appear in a truth table (i.e., â€œ0000,â€ â€œ0001,â€
â€œ0010,â€ . . .). Your test bench should change
the input pattern every 10 ns. Your test bench
should include automatic result checking for
each
input
pattern
and
then...
