================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 381          | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 224          | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 174          | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 181          | user inline pragmas are applied                                                        |
|               | (4) simplification          | 181          | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 165          | user array partition pragmas are applied                                               |
|               | (2) simplification          | 165          | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  | 165          | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           | 165          | apply array reshape pragmas                                                            |
|               | (5) access patterns         | 171          | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     | 171          | loop and instruction simplification                                                    |
|               | (2) parallelization         | 171          | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         | 171          | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          | 171          | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 204          | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 263          | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+-----------------+--------------------+---------------+---------------+---------------+---------------+---------------+
| Function        | Location           | Compile/Link  | Unroll/Inline | Array/Struct  | Performance   | HW Transforms |
+-----------------+--------------------+---------------+---------------+---------------+---------------+---------------+
| + kernel_rope   | kernel_rope.cpp:75 | 381           | 181           | 171           | 171           | 263           |
|    load_vec     | kernel_rope.cpp:7  |  76 (4 calls) |  52 (4 calls) |  40 (4 calls) |  40 (4 calls) |  64 (4 calls) |
|    compute_rope | kernel_rope.cpp:14 | 197           |  81           |  81           |  81           | 115           |
|    store_result | kernel_rope.cpp:66 |  52 (2 calls) |  18 (2 calls) |  20 (2 calls) |  20 (2 calls) |  36 (2 calls) |
+-----------------+--------------------+---------------+---------------+---------------+---------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


