// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "06/26/2020 19:19:41"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FPGAComputer (
	COUNT,
	CURRENT,
	ON,
	I2C_SCLK,
	I2C_SDAT,
	BUS_OUT,
	SEL,
	PRGM_IN,
	GO,
	EN,
	OE,
	WE,
	RESET,
	PRGM,
	HLT,
	CLK);
output 	[3:0] COUNT;
output 	[7:0] CURRENT;
output 	ON;
output 	I2C_SCLK;
inout 	I2C_SDAT;
inout 	[7:0] BUS_OUT;
input 	[3:0] SEL;
input 	[7:0] PRGM_IN;
input 	GO;
input 	EN;
input 	OE;
input 	WE;
input 	RESET;
input 	PRGM;
input 	HLT;
input 	CLK;

// Design Ports Information
// COUNT[0]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[1]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[2]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNT[3]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENT[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENT[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENT[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENT[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENT[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENT[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENT[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CURRENT[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ON	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SCLK	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SDAT	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[1]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[4]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[6]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[7]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HLT	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EN	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEL[0]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEL[1]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEL[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEL[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRGM	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRGM_IN[4]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRGM_IN[5]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRGM_IN[6]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRGM_IN[7]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GO	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRGM_IN[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRGM_IN[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRGM_IN[2]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PRGM_IN[3]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \I2C_SDAT~input_o ;
wire \BUS_OUT[0]~input_o ;
wire \BUS_OUT[1]~input_o ;
wire \BUS_OUT[2]~input_o ;
wire \BUS_OUT[3]~input_o ;
wire \BUS_OUT[4]~input_o ;
wire \BUS_OUT[5]~input_o ;
wire \BUS_OUT[6]~input_o ;
wire \BUS_OUT[7]~input_o ;
wire \I2C_SDAT~output_o ;
wire \BUS_OUT[0]~output_o ;
wire \BUS_OUT[1]~output_o ;
wire \BUS_OUT[2]~output_o ;
wire \BUS_OUT[3]~output_o ;
wire \BUS_OUT[4]~output_o ;
wire \BUS_OUT[5]~output_o ;
wire \BUS_OUT[6]~output_o ;
wire \BUS_OUT[7]~output_o ;
wire \COUNT[0]~output_o ;
wire \COUNT[1]~output_o ;
wire \COUNT[2]~output_o ;
wire \COUNT[3]~output_o ;
wire \CURRENT[0]~output_o ;
wire \CURRENT[1]~output_o ;
wire \CURRENT[2]~output_o ;
wire \CURRENT[3]~output_o ;
wire \CURRENT[4]~output_o ;
wire \CURRENT[5]~output_o ;
wire \CURRENT[6]~output_o ;
wire \CURRENT[7]~output_o ;
wire \ON~output_o ;
wire \I2C_SCLK~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \SEL[0]~input_o ;
wire \SEL[3]~input_o ;
wire \SEL[2]~input_o ;
wire \SEL[1]~input_o ;
wire \Decoder0~4_combout ;
wire \OE~input_o ;
wire \CNT[0]~16_combout ;
wire \GO~input_o ;
wire \always5~0_combout ;
wire \CNT[0]~17 ;
wire \CNT[1]~18_combout ;
wire \CNT[1]~19 ;
wire \CNT[2]~20_combout ;
wire \CNT[2]~21 ;
wire \CNT[3]~22_combout ;
wire \CNT[3]~23 ;
wire \CNT[4]~24_combout ;
wire \CNT[4]~25 ;
wire \CNT[5]~26_combout ;
wire \CNT[5]~27 ;
wire \CNT[6]~28_combout ;
wire \CNT[6]~29 ;
wire \CNT[7]~30_combout ;
wire \CNT[7]~31 ;
wire \CNT[8]~32_combout ;
wire \CNT[8]~33 ;
wire \CNT[9]~34_combout ;
wire \CNT[9]~35 ;
wire \CNT[10]~36_combout ;
wire \CNT[10]~37 ;
wire \CNT[11]~38_combout ;
wire \CNT[11]~39 ;
wire \CNT[12]~40_combout ;
wire \CNT[12]~41 ;
wire \CNT[13]~42_combout ;
wire \CNT[13]~43 ;
wire \CNT[14]~44_combout ;
wire \CNT[14]~45 ;
wire \CNT[15]~46_combout ;
wire \GO_DB~3_combout ;
wire \GO_DB~0_combout ;
wire \GO_DB~2_combout ;
wire \GO_DB~1_combout ;
wire \GO_DB~4_combout ;
wire \GO_DB~5_combout ;
wire \GO_DB~q ;
wire \OE_BREG~0_combout ;
wire \RESET~input_o ;
wire \OE_BREG~q ;
wire \Decoder0~3_combout ;
wire \OE_ACC~0_combout ;
wire \OE_ACC~q ;
wire \BUS_OUT~16_combout ;
wire \PRGM~input_o ;
wire \PRGM_IN[0]~input_o ;
wire \Decoder0~1_combout ;
wire \OE_PC~6_combout ;
wire \OE_PC~7_combout ;
wire \OE_PC~q ;
wire \ACC_IN~0_combout ;
wire \WE~input_o ;
wire \PC_IN[0]~6_combout ;
wire \ACC_IN[0]~1_combout ;
wire \ACC_1|ACC_DATA[0]~feeder_combout ;
wire \RS_ACC~feeder_combout ;
wire \RS_ACC~q ;
wire \WE_ACC~0_combout ;
wire \WE_ACC~q ;
wire \PRGM_ACC~0_combout ;
wire \PRGM_ACC~q ;
wire \ACC_1|always0~0_combout ;
wire \BREG_IN[0]~0_combout ;
wire \PRGM_BREG~0_combout ;
wire \PRGM_BREG~q ;
wire \WE_BREG~0_combout ;
wire \WE_BREG~q ;
wire \BREG_1|always0~0_combout ;
wire \ALU_1|ALU_DATA[0]~8_combout ;
wire \OE_ALU~0_combout ;
wire \OE_ALU~q ;
wire \BUS_OUT~17_combout ;
wire \BUS_OUT~29_combout ;
wire \BUS_OUT~30_combout ;
wire \BUS_OUT~31_combout ;
wire \PRGM_IN[1]~input_o ;
wire \ACC_IN~2_combout ;
wire \ALU_1|ALU_DATA[0]~9 ;
wire \ALU_1|ALU_DATA[1]~10_combout ;
wire \BUS_DATA[1]~feeder_combout ;
wire \BUS_OUT~32_combout ;
wire \BUS_OUT~33_combout ;
wire \BUS_OUT~34_combout ;
wire \PRGM_IN[2]~input_o ;
wire \ACC_IN~3_combout ;
wire \BUS_DATA[2]~feeder_combout ;
wire \ALU_1|ALU_DATA[1]~11 ;
wire \ALU_1|ALU_DATA[2]~12_combout ;
wire \BUS_OUT~35_combout ;
wire \BUS_OUT~36_combout ;
wire \BUS_OUT~37_combout ;
wire \PRGM_IN[3]~input_o ;
wire \ACC_IN~4_combout ;
wire \ALU_1|ALU_DATA[2]~13 ;
wire \ALU_1|ALU_DATA[3]~14_combout ;
wire \BUS_DATA[3]~feeder_combout ;
wire \BUS_OUT~38_combout ;
wire \BUS_OUT~39_combout ;
wire \BUS_OUT~40_combout ;
wire \BUS_DATA[4]~feeder_combout ;
wire \ALU_1|ALU_DATA[3]~15 ;
wire \ALU_1|ALU_DATA[4]~16_combout ;
wire \BUS_OUT~18_combout ;
wire \BUS_OUT~19_combout ;
wire \PRGM_IN[4]~input_o ;
wire \PC_IN~4_combout ;
wire \PC_IN~5_combout ;
wire \PC_IN[0]~feeder_combout ;
wire \PC_IN[0]~10_combout ;
wire \Decoder0~2_combout ;
wire \WE_PC~0_combout ;
wire \WE_PC~q ;
wire \Decoder0~0_combout ;
wire \PRGM_PC~0_combout ;
wire \PRGM_PC~q ;
wire \PC_1|COUNTER~4_combout ;
wire \EN~input_o ;
wire \HLT~input_o ;
wire \PC_1|COUNTER[1]~5_combout ;
wire \BUS_OUT~41_combout ;
wire \PRGM_IN[5]~input_o ;
wire \PC_IN~7_combout ;
wire \PC_IN[1]~feeder_combout ;
wire \PC_1|always0~0_combout ;
wire \PC_1|COUNTER~6_combout ;
wire \ACC_IN[5]~feeder_combout ;
wire \ALU_1|ALU_DATA[4]~17 ;
wire \ALU_1|ALU_DATA[5]~18_combout ;
wire \BUS_DATA[5]~feeder_combout ;
wire \BUS_OUT~20_combout ;
wire \BUS_OUT~21_combout ;
wire \BUS_OUT~22_combout ;
wire \PRGM_IN[6]~input_o ;
wire \PC_IN~8_combout ;
wire \PC_IN[2]~feeder_combout ;
wire \PC_1|Add0~0_combout ;
wire \PC_1|COUNTER~7_combout ;
wire \ALU_1|ALU_DATA[5]~19 ;
wire \ALU_1|ALU_DATA[6]~20_combout ;
wire \BUS_OUT~23_combout ;
wire \BUS_OUT~24_combout ;
wire \BUS_OUT~25_combout ;
wire \PRGM_IN[7]~input_o ;
wire \PC_IN~9_combout ;
wire \PC_IN[3]~feeder_combout ;
wire \PC_1|Add0~1_combout ;
wire \PC_1|COUNTER~8_combout ;
wire \ACC_IN[7]~feeder_combout ;
wire \ALU_1|ALU_DATA[6]~21 ;
wire \ALU_1|ALU_DATA[7]~22_combout ;
wire \BUS_DATA[7]~feeder_combout ;
wire \BUS_OUT~26_combout ;
wire \BUS_OUT~27_combout ;
wire \BUS_OUT~28_combout ;
wire \CURRENT[0]~0_combout ;
wire \CURRENT[0]~reg0_q ;
wire \CURRENT[1]~1_combout ;
wire \CURRENT[1]~reg0_q ;
wire \CURRENT[2]~2_combout ;
wire \CURRENT[2]~reg0_q ;
wire \CURRENT[3]~3_combout ;
wire \CURRENT[3]~reg0_q ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \CURRENT[4]~reg0_q ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \CURRENT[5]~reg0_q ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \CURRENT[6]~reg0_q ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \CURRENT[7]~reg0_q ;
wire \EN_PC~combout ;
wire [7:0] ACC_IN;
wire [7:0] BREG_IN;
wire [7:0] BUS_DATA;
wire [7:0] \ACC_1|ACC_DATA ;
wire [7:0] \BREG_1|BREG_DATA ;
wire [3:0] PC_IN;
wire [3:0] \PC_1|COUNTER ;
wire [15:0] CNT;
wire [7:0] \ALU_1|ALU_DATA ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \BUS_OUT[0]~output (
	.i(\BUS_OUT~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[0]~output .bus_hold = "false";
defparam \BUS_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \BUS_OUT[1]~output (
	.i(\BUS_OUT~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[1]~output .bus_hold = "false";
defparam \BUS_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \BUS_OUT[2]~output (
	.i(\BUS_OUT~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[2]~output .bus_hold = "false";
defparam \BUS_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \BUS_OUT[3]~output (
	.i(\BUS_OUT~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[3]~output .bus_hold = "false";
defparam \BUS_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \BUS_OUT[4]~output (
	.i(\BUS_OUT~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[4]~output .bus_hold = "false";
defparam \BUS_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \BUS_OUT[5]~output (
	.i(\BUS_OUT~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[5]~output .bus_hold = "false";
defparam \BUS_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \BUS_OUT[6]~output (
	.i(\BUS_OUT~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[6]~output .bus_hold = "false";
defparam \BUS_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \BUS_OUT[7]~output (
	.i(\BUS_OUT~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[7]~output .bus_hold = "false";
defparam \BUS_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \COUNT[0]~output (
	.i(\PC_1|COUNTER [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[0]~output .bus_hold = "false";
defparam \COUNT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \COUNT[1]~output (
	.i(\PC_1|COUNTER [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[1]~output .bus_hold = "false";
defparam \COUNT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \COUNT[2]~output (
	.i(\PC_1|COUNTER [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[2]~output .bus_hold = "false";
defparam \COUNT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \COUNT[3]~output (
	.i(\PC_1|COUNTER [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\COUNT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \COUNT[3]~output .bus_hold = "false";
defparam \COUNT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \CURRENT[0]~output (
	.i(\CURRENT[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT[0]~output .bus_hold = "false";
defparam \CURRENT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \CURRENT[1]~output (
	.i(\CURRENT[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT[1]~output .bus_hold = "false";
defparam \CURRENT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \CURRENT[2]~output (
	.i(\CURRENT[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT[2]~output .bus_hold = "false";
defparam \CURRENT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \CURRENT[3]~output (
	.i(\CURRENT[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT[3]~output .bus_hold = "false";
defparam \CURRENT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \CURRENT[4]~output (
	.i(\CURRENT[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT[4]~output .bus_hold = "false";
defparam \CURRENT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \CURRENT[5]~output (
	.i(\CURRENT[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT[5]~output .bus_hold = "false";
defparam \CURRENT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \CURRENT[6]~output (
	.i(\CURRENT[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT[6]~output .bus_hold = "false";
defparam \CURRENT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \CURRENT[7]~output (
	.i(\CURRENT[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT[7]~output .bus_hold = "false";
defparam \CURRENT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \ON~output (
	.i(!\EN_PC~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ON~output_o ),
	.obar());
// synopsys translate_off
defparam \ON~output .bus_hold = "false";
defparam \ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X3_Y34_N1
cycloneive_io_ibuf \SEL[0]~input (
	.i(SEL[0]),
	.ibar(gnd),
	.o(\SEL[0]~input_o ));
// synopsys translate_off
defparam \SEL[0]~input .bus_hold = "false";
defparam \SEL[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \SEL[3]~input (
	.i(SEL[3]),
	.ibar(gnd),
	.o(\SEL[3]~input_o ));
// synopsys translate_off
defparam \SEL[3]~input .bus_hold = "false";
defparam \SEL[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \SEL[2]~input (
	.i(SEL[2]),
	.ibar(gnd),
	.o(\SEL[2]~input_o ));
// synopsys translate_off
defparam \SEL[2]~input .bus_hold = "false";
defparam \SEL[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N8
cycloneive_io_ibuf \SEL[1]~input (
	.i(SEL[1]),
	.ibar(gnd),
	.o(\SEL[1]~input_o ));
// synopsys translate_off
defparam \SEL[1]~input .bus_hold = "false";
defparam \SEL[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N2
cycloneive_lcell_comb \Decoder0~4 (
// Equation(s):
// \Decoder0~4_combout  = (!\SEL[0]~input_o  & (!\SEL[3]~input_o  & (!\SEL[2]~input_o  & \SEL[1]~input_o )))

	.dataa(\SEL[0]~input_o ),
	.datab(\SEL[3]~input_o ),
	.datac(\SEL[2]~input_o ),
	.datad(\SEL[1]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~4 .lut_mask = 16'h0100;
defparam \Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N8
cycloneive_io_ibuf \OE~input (
	.i(OE),
	.ibar(gnd),
	.o(\OE~input_o ));
// synopsys translate_off
defparam \OE~input .bus_hold = "false";
defparam \OE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N0
cycloneive_lcell_comb \CNT[0]~16 (
// Equation(s):
// \CNT[0]~16_combout  = CNT[0] $ (VCC)
// \CNT[0]~17  = CARRY(CNT[0])

	.dataa(gnd),
	.datab(CNT[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CNT[0]~16_combout ),
	.cout(\CNT[0]~17 ));
// synopsys translate_off
defparam \CNT[0]~16 .lut_mask = 16'h33CC;
defparam \CNT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \GO~input (
	.i(GO),
	.ibar(gnd),
	.o(\GO~input_o ));
// synopsys translate_off
defparam \GO~input .bus_hold = "false";
defparam \GO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N6
cycloneive_lcell_comb \always5~0 (
// Equation(s):
// \always5~0_combout  = \GO_DB~q  $ (\GO~input_o )

	.dataa(gnd),
	.datab(\GO_DB~q ),
	.datac(\GO~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \always5~0 .lut_mask = 16'h3C3C;
defparam \always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y31_N1
dffeas \CNT[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[0]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[0] .is_wysiwyg = "true";
defparam \CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N2
cycloneive_lcell_comb \CNT[1]~18 (
// Equation(s):
// \CNT[1]~18_combout  = (CNT[1] & (!\CNT[0]~17 )) # (!CNT[1] & ((\CNT[0]~17 ) # (GND)))
// \CNT[1]~19  = CARRY((!\CNT[0]~17 ) # (!CNT[1]))

	.dataa(gnd),
	.datab(CNT[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[0]~17 ),
	.combout(\CNT[1]~18_combout ),
	.cout(\CNT[1]~19 ));
// synopsys translate_off
defparam \CNT[1]~18 .lut_mask = 16'h3C3F;
defparam \CNT[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N3
dffeas \CNT[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[1]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[1] .is_wysiwyg = "true";
defparam \CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N4
cycloneive_lcell_comb \CNT[2]~20 (
// Equation(s):
// \CNT[2]~20_combout  = (CNT[2] & (\CNT[1]~19  $ (GND))) # (!CNT[2] & (!\CNT[1]~19  & VCC))
// \CNT[2]~21  = CARRY((CNT[2] & !\CNT[1]~19 ))

	.dataa(gnd),
	.datab(CNT[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[1]~19 ),
	.combout(\CNT[2]~20_combout ),
	.cout(\CNT[2]~21 ));
// synopsys translate_off
defparam \CNT[2]~20 .lut_mask = 16'hC30C;
defparam \CNT[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N5
dffeas \CNT[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[2]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[2] .is_wysiwyg = "true";
defparam \CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N6
cycloneive_lcell_comb \CNT[3]~22 (
// Equation(s):
// \CNT[3]~22_combout  = (CNT[3] & (!\CNT[2]~21 )) # (!CNT[3] & ((\CNT[2]~21 ) # (GND)))
// \CNT[3]~23  = CARRY((!\CNT[2]~21 ) # (!CNT[3]))

	.dataa(CNT[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[2]~21 ),
	.combout(\CNT[3]~22_combout ),
	.cout(\CNT[3]~23 ));
// synopsys translate_off
defparam \CNT[3]~22 .lut_mask = 16'h5A5F;
defparam \CNT[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N7
dffeas \CNT[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[3]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[3] .is_wysiwyg = "true";
defparam \CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N8
cycloneive_lcell_comb \CNT[4]~24 (
// Equation(s):
// \CNT[4]~24_combout  = (CNT[4] & (\CNT[3]~23  $ (GND))) # (!CNT[4] & (!\CNT[3]~23  & VCC))
// \CNT[4]~25  = CARRY((CNT[4] & !\CNT[3]~23 ))

	.dataa(gnd),
	.datab(CNT[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[3]~23 ),
	.combout(\CNT[4]~24_combout ),
	.cout(\CNT[4]~25 ));
// synopsys translate_off
defparam \CNT[4]~24 .lut_mask = 16'hC30C;
defparam \CNT[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N9
dffeas \CNT[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[4]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[4] .is_wysiwyg = "true";
defparam \CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N10
cycloneive_lcell_comb \CNT[5]~26 (
// Equation(s):
// \CNT[5]~26_combout  = (CNT[5] & (!\CNT[4]~25 )) # (!CNT[5] & ((\CNT[4]~25 ) # (GND)))
// \CNT[5]~27  = CARRY((!\CNT[4]~25 ) # (!CNT[5]))

	.dataa(CNT[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[4]~25 ),
	.combout(\CNT[5]~26_combout ),
	.cout(\CNT[5]~27 ));
// synopsys translate_off
defparam \CNT[5]~26 .lut_mask = 16'h5A5F;
defparam \CNT[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N11
dffeas \CNT[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[5]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[5] .is_wysiwyg = "true";
defparam \CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N12
cycloneive_lcell_comb \CNT[6]~28 (
// Equation(s):
// \CNT[6]~28_combout  = (CNT[6] & (\CNT[5]~27  $ (GND))) # (!CNT[6] & (!\CNT[5]~27  & VCC))
// \CNT[6]~29  = CARRY((CNT[6] & !\CNT[5]~27 ))

	.dataa(CNT[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[5]~27 ),
	.combout(\CNT[6]~28_combout ),
	.cout(\CNT[6]~29 ));
// synopsys translate_off
defparam \CNT[6]~28 .lut_mask = 16'hA50A;
defparam \CNT[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N13
dffeas \CNT[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[6]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[6] .is_wysiwyg = "true";
defparam \CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N14
cycloneive_lcell_comb \CNT[7]~30 (
// Equation(s):
// \CNT[7]~30_combout  = (CNT[7] & (!\CNT[6]~29 )) # (!CNT[7] & ((\CNT[6]~29 ) # (GND)))
// \CNT[7]~31  = CARRY((!\CNT[6]~29 ) # (!CNT[7]))

	.dataa(gnd),
	.datab(CNT[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[6]~29 ),
	.combout(\CNT[7]~30_combout ),
	.cout(\CNT[7]~31 ));
// synopsys translate_off
defparam \CNT[7]~30 .lut_mask = 16'h3C3F;
defparam \CNT[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N15
dffeas \CNT[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[7]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[7] .is_wysiwyg = "true";
defparam \CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N16
cycloneive_lcell_comb \CNT[8]~32 (
// Equation(s):
// \CNT[8]~32_combout  = (CNT[8] & (\CNT[7]~31  $ (GND))) # (!CNT[8] & (!\CNT[7]~31  & VCC))
// \CNT[8]~33  = CARRY((CNT[8] & !\CNT[7]~31 ))

	.dataa(gnd),
	.datab(CNT[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[7]~31 ),
	.combout(\CNT[8]~32_combout ),
	.cout(\CNT[8]~33 ));
// synopsys translate_off
defparam \CNT[8]~32 .lut_mask = 16'hC30C;
defparam \CNT[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N17
dffeas \CNT[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[8]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[8] .is_wysiwyg = "true";
defparam \CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N18
cycloneive_lcell_comb \CNT[9]~34 (
// Equation(s):
// \CNT[9]~34_combout  = (CNT[9] & (!\CNT[8]~33 )) # (!CNT[9] & ((\CNT[8]~33 ) # (GND)))
// \CNT[9]~35  = CARRY((!\CNT[8]~33 ) # (!CNT[9]))

	.dataa(gnd),
	.datab(CNT[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[8]~33 ),
	.combout(\CNT[9]~34_combout ),
	.cout(\CNT[9]~35 ));
// synopsys translate_off
defparam \CNT[9]~34 .lut_mask = 16'h3C3F;
defparam \CNT[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N19
dffeas \CNT[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[9]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[9] .is_wysiwyg = "true";
defparam \CNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N20
cycloneive_lcell_comb \CNT[10]~36 (
// Equation(s):
// \CNT[10]~36_combout  = (CNT[10] & (\CNT[9]~35  $ (GND))) # (!CNT[10] & (!\CNT[9]~35  & VCC))
// \CNT[10]~37  = CARRY((CNT[10] & !\CNT[9]~35 ))

	.dataa(gnd),
	.datab(CNT[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[9]~35 ),
	.combout(\CNT[10]~36_combout ),
	.cout(\CNT[10]~37 ));
// synopsys translate_off
defparam \CNT[10]~36 .lut_mask = 16'hC30C;
defparam \CNT[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N21
dffeas \CNT[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[10]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[10] .is_wysiwyg = "true";
defparam \CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N22
cycloneive_lcell_comb \CNT[11]~38 (
// Equation(s):
// \CNT[11]~38_combout  = (CNT[11] & (!\CNT[10]~37 )) # (!CNT[11] & ((\CNT[10]~37 ) # (GND)))
// \CNT[11]~39  = CARRY((!\CNT[10]~37 ) # (!CNT[11]))

	.dataa(CNT[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[10]~37 ),
	.combout(\CNT[11]~38_combout ),
	.cout(\CNT[11]~39 ));
// synopsys translate_off
defparam \CNT[11]~38 .lut_mask = 16'h5A5F;
defparam \CNT[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N23
dffeas \CNT[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[11]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[11] .is_wysiwyg = "true";
defparam \CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N24
cycloneive_lcell_comb \CNT[12]~40 (
// Equation(s):
// \CNT[12]~40_combout  = (CNT[12] & (\CNT[11]~39  $ (GND))) # (!CNT[12] & (!\CNT[11]~39  & VCC))
// \CNT[12]~41  = CARRY((CNT[12] & !\CNT[11]~39 ))

	.dataa(gnd),
	.datab(CNT[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[11]~39 ),
	.combout(\CNT[12]~40_combout ),
	.cout(\CNT[12]~41 ));
// synopsys translate_off
defparam \CNT[12]~40 .lut_mask = 16'hC30C;
defparam \CNT[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N25
dffeas \CNT[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[12]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[12] .is_wysiwyg = "true";
defparam \CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N26
cycloneive_lcell_comb \CNT[13]~42 (
// Equation(s):
// \CNT[13]~42_combout  = (CNT[13] & (!\CNT[12]~41 )) # (!CNT[13] & ((\CNT[12]~41 ) # (GND)))
// \CNT[13]~43  = CARRY((!\CNT[12]~41 ) # (!CNT[13]))

	.dataa(CNT[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[12]~41 ),
	.combout(\CNT[13]~42_combout ),
	.cout(\CNT[13]~43 ));
// synopsys translate_off
defparam \CNT[13]~42 .lut_mask = 16'h5A5F;
defparam \CNT[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N27
dffeas \CNT[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[13]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[13] .is_wysiwyg = "true";
defparam \CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N28
cycloneive_lcell_comb \CNT[14]~44 (
// Equation(s):
// \CNT[14]~44_combout  = (CNT[14] & (\CNT[13]~43  $ (GND))) # (!CNT[14] & (!\CNT[13]~43  & VCC))
// \CNT[14]~45  = CARRY((CNT[14] & !\CNT[13]~43 ))

	.dataa(gnd),
	.datab(CNT[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CNT[13]~43 ),
	.combout(\CNT[14]~44_combout ),
	.cout(\CNT[14]~45 ));
// synopsys translate_off
defparam \CNT[14]~44 .lut_mask = 16'hC30C;
defparam \CNT[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N29
dffeas \CNT[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[14]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[14] .is_wysiwyg = "true";
defparam \CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N30
cycloneive_lcell_comb \CNT[15]~46 (
// Equation(s):
// \CNT[15]~46_combout  = CNT[15] $ (\CNT[14]~45 )

	.dataa(CNT[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CNT[14]~45 ),
	.combout(\CNT[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CNT[15]~46 .lut_mask = 16'h5A5A;
defparam \CNT[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y31_N31
dffeas \CNT[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CNT[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(CNT[15]),
	.prn(vcc));
// synopsys translate_off
defparam \CNT[15] .is_wysiwyg = "true";
defparam \CNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N22
cycloneive_lcell_comb \GO_DB~3 (
// Equation(s):
// \GO_DB~3_combout  = (CNT[13] & (CNT[11] & (CNT[10] & CNT[12])))

	.dataa(CNT[13]),
	.datab(CNT[11]),
	.datac(CNT[10]),
	.datad(CNT[12]),
	.cin(gnd),
	.combout(\GO_DB~3_combout ),
	.cout());
// synopsys translate_off
defparam \GO_DB~3 .lut_mask = 16'h8000;
defparam \GO_DB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N28
cycloneive_lcell_comb \GO_DB~0 (
// Equation(s):
// \GO_DB~0_combout  = (CNT[0] & (CNT[1] & (\GO~input_o  $ (!\GO_DB~q ))))

	.dataa(\GO~input_o ),
	.datab(\GO_DB~q ),
	.datac(CNT[0]),
	.datad(CNT[1]),
	.cin(gnd),
	.combout(\GO_DB~0_combout ),
	.cout());
// synopsys translate_off
defparam \GO_DB~0 .lut_mask = 16'h9000;
defparam \GO_DB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N4
cycloneive_lcell_comb \GO_DB~2 (
// Equation(s):
// \GO_DB~2_combout  = (CNT[9] & (CNT[7] & (CNT[6] & CNT[8])))

	.dataa(CNT[9]),
	.datab(CNT[7]),
	.datac(CNT[6]),
	.datad(CNT[8]),
	.cin(gnd),
	.combout(\GO_DB~2_combout ),
	.cout());
// synopsys translate_off
defparam \GO_DB~2 .lut_mask = 16'h8000;
defparam \GO_DB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N18
cycloneive_lcell_comb \GO_DB~1 (
// Equation(s):
// \GO_DB~1_combout  = (CNT[3] & (CNT[5] & (CNT[4] & CNT[2])))

	.dataa(CNT[3]),
	.datab(CNT[5]),
	.datac(CNT[4]),
	.datad(CNT[2]),
	.cin(gnd),
	.combout(\GO_DB~1_combout ),
	.cout());
// synopsys translate_off
defparam \GO_DB~1 .lut_mask = 16'h8000;
defparam \GO_DB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N12
cycloneive_lcell_comb \GO_DB~4 (
// Equation(s):
// \GO_DB~4_combout  = (\GO_DB~3_combout  & (\GO_DB~0_combout  & (\GO_DB~2_combout  & \GO_DB~1_combout )))

	.dataa(\GO_DB~3_combout ),
	.datab(\GO_DB~0_combout ),
	.datac(\GO_DB~2_combout ),
	.datad(\GO_DB~1_combout ),
	.cin(gnd),
	.combout(\GO_DB~4_combout ),
	.cout());
// synopsys translate_off
defparam \GO_DB~4 .lut_mask = 16'h8000;
defparam \GO_DB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N8
cycloneive_lcell_comb \GO_DB~5 (
// Equation(s):
// \GO_DB~5_combout  = \GO_DB~q  $ (((CNT[15] & (CNT[14] & \GO_DB~4_combout ))))

	.dataa(CNT[15]),
	.datab(CNT[14]),
	.datac(\GO_DB~q ),
	.datad(\GO_DB~4_combout ),
	.cin(gnd),
	.combout(\GO_DB~5_combout ),
	.cout());
// synopsys translate_off
defparam \GO_DB~5 .lut_mask = 16'h78F0;
defparam \GO_DB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N9
dffeas GO_DB(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\GO_DB~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GO_DB~q ),
	.prn(vcc));
// synopsys translate_off
defparam GO_DB.is_wysiwyg = "true";
defparam GO_DB.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N2
cycloneive_lcell_comb \OE_BREG~0 (
// Equation(s):
// \OE_BREG~0_combout  = (\Decoder0~4_combout  & (\OE~input_o  & \GO_DB~q ))

	.dataa(\Decoder0~4_combout ),
	.datab(\OE~input_o ),
	.datac(gnd),
	.datad(\GO_DB~q ),
	.cin(gnd),
	.combout(\OE_BREG~0_combout ),
	.cout());
// synopsys translate_off
defparam \OE_BREG~0 .lut_mask = 16'h8800;
defparam \OE_BREG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y30_N7
dffeas OE_BREG(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\OE_BREG~0_combout ),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OE_BREG~q ),
	.prn(vcc));
// synopsys translate_off
defparam OE_BREG.is_wysiwyg = "true";
defparam OE_BREG.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N16
cycloneive_lcell_comb \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (\SEL[0]~input_o  & (!\SEL[3]~input_o  & (!\SEL[2]~input_o  & !\SEL[1]~input_o )))

	.dataa(\SEL[0]~input_o ),
	.datab(\SEL[3]~input_o ),
	.datac(\SEL[2]~input_o ),
	.datad(\SEL[1]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~3 .lut_mask = 16'h0002;
defparam \Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N12
cycloneive_lcell_comb \OE_ACC~0 (
// Equation(s):
// \OE_ACC~0_combout  = (\GO_DB~q  & (\OE~input_o  & \Decoder0~3_combout ))

	.dataa(gnd),
	.datab(\GO_DB~q ),
	.datac(\OE~input_o ),
	.datad(\Decoder0~3_combout ),
	.cin(gnd),
	.combout(\OE_ACC~0_combout ),
	.cout());
// synopsys translate_off
defparam \OE_ACC~0 .lut_mask = 16'hC000;
defparam \OE_ACC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N13
dffeas OE_ACC(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\OE_ACC~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OE_ACC~q ),
	.prn(vcc));
// synopsys translate_off
defparam OE_ACC.is_wysiwyg = "true";
defparam OE_ACC.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N22
cycloneive_lcell_comb \BUS_OUT~16 (
// Equation(s):
// \BUS_OUT~16_combout  = (\OE_BREG~q ) # (\OE_ACC~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\OE_BREG~q ),
	.datad(\OE_ACC~q ),
	.cin(gnd),
	.combout(\BUS_OUT~16_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~16 .lut_mask = 16'hFFF0;
defparam \BUS_OUT~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \PRGM~input (
	.i(PRGM),
	.ibar(gnd),
	.o(\PRGM~input_o ));
// synopsys translate_off
defparam \PRGM~input .bus_hold = "false";
defparam \PRGM~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cycloneive_io_ibuf \PRGM_IN[0]~input (
	.i(PRGM_IN[0]),
	.ibar(gnd),
	.o(\PRGM_IN[0]~input_o ));
// synopsys translate_off
defparam \PRGM_IN[0]~input .bus_hold = "false";
defparam \PRGM_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N12
cycloneive_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (!\SEL[2]~input_o  & !\SEL[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SEL[2]~input_o ),
	.datad(\SEL[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h000F;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N6
cycloneive_lcell_comb \OE_PC~6 (
// Equation(s):
// \OE_PC~6_combout  = (\OE~input_o  & \GO_DB~q )

	.dataa(\OE~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\GO_DB~q ),
	.cin(gnd),
	.combout(\OE_PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \OE_PC~6 .lut_mask = 16'hAA00;
defparam \OE_PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N10
cycloneive_lcell_comb \OE_PC~7 (
// Equation(s):
// \OE_PC~7_combout  = (!\SEL[0]~input_o  & (!\SEL[1]~input_o  & (\Decoder0~1_combout  & \OE_PC~6_combout )))

	.dataa(\SEL[0]~input_o ),
	.datab(\SEL[1]~input_o ),
	.datac(\Decoder0~1_combout ),
	.datad(\OE_PC~6_combout ),
	.cin(gnd),
	.combout(\OE_PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \OE_PC~7 .lut_mask = 16'h1000;
defparam \OE_PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N11
dffeas OE_PC(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\OE_PC~7_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OE_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam OE_PC.is_wysiwyg = "true";
defparam OE_PC.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N14
cycloneive_lcell_comb \ACC_IN~0 (
// Equation(s):
// \ACC_IN~0_combout  = (\PRGM~input_o  & (\PRGM_IN[0]~input_o )) # (!\PRGM~input_o  & (((!\OE_PC~q  & \BUS_OUT~30_combout ))))

	.dataa(\PRGM~input_o ),
	.datab(\PRGM_IN[0]~input_o ),
	.datac(\OE_PC~q ),
	.datad(\BUS_OUT~30_combout ),
	.cin(gnd),
	.combout(\ACC_IN~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACC_IN~0 .lut_mask = 16'h8D88;
defparam \ACC_IN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N22
cycloneive_io_ibuf \WE~input (
	.i(WE),
	.ibar(gnd),
	.o(\WE~input_o ));
// synopsys translate_off
defparam \WE~input .bus_hold = "false";
defparam \WE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N2
cycloneive_lcell_comb \PC_IN[0]~6 (
// Equation(s):
// \PC_IN[0]~6_combout  = (!\RESET~input_o  & (\GO_DB~q  & ((\PRGM~input_o ) # (\WE~input_o ))))

	.dataa(\PRGM~input_o ),
	.datab(\RESET~input_o ),
	.datac(\WE~input_o ),
	.datad(\GO_DB~q ),
	.cin(gnd),
	.combout(\PC_IN[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC_IN[0]~6 .lut_mask = 16'h3200;
defparam \PC_IN[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N28
cycloneive_lcell_comb \ACC_IN[0]~1 (
// Equation(s):
// \ACC_IN[0]~1_combout  = (!\SEL[1]~input_o  & (\Decoder0~1_combout  & (\SEL[0]~input_o  & \PC_IN[0]~6_combout )))

	.dataa(\SEL[1]~input_o ),
	.datab(\Decoder0~1_combout ),
	.datac(\SEL[0]~input_o ),
	.datad(\PC_IN[0]~6_combout ),
	.cin(gnd),
	.combout(\ACC_IN[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ACC_IN[0]~1 .lut_mask = 16'h4000;
defparam \ACC_IN[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N15
dffeas \ACC_IN[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACC_IN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACC_IN[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ACC_IN[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_IN[0] .is_wysiwyg = "true";
defparam \ACC_IN[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N12
cycloneive_lcell_comb \ACC_1|ACC_DATA[0]~feeder (
// Equation(s):
// \ACC_1|ACC_DATA[0]~feeder_combout  = ACC_IN[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(ACC_IN[0]),
	.cin(gnd),
	.combout(\ACC_1|ACC_DATA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ACC_1|ACC_DATA[0]~feeder .lut_mask = 16'hFF00;
defparam \ACC_1|ACC_DATA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N20
cycloneive_lcell_comb \RS_ACC~feeder (
// Equation(s):
// \RS_ACC~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RS_ACC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RS_ACC~feeder .lut_mask = 16'hFFFF;
defparam \RS_ACC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N21
dffeas RS_ACC(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RS_ACC~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RS_ACC~q ),
	.prn(vcc));
// synopsys translate_off
defparam RS_ACC.is_wysiwyg = "true";
defparam RS_ACC.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N26
cycloneive_lcell_comb \WE_ACC~0 (
// Equation(s):
// \WE_ACC~0_combout  = (\GO_DB~q  & (\Decoder0~3_combout  & (!\PRGM~input_o  & \WE~input_o )))

	.dataa(\GO_DB~q ),
	.datab(\Decoder0~3_combout ),
	.datac(\PRGM~input_o ),
	.datad(\WE~input_o ),
	.cin(gnd),
	.combout(\WE_ACC~0_combout ),
	.cout());
// synopsys translate_off
defparam \WE_ACC~0 .lut_mask = 16'h0800;
defparam \WE_ACC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N27
dffeas WE_ACC(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\WE_ACC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WE_ACC~q ),
	.prn(vcc));
// synopsys translate_off
defparam WE_ACC.is_wysiwyg = "true";
defparam WE_ACC.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N4
cycloneive_lcell_comb \PRGM_ACC~0 (
// Equation(s):
// \PRGM_ACC~0_combout  = (\GO_DB~q  & (\Decoder0~3_combout  & \PRGM~input_o ))

	.dataa(\GO_DB~q ),
	.datab(\Decoder0~3_combout ),
	.datac(\PRGM~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PRGM_ACC~0_combout ),
	.cout());
// synopsys translate_off
defparam \PRGM_ACC~0 .lut_mask = 16'h8080;
defparam \PRGM_ACC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N5
dffeas PRGM_ACC(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PRGM_ACC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PRGM_ACC~q ),
	.prn(vcc));
// synopsys translate_off
defparam PRGM_ACC.is_wysiwyg = "true";
defparam PRGM_ACC.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N4
cycloneive_lcell_comb \ACC_1|always0~0 (
// Equation(s):
// \ACC_1|always0~0_combout  = (\WE_ACC~q ) # (\PRGM_ACC~q )

	.dataa(gnd),
	.datab(\WE_ACC~q ),
	.datac(gnd),
	.datad(\PRGM_ACC~q ),
	.cin(gnd),
	.combout(\ACC_1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACC_1|always0~0 .lut_mask = 16'hFFCC;
defparam \ACC_1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N13
dffeas \ACC_1|ACC_DATA[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACC_1|ACC_DATA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACC_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_1|ACC_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_1|ACC_DATA[0] .is_wysiwyg = "true";
defparam \ACC_1|ACC_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N18
cycloneive_lcell_comb \BREG_IN[0]~0 (
// Equation(s):
// \BREG_IN[0]~0_combout  = (\SEL[1]~input_o  & (\Decoder0~1_combout  & (!\SEL[0]~input_o  & \PC_IN[0]~6_combout )))

	.dataa(\SEL[1]~input_o ),
	.datab(\Decoder0~1_combout ),
	.datac(\SEL[0]~input_o ),
	.datad(\PC_IN[0]~6_combout ),
	.cin(gnd),
	.combout(\BREG_IN[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BREG_IN[0]~0 .lut_mask = 16'h0800;
defparam \BREG_IN[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N21
dffeas \BREG_IN[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ACC_IN~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_IN[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BREG_IN[0]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_IN[0] .is_wysiwyg = "true";
defparam \BREG_IN[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N10
cycloneive_lcell_comb \PRGM_BREG~0 (
// Equation(s):
// \PRGM_BREG~0_combout  = (\PRGM~input_o  & (\GO_DB~q  & \Decoder0~4_combout ))

	.dataa(\PRGM~input_o ),
	.datab(gnd),
	.datac(\GO_DB~q ),
	.datad(\Decoder0~4_combout ),
	.cin(gnd),
	.combout(\PRGM_BREG~0_combout ),
	.cout());
// synopsys translate_off
defparam \PRGM_BREG~0 .lut_mask = 16'hA000;
defparam \PRGM_BREG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N11
dffeas PRGM_BREG(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PRGM_BREG~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PRGM_BREG~q ),
	.prn(vcc));
// synopsys translate_off
defparam PRGM_BREG.is_wysiwyg = "true";
defparam PRGM_BREG.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N24
cycloneive_lcell_comb \WE_BREG~0 (
// Equation(s):
// \WE_BREG~0_combout  = (!\PRGM~input_o  & (\GO_DB~q  & (\WE~input_o  & \Decoder0~4_combout )))

	.dataa(\PRGM~input_o ),
	.datab(\GO_DB~q ),
	.datac(\WE~input_o ),
	.datad(\Decoder0~4_combout ),
	.cin(gnd),
	.combout(\WE_BREG~0_combout ),
	.cout());
// synopsys translate_off
defparam \WE_BREG~0 .lut_mask = 16'h4000;
defparam \WE_BREG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N25
dffeas WE_BREG(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\WE_BREG~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WE_BREG~q ),
	.prn(vcc));
// synopsys translate_off
defparam WE_BREG.is_wysiwyg = "true";
defparam WE_BREG.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N30
cycloneive_lcell_comb \BREG_1|always0~0 (
// Equation(s):
// \BREG_1|always0~0_combout  = (\PRGM_BREG~q ) # (\WE_BREG~q )

	.dataa(\PRGM_BREG~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\WE_BREG~q ),
	.cin(gnd),
	.combout(\BREG_1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BREG_1|always0~0 .lut_mask = 16'hFFAA;
defparam \BREG_1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N5
dffeas \BREG_1|BREG_DATA[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(BREG_IN[0]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BREG_1|BREG_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_1|BREG_DATA[0] .is_wysiwyg = "true";
defparam \BREG_1|BREG_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y30_N27
dffeas \BUS_DATA[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BUS_OUT~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BUS_DATA[0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS_DATA[0] .is_wysiwyg = "true";
defparam \BUS_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N6
cycloneive_lcell_comb \ALU_1|ALU_DATA[0]~8 (
// Equation(s):
// \ALU_1|ALU_DATA[0]~8_combout  = (\BREG_1|BREG_DATA [0] & (\ACC_1|ACC_DATA [0] $ (VCC))) # (!\BREG_1|BREG_DATA [0] & (\ACC_1|ACC_DATA [0] & VCC))
// \ALU_1|ALU_DATA[0]~9  = CARRY((\BREG_1|BREG_DATA [0] & \ACC_1|ACC_DATA [0]))

	.dataa(\BREG_1|BREG_DATA [0]),
	.datab(\ACC_1|ACC_DATA [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_1|ALU_DATA[0]~8_combout ),
	.cout(\ALU_1|ALU_DATA[0]~9 ));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[0]~8 .lut_mask = 16'h6688;
defparam \ALU_1|ALU_DATA[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N7
dffeas \ALU_1|ALU_DATA[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ALU_1|ALU_DATA[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_1|ALU_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[0] .is_wysiwyg = "true";
defparam \ALU_1|ALU_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N16
cycloneive_lcell_comb \OE_ALU~0 (
// Equation(s):
// \OE_ALU~0_combout  = (\SEL[0]~input_o  & (\SEL[1]~input_o  & (\Decoder0~1_combout  & \OE_PC~6_combout )))

	.dataa(\SEL[0]~input_o ),
	.datab(\SEL[1]~input_o ),
	.datac(\Decoder0~1_combout ),
	.datad(\OE_PC~6_combout ),
	.cin(gnd),
	.combout(\OE_ALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \OE_ALU~0 .lut_mask = 16'h8000;
defparam \OE_ALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N17
dffeas OE_ALU(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\OE_ALU~0_combout ),
	.asdata(vcc),
	.clrn(!\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OE_ALU~q ),
	.prn(vcc));
// synopsys translate_off
defparam OE_ALU.is_wysiwyg = "true";
defparam OE_ALU.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N16
cycloneive_lcell_comb \BUS_OUT~17 (
// Equation(s):
// \BUS_OUT~17_combout  = (\OE_ACC~q ) # ((\OE_ALU~q  & !\OE_BREG~q ))

	.dataa(\OE_ALU~q ),
	.datab(\OE_BREG~q ),
	.datac(gnd),
	.datad(\OE_ACC~q ),
	.cin(gnd),
	.combout(\BUS_OUT~17_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~17 .lut_mask = 16'hFF22;
defparam \BUS_OUT~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N0
cycloneive_lcell_comb \BUS_OUT~29 (
// Equation(s):
// \BUS_OUT~29_combout  = (\BUS_OUT~16_combout  & (((\BUS_OUT~17_combout )))) # (!\BUS_OUT~16_combout  & ((\BUS_OUT~17_combout  & ((\ALU_1|ALU_DATA [0]))) # (!\BUS_OUT~17_combout  & (BUS_DATA[0]))))

	.dataa(BUS_DATA[0]),
	.datab(\ALU_1|ALU_DATA [0]),
	.datac(\BUS_OUT~16_combout ),
	.datad(\BUS_OUT~17_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~29_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~29 .lut_mask = 16'hFC0A;
defparam \BUS_OUT~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N4
cycloneive_lcell_comb \BUS_OUT~30 (
// Equation(s):
// \BUS_OUT~30_combout  = (\BUS_OUT~16_combout  & ((\BUS_OUT~29_combout  & (\ACC_1|ACC_DATA [0])) # (!\BUS_OUT~29_combout  & ((\BREG_1|BREG_DATA [0]))))) # (!\BUS_OUT~16_combout  & (((\BUS_OUT~29_combout ))))

	.dataa(\BUS_OUT~16_combout ),
	.datab(\ACC_1|ACC_DATA [0]),
	.datac(\BREG_1|BREG_DATA [0]),
	.datad(\BUS_OUT~29_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~30_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~30 .lut_mask = 16'hDDA0;
defparam \BUS_OUT~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N22
cycloneive_lcell_comb \BUS_OUT~31 (
// Equation(s):
// \BUS_OUT~31_combout  = (\BUS_OUT~30_combout  & !\OE_PC~q )

	.dataa(gnd),
	.datab(\BUS_OUT~30_combout ),
	.datac(gnd),
	.datad(\OE_PC~q ),
	.cin(gnd),
	.combout(\BUS_OUT~31_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~31 .lut_mask = 16'h00CC;
defparam \BUS_OUT~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N1
cycloneive_io_ibuf \PRGM_IN[1]~input (
	.i(PRGM_IN[1]),
	.ibar(gnd),
	.o(\PRGM_IN[1]~input_o ));
// synopsys translate_off
defparam \PRGM_IN[1]~input .bus_hold = "false";
defparam \PRGM_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N0
cycloneive_lcell_comb \ACC_IN~2 (
// Equation(s):
// \ACC_IN~2_combout  = (\PRGM~input_o  & (\PRGM_IN[1]~input_o )) # (!\PRGM~input_o  & (((!\OE_PC~q  & \BUS_OUT~33_combout ))))

	.dataa(\PRGM~input_o ),
	.datab(\PRGM_IN[1]~input_o ),
	.datac(\OE_PC~q ),
	.datad(\BUS_OUT~33_combout ),
	.cin(gnd),
	.combout(\ACC_IN~2_combout ),
	.cout());
// synopsys translate_off
defparam \ACC_IN~2 .lut_mask = 16'h8D88;
defparam \ACC_IN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N19
dffeas \BREG_IN[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ACC_IN~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_IN[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BREG_IN[1]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_IN[1] .is_wysiwyg = "true";
defparam \BREG_IN[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N25
dffeas \BREG_1|BREG_DATA[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(BREG_IN[1]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BREG_1|BREG_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_1|BREG_DATA[1] .is_wysiwyg = "true";
defparam \BREG_1|BREG_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y30_N1
dffeas \ACC_IN[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACC_IN~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACC_IN[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ACC_IN[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_IN[1] .is_wysiwyg = "true";
defparam \ACC_IN[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N27
dffeas \ACC_1|ACC_DATA[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(ACC_IN[1]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACC_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_1|ACC_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_1|ACC_DATA[1] .is_wysiwyg = "true";
defparam \ACC_1|ACC_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N8
cycloneive_lcell_comb \ALU_1|ALU_DATA[1]~10 (
// Equation(s):
// \ALU_1|ALU_DATA[1]~10_combout  = (\BREG_1|BREG_DATA [1] & ((\ACC_1|ACC_DATA [1] & (\ALU_1|ALU_DATA[0]~9  & VCC)) # (!\ACC_1|ACC_DATA [1] & (!\ALU_1|ALU_DATA[0]~9 )))) # (!\BREG_1|BREG_DATA [1] & ((\ACC_1|ACC_DATA [1] & (!\ALU_1|ALU_DATA[0]~9 )) # 
// (!\ACC_1|ACC_DATA [1] & ((\ALU_1|ALU_DATA[0]~9 ) # (GND)))))
// \ALU_1|ALU_DATA[1]~11  = CARRY((\BREG_1|BREG_DATA [1] & (!\ACC_1|ACC_DATA [1] & !\ALU_1|ALU_DATA[0]~9 )) # (!\BREG_1|BREG_DATA [1] & ((!\ALU_1|ALU_DATA[0]~9 ) # (!\ACC_1|ACC_DATA [1]))))

	.dataa(\BREG_1|BREG_DATA [1]),
	.datab(\ACC_1|ACC_DATA [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|ALU_DATA[0]~9 ),
	.combout(\ALU_1|ALU_DATA[1]~10_combout ),
	.cout(\ALU_1|ALU_DATA[1]~11 ));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[1]~10 .lut_mask = 16'h9617;
defparam \ALU_1|ALU_DATA[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N9
dffeas \ALU_1|ALU_DATA[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ALU_1|ALU_DATA[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_1|ALU_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[1] .is_wysiwyg = "true";
defparam \ALU_1|ALU_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N4
cycloneive_lcell_comb \BUS_DATA[1]~feeder (
// Equation(s):
// \BUS_DATA[1]~feeder_combout  = \BUS_OUT~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS_OUT~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS_DATA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_DATA[1]~feeder .lut_mask = 16'hF0F0;
defparam \BUS_DATA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N5
dffeas \BUS_DATA[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\BUS_DATA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BUS_DATA[1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS_DATA[1] .is_wysiwyg = "true";
defparam \BUS_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N24
cycloneive_lcell_comb \BUS_OUT~32 (
// Equation(s):
// \BUS_OUT~32_combout  = (\BUS_OUT~16_combout  & (((\BREG_1|BREG_DATA [1]) # (\BUS_OUT~17_combout )))) # (!\BUS_OUT~16_combout  & (BUS_DATA[1] & ((!\BUS_OUT~17_combout ))))

	.dataa(\BUS_OUT~16_combout ),
	.datab(BUS_DATA[1]),
	.datac(\BREG_1|BREG_DATA [1]),
	.datad(\BUS_OUT~17_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~32_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~32 .lut_mask = 16'hAAE4;
defparam \BUS_OUT~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N26
cycloneive_lcell_comb \BUS_OUT~33 (
// Equation(s):
// \BUS_OUT~33_combout  = (\BUS_OUT~17_combout  & ((\BUS_OUT~32_combout  & ((\ACC_1|ACC_DATA [1]))) # (!\BUS_OUT~32_combout  & (\ALU_1|ALU_DATA [1])))) # (!\BUS_OUT~17_combout  & (((\BUS_OUT~32_combout ))))

	.dataa(\ALU_1|ALU_DATA [1]),
	.datab(\BUS_OUT~17_combout ),
	.datac(\ACC_1|ACC_DATA [1]),
	.datad(\BUS_OUT~32_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~33_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~33 .lut_mask = 16'hF388;
defparam \BUS_OUT~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N14
cycloneive_lcell_comb \BUS_OUT~34 (
// Equation(s):
// \BUS_OUT~34_combout  = (!\OE_PC~q  & \BUS_OUT~33_combout )

	.dataa(\OE_PC~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS_OUT~33_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~34_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~34 .lut_mask = 16'h5500;
defparam \BUS_OUT~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y34_N15
cycloneive_io_ibuf \PRGM_IN[2]~input (
	.i(PRGM_IN[2]),
	.ibar(gnd),
	.o(\PRGM_IN[2]~input_o ));
// synopsys translate_off
defparam \PRGM_IN[2]~input .bus_hold = "false";
defparam \PRGM_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N30
cycloneive_lcell_comb \ACC_IN~3 (
// Equation(s):
// \ACC_IN~3_combout  = (\PRGM~input_o  & (\PRGM_IN[2]~input_o )) # (!\PRGM~input_o  & (((\BUS_OUT~36_combout  & !\OE_PC~q ))))

	.dataa(\PRGM~input_o ),
	.datab(\PRGM_IN[2]~input_o ),
	.datac(\BUS_OUT~36_combout ),
	.datad(\OE_PC~q ),
	.cin(gnd),
	.combout(\ACC_IN~3_combout ),
	.cout());
// synopsys translate_off
defparam \ACC_IN~3 .lut_mask = 16'h88D8;
defparam \ACC_IN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N31
dffeas \ACC_IN[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACC_IN~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACC_IN[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ACC_IN[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_IN[2] .is_wysiwyg = "true";
defparam \ACC_IN[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N5
dffeas \ACC_1|ACC_DATA[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(ACC_IN[2]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACC_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_1|ACC_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_1|ACC_DATA[2] .is_wysiwyg = "true";
defparam \ACC_1|ACC_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N27
dffeas \BREG_IN[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ACC_IN~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_IN[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BREG_IN[2]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_IN[2] .is_wysiwyg = "true";
defparam \BREG_IN[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y30_N31
dffeas \BREG_1|BREG_DATA[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(BREG_IN[2]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BREG_1|BREG_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_1|BREG_DATA[2] .is_wysiwyg = "true";
defparam \BREG_1|BREG_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N22
cycloneive_lcell_comb \BUS_DATA[2]~feeder (
// Equation(s):
// \BUS_DATA[2]~feeder_combout  = \BUS_OUT~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS_OUT~37_combout ),
	.cin(gnd),
	.combout(\BUS_DATA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_DATA[2]~feeder .lut_mask = 16'hFF00;
defparam \BUS_DATA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N23
dffeas \BUS_DATA[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\BUS_DATA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BUS_DATA[2]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS_DATA[2] .is_wysiwyg = "true";
defparam \BUS_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N10
cycloneive_lcell_comb \ALU_1|ALU_DATA[2]~12 (
// Equation(s):
// \ALU_1|ALU_DATA[2]~12_combout  = ((\ACC_1|ACC_DATA [2] $ (\BREG_1|BREG_DATA [2] $ (!\ALU_1|ALU_DATA[1]~11 )))) # (GND)
// \ALU_1|ALU_DATA[2]~13  = CARRY((\ACC_1|ACC_DATA [2] & ((\BREG_1|BREG_DATA [2]) # (!\ALU_1|ALU_DATA[1]~11 ))) # (!\ACC_1|ACC_DATA [2] & (\BREG_1|BREG_DATA [2] & !\ALU_1|ALU_DATA[1]~11 )))

	.dataa(\ACC_1|ACC_DATA [2]),
	.datab(\BREG_1|BREG_DATA [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|ALU_DATA[1]~11 ),
	.combout(\ALU_1|ALU_DATA[2]~12_combout ),
	.cout(\ALU_1|ALU_DATA[2]~13 ));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[2]~12 .lut_mask = 16'h698E;
defparam \ALU_1|ALU_DATA[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N11
dffeas \ALU_1|ALU_DATA[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ALU_1|ALU_DATA[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_1|ALU_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[2] .is_wysiwyg = "true";
defparam \ALU_1|ALU_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N2
cycloneive_lcell_comb \BUS_OUT~35 (
// Equation(s):
// \BUS_OUT~35_combout  = (\BUS_OUT~16_combout  & (((\BUS_OUT~17_combout )))) # (!\BUS_OUT~16_combout  & ((\BUS_OUT~17_combout  & ((\ALU_1|ALU_DATA [2]))) # (!\BUS_OUT~17_combout  & (BUS_DATA[2]))))

	.dataa(BUS_DATA[2]),
	.datab(\ALU_1|ALU_DATA [2]),
	.datac(\BUS_OUT~16_combout ),
	.datad(\BUS_OUT~17_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~35_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~35 .lut_mask = 16'hFC0A;
defparam \BUS_OUT~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N30
cycloneive_lcell_comb \BUS_OUT~36 (
// Equation(s):
// \BUS_OUT~36_combout  = (\BUS_OUT~16_combout  & ((\BUS_OUT~35_combout  & (\ACC_1|ACC_DATA [2])) # (!\BUS_OUT~35_combout  & ((\BREG_1|BREG_DATA [2]))))) # (!\BUS_OUT~16_combout  & (((\BUS_OUT~35_combout ))))

	.dataa(\BUS_OUT~16_combout ),
	.datab(\ACC_1|ACC_DATA [2]),
	.datac(\BREG_1|BREG_DATA [2]),
	.datad(\BUS_OUT~35_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~36_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~36 .lut_mask = 16'hDDA0;
defparam \BUS_OUT~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N0
cycloneive_lcell_comb \BUS_OUT~37 (
// Equation(s):
// \BUS_OUT~37_combout  = (!\OE_PC~q  & \BUS_OUT~36_combout )

	.dataa(\OE_PC~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS_OUT~36_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~37_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~37 .lut_mask = 16'h5500;
defparam \BUS_OUT~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y34_N1
cycloneive_io_ibuf \PRGM_IN[3]~input (
	.i(PRGM_IN[3]),
	.ibar(gnd),
	.o(\PRGM_IN[3]~input_o ));
// synopsys translate_off
defparam \PRGM_IN[3]~input .bus_hold = "false";
defparam \PRGM_IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N8
cycloneive_lcell_comb \ACC_IN~4 (
// Equation(s):
// \ACC_IN~4_combout  = (\PRGM~input_o  & (\PRGM_IN[3]~input_o )) # (!\PRGM~input_o  & (((!\OE_PC~q  & \BUS_OUT~39_combout ))))

	.dataa(\PRGM~input_o ),
	.datab(\PRGM_IN[3]~input_o ),
	.datac(\OE_PC~q ),
	.datad(\BUS_OUT~39_combout ),
	.cin(gnd),
	.combout(\ACC_IN~4_combout ),
	.cout());
// synopsys translate_off
defparam \ACC_IN~4 .lut_mask = 16'h8D88;
defparam \ACC_IN~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N17
dffeas \BREG_IN[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ACC_IN~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_IN[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BREG_IN[3]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_IN[3] .is_wysiwyg = "true";
defparam \BREG_IN[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N11
dffeas \BREG_1|BREG_DATA[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(BREG_IN[3]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BREG_1|BREG_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_1|BREG_DATA[3] .is_wysiwyg = "true";
defparam \BREG_1|BREG_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y30_N9
dffeas \ACC_IN[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACC_IN~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACC_IN[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ACC_IN[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_IN[3] .is_wysiwyg = "true";
defparam \ACC_IN[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N9
dffeas \ACC_1|ACC_DATA[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(ACC_IN[3]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACC_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_1|ACC_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_1|ACC_DATA[3] .is_wysiwyg = "true";
defparam \ACC_1|ACC_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N12
cycloneive_lcell_comb \ALU_1|ALU_DATA[3]~14 (
// Equation(s):
// \ALU_1|ALU_DATA[3]~14_combout  = (\BREG_1|BREG_DATA [3] & ((\ACC_1|ACC_DATA [3] & (\ALU_1|ALU_DATA[2]~13  & VCC)) # (!\ACC_1|ACC_DATA [3] & (!\ALU_1|ALU_DATA[2]~13 )))) # (!\BREG_1|BREG_DATA [3] & ((\ACC_1|ACC_DATA [3] & (!\ALU_1|ALU_DATA[2]~13 )) # 
// (!\ACC_1|ACC_DATA [3] & ((\ALU_1|ALU_DATA[2]~13 ) # (GND)))))
// \ALU_1|ALU_DATA[3]~15  = CARRY((\BREG_1|BREG_DATA [3] & (!\ACC_1|ACC_DATA [3] & !\ALU_1|ALU_DATA[2]~13 )) # (!\BREG_1|BREG_DATA [3] & ((!\ALU_1|ALU_DATA[2]~13 ) # (!\ACC_1|ACC_DATA [3]))))

	.dataa(\BREG_1|BREG_DATA [3]),
	.datab(\ACC_1|ACC_DATA [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|ALU_DATA[2]~13 ),
	.combout(\ALU_1|ALU_DATA[3]~14_combout ),
	.cout(\ALU_1|ALU_DATA[3]~15 ));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[3]~14 .lut_mask = 16'h9617;
defparam \ALU_1|ALU_DATA[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N13
dffeas \ALU_1|ALU_DATA[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ALU_1|ALU_DATA[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_1|ALU_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[3] .is_wysiwyg = "true";
defparam \ALU_1|ALU_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N30
cycloneive_lcell_comb \BUS_DATA[3]~feeder (
// Equation(s):
// \BUS_DATA[3]~feeder_combout  = \BUS_OUT~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS_OUT~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BUS_DATA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_DATA[3]~feeder .lut_mask = 16'hF0F0;
defparam \BUS_DATA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N31
dffeas \BUS_DATA[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\BUS_DATA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BUS_DATA[3]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS_DATA[3] .is_wysiwyg = "true";
defparam \BUS_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N10
cycloneive_lcell_comb \BUS_OUT~38 (
// Equation(s):
// \BUS_OUT~38_combout  = (\BUS_OUT~16_combout  & (((\BREG_1|BREG_DATA [3]) # (\BUS_OUT~17_combout )))) # (!\BUS_OUT~16_combout  & (BUS_DATA[3] & ((!\BUS_OUT~17_combout ))))

	.dataa(\BUS_OUT~16_combout ),
	.datab(BUS_DATA[3]),
	.datac(\BREG_1|BREG_DATA [3]),
	.datad(\BUS_OUT~17_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~38_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~38 .lut_mask = 16'hAAE4;
defparam \BUS_OUT~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N8
cycloneive_lcell_comb \BUS_OUT~39 (
// Equation(s):
// \BUS_OUT~39_combout  = (\BUS_OUT~17_combout  & ((\BUS_OUT~38_combout  & ((\ACC_1|ACC_DATA [3]))) # (!\BUS_OUT~38_combout  & (\ALU_1|ALU_DATA [3])))) # (!\BUS_OUT~17_combout  & (((\BUS_OUT~38_combout ))))

	.dataa(\ALU_1|ALU_DATA [3]),
	.datab(\BUS_OUT~17_combout ),
	.datac(\ACC_1|ACC_DATA [3]),
	.datad(\BUS_OUT~38_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~39_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~39 .lut_mask = 16'hF388;
defparam \BUS_OUT~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N26
cycloneive_lcell_comb \BUS_OUT~40 (
// Equation(s):
// \BUS_OUT~40_combout  = (!\OE_PC~q  & \BUS_OUT~39_combout )

	.dataa(\OE_PC~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS_OUT~39_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~40_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~40 .lut_mask = 16'h5500;
defparam \BUS_OUT~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N21
dffeas \ACC_IN[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_IN~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACC_IN[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ACC_IN[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_IN[4] .is_wysiwyg = "true";
defparam \ACC_IN[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N17
dffeas \ACC_1|ACC_DATA[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(ACC_IN[4]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACC_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_1|ACC_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_1|ACC_DATA[4] .is_wysiwyg = "true";
defparam \ACC_1|ACC_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N15
dffeas \BREG_IN[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IN~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_IN[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BREG_IN[4]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_IN[4] .is_wysiwyg = "true";
defparam \BREG_IN[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N19
dffeas \BREG_1|BREG_DATA[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(BREG_IN[4]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BREG_1|BREG_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_1|BREG_DATA[4] .is_wysiwyg = "true";
defparam \BREG_1|BREG_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N10
cycloneive_lcell_comb \BUS_DATA[4]~feeder (
// Equation(s):
// \BUS_DATA[4]~feeder_combout  = \BUS_OUT~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS_OUT~41_combout ),
	.cin(gnd),
	.combout(\BUS_DATA[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_DATA[4]~feeder .lut_mask = 16'hFF00;
defparam \BUS_DATA[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N11
dffeas \BUS_DATA[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\BUS_DATA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BUS_DATA[4]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS_DATA[4] .is_wysiwyg = "true";
defparam \BUS_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N14
cycloneive_lcell_comb \ALU_1|ALU_DATA[4]~16 (
// Equation(s):
// \ALU_1|ALU_DATA[4]~16_combout  = ((\ACC_1|ACC_DATA [4] $ (\BREG_1|BREG_DATA [4] $ (!\ALU_1|ALU_DATA[3]~15 )))) # (GND)
// \ALU_1|ALU_DATA[4]~17  = CARRY((\ACC_1|ACC_DATA [4] & ((\BREG_1|BREG_DATA [4]) # (!\ALU_1|ALU_DATA[3]~15 ))) # (!\ACC_1|ACC_DATA [4] & (\BREG_1|BREG_DATA [4] & !\ALU_1|ALU_DATA[3]~15 )))

	.dataa(\ACC_1|ACC_DATA [4]),
	.datab(\BREG_1|BREG_DATA [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|ALU_DATA[3]~15 ),
	.combout(\ALU_1|ALU_DATA[4]~16_combout ),
	.cout(\ALU_1|ALU_DATA[4]~17 ));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[4]~16 .lut_mask = 16'h698E;
defparam \ALU_1|ALU_DATA[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N15
dffeas \ALU_1|ALU_DATA[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ALU_1|ALU_DATA[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_1|ALU_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[4] .is_wysiwyg = "true";
defparam \ALU_1|ALU_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N28
cycloneive_lcell_comb \BUS_OUT~18 (
// Equation(s):
// \BUS_OUT~18_combout  = (\BUS_OUT~16_combout  & (((\BUS_OUT~17_combout )))) # (!\BUS_OUT~16_combout  & ((\BUS_OUT~17_combout  & ((\ALU_1|ALU_DATA [4]))) # (!\BUS_OUT~17_combout  & (BUS_DATA[4]))))

	.dataa(BUS_DATA[4]),
	.datab(\ALU_1|ALU_DATA [4]),
	.datac(\BUS_OUT~16_combout ),
	.datad(\BUS_OUT~17_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~18_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~18 .lut_mask = 16'hFC0A;
defparam \BUS_OUT~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N18
cycloneive_lcell_comb \BUS_OUT~19 (
// Equation(s):
// \BUS_OUT~19_combout  = (\BUS_OUT~16_combout  & ((\BUS_OUT~18_combout  & (\ACC_1|ACC_DATA [4])) # (!\BUS_OUT~18_combout  & ((\BREG_1|BREG_DATA [4]))))) # (!\BUS_OUT~16_combout  & (((\BUS_OUT~18_combout ))))

	.dataa(\ACC_1|ACC_DATA [4]),
	.datab(\BUS_OUT~16_combout ),
	.datac(\BREG_1|BREG_DATA [4]),
	.datad(\BUS_OUT~18_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~19_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~19 .lut_mask = 16'hBBC0;
defparam \BUS_OUT~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \PRGM_IN[4]~input (
	.i(PRGM_IN[4]),
	.ibar(gnd),
	.o(\PRGM_IN[4]~input_o ));
// synopsys translate_off
defparam \PRGM_IN[4]~input .bus_hold = "false";
defparam \PRGM_IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N28
cycloneive_lcell_comb \PC_IN~4 (
// Equation(s):
// \PC_IN~4_combout  = (\PRGM~input_o  & ((\PRGM_IN[4]~input_o ))) # (!\PRGM~input_o  & (\PC_1|COUNTER [0]))

	.dataa(\PC_1|COUNTER [0]),
	.datab(\PRGM~input_o ),
	.datac(gnd),
	.datad(\PRGM_IN[4]~input_o ),
	.cin(gnd),
	.combout(\PC_IN~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC_IN~4 .lut_mask = 16'hEE22;
defparam \PC_IN~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N20
cycloneive_lcell_comb \PC_IN~5 (
// Equation(s):
// \PC_IN~5_combout  = (\PRGM~input_o  & (((\PC_IN~4_combout )))) # (!\PRGM~input_o  & ((\OE_PC~q  & ((\PC_IN~4_combout ))) # (!\OE_PC~q  & (\BUS_OUT~19_combout ))))

	.dataa(\PRGM~input_o ),
	.datab(\OE_PC~q ),
	.datac(\BUS_OUT~19_combout ),
	.datad(\PC_IN~4_combout ),
	.cin(gnd),
	.combout(\PC_IN~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC_IN~5 .lut_mask = 16'hFE10;
defparam \PC_IN~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N24
cycloneive_lcell_comb \PC_IN[0]~feeder (
// Equation(s):
// \PC_IN[0]~feeder_combout  = \PC_IN~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IN~5_combout ),
	.cin(gnd),
	.combout(\PC_IN[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_IN[0]~feeder .lut_mask = 16'hFF00;
defparam \PC_IN[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N10
cycloneive_lcell_comb \PC_IN[0]~10 (
// Equation(s):
// \PC_IN[0]~10_combout  = (!\SEL[1]~input_o  & (\Decoder0~1_combout  & (!\SEL[0]~input_o  & \PC_IN[0]~6_combout )))

	.dataa(\SEL[1]~input_o ),
	.datab(\Decoder0~1_combout ),
	.datac(\SEL[0]~input_o ),
	.datad(\PC_IN[0]~6_combout ),
	.cin(gnd),
	.combout(\PC_IN[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC_IN[0]~10 .lut_mask = 16'h0400;
defparam \PC_IN[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N25
dffeas \PC_IN[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_IN[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_IN[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_IN[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IN[0] .is_wysiwyg = "true";
defparam \PC_IN[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N14
cycloneive_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (!\SEL[0]~input_o  & (!\SEL[3]~input_o  & (!\SEL[2]~input_o  & !\SEL[1]~input_o )))

	.dataa(\SEL[0]~input_o ),
	.datab(\SEL[3]~input_o ),
	.datac(\SEL[2]~input_o ),
	.datad(\SEL[1]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = 16'h0001;
defparam \Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N22
cycloneive_lcell_comb \WE_PC~0 (
// Equation(s):
// \WE_PC~0_combout  = (\GO_DB~q  & (\Decoder0~2_combout  & (!\PRGM~input_o  & \WE~input_o )))

	.dataa(\GO_DB~q ),
	.datab(\Decoder0~2_combout ),
	.datac(\PRGM~input_o ),
	.datad(\WE~input_o ),
	.cin(gnd),
	.combout(\WE_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \WE_PC~0 .lut_mask = 16'h0800;
defparam \WE_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N23
dffeas WE_PC(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\WE_PC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WE_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam WE_PC.is_wysiwyg = "true";
defparam WE_PC.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N30
cycloneive_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (!\SEL[0]~input_o  & !\SEL[1]~input_o )

	.dataa(gnd),
	.datab(\SEL[0]~input_o ),
	.datac(gnd),
	.datad(\SEL[1]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h0033;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N8
cycloneive_lcell_comb \PRGM_PC~0 (
// Equation(s):
// \PRGM_PC~0_combout  = (\GO_DB~q  & (\Decoder0~0_combout  & (\PRGM~input_o  & \Decoder0~1_combout )))

	.dataa(\GO_DB~q ),
	.datab(\Decoder0~0_combout ),
	.datac(\PRGM~input_o ),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\PRGM_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \PRGM_PC~0 .lut_mask = 16'h8000;
defparam \PRGM_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N9
dffeas PRGM_PC(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PRGM_PC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PRGM_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam PRGM_PC.is_wysiwyg = "true";
defparam PRGM_PC.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N12
cycloneive_lcell_comb \PC_1|COUNTER~4 (
// Equation(s):
// \PC_1|COUNTER~4_combout  = (\WE_PC~q  & (((PC_IN[0])))) # (!\WE_PC~q  & ((\PRGM_PC~q  & ((PC_IN[0]))) # (!\PRGM_PC~q  & (!\PC_1|COUNTER [0]))))

	.dataa(\PC_1|COUNTER [0]),
	.datab(PC_IN[0]),
	.datac(\WE_PC~q ),
	.datad(\PRGM_PC~q ),
	.cin(gnd),
	.combout(\PC_1|COUNTER~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC_1|COUNTER~4 .lut_mask = 16'hCCC5;
defparam \PC_1|COUNTER~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N22
cycloneive_io_ibuf \EN~input (
	.i(EN),
	.ibar(gnd),
	.o(\EN~input_o ));
// synopsys translate_off
defparam \EN~input .bus_hold = "false";
defparam \EN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \HLT~input (
	.i(HLT),
	.ibar(gnd),
	.o(\HLT~input_o ));
// synopsys translate_off
defparam \HLT~input .bus_hold = "false";
defparam \HLT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N2
cycloneive_lcell_comb \PC_1|COUNTER[1]~5 (
// Equation(s):
// \PC_1|COUNTER[1]~5_combout  = (\PRGM_PC~q ) # ((\WE_PC~q ) # ((\EN~input_o  & !\HLT~input_o )))

	.dataa(\PRGM_PC~q ),
	.datab(\EN~input_o ),
	.datac(\HLT~input_o ),
	.datad(\WE_PC~q ),
	.cin(gnd),
	.combout(\PC_1|COUNTER[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC_1|COUNTER[1]~5 .lut_mask = 16'hFFAE;
defparam \PC_1|COUNTER[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N9
dffeas \PC_1|COUNTER[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_1|COUNTER~4_combout ),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_1|COUNTER[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_1|COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_1|COUNTER[0] .is_wysiwyg = "true";
defparam \PC_1|COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N16
cycloneive_lcell_comb \BUS_OUT~41 (
// Equation(s):
// \BUS_OUT~41_combout  = (\OE_PC~q  & (\PC_1|COUNTER [0])) # (!\OE_PC~q  & ((\BUS_OUT~19_combout )))

	.dataa(\OE_PC~q ),
	.datab(\PC_1|COUNTER [0]),
	.datac(gnd),
	.datad(\BUS_OUT~19_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~41_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~41 .lut_mask = 16'hDD88;
defparam \BUS_OUT~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \PRGM_IN[5]~input (
	.i(PRGM_IN[5]),
	.ibar(gnd),
	.o(\PRGM_IN[5]~input_o ));
// synopsys translate_off
defparam \PRGM_IN[5]~input .bus_hold = "false";
defparam \PRGM_IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N2
cycloneive_lcell_comb \PC_IN~7 (
// Equation(s):
// \PC_IN~7_combout  = (\PRGM~input_o  & (\PRGM_IN[5]~input_o )) # (!\PRGM~input_o  & ((\BUS_OUT~22_combout )))

	.dataa(gnd),
	.datab(\PRGM~input_o ),
	.datac(\PRGM_IN[5]~input_o ),
	.datad(\BUS_OUT~22_combout ),
	.cin(gnd),
	.combout(\PC_IN~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC_IN~7 .lut_mask = 16'hF3C0;
defparam \PC_IN~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N22
cycloneive_lcell_comb \PC_IN[1]~feeder (
// Equation(s):
// \PC_IN[1]~feeder_combout  = \PC_IN~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IN~7_combout ),
	.cin(gnd),
	.combout(\PC_IN[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_IN[1]~feeder .lut_mask = 16'hFF00;
defparam \PC_IN[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N23
dffeas \PC_IN[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_IN[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_IN[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_IN[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IN[1] .is_wysiwyg = "true";
defparam \PC_IN[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N8
cycloneive_lcell_comb \PC_1|always0~0 (
// Equation(s):
// \PC_1|always0~0_combout  = (\WE_PC~q ) # (\PRGM_PC~q )

	.dataa(gnd),
	.datab(\WE_PC~q ),
	.datac(gnd),
	.datad(\PRGM_PC~q ),
	.cin(gnd),
	.combout(\PC_1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_1|always0~0 .lut_mask = 16'hFFCC;
defparam \PC_1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N14
cycloneive_lcell_comb \PC_1|COUNTER~6 (
// Equation(s):
// \PC_1|COUNTER~6_combout  = (\PC_1|always0~0_combout  & (PC_IN[1])) # (!\PC_1|always0~0_combout  & ((\PC_1|COUNTER [0] $ (\PC_1|COUNTER [1]))))

	.dataa(PC_IN[1]),
	.datab(\PC_1|COUNTER [0]),
	.datac(\PC_1|COUNTER [1]),
	.datad(\PC_1|always0~0_combout ),
	.cin(gnd),
	.combout(\PC_1|COUNTER~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC_1|COUNTER~6 .lut_mask = 16'hAA3C;
defparam \PC_1|COUNTER~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N15
dffeas \PC_1|COUNTER[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_1|COUNTER~6_combout ),
	.asdata(vcc),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_1|COUNTER[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_1|COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_1|COUNTER[1] .is_wysiwyg = "true";
defparam \PC_1|COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N3
dffeas \BREG_IN[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_IN~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BREG_IN[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BREG_IN[5]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_IN[5] .is_wysiwyg = "true";
defparam \BREG_IN[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N1
dffeas \BREG_1|BREG_DATA[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(BREG_IN[5]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BREG_1|BREG_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_1|BREG_DATA[5] .is_wysiwyg = "true";
defparam \BREG_1|BREG_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N26
cycloneive_lcell_comb \ACC_IN[5]~feeder (
// Equation(s):
// \ACC_IN[5]~feeder_combout  = \PC_IN~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IN~7_combout ),
	.cin(gnd),
	.combout(\ACC_IN[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ACC_IN[5]~feeder .lut_mask = 16'hFF00;
defparam \ACC_IN[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N27
dffeas \ACC_IN[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACC_IN[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACC_IN[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ACC_IN[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_IN[5] .is_wysiwyg = "true";
defparam \ACC_IN[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N15
dffeas \ACC_1|ACC_DATA[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(ACC_IN[5]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACC_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_1|ACC_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_1|ACC_DATA[5] .is_wysiwyg = "true";
defparam \ACC_1|ACC_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N16
cycloneive_lcell_comb \ALU_1|ALU_DATA[5]~18 (
// Equation(s):
// \ALU_1|ALU_DATA[5]~18_combout  = (\BREG_1|BREG_DATA [5] & ((\ACC_1|ACC_DATA [5] & (\ALU_1|ALU_DATA[4]~17  & VCC)) # (!\ACC_1|ACC_DATA [5] & (!\ALU_1|ALU_DATA[4]~17 )))) # (!\BREG_1|BREG_DATA [5] & ((\ACC_1|ACC_DATA [5] & (!\ALU_1|ALU_DATA[4]~17 )) # 
// (!\ACC_1|ACC_DATA [5] & ((\ALU_1|ALU_DATA[4]~17 ) # (GND)))))
// \ALU_1|ALU_DATA[5]~19  = CARRY((\BREG_1|BREG_DATA [5] & (!\ACC_1|ACC_DATA [5] & !\ALU_1|ALU_DATA[4]~17 )) # (!\BREG_1|BREG_DATA [5] & ((!\ALU_1|ALU_DATA[4]~17 ) # (!\ACC_1|ACC_DATA [5]))))

	.dataa(\BREG_1|BREG_DATA [5]),
	.datab(\ACC_1|ACC_DATA [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|ALU_DATA[4]~17 ),
	.combout(\ALU_1|ALU_DATA[5]~18_combout ),
	.cout(\ALU_1|ALU_DATA[5]~19 ));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[5]~18 .lut_mask = 16'h9617;
defparam \ALU_1|ALU_DATA[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N17
dffeas \ALU_1|ALU_DATA[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ALU_1|ALU_DATA[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_1|ALU_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[5] .is_wysiwyg = "true";
defparam \ALU_1|ALU_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N6
cycloneive_lcell_comb \BUS_DATA[5]~feeder (
// Equation(s):
// \BUS_DATA[5]~feeder_combout  = \BUS_OUT~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS_OUT~22_combout ),
	.cin(gnd),
	.combout(\BUS_DATA[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_DATA[5]~feeder .lut_mask = 16'hFF00;
defparam \BUS_DATA[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N7
dffeas \BUS_DATA[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\BUS_DATA[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BUS_DATA[5]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS_DATA[5] .is_wysiwyg = "true";
defparam \BUS_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N0
cycloneive_lcell_comb \BUS_OUT~20 (
// Equation(s):
// \BUS_OUT~20_combout  = (\BUS_OUT~16_combout  & (((\BREG_1|BREG_DATA [5]) # (\BUS_OUT~17_combout )))) # (!\BUS_OUT~16_combout  & (BUS_DATA[5] & ((!\BUS_OUT~17_combout ))))

	.dataa(\BUS_OUT~16_combout ),
	.datab(BUS_DATA[5]),
	.datac(\BREG_1|BREG_DATA [5]),
	.datad(\BUS_OUT~17_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~20_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~20 .lut_mask = 16'hAAE4;
defparam \BUS_OUT~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N14
cycloneive_lcell_comb \BUS_OUT~21 (
// Equation(s):
// \BUS_OUT~21_combout  = (\BUS_OUT~17_combout  & ((\BUS_OUT~20_combout  & ((\ACC_1|ACC_DATA [5]))) # (!\BUS_OUT~20_combout  & (\ALU_1|ALU_DATA [5])))) # (!\BUS_OUT~17_combout  & (((\BUS_OUT~20_combout ))))

	.dataa(\ALU_1|ALU_DATA [5]),
	.datab(\BUS_OUT~17_combout ),
	.datac(\ACC_1|ACC_DATA [5]),
	.datad(\BUS_OUT~20_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~21_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~21 .lut_mask = 16'hF388;
defparam \BUS_OUT~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N20
cycloneive_lcell_comb \BUS_OUT~22 (
// Equation(s):
// \BUS_OUT~22_combout  = (\OE_PC~q  & (\PC_1|COUNTER [1])) # (!\OE_PC~q  & ((\BUS_OUT~21_combout )))

	.dataa(\OE_PC~q ),
	.datab(\PC_1|COUNTER [1]),
	.datac(gnd),
	.datad(\BUS_OUT~21_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~22_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~22 .lut_mask = 16'hDD88;
defparam \BUS_OUT~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N1
cycloneive_io_ibuf \PRGM_IN[6]~input (
	.i(PRGM_IN[6]),
	.ibar(gnd),
	.o(\PRGM_IN[6]~input_o ));
// synopsys translate_off
defparam \PRGM_IN[6]~input .bus_hold = "false";
defparam \PRGM_IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N12
cycloneive_lcell_comb \PC_IN~8 (
// Equation(s):
// \PC_IN~8_combout  = (\PRGM~input_o  & (\PRGM_IN[6]~input_o )) # (!\PRGM~input_o  & ((\BUS_OUT~25_combout )))

	.dataa(\PRGM~input_o ),
	.datab(gnd),
	.datac(\PRGM_IN[6]~input_o ),
	.datad(\BUS_OUT~25_combout ),
	.cin(gnd),
	.combout(\PC_IN~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC_IN~8 .lut_mask = 16'hF5A0;
defparam \PC_IN~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N4
cycloneive_lcell_comb \PC_IN[2]~feeder (
// Equation(s):
// \PC_IN[2]~feeder_combout  = \PC_IN~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IN~8_combout ),
	.cin(gnd),
	.combout(\PC_IN[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_IN[2]~feeder .lut_mask = 16'hFF00;
defparam \PC_IN[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N5
dffeas \PC_IN[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_IN[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_IN[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_IN[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IN[2] .is_wysiwyg = "true";
defparam \PC_IN[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N0
cycloneive_lcell_comb \PC_1|Add0~0 (
// Equation(s):
// \PC_1|Add0~0_combout  = \PC_1|COUNTER [2] $ (((\PC_1|COUNTER [1] & \PC_1|COUNTER [0])))

	.dataa(\PC_1|COUNTER [1]),
	.datab(\PC_1|COUNTER [2]),
	.datac(\PC_1|COUNTER [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_1|Add0~0 .lut_mask = 16'h6C6C;
defparam \PC_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N28
cycloneive_lcell_comb \PC_1|COUNTER~7 (
// Equation(s):
// \PC_1|COUNTER~7_combout  = (\PRGM_PC~q  & (((PC_IN[2])))) # (!\PRGM_PC~q  & ((\WE_PC~q  & (PC_IN[2])) # (!\WE_PC~q  & ((\PC_1|Add0~0_combout )))))

	.dataa(\PRGM_PC~q ),
	.datab(\WE_PC~q ),
	.datac(PC_IN[2]),
	.datad(\PC_1|Add0~0_combout ),
	.cin(gnd),
	.combout(\PC_1|COUNTER~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC_1|COUNTER~7 .lut_mask = 16'hF1E0;
defparam \PC_1|COUNTER~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N29
dffeas \PC_1|COUNTER[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_1|COUNTER~7_combout ),
	.asdata(vcc),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_1|COUNTER[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_1|COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_1|COUNTER[2] .is_wysiwyg = "true";
defparam \PC_1|COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y30_N13
dffeas \ACC_IN[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_IN~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACC_IN[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ACC_IN[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_IN[6] .is_wysiwyg = "true";
defparam \ACC_IN[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N3
dffeas \ACC_1|ACC_DATA[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(ACC_IN[6]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACC_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_1|ACC_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_1|ACC_DATA[6] .is_wysiwyg = "true";
defparam \ACC_1|ACC_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N29
dffeas \BREG_IN[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_IN~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_IN[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BREG_IN[6]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_IN[6] .is_wysiwyg = "true";
defparam \BREG_IN[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y30_N29
dffeas \BREG_1|BREG_DATA[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(BREG_IN[6]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BREG_1|BREG_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_1|BREG_DATA[6] .is_wysiwyg = "true";
defparam \BREG_1|BREG_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y30_N23
dffeas \BUS_DATA[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BUS_OUT~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BUS_DATA[6]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS_DATA[6] .is_wysiwyg = "true";
defparam \BUS_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N18
cycloneive_lcell_comb \ALU_1|ALU_DATA[6]~20 (
// Equation(s):
// \ALU_1|ALU_DATA[6]~20_combout  = ((\BREG_1|BREG_DATA [6] $ (\ACC_1|ACC_DATA [6] $ (!\ALU_1|ALU_DATA[5]~19 )))) # (GND)
// \ALU_1|ALU_DATA[6]~21  = CARRY((\BREG_1|BREG_DATA [6] & ((\ACC_1|ACC_DATA [6]) # (!\ALU_1|ALU_DATA[5]~19 ))) # (!\BREG_1|BREG_DATA [6] & (\ACC_1|ACC_DATA [6] & !\ALU_1|ALU_DATA[5]~19 )))

	.dataa(\BREG_1|BREG_DATA [6]),
	.datab(\ACC_1|ACC_DATA [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_1|ALU_DATA[5]~19 ),
	.combout(\ALU_1|ALU_DATA[6]~20_combout ),
	.cout(\ALU_1|ALU_DATA[6]~21 ));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[6]~20 .lut_mask = 16'h698E;
defparam \ALU_1|ALU_DATA[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N19
dffeas \ALU_1|ALU_DATA[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ALU_1|ALU_DATA[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_1|ALU_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[6] .is_wysiwyg = "true";
defparam \ALU_1|ALU_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N24
cycloneive_lcell_comb \BUS_OUT~23 (
// Equation(s):
// \BUS_OUT~23_combout  = (\BUS_OUT~16_combout  & (((\BUS_OUT~17_combout )))) # (!\BUS_OUT~16_combout  & ((\BUS_OUT~17_combout  & ((\ALU_1|ALU_DATA [6]))) # (!\BUS_OUT~17_combout  & (BUS_DATA[6]))))

	.dataa(BUS_DATA[6]),
	.datab(\ALU_1|ALU_DATA [6]),
	.datac(\BUS_OUT~16_combout ),
	.datad(\BUS_OUT~17_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~23_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~23 .lut_mask = 16'hFC0A;
defparam \BUS_OUT~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N28
cycloneive_lcell_comb \BUS_OUT~24 (
// Equation(s):
// \BUS_OUT~24_combout  = (\BUS_OUT~16_combout  & ((\BUS_OUT~23_combout  & (\ACC_1|ACC_DATA [6])) # (!\BUS_OUT~23_combout  & ((\BREG_1|BREG_DATA [6]))))) # (!\BUS_OUT~16_combout  & (((\BUS_OUT~23_combout ))))

	.dataa(\BUS_OUT~16_combout ),
	.datab(\ACC_1|ACC_DATA [6]),
	.datac(\BREG_1|BREG_DATA [6]),
	.datad(\BUS_OUT~23_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~24_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~24 .lut_mask = 16'hDDA0;
defparam \BUS_OUT~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N26
cycloneive_lcell_comb \BUS_OUT~25 (
// Equation(s):
// \BUS_OUT~25_combout  = (\OE_PC~q  & (\PC_1|COUNTER [2])) # (!\OE_PC~q  & ((\BUS_OUT~24_combout )))

	.dataa(\OE_PC~q ),
	.datab(\PC_1|COUNTER [2]),
	.datac(gnd),
	.datad(\BUS_OUT~24_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~25_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~25 .lut_mask = 16'hDD88;
defparam \BUS_OUT~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \PRGM_IN[7]~input (
	.i(PRGM_IN[7]),
	.ibar(gnd),
	.o(\PRGM_IN[7]~input_o ));
// synopsys translate_off
defparam \PRGM_IN[7]~input .bus_hold = "false";
defparam \PRGM_IN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N8
cycloneive_lcell_comb \PC_IN~9 (
// Equation(s):
// \PC_IN~9_combout  = (\PRGM~input_o  & (\PRGM_IN[7]~input_o )) # (!\PRGM~input_o  & ((\BUS_OUT~28_combout )))

	.dataa(gnd),
	.datab(\PRGM~input_o ),
	.datac(\PRGM_IN[7]~input_o ),
	.datad(\BUS_OUT~28_combout ),
	.cin(gnd),
	.combout(\PC_IN~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC_IN~9 .lut_mask = 16'hF3C0;
defparam \PC_IN~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N6
cycloneive_lcell_comb \PC_IN[3]~feeder (
// Equation(s):
// \PC_IN[3]~feeder_combout  = \PC_IN~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IN~9_combout ),
	.cin(gnd),
	.combout(\PC_IN[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_IN[3]~feeder .lut_mask = 16'hFF00;
defparam \PC_IN[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N7
dffeas \PC_IN[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_IN[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_IN[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_IN[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_IN[3] .is_wysiwyg = "true";
defparam \PC_IN[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N22
cycloneive_lcell_comb \PC_1|Add0~1 (
// Equation(s):
// \PC_1|Add0~1_combout  = \PC_1|COUNTER [3] $ (((\PC_1|COUNTER [2] & (\PC_1|COUNTER [0] & \PC_1|COUNTER [1]))))

	.dataa(\PC_1|COUNTER [3]),
	.datab(\PC_1|COUNTER [2]),
	.datac(\PC_1|COUNTER [0]),
	.datad(\PC_1|COUNTER [1]),
	.cin(gnd),
	.combout(\PC_1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_1|Add0~1 .lut_mask = 16'h6AAA;
defparam \PC_1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N30
cycloneive_lcell_comb \PC_1|COUNTER~8 (
// Equation(s):
// \PC_1|COUNTER~8_combout  = (\WE_PC~q  & (PC_IN[3])) # (!\WE_PC~q  & ((\PRGM_PC~q  & (PC_IN[3])) # (!\PRGM_PC~q  & ((\PC_1|Add0~1_combout )))))

	.dataa(PC_IN[3]),
	.datab(\WE_PC~q ),
	.datac(\PC_1|Add0~1_combout ),
	.datad(\PRGM_PC~q ),
	.cin(gnd),
	.combout(\PC_1|COUNTER~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC_1|COUNTER~8 .lut_mask = 16'hAAB8;
defparam \PC_1|COUNTER~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N31
dffeas \PC_1|COUNTER[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_1|COUNTER~8_combout ),
	.asdata(vcc),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_1|COUNTER[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_1|COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_1|COUNTER[3] .is_wysiwyg = "true";
defparam \PC_1|COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N16
cycloneive_lcell_comb \ACC_IN[7]~feeder (
// Equation(s):
// \ACC_IN[7]~feeder_combout  = \PC_IN~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_IN~9_combout ),
	.cin(gnd),
	.combout(\ACC_IN[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ACC_IN[7]~feeder .lut_mask = 16'hFF00;
defparam \ACC_IN[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N17
dffeas \ACC_IN[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACC_IN[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ACC_IN[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ACC_IN[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_IN[7] .is_wysiwyg = "true";
defparam \ACC_IN[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N21
dffeas \ACC_1|ACC_DATA[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(ACC_IN[7]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ACC_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC_1|ACC_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC_1|ACC_DATA[7] .is_wysiwyg = "true";
defparam \ACC_1|ACC_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N9
dffeas \BREG_IN[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_IN~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BREG_IN[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BREG_IN[7]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_IN[7] .is_wysiwyg = "true";
defparam \BREG_IN[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N31
dffeas \BREG_1|BREG_DATA[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(BREG_IN[7]),
	.clrn(\RS_ACC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BREG_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BREG_1|BREG_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BREG_1|BREG_DATA[7] .is_wysiwyg = "true";
defparam \BREG_1|BREG_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N20
cycloneive_lcell_comb \ALU_1|ALU_DATA[7]~22 (
// Equation(s):
// \ALU_1|ALU_DATA[7]~22_combout  = \ACC_1|ACC_DATA [7] $ (\ALU_1|ALU_DATA[6]~21  $ (\BREG_1|BREG_DATA [7]))

	.dataa(\ACC_1|ACC_DATA [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\BREG_1|BREG_DATA [7]),
	.cin(\ALU_1|ALU_DATA[6]~21 ),
	.combout(\ALU_1|ALU_DATA[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_1|ALU_DATA[7]~22 .lut_mask = 16'hA55A;
defparam \ALU_1|ALU_DATA[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N21
dffeas \ALU_1|ALU_DATA[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ALU_1|ALU_DATA[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_1|ALU_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_1|ALU_DATA[7] .is_wysiwyg = "true";
defparam \ALU_1|ALU_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N24
cycloneive_lcell_comb \BUS_DATA[7]~feeder (
// Equation(s):
// \BUS_DATA[7]~feeder_combout  = \BUS_OUT~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS_OUT~28_combout ),
	.cin(gnd),
	.combout(\BUS_DATA[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_DATA[7]~feeder .lut_mask = 16'hFF00;
defparam \BUS_DATA[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N25
dffeas \BUS_DATA[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\BUS_DATA[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(BUS_DATA[7]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS_DATA[7] .is_wysiwyg = "true";
defparam \BUS_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N6
cycloneive_lcell_comb \BUS_OUT~26 (
// Equation(s):
// \BUS_OUT~26_combout  = (\BUS_OUT~16_combout  & ((\BREG_1|BREG_DATA [7]) # ((\BUS_OUT~17_combout )))) # (!\BUS_OUT~16_combout  & (((BUS_DATA[7] & !\BUS_OUT~17_combout ))))

	.dataa(\BREG_1|BREG_DATA [7]),
	.datab(BUS_DATA[7]),
	.datac(\BUS_OUT~16_combout ),
	.datad(\BUS_OUT~17_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~26_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~26 .lut_mask = 16'hF0AC;
defparam \BUS_OUT~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N20
cycloneive_lcell_comb \BUS_OUT~27 (
// Equation(s):
// \BUS_OUT~27_combout  = (\BUS_OUT~17_combout  & ((\BUS_OUT~26_combout  & ((\ACC_1|ACC_DATA [7]))) # (!\BUS_OUT~26_combout  & (\ALU_1|ALU_DATA [7])))) # (!\BUS_OUT~17_combout  & (((\BUS_OUT~26_combout ))))

	.dataa(\ALU_1|ALU_DATA [7]),
	.datab(\BUS_OUT~17_combout ),
	.datac(\ACC_1|ACC_DATA [7]),
	.datad(\BUS_OUT~26_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~27_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~27 .lut_mask = 16'hF388;
defparam \BUS_OUT~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N18
cycloneive_lcell_comb \BUS_OUT~28 (
// Equation(s):
// \BUS_OUT~28_combout  = (\OE_PC~q  & (\PC_1|COUNTER [3])) # (!\OE_PC~q  & ((\BUS_OUT~27_combout )))

	.dataa(\OE_PC~q ),
	.datab(\PC_1|COUNTER [3]),
	.datac(gnd),
	.datad(\BUS_OUT~27_combout ),
	.cin(gnd),
	.combout(\BUS_OUT~28_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_OUT~28 .lut_mask = 16'hDD88;
defparam \BUS_OUT~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N0
cycloneive_lcell_comb \CURRENT[0]~0 (
// Equation(s):
// \CURRENT[0]~0_combout  = (\SEL[0]~input_o  & ((\ALU_1|ALU_DATA [0]))) # (!\SEL[0]~input_o  & (\BREG_1|BREG_DATA [0]))

	.dataa(\BREG_1|BREG_DATA [0]),
	.datab(\SEL[0]~input_o ),
	.datac(gnd),
	.datad(\ALU_1|ALU_DATA [0]),
	.cin(gnd),
	.combout(\CURRENT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CURRENT[0]~0 .lut_mask = 16'hEE22;
defparam \CURRENT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N1
dffeas \CURRENT[0]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CURRENT[0]~0_combout ),
	.asdata(\ACC_1|ACC_DATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~0_combout ),
	.sload(!\SEL[1]~input_o ),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CURRENT[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CURRENT[0]~reg0 .is_wysiwyg = "true";
defparam \CURRENT[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N10
cycloneive_lcell_comb \CURRENT[1]~1 (
// Equation(s):
// \CURRENT[1]~1_combout  = (\SEL[0]~input_o  & (\ALU_1|ALU_DATA [1])) # (!\SEL[0]~input_o  & ((\BREG_1|BREG_DATA [1])))

	.dataa(\ALU_1|ALU_DATA [1]),
	.datab(\BREG_1|BREG_DATA [1]),
	.datac(gnd),
	.datad(\SEL[0]~input_o ),
	.cin(gnd),
	.combout(\CURRENT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CURRENT[1]~1 .lut_mask = 16'hAACC;
defparam \CURRENT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N11
dffeas \CURRENT[1]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CURRENT[1]~1_combout ),
	.asdata(\ACC_1|ACC_DATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~0_combout ),
	.sload(!\SEL[1]~input_o ),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CURRENT[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CURRENT[1]~reg0 .is_wysiwyg = "true";
defparam \CURRENT[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N24
cycloneive_lcell_comb \CURRENT[2]~2 (
// Equation(s):
// \CURRENT[2]~2_combout  = (\SEL[0]~input_o  & ((\ALU_1|ALU_DATA [2]))) # (!\SEL[0]~input_o  & (\BREG_1|BREG_DATA [2]))

	.dataa(\SEL[0]~input_o ),
	.datab(\BREG_1|BREG_DATA [2]),
	.datac(gnd),
	.datad(\ALU_1|ALU_DATA [2]),
	.cin(gnd),
	.combout(\CURRENT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CURRENT[2]~2 .lut_mask = 16'hEE44;
defparam \CURRENT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N25
dffeas \CURRENT[2]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CURRENT[2]~2_combout ),
	.asdata(\ACC_1|ACC_DATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~0_combout ),
	.sload(!\SEL[1]~input_o ),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CURRENT[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CURRENT[2]~reg0 .is_wysiwyg = "true";
defparam \CURRENT[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N6
cycloneive_lcell_comb \CURRENT[3]~3 (
// Equation(s):
// \CURRENT[3]~3_combout  = (\SEL[0]~input_o  & (\ALU_1|ALU_DATA [3])) # (!\SEL[0]~input_o  & ((\BREG_1|BREG_DATA [3])))

	.dataa(\SEL[0]~input_o ),
	.datab(\ALU_1|ALU_DATA [3]),
	.datac(gnd),
	.datad(\BREG_1|BREG_DATA [3]),
	.cin(gnd),
	.combout(\CURRENT[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CURRENT[3]~3 .lut_mask = 16'hDD88;
defparam \CURRENT[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N7
dffeas \CURRENT[3]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\CURRENT[3]~3_combout ),
	.asdata(\ACC_1|ACC_DATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Decoder0~0_combout ),
	.sload(!\SEL[1]~input_o ),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CURRENT[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CURRENT[3]~reg0 .is_wysiwyg = "true";
defparam \CURRENT[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N4
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\SEL[0]~input_o  & ((\ACC_1|ACC_DATA [4]) # ((\SEL[1]~input_o )))) # (!\SEL[0]~input_o  & (((\PC_1|COUNTER [0] & !\SEL[1]~input_o ))))

	.dataa(\ACC_1|ACC_DATA [4]),
	.datab(\PC_1|COUNTER [0]),
	.datac(\SEL[0]~input_o ),
	.datad(\SEL[1]~input_o ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hF0AC;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N28
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux3~0_combout  & (((\ALU_1|ALU_DATA [4]) # (!\SEL[1]~input_o )))) # (!\Mux3~0_combout  & (\BREG_1|BREG_DATA [4] & ((\SEL[1]~input_o ))))

	.dataa(\Mux3~0_combout ),
	.datab(\BREG_1|BREG_DATA [4]),
	.datac(\ALU_1|ALU_DATA [4]),
	.datad(\SEL[1]~input_o ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hE4AA;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N29
dffeas \CURRENT[4]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CURRENT[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CURRENT[4]~reg0 .is_wysiwyg = "true";
defparam \CURRENT[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N18
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\SEL[0]~input_o  & (\SEL[1]~input_o )) # (!\SEL[0]~input_o  & ((\SEL[1]~input_o  & (\BREG_1|BREG_DATA [5])) # (!\SEL[1]~input_o  & ((\PC_1|COUNTER [1])))))

	.dataa(\SEL[0]~input_o ),
	.datab(\SEL[1]~input_o ),
	.datac(\BREG_1|BREG_DATA [5]),
	.datad(\PC_1|COUNTER [1]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hD9C8;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N18
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\SEL[0]~input_o  & ((\Mux2~0_combout  & ((\ALU_1|ALU_DATA [5]))) # (!\Mux2~0_combout  & (\ACC_1|ACC_DATA [5])))) # (!\SEL[0]~input_o  & (((\Mux2~0_combout ))))

	.dataa(\ACC_1|ACC_DATA [5]),
	.datab(\ALU_1|ALU_DATA [5]),
	.datac(\SEL[0]~input_o ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hCFA0;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N19
dffeas \CURRENT[5]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CURRENT[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CURRENT[5]~reg0 .is_wysiwyg = "true";
defparam \CURRENT[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N24
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\SEL[0]~input_o  & (((\ACC_1|ACC_DATA [6]) # (\SEL[1]~input_o )))) # (!\SEL[0]~input_o  & (\PC_1|COUNTER [2] & ((!\SEL[1]~input_o ))))

	.dataa(\SEL[0]~input_o ),
	.datab(\PC_1|COUNTER [2]),
	.datac(\ACC_1|ACC_DATA [6]),
	.datad(\SEL[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hAAE4;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N20
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux1~0_combout  & (((\ALU_1|ALU_DATA [6]) # (!\SEL[1]~input_o )))) # (!\Mux1~0_combout  & (\BREG_1|BREG_DATA [6] & ((\SEL[1]~input_o ))))

	.dataa(\BREG_1|BREG_DATA [6]),
	.datab(\ALU_1|ALU_DATA [6]),
	.datac(\Mux1~0_combout ),
	.datad(\SEL[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hCAF0;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N21
dffeas \CURRENT[6]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CURRENT[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CURRENT[6]~reg0 .is_wysiwyg = "true";
defparam \CURRENT[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N26
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\SEL[1]~input_o  & (((\SEL[0]~input_o ) # (\BREG_1|BREG_DATA [7])))) # (!\SEL[1]~input_o  & (\PC_1|COUNTER [3] & (!\SEL[0]~input_o )))

	.dataa(\PC_1|COUNTER [3]),
	.datab(\SEL[1]~input_o ),
	.datac(\SEL[0]~input_o ),
	.datad(\BREG_1|BREG_DATA [7]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hCEC2;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N30
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout  & (((\ALU_1|ALU_DATA [7]) # (!\SEL[0]~input_o )))) # (!\Mux0~0_combout  & (\ACC_1|ACC_DATA [7] & ((\SEL[0]~input_o ))))

	.dataa(\ACC_1|ACC_DATA [7]),
	.datab(\ALU_1|ALU_DATA [7]),
	.datac(\Mux0~0_combout ),
	.datad(\SEL[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hCAF0;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N31
dffeas \CURRENT[7]~reg0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CURRENT[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CURRENT[7]~reg0 .is_wysiwyg = "true";
defparam \CURRENT[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N24
cycloneive_lcell_comb EN_PC(
// Equation(s):
// \EN_PC~combout  = (\HLT~input_o ) # (!\EN~input_o )

	.dataa(gnd),
	.datab(\HLT~input_o ),
	.datac(\EN~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EN_PC~combout ),
	.cout());
// synopsys translate_off
defparam EN_PC.lut_mask = 16'hCFCF;
defparam EN_PC.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N22
cycloneive_io_ibuf \BUS_OUT[0]~input (
	.i(BUS_OUT[0]),
	.ibar(gnd),
	.o(\BUS_OUT[0]~input_o ));
// synopsys translate_off
defparam \BUS_OUT[0]~input .bus_hold = "false";
defparam \BUS_OUT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \BUS_OUT[1]~input (
	.i(BUS_OUT[1]),
	.ibar(gnd),
	.o(\BUS_OUT[1]~input_o ));
// synopsys translate_off
defparam \BUS_OUT[1]~input .bus_hold = "false";
defparam \BUS_OUT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \BUS_OUT[2]~input (
	.i(BUS_OUT[2]),
	.ibar(gnd),
	.o(\BUS_OUT[2]~input_o ));
// synopsys translate_off
defparam \BUS_OUT[2]~input .bus_hold = "false";
defparam \BUS_OUT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \BUS_OUT[3]~input (
	.i(BUS_OUT[3]),
	.ibar(gnd),
	.o(\BUS_OUT[3]~input_o ));
// synopsys translate_off
defparam \BUS_OUT[3]~input .bus_hold = "false";
defparam \BUS_OUT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \BUS_OUT[4]~input (
	.i(BUS_OUT[4]),
	.ibar(gnd),
	.o(\BUS_OUT[4]~input_o ));
// synopsys translate_off
defparam \BUS_OUT[4]~input .bus_hold = "false";
defparam \BUS_OUT[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \BUS_OUT[5]~input (
	.i(BUS_OUT[5]),
	.ibar(gnd),
	.o(\BUS_OUT[5]~input_o ));
// synopsys translate_off
defparam \BUS_OUT[5]~input .bus_hold = "false";
defparam \BUS_OUT[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \BUS_OUT[6]~input (
	.i(BUS_OUT[6]),
	.ibar(gnd),
	.o(\BUS_OUT[6]~input_o ));
// synopsys translate_off
defparam \BUS_OUT[6]~input .bus_hold = "false";
defparam \BUS_OUT[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \BUS_OUT[7]~input (
	.i(BUS_OUT[7]),
	.ibar(gnd),
	.o(\BUS_OUT[7]~input_o ));
// synopsys translate_off
defparam \BUS_OUT[7]~input .bus_hold = "false";
defparam \BUS_OUT[7]~input .simulate_z_as = "z";
// synopsys translate_on

assign COUNT[0] = \COUNT[0]~output_o ;

assign COUNT[1] = \COUNT[1]~output_o ;

assign COUNT[2] = \COUNT[2]~output_o ;

assign COUNT[3] = \COUNT[3]~output_o ;

assign CURRENT[0] = \CURRENT[0]~output_o ;

assign CURRENT[1] = \CURRENT[1]~output_o ;

assign CURRENT[2] = \CURRENT[2]~output_o ;

assign CURRENT[3] = \CURRENT[3]~output_o ;

assign CURRENT[4] = \CURRENT[4]~output_o ;

assign CURRENT[5] = \CURRENT[5]~output_o ;

assign CURRENT[6] = \CURRENT[6]~output_o ;

assign CURRENT[7] = \CURRENT[7]~output_o ;

assign ON = \ON~output_o ;

assign I2C_SCLK = \I2C_SCLK~output_o ;

assign I2C_SDAT = \I2C_SDAT~output_o ;

assign BUS_OUT[0] = \BUS_OUT[0]~output_o ;

assign BUS_OUT[1] = \BUS_OUT[1]~output_o ;

assign BUS_OUT[2] = \BUS_OUT[2]~output_o ;

assign BUS_OUT[3] = \BUS_OUT[3]~output_o ;

assign BUS_OUT[4] = \BUS_OUT[4]~output_o ;

assign BUS_OUT[5] = \BUS_OUT[5]~output_o ;

assign BUS_OUT[6] = \BUS_OUT[6]~output_o ;

assign BUS_OUT[7] = \BUS_OUT[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
