---
name: sadd_ov_vect_i32
func: alive.interpret
args:
  - {}
  - !ir | 
    declare {<2 x i32>, <2 x i1>} @llvm.sadd.with.overflow.v2i32(<2 x i32> %a, <2 x i32> %b)

    define {<2 x i32>, <2 x i1>} @test_sadd_ov_vec(<2 x i32> %x, <2 x i32> %y) {
      %res = call {<2 x i32>, <2 x i1>} @llvm.sadd.with.overflow.v2i32(<2 x i32> %x, <2 x i32> %y)
      ret {<2 x i32>, <2 x i1>} %res
    }
  - args: [[2147483647, 2],[7,77]]
expected:
  status: done
  undefined: false
  return_value: [[-2147483642, 79], [-1, 0]]
---
name: uadd_ov_vect_i32
func: alive.interpret
args:
  - {}
  - !ir | 
    declare {<2 x i32>, <2 x i1>} @llvm.uadd.with.overflow.v2i32(<2 x i32> %a, <2 x i32> %b)

    define {<2 x i32>, <2 x i1>} @test_uadd_ov_vec(<2 x i32> %x, <2 x i32> %y) {
      %res = call {<2 x i32>, <2 x i1>} @llvm.uadd.with.overflow.v2i32(<2 x i32> %x, <2 x i32> %y)
      ret {<2 x i32>, <2 x i1>} %res
    }
  - args: [[2147483647, 2],[7,77]]
expected:
  status: done
  undefined: false
  return_value: [[-2147483642, 79], [0, 0]]
---
name: ssub_ov_vect_i32
func: alive.interpret
args:
  - {}
  - !ir | 
    declare {<2 x i32>, <2 x i1>} @llvm.ssub.with.overflow.v2i32(<2 x i32> %a, <2 x i32> %b)

    define {<2 x i32>, <2 x i1>} @test_ssub_ov_vec(<2 x i32> %x, <2 x i32> %y) {
      %res = call {<2 x i32>, <2 x i1>} @llvm.ssub.with.overflow.v2i32(<2 x i32> %x, <2 x i32> %y)
      ret {<2 x i32>, <2 x i1>} %res
    }
  - args: [[2147483647, 2],[7,77]]
expected:
  status: done
  undefined: false
  return_value: [[2147483640, -75], [0, 0]]
---
name: usub_ov_vect_i32
func: alive.interpret
args:
  - {}
  - !ir | 
    declare {<2 x i32>, <2 x i1>} @llvm.usub.with.overflow.v2i32(<2 x i32> %a, <2 x i32> %b)

    define {<2 x i32>, <2 x i1>} @test_usub_ov_vec(<2 x i32> %x, <2 x i32> %y) {
      %res = call {<2 x i32>, <2 x i1>} @llvm.usub.with.overflow.v2i32(<2 x i32> %x, <2 x i32> %y)
      ret {<2 x i32>, <2 x i1>} %res
    }
  - args: [[2147483647, 2],[7,77]]
expected:
  status: done
  undefined: false
  return_value: [[2147483640, -75], [0, -1]]
---
name: umul_ov_vect_i32
func: alive.interpret
args:
  - {}
  - !ir | 
    declare {<2 x i32>, <2 x i1>} @llvm.umul.with.overflow.v2i32(<2 x i32> %a, <2 x i32> %b)

    define {<2 x i32>, <2 x i1>} @test_umul_ov_vec(<2 x i32> %x, <2 x i32> %y) {
      %res = call {<2 x i32>, <2 x i1>} @llvm.umul.with.overflow.v2i32(<2 x i32> %x, <2 x i32> %y)
      ret {<2 x i32>, <2 x i1>} %res
    }
  - args: [[2147483647, 2],[2,77]]
expected:
  status: done
  undefined: false
  return_value: [[-2, 154], [0, 0]]
---
name: smul_ov_vect_i32
func: alive.interpret
args:
  - {}
  - !ir | 
    declare {<2 x i32>, <2 x i1>} @llvm.smul.with.overflow.v2i32(<2 x i32> %a, <2 x i32> %b)

    define {<2 x i32>, <2 x i1>} @test_smul_ov_vec(<2 x i32> %x, <2 x i32> %y) {
      %res = call {<2 x i32>, <2 x i1>} @llvm.smul.with.overflow.v2i32(<2 x i32> %x, <2 x i32> %y)
      ret {<2 x i32>, <2 x i1>} %res
    }
  - args: [[2147483647, 2],[2,77]]
expected:
  status: done
  undefined: false
  return_value: [[-2, 154], [-1, 0]]