
*** Running vivado
    with args -log send_char.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source send_char.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Nov 24 09:18:24 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source send_char.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1997.859 ; gain = 83.004 ; free physical = 10481 ; free virtual = 14010
Command: link_design -top send_char -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2374.875 ; gain = 0.051 ; free physical = 10081 ; free virtual = 13612
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/project/Verilog/1115_uart_study/1115_uart_study.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'rx'. [/home/user/project/Verilog/1115_uart_study/1115_uart_study.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/project/Verilog/1115_uart_study/1115_uart_study.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/user/project/Verilog/1115_uart_study/1115_uart_study.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.180 ; gain = 0.000 ; free physical = 9981 ; free virtual = 13519
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2611.250 ; gain = 612.762 ; free physical = 9981 ; free virtual = 13518
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2698.441 ; gain = 87.102 ; free physical = 9955 ; free virtual = 13493

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20700ad7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3222.676 ; gain = 524.234 ; free physical = 9468 ; free virtual = 13022

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 20700ad7e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3440.012 ; gain = 0.000 ; free physical = 9276 ; free virtual = 12831

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 20700ad7e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3440.012 ; gain = 0.000 ; free physical = 9276 ; free virtual = 12831
Phase 1 Initialization | Checksum: 20700ad7e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3440.012 ; gain = 0.000 ; free physical = 9276 ; free virtual = 12831

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 20700ad7e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3440.359 ; gain = 0.348 ; free physical = 9276 ; free virtual = 12831

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 20700ad7e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3440.406 ; gain = 0.395 ; free physical = 9276 ; free virtual = 12831
Phase 2 Timer Update And Timing Data Collection | Checksum: 20700ad7e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3440.406 ; gain = 0.395 ; free physical = 9276 ; free virtual = 12831

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 299eb6a63

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3440.762 ; gain = 0.750 ; free physical = 9276 ; free virtual = 12831
Retarget | Checksum: 299eb6a63
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 299eb6a63

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3440.793 ; gain = 0.781 ; free physical = 9276 ; free virtual = 12831
Constant propagation | Checksum: 299eb6a63
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1e23baabe

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3440.902 ; gain = 0.891 ; free physical = 9276 ; free virtual = 12831
Sweep | Checksum: 1e23baabe
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1e23baabe

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3441.141 ; gain = 1.129 ; free physical = 9276 ; free virtual = 12831
BUFG optimization | Checksum: 1e23baabe
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e23baabe

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3441.141 ; gain = 1.129 ; free physical = 9276 ; free virtual = 12831
Shift Register Optimization | Checksum: 1e23baabe
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e23baabe

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3441.141 ; gain = 1.129 ; free physical = 9276 ; free virtual = 12831
Post Processing Netlist | Checksum: 1e23baabe
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ed6f9a03

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3441.141 ; gain = 1.129 ; free physical = 9276 ; free virtual = 12831

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3441.141 ; gain = 0.000 ; free physical = 9276 ; free virtual = 12831
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ed6f9a03

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3441.141 ; gain = 1.129 ; free physical = 9276 ; free virtual = 12831
Phase 9 Finalization | Checksum: 1ed6f9a03

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3441.141 ; gain = 1.129 ; free physical = 9276 ; free virtual = 12831
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ed6f9a03

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3441.141 ; gain = 1.129 ; free physical = 9276 ; free virtual = 12831

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ed6f9a03

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3441.141 ; gain = 0.000 ; free physical = 9276 ; free virtual = 12831

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ed6f9a03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3441.141 ; gain = 0.000 ; free physical = 9276 ; free virtual = 12831

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3441.141 ; gain = 0.000 ; free physical = 9275 ; free virtual = 12831
Ending Netlist Obfuscation Task | Checksum: 1ed6f9a03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3441.141 ; gain = 0.000 ; free physical = 9275 ; free virtual = 12831
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3441.141 ; gain = 829.875 ; free physical = 9275 ; free virtual = 12831
INFO: [Vivado 12-24828] Executing command : report_drc -file send_char_drc_opted.rpt -pb send_char_drc_opted.pb -rpx send_char_drc_opted.rpx
Command: report_drc -file send_char_drc_opted.rpt -pb send_char_drc_opted.pb -rpx send_char_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/project/Verilog/1115_uart_study/1115_uart_study.runs/impl_1/send_char_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9219 ; free virtual = 12775
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9219 ; free virtual = 12775
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9219 ; free virtual = 12775
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9219 ; free virtual = 12775
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9219 ; free virtual = 12775
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9219 ; free virtual = 12775
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9219 ; free virtual = 12775
INFO: [Common 17-1381] The checkpoint '/home/user/project/Verilog/1115_uart_study/1115_uart_study.runs/impl_1/send_char_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9203 ; free virtual = 12761
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12c8390c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9203 ; free virtual = 12761
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9203 ; free virtual = 12761

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b4d9de63

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9201 ; free virtual = 12762

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b759046d

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9197 ; free virtual = 12760

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b759046d

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9197 ; free virtual = 12760
Phase 1 Placer Initialization | Checksum: 1b759046d

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9197 ; free virtual = 12760

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2411ffe16

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9271 ; free virtual = 12834

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1dbc314e8

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9269 ; free virtual = 12832

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1dbc314e8

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3483.809 ; gain = 0.000 ; free physical = 9269 ; free virtual = 12832

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1dd7f9a84

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3484.500 ; gain = 0.691 ; free physical = 9276 ; free virtual = 12840

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3484.500 ; gain = 0.000 ; free physical = 9266 ; free virtual = 12832

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1dd7f9a84

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3484.500 ; gain = 0.691 ; free physical = 9266 ; free virtual = 12832
Phase 2.4 Global Placement Core | Checksum: 1fb4d394f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3484.500 ; gain = 0.691 ; free physical = 9266 ; free virtual = 12832
Phase 2 Global Placement | Checksum: 1fb4d394f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3484.500 ; gain = 0.691 ; free physical = 9266 ; free virtual = 12832

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23dec4b14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3484.992 ; gain = 1.184 ; free physical = 9265 ; free virtual = 12832

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26dcafc98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9265 ; free virtual = 12832

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26f9ca54b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9265 ; free virtual = 12832

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2667bf549

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9265 ; free virtual = 12832

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20e09c3e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9270 ; free virtual = 12837

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24ea04257

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9270 ; free virtual = 12837

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 257c01255

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9270 ; free virtual = 12837
Phase 3 Detail Placement | Checksum: 257c01255

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9270 ; free virtual = 12837

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2a1506c81

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.607 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2370bbd78

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9268 ; free virtual = 12834
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 27aeeb0ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9268 ; free virtual = 12834
Phase 4.1.1.1 BUFG Insertion | Checksum: 2a1506c81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9268 ; free virtual = 12834

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.607. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e60b6811

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9268 ; free virtual = 12834

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9268 ; free virtual = 12834
Phase 4.1 Post Commit Optimization | Checksum: 1e60b6811

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9268 ; free virtual = 12834

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e60b6811

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9268 ; free virtual = 12834

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e60b6811

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9268 ; free virtual = 12834
Phase 4.3 Placer Reporting | Checksum: 1e60b6811

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9268 ; free virtual = 12834

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9268 ; free virtual = 12834

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9268 ; free virtual = 12834
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22ccfb672

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9268 ; free virtual = 12834
Ending Placer Task | Checksum: 200c6f5e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3485.137 ; gain = 1.328 ; free physical = 9268 ; free virtual = 12834
63 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file send_char_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9165 ; free virtual = 12732
INFO: [Vivado 12-24828] Executing command : report_utilization -file send_char_utilization_placed.rpt -pb send_char_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file send_char_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9185 ; free virtual = 12752
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9196 ; free virtual = 12762
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9195 ; free virtual = 12762
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9195 ; free virtual = 12762
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9195 ; free virtual = 12762
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9195 ; free virtual = 12762
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9195 ; free virtual = 12762
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9195 ; free virtual = 12761
INFO: [Common 17-1381] The checkpoint '/home/user/project/Verilog/1115_uart_study/1115_uart_study.runs/impl_1/send_char_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9156 ; free virtual = 12723
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 6.607 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9155 ; free virtual = 12722
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9155 ; free virtual = 12722
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9155 ; free virtual = 12722
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9155 ; free virtual = 12722
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9155 ; free virtual = 12722
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9155 ; free virtual = 12723
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3485.137 ; gain = 0.000 ; free physical = 9155 ; free virtual = 12723
INFO: [Common 17-1381] The checkpoint '/home/user/project/Verilog/1115_uart_study/1115_uart_study.runs/impl_1/send_char_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8aaf5bec ConstDB: 0 ShapeSum: d5963d9e RouteDB: a0815c57
Post Restoration Checksum: NetGraph: f6543ba3 | NumContArr: 922f1414 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 30dd544f1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3587.645 ; gain = 38.062 ; free physical = 9017 ; free virtual = 12588

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 30dd544f1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3587.941 ; gain = 38.359 ; free physical = 9017 ; free virtual = 12588

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 30dd544f1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3588.008 ; gain = 38.426 ; free physical = 9017 ; free virtual = 12588
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 28c98f191

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3614.145 ; gain = 64.562 ; free physical = 9007 ; free virtual = 12579
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.546  | TNS=0.000  | WHS=-0.076 | THS=-0.672 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 7.97257e-05 %
  Global Horizontal Routing Utilization  = 0.000130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 87
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 87
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 274205b5e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3614.461 ; gain = 64.879 ; free physical = 9002 ; free virtual = 12574

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 274205b5e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3614.496 ; gain = 64.914 ; free physical = 9002 ; free virtual = 12574

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 220d707dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3614.906 ; gain = 65.324 ; free physical = 9001 ; free virtual = 12573
Phase 4 Initial Routing | Checksum: 220d707dc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3614.922 ; gain = 65.340 ; free physical = 9001 ; free virtual = 12573

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.364  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 27beed45a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3615.305 ; gain = 65.723 ; free physical = 9001 ; free virtual = 12573

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.364  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 169984a16

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3615.320 ; gain = 65.738 ; free physical = 9001 ; free virtual = 12573
Phase 5 Rip-up And Reroute | Checksum: 169984a16

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3615.324 ; gain = 65.742 ; free physical = 9001 ; free virtual = 12573

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 169984a16

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3615.336 ; gain = 65.754 ; free physical = 9001 ; free virtual = 12573

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 169984a16

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3615.344 ; gain = 65.762 ; free physical = 9001 ; free virtual = 12573
Phase 6 Delay and Skew Optimization | Checksum: 169984a16

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3615.344 ; gain = 65.762 ; free physical = 9001 ; free virtual = 12573

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.456  | TNS=0.000  | WHS=0.208  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 23ad695ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3615.383 ; gain = 65.801 ; free physical = 9001 ; free virtual = 12573
Phase 7 Post Hold Fix | Checksum: 23ad695ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3615.383 ; gain = 65.801 ; free physical = 9001 ; free virtual = 12573

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0212868 %
  Global Horizontal Routing Utilization  = 0.00976054 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 23ad695ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3615.426 ; gain = 65.844 ; free physical = 9001 ; free virtual = 12573

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23ad695ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3615.441 ; gain = 65.859 ; free physical = 8999 ; free virtual = 12571

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 221eaa078

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3615.957 ; gain = 66.375 ; free physical = 8999 ; free virtual = 12571

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 221eaa078

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3616.031 ; gain = 66.449 ; free physical = 8999 ; free virtual = 12571

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.456  | TNS=0.000  | WHS=0.208  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 221eaa078

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3616.043 ; gain = 66.461 ; free physical = 8999 ; free virtual = 12571
Total Elapsed time in route_design: 13.74 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16f58c70a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3616.102 ; gain = 66.520 ; free physical = 8999 ; free virtual = 12571
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16f58c70a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3616.109 ; gain = 66.527 ; free physical = 8999 ; free virtual = 12571

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3616.250 ; gain = 131.113 ; free physical = 8998 ; free virtual = 12571
INFO: [Vivado 12-24828] Executing command : report_drc -file send_char_drc_routed.rpt -pb send_char_drc_routed.pb -rpx send_char_drc_routed.rpx
Command: report_drc -file send_char_drc_routed.rpt -pb send_char_drc_routed.pb -rpx send_char_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/project/Verilog/1115_uart_study/1115_uart_study.runs/impl_1/send_char_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file send_char_methodology_drc_routed.rpt -pb send_char_methodology_drc_routed.pb -rpx send_char_methodology_drc_routed.rpx
Command: report_methodology -file send_char_methodology_drc_routed.rpt -pb send_char_methodology_drc_routed.pb -rpx send_char_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/project/Verilog/1115_uart_study/1115_uart_study.runs/impl_1/send_char_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -file send_char_timing_summary_routed.rpt -pb send_char_timing_summary_routed.pb -rpx send_char_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file send_char_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file send_char_route_status.rpt -pb send_char_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file send_char_bus_skew_routed.rpt -pb send_char_bus_skew_routed.pb -rpx send_char_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file send_char_power_routed.rpt -pb send_char_power_summary_routed.pb -rpx send_char_power_routed.rpx
Command: report_power -file send_char_power_routed.rpt -pb send_char_power_summary_routed.pb -rpx send_char_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file send_char_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3844.891 ; gain = 0.000 ; free physical = 8926 ; free virtual = 12498
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3844.891 ; gain = 0.000 ; free physical = 8926 ; free virtual = 12498
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3844.891 ; gain = 0.000 ; free physical = 8926 ; free virtual = 12498
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3844.891 ; gain = 0.000 ; free physical = 8926 ; free virtual = 12499
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3844.891 ; gain = 0.000 ; free physical = 8926 ; free virtual = 12499
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3844.891 ; gain = 0.000 ; free physical = 8926 ; free virtual = 12499
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3844.891 ; gain = 0.000 ; free physical = 8926 ; free virtual = 12499
INFO: [Common 17-1381] The checkpoint '/home/user/project/Verilog/1115_uart_study/1115_uart_study.runs/impl_1/send_char_routed.dcp' has been generated.
Command: write_bitstream -force send_char.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./send_char.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 4076.840 ; gain = 231.949 ; free physical = 8590 ; free virtual = 12167
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 09:19:43 2024...
