Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Documents and Settings/USER/Mis documentos/David/UNAL/Quinto semestre/Digitales/Laboratorio 6/disp/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Parameter xsthdpdir set to C:/Documents and Settings/USER/Mis documentos/David/UNAL/Quinto semestre/Digitales/Laboratorio 6/disp/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Reading design: Dispensador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Dispensador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Dispensador"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : Dispensador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : Dispensador.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "freq2.v" in library work
Compiling verilog file "divfreqvis.v" in library work
Module <freq2> compiled
Compiling verilog file "Dispensador.v" in library work
Module <divfreqvis> compiled
Module <Dispensador> compiled
No errors in compilation
Analysis of file <"Dispensador.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Dispensador> in library <work>.

Analyzing hierarchy for module <divfreqvis> in library <work>.

Analyzing hierarchy for module <freq2> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Dispensador>.
WARNING:Xst:905 - "Dispensador.v" line 38: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <coneven>
Module <Dispensador> is correct for synthesis.
 
Analyzing module <divfreqvis> in library <work>.
Module <divfreqvis> is correct for synthesis.
 
Analyzing module <freq2> in library <work>.
Module <freq2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divfreqvis>.
    Related source file is "divfreqvis.v".
    Found 1-bit register for signal <reloj2>.
    Found 32-bit up counter for signal <h>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divfreqvis> synthesized.


Synthesizing Unit <freq2>.
    Related source file is "freq2.v".
    Found 1-bit register for signal <reloj4>.
    Found 32-bit up counter for signal <g>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <freq2> synthesized.


Synthesizing Unit <Dispensador>.
    Related source file is "Dispensador.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <estado> of Case statement line 38 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <estado> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <estado>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <estado> of Case statement line 38 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <estado> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <estado> of Case statement line 38 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <estado> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <estado> of Case statement line 38 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <estado> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
WARNING:Xst:737 - Found 5-bit latch for signal <nestado>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 5-bit latch for signal <producto>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <monedas>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <cambio>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit register for signal <seg>.
    Found 7-bit register for signal <vis>.
    Found 32-bit register for signal <a>.
    Found 1-bit adder for signal <cambio$addsub0000> created at line 104.
    Found 32-bit register for signal <coneven>.
    Found 4-bit register for signal <count>.
    Found 5-bit register for signal <estado>.
    Found 2-bit adder for signal <monedas$share0000> created at line 38.
    Found 32-bit adder for signal <old_a_1$addsub0000> created at line 166.
    Found 5-bit adder for signal <producto$share0000> created at line 38.
    Summary:
	inferred  84 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <Dispensador> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 1-bit adder                                           : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 8
 1-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 2
 5-bit register                                        : 1
 7-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 1
 2-bit latch                                           : 1
 5-bit latch                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx\10.1\ISE.
WARNING:Xst:2404 -  FFs/Latches <coneven<31:1>> (without init value) have a constant value of 0 in block <Dispensador>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 1-bit adder                                           : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 55
 Flip-Flops                                            : 55
# Latches                                              : 4
 1-bit latch                                           : 1
 2-bit latch                                           : 1
 5-bit latch                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <producto_4> of sequential type is unconnected in block <Dispensador>.

Optimizing unit <Dispensador> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Dispensador, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 119
 Flip-Flops                                            : 119

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Dispensador.ngr
Top Level Output File Name         : Dispensador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 433
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 93
#      LUT2                        : 15
#      LUT2_L                      : 1
#      LUT3                        : 19
#      LUT3_D                      : 1
#      LUT3_L                      : 3
#      LUT4                        : 63
#      LUT4_L                      : 4
#      MUXCY                       : 117
#      MUXF5                       : 17
#      VCC                         : 1
#      XORCY                       : 93
# FlipFlops/Latches                : 131
#      FD                          : 14
#      FDE                         : 6
#      FDR                         : 97
#      FDS                         : 2
#      LD                          : 12
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      110  out of   1920     5%  
 Number of Slice Flip Flops:            131  out of   3840     3%  
 Number of 4 input LUTs:                204  out of   3840     5%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    173     8%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
frecuenciavisual/reloj21               | BUFG                   | 52    |
frecuenciareloj/reloj4                 | NONE(coneven)          | 1     |
producto_not0001(producto_not0001:O)   | NONE(*)(cambio)        | 5     |
monedas_not0001(monedas_not000142_f5:O)| NONE(*)(monedas_0)     | 2     |
nestado_not0001(nestado_not00011:O)    | NONE(*)(nestado_0)     | 5     |
clk                                    | BUFGP                  | 66    |
---------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.319ns (Maximum Frequency: 96.913MHz)
   Minimum input arrival time before clock: 5.138ns
   Maximum output required time after clock: 6.306ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'frecuenciavisual/reloj21'
  Clock period: 10.319ns (frequency: 96.913MHz)
  Total number of paths / destination ports: 7658 / 84
-------------------------------------------------------------------------
Delay:               10.319ns (Levels of Logic = 28)
  Source:            a_1 (FF)
  Destination:       count_1 (FF)
  Source Clock:      frecuenciavisual/reloj21 rising
  Destination Clock: frecuenciavisual/reloj21 rising

  Data Path: a_1 to count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   1.040  a_1 (a_1)
     LUT1:I0->O            1   0.479   0.000  Madd_old_a_1_addsub0000_cy<1>_rt (Madd_old_a_1_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  Madd_old_a_1_addsub0000_cy<1> (Madd_old_a_1_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<2> (Madd_old_a_1_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<3> (Madd_old_a_1_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<4> (Madd_old_a_1_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<5> (Madd_old_a_1_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<6> (Madd_old_a_1_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<7> (Madd_old_a_1_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<8> (Madd_old_a_1_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<9> (Madd_old_a_1_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<10> (Madd_old_a_1_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<11> (Madd_old_a_1_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<12> (Madd_old_a_1_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<13> (Madd_old_a_1_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<14> (Madd_old_a_1_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<15> (Madd_old_a_1_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<16> (Madd_old_a_1_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<17> (Madd_old_a_1_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<18> (Madd_old_a_1_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<19> (Madd_old_a_1_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<20> (Madd_old_a_1_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<21> (Madd_old_a_1_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<22> (Madd_old_a_1_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  Madd_old_a_1_addsub0000_cy<23> (Madd_old_a_1_addsub0000_cy<23>)
     XORCY:CI->O           2   0.786   0.804  Madd_old_a_1_addsub0000_xor<24> (old_a_1_addsub0000<24>)
     LUT3:I2->O            1   0.479   0.976  seg_and0000148 (seg_and0000148)
     LUT4:I0->O            3   0.479   0.941  seg_and0000201 (seg_and0000201)
     LUT4:I1->O            1   0.479   0.681  count_mux0000<1>13 (count_mux0000<1>13)
     FDS:S                     0.892          count_1
    ----------------------------------------
    Total                     10.319ns (5.876ns logic, 4.443ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'producto_not0001'
  Clock period: 2.473ns (frequency: 404.392MHz)
  Total number of paths / destination ports: 14 / 5
-------------------------------------------------------------------------
Delay:               2.473ns (Levels of Logic = 2)
  Source:            producto_1 (LATCH)
  Destination:       producto_3 (LATCH)
  Source Clock:      producto_not0001 falling
  Destination Clock: producto_not0001 falling

  Data Path: producto_1 to producto_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.551   0.953  producto_1 (producto_1)
     LUT4:I1->O            1   0.479   0.000  producto_mux0000<3>3 (producto_mux0000<3>3)
     MUXF5:I0->O           1   0.314   0.000  producto_mux0000<3>_f5 (producto_mux0000<3>)
     LD:D                      0.176          producto_3
    ----------------------------------------
    Total                      2.473ns (1.520ns logic, 0.953ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'monedas_not0001'
  Clock period: 2.598ns (frequency: 384.934MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               2.598ns (Levels of Logic = 2)
  Source:            monedas_1 (LATCH)
  Destination:       monedas_1 (LATCH)
  Source Clock:      monedas_not0001 falling
  Destination Clock: monedas_not0001 falling

  Data Path: monedas_1 to monedas_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.551   1.078  monedas_1 (monedas_1)
     LUT4:I0->O            1   0.479   0.000  monedas_mux0001<1>_G (N95)
     MUXF5:I1->O           1   0.314   0.000  monedas_mux0001<1> (monedas_mux0001<1>)
     LD:D                      0.176          monedas_1
    ----------------------------------------
    Total                      2.598ns (1.520ns logic, 1.078ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.631ns (frequency: 177.590MHz)
  Total number of paths / destination ports: 3170 / 132
-------------------------------------------------------------------------
Delay:               5.631ns (Levels of Logic = 9)
  Source:            frecuenciareloj/g_8 (FF)
  Destination:       frecuenciareloj/g_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: frecuenciareloj/g_8 to frecuenciareloj/g_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   1.040  frecuenciareloj/g_8 (frecuenciareloj/g_8)
     LUT4:I0->O            1   0.479   0.000  frecuenciareloj/g_cmp_eq0000_wg_lut<0> (frecuenciareloj/g_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  frecuenciareloj/g_cmp_eq0000_wg_cy<0> (frecuenciareloj/g_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  frecuenciareloj/g_cmp_eq0000_wg_cy<1> (frecuenciareloj/g_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  frecuenciareloj/g_cmp_eq0000_wg_cy<2> (frecuenciareloj/g_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  frecuenciareloj/g_cmp_eq0000_wg_cy<3> (frecuenciareloj/g_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  frecuenciareloj/g_cmp_eq0000_wg_cy<4> (frecuenciareloj/g_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  frecuenciareloj/g_cmp_eq0000_wg_cy<5> (frecuenciareloj/g_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  frecuenciareloj/g_cmp_eq0000_wg_cy<6> (frecuenciareloj/g_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.246   1.580  frecuenciareloj/g_cmp_eq0000_wg_cy<7> (frecuenciareloj/g_cmp_eq0000)
     FDR:R                     0.892          frecuenciareloj/g_0
    ----------------------------------------
    Total                      5.631ns (3.011ns logic, 2.620ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'frecuenciareloj/reloj4'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.350ns (Levels of Logic = 2)
  Source:            d (PAD)
  Destination:       coneven (FF)
  Destination Clock: frecuenciareloj/reloj4 rising

  Data Path: d to coneven
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.715   1.583  d_IBUF (d_IBUF)
     LUT2:I0->O            1   0.479   0.681  coneven_or0000_inv1 (coneven_or0000_inv)
     FDR:R                     0.892          coneven
    ----------------------------------------
    Total                      4.350ns (2.086ns logic, 2.264ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'producto_not0001'
  Total number of paths / destination ports: 17 / 5
-------------------------------------------------------------------------
Offset:              5.138ns (Levels of Logic = 5)
  Source:            d (PAD)
  Destination:       producto_3 (LATCH)
  Destination Clock: producto_not0001 falling

  Data Path: d to producto_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.715   1.583  d_IBUF (d_IBUF)
     LUT2:I0->O            1   0.479   0.000  producto_mux0000<3>11 (producto_mux0000<3>1)
     MUXF5:I1->O           5   0.314   1.078  producto_mux0000<3>1_f5 (N0)
     LUT4:I0->O            1   0.479   0.000  producto_mux0000<3>2 (producto_mux0000<3>2)
     MUXF5:I1->O           1   0.314   0.000  producto_mux0000<3>_f5 (producto_mux0000<3>)
     LD:D                      0.176          producto_3
    ----------------------------------------
    Total                      5.138ns (2.477ns logic, 2.661ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'monedas_not0001'
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Offset:              3.142ns (Levels of Logic = 3)
  Source:            d (PAD)
  Destination:       monedas_1 (LATCH)
  Destination Clock: monedas_not0001 falling

  Data Path: d to monedas_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.715   1.458  d_IBUF (d_IBUF)
     LUT4:I1->O            1   0.479   0.000  monedas_mux0001<1>_F (N94)
     MUXF5:I0->O           1   0.314   0.000  monedas_mux0001<1> (monedas_mux0001<1>)
     LD:D                      0.176          monedas_1
    ----------------------------------------
    Total                      3.142ns (1.684ns logic, 1.458ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nestado_not0001'
  Total number of paths / destination ports: 14 / 5
-------------------------------------------------------------------------
Offset:              3.267ns (Levels of Logic = 3)
  Source:            d (PAD)
  Destination:       nestado_0 (LATCH)
  Destination Clock: nestado_not0001 falling

  Data Path: d to nestado_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.715   1.583  d_IBUF (d_IBUF)
     LUT4:I0->O            1   0.479   0.000  nestado_mux0000<2>_F (N96)
     MUXF5:I0->O           1   0.314   0.000  nestado_mux0000<2> (nestado_mux0000<2>)
     LD:D                      0.176          nestado_2
    ----------------------------------------
    Total                      3.267ns (1.684ns logic, 1.583ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'frecuenciavisual/reloj21'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            vis_4 (FF)
  Destination:       vis<4> (PAD)
  Source Clock:      frecuenciavisual/reloj21 rising

  Data Path: vis_4 to vis<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.626   0.771  vis_4 (vis_4)
     OBUF:I->O                 4.909          vis_4_OBUF (vis<4>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.22 secs
 
--> 

Total memory usage is 147772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :   10 (   0 filtered)

