;redcode
;assert 1
	SPL 0, -2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -7, <-20
	MOV -7, -20
	MOV -7, -20
	SLT 5, -94
	SLT 5, -94
	SUB -7, <-120
	SUB @121, 106
	SUB -7, <-120
	SUB @-127, 100
	SUB @-127, 100
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	JMZ 105, 1
	SUB @-127, 100
	SUB 1, <101
	SLT -421, 0
	SLT -421, 0
	CMP @137, 106
	CMP #42, @200
	CMP -7, <-120
	SUB -7, <-120
	SUB @-127, 100
	SUB @-127, 100
	SUB @127, 106
	ADD #270, 0
	SUB @127, 106
	ADD #270, 0
	SLT @129, 106
	SUB #70, @0
	SLT @129, 106
	DJN -1, @-20
	SLT 290, 60
	SUB 70, 0
	SLT 290, 60
	SLT 5, -94
	CMP -207, <-120
	SUB 1, <101
	MOV -1, <-20
	SUB 12, @10
	SPL 0, -2
	SUB 12, @10
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	ADD 270, 66
