/*

Copyright (c) 2010 - 2025, Nordic Semiconductor ASA

All rights reserved.

Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this
   list of conditions and the following disclaimer.

2. Redistributions in binary form, except as embedded into a Nordic
   Semiconductor ASA integrated circuit in a product or a software update for
   such product, must reproduce the above copyright notice, this list of
   conditions and the following disclaimer in the documentation and/or other
   materials provided with the distribution.

3. Neither the name of Nordic Semiconductor ASA nor the names of its
   contributors may be used to endorse or promote products derived from this
   software without specific prior written permission.

4. This software, with or without modification, must only be used with a
   Nordic Semiconductor ASA integrated circuit.

5. Any software provided in binary form under this license must not be reverse
   engineered, decompiled, modified and/or disassembled.

THIS SOFTWARE IS PROVIDED BY NORDIC SEMICONDUCTOR ASA "AS IS" AND ANY EXPRESS
OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE
GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

*/

#ifndef NRF54LS05B_ENGA_APPLICATION_PERIPHERALS_H
#define NRF54LS05B_ENGA_APPLICATION_PERIPHERALS_H

#ifdef __cplusplus
    extern "C" {
#endif

#include <stdbool.h>
/*CPU control*/
#define CPUC_PRESENT 1
#define CPUC_COUNT 1

/*Cache*/
#define CACHE_PRESENT 1
#define CACHE_COUNT 1

#define ICACHE_VIRTUALCACHE 0                        /*!< (unspecified)                                                        */
#define ICACHE_FLUSH 0                               /*!< (unspecified)                                                        */
#define ICACHE_CLEAN 0                               /*!< (unspecified)                                                        */
#define ICACHE_INVALIDATELINE 0                      /*!< (unspecified)                                                        */
#define ICACHE_ERASE 0                               /*!< (unspecified)                                                        */
#define ICACHE_LINEMAINTAIN 0                        /*!< (unspecified)                                                        */
#define ICACHE_EXTENDEDPROFILING 0                   /*!< (unspecified)                                                        */
#define ICACHE_DEBUGLOCK 0                           /*!< (unspecified)                                                        */
#define ICACHE_WRITELOCK 0                           /*!< (unspecified)                                                        */
#define ICACHE_PREFETCHCONFIG 0                      /*!< (unspecified)                                                        */
#define ICACHE_NONCACHEABLEMISS 0                    /*!< (unspecified)                                                        */
#define ICACHE_BUSWIDTH_MIN 0                        /*!< Data bus width : 0..63                                               */
#define ICACHE_BUSWIDTH_MAX 63                       /*!< Data bus width : 0..63                                               */
#define ICACHE_BUSWIDTH_SIZE 64                      /*!< Data bus width : 0..63                                               */

/*Software interrupt*/
#define SWI_PRESENT 1
#define SWI_COUNT 4

/*Factory Information Configuration Registers*/
#define FICR_PRESENT 1
#define FICR_COUNT 1

/*User Information Configuration Registers*/
#define UICR_PRESENT 1
#define UICR_COUNT 1

#define UICR_USERCNF 1                               /*!< (unspecified)                                                        */

/*System protection unit*/
#define SPU_PRESENT 1
#define SPU_COUNT 4

#define SPU00_FLATFEATURES 0                         /*!< (unspecified)                                                        */
#define SPU00_NESTEDFEATURES 1                       /*!< (unspecified)                                                        */
#define SPU00_GRTCSECONDARYOFFSET 0                  /*!< (unspecified)                                                        */
#define SPU00_BELLS 0                                /*!< (unspecified)                                                        */
#define SPU00_IPCT 0                                 /*!< (unspecified)                                                        */
#define SPU00_DPPI 0                                 /*!< (unspecified)                                                        */
#define SPU00_GPIOTE 0                               /*!< (unspecified)                                                        */
#define SPU00_GRTC 0                                 /*!< (unspecified)                                                        */
#define SPU00_GPIO 0                                 /*!< (unspecified)                                                        */
#define SPU00_CRACEN 0                               /*!< (unspecified)                                                        */
#define SPU00_MRAMC 0                                /*!< (unspecified)                                                        */
#define SPU00_COEXC 0                                /*!< (unspecified)                                                        */
#define SPU00_ANTSWC 0                               /*!< (unspecified)                                                        */
#define SPU00_TDD 0                                  /*!< (unspecified)                                                        */
#define SPU00_RADIOPAPERSPIN 0                       /*!< (unspecified)                                                        */
#define SPU00_SLAVE_BITS 4                           /*!< SLAVE_BITS=4 (number of address bits required to represent the
                                                          peripheral slave index)*/
#define SPU00_SPU_NUM_CLOCK_POWER_PAIR_MIN 0         /*!< Number of clock/power pairs used by PCGC Slave - [0..0]              */
#define SPU00_SPU_NUM_CLOCK_POWER_PAIR_MAX 0         /*!< Number of clock/power pairs used by PCGC Slave - [0..0]              */
#define SPU00_SPU_NUM_CLOCK_POWER_PAIR_SIZE 1        /*!< Number of clock/power pairs used by PCGC Slave - [0..0]              */
#define SPU00_SPU_NOTFULLPCPZERO 0                   /*!< (unspecified)                                                        */
#define SPU00_PENALTYTASKS 0                         /*!< (unspecified)                                                        */

#define SPU10_FLATFEATURES 0                         /*!< (unspecified)                                                        */
#define SPU10_NESTEDFEATURES 1                       /*!< (unspecified)                                                        */
#define SPU10_GRTCSECONDARYOFFSET 0                  /*!< (unspecified)                                                        */
#define SPU10_BELLS 0                                /*!< (unspecified)                                                        */
#define SPU10_IPCT 0                                 /*!< (unspecified)                                                        */
#define SPU10_DPPI 0                                 /*!< (unspecified)                                                        */
#define SPU10_GPIOTE 0                               /*!< (unspecified)                                                        */
#define SPU10_GRTC 0                                 /*!< (unspecified)                                                        */
#define SPU10_GPIO 0                                 /*!< (unspecified)                                                        */
#define SPU10_CRACEN 0                               /*!< (unspecified)                                                        */
#define SPU10_MRAMC 0                                /*!< (unspecified)                                                        */
#define SPU10_COEXC 0                                /*!< (unspecified)                                                        */
#define SPU10_ANTSWC 0                               /*!< (unspecified)                                                        */
#define SPU10_TDD 0                                  /*!< (unspecified)                                                        */
#define SPU10_RADIOPAPERSPIN 0                       /*!< (unspecified)                                                        */
#define SPU10_SLAVE_BITS 4                           /*!< SLAVE_BITS=4 (number of address bits required to represent the
                                                          peripheral slave index)*/
#define SPU10_SPU_NUM_CLOCK_POWER_PAIR_MIN 0         /*!< Number of clock/power pairs used by PCGC Slave - [0..0]              */
#define SPU10_SPU_NUM_CLOCK_POWER_PAIR_MAX 0         /*!< Number of clock/power pairs used by PCGC Slave - [0..0]              */
#define SPU10_SPU_NUM_CLOCK_POWER_PAIR_SIZE 1        /*!< Number of clock/power pairs used by PCGC Slave - [0..0]              */
#define SPU10_SPU_NOTFULLPCPZERO 0                   /*!< (unspecified)                                                        */
#define SPU10_PENALTYTASKS 0                         /*!< (unspecified)                                                        */

#define SPU20_FLATFEATURES 0                         /*!< (unspecified)                                                        */
#define SPU20_NESTEDFEATURES 1                       /*!< (unspecified)                                                        */
#define SPU20_GRTCSECONDARYOFFSET 0                  /*!< (unspecified)                                                        */
#define SPU20_BELLS 0                                /*!< (unspecified)                                                        */
#define SPU20_IPCT 0                                 /*!< (unspecified)                                                        */
#define SPU20_DPPI 0                                 /*!< (unspecified)                                                        */
#define SPU20_GPIOTE 0                               /*!< (unspecified)                                                        */
#define SPU20_GRTC 0                                 /*!< (unspecified)                                                        */
#define SPU20_GPIO 0                                 /*!< (unspecified)                                                        */
#define SPU20_CRACEN 0                               /*!< (unspecified)                                                        */
#define SPU20_MRAMC 0                                /*!< (unspecified)                                                        */
#define SPU20_COEXC 0                                /*!< (unspecified)                                                        */
#define SPU20_ANTSWC 0                               /*!< (unspecified)                                                        */
#define SPU20_TDD 0                                  /*!< (unspecified)                                                        */
#define SPU20_RADIOPAPERSPIN 0                       /*!< (unspecified)                                                        */
#define SPU20_SLAVE_BITS 4                           /*!< SLAVE_BITS=4 (number of address bits required to represent the
                                                          peripheral slave index)*/
#define SPU20_SPU_NUM_CLOCK_POWER_PAIR_MIN 0         /*!< Number of clock/power pairs used by PCGC Slave - [0..0]              */
#define SPU20_SPU_NUM_CLOCK_POWER_PAIR_MAX 0         /*!< Number of clock/power pairs used by PCGC Slave - [0..0]              */
#define SPU20_SPU_NUM_CLOCK_POWER_PAIR_SIZE 1        /*!< Number of clock/power pairs used by PCGC Slave - [0..0]              */
#define SPU20_SPU_NOTFULLPCPZERO 0                   /*!< (unspecified)                                                        */
#define SPU20_PENALTYTASKS 0                         /*!< (unspecified)                                                        */

#define SPU30_FLATFEATURES 0                         /*!< (unspecified)                                                        */
#define SPU30_NESTEDFEATURES 1                       /*!< (unspecified)                                                        */
#define SPU30_GRTCSECONDARYOFFSET 0                  /*!< (unspecified)                                                        */
#define SPU30_BELLS 0                                /*!< (unspecified)                                                        */
#define SPU30_IPCT 0                                 /*!< (unspecified)                                                        */
#define SPU30_DPPI 0                                 /*!< (unspecified)                                                        */
#define SPU30_GPIOTE 0                               /*!< (unspecified)                                                        */
#define SPU30_GRTC 0                                 /*!< (unspecified)                                                        */
#define SPU30_GPIO 0                                 /*!< (unspecified)                                                        */
#define SPU30_CRACEN 0                               /*!< (unspecified)                                                        */
#define SPU30_MRAMC 0                                /*!< (unspecified)                                                        */
#define SPU30_COEXC 0                                /*!< (unspecified)                                                        */
#define SPU30_ANTSWC 0                               /*!< (unspecified)                                                        */
#define SPU30_TDD 0                                  /*!< (unspecified)                                                        */
#define SPU30_RADIOPAPERSPIN 0                       /*!< (unspecified)                                                        */
#define SPU30_SLAVE_BITS 4                           /*!< SLAVE_BITS=4 (number of address bits required to represent the
                                                          peripheral slave index)*/
#define SPU30_SPU_NUM_CLOCK_POWER_PAIR_MIN 0         /*!< Number of clock/power pairs used by PCGC Slave - [0..0]              */
#define SPU30_SPU_NUM_CLOCK_POWER_PAIR_MAX 0         /*!< Number of clock/power pairs used by PCGC Slave - [0..0]              */
#define SPU30_SPU_NUM_CLOCK_POWER_PAIR_SIZE 1        /*!< Number of clock/power pairs used by PCGC Slave - [0..0]              */
#define SPU30_SPU_NOTFULLPCPZERO 0                   /*!< (unspecified)                                                        */
#define SPU30_PENALTYTASKS 0                         /*!< (unspecified)                                                        */

/*Memory Privilege Controller*/
#define MPC_PRESENT 1
#define MPC_COUNT 1

#define MPC00_EXTEND_CLOCK_REQ 1                     /*!< (unspecified)                                                        */
#define MPC00_RTCHOKE 0                              /*!< (unspecified)                                                        */
#define MPC00_OVERRIDE_GRAN 4096                     /*!< The override region granularity is 4096 bytes                        */

/*Distributed programmable peripheral interconnect controller*/
#define DPPIC_PRESENT 1
#define DPPIC_COUNT 4

#define DPPIC00_HASCHANNELGROUPS 1                   /*!< (unspecified)                                                        */
#define DPPIC00_CH_NUM_MIN 0                         /*!< (unspecified)                                                        */
#define DPPIC00_CH_NUM_MAX 7                         /*!< (unspecified)                                                        */
#define DPPIC00_CH_NUM_SIZE 8                        /*!< (unspecified)                                                        */
#define DPPIC00_GROUP_NUM_MIN 0                      /*!< (unspecified)                                                        */
#define DPPIC00_GROUP_NUM_MAX 1                      /*!< (unspecified)                                                        */
#define DPPIC00_GROUP_NUM_SIZE 2                     /*!< (unspecified)                                                        */

#define DPPIC10_HASCHANNELGROUPS 1                   /*!< (unspecified)                                                        */
#define DPPIC10_CH_NUM_MIN 0                         /*!< (unspecified)                                                        */
#define DPPIC10_CH_NUM_MAX 23                        /*!< (unspecified)                                                        */
#define DPPIC10_CH_NUM_SIZE 24                       /*!< (unspecified)                                                        */
#define DPPIC10_GROUP_NUM_MIN 0                      /*!< (unspecified)                                                        */
#define DPPIC10_GROUP_NUM_MAX 5                      /*!< (unspecified)                                                        */
#define DPPIC10_GROUP_NUM_SIZE 6                     /*!< (unspecified)                                                        */

#define DPPIC20_HASCHANNELGROUPS 1                   /*!< (unspecified)                                                        */
#define DPPIC20_CH_NUM_MIN 0                         /*!< (unspecified)                                                        */
#define DPPIC20_CH_NUM_MAX 15                        /*!< (unspecified)                                                        */
#define DPPIC20_CH_NUM_SIZE 16                       /*!< (unspecified)                                                        */
#define DPPIC20_GROUP_NUM_MIN 0                      /*!< (unspecified)                                                        */
#define DPPIC20_GROUP_NUM_MAX 5                      /*!< (unspecified)                                                        */
#define DPPIC20_GROUP_NUM_SIZE 6                     /*!< (unspecified)                                                        */

#define DPPIC30_HASCHANNELGROUPS 1                   /*!< (unspecified)                                                        */
#define DPPIC30_CH_NUM_MIN 0                         /*!< (unspecified)                                                        */
#define DPPIC30_CH_NUM_MAX 3                         /*!< (unspecified)                                                        */
#define DPPIC30_CH_NUM_SIZE 4                        /*!< (unspecified)                                                        */
#define DPPIC30_GROUP_NUM_MIN 0                      /*!< (unspecified)                                                        */
#define DPPIC30_GROUP_NUM_MAX 1                      /*!< (unspecified)                                                        */
#define DPPIC30_GROUP_NUM_SIZE 2                     /*!< (unspecified)                                                        */

/*PPIB APB registers*/
#define PPIB_PRESENT 1
#define PPIB_COUNT 8

#define PPIB00_NTASKSEVENTS_MIN 0                    /*!< (unspecified)                                                        */
#define PPIB00_NTASKSEVENTS_MAX 11                   /*!< (unspecified)                                                        */
#define PPIB00_NTASKSEVENTS_SIZE 12                  /*!< (unspecified)                                                        */

#define PPIB01_NTASKSEVENTS_MIN 0                    /*!< (unspecified)                                                        */
#define PPIB01_NTASKSEVENTS_MAX 7                    /*!< (unspecified)                                                        */
#define PPIB01_NTASKSEVENTS_SIZE 8                   /*!< (unspecified)                                                        */

#define PPIB10_NTASKSEVENTS_MIN 0                    /*!< (unspecified)                                                        */
#define PPIB10_NTASKSEVENTS_MAX 11                   /*!< (unspecified)                                                        */
#define PPIB10_NTASKSEVENTS_SIZE 12                  /*!< (unspecified)                                                        */

#define PPIB11_NTASKSEVENTS_MIN 0                    /*!< (unspecified)                                                        */
#define PPIB11_NTASKSEVENTS_MAX 15                   /*!< (unspecified)                                                        */
#define PPIB11_NTASKSEVENTS_SIZE 16                  /*!< (unspecified)                                                        */

#define PPIB20_NTASKSEVENTS_MIN 0                    /*!< (unspecified)                                                        */
#define PPIB20_NTASKSEVENTS_MAX 7                    /*!< (unspecified)                                                        */
#define PPIB20_NTASKSEVENTS_SIZE 8                   /*!< (unspecified)                                                        */

#define PPIB21_NTASKSEVENTS_MIN 0                    /*!< (unspecified)                                                        */
#define PPIB21_NTASKSEVENTS_MAX 15                   /*!< (unspecified)                                                        */
#define PPIB21_NTASKSEVENTS_SIZE 16                  /*!< (unspecified)                                                        */

#define PPIB22_NTASKSEVENTS_MIN 0                    /*!< (unspecified)                                                        */
#define PPIB22_NTASKSEVENTS_MAX 3                    /*!< (unspecified)                                                        */
#define PPIB22_NTASKSEVENTS_SIZE 4                   /*!< (unspecified)                                                        */

#define PPIB30_NTASKSEVENTS_MIN 0                    /*!< (unspecified)                                                        */
#define PPIB30_NTASKSEVENTS_MAX 3                    /*!< (unspecified)                                                        */
#define PPIB30_NTASKSEVENTS_SIZE 4                   /*!< (unspecified)                                                        */

/*Accelerated Address Resolver*/
#define AAR_PRESENT 1
#define AAR_COUNT 1

#define AAR00_DMAERROR 1                             /*!< (unspecified)                                                        */
#define AAR00_ERRORSTATUS 1                          /*!< (unspecified)                                                        */
#define AAR00_ERROREVENT 1                           /*!< (unspecified)                                                        */
#define AAR00_ERROREVENT_IRQ 1                       /*!< (unspecified)                                                        */
#define AAR00_PREMATUREOUTPUTPTR 1                   /*!< (unspecified)                                                        */

/*AES CCM Mode Encryption*/
#define CCM_PRESENT 1
#define CCM_COUNT 1

#define CCM00_AMOUNTREG 0                            /*!< (unspecified)                                                        */
#define CCM00_ONTHEFLYDECRYPTION 0                   /*!< (unspecified)                                                        */
#define CCM00_DMAERROR 1                             /*!< (unspecified)                                                        */

/*AES ECB Mode Encryption*/
#define ECB_PRESENT 1
#define ECB_COUNT 1

#define ECB00_AMOUNTREG 0                            /*!< (unspecified)                                                        */
#define ECB00_DMAERROR 1                             /*!< (unspecified)                                                        */
#define ECB00_ERRORSTATUS 1                          /*!< (unspecified)                                                        */

/*RRAM controller GLITCH detector*/
#define RRAMC_PRESENT 1
#define RRAMC_COUNT 1

#define RRAMC_TESTMODE2 1                            /*!< (unspecified)                                                        */
#define RRAMC_TESTMODE2TSMC 1                        /*!< (unspecified)                                                        */
#define RRAMC_WRITEBUFMSBCONFIG 1                    /*!< (unspecified)                                                        */
#define RRAMC_REGIONCONFIGLOCK 1                     /*!< (unspecified)                                                        */
#define RRAMC_NRRAMWORDSIZE 128                      /*!< RRAM word size : 128 bits per wordline                               */
#define RRAMC_NCONSUMERS_MIN 0                       /*!< Number of supported consumers for low power mode: 0..0               */
#define RRAMC_NCONSUMERS_MAX 0                       /*!< Number of supported consumers for low power mode: 0..0               */
#define RRAMC_NCONSUMERS_SIZE 1                      /*!< Number of supported consumers for low power mode: 0..0               */
#define RRAMC_NREGIONS_MIN 0                         /*!< Number of supported regions at REGION register group : 0..4          */
#define RRAMC_NREGIONS_MAX 4                         /*!< Number of supported regions at REGION register group : 0..4          */
#define RRAMC_NREGIONS_SIZE 5                        /*!< Number of supported regions at REGION register group : 0..4          */
#define RRAMC_REGION5AVAILABLE 0                     /*!< (unspecified)                                                        */
#define RRAMC_ECCCORRADDR 1                          /*!< (unspecified)                                                        */
#define RRAMC_ECCERROR 1                             /*!< (unspecified)                                                        */
#define RRAMC_EVENTS_ECCERROR 0                      /*!< (unspecified)                                                        */
#define RRAMC_NWRITEBUFSIZE 32                       /*!< Maximum write buffer size : 32                                       */
#define RRAMC_WRITEBUFSIZE8EN 0                      /*!< (unspecified)                                                        */
#define RRAMC_WRITEBUFSIZE16EN 0                     /*!< (unspecified)                                                        */
#define RRAMC_WRITEBUFSIZE32EN 1                     /*!< (unspecified)                                                        */
#define RRAMC_LOWPOWERCONFIGOPTION2 0                /*!< (unspecified)                                                        */
#define RRAMC_REGION0ADDR 16760832                   /*!< REGION[0].ADDRESS : 16760832, WRITABLE : 0 REGION[0].CONFIG.SIZE: 4
                                                          Kbytes, WRITABLE: 0 REGION[0].CONFIG.READ: 1, WRITABLE: 1
                                                          REGION[0].CONFIG.WRITE: 1, WRITABLE: 1 REGION[0].CONFIG.EXECUTE: 0,
                                                          WRITABLE: 0 REGION[0].CONFIG.SECURE: 0, WRITABLE: 0
                                                          REGION[0].CONFIG.OWNER: 0, WRITABLE: 1 REGION[0].CONFIG.WRITEONCE: 1,
                                                          WRITABLE: 0 REGION[0].CONFIG.LOCK: 0, WRITABLE: 1*/
#define RRAMC_REGION0ADDR_WRITABLE 0                 /*!< (unspecified)                                                        */
#define RRAMC_REGION0SIZE 4                          /*!< (unspecified)                                                        */
#define RRAMC_REGION0SIZE_WRITABLE 0                 /*!< (unspecified)                                                        */
#define RRAMC_REGION0READ 1                          /*!< (unspecified)                                                        */
#define RRAMC_REGION0READ_WRITABLE 1                 /*!< (unspecified)                                                        */
#define RRAMC_REGION0WRITE 1                         /*!< (unspecified)                                                        */
#define RRAMC_REGION0WRITE_WRITABLE 1                /*!< (unspecified)                                                        */
#define RRAMC_REGION0EXECUTE 0                       /*!< (unspecified)                                                        */
#define RRAMC_REGION0EXECUTE_WRITABLE 0              /*!< (unspecified)                                                        */
#define RRAMC_REGION0SECURE 0                        /*!< (unspecified)                                                        */
#define RRAMC_REGION0SECURE_WRITABLE 0               /*!< (unspecified)                                                        */
#define RRAMC_REGION0OWNER 0                         /*!< (unspecified)                                                        */
#define RRAMC_REGION0OWNER_WRITABLE 1                /*!< (unspecified)                                                        */
#define RRAMC_REGION0WRITEONCE 1                     /*!< (unspecified)                                                        */
#define RRAMC_REGION0WRITEONCE_WRITABLE 0            /*!< (unspecified)                                                        */
#define RRAMC_REGION0LOCK 0                          /*!< (unspecified)                                                        */
#define RRAMC_REGION0LOCK_WRITABLE 1                 /*!< (unspecified)                                                        */
#define RRAMC_REGION1ADDR 16764928                   /*!< REGION[1].ADDRESS : 16764928, WRITABLE : 0 REGION[1].CONFIG.SIZE: 4
                                                          Kbytes, WRITABLE: 0 REGION[1].CONFIG.READ: 1, WRITABLE: 1
                                                          REGION[1].CONFIG.WRITE: 1, WRITABLE: 1 REGION[1].CONFIG.EXECUTE: 0,
                                                          WRITABLE: 0 REGION[1].CONFIG.SECURE: 1, WRITABLE: 1
                                                          REGION[1].CONFIG.OWNER: 0, WRITABLE: 1 REGION[1].CONFIG.WRITEONCE: 1,
                                                          WRITABLE: 0 REGION[1].CONFIG.LOCK: 0, WRITABLE: 1*/
#define RRAMC_REGION1ADDR_WRITABLE 0                 /*!< (unspecified)                                                        */
#define RRAMC_REGION1SIZE 4                          /*!< (unspecified)                                                        */
#define RRAMC_REGION1SIZE_WRITABLE 0                 /*!< (unspecified)                                                        */
#define RRAMC_REGION1READ 1                          /*!< (unspecified)                                                        */
#define RRAMC_REGION1READ_WRITABLE 1                 /*!< (unspecified)                                                        */
#define RRAMC_REGION1WRITE 1                         /*!< (unspecified)                                                        */
#define RRAMC_REGION1WRITE_WRITABLE 1                /*!< (unspecified)                                                        */
#define RRAMC_REGION1EXECUTE 0                       /*!< (unspecified)                                                        */
#define RRAMC_REGION1EXECUTE_WRITABLE 0              /*!< (unspecified)                                                        */
#define RRAMC_REGION1SECURE 1                        /*!< (unspecified)                                                        */
#define RRAMC_REGION1SECURE_WRITABLE 1               /*!< (unspecified)                                                        */
#define RRAMC_REGION1OWNER 0                         /*!< (unspecified)                                                        */
#define RRAMC_REGION1OWNER_WRITABLE 1                /*!< (unspecified)                                                        */
#define RRAMC_REGION1WRITEONCE 1                     /*!< (unspecified)                                                        */
#define RRAMC_REGION1WRITEONCE_WRITABLE 0            /*!< (unspecified)                                                        */
#define RRAMC_REGION1LOCK 0                          /*!< (unspecified)                                                        */
#define RRAMC_REGION1LOCK_WRITABLE 1                 /*!< (unspecified)                                                        */
#define RRAMC_REGION2ADDR 16769024                   /*!< REGION[2].ADDRESS : 16769024, WRITABLE : 0 REGION[2].CONFIG.SIZE: 8
                                                          Kbytes, WRITABLE: 0 REGION[2].CONFIG.READ: 1, WRITABLE: 1
                                                          REGION[2].CONFIG.WRITE: 1, WRITABLE: 1 REGION[2].CONFIG.EXECUTE: 0,
                                                          WRITABLE: 0 REGION[2].CONFIG.SECURE: 1, WRITABLE: 0
                                                          REGION[2].CONFIG.OWNER: 2, WRITABLE: 0 REGION[2].CONFIG.WRITEONCE: 0,
                                                          WRITABLE: 1 REGION[2].CONFIG.LOCK: 0, WRITABLE: 1*/
#define RRAMC_REGION2ADDR_WRITABLE 0                 /*!< (unspecified)                                                        */
#define RRAMC_REGION2SIZE 8                          /*!< (unspecified)                                                        */
#define RRAMC_REGION2SIZE_WRITABLE 0                 /*!< (unspecified)                                                        */
#define RRAMC_REGION2READ 1                          /*!< (unspecified)                                                        */
#define RRAMC_REGION2READ_WRITABLE 1                 /*!< (unspecified)                                                        */
#define RRAMC_REGION2WRITE 1                         /*!< (unspecified)                                                        */
#define RRAMC_REGION2WRITE_WRITABLE 1                /*!< (unspecified)                                                        */
#define RRAMC_REGION2EXECUTE 0                       /*!< (unspecified)                                                        */
#define RRAMC_REGION2EXECUTE_WRITABLE 0              /*!< (unspecified)                                                        */
#define RRAMC_REGION2SECURE 1                        /*!< (unspecified)                                                        */
#define RRAMC_REGION2SECURE_WRITABLE 0               /*!< (unspecified)                                                        */
#define RRAMC_REGION2OWNER 2                         /*!< (unspecified)                                                        */
#define RRAMC_REGION2OWNER_WRITABLE 0                /*!< (unspecified)                                                        */
#define RRAMC_REGION2WRITEONCE 0                     /*!< (unspecified)                                                        */
#define RRAMC_REGION2WRITEONCE_WRITABLE 1            /*!< (unspecified)                                                        */
#define RRAMC_REGION2LOCK 0                          /*!< (unspecified)                                                        */
#define RRAMC_REGION2LOCK_WRITABLE 1                 /*!< (unspecified)                                                        */
#define RRAMC_REGION3ADDR 0                          /*!< REGION[3].ADDRESS : 0, WRITABLE : 0 REGION[3].CONFIG.SIZE: 0 Kbytes,
                                                          WRITABLE: 1 REGION[3].CONFIG.READ: 1, WRITABLE: 1
                                                          REGION[3].CONFIG.WRITE: 1, WRITABLE: 1 REGION[3].CONFIG.EXECUTE: 1,
                                                          WRITABLE: 1 REGION[3].CONFIG.SECURE: 1, WRITABLE: 1
                                                          REGION[3].CONFIG.OWNER: 0, WRITABLE: 1 REGION[3].CONFIG.WRITEONCE: 0,
                                                          WRITABLE: 1 REGION[3].CONFIG.LOCK: 0, WRITABLE: 1*/
#define RRAMC_REGION3ADDR_WRITABLE 0                 /*!< (unspecified)                                                        */
#define RRAMC_REGION3SIZE 0                          /*!< (unspecified)                                                        */
#define RRAMC_REGION3SIZE_WRITABLE 1                 /*!< (unspecified)                                                        */
#define RRAMC_REGION3READ 1                          /*!< (unspecified)                                                        */
#define RRAMC_REGION3READ_WRITABLE 1                 /*!< (unspecified)                                                        */
#define RRAMC_REGION3WRITE 1                         /*!< (unspecified)                                                        */
#define RRAMC_REGION3WRITE_WRITABLE 1                /*!< (unspecified)                                                        */
#define RRAMC_REGION3EXECUTE 1                       /*!< (unspecified)                                                        */
#define RRAMC_REGION3EXECUTE_WRITABLE 1              /*!< (unspecified)                                                        */
#define RRAMC_REGION3SECURE 1                        /*!< (unspecified)                                                        */
#define RRAMC_REGION3SECURE_WRITABLE 1               /*!< (unspecified)                                                        */
#define RRAMC_REGION3OWNER 0                         /*!< (unspecified)                                                        */
#define RRAMC_REGION3OWNER_WRITABLE 1                /*!< (unspecified)                                                        */
#define RRAMC_REGION3WRITEONCE 0                     /*!< (unspecified)                                                        */
#define RRAMC_REGION3WRITEONCE_WRITABLE 1            /*!< (unspecified)                                                        */
#define RRAMC_REGION3LOCK 0                          /*!< (unspecified)                                                        */
#define RRAMC_REGION3LOCK_WRITABLE 1                 /*!< (unspecified)                                                        */
#define RRAMC_REGION4ADDR 0                          /*!< REGION[4].ADDRESS : 0, WRITABLE : 1 REGION[4].CONFIG.SIZE: 0 Kbytes,
                                                          WRITABLE: 1 REGION[4].CONFIG.READ: 1, WRITABLE: 1
                                                          REGION[4].CONFIG.WRITE: 1, WRITABLE: 1 REGION[4].CONFIG.EXECUTE: 1,
                                                          WRITABLE: 1 REGION[4].CONFIG.SECURE: 1, WRITABLE: 1
                                                          REGION[4].CONFIG.OWNER: 0, WRITABLE: 1 REGION[4].CONFIG.WRITEONCE: 0,
                                                          WRITABLE: 1 REGION[4].CONFIG.LOCK: 0, WRITABLE: 1*/
#define RRAMC_REGION4ADDR_WRITABLE 1                 /*!< (unspecified)                                                        */
#define RRAMC_REGION4SIZE 0                          /*!< (unspecified)                                                        */
#define RRAMC_REGION4SIZE_WRITABLE 1                 /*!< (unspecified)                                                        */
#define RRAMC_REGION4READ 1                          /*!< (unspecified)                                                        */
#define RRAMC_REGION4READ_WRITABLE 1                 /*!< (unspecified)                                                        */
#define RRAMC_REGION4WRITE 1                         /*!< (unspecified)                                                        */
#define RRAMC_REGION4WRITE_WRITABLE 1                /*!< (unspecified)                                                        */
#define RRAMC_REGION4EXECUTE 1                       /*!< (unspecified)                                                        */
#define RRAMC_REGION4EXECUTE_WRITABLE 1              /*!< (unspecified)                                                        */
#define RRAMC_REGION4SECURE 1                        /*!< (unspecified)                                                        */
#define RRAMC_REGION4SECURE_WRITABLE 1               /*!< (unspecified)                                                        */
#define RRAMC_REGION4OWNER 0                         /*!< (unspecified)                                                        */
#define RRAMC_REGION4OWNER_WRITABLE 1                /*!< (unspecified)                                                        */
#define RRAMC_REGION4WRITEONCE 0                     /*!< (unspecified)                                                        */
#define RRAMC_REGION4WRITEONCE_WRITABLE 1            /*!< (unspecified)                                                        */
#define RRAMC_REGION4LOCK 0                          /*!< (unspecified)                                                        */
#define RRAMC_REGION4LOCK_WRITABLE 1                 /*!< (unspecified)                                                        */
#define RRAMC_GLITCHDETECTORS 0                      /*!< (unspecified)                                                        */

/*Control access port*/
#define CTRLAPPERI_PRESENT 1
#define CTRLAPPERI_COUNT 1

/*Trace and debug control*/
#define TAD_PRESENT 1
#define TAD_COUNT 1

#define TAD_TADFORCEON 0                             /*!< (unspecified)                                                        */
#define TAD_TAD_HAS_TASKS 0                          /*!< (unspecified)                                                        */
#define TAD_PDREQCLR 1                               /*!< (unspecified)                                                        */
#define TAD_TAD_HAS_DBGWAKEUPREQ 1                   /*!< (unspecified)                                                        */

/*Timer/Counter*/
#define TIMER_PRESENT 1
#define TIMER_COUNT 3

#define TIMER00_CC_NUM_MIN 0                         /*!< (unspecified)                                                        */
#define TIMER00_CC_NUM_MAX 5                         /*!< (unspecified)                                                        */
#define TIMER00_CC_NUM_SIZE 6                        /*!< (unspecified)                                                        */
#define TIMER00_MAX_SIZE_MIN 0                       /*!< (unspecified)                                                        */
#define TIMER00_MAX_SIZE_MAX 31                      /*!< (unspecified)                                                        */
#define TIMER00_MAX_SIZE_SIZE 32                     /*!< (unspecified)                                                        */
#define TIMER00_PCLK_MHZ 128                         /*!< Peripheral clock frequency (PCLK) is 128 MHz                         */
#define TIMER00_PCLK_VARIABLE 1                      /*!< (unspecified)                                                        */
#define TIMER00_SHUTDOWN_TASK 0                      /*!< (unspecified)                                                        */

#define TIMER10_CC_NUM_MIN 0                         /*!< (unspecified)                                                        */
#define TIMER10_CC_NUM_MAX 7                         /*!< (unspecified)                                                        */
#define TIMER10_CC_NUM_SIZE 8                        /*!< (unspecified)                                                        */
#define TIMER10_MAX_SIZE_MIN 0                       /*!< (unspecified)                                                        */
#define TIMER10_MAX_SIZE_MAX 31                      /*!< (unspecified)                                                        */
#define TIMER10_MAX_SIZE_SIZE 32                     /*!< (unspecified)                                                        */
#define TIMER10_PCLK_MHZ 32                          /*!< Peripheral clock frequency (PCLK) is 32 MHz                          */
#define TIMER10_PCLK_VARIABLE 0                      /*!< (unspecified)                                                        */
#define TIMER10_SHUTDOWN_TASK 0                      /*!< (unspecified)                                                        */

#define TIMER20_CC_NUM_MIN 0                         /*!< (unspecified)                                                        */
#define TIMER20_CC_NUM_MAX 5                         /*!< (unspecified)                                                        */
#define TIMER20_CC_NUM_SIZE 6                        /*!< (unspecified)                                                        */
#define TIMER20_MAX_SIZE_MIN 0                       /*!< (unspecified)                                                        */
#define TIMER20_MAX_SIZE_MAX 31                      /*!< (unspecified)                                                        */
#define TIMER20_MAX_SIZE_SIZE 32                     /*!< (unspecified)                                                        */
#define TIMER20_PCLK_MHZ 16                          /*!< Peripheral clock frequency (PCLK) is 16 MHz                          */
#define TIMER20_PCLK_VARIABLE 0                      /*!< (unspecified)                                                        */
#define TIMER20_SHUTDOWN_TASK 0                      /*!< (unspecified)                                                        */

/*Event generator unit*/
#define EGU_PRESENT 1
#define EGU_COUNT 3

#define EGU00_PEND 0                                 /*!< (unspecified)                                                        */
#define EGU00_CH_NUM_MIN 0                           /*!< (unspecified)                                                        */
#define EGU00_CH_NUM_MAX 5                           /*!< (unspecified)                                                        */
#define EGU00_CH_NUM_SIZE 6                          /*!< (unspecified)                                                        */

#define EGU10_PEND 0                                 /*!< (unspecified)                                                        */
#define EGU10_CH_NUM_MIN 0                           /*!< (unspecified)                                                        */
#define EGU10_CH_NUM_MAX 15                          /*!< (unspecified)                                                        */
#define EGU10_CH_NUM_SIZE 16                         /*!< (unspecified)                                                        */

#define EGU20_PEND 0                                 /*!< (unspecified)                                                        */
#define EGU20_CH_NUM_MIN 0                           /*!< (unspecified)                                                        */
#define EGU20_CH_NUM_MAX 5                           /*!< (unspecified)                                                        */
#define EGU20_CH_NUM_SIZE 6                          /*!< (unspecified)                                                        */

/*TRNG*/
#define TRNG_PRESENT 1
#define TRNG_COUNT 1

#define TRNG_NUM_CLOCK_POWER_PAIR_MIN 0              /*!< Number of clock/power pairs used by PCGC Slave - [0..1]              */
#define TRNG_NUM_CLOCK_POWER_PAIR_MAX 1              /*!< Number of clock/power pairs used by PCGC Slave - [0..1]              */
#define TRNG_NUM_CLOCK_POWER_PAIR_SIZE 2             /*!< Number of clock/power pairs used by PCGC Slave - [0..1]              */
#define TRNG_NOTFULLPCPZERO 1                        /*!< (unspecified)                                                        */
#define TRNG_PENALTYTASKS 0                          /*!< (unspecified)                                                        */

/*PULSEDET peripheral*/
#define PULSEDET_PRESENT 1
#define PULSEDET_COUNT 4

/*ECCRAMC peripheral*/
#define ECCRAMC_PRESENT 1
#define ECCRAMC_COUNT 1

/*Spare registers*/
#define SREGS_PRESENT 1
#define SREGS_COUNT 4

#define SREGS00_NUM_TASKS_MIN 0                      /*!< (unspecified)                                                        */
#define SREGS00_NUM_TASKS_MAX 1                      /*!< (unspecified)                                                        */
#define SREGS00_NUM_TASKS_SIZE 2                     /*!< (unspecified)                                                        */
#define SREGS00_TASKS 0                              /*!< (unspecified)                                                        */
#define SREGS00_NUM_EVENTS_MIN 0                     /*!< (unspecified)                                                        */
#define SREGS00_NUM_EVENTS_MAX 2                     /*!< (unspecified)                                                        */
#define SREGS00_NUM_EVENTS_SIZE 3                    /*!< (unspecified)                                                        */
#define SREGS00_EVENTS 0                             /*!< (unspecified)                                                        */
#define SREGS00_NUM_MAIN_REGS_MIN 0                  /*!< (unspecified)                                                        */
#define SREGS00_NUM_MAIN_REGS_MAX 0                  /*!< (unspecified)                                                        */
#define SREGS00_NUM_MAIN_REGS_SIZE 1                 /*!< (unspecified)                                                        */
#define SREGS00_NUM_BITS_PER_MAIN_REG_MIN 0          /*!< (unspecified)                                                        */
#define SREGS00_NUM_BITS_PER_MAIN_REG_MAX 7          /*!< (unspecified)                                                        */
#define SREGS00_NUM_BITS_PER_MAIN_REG_SIZE 8         /*!< (unspecified)                                                        */
#define SREGS00_MAINREGS 0                           /*!< (unspecified)                                                        */
#define SREGS00_NUM_AO_REGS_MIN 0                    /*!< (unspecified)                                                        */
#define SREGS00_NUM_AO_REGS_MAX 0                    /*!< (unspecified)                                                        */
#define SREGS00_NUM_AO_REGS_SIZE 1                   /*!< (unspecified)                                                        */
#define SREGS00_NUM_BITS_PER_AO_REG_MIN 0            /*!< (unspecified)                                                        */
#define SREGS00_NUM_BITS_PER_AO_REG_MAX 3            /*!< (unspecified)                                                        */
#define SREGS00_NUM_BITS_PER_AO_REG_SIZE 4           /*!< (unspecified)                                                        */
#define SREGS00_AOREGS 0                             /*!< (unspecified)                                                        */
#define SREGS00_NUM_REGS_MIN 0                       /*!< (unspecified)                                                        */
#define SREGS00_NUM_REGS_MAX 1                       /*!< (unspecified)                                                        */
#define SREGS00_NUM_REGS_SIZE 2                      /*!< (unspecified)                                                        */
#define SREGS00_NUM_BITS_PER_REG_MIN 0               /*!< (unspecified)                                                        */
#define SREGS00_NUM_BITS_PER_REG_MAX 31              /*!< (unspecified)                                                        */
#define SREGS00_NUM_BITS_PER_REG_SIZE 32             /*!< (unspecified)                                                        */
#define SREGS00_REGS 1                               /*!< (unspecified)                                                        */
#define SREGS00_POSTEDWRITESREGS 0                   /*!< (unspecified)                                                        */
#define SREGS00_AXIPROLONGREQUESTREGS 0              /*!< (unspecified)                                                        */
#define SREGS00_RADIOSIDEBANDREQUEST 0               /*!< (unspecified)                                                        */
#define SREGS00_VPRSAVEADDR 0                        /*!< (unspecified)                                                        */

#define SREGS10_NUM_TASKS_MIN 0                      /*!< (unspecified)                                                        */
#define SREGS10_NUM_TASKS_MAX 1                      /*!< (unspecified)                                                        */
#define SREGS10_NUM_TASKS_SIZE 2                     /*!< (unspecified)                                                        */
#define SREGS10_TASKS 0                              /*!< (unspecified)                                                        */
#define SREGS10_NUM_EVENTS_MIN 0                     /*!< (unspecified)                                                        */
#define SREGS10_NUM_EVENTS_MAX 2                     /*!< (unspecified)                                                        */
#define SREGS10_NUM_EVENTS_SIZE 3                    /*!< (unspecified)                                                        */
#define SREGS10_EVENTS 0                             /*!< (unspecified)                                                        */
#define SREGS10_NUM_MAIN_REGS_MIN 0                  /*!< (unspecified)                                                        */
#define SREGS10_NUM_MAIN_REGS_MAX 0                  /*!< (unspecified)                                                        */
#define SREGS10_NUM_MAIN_REGS_SIZE 1                 /*!< (unspecified)                                                        */
#define SREGS10_NUM_BITS_PER_MAIN_REG_MIN 0          /*!< (unspecified)                                                        */
#define SREGS10_NUM_BITS_PER_MAIN_REG_MAX 7          /*!< (unspecified)                                                        */
#define SREGS10_NUM_BITS_PER_MAIN_REG_SIZE 8         /*!< (unspecified)                                                        */
#define SREGS10_MAINREGS 0                           /*!< (unspecified)                                                        */
#define SREGS10_NUM_AO_REGS_MIN 0                    /*!< (unspecified)                                                        */
#define SREGS10_NUM_AO_REGS_MAX 0                    /*!< (unspecified)                                                        */
#define SREGS10_NUM_AO_REGS_SIZE 1                   /*!< (unspecified)                                                        */
#define SREGS10_NUM_BITS_PER_AO_REG_MIN 0            /*!< (unspecified)                                                        */
#define SREGS10_NUM_BITS_PER_AO_REG_MAX 3            /*!< (unspecified)                                                        */
#define SREGS10_NUM_BITS_PER_AO_REG_SIZE 4           /*!< (unspecified)                                                        */
#define SREGS10_AOREGS 0                             /*!< (unspecified)                                                        */
#define SREGS10_NUM_REGS_MIN 0                       /*!< (unspecified)                                                        */
#define SREGS10_NUM_REGS_MAX 1                       /*!< (unspecified)                                                        */
#define SREGS10_NUM_REGS_SIZE 2                      /*!< (unspecified)                                                        */
#define SREGS10_NUM_BITS_PER_REG_MIN 0               /*!< (unspecified)                                                        */
#define SREGS10_NUM_BITS_PER_REG_MAX 31              /*!< (unspecified)                                                        */
#define SREGS10_NUM_BITS_PER_REG_SIZE 32             /*!< (unspecified)                                                        */
#define SREGS10_REGS 1                               /*!< (unspecified)                                                        */
#define SREGS10_POSTEDWRITESREGS 1                   /*!< (unspecified)                                                        */
#define SREGS10_AXIPROLONGREQUESTREGS 1              /*!< (unspecified)                                                        */
#define SREGS10_RADIOSIDEBANDREQUEST 1               /*!< (unspecified)                                                        */
#define SREGS10_VPRSAVEADDR 0                        /*!< (unspecified)                                                        */

#define SREGS20_NUM_TASKS_MIN 0                      /*!< (unspecified)                                                        */
#define SREGS20_NUM_TASKS_MAX 1                      /*!< (unspecified)                                                        */
#define SREGS20_NUM_TASKS_SIZE 2                     /*!< (unspecified)                                                        */
#define SREGS20_TASKS 0                              /*!< (unspecified)                                                        */
#define SREGS20_NUM_EVENTS_MIN 0                     /*!< (unspecified)                                                        */
#define SREGS20_NUM_EVENTS_MAX 2                     /*!< (unspecified)                                                        */
#define SREGS20_NUM_EVENTS_SIZE 3                    /*!< (unspecified)                                                        */
#define SREGS20_EVENTS 0                             /*!< (unspecified)                                                        */
#define SREGS20_NUM_MAIN_REGS_MIN 0                  /*!< (unspecified)                                                        */
#define SREGS20_NUM_MAIN_REGS_MAX 0                  /*!< (unspecified)                                                        */
#define SREGS20_NUM_MAIN_REGS_SIZE 1                 /*!< (unspecified)                                                        */
#define SREGS20_NUM_BITS_PER_MAIN_REG_MIN 0          /*!< (unspecified)                                                        */
#define SREGS20_NUM_BITS_PER_MAIN_REG_MAX 7          /*!< (unspecified)                                                        */
#define SREGS20_NUM_BITS_PER_MAIN_REG_SIZE 8         /*!< (unspecified)                                                        */
#define SREGS20_MAINREGS 0                           /*!< (unspecified)                                                        */
#define SREGS20_NUM_AO_REGS_MIN 0                    /*!< (unspecified)                                                        */
#define SREGS20_NUM_AO_REGS_MAX 0                    /*!< (unspecified)                                                        */
#define SREGS20_NUM_AO_REGS_SIZE 1                   /*!< (unspecified)                                                        */
#define SREGS20_NUM_BITS_PER_AO_REG_MIN 0            /*!< (unspecified)                                                        */
#define SREGS20_NUM_BITS_PER_AO_REG_MAX 3            /*!< (unspecified)                                                        */
#define SREGS20_NUM_BITS_PER_AO_REG_SIZE 4           /*!< (unspecified)                                                        */
#define SREGS20_AOREGS 0                             /*!< (unspecified)                                                        */
#define SREGS20_NUM_REGS_MIN 0                       /*!< (unspecified)                                                        */
#define SREGS20_NUM_REGS_MAX 1                       /*!< (unspecified)                                                        */
#define SREGS20_NUM_REGS_SIZE 2                      /*!< (unspecified)                                                        */
#define SREGS20_NUM_BITS_PER_REG_MIN 0               /*!< (unspecified)                                                        */
#define SREGS20_NUM_BITS_PER_REG_MAX 31              /*!< (unspecified)                                                        */
#define SREGS20_NUM_BITS_PER_REG_SIZE 32             /*!< (unspecified)                                                        */
#define SREGS20_REGS 1                               /*!< (unspecified)                                                        */
#define SREGS20_POSTEDWRITESREGS 0                   /*!< (unspecified)                                                        */
#define SREGS20_AXIPROLONGREQUESTREGS 1              /*!< (unspecified)                                                        */
#define SREGS20_RADIOSIDEBANDREQUEST 0               /*!< (unspecified)                                                        */
#define SREGS20_VPRSAVEADDR 0                        /*!< (unspecified)                                                        */

#define SREGS30_NUM_TASKS_MIN 0                      /*!< (unspecified)                                                        */
#define SREGS30_NUM_TASKS_MAX 1                      /*!< (unspecified)                                                        */
#define SREGS30_NUM_TASKS_SIZE 2                     /*!< (unspecified)                                                        */
#define SREGS30_TASKS 0                              /*!< (unspecified)                                                        */
#define SREGS30_NUM_EVENTS_MIN 0                     /*!< (unspecified)                                                        */
#define SREGS30_NUM_EVENTS_MAX 2                     /*!< (unspecified)                                                        */
#define SREGS30_NUM_EVENTS_SIZE 3                    /*!< (unspecified)                                                        */
#define SREGS30_EVENTS 0                             /*!< (unspecified)                                                        */
#define SREGS30_NUM_MAIN_REGS_MIN 0                  /*!< (unspecified)                                                        */
#define SREGS30_NUM_MAIN_REGS_MAX 0                  /*!< (unspecified)                                                        */
#define SREGS30_NUM_MAIN_REGS_SIZE 1                 /*!< (unspecified)                                                        */
#define SREGS30_NUM_BITS_PER_MAIN_REG_MIN 0          /*!< (unspecified)                                                        */
#define SREGS30_NUM_BITS_PER_MAIN_REG_MAX 7          /*!< (unspecified)                                                        */
#define SREGS30_NUM_BITS_PER_MAIN_REG_SIZE 8         /*!< (unspecified)                                                        */
#define SREGS30_MAINREGS 1                           /*!< (unspecified)                                                        */
#define SREGS30_NUM_AO_REGS_MIN 0                    /*!< (unspecified)                                                        */
#define SREGS30_NUM_AO_REGS_MAX 0                    /*!< (unspecified)                                                        */
#define SREGS30_NUM_AO_REGS_SIZE 1                   /*!< (unspecified)                                                        */
#define SREGS30_NUM_BITS_PER_AO_REG_MIN 0            /*!< (unspecified)                                                        */
#define SREGS30_NUM_BITS_PER_AO_REG_MAX 3            /*!< (unspecified)                                                        */
#define SREGS30_NUM_BITS_PER_AO_REG_SIZE 4           /*!< (unspecified)                                                        */
#define SREGS30_AOREGS 1                             /*!< (unspecified)                                                        */
#define SREGS30_NUM_REGS_MIN 0                       /*!< (unspecified)                                                        */
#define SREGS30_NUM_REGS_MAX 0                       /*!< (unspecified)                                                        */
#define SREGS30_NUM_REGS_SIZE 1                      /*!< (unspecified)                                                        */
#define SREGS30_NUM_BITS_PER_REG_MIN 0               /*!< (unspecified)                                                        */
#define SREGS30_NUM_BITS_PER_REG_MAX 15              /*!< (unspecified)                                                        */
#define SREGS30_NUM_BITS_PER_REG_SIZE 16             /*!< (unspecified)                                                        */
#define SREGS30_REGS 1                               /*!< (unspecified)                                                        */
#define SREGS30_POSTEDWRITESREGS 0                   /*!< (unspecified)                                                        */
#define SREGS30_AXIPROLONGREQUESTREGS 0              /*!< (unspecified)                                                        */
#define SREGS30_RADIOSIDEBANDREQUEST 0               /*!< (unspecified)                                                        */
#define SREGS30_VPRSAVEADDR 0                        /*!< (unspecified)                                                        */

/*PCGCSlave*/
#define PCGCSLAVE_PRESENT 1
#define PCGCSLAVE_COUNT 5

#define SUPPORT00_PENALTYTASKS 0                     /*!< (unspecified)                                                        */

#define SUPPORT10_PENALTYTASKS 0                     /*!< (unspecified)                                                        */

#define SUPPORT20_PENALTYTASKS 0                     /*!< (unspecified)                                                        */

#define PCGCS30_PENALTYTASKS 0                       /*!< (unspecified)                                                        */

#define SUPPORT30_PENALTYTASKS 0                     /*!< (unspecified)                                                        */

/*2.4 GHz radio*/
#define RADIO_PRESENT 1
#define RADIO_COUNT 1

#define RADIO_IRQ_COUNT 2
#define RADIO_WHITENINGPOLY 1                        /*!< (unspecified)                                                        */
#define RADIO_ADPLLCOMPANION_INCLUDE_DMA 0           /*!< (unspecified)                                                        */

/*Serial Peripheral Interface Master with EasyDMA*/
#define SPIM_PRESENT 1
#define SPIM_COUNT 3

#define SPIM20_EASYDMA5 1                            /*!< (unspecified)                                                        */
#define SPIM20_EASYDMATEMP 0                         /*!< (unspecified)                                                        */
#define SPIM20_EASYDMALISTINCLUDED 1                 /*!< (unspecified)                                                        */
#define SPIM20_EASYDMAMODEINCLUDED 0                 /*!< (unspecified)                                                        */
#define SPIM20_EASYDMAFULLLPMODEINCLUDED 0           /*!< (unspecified)                                                        */
#define SPIM20_EASYDMAPATTERNMATCHERINCLUDED 1       /*!< (unspecified)                                                        */
#define SPIM20_EASYDMANUMMATCHCHANNELS_MIN 0         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIM20_EASYDMANUMMATCHCHANNELS_MAX 3         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIM20_EASYDMANUMMATCHCHANNELS_SIZE 4        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIM20_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                   */
#define SPIM20_EASYDMASTOPTASKINCLUDED 1             /*!< (unspecified)                                                        */
#define SPIM20_MAX_DATARATE 8                        /*!< (unspecified)                                                        */
#define SPIM20_EASYDMA_MAXCNT_MIN 0                  /*!< (unspecified)                                                        */
#define SPIM20_EASYDMA_MAXCNT_MAX 15                 /*!< (unspecified)                                                        */
#define SPIM20_EASYDMA_MAXCNT_SIZE 16                /*!< (unspecified)                                                        */
#define SPIM20_FEATURE_HARDWARE_CSN_PRESENT 1        /*!< (unspecified)                                                        */
#define SPIM20_FEATURE_HARDWARE_DCX_PRESENT 1        /*!< (unspecified)                                                        */
#define SPIM20_FEATURE_RXDELAY_PRESENT 1             /*!< (unspecified)                                                        */
#define SPIM20_STALL_STATUS_PRESENT 0                /*!< (unspecified)                                                        */
#define SPIM20_STALL_STATUS_TX_PRESENT 0             /*!< (unspecified)                                                        */
#define SPIM20_HSSPI 0                               /*!< (unspecified)                                                        */
#define SPIM20_HIGH_SPEED_DOMAIN 0                   /*!< (unspecified)                                                        */
#define SPIM20_MULTIPLE_CHIPSELECT 0                 /*!< (unspecified)                                                        */
#define SPIM20_NUM_CHIPSELECT_MIN 0                  /*!< Peripheral supports 0..0 chip select signals.                        */
#define SPIM20_NUM_CHIPSELECT_MAX 0                  /*!< Peripheral supports 0..0 chip select signals.                        */
#define SPIM20_NUM_CHIPSELECT_SIZE 1                 /*!< Peripheral supports 0..0 chip select signals.                        */
#define SPIM20_CORE_FREQUENCY 16                     /*!< Peripheral core frequency is 16 MHz.                                 */
#define SPIM20_PRESCALER_PRESENT 1                   /*!< (unspecified)                                                        */
#define SPIM20_PRESCALER_DIVISOR_RANGE_MIN 2         /*!< (unspecified)                                                        */
#define SPIM20_PRESCALER_DIVISOR_RANGE_MAX 126       /*!< (unspecified)                                                        */
#define SPIM20_PRESCALER_DIVISOR_RANGE_SIZE 127      /*!< (unspecified)                                                        */
#define SPIM20_RXDELAY_VALUE_RANGE_MIN 0             /*!< (unspecified)                                                        */
#define SPIM20_RXDELAY_VALUE_RANGE_MAX 7             /*!< (unspecified)                                                        */
#define SPIM20_RXDELAY_VALUE_RANGE_SIZE 8            /*!< (unspecified)                                                        */
#define SPIM20_RXDELAY_RESET_VALUE 1                 /*!< (unspecified)                                                        */
#define SPIM20_RXDELAY_FIELD_WIDTH_MIN 0             /*!< (unspecified)                                                        */
#define SPIM20_RXDELAY_FIELD_WIDTH_MAX 2             /*!< (unspecified)                                                        */
#define SPIM20_RXDELAY_FIELD_WIDTH_SIZE 3            /*!< (unspecified)                                                        */

#define SPIM21_EASYDMA5 1                            /*!< (unspecified)                                                        */
#define SPIM21_EASYDMATEMP 0                         /*!< (unspecified)                                                        */
#define SPIM21_EASYDMALISTINCLUDED 1                 /*!< (unspecified)                                                        */
#define SPIM21_EASYDMAMODEINCLUDED 0                 /*!< (unspecified)                                                        */
#define SPIM21_EASYDMAFULLLPMODEINCLUDED 0           /*!< (unspecified)                                                        */
#define SPIM21_EASYDMAPATTERNMATCHERINCLUDED 1       /*!< (unspecified)                                                        */
#define SPIM21_EASYDMANUMMATCHCHANNELS_MIN 0         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIM21_EASYDMANUMMATCHCHANNELS_MAX 3         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIM21_EASYDMANUMMATCHCHANNELS_SIZE 4        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIM21_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                   */
#define SPIM21_EASYDMASTOPTASKINCLUDED 1             /*!< (unspecified)                                                        */
#define SPIM21_MAX_DATARATE 8                        /*!< (unspecified)                                                        */
#define SPIM21_EASYDMA_MAXCNT_MIN 0                  /*!< (unspecified)                                                        */
#define SPIM21_EASYDMA_MAXCNT_MAX 15                 /*!< (unspecified)                                                        */
#define SPIM21_EASYDMA_MAXCNT_SIZE 16                /*!< (unspecified)                                                        */
#define SPIM21_FEATURE_HARDWARE_CSN_PRESENT 1        /*!< (unspecified)                                                        */
#define SPIM21_FEATURE_HARDWARE_DCX_PRESENT 1        /*!< (unspecified)                                                        */
#define SPIM21_FEATURE_RXDELAY_PRESENT 1             /*!< (unspecified)                                                        */
#define SPIM21_STALL_STATUS_PRESENT 0                /*!< (unspecified)                                                        */
#define SPIM21_STALL_STATUS_TX_PRESENT 0             /*!< (unspecified)                                                        */
#define SPIM21_HSSPI 0                               /*!< (unspecified)                                                        */
#define SPIM21_HIGH_SPEED_DOMAIN 0                   /*!< (unspecified)                                                        */
#define SPIM21_MULTIPLE_CHIPSELECT 0                 /*!< (unspecified)                                                        */
#define SPIM21_NUM_CHIPSELECT_MIN 0                  /*!< Peripheral supports 0..0 chip select signals.                        */
#define SPIM21_NUM_CHIPSELECT_MAX 0                  /*!< Peripheral supports 0..0 chip select signals.                        */
#define SPIM21_NUM_CHIPSELECT_SIZE 1                 /*!< Peripheral supports 0..0 chip select signals.                        */
#define SPIM21_CORE_FREQUENCY 16                     /*!< Peripheral core frequency is 16 MHz.                                 */
#define SPIM21_PRESCALER_PRESENT 1                   /*!< (unspecified)                                                        */
#define SPIM21_PRESCALER_DIVISOR_RANGE_MIN 2         /*!< (unspecified)                                                        */
#define SPIM21_PRESCALER_DIVISOR_RANGE_MAX 126       /*!< (unspecified)                                                        */
#define SPIM21_PRESCALER_DIVISOR_RANGE_SIZE 127      /*!< (unspecified)                                                        */
#define SPIM21_RXDELAY_VALUE_RANGE_MIN 0             /*!< (unspecified)                                                        */
#define SPIM21_RXDELAY_VALUE_RANGE_MAX 7             /*!< (unspecified)                                                        */
#define SPIM21_RXDELAY_VALUE_RANGE_SIZE 8            /*!< (unspecified)                                                        */
#define SPIM21_RXDELAY_RESET_VALUE 1                 /*!< (unspecified)                                                        */
#define SPIM21_RXDELAY_FIELD_WIDTH_MIN 0             /*!< (unspecified)                                                        */
#define SPIM21_RXDELAY_FIELD_WIDTH_MAX 2             /*!< (unspecified)                                                        */
#define SPIM21_RXDELAY_FIELD_WIDTH_SIZE 3            /*!< (unspecified)                                                        */

#define SPIM22_EASYDMA5 1                            /*!< (unspecified)                                                        */
#define SPIM22_EASYDMATEMP 0                         /*!< (unspecified)                                                        */
#define SPIM22_EASYDMALISTINCLUDED 1                 /*!< (unspecified)                                                        */
#define SPIM22_EASYDMAMODEINCLUDED 0                 /*!< (unspecified)                                                        */
#define SPIM22_EASYDMAFULLLPMODEINCLUDED 0           /*!< (unspecified)                                                        */
#define SPIM22_EASYDMAPATTERNMATCHERINCLUDED 1       /*!< (unspecified)                                                        */
#define SPIM22_EASYDMANUMMATCHCHANNELS_MIN 0         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIM22_EASYDMANUMMATCHCHANNELS_MAX 3         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIM22_EASYDMANUMMATCHCHANNELS_SIZE 4        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIM22_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                   */
#define SPIM22_EASYDMASTOPTASKINCLUDED 1             /*!< (unspecified)                                                        */
#define SPIM22_MAX_DATARATE 8                        /*!< (unspecified)                                                        */
#define SPIM22_EASYDMA_MAXCNT_MIN 0                  /*!< (unspecified)                                                        */
#define SPIM22_EASYDMA_MAXCNT_MAX 15                 /*!< (unspecified)                                                        */
#define SPIM22_EASYDMA_MAXCNT_SIZE 16                /*!< (unspecified)                                                        */
#define SPIM22_FEATURE_HARDWARE_CSN_PRESENT 1        /*!< (unspecified)                                                        */
#define SPIM22_FEATURE_HARDWARE_DCX_PRESENT 0        /*!< (unspecified)                                                        */
#define SPIM22_FEATURE_RXDELAY_PRESENT 1             /*!< (unspecified)                                                        */
#define SPIM22_STALL_STATUS_PRESENT 0                /*!< (unspecified)                                                        */
#define SPIM22_STALL_STATUS_TX_PRESENT 0             /*!< (unspecified)                                                        */
#define SPIM22_HSSPI 0                               /*!< (unspecified)                                                        */
#define SPIM22_HIGH_SPEED_DOMAIN 0                   /*!< (unspecified)                                                        */
#define SPIM22_MULTIPLE_CHIPSELECT 0                 /*!< (unspecified)                                                        */
#define SPIM22_NUM_CHIPSELECT_MIN 0                  /*!< Peripheral supports 0..0 chip select signals.                        */
#define SPIM22_NUM_CHIPSELECT_MAX 0                  /*!< Peripheral supports 0..0 chip select signals.                        */
#define SPIM22_NUM_CHIPSELECT_SIZE 1                 /*!< Peripheral supports 0..0 chip select signals.                        */
#define SPIM22_CORE_FREQUENCY 16                     /*!< Peripheral core frequency is 16 MHz.                                 */
#define SPIM22_PRESCALER_PRESENT 1                   /*!< (unspecified)                                                        */
#define SPIM22_PRESCALER_DIVISOR_RANGE_MIN 2         /*!< (unspecified)                                                        */
#define SPIM22_PRESCALER_DIVISOR_RANGE_MAX 126       /*!< (unspecified)                                                        */
#define SPIM22_PRESCALER_DIVISOR_RANGE_SIZE 127      /*!< (unspecified)                                                        */
#define SPIM22_RXDELAY_VALUE_RANGE_MIN 0             /*!< (unspecified)                                                        */
#define SPIM22_RXDELAY_VALUE_RANGE_MAX 7             /*!< (unspecified)                                                        */
#define SPIM22_RXDELAY_VALUE_RANGE_SIZE 8            /*!< (unspecified)                                                        */
#define SPIM22_RXDELAY_RESET_VALUE 1                 /*!< (unspecified)                                                        */
#define SPIM22_RXDELAY_FIELD_WIDTH_MIN 0             /*!< (unspecified)                                                        */
#define SPIM22_RXDELAY_FIELD_WIDTH_MAX 2             /*!< (unspecified)                                                        */
#define SPIM22_RXDELAY_FIELD_WIDTH_SIZE 3            /*!< (unspecified)                                                        */

/*SPI Slave*/
#define SPIS_PRESENT 1
#define SPIS_COUNT 3

#define SPIS20_LEGACYPSEL 0                          /*!< (unspecified)                                                        */
#define SPIS20_LEGACYEDMA 0                          /*!< (unspecified)                                                        */
#define SPIS20_EASYDMA_MAXCNT_MIN 0                  /*!< (unspecified)                                                        */
#define SPIS20_EASYDMA_MAXCNT_MAX 15                 /*!< (unspecified)                                                        */
#define SPIS20_EASYDMA_MAXCNT_SIZE 16                /*!< (unspecified)                                                        */
#define SPIS20_EASYDMA5 1                            /*!< (unspecified)                                                        */
#define SPIS20_EASYDMATEMP 0                         /*!< (unspecified)                                                        */
#define SPIS20_EASYDMALISTINCLUDED 0                 /*!< (unspecified)                                                        */
#define SPIS20_EASYDMAMODEINCLUDED 0                 /*!< (unspecified)                                                        */
#define SPIS20_EASYDMAFULLLPMODEINCLUDED 0           /*!< (unspecified)                                                        */
#define SPIS20_EASYDMAPATTERNMATCHERINCLUDED 1       /*!< (unspecified)                                                        */
#define SPIS20_EASYDMANUMMATCHCHANNELS_MIN 0         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIS20_EASYDMANUMMATCHCHANNELS_MAX 3         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIS20_EASYDMANUMMATCHCHANNELS_SIZE 4        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIS20_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                   */
#define SPIS20_EASYDMASTOPTASKINCLUDED 1             /*!< (unspecified)                                                        */

#define SPIS21_LEGACYPSEL 0                          /*!< (unspecified)                                                        */
#define SPIS21_LEGACYEDMA 0                          /*!< (unspecified)                                                        */
#define SPIS21_EASYDMA_MAXCNT_MIN 0                  /*!< (unspecified)                                                        */
#define SPIS21_EASYDMA_MAXCNT_MAX 15                 /*!< (unspecified)                                                        */
#define SPIS21_EASYDMA_MAXCNT_SIZE 16                /*!< (unspecified)                                                        */
#define SPIS21_EASYDMA5 1                            /*!< (unspecified)                                                        */
#define SPIS21_EASYDMATEMP 0                         /*!< (unspecified)                                                        */
#define SPIS21_EASYDMALISTINCLUDED 0                 /*!< (unspecified)                                                        */
#define SPIS21_EASYDMAMODEINCLUDED 0                 /*!< (unspecified)                                                        */
#define SPIS21_EASYDMAFULLLPMODEINCLUDED 0           /*!< (unspecified)                                                        */
#define SPIS21_EASYDMAPATTERNMATCHERINCLUDED 1       /*!< (unspecified)                                                        */
#define SPIS21_EASYDMANUMMATCHCHANNELS_MIN 0         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIS21_EASYDMANUMMATCHCHANNELS_MAX 3         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIS21_EASYDMANUMMATCHCHANNELS_SIZE 4        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIS21_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                   */
#define SPIS21_EASYDMASTOPTASKINCLUDED 1             /*!< (unspecified)                                                        */

#define SPIS22_LEGACYPSEL 0                          /*!< (unspecified)                                                        */
#define SPIS22_LEGACYEDMA 0                          /*!< (unspecified)                                                        */
#define SPIS22_EASYDMA_MAXCNT_MIN 0                  /*!< (unspecified)                                                        */
#define SPIS22_EASYDMA_MAXCNT_MAX 15                 /*!< (unspecified)                                                        */
#define SPIS22_EASYDMA_MAXCNT_SIZE 16                /*!< (unspecified)                                                        */
#define SPIS22_EASYDMA5 1                            /*!< (unspecified)                                                        */
#define SPIS22_EASYDMATEMP 0                         /*!< (unspecified)                                                        */
#define SPIS22_EASYDMALISTINCLUDED 0                 /*!< (unspecified)                                                        */
#define SPIS22_EASYDMAMODEINCLUDED 0                 /*!< (unspecified)                                                        */
#define SPIS22_EASYDMAFULLLPMODEINCLUDED 0           /*!< (unspecified)                                                        */
#define SPIS22_EASYDMAPATTERNMATCHERINCLUDED 1       /*!< (unspecified)                                                        */
#define SPIS22_EASYDMANUMMATCHCHANNELS_MIN 0         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIS22_EASYDMANUMMATCHCHANNELS_MAX 3         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIS22_EASYDMANUMMATCHCHANNELS_SIZE 4        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define SPIS22_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                   */
#define SPIS22_EASYDMASTOPTASKINCLUDED 1             /*!< (unspecified)                                                        */

/*I2C compatible Two-Wire Master Interface with EasyDMA*/
#define TWIM_PRESENT 1
#define TWIM_COUNT 3

#define TWIM20_EASYDMA5 1                            /*!< (unspecified)                                                        */
#define TWIM20_EASYDMATEMP 0                         /*!< (unspecified)                                                        */
#define TWIM20_EASYDMA_MAXCNT_MIN 0                  /*!< (unspecified)                                                        */
#define TWIM20_EASYDMA_MAXCNT_MAX 15                 /*!< (unspecified)                                                        */
#define TWIM20_EASYDMA_MAXCNT_SIZE 16                /*!< (unspecified)                                                        */
#define TWIM20_EASYDMALISTINCLUDED 0                 /*!< (unspecified)                                                        */
#define TWIM20_EASYDMAMODEINCLUDED 0                 /*!< (unspecified)                                                        */
#define TWIM20_EASYDMAFULLLPMODEINCLUDED 0           /*!< (unspecified)                                                        */
#define TWIM20_EASYDMAPATTERNMATCHERINCLUDED 1       /*!< (unspecified)                                                        */
#define TWIM20_EASYDMANUMMATCHCHANNELS_MIN 0         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIM20_EASYDMANUMMATCHCHANNELS_MAX 3         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIM20_EASYDMANUMMATCHCHANNELS_SIZE 4        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIM20_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                   */
#define TWIM20_EASYDMASTOPTASKINCLUDED 1             /*!< (unspecified)                                                        */

#define TWIM21_EASYDMA5 1                            /*!< (unspecified)                                                        */
#define TWIM21_EASYDMATEMP 0                         /*!< (unspecified)                                                        */
#define TWIM21_EASYDMA_MAXCNT_MIN 0                  /*!< (unspecified)                                                        */
#define TWIM21_EASYDMA_MAXCNT_MAX 15                 /*!< (unspecified)                                                        */
#define TWIM21_EASYDMA_MAXCNT_SIZE 16                /*!< (unspecified)                                                        */
#define TWIM21_EASYDMALISTINCLUDED 0                 /*!< (unspecified)                                                        */
#define TWIM21_EASYDMAMODEINCLUDED 0                 /*!< (unspecified)                                                        */
#define TWIM21_EASYDMAFULLLPMODEINCLUDED 0           /*!< (unspecified)                                                        */
#define TWIM21_EASYDMAPATTERNMATCHERINCLUDED 1       /*!< (unspecified)                                                        */
#define TWIM21_EASYDMANUMMATCHCHANNELS_MIN 0         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIM21_EASYDMANUMMATCHCHANNELS_MAX 3         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIM21_EASYDMANUMMATCHCHANNELS_SIZE 4        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIM21_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                   */
#define TWIM21_EASYDMASTOPTASKINCLUDED 1             /*!< (unspecified)                                                        */

#define TWIM22_EASYDMA5 1                            /*!< (unspecified)                                                        */
#define TWIM22_EASYDMATEMP 0                         /*!< (unspecified)                                                        */
#define TWIM22_EASYDMA_MAXCNT_MIN 0                  /*!< (unspecified)                                                        */
#define TWIM22_EASYDMA_MAXCNT_MAX 15                 /*!< (unspecified)                                                        */
#define TWIM22_EASYDMA_MAXCNT_SIZE 16                /*!< (unspecified)                                                        */
#define TWIM22_EASYDMALISTINCLUDED 0                 /*!< (unspecified)                                                        */
#define TWIM22_EASYDMAMODEINCLUDED 0                 /*!< (unspecified)                                                        */
#define TWIM22_EASYDMAFULLLPMODEINCLUDED 0           /*!< (unspecified)                                                        */
#define TWIM22_EASYDMAPATTERNMATCHERINCLUDED 1       /*!< (unspecified)                                                        */
#define TWIM22_EASYDMANUMMATCHCHANNELS_MIN 0         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIM22_EASYDMANUMMATCHCHANNELS_MAX 3         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIM22_EASYDMANUMMATCHCHANNELS_SIZE 4        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIM22_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                   */
#define TWIM22_EASYDMASTOPTASKINCLUDED 1             /*!< (unspecified)                                                        */

/*I2C compatible Two-Wire Slave Interface with EasyDMA*/
#define TWIS_PRESENT 1
#define TWIS_COUNT 3

#define TWIS20_EASYDMA5 1                            /*!< (unspecified)                                                        */
#define TWIS20_EASYDMATEMP 0                         /*!< (unspecified)                                                        */
#define TWIS20_EASYDMA_MAXCNT_MIN 0                  /*!< (unspecified)                                                        */
#define TWIS20_EASYDMA_MAXCNT_MAX 15                 /*!< (unspecified)                                                        */
#define TWIS20_EASYDMA_MAXCNT_SIZE 16                /*!< (unspecified)                                                        */
#define TWIS20_EASYDMALISTINCLUDED 0                 /*!< (unspecified)                                                        */
#define TWIS20_EASYDMAMODEINCLUDED 0                 /*!< (unspecified)                                                        */
#define TWIS20_EASYDMAFULLLPMODEINCLUDED 0           /*!< (unspecified)                                                        */
#define TWIS20_EASYDMAPATTERNMATCHERINCLUDED 1       /*!< (unspecified)                                                        */
#define TWIS20_EASYDMANUMMATCHCHANNELS_MIN 0         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIS20_EASYDMANUMMATCHCHANNELS_MAX 3         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIS20_EASYDMANUMMATCHCHANNELS_SIZE 4        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIS20_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                   */
#define TWIS20_EASYDMASTOPTASKINCLUDED 1             /*!< (unspecified)                                                        */

#define TWIS21_EASYDMA5 1                            /*!< (unspecified)                                                        */
#define TWIS21_EASYDMATEMP 0                         /*!< (unspecified)                                                        */
#define TWIS21_EASYDMA_MAXCNT_MIN 0                  /*!< (unspecified)                                                        */
#define TWIS21_EASYDMA_MAXCNT_MAX 15                 /*!< (unspecified)                                                        */
#define TWIS21_EASYDMA_MAXCNT_SIZE 16                /*!< (unspecified)                                                        */
#define TWIS21_EASYDMALISTINCLUDED 0                 /*!< (unspecified)                                                        */
#define TWIS21_EASYDMAMODEINCLUDED 0                 /*!< (unspecified)                                                        */
#define TWIS21_EASYDMAFULLLPMODEINCLUDED 0           /*!< (unspecified)                                                        */
#define TWIS21_EASYDMAPATTERNMATCHERINCLUDED 1       /*!< (unspecified)                                                        */
#define TWIS21_EASYDMANUMMATCHCHANNELS_MIN 0         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIS21_EASYDMANUMMATCHCHANNELS_MAX 3         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIS21_EASYDMANUMMATCHCHANNELS_SIZE 4        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIS21_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                   */
#define TWIS21_EASYDMASTOPTASKINCLUDED 1             /*!< (unspecified)                                                        */

#define TWIS22_EASYDMA5 1                            /*!< (unspecified)                                                        */
#define TWIS22_EASYDMATEMP 0                         /*!< (unspecified)                                                        */
#define TWIS22_EASYDMA_MAXCNT_MIN 0                  /*!< (unspecified)                                                        */
#define TWIS22_EASYDMA_MAXCNT_MAX 15                 /*!< (unspecified)                                                        */
#define TWIS22_EASYDMA_MAXCNT_SIZE 16                /*!< (unspecified)                                                        */
#define TWIS22_EASYDMALISTINCLUDED 0                 /*!< (unspecified)                                                        */
#define TWIS22_EASYDMAMODEINCLUDED 0                 /*!< (unspecified)                                                        */
#define TWIS22_EASYDMAFULLLPMODEINCLUDED 0           /*!< (unspecified)                                                        */
#define TWIS22_EASYDMAPATTERNMATCHERINCLUDED 1       /*!< (unspecified)                                                        */
#define TWIS22_EASYDMANUMMATCHCHANNELS_MIN 0         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIS22_EASYDMANUMMATCHCHANNELS_MAX 3         /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIS22_EASYDMANUMMATCHCHANNELS_SIZE 4        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define TWIS22_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                   */
#define TWIS22_EASYDMASTOPTASKINCLUDED 1             /*!< (unspecified)                                                        */

/*UART with EasyDMA*/
#define UARTE_PRESENT 1
#define UARTE_COUNT 3

#define UARTE20_EASYDMA_MAXCNT_MIN 0                 /*!< (unspecified)                                                        */
#define UARTE20_EASYDMA_MAXCNT_MAX 15                /*!< (unspecified)                                                        */
#define UARTE20_EASYDMA_MAXCNT_SIZE 16               /*!< (unspecified)                                                        */
#define UARTE20_EASYDMA5 1                           /*!< (unspecified)                                                        */
#define UARTE20_EASYDMATEMP 0                        /*!< (unspecified)                                                        */
#define UARTE20_TIMEOUT_INTERRUPT 1                  /*!< (unspecified)                                                        */
#define UARTE20_CONFIGURABLE_DATA_FRAME_SIZE 1       /*!< (unspecified)                                                        */
#define UARTE20_CORE_FREQUENCY 16                    /*!< Peripheral clock frequency is 16 MHz.                                */
#define UARTE20_CORE_CLOCK_16 1                      /*!< (unspecified)                                                        */
#define UARTE20_SHORTS_ENDTX_STOPTX 1                /*!< (unspecified)                                                        */
#define UARTE20_EASYDMALISTINCLUDED 0                /*!< (unspecified)                                                        */
#define UARTE20_EASYDMAMODEINCLUDED 0                /*!< (unspecified)                                                        */
#define UARTE20_EASYDMAFULLLPMODEINCLUDED 0          /*!< (unspecified)                                                        */
#define UARTE20_EASYDMAPATTERNMATCHERINCLUDED 1      /*!< (unspecified)                                                        */
#define UARTE20_EASYDMANUMMATCHCHANNELS_MIN 0        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define UARTE20_EASYDMANUMMATCHCHANNELS_MAX 3        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define UARTE20_EASYDMANUMMATCHCHANNELS_SIZE 4       /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define UARTE20_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                  */
#define UARTE20_EASYDMASTOPTASKINCLUDED 1            /*!< (unspecified)                                                        */

#define UARTE21_EASYDMA_MAXCNT_MIN 0                 /*!< (unspecified)                                                        */
#define UARTE21_EASYDMA_MAXCNT_MAX 15                /*!< (unspecified)                                                        */
#define UARTE21_EASYDMA_MAXCNT_SIZE 16               /*!< (unspecified)                                                        */
#define UARTE21_EASYDMA5 1                           /*!< (unspecified)                                                        */
#define UARTE21_EASYDMATEMP 0                        /*!< (unspecified)                                                        */
#define UARTE21_TIMEOUT_INTERRUPT 1                  /*!< (unspecified)                                                        */
#define UARTE21_CONFIGURABLE_DATA_FRAME_SIZE 1       /*!< (unspecified)                                                        */
#define UARTE21_CORE_FREQUENCY 16                    /*!< Peripheral clock frequency is 16 MHz.                                */
#define UARTE21_CORE_CLOCK_16 1                      /*!< (unspecified)                                                        */
#define UARTE21_SHORTS_ENDTX_STOPTX 1                /*!< (unspecified)                                                        */
#define UARTE21_EASYDMALISTINCLUDED 0                /*!< (unspecified)                                                        */
#define UARTE21_EASYDMAMODEINCLUDED 0                /*!< (unspecified)                                                        */
#define UARTE21_EASYDMAFULLLPMODEINCLUDED 0          /*!< (unspecified)                                                        */
#define UARTE21_EASYDMAPATTERNMATCHERINCLUDED 1      /*!< (unspecified)                                                        */
#define UARTE21_EASYDMANUMMATCHCHANNELS_MIN 0        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define UARTE21_EASYDMANUMMATCHCHANNELS_MAX 3        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define UARTE21_EASYDMANUMMATCHCHANNELS_SIZE 4       /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define UARTE21_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                  */
#define UARTE21_EASYDMASTOPTASKINCLUDED 1            /*!< (unspecified)                                                        */

#define UARTE22_EASYDMA_MAXCNT_MIN 0                 /*!< (unspecified)                                                        */
#define UARTE22_EASYDMA_MAXCNT_MAX 15                /*!< (unspecified)                                                        */
#define UARTE22_EASYDMA_MAXCNT_SIZE 16               /*!< (unspecified)                                                        */
#define UARTE22_EASYDMA5 1                           /*!< (unspecified)                                                        */
#define UARTE22_EASYDMATEMP 0                        /*!< (unspecified)                                                        */
#define UARTE22_TIMEOUT_INTERRUPT 1                  /*!< (unspecified)                                                        */
#define UARTE22_CONFIGURABLE_DATA_FRAME_SIZE 1       /*!< (unspecified)                                                        */
#define UARTE22_CORE_FREQUENCY 16                    /*!< Peripheral clock frequency is 16 MHz.                                */
#define UARTE22_CORE_CLOCK_16 1                      /*!< (unspecified)                                                        */
#define UARTE22_SHORTS_ENDTX_STOPTX 1                /*!< (unspecified)                                                        */
#define UARTE22_EASYDMALISTINCLUDED 0                /*!< (unspecified)                                                        */
#define UARTE22_EASYDMAMODEINCLUDED 0                /*!< (unspecified)                                                        */
#define UARTE22_EASYDMAFULLLPMODEINCLUDED 0          /*!< (unspecified)                                                        */
#define UARTE22_EASYDMAPATTERNMATCHERINCLUDED 1      /*!< (unspecified)                                                        */
#define UARTE22_EASYDMANUMMATCHCHANNELS_MIN 0        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define UARTE22_EASYDMANUMMATCHCHANNELS_MAX 3        /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define UARTE22_EASYDMANUMMATCHCHANNELS_SIZE 4       /*!< EasyDMA pattern matching engine supports events 0..3.                */
#define UARTE22_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 0 /*!< (unspecified)                                                  */
#define UARTE22_EASYDMASTOPTASKINCLUDED 1            /*!< (unspecified)                                                        */

/*Memory configuration*/
#define MEMCONF_PRESENT 1
#define MEMCONF_COUNT 1

#define MEMCONF_RETTRIM 1                            /*!< (unspecified)                                                        */
#define MEMCONF_REPAIR 0                             /*!< (unspecified)                                                        */
#define MEMCONF_REPAIR_INTERNAL_DOC 0                /*!< (unspecified)                                                        */
#define MEMCONF_POWER 1                              /*!< (unspecified)                                                        */
#define MEMCONF_RET2 0                               /*!< (unspecified)                                                        */
#define MEMCONF_TRIM_INTERNAL_DOC 1                  /*!< (unspecified)                                                        */

/*Pulse width modulation unit*/
#define PWM_PRESENT 1
#define PWM_COUNT 1

#define PWM20_EASYDMA5 1                             /*!< (unspecified)                                                        */
#define PWM20_EASYDMATEMP 0                          /*!< (unspecified)                                                        */
#define PWM20_IDLE_OUT 1                             /*!< (unspecified)                                                        */
#define PWM20_COMPARE_MATCH 1                        /*!< (unspecified)                                                        */
#define PWM20_FEATURES_V2 0                          /*!< (unspecified)                                                        */
#define PWM20_NO_FEATURES_V2 1                       /*!< (unspecified)                                                        */
#define PWM20_EASYDMALISTINCLUDED 0                  /*!< (unspecified)                                                        */
#define PWM20_EASYDMAMODEINCLUDED 0                  /*!< (unspecified)                                                        */
#define PWM20_EASYDMAFULLLPMODEINCLUDED 0            /*!< (unspecified)                                                        */
#define PWM20_EASYDMAPATTERNMATCHERINCLUDED 0        /*!< (unspecified)                                                        */
#define PWM20_EASYDMA_CURRENT_AMOUNT_REGISTER_INCLUDED 1 /*!< (unspecified)                                                    */
#define PWM20_EASYDMASTOPTASKINCLUDED 1              /*!< (unspecified)                                                        */

/*Analog to Digital Converter*/
#define SAADC_PRESENT 1
#define SAADC_COUNT 1

#define SAADC_EASYDMA5 0                             /*!< (unspecified)                                                        */
#define SAADC_EASYDMATEMP 1                          /*!< (unspecified)                                                        */
#define SAADC_PSEL_V2 1                              /*!< (unspecified)                                                        */
#define SAADC_TASKS_CALIBRATEGAIN 0                  /*!< (unspecified)                                                        */
#define SAADC_PADC_TSMC22 1                          /*!< (unspecified)                                                        */
#define SAADC_SAMPLERATE_CC_VALUERANGE_MIN 8         /*!< (unspecified)                                                        */
#define SAADC_SAMPLERATE_CC_VALUERANGE_MAX 2047      /*!< (unspecified)                                                        */
#define SAADC_SAMPLERATE_CC_VALUERANGE_SIZE 2048     /*!< (unspecified)                                                        */
#define SAADC_TACQ_VALUE_RANGE_MIN 1                 /*!< (unspecified)                                                        */
#define SAADC_TACQ_VALUE_RANGE_MAX 319               /*!< (unspecified)                                                        */
#define SAADC_TACQ_VALUE_RANGE_SIZE 320              /*!< (unspecified)                                                        */
#define SAADC_TCONV_VALUE_RANGE_MIN 1                /*!< (unspecified)                                                        */
#define SAADC_TCONV_VALUE_RANGE_MAX 7                /*!< (unspecified)                                                        */
#define SAADC_TCONV_VALUE_RANGE_SIZE 8               /*!< (unspecified)                                                        */

/*Temperature Sensor*/
#define TEMP_PRESENT 1
#define TEMP_COUNT 1

#define TEMP_HAS_ATBCONFIG 0                         /*!< (unspecified)                                                        */
#define TEMP_HAS_OVERRIDEPWR 0                       /*!< (unspecified)                                                        */

/*GPIO Port*/
#define GPIO_PRESENT 1
#define GPIO_COUNT 2

#define P1_CTRLSEL_MAP1 0                            /*!< (unspecified)                                                        */
#define P1_CTRLSEL_MAP2 1                            /*!< (unspecified)                                                        */
#define P1_CTRLSEL_MAP3 0                            /*!< (unspecified)                                                        */
#define P1_CTRLSEL_MAP4 0                            /*!< (unspecified)                                                        */
#define P1_PIN_NUM_MIN 0                             /*!< (unspecified)                                                        */
#define P1_PIN_NUM_MAX 31                            /*!< (unspecified)                                                        */
#define P1_PIN_NUM_SIZE 32                           /*!< (unspecified)                                                        */
#define P1_FEATURE_PINS_PRESENT 4294967295           /*!< (unspecified)                                                        */
#define P1_FEATURE_I5_LIBRARY 0                      /*!< (unspecified)                                                        */
#define P1_PIN_SENSE_MECHANISM 1                     /*!< (unspecified)                                                        */
#define P1_DRIVECTRL 0                               /*!< (unspecified)                                                        */
#define P1_RETAIN 0                                  /*!< (unspecified)                                                        */
#define P1_PWRCTRL 0                                 /*!< (unspecified)                                                        */
#define P1_SLEWMODE 0                                /*!< (unspecified)                                                        */
#define P1_PULLSTR 0                                 /*!< (unspecified)                                                        */
#define P1_SUPPORT_1V2 0                             /*!< (unspecified)                                                        */
#define P1_PWRCTRL_SEPARATE_REG 0                    /*!< (unspecified)                                                        */
#define P1_VSS_FLOAT_DFT 0                           /*!< (unspecified)                                                        */
#define P1_PIN_OWNER_SEC 0                           /*!< (unspecified)                                                        */
#define P1_WIFI_CORE_PRESENT 0                       /*!< (unspecified)                                                        */
#define P1_RETAIN_PER_PIN 0                          /*!< (unspecified)                                                        */
#define P1_CLOCKPIN 0                                /*!< (unspecified)                                                        */
#define P1_BIASCTRL 0                                /*!< (unspecified)                                                        */

#define P0_CTRLSEL_MAP1 0                            /*!< (unspecified)                                                        */
#define P0_CTRLSEL_MAP2 1                            /*!< (unspecified)                                                        */
#define P0_CTRLSEL_MAP3 0                            /*!< (unspecified)                                                        */
#define P0_CTRLSEL_MAP4 0                            /*!< (unspecified)                                                        */
#define P0_PIN_NUM_MIN 0                             /*!< (unspecified)                                                        */
#define P0_PIN_NUM_MAX 4                             /*!< (unspecified)                                                        */
#define P0_PIN_NUM_SIZE 5                            /*!< (unspecified)                                                        */
#define P0_FEATURE_PINS_PRESENT 31                   /*!< (unspecified)                                                        */
#define P0_FEATURE_I5_LIBRARY 0                      /*!< (unspecified)                                                        */
#define P0_PIN_SENSE_MECHANISM 1                     /*!< (unspecified)                                                        */
#define P0_DRIVECTRL 0                               /*!< (unspecified)                                                        */
#define P0_RETAIN 0                                  /*!< (unspecified)                                                        */
#define P0_PWRCTRL 0                                 /*!< (unspecified)                                                        */
#define P0_SLEWMODE 0                                /*!< (unspecified)                                                        */
#define P0_PULLSTR 0                                 /*!< (unspecified)                                                        */
#define P0_SUPPORT_1V2 0                             /*!< (unspecified)                                                        */
#define P0_PWRCTRL_SEPARATE_REG 0                    /*!< (unspecified)                                                        */
#define P0_VSS_FLOAT_DFT 0                           /*!< (unspecified)                                                        */
#define P0_PIN_OWNER_SEC 0                           /*!< (unspecified)                                                        */
#define P0_WIFI_CORE_PRESENT 0                       /*!< (unspecified)                                                        */
#define P0_RETAIN_PER_PIN 0                          /*!< (unspecified)                                                        */
#define P0_CLOCKPIN 0                                /*!< (unspecified)                                                        */
#define P0_BIASCTRL 0                                /*!< (unspecified)                                                        */

/*GPIO Internal*/
#define GPIOINTERNAL_PRESENT 1
#define GPIOINTERNAL_COUNT 2

#define GPIOINTERNALP1_TURNOFFAUTOCLOCKSOURCEREQ 0   /*!< (unspecified)                                                        */
#define GPIOINTERNALP1_POWERFORCINGPRE 0             /*!< (unspecified)                                                        */
#define GPIOINTERNALP1_DOFORCEPOWERPRE 0             /*!< (unspecified)                                                        */
#define GPIOINTERNALP1_PENALTYBITS_MIN 0             /*!< (unspecified)                                                        */
#define GPIOINTERNALP1_PENALTYBITS_MAX 1             /*!< (unspecified)                                                        */
#define GPIOINTERNALP1_PENALTYBITS_SIZE 2            /*!< (unspecified)                                                        */

#define GPIOINTERNALP0_TURNOFFAUTOCLOCKSOURCEREQ 0   /*!< (unspecified)                                                        */
#define GPIOINTERNALP0_POWERFORCINGPRE 0             /*!< (unspecified)                                                        */
#define GPIOINTERNALP0_DOFORCEPOWERPRE 0             /*!< (unspecified)                                                        */
#define GPIOINTERNALP0_PENALTYBITS_MIN 0             /*!< (unspecified)                                                        */
#define GPIOINTERNALP0_PENALTYBITS_MAX 1             /*!< (unspecified)                                                        */
#define GPIOINTERNALP0_PENALTYBITS_SIZE 2            /*!< (unspecified)                                                        */

/*GPIO Tasks and Events*/
#define GPIOTE_PRESENT 1
#define GPIOTE_COUNT 2

#define GPIOTE20_IRQ_COUNT 1
#define GPIOTE20_LATENCY 0                           /*!< (unspecified)                                                        */
#define GPIOTE20_GPIOTE_NCHANNELS_MIN 0              /*!< Number of GPIOTE channels: 0..7                                      */
#define GPIOTE20_GPIOTE_NCHANNELS_MAX 7              /*!< Number of GPIOTE channels: 0..7                                      */
#define GPIOTE20_GPIOTE_NCHANNELS_SIZE 8             /*!< Number of GPIOTE channels: 0..7                                      */
#define GPIOTE20_GPIOTE_NPORTEVENTS_MIN 0            /*!< Number of GPIOTE port events: 0..0                                   */
#define GPIOTE20_GPIOTE_NPORTEVENTS_MAX 0            /*!< Number of GPIOTE port events: 0..0                                   */
#define GPIOTE20_GPIOTE_NPORTEVENTS_SIZE 1           /*!< Number of GPIOTE port events: 0..0                                   */
#define GPIOTE20_GPIOTE_NINTERRUPTS_MIN 0            /*!< Number of GPIOTE interrupts: 0..0                                    */
#define GPIOTE20_GPIOTE_NINTERRUPTS_MAX 0            /*!< Number of GPIOTE interrupts: 0..0                                    */
#define GPIOTE20_GPIOTE_NINTERRUPTS_SIZE 1           /*!< Number of GPIOTE interrupts: 0..0                                    */
#define GPIOTE20_HAS_PORT_EVENT 1                    /*!< (unspecified)                                                        */

#define GPIOTE30_IRQ_COUNT 1
#define GPIOTE30_LATENCY 0                           /*!< (unspecified)                                                        */
#define GPIOTE30_GPIOTE_NCHANNELS_MIN 0              /*!< Number of GPIOTE channels: 0..3                                      */
#define GPIOTE30_GPIOTE_NCHANNELS_MAX 3              /*!< Number of GPIOTE channels: 0..3                                      */
#define GPIOTE30_GPIOTE_NCHANNELS_SIZE 4             /*!< Number of GPIOTE channels: 0..3                                      */
#define GPIOTE30_GPIOTE_NPORTEVENTS_MIN 0            /*!< Number of GPIOTE port events: 0..0                                   */
#define GPIOTE30_GPIOTE_NPORTEVENTS_MAX 0            /*!< Number of GPIOTE port events: 0..0                                   */
#define GPIOTE30_GPIOTE_NPORTEVENTS_SIZE 1           /*!< Number of GPIOTE port events: 0..0                                   */
#define GPIOTE30_GPIOTE_NINTERRUPTS_MIN 0            /*!< Number of GPIOTE interrupts: 0..0                                    */
#define GPIOTE30_GPIOTE_NINTERRUPTS_MAX 0            /*!< Number of GPIOTE interrupts: 0..0                                    */
#define GPIOTE30_GPIOTE_NINTERRUPTS_SIZE 1           /*!< Number of GPIOTE interrupts: 0..0                                    */
#define GPIOTE30_HAS_PORT_EVENT 1                    /*!< (unspecified)                                                        */

/*Quadrature Decoder*/
#define QDEC_PRESENT 1
#define QDEC_COUNT 1

#define QDEC20_LEGACYPSEL 0                          /*!< (unspecified)                                                        */

/*Global Real-time counter*/
#define GRTC_PRESENT 1
#define GRTC_COUNT 1

#define GRTC_IRQ_COUNT 4
#define GRTC_MSBWIDTH_MIN 0                          /*!< Width of the RTCOUNTERH, RTCOMPAREH and RTCOMPARESYNCH registers :
                                                          0..14*/
#define GRTC_MSBWIDTH_MAX 14                         /*!< Width of the RTCOUNTERH, RTCOMPAREH and RTCOMPARESYNCH registers :
                                                          0..14*/
#define GRTC_MSBWIDTH_SIZE 15                        /*!< Width of the RTCOUNTERH, RTCOMPAREH and RTCOMPARESYNCH registers :
                                                          0..14*/
#define GRTC_NCC_MIN 0                               /*!< Number of compare/capture registers : 0..11                          */
#define GRTC_NCC_MAX 11                              /*!< Number of compare/capture registers : 0..11                          */
#define GRTC_NCC_SIZE 12                             /*!< Number of compare/capture registers : 0..11                          */
#define GRTC_NTIMEOUT_MIN 0                          /*!< Width of the TIMEOUT register : 0..15                                */
#define GRTC_NTIMEOUT_MAX 15                         /*!< Width of the TIMEOUT register : 0..15                                */
#define GRTC_NTIMEOUT_SIZE 16                        /*!< Width of the TIMEOUT register : 0..15                                */
#define GRTC_NDOMAIN_MIN 0                           /*!< Number of domains at the KEEPRUNNING register: 0..15                 */
#define GRTC_NDOMAIN_MAX 15                          /*!< Number of domains at the KEEPRUNNING register: 0..15                 */
#define GRTC_NDOMAIN_SIZE 16                         /*!< Number of domains at the KEEPRUNNING register: 0..15                 */
#define GRTC_GRTC_NINTERRUPTS_MIN 0                  /*!< Number of GRTC interrupts : 0..3                                     */
#define GRTC_GRTC_NINTERRUPTS_MAX 3                  /*!< Number of GRTC interrupts : 0..3                                     */
#define GRTC_GRTC_NINTERRUPTS_SIZE 4                 /*!< Number of GRTC interrupts : 0..3                                     */
#define GRTC_PWMREGS 1                               /*!< (unspecified)                                                        */
#define GRTC_CLKOUTREG 1                             /*!< (unspecified)                                                        */
#define GRTC_CLKSELREG 1                             /*!< (unspecified)                                                        */
#define GRTC_CLKSELLFLPRC 1                          /*!< (unspecified)                                                        */
#define GRTC_CCADD_WRITE_ONLY 0                      /*!< (unspecified)                                                        */
#define GRTC_READY_STATUS_AND_EVENTS 1               /*!< (unspecified)                                                        */
#define GRTC_SYSCOUNTER_LOADED_STATUS 1              /*!< (unspecified)                                                        */
#define GRTC_CC_PAST_STATUS 1                        /*!< (unspecified)                                                        */
#define GRTC_SYSCOUNTER_WRITEABLE 1                  /*!< (unspecified)                                                        */

/*PCGC Master*/
#define PCGCMASTER_PRESENT 1
#define PCGCMASTER_COUNT 2

#define PCGCM20_POWERCONSUMPTIONCALC 1               /*!< (unspecified)                                                        */
#define PCGCM20_SETPWRCONTHRESHOLDBASE 1             /*!< (unspecified)                                                        */
#define PCGCM20_CLOCKFORCEREG 1                      /*!< (unspecified)                                                        */
#define PCGCM20_MASTERFORCEREG 1                     /*!< (unspecified)                                                        */

#define PCGCM30_POWERCONSUMPTIONCALC 1               /*!< (unspecified)                                                        */
#define PCGCM30_SETPWRCONTHRESHOLDBASE 1             /*!< (unspecified)                                                        */
#define PCGCM30_CLOCKFORCEREG 1                      /*!< (unspecified)                                                        */
#define PCGCM30_MASTERFORCEREG 1                     /*!< (unspecified)                                                        */

/*Tamper controller*/
#define TAMPC_PRESENT 1
#define TAMPC_COUNT 1

#define TAMPC_ERASEPROTECT 1                         /*!< (unspecified)                                                        */
#define TAMPC_WARMBOOT 0                             /*!< (unspecified)                                                        */
#define TAMPC_CORESIGHT 0                            /*!< (unspecified)                                                        */
#define TAMPC_APSPIDEN 0                             /*!< (unspecified)                                                        */
#define TAMPC_PROTECT_INTRESETEN_CTRL_VALUE_RESET 1  /*!< Reset value of field VALUE in register PROTECT.INTRESETEN.CTRL: 1    */
#define TAMPC_TAMPERSWITCH 0                         /*!< (unspecified)                                                        */
#define TAMPC_SM4DISABLECM 0                         /*!< (unspecified)                                                        */
#define TAMPC_PROTECTRESETBEHAVIOR 0                 /*!< (unspecified)                                                        */

/*Watchdog Timer*/
#define WDT_PRESENT 1
#define WDT_COUNT 1

#define WDT30_START_ON_RESET 0                       /*!< (unspecified)                                                        */
#define WDT30_CRV_RESETVALUE 4294967295              /*!< (unspecified)                                                        */
#define WDT30_ALLOW_STOP 1                           /*!< (unspecified)                                                        */
#define WDT30_HAS_INTEN 0                            /*!< (unspecified)                                                        */

/*Clock management*/
#define CLOCK_PRESENT 1
#define CLOCK_COUNT 1

#define CLOCK_XOTUNE 1                               /*!< (unspecified)                                                        */
#define CLOCK_PLL24M 0                               /*!< (unspecified)                                                        */

/*Power control*/
#define POWER_PRESENT 1
#define POWER_COUNT 1

#define POWER_CONSTLATSTAT 1                         /*!< (unspecified)                                                        */

/*Reset control*/
#define RESET_PRESENT 1
#define RESET_COUNT 1

/*Oscillator control*/
#define OSCILLATORS_PRESENT 1
#define OSCILLATORS_COUNT 1

#define OSCILLATORS_FSMCONFIG 1                      /*!< (unspecified)                                                        */

/*Voltage regulators*/
#define REGULATORS_PRESENT 1
#define REGULATORS_COUNT 1

#define REGULATORS_DTB_RESETGEN 1                    /*!< (unspecified)                                                        */
#define REGULATORS_DTB_BIASGEN 1                     /*!< (unspecified)                                                        */

/* ==================================================== Baudrate settings ==================================================== */
/**
  * @brief UARTE.BAUDRATE register values for combinations of baudrate and core frequency
  */
typedef enum {
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud1200Core16M = 319488, /*!< 1200 baud (actual rate: 1190, -0.8 percent error), 16 MHz core
                                                               frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud2400Core16M = 643072, /*!< 2400 baud (actual rate: 2395, -0.2 percent error), 16 MHz core
                                                               frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud4800Core16M = 1286144, /*!< 4800 baud (actual rate: 4791, -0.2 percent error), 16 MHz core
                                                                frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud9600Core16M = 2576384, /*!< 9600 baud (actual rate: 9598, -0.0 percent error), 16 MHz core
                                                                frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud14400Core16M = 3862528, /*!< 14400 baud (actual rate: 14401, 0.0 percent error), 16 MHz core
                                                                 frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud19200Core16M = 5152768, /*!< 19200 baud (actual rate: 19207, 0.0 percent error), 16 MHz core
                                                                 frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud28800Core16M = 7720960, /*!< 28800 baud (actual rate: 28776, -0.1 percent error), 16 MHz
                                                                 core frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud31250Core16M = 8388608, /*!< 31250 baud (actual rate: 31250, 0.0 percent error), 16 MHz core
                                                                 frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud38400Core16M = 10297344, /*!< 38400 baud (actual rate: 38369, -0.1 percent error), 16 MHz
                                                                  core frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud56000Core16M = 15015936, /*!< 56000 baud (actual rate: 55944, -0.1 percent error), 16 MHz
                                                                  core frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud57600Core16M = 15446016, /*!< 57600 baud (actual rate: 57553, -0.1 percent error), 16 MHz
                                                                  core frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud76800Core16M = 20647936, /*!< 76800 baud (actual rate: 76923, 0.2 percent error), 16 MHz
                                                                  core frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud115200Core16M = 30896128, /*!< 115200 baud (actual rate: 115107, -0.1 percent error), 16 MHz
                                                                   core frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud230400Core16M = 62242816, /*!< 230400 baud (actual rate: 231884, 0.6 percent error), 16 MHz
                                                                   core frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud250000Core16M = 67108864, /*!< 250000 baud (actual rate: 250000, 0.0 percent error), 16 MHz
                                                                   core frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud460800Core16M = 122712064, /*!< 460800 baud (actual rate: 457142, -0.8 percent error), 16
                                                                    MHz core frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud921600Core16M = 252641280, /*!< 921600 baud (actual rate: 941176, 2.1 percent error), 16 MHz
                                                                    core frequency*/
  NRF_UARTE20_BAUDRATE_BAUDRATE_Baud1000000Core16M = 268435456, /*!< 1000000 baud (actual rate: 1000000, 0.0 percent error), 16
                                                                     MHz core frequency*/
} NRF_UARTE20_BAUDRATE_BAUDRATE_ENUM_t;

/* ==================================================== Baudrate settings ==================================================== */
/**
  * @brief UARTE.BAUDRATE register values for combinations of baudrate and core frequency
  */
typedef enum {
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud1200Core16M = 319488, /*!< 1200 baud (actual rate: 1190, -0.8 percent error), 16 MHz core
                                                               frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud2400Core16M = 643072, /*!< 2400 baud (actual rate: 2395, -0.2 percent error), 16 MHz core
                                                               frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud4800Core16M = 1286144, /*!< 4800 baud (actual rate: 4791, -0.2 percent error), 16 MHz core
                                                                frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud9600Core16M = 2576384, /*!< 9600 baud (actual rate: 9598, -0.0 percent error), 16 MHz core
                                                                frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud14400Core16M = 3862528, /*!< 14400 baud (actual rate: 14401, 0.0 percent error), 16 MHz core
                                                                 frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud19200Core16M = 5152768, /*!< 19200 baud (actual rate: 19207, 0.0 percent error), 16 MHz core
                                                                 frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud28800Core16M = 7720960, /*!< 28800 baud (actual rate: 28776, -0.1 percent error), 16 MHz
                                                                 core frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud31250Core16M = 8388608, /*!< 31250 baud (actual rate: 31250, 0.0 percent error), 16 MHz core
                                                                 frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud38400Core16M = 10297344, /*!< 38400 baud (actual rate: 38369, -0.1 percent error), 16 MHz
                                                                  core frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud56000Core16M = 15015936, /*!< 56000 baud (actual rate: 55944, -0.1 percent error), 16 MHz
                                                                  core frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud57600Core16M = 15446016, /*!< 57600 baud (actual rate: 57553, -0.1 percent error), 16 MHz
                                                                  core frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud76800Core16M = 20647936, /*!< 76800 baud (actual rate: 76923, 0.2 percent error), 16 MHz
                                                                  core frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud115200Core16M = 30896128, /*!< 115200 baud (actual rate: 115107, -0.1 percent error), 16 MHz
                                                                   core frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud230400Core16M = 62242816, /*!< 230400 baud (actual rate: 231884, 0.6 percent error), 16 MHz
                                                                   core frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud250000Core16M = 67108864, /*!< 250000 baud (actual rate: 250000, 0.0 percent error), 16 MHz
                                                                   core frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud460800Core16M = 122712064, /*!< 460800 baud (actual rate: 457142, -0.8 percent error), 16
                                                                    MHz core frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud921600Core16M = 252641280, /*!< 921600 baud (actual rate: 941176, 2.1 percent error), 16 MHz
                                                                    core frequency*/
  NRF_UARTE21_BAUDRATE_BAUDRATE_Baud1000000Core16M = 268435456, /*!< 1000000 baud (actual rate: 1000000, 0.0 percent error), 16
                                                                     MHz core frequency*/
} NRF_UARTE21_BAUDRATE_BAUDRATE_ENUM_t;

/* ==================================================== Baudrate settings ==================================================== */
/**
  * @brief UARTE.BAUDRATE register values for combinations of baudrate and core frequency
  */
typedef enum {
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud1200Core16M = 319488, /*!< 1200 baud (actual rate: 1190, -0.8 percent error), 16 MHz core
                                                               frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud2400Core16M = 643072, /*!< 2400 baud (actual rate: 2395, -0.2 percent error), 16 MHz core
                                                               frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud4800Core16M = 1286144, /*!< 4800 baud (actual rate: 4791, -0.2 percent error), 16 MHz core
                                                                frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud9600Core16M = 2576384, /*!< 9600 baud (actual rate: 9598, -0.0 percent error), 16 MHz core
                                                                frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud14400Core16M = 3862528, /*!< 14400 baud (actual rate: 14401, 0.0 percent error), 16 MHz core
                                                                 frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud19200Core16M = 5152768, /*!< 19200 baud (actual rate: 19207, 0.0 percent error), 16 MHz core
                                                                 frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud28800Core16M = 7720960, /*!< 28800 baud (actual rate: 28776, -0.1 percent error), 16 MHz
                                                                 core frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud31250Core16M = 8388608, /*!< 31250 baud (actual rate: 31250, 0.0 percent error), 16 MHz core
                                                                 frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud38400Core16M = 10297344, /*!< 38400 baud (actual rate: 38369, -0.1 percent error), 16 MHz
                                                                  core frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud56000Core16M = 15015936, /*!< 56000 baud (actual rate: 55944, -0.1 percent error), 16 MHz
                                                                  core frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud57600Core16M = 15446016, /*!< 57600 baud (actual rate: 57553, -0.1 percent error), 16 MHz
                                                                  core frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud76800Core16M = 20647936, /*!< 76800 baud (actual rate: 76923, 0.2 percent error), 16 MHz
                                                                  core frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud115200Core16M = 30896128, /*!< 115200 baud (actual rate: 115107, -0.1 percent error), 16 MHz
                                                                   core frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud230400Core16M = 62242816, /*!< 230400 baud (actual rate: 231884, 0.6 percent error), 16 MHz
                                                                   core frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud250000Core16M = 67108864, /*!< 250000 baud (actual rate: 250000, 0.0 percent error), 16 MHz
                                                                   core frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud460800Core16M = 122712064, /*!< 460800 baud (actual rate: 457142, -0.8 percent error), 16
                                                                    MHz core frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud921600Core16M = 252641280, /*!< 921600 baud (actual rate: 941176, 2.1 percent error), 16 MHz
                                                                    core frequency*/
  NRF_UARTE22_BAUDRATE_BAUDRATE_Baud1000000Core16M = 268435456, /*!< 1000000 baud (actual rate: 1000000, 0.0 percent error), 16
                                                                     MHz core frequency*/
} NRF_UARTE22_BAUDRATE_BAUDRATE_ENUM_t;


#ifdef __cplusplus
}
#endif
#endif /* NRF54LS05B_ENGA_APPLICATION_PERIPHERALS_H */

