--N9_safe_q[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is normal

N9_safe_q[7]_carry_eqn = N9L51;
N9_safe_q[7]_lut_out = N9_safe_q[7] $ (HB1L1952 & N9_safe_q[7]_carry_eqn);
N9_safe_q[7] = DFFEA(N9_safe_q[7]_lut_out, clk_i, !rst_i, , , , );


--N9_safe_q[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N9_safe_q[6]_carry_eqn = N9L31;
N9_safe_q[6]_lut_out = N9_safe_q[6] $ (HB1L1952 & !N9_safe_q[6]_carry_eqn);
N9_safe_q[6] = DFFEA(N9_safe_q[6]_lut_out, clk_i, !rst_i, , , , );

--N9L51 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N9L51 = CARRY(N9_safe_q[6] & !N9L31);


--N9_safe_q[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N9_safe_q[5]_carry_eqn = N9L11;
N9_safe_q[5]_lut_out = N9_safe_q[5] $ (HB1L1952 & N9_safe_q[5]_carry_eqn);
N9_safe_q[5] = DFFEA(N9_safe_q[5]_lut_out, clk_i, !rst_i, , , , );

--N9L31 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N9L31 = CARRY(!N9L11 # !N9_safe_q[5]);


--N9_safe_q[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N9_safe_q[4]_carry_eqn = N9L9;
N9_safe_q[4]_lut_out = N9_safe_q[4] $ (HB1L1952 & !N9_safe_q[4]_carry_eqn);
N9_safe_q[4] = DFFEA(N9_safe_q[4]_lut_out, clk_i, !rst_i, , , , );

--N9L11 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N9L11 = CARRY(N9_safe_q[4] & !N9L9);


--N9_safe_q[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N9_safe_q[3]_carry_eqn = N9L7;
N9_safe_q[3]_lut_out = N9_safe_q[3] $ (HB1L1952 & N9_safe_q[3]_carry_eqn);
N9_safe_q[3] = DFFEA(N9_safe_q[3]_lut_out, clk_i, !rst_i, , , , );

--N9L9 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N9L9 = CARRY(!N9L7 # !N9_safe_q[3]);


--N9_safe_q[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N9_safe_q[2]_carry_eqn = N9L5;
N9_safe_q[2]_lut_out = N9_safe_q[2] $ (HB1L1952 & !N9_safe_q[2]_carry_eqn);
N9_safe_q[2] = DFFEA(N9_safe_q[2]_lut_out, clk_i, !rst_i, , , , );

--N9L7 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N9L7 = CARRY(N9_safe_q[2] & !N9L5);


--N9_safe_q[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N9_safe_q[1]_carry_eqn = N9L3;
N9_safe_q[1]_lut_out = N9_safe_q[1] $ (HB1L1952 & N9_safe_q[1]_carry_eqn);
N9_safe_q[1] = DFFEA(N9_safe_q[1]_lut_out, clk_i, !rst_i, , , , );

--N9L5 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N9L5 = CARRY(!N9L3 # !N9_safe_q[1]);


--N9_safe_q[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N9_safe_q[0]_lut_out = N9_safe_q[0] $ HB1L1952;
N9_safe_q[0] = DFFEA(N9_safe_q[0]_lut_out, clk_i, !rst_i, , , , );

--N9L3 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N9L3 = CARRY(N9_safe_q[0]);


--N8_safe_q[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is normal

N8_safe_q[7]_carry_eqn = N8L51;
N8_safe_q[7]_lut_out = N8_safe_q[7] $ (A1L91Q & N8_safe_q[7]_carry_eqn);
N8_safe_q[7] = DFFEA(N8_safe_q[7]_lut_out, XB1__clk0, !rst_i, , , , );


--N8_safe_q[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N8_safe_q[6]_carry_eqn = N8L31;
N8_safe_q[6]_lut_out = N8_safe_q[6] $ (A1L91Q & !N8_safe_q[6]_carry_eqn);
N8_safe_q[6] = DFFEA(N8_safe_q[6]_lut_out, XB1__clk0, !rst_i, , , , );

--N8L51 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N8L51 = CARRY(N8_safe_q[6] & !N8L31);


--N8_safe_q[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N8_safe_q[5]_carry_eqn = N8L11;
N8_safe_q[5]_lut_out = N8_safe_q[5] $ (A1L91Q & N8_safe_q[5]_carry_eqn);
N8_safe_q[5] = DFFEA(N8_safe_q[5]_lut_out, XB1__clk0, !rst_i, , , , );

--N8L31 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N8L31 = CARRY(!N8L11 # !N8_safe_q[5]);


--N8_safe_q[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N8_safe_q[4]_carry_eqn = N8L9;
N8_safe_q[4]_lut_out = N8_safe_q[4] $ (A1L91Q & !N8_safe_q[4]_carry_eqn);
N8_safe_q[4] = DFFEA(N8_safe_q[4]_lut_out, XB1__clk0, !rst_i, , , , );

--N8L11 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N8L11 = CARRY(N8_safe_q[4] & !N8L9);


--N8_safe_q[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N8_safe_q[3]_carry_eqn = N8L7;
N8_safe_q[3]_lut_out = N8_safe_q[3] $ (A1L91Q & N8_safe_q[3]_carry_eqn);
N8_safe_q[3] = DFFEA(N8_safe_q[3]_lut_out, XB1__clk0, !rst_i, , , , );

--N8L9 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N8L9 = CARRY(!N8L7 # !N8_safe_q[3]);


--N8_safe_q[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N8_safe_q[2]_carry_eqn = N8L5;
N8_safe_q[2]_lut_out = N8_safe_q[2] $ (A1L91Q & !N8_safe_q[2]_carry_eqn);
N8_safe_q[2] = DFFEA(N8_safe_q[2]_lut_out, XB1__clk0, !rst_i, , , , );

--N8L7 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N8L7 = CARRY(N8_safe_q[2] & !N8L5);


--N8_safe_q[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N8_safe_q[1]_carry_eqn = N8L3;
N8_safe_q[1]_lut_out = N8_safe_q[1] $ (A1L91Q & N8_safe_q[1]_carry_eqn);
N8_safe_q[1] = DFFEA(N8_safe_q[1]_lut_out, XB1__clk0, !rst_i, , , , );

--N8L5 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N8L5 = CARRY(!N8L3 # !N8_safe_q[1]);


--N8_safe_q[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N8_safe_q[0]_lut_out = N8_safe_q[0] $ A1L91Q;
N8_safe_q[0] = DFFEA(N8_safe_q[0]_lut_out, XB1__clk0, !rst_i, , , , );

--N8L3 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N8L3 = CARRY(N8_safe_q[0]);


--RB2_add_sub_cella[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[7]
--operation mode is normal

RB2_add_sub_cella[7]_carry_eqn = RB2L41;
RB2_add_sub_cella[7] = N8_safe_q[7] $ TB2_dffe25a[7] $ RB2_add_sub_cella[7]_carry_eqn;


--RB1_add_sub_cella[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[7]
--operation mode is normal

RB1_add_sub_cella[7]_carry_eqn = RB1L41;
RB1_add_sub_cella[7] = TB1_dffe25a[7] $ N9_safe_q[7] $ RB1_add_sub_cella[7]_carry_eqn;


--WB1_q_b[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dpram_b8p:dpram4|altsyncram_tmb1:altsyncram14|q_b[0]
WB1_q_b[0]_PORT_A_data_in = A1L29;
WB1_q_b[0]_PORT_A_data_in_reg = DFFE(WB1_q_b[0]_PORT_A_data_in, WB1_q_b[0]_clock_0, , , );
WB1_q_b[0]_PORT_A_address = BUS(QB1_power_modified_counter_values[0], QB1_power_modified_counter_values[1], QB1_power_modified_counter_values[2], QB1_power_modified_counter_values[3], QB1_power_modified_counter_values[4], QB1_power_modified_counter_values[5], QB1_power_modified_counter_values[6], QB1_power_modified_counter_values[7]);
WB1_q_b[0]_PORT_A_address_reg = DFFE(WB1_q_b[0]_PORT_A_address, WB1_q_b[0]_clock_0, , , );
WB1_q_b[0]_PORT_B_address = BUS(QB2_power_modified_counter_values[0], QB2_power_modified_counter_values[1], QB2_power_modified_counter_values[2], QB2_power_modified_counter_values[3], QB2_power_modified_counter_values[4], QB2_power_modified_counter_values[5], QB2_power_modified_counter_values[6], QB2_power_modified_counter_values[7]);
WB1_q_b[0]_PORT_B_address_reg = DFFE(WB1_q_b[0]_PORT_B_address, WB1_q_b[0]_clock_1, , , );
WB1_q_b[0]_PORT_A_write_enable = A1L91Q;
WB1_q_b[0]_PORT_A_write_enable_reg = DFFE(WB1_q_b[0]_PORT_A_write_enable, WB1_q_b[0]_clock_0, , , );
WB1_q_b[0]_PORT_B_read_enable = VCC;
WB1_q_b[0]_PORT_B_read_enable_reg = DFFE(WB1_q_b[0]_PORT_B_read_enable, WB1_q_b[0]_clock_1, , , );
WB1_q_b[0]_clock_0 = XB1__clk0;
WB1_q_b[0]_clock_1 = clk_i;
 = HB1L1952;
WB1_q_b[0]_PORT_B_data_out = MEMORY(WB1_q_b[0]_PORT_A_data_in_reg, , WB1_q_b[0]_PORT_A_address_reg, WB1_q_b[0]_PORT_B_address_reg, WB1_q_b[0]_PORT_A_write_enable_reg, WB1_q_b[0]_PORT_B_read_enable_reg, , , WB1_q_b[0]_clock_0, WB1_q_b[0]_clock_1, , , , );
WB1_q_b[0] = WB1_q_b[0]_PORT_B_data_out[0];


--WB1_q_b[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dpram_b8p:dpram4|altsyncram_tmb1:altsyncram14|q_b[1]
WB1_q_b[1]_PORT_A_data_in = A1L88;
WB1_q_b[1]_PORT_A_data_in_reg = DFFE(WB1_q_b[1]_PORT_A_data_in, WB1_q_b[1]_clock_0, , , );
WB1_q_b[1]_PORT_A_address = BUS(QB1_power_modified_counter_values[0], QB1_power_modified_counter_values[1], QB1_power_modified_counter_values[2], QB1_power_modified_counter_values[3], QB1_power_modified_counter_values[4], QB1_power_modified_counter_values[5], QB1_power_modified_counter_values[6], QB1_power_modified_counter_values[7]);
WB1_q_b[1]_PORT_A_address_reg = DFFE(WB1_q_b[1]_PORT_A_address, WB1_q_b[1]_clock_0, , , );
WB1_q_b[1]_PORT_B_address = BUS(QB2_power_modified_counter_values[0], QB2_power_modified_counter_values[1], QB2_power_modified_counter_values[2], QB2_power_modified_counter_values[3], QB2_power_modified_counter_values[4], QB2_power_modified_counter_values[5], QB2_power_modified_counter_values[6], QB2_power_modified_counter_values[7]);
WB1_q_b[1]_PORT_B_address_reg = DFFE(WB1_q_b[1]_PORT_B_address, WB1_q_b[1]_clock_1, , , );
WB1_q_b[1]_PORT_A_write_enable = A1L91Q;
WB1_q_b[1]_PORT_A_write_enable_reg = DFFE(WB1_q_b[1]_PORT_A_write_enable, WB1_q_b[1]_clock_0, , , );
WB1_q_b[1]_PORT_B_read_enable = VCC;
WB1_q_b[1]_PORT_B_read_enable_reg = DFFE(WB1_q_b[1]_PORT_B_read_enable, WB1_q_b[1]_clock_1, , , );
WB1_q_b[1]_clock_0 = XB1__clk0;
WB1_q_b[1]_clock_1 = clk_i;
 = HB1L1952;
WB1_q_b[1]_PORT_B_data_out = MEMORY(WB1_q_b[1]_PORT_A_data_in_reg, , WB1_q_b[1]_PORT_A_address_reg, WB1_q_b[1]_PORT_B_address_reg, WB1_q_b[1]_PORT_A_write_enable_reg, WB1_q_b[1]_PORT_B_read_enable_reg, , , WB1_q_b[1]_clock_0, WB1_q_b[1]_clock_1, , , , );
WB1_q_b[1] = WB1_q_b[1]_PORT_B_data_out[0];


--WB1_q_b[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dpram_b8p:dpram4|altsyncram_tmb1:altsyncram14|q_b[2]
WB1_q_b[2]_PORT_A_data_in = A1L68;
WB1_q_b[2]_PORT_A_data_in_reg = DFFE(WB1_q_b[2]_PORT_A_data_in, WB1_q_b[2]_clock_0, , , );
WB1_q_b[2]_PORT_A_address = BUS(QB1_power_modified_counter_values[0], QB1_power_modified_counter_values[1], QB1_power_modified_counter_values[2], QB1_power_modified_counter_values[3], QB1_power_modified_counter_values[4], QB1_power_modified_counter_values[5], QB1_power_modified_counter_values[6], QB1_power_modified_counter_values[7]);
WB1_q_b[2]_PORT_A_address_reg = DFFE(WB1_q_b[2]_PORT_A_address, WB1_q_b[2]_clock_0, , , );
WB1_q_b[2]_PORT_B_address = BUS(QB2_power_modified_counter_values[0], QB2_power_modified_counter_values[1], QB2_power_modified_counter_values[2], QB2_power_modified_counter_values[3], QB2_power_modified_counter_values[4], QB2_power_modified_counter_values[5], QB2_power_modified_counter_values[6], QB2_power_modified_counter_values[7]);
WB1_q_b[2]_PORT_B_address_reg = DFFE(WB1_q_b[2]_PORT_B_address, WB1_q_b[2]_clock_1, , , );
WB1_q_b[2]_PORT_A_write_enable = A1L91Q;
WB1_q_b[2]_PORT_A_write_enable_reg = DFFE(WB1_q_b[2]_PORT_A_write_enable, WB1_q_b[2]_clock_0, , , );
WB1_q_b[2]_PORT_B_read_enable = VCC;
WB1_q_b[2]_PORT_B_read_enable_reg = DFFE(WB1_q_b[2]_PORT_B_read_enable, WB1_q_b[2]_clock_1, , , );
WB1_q_b[2]_clock_0 = XB1__clk0;
WB1_q_b[2]_clock_1 = clk_i;
 = HB1L1952;
WB1_q_b[2]_PORT_B_data_out = MEMORY(WB1_q_b[2]_PORT_A_data_in_reg, , WB1_q_b[2]_PORT_A_address_reg, WB1_q_b[2]_PORT_B_address_reg, WB1_q_b[2]_PORT_A_write_enable_reg, WB1_q_b[2]_PORT_B_read_enable_reg, , , WB1_q_b[2]_clock_0, WB1_q_b[2]_clock_1, , , , );
WB1_q_b[2] = WB1_q_b[2]_PORT_B_data_out[0];


--WB1_q_b[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dpram_b8p:dpram4|altsyncram_tmb1:altsyncram14|q_b[3]
WB1_q_b[3]_PORT_A_data_in = A1L38;
WB1_q_b[3]_PORT_A_data_in_reg = DFFE(WB1_q_b[3]_PORT_A_data_in, WB1_q_b[3]_clock_0, , , );
WB1_q_b[3]_PORT_A_address = BUS(QB1_power_modified_counter_values[0], QB1_power_modified_counter_values[1], QB1_power_modified_counter_values[2], QB1_power_modified_counter_values[3], QB1_power_modified_counter_values[4], QB1_power_modified_counter_values[5], QB1_power_modified_counter_values[6], QB1_power_modified_counter_values[7]);
WB1_q_b[3]_PORT_A_address_reg = DFFE(WB1_q_b[3]_PORT_A_address, WB1_q_b[3]_clock_0, , , );
WB1_q_b[3]_PORT_B_address = BUS(QB2_power_modified_counter_values[0], QB2_power_modified_counter_values[1], QB2_power_modified_counter_values[2], QB2_power_modified_counter_values[3], QB2_power_modified_counter_values[4], QB2_power_modified_counter_values[5], QB2_power_modified_counter_values[6], QB2_power_modified_counter_values[7]);
WB1_q_b[3]_PORT_B_address_reg = DFFE(WB1_q_b[3]_PORT_B_address, WB1_q_b[3]_clock_1, , , );
WB1_q_b[3]_PORT_A_write_enable = A1L91Q;
WB1_q_b[3]_PORT_A_write_enable_reg = DFFE(WB1_q_b[3]_PORT_A_write_enable, WB1_q_b[3]_clock_0, , , );
WB1_q_b[3]_PORT_B_read_enable = VCC;
WB1_q_b[3]_PORT_B_read_enable_reg = DFFE(WB1_q_b[3]_PORT_B_read_enable, WB1_q_b[3]_clock_1, , , );
WB1_q_b[3]_clock_0 = XB1__clk0;
WB1_q_b[3]_clock_1 = clk_i;
 = HB1L1952;
WB1_q_b[3]_PORT_B_data_out = MEMORY(WB1_q_b[3]_PORT_A_data_in_reg, , WB1_q_b[3]_PORT_A_address_reg, WB1_q_b[3]_PORT_B_address_reg, WB1_q_b[3]_PORT_A_write_enable_reg, WB1_q_b[3]_PORT_B_read_enable_reg, , , WB1_q_b[3]_clock_0, WB1_q_b[3]_clock_1, , , , );
WB1_q_b[3] = WB1_q_b[3]_PORT_B_data_out[0];


--WB1_q_b[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dpram_b8p:dpram4|altsyncram_tmb1:altsyncram14|q_b[4]
WB1_q_b[4]_PORT_A_data_in = A1L97;
WB1_q_b[4]_PORT_A_data_in_reg = DFFE(WB1_q_b[4]_PORT_A_data_in, WB1_q_b[4]_clock_0, , , );
WB1_q_b[4]_PORT_A_address = BUS(QB1_power_modified_counter_values[0], QB1_power_modified_counter_values[1], QB1_power_modified_counter_values[2], QB1_power_modified_counter_values[3], QB1_power_modified_counter_values[4], QB1_power_modified_counter_values[5], QB1_power_modified_counter_values[6], QB1_power_modified_counter_values[7]);
WB1_q_b[4]_PORT_A_address_reg = DFFE(WB1_q_b[4]_PORT_A_address, WB1_q_b[4]_clock_0, , , );
WB1_q_b[4]_PORT_B_address = BUS(QB2_power_modified_counter_values[0], QB2_power_modified_counter_values[1], QB2_power_modified_counter_values[2], QB2_power_modified_counter_values[3], QB2_power_modified_counter_values[4], QB2_power_modified_counter_values[5], QB2_power_modified_counter_values[6], QB2_power_modified_counter_values[7]);
WB1_q_b[4]_PORT_B_address_reg = DFFE(WB1_q_b[4]_PORT_B_address, WB1_q_b[4]_clock_1, , , );
WB1_q_b[4]_PORT_A_write_enable = A1L91Q;
WB1_q_b[4]_PORT_A_write_enable_reg = DFFE(WB1_q_b[4]_PORT_A_write_enable, WB1_q_b[4]_clock_0, , , );
WB1_q_b[4]_PORT_B_read_enable = VCC;
WB1_q_b[4]_PORT_B_read_enable_reg = DFFE(WB1_q_b[4]_PORT_B_read_enable, WB1_q_b[4]_clock_1, , , );
WB1_q_b[4]_clock_0 = XB1__clk0;
WB1_q_b[4]_clock_1 = clk_i;
 = HB1L1952;
WB1_q_b[4]_PORT_B_data_out = MEMORY(WB1_q_b[4]_PORT_A_data_in_reg, , WB1_q_b[4]_PORT_A_address_reg, WB1_q_b[4]_PORT_B_address_reg, WB1_q_b[4]_PORT_A_write_enable_reg, WB1_q_b[4]_PORT_B_read_enable_reg, , , WB1_q_b[4]_clock_0, WB1_q_b[4]_clock_1, , , , );
WB1_q_b[4] = WB1_q_b[4]_PORT_B_data_out[0];


--WB1_q_b[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dpram_b8p:dpram4|altsyncram_tmb1:altsyncram14|q_b[5]
WB1_q_b[5]_PORT_A_data_in = A1L77;
WB1_q_b[5]_PORT_A_data_in_reg = DFFE(WB1_q_b[5]_PORT_A_data_in, WB1_q_b[5]_clock_0, , , );
WB1_q_b[5]_PORT_A_address = BUS(QB1_power_modified_counter_values[0], QB1_power_modified_counter_values[1], QB1_power_modified_counter_values[2], QB1_power_modified_counter_values[3], QB1_power_modified_counter_values[4], QB1_power_modified_counter_values[5], QB1_power_modified_counter_values[6], QB1_power_modified_counter_values[7]);
WB1_q_b[5]_PORT_A_address_reg = DFFE(WB1_q_b[5]_PORT_A_address, WB1_q_b[5]_clock_0, , , );
WB1_q_b[5]_PORT_B_address = BUS(QB2_power_modified_counter_values[0], QB2_power_modified_counter_values[1], QB2_power_modified_counter_values[2], QB2_power_modified_counter_values[3], QB2_power_modified_counter_values[4], QB2_power_modified_counter_values[5], QB2_power_modified_counter_values[6], QB2_power_modified_counter_values[7]);
WB1_q_b[5]_PORT_B_address_reg = DFFE(WB1_q_b[5]_PORT_B_address, WB1_q_b[5]_clock_1, , , );
WB1_q_b[5]_PORT_A_write_enable = A1L91Q;
WB1_q_b[5]_PORT_A_write_enable_reg = DFFE(WB1_q_b[5]_PORT_A_write_enable, WB1_q_b[5]_clock_0, , , );
WB1_q_b[5]_PORT_B_read_enable = VCC;
WB1_q_b[5]_PORT_B_read_enable_reg = DFFE(WB1_q_b[5]_PORT_B_read_enable, WB1_q_b[5]_clock_1, , , );
WB1_q_b[5]_clock_0 = XB1__clk0;
WB1_q_b[5]_clock_1 = clk_i;
 = HB1L1952;
WB1_q_b[5]_PORT_B_data_out = MEMORY(WB1_q_b[5]_PORT_A_data_in_reg, , WB1_q_b[5]_PORT_A_address_reg, WB1_q_b[5]_PORT_B_address_reg, WB1_q_b[5]_PORT_A_write_enable_reg, WB1_q_b[5]_PORT_B_read_enable_reg, , , WB1_q_b[5]_clock_0, WB1_q_b[5]_clock_1, , , , );
WB1_q_b[5] = WB1_q_b[5]_PORT_B_data_out[0];


--WB1_q_b[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dpram_b8p:dpram4|altsyncram_tmb1:altsyncram14|q_b[6]
WB1_q_b[6]_PORT_A_data_in = A1L57;
WB1_q_b[6]_PORT_A_data_in_reg = DFFE(WB1_q_b[6]_PORT_A_data_in, WB1_q_b[6]_clock_0, , , );
WB1_q_b[6]_PORT_A_address = BUS(QB1_power_modified_counter_values[0], QB1_power_modified_counter_values[1], QB1_power_modified_counter_values[2], QB1_power_modified_counter_values[3], QB1_power_modified_counter_values[4], QB1_power_modified_counter_values[5], QB1_power_modified_counter_values[6], QB1_power_modified_counter_values[7]);
WB1_q_b[6]_PORT_A_address_reg = DFFE(WB1_q_b[6]_PORT_A_address, WB1_q_b[6]_clock_0, , , );
WB1_q_b[6]_PORT_B_address = BUS(QB2_power_modified_counter_values[0], QB2_power_modified_counter_values[1], QB2_power_modified_counter_values[2], QB2_power_modified_counter_values[3], QB2_power_modified_counter_values[4], QB2_power_modified_counter_values[5], QB2_power_modified_counter_values[6], QB2_power_modified_counter_values[7]);
WB1_q_b[6]_PORT_B_address_reg = DFFE(WB1_q_b[6]_PORT_B_address, WB1_q_b[6]_clock_1, , , );
WB1_q_b[6]_PORT_A_write_enable = A1L91Q;
WB1_q_b[6]_PORT_A_write_enable_reg = DFFE(WB1_q_b[6]_PORT_A_write_enable, WB1_q_b[6]_clock_0, , , );
WB1_q_b[6]_PORT_B_read_enable = VCC;
WB1_q_b[6]_PORT_B_read_enable_reg = DFFE(WB1_q_b[6]_PORT_B_read_enable, WB1_q_b[6]_clock_1, , , );
WB1_q_b[6]_clock_0 = XB1__clk0;
WB1_q_b[6]_clock_1 = clk_i;
 = HB1L1952;
WB1_q_b[6]_PORT_B_data_out = MEMORY(WB1_q_b[6]_PORT_A_data_in_reg, , WB1_q_b[6]_PORT_A_address_reg, WB1_q_b[6]_PORT_B_address_reg, WB1_q_b[6]_PORT_A_write_enable_reg, WB1_q_b[6]_PORT_B_read_enable_reg, , , WB1_q_b[6]_clock_0, WB1_q_b[6]_clock_1, , , , );
WB1_q_b[6] = WB1_q_b[6]_PORT_B_data_out[0];


--WB1_q_b[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dpram_b8p:dpram4|altsyncram_tmb1:altsyncram14|q_b[7]
WB1_q_b[7]_PORT_A_data_in = A1L37;
WB1_q_b[7]_PORT_A_data_in_reg = DFFE(WB1_q_b[7]_PORT_A_data_in, WB1_q_b[7]_clock_0, , , );
WB1_q_b[7]_PORT_A_address = BUS(QB1_power_modified_counter_values[0], QB1_power_modified_counter_values[1], QB1_power_modified_counter_values[2], QB1_power_modified_counter_values[3], QB1_power_modified_counter_values[4], QB1_power_modified_counter_values[5], QB1_power_modified_counter_values[6], QB1_power_modified_counter_values[7]);
WB1_q_b[7]_PORT_A_address_reg = DFFE(WB1_q_b[7]_PORT_A_address, WB1_q_b[7]_clock_0, , , );
WB1_q_b[7]_PORT_B_address = BUS(QB2_power_modified_counter_values[0], QB2_power_modified_counter_values[1], QB2_power_modified_counter_values[2], QB2_power_modified_counter_values[3], QB2_power_modified_counter_values[4], QB2_power_modified_counter_values[5], QB2_power_modified_counter_values[6], QB2_power_modified_counter_values[7]);
WB1_q_b[7]_PORT_B_address_reg = DFFE(WB1_q_b[7]_PORT_B_address, WB1_q_b[7]_clock_1, , , );
WB1_q_b[7]_PORT_A_write_enable = A1L91Q;
WB1_q_b[7]_PORT_A_write_enable_reg = DFFE(WB1_q_b[7]_PORT_A_write_enable, WB1_q_b[7]_clock_0, , , );
WB1_q_b[7]_PORT_B_read_enable = VCC;
WB1_q_b[7]_PORT_B_read_enable_reg = DFFE(WB1_q_b[7]_PORT_B_read_enable, WB1_q_b[7]_clock_1, , , );
WB1_q_b[7]_clock_0 = XB1__clk0;
WB1_q_b[7]_clock_1 = clk_i;
 = HB1L1952;
WB1_q_b[7]_PORT_B_data_out = MEMORY(WB1_q_b[7]_PORT_A_data_in_reg, , WB1_q_b[7]_PORT_A_address_reg, WB1_q_b[7]_PORT_B_address_reg, WB1_q_b[7]_PORT_A_write_enable_reg, WB1_q_b[7]_PORT_B_read_enable_reg, , , WB1_q_b[7]_clock_0, WB1_q_b[7]_clock_1, , , , );
WB1_q_b[7] = WB1_q_b[7]_PORT_B_data_out[0];


--QB2_power_modified_counter_values[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|power_modified_counter_values[0]
--operation mode is arithmetic

QB2_power_modified_counter_values[0]_carry_eqn = QB2L71;
QB2_power_modified_counter_values[0]_lut_out = QB2_power_modified_counter_values[0] $ (HB1L1952 & !QB2_power_modified_counter_values[0]_carry_eqn);
QB2_power_modified_counter_values[0] = DFFEA(QB2_power_modified_counter_values[0]_lut_out, clk_i, !rst_i, , , , );

--QB2L2 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|countera0~COUT
--operation mode is arithmetic

QB2L2 = CARRY(!QB2L71 # !HB1L1952);


--QB2_power_modified_counter_values[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|power_modified_counter_values[1]
--operation mode is arithmetic

QB2_power_modified_counter_values[1]_carry_eqn = QB2L2;
QB2_power_modified_counter_values[1]_lut_out = QB2_power_modified_counter_values[1] $ (QB2_power_modified_counter_values[0] & !QB2_power_modified_counter_values[1]_carry_eqn);
QB2_power_modified_counter_values[1] = DFFEA(QB2_power_modified_counter_values[1]_lut_out, clk_i, !rst_i, , , , );

--QB2L4 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|countera1~COUT
--operation mode is arithmetic

QB2L4 = CARRY(!QB2_power_modified_counter_values[0] & !QB2L2);


--QB2_power_modified_counter_values[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|power_modified_counter_values[2]
--operation mode is arithmetic

QB2_power_modified_counter_values[2]_carry_eqn = QB2L4;
QB2_power_modified_counter_values[2]_lut_out = QB2_power_modified_counter_values[2] $ (QB2_power_modified_counter_values[1] & QB2_power_modified_counter_values[2]_carry_eqn);
QB2_power_modified_counter_values[2] = DFFEA(QB2_power_modified_counter_values[2]_lut_out, clk_i, !rst_i, , , , );

--QB2L6 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|countera2~COUT
--operation mode is arithmetic

QB2L6 = CARRY(QB2_power_modified_counter_values[1] # !QB2L4);


--QB2_power_modified_counter_values[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|power_modified_counter_values[3]
--operation mode is arithmetic

QB2_power_modified_counter_values[3]_carry_eqn = QB2L6;
QB2_power_modified_counter_values[3]_lut_out = QB2_power_modified_counter_values[3] $ (QB2_power_modified_counter_values[2] & !QB2_power_modified_counter_values[3]_carry_eqn);
QB2_power_modified_counter_values[3] = DFFEA(QB2_power_modified_counter_values[3]_lut_out, clk_i, !rst_i, , , , );

--QB2L8 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|countera3~COUT
--operation mode is arithmetic

QB2L8 = CARRY(!QB2_power_modified_counter_values[2] & !QB2L6);


--QB2_power_modified_counter_values[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|power_modified_counter_values[4]
--operation mode is arithmetic

QB2_power_modified_counter_values[4]_carry_eqn = QB2L8;
QB2_power_modified_counter_values[4]_lut_out = QB2_power_modified_counter_values[4] $ (QB2_power_modified_counter_values[3] & QB2_power_modified_counter_values[4]_carry_eqn);
QB2_power_modified_counter_values[4] = DFFEA(QB2_power_modified_counter_values[4]_lut_out, clk_i, !rst_i, , , , );

--QB2L01 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|countera4~COUT
--operation mode is arithmetic

QB2L01 = CARRY(QB2_power_modified_counter_values[3] # !QB2L8);


--QB2_power_modified_counter_values[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|power_modified_counter_values[5]
--operation mode is arithmetic

QB2_power_modified_counter_values[5]_carry_eqn = QB2L01;
QB2_power_modified_counter_values[5]_lut_out = QB2_power_modified_counter_values[5] $ (QB2_power_modified_counter_values[4] & !QB2_power_modified_counter_values[5]_carry_eqn);
QB2_power_modified_counter_values[5] = DFFEA(QB2_power_modified_counter_values[5]_lut_out, clk_i, !rst_i, , , , );

--QB2L21 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|countera5~COUT
--operation mode is arithmetic

QB2L21 = CARRY(!QB2_power_modified_counter_values[4] & !QB2L01);


--QB2_power_modified_counter_values[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|power_modified_counter_values[6]
--operation mode is arithmetic

QB2_power_modified_counter_values[6]_carry_eqn = QB2L21;
QB2_power_modified_counter_values[6]_lut_out = QB2_power_modified_counter_values[6] $ (QB2_power_modified_counter_values[5] & QB2_power_modified_counter_values[6]_carry_eqn);
QB2_power_modified_counter_values[6] = DFFEA(QB2_power_modified_counter_values[6]_lut_out, clk_i, !rst_i, , , , );

--QB2L41 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|countera6~COUT
--operation mode is arithmetic

QB2L41 = CARRY(QB2_power_modified_counter_values[5] # !QB2L21);


--QB2_power_modified_counter_values[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|power_modified_counter_values[7]
--operation mode is normal

QB2_power_modified_counter_values[7]_carry_eqn = QB2L41;
QB2_power_modified_counter_values[7]_lut_out = QB2_power_modified_counter_values[7] $ !QB2_power_modified_counter_values[7]_carry_eqn;
QB2_power_modified_counter_values[7] = DFFEA(QB2_power_modified_counter_values[7]_lut_out, clk_i, !rst_i, , , , );


--QB2_parity is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|parity
--operation mode is arithmetic

QB2_parity_lut_out = HB1L1952 $ QB2_parity;
QB2_parity = DFFEA(QB2_parity_lut_out, clk_i, !rst_i, , , , );

--QB2L71 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7|parity~COUT
--operation mode is arithmetic

QB2L71 = CARRY(HB1L1952 & QB2_parity);


--QB1_power_modified_counter_values[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|power_modified_counter_values[0]
--operation mode is arithmetic

QB1_power_modified_counter_values[0]_carry_eqn = QB1L71;
QB1_power_modified_counter_values[0]_lut_out = QB1_power_modified_counter_values[0] $ (A1L91Q & !QB1_power_modified_counter_values[0]_carry_eqn);
QB1_power_modified_counter_values[0] = DFFEA(QB1_power_modified_counter_values[0]_lut_out, XB1__clk0, !rst_i, , , , );

--QB1L2 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|countera0~COUT
--operation mode is arithmetic

QB1L2 = CARRY(!QB1L71 # !A1L91Q);


--QB1_power_modified_counter_values[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|power_modified_counter_values[1]
--operation mode is arithmetic

QB1_power_modified_counter_values[1]_carry_eqn = QB1L2;
QB1_power_modified_counter_values[1]_lut_out = QB1_power_modified_counter_values[1] $ (QB1_power_modified_counter_values[0] & !QB1_power_modified_counter_values[1]_carry_eqn);
QB1_power_modified_counter_values[1] = DFFEA(QB1_power_modified_counter_values[1]_lut_out, XB1__clk0, !rst_i, , , , );

--QB1L4 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|countera1~COUT
--operation mode is arithmetic

QB1L4 = CARRY(!QB1_power_modified_counter_values[0] & !QB1L2);


--QB1_power_modified_counter_values[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|power_modified_counter_values[2]
--operation mode is arithmetic

QB1_power_modified_counter_values[2]_carry_eqn = QB1L4;
QB1_power_modified_counter_values[2]_lut_out = QB1_power_modified_counter_values[2] $ (QB1_power_modified_counter_values[1] & QB1_power_modified_counter_values[2]_carry_eqn);
QB1_power_modified_counter_values[2] = DFFEA(QB1_power_modified_counter_values[2]_lut_out, XB1__clk0, !rst_i, , , , );

--QB1L6 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|countera2~COUT
--operation mode is arithmetic

QB1L6 = CARRY(QB1_power_modified_counter_values[1] # !QB1L4);


--QB1_power_modified_counter_values[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|power_modified_counter_values[3]
--operation mode is arithmetic

QB1_power_modified_counter_values[3]_carry_eqn = QB1L6;
QB1_power_modified_counter_values[3]_lut_out = QB1_power_modified_counter_values[3] $ (QB1_power_modified_counter_values[2] & !QB1_power_modified_counter_values[3]_carry_eqn);
QB1_power_modified_counter_values[3] = DFFEA(QB1_power_modified_counter_values[3]_lut_out, XB1__clk0, !rst_i, , , , );

--QB1L8 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|countera3~COUT
--operation mode is arithmetic

QB1L8 = CARRY(!QB1_power_modified_counter_values[2] & !QB1L6);


--QB1_power_modified_counter_values[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|power_modified_counter_values[4]
--operation mode is arithmetic

QB1_power_modified_counter_values[4]_carry_eqn = QB1L8;
QB1_power_modified_counter_values[4]_lut_out = QB1_power_modified_counter_values[4] $ (QB1_power_modified_counter_values[3] & QB1_power_modified_counter_values[4]_carry_eqn);
QB1_power_modified_counter_values[4] = DFFEA(QB1_power_modified_counter_values[4]_lut_out, XB1__clk0, !rst_i, , , , );

--QB1L01 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|countera4~COUT
--operation mode is arithmetic

QB1L01 = CARRY(QB1_power_modified_counter_values[3] # !QB1L8);


--QB1_power_modified_counter_values[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|power_modified_counter_values[5]
--operation mode is arithmetic

QB1_power_modified_counter_values[5]_carry_eqn = QB1L01;
QB1_power_modified_counter_values[5]_lut_out = QB1_power_modified_counter_values[5] $ (QB1_power_modified_counter_values[4] & !QB1_power_modified_counter_values[5]_carry_eqn);
QB1_power_modified_counter_values[5] = DFFEA(QB1_power_modified_counter_values[5]_lut_out, XB1__clk0, !rst_i, , , , );

--QB1L21 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|countera5~COUT
--operation mode is arithmetic

QB1L21 = CARRY(!QB1_power_modified_counter_values[4] & !QB1L01);


--QB1_power_modified_counter_values[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|power_modified_counter_values[6]
--operation mode is arithmetic

QB1_power_modified_counter_values[6]_carry_eqn = QB1L21;
QB1_power_modified_counter_values[6]_lut_out = QB1_power_modified_counter_values[6] $ (QB1_power_modified_counter_values[5] & QB1_power_modified_counter_values[6]_carry_eqn);
QB1_power_modified_counter_values[6] = DFFEA(QB1_power_modified_counter_values[6]_lut_out, XB1__clk0, !rst_i, , , , );

--QB1L41 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|countera6~COUT
--operation mode is arithmetic

QB1L41 = CARRY(QB1_power_modified_counter_values[5] # !QB1L21);


--QB1_power_modified_counter_values[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|power_modified_counter_values[7]
--operation mode is normal

QB1_power_modified_counter_values[7]_carry_eqn = QB1L41;
QB1_power_modified_counter_values[7]_lut_out = QB1_power_modified_counter_values[7] $ !QB1_power_modified_counter_values[7]_carry_eqn;
QB1_power_modified_counter_values[7] = DFFEA(QB1_power_modified_counter_values[7]_lut_out, XB1__clk0, !rst_i, , , , );


--QB1_parity is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|parity
--operation mode is arithmetic

QB1_parity_lut_out = A1L91Q $ QB1_parity;
QB1_parity = DFFEA(QB1_parity_lut_out, XB1__clk0, !rst_i, , , , );

--QB1L71 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3|parity~COUT
--operation mode is arithmetic

QB1L71 = CARRY(A1L91Q & QB1_parity);


--XB1__clk0 is fibre_rx_pll:i_pll|altpll:altpll_component|_clk0
XB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(clk_i), .INCLK(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));


--A1L7 is altera_internal_jtag~TDO
A1L7 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !F1L3Q);

--A1L8 is altera_internal_jtag~TMSUTAP
A1L8 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !F1L3Q);

--A1L6 is altera_internal_jtag~TCKUTAP
A1L6 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !F1L3Q);

--altera_internal_jtag is altera_internal_jtag
altera_internal_jtag = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !F1L3Q);

--A1L5 is altera_internal_jtag~SHIFTUSER
A1L5 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !F1L3Q);

--A1L3 is altera_internal_jtag~CLKDRUSER
A1L3 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !F1L3Q);

--A1L9 is altera_internal_jtag~UPDATEUSER
A1L9 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !F1L3Q);


--N01_safe_q[5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_28|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is normal

N01_safe_q[5]_carry_eqn = N01L11;
N01_safe_q[5]_lut_out = N01_safe_q[5] $ N01_safe_q[5]_carry_eqn;
N01_safe_q[5] = DFFEA(N01_safe_q[5]_lut_out, HB1L6952, !HB1L7652, , , , );


--N01_safe_q[4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_28|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N01_safe_q[4]_carry_eqn = N01L9;
N01_safe_q[4]_lut_out = N01_safe_q[4] $ !N01_safe_q[4]_carry_eqn;
N01_safe_q[4] = DFFEA(N01_safe_q[4]_lut_out, HB1L6952, !HB1L7652, , , , );

--N01L11 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_28|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N01L11 = CARRY(N01_safe_q[4] & !N01L9);


--N01_safe_q[3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_28|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N01_safe_q[3]_carry_eqn = N01L7;
N01_safe_q[3]_lut_out = N01_safe_q[3] $ N01_safe_q[3]_carry_eqn;
N01_safe_q[3] = DFFEA(N01_safe_q[3]_lut_out, HB1L6952, !HB1L7652, , , , );

--N01L9 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_28|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N01L9 = CARRY(!N01L7 # !N01_safe_q[3]);


--N01_safe_q[2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_28|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N01_safe_q[2]_carry_eqn = N01L5;
N01_safe_q[2]_lut_out = N01_safe_q[2] $ !N01_safe_q[2]_carry_eqn;
N01_safe_q[2] = DFFEA(N01_safe_q[2]_lut_out, HB1L6952, !HB1L7652, , , , );

--N01L7 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_28|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N01L7 = CARRY(N01_safe_q[2] & !N01L5);


--N01_safe_q[1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_28|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N01_safe_q[1]_carry_eqn = N01L3;
N01_safe_q[1]_lut_out = N01_safe_q[1] $ N01_safe_q[1]_carry_eqn;
N01_safe_q[1] = DFFEA(N01_safe_q[1]_lut_out, HB1L6952, !HB1L7652, , , , );

--N01L5 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_28|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N01L5 = CARRY(!N01L3 # !N01_safe_q[1]);


--N01_safe_q[0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_28|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N01_safe_q[0]_lut_out = !N01_safe_q[0];
N01_safe_q[0] = DFFEA(N01_safe_q[0]_lut_out, HB1L6952, !HB1L7652, , , , );

--N01L3 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_28|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N01L3 = CARRY(N01_safe_q[0]);


--N11_safe_q[5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_27|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is normal

N11_safe_q[5]_carry_eqn = N11L11;
N11_safe_q[5]_lut_out = N11_safe_q[5] $ N11_safe_q[5]_carry_eqn;
N11_safe_q[5] = DFFEA(N11_safe_q[5]_lut_out, HB1L2952, !HB1L7652, , , , );


--N11_safe_q[4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_27|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N11_safe_q[4]_carry_eqn = N11L9;
N11_safe_q[4]_lut_out = N11_safe_q[4] $ !N11_safe_q[4]_carry_eqn;
N11_safe_q[4] = DFFEA(N11_safe_q[4]_lut_out, HB1L2952, !HB1L7652, , , , );

--N11L11 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_27|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N11L11 = CARRY(N11_safe_q[4] & !N11L9);


--N11_safe_q[3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_27|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N11_safe_q[3]_carry_eqn = N11L7;
N11_safe_q[3]_lut_out = N11_safe_q[3] $ N11_safe_q[3]_carry_eqn;
N11_safe_q[3] = DFFEA(N11_safe_q[3]_lut_out, HB1L2952, !HB1L7652, , , , );

--N11L9 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_27|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N11L9 = CARRY(!N11L7 # !N11_safe_q[3]);


--N11_safe_q[2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_27|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N11_safe_q[2]_carry_eqn = N11L5;
N11_safe_q[2]_lut_out = N11_safe_q[2] $ !N11_safe_q[2]_carry_eqn;
N11_safe_q[2] = DFFEA(N11_safe_q[2]_lut_out, HB1L2952, !HB1L7652, , , , );

--N11L7 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_27|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N11L7 = CARRY(N11_safe_q[2] & !N11L5);


--N11_safe_q[1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_27|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N11_safe_q[1]_carry_eqn = N11L3;
N11_safe_q[1]_lut_out = N11_safe_q[1] $ N11_safe_q[1]_carry_eqn;
N11_safe_q[1] = DFFEA(N11_safe_q[1]_lut_out, HB1L2952, !HB1L7652, , , , );

--N11L5 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_27|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N11L5 = CARRY(!N11L3 # !N11_safe_q[1]);


--N11_safe_q[0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_27|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N11_safe_q[0]_lut_out = !N11_safe_q[0];
N11_safe_q[0] = DFFEA(N11_safe_q[0]_lut_out, HB1L2952, !HB1L7652, , , , );

--N11L3 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_27|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N11L3 = CARRY(N11_safe_q[0]);


--N7_safe_q[31] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

N7_safe_q[31]_carry_eqn = N7L36;
N7_safe_q[31]_lut_out = N7_safe_q[31] $ (A1L101Q & N7_safe_q[31]_carry_eqn);
N7_safe_q[31]_reg_input = !rst_count & N7_safe_q[31]_lut_out;
N7_safe_q[31] = DFFEA(N7_safe_q[31]_reg_input, clk_i, !rst_i, , , , );


--N7_safe_q[30] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

N7_safe_q[30]_carry_eqn = N7L16;
N7_safe_q[30]_lut_out = N7_safe_q[30] $ (A1L101Q & !N7_safe_q[30]_carry_eqn);
N7_safe_q[30]_reg_input = !rst_count & N7_safe_q[30]_lut_out;
N7_safe_q[30] = DFFEA(N7_safe_q[30]_reg_input, clk_i, !rst_i, , , , );

--N7L36 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

N7L36 = CARRY(N7_safe_q[30] & !N7L16);


--N7_safe_q[29] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

N7_safe_q[29]_carry_eqn = N7L95;
N7_safe_q[29]_lut_out = N7_safe_q[29] $ (A1L101Q & N7_safe_q[29]_carry_eqn);
N7_safe_q[29]_reg_input = !rst_count & N7_safe_q[29]_lut_out;
N7_safe_q[29] = DFFEA(N7_safe_q[29]_reg_input, clk_i, !rst_i, , , , );

--N7L16 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

N7L16 = CARRY(!N7L95 # !N7_safe_q[29]);


--N7_safe_q[28] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

N7_safe_q[28]_carry_eqn = N7L75;
N7_safe_q[28]_lut_out = N7_safe_q[28] $ (A1L101Q & !N7_safe_q[28]_carry_eqn);
N7_safe_q[28]_reg_input = !rst_count & N7_safe_q[28]_lut_out;
N7_safe_q[28] = DFFEA(N7_safe_q[28]_reg_input, clk_i, !rst_i, , , , );

--N7L95 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

N7L95 = CARRY(N7_safe_q[28] & !N7L75);


--N7_safe_q[27] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

N7_safe_q[27]_carry_eqn = N7L55;
N7_safe_q[27]_lut_out = N7_safe_q[27] $ (A1L101Q & N7_safe_q[27]_carry_eqn);
N7_safe_q[27]_reg_input = !rst_count & N7_safe_q[27]_lut_out;
N7_safe_q[27] = DFFEA(N7_safe_q[27]_reg_input, clk_i, !rst_i, , , , );

--N7L75 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

N7L75 = CARRY(!N7L55 # !N7_safe_q[27]);


--N7_safe_q[26] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

N7_safe_q[26]_carry_eqn = N7L35;
N7_safe_q[26]_lut_out = N7_safe_q[26] $ (A1L101Q & !N7_safe_q[26]_carry_eqn);
N7_safe_q[26]_reg_input = !rst_count & N7_safe_q[26]_lut_out;
N7_safe_q[26] = DFFEA(N7_safe_q[26]_reg_input, clk_i, !rst_i, , , , );

--N7L55 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

N7L55 = CARRY(N7_safe_q[26] & !N7L35);


--N7_safe_q[25] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

N7_safe_q[25]_carry_eqn = N7L15;
N7_safe_q[25]_lut_out = N7_safe_q[25] $ (A1L101Q & N7_safe_q[25]_carry_eqn);
N7_safe_q[25]_reg_input = !rst_count & N7_safe_q[25]_lut_out;
N7_safe_q[25] = DFFEA(N7_safe_q[25]_reg_input, clk_i, !rst_i, , , , );

--N7L35 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

N7L35 = CARRY(!N7L15 # !N7_safe_q[25]);


--N7_safe_q[24] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

N7_safe_q[24]_carry_eqn = N7L94;
N7_safe_q[24]_lut_out = N7_safe_q[24] $ (A1L101Q & !N7_safe_q[24]_carry_eqn);
N7_safe_q[24]_reg_input = !rst_count & N7_safe_q[24]_lut_out;
N7_safe_q[24] = DFFEA(N7_safe_q[24]_reg_input, clk_i, !rst_i, , , , );

--N7L15 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

N7L15 = CARRY(N7_safe_q[24] & !N7L94);


--N7_safe_q[23] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

N7_safe_q[23]_carry_eqn = N7L74;
N7_safe_q[23]_lut_out = N7_safe_q[23] $ (A1L101Q & N7_safe_q[23]_carry_eqn);
N7_safe_q[23]_reg_input = !rst_count & N7_safe_q[23]_lut_out;
N7_safe_q[23] = DFFEA(N7_safe_q[23]_reg_input, clk_i, !rst_i, , , , );

--N7L94 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

N7L94 = CARRY(!N7L74 # !N7_safe_q[23]);


--N7_safe_q[22] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

N7_safe_q[22]_carry_eqn = N7L54;
N7_safe_q[22]_lut_out = N7_safe_q[22] $ (A1L101Q & !N7_safe_q[22]_carry_eqn);
N7_safe_q[22]_reg_input = !rst_count & N7_safe_q[22]_lut_out;
N7_safe_q[22] = DFFEA(N7_safe_q[22]_reg_input, clk_i, !rst_i, , , , );

--N7L74 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

N7L74 = CARRY(N7_safe_q[22] & !N7L54);


--N7_safe_q[21] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

N7_safe_q[21]_carry_eqn = N7L34;
N7_safe_q[21]_lut_out = N7_safe_q[21] $ (A1L101Q & N7_safe_q[21]_carry_eqn);
N7_safe_q[21]_reg_input = !rst_count & N7_safe_q[21]_lut_out;
N7_safe_q[21] = DFFEA(N7_safe_q[21]_reg_input, clk_i, !rst_i, , , , );

--N7L54 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

N7L54 = CARRY(!N7L34 # !N7_safe_q[21]);


--N7_safe_q[20] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

N7_safe_q[20]_carry_eqn = N7L14;
N7_safe_q[20]_lut_out = N7_safe_q[20] $ (A1L101Q & !N7_safe_q[20]_carry_eqn);
N7_safe_q[20]_reg_input = !rst_count & N7_safe_q[20]_lut_out;
N7_safe_q[20] = DFFEA(N7_safe_q[20]_reg_input, clk_i, !rst_i, , , , );

--N7L34 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

N7L34 = CARRY(N7_safe_q[20] & !N7L14);


--N7_safe_q[19] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

N7_safe_q[19]_carry_eqn = N7L93;
N7_safe_q[19]_lut_out = N7_safe_q[19] $ (A1L101Q & N7_safe_q[19]_carry_eqn);
N7_safe_q[19]_reg_input = !rst_count & N7_safe_q[19]_lut_out;
N7_safe_q[19] = DFFEA(N7_safe_q[19]_reg_input, clk_i, !rst_i, , , , );

--N7L14 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

N7L14 = CARRY(!N7L93 # !N7_safe_q[19]);


--N7_safe_q[18] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

N7_safe_q[18]_carry_eqn = N7L73;
N7_safe_q[18]_lut_out = N7_safe_q[18] $ (A1L101Q & !N7_safe_q[18]_carry_eqn);
N7_safe_q[18]_reg_input = !rst_count & N7_safe_q[18]_lut_out;
N7_safe_q[18] = DFFEA(N7_safe_q[18]_reg_input, clk_i, !rst_i, , , , );

--N7L93 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

N7L93 = CARRY(N7_safe_q[18] & !N7L73);


--N7_safe_q[17] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

N7_safe_q[17]_carry_eqn = N7L53;
N7_safe_q[17]_lut_out = N7_safe_q[17] $ (A1L101Q & N7_safe_q[17]_carry_eqn);
N7_safe_q[17]_reg_input = !rst_count & N7_safe_q[17]_lut_out;
N7_safe_q[17] = DFFEA(N7_safe_q[17]_reg_input, clk_i, !rst_i, , , , );

--N7L73 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

N7L73 = CARRY(!N7L53 # !N7_safe_q[17]);


--N7_safe_q[16] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

N7_safe_q[16]_carry_eqn = N7L33;
N7_safe_q[16]_lut_out = N7_safe_q[16] $ (A1L101Q & !N7_safe_q[16]_carry_eqn);
N7_safe_q[16]_reg_input = !rst_count & N7_safe_q[16]_lut_out;
N7_safe_q[16] = DFFEA(N7_safe_q[16]_reg_input, clk_i, !rst_i, , , , );

--N7L53 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

N7L53 = CARRY(N7_safe_q[16] & !N7L33);


--N7_safe_q[15] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

N7_safe_q[15]_carry_eqn = N7L13;
N7_safe_q[15]_lut_out = N7_safe_q[15] $ (A1L101Q & N7_safe_q[15]_carry_eqn);
N7_safe_q[15]_reg_input = !rst_count & N7_safe_q[15]_lut_out;
N7_safe_q[15] = DFFEA(N7_safe_q[15]_reg_input, clk_i, !rst_i, , , , );

--N7L33 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

N7L33 = CARRY(!N7L13 # !N7_safe_q[15]);


--N7_safe_q[14] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

N7_safe_q[14]_carry_eqn = N7L92;
N7_safe_q[14]_lut_out = N7_safe_q[14] $ (A1L101Q & !N7_safe_q[14]_carry_eqn);
N7_safe_q[14]_reg_input = !rst_count & N7_safe_q[14]_lut_out;
N7_safe_q[14] = DFFEA(N7_safe_q[14]_reg_input, clk_i, !rst_i, , , , );

--N7L13 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

N7L13 = CARRY(N7_safe_q[14] & !N7L92);


--N7_safe_q[13] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

N7_safe_q[13]_carry_eqn = N7L72;
N7_safe_q[13]_lut_out = N7_safe_q[13] $ (A1L101Q & N7_safe_q[13]_carry_eqn);
N7_safe_q[13]_reg_input = !rst_count & N7_safe_q[13]_lut_out;
N7_safe_q[13] = DFFEA(N7_safe_q[13]_reg_input, clk_i, !rst_i, , , , );

--N7L92 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

N7L92 = CARRY(!N7L72 # !N7_safe_q[13]);


--N7_safe_q[12] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

N7_safe_q[12]_carry_eqn = N7L52;
N7_safe_q[12]_lut_out = N7_safe_q[12] $ (A1L101Q & !N7_safe_q[12]_carry_eqn);
N7_safe_q[12]_reg_input = !rst_count & N7_safe_q[12]_lut_out;
N7_safe_q[12] = DFFEA(N7_safe_q[12]_reg_input, clk_i, !rst_i, , , , );

--N7L72 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

N7L72 = CARRY(N7_safe_q[12] & !N7L52);


--N7_safe_q[11] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

N7_safe_q[11]_carry_eqn = N7L32;
N7_safe_q[11]_lut_out = N7_safe_q[11] $ (A1L101Q & N7_safe_q[11]_carry_eqn);
N7_safe_q[11]_reg_input = !rst_count & N7_safe_q[11]_lut_out;
N7_safe_q[11] = DFFEA(N7_safe_q[11]_reg_input, clk_i, !rst_i, , , , );

--N7L52 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

N7L52 = CARRY(!N7L32 # !N7_safe_q[11]);


--N7_safe_q[10] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

N7_safe_q[10]_carry_eqn = N7L12;
N7_safe_q[10]_lut_out = N7_safe_q[10] $ (A1L101Q & !N7_safe_q[10]_carry_eqn);
N7_safe_q[10]_reg_input = !rst_count & N7_safe_q[10]_lut_out;
N7_safe_q[10] = DFFEA(N7_safe_q[10]_reg_input, clk_i, !rst_i, , , , );

--N7L32 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

N7L32 = CARRY(N7_safe_q[10] & !N7L12);


--N7_safe_q[9] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

N7_safe_q[9]_carry_eqn = N7L91;
N7_safe_q[9]_lut_out = N7_safe_q[9] $ (A1L101Q & N7_safe_q[9]_carry_eqn);
N7_safe_q[9]_reg_input = !rst_count & N7_safe_q[9]_lut_out;
N7_safe_q[9] = DFFEA(N7_safe_q[9]_reg_input, clk_i, !rst_i, , , , );

--N7L12 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

N7L12 = CARRY(!N7L91 # !N7_safe_q[9]);


--N7_safe_q[8] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

N7_safe_q[8]_carry_eqn = N7L71;
N7_safe_q[8]_lut_out = N7_safe_q[8] $ (A1L101Q & !N7_safe_q[8]_carry_eqn);
N7_safe_q[8]_reg_input = !rst_count & N7_safe_q[8]_lut_out;
N7_safe_q[8] = DFFEA(N7_safe_q[8]_reg_input, clk_i, !rst_i, , , , );

--N7L91 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

N7L91 = CARRY(N7_safe_q[8] & !N7L71);


--N7_safe_q[7] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N7_safe_q[7]_carry_eqn = N7L51;
N7_safe_q[7]_lut_out = N7_safe_q[7] $ (A1L101Q & N7_safe_q[7]_carry_eqn);
N7_safe_q[7]_reg_input = !rst_count & N7_safe_q[7]_lut_out;
N7_safe_q[7] = DFFEA(N7_safe_q[7]_reg_input, clk_i, !rst_i, , , , );

--N7L71 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N7L71 = CARRY(!N7L51 # !N7_safe_q[7]);


--N7_safe_q[6] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N7_safe_q[6]_carry_eqn = N7L31;
N7_safe_q[6]_lut_out = N7_safe_q[6] $ (A1L101Q & !N7_safe_q[6]_carry_eqn);
N7_safe_q[6]_reg_input = !rst_count & N7_safe_q[6]_lut_out;
N7_safe_q[6] = DFFEA(N7_safe_q[6]_reg_input, clk_i, !rst_i, , , , );

--N7L51 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N7L51 = CARRY(N7_safe_q[6] & !N7L31);


--N7_safe_q[5] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N7_safe_q[5]_carry_eqn = N7L11;
N7_safe_q[5]_lut_out = N7_safe_q[5] $ (A1L101Q & N7_safe_q[5]_carry_eqn);
N7_safe_q[5]_reg_input = !rst_count & N7_safe_q[5]_lut_out;
N7_safe_q[5] = DFFEA(N7_safe_q[5]_reg_input, clk_i, !rst_i, , , , );

--N7L31 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N7L31 = CARRY(!N7L11 # !N7_safe_q[5]);


--N7_safe_q[4] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N7_safe_q[4]_carry_eqn = N7L9;
N7_safe_q[4]_lut_out = N7_safe_q[4] $ (A1L101Q & !N7_safe_q[4]_carry_eqn);
N7_safe_q[4]_reg_input = !rst_count & N7_safe_q[4]_lut_out;
N7_safe_q[4] = DFFEA(N7_safe_q[4]_reg_input, clk_i, !rst_i, , , , );

--N7L11 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N7L11 = CARRY(N7_safe_q[4] & !N7L9);


--N7_safe_q[3] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N7_safe_q[3]_carry_eqn = N7L7;
N7_safe_q[3]_lut_out = N7_safe_q[3] $ (A1L101Q & N7_safe_q[3]_carry_eqn);
N7_safe_q[3]_reg_input = !rst_count & N7_safe_q[3]_lut_out;
N7_safe_q[3] = DFFEA(N7_safe_q[3]_reg_input, clk_i, !rst_i, , , , );

--N7L9 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N7L9 = CARRY(!N7L7 # !N7_safe_q[3]);


--N7_safe_q[2] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N7_safe_q[2]_carry_eqn = N7L5;
N7_safe_q[2]_lut_out = N7_safe_q[2] $ (A1L101Q & !N7_safe_q[2]_carry_eqn);
N7_safe_q[2]_reg_input = !rst_count & N7_safe_q[2]_lut_out;
N7_safe_q[2] = DFFEA(N7_safe_q[2]_reg_input, clk_i, !rst_i, , , , );

--N7L7 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N7L7 = CARRY(N7_safe_q[2] & !N7L5);


--N7_safe_q[1] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N7_safe_q[1]_carry_eqn = N7L3;
N7_safe_q[1]_lut_out = N7_safe_q[1] $ (A1L101Q & N7_safe_q[1]_carry_eqn);
N7_safe_q[1]_reg_input = !rst_count & N7_safe_q[1]_lut_out;
N7_safe_q[1] = DFFEA(N7_safe_q[1]_reg_input, clk_i, !rst_i, , , , );

--N7L5 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N7L5 = CARRY(!N7L3 # !N7_safe_q[1]);


--N7_safe_q[0] is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N7_safe_q[0]_lut_out = N7_safe_q[0] $ A1L101Q;
N7_safe_q[0]_reg_input = !rst_count & N7_safe_q[0]_lut_out;
N7_safe_q[0] = DFFEA(N7_safe_q[0]_reg_input, clk_i, !rst_i, , , , );

--N7L3 is lpm_counter:count_rtl_26|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N7L3 = CARRY(N7_safe_q[0]);


--N6_safe_q[31] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[31]
--operation mode is normal

N6_safe_q[31]_carry_eqn = N6L36;
N6_safe_q[31]_lut_out = N6_safe_q[31] $ N6_safe_q[31]_carry_eqn;
N6_safe_q[31]_reg_input = !reduce_nor_165 & N6_safe_q[31]_lut_out;
N6_safe_q[31] = DFFEA(N6_safe_q[31]_reg_input, XB1__clk0, !rst_i, , A1L04, , );


--N6_safe_q[30] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[30]
--operation mode is arithmetic

N6_safe_q[30]_carry_eqn = N6L16;
N6_safe_q[30]_lut_out = N6_safe_q[30] $ !N6_safe_q[30]_carry_eqn;
N6_safe_q[30]_reg_input = !reduce_nor_165 & N6_safe_q[30]_lut_out;
N6_safe_q[30] = DFFEA(N6_safe_q[30]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L36 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

N6L36 = CARRY(N6_safe_q[30] & !N6L16);


--N6_safe_q[29] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[29]
--operation mode is arithmetic

N6_safe_q[29]_carry_eqn = N6L95;
N6_safe_q[29]_lut_out = N6_safe_q[29] $ N6_safe_q[29]_carry_eqn;
N6_safe_q[29]_reg_input = !reduce_nor_165 & N6_safe_q[29]_lut_out;
N6_safe_q[29] = DFFEA(N6_safe_q[29]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L16 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

N6L16 = CARRY(!N6L95 # !N6_safe_q[29]);


--N6_safe_q[28] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[28]
--operation mode is arithmetic

N6_safe_q[28]_carry_eqn = N6L75;
N6_safe_q[28]_lut_out = N6_safe_q[28] $ !N6_safe_q[28]_carry_eqn;
N6_safe_q[28]_reg_input = !reduce_nor_165 & N6_safe_q[28]_lut_out;
N6_safe_q[28] = DFFEA(N6_safe_q[28]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L95 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

N6L95 = CARRY(N6_safe_q[28] & !N6L75);


--N6_safe_q[27] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[27]
--operation mode is arithmetic

N6_safe_q[27]_carry_eqn = N6L55;
N6_safe_q[27]_lut_out = N6_safe_q[27] $ N6_safe_q[27]_carry_eqn;
N6_safe_q[27]_reg_input = !reduce_nor_165 & N6_safe_q[27]_lut_out;
N6_safe_q[27] = DFFEA(N6_safe_q[27]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L75 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

N6L75 = CARRY(!N6L55 # !N6_safe_q[27]);


--N6_safe_q[26] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[26]
--operation mode is arithmetic

N6_safe_q[26]_carry_eqn = N6L35;
N6_safe_q[26]_lut_out = N6_safe_q[26] $ !N6_safe_q[26]_carry_eqn;
N6_safe_q[26]_reg_input = !reduce_nor_165 & N6_safe_q[26]_lut_out;
N6_safe_q[26] = DFFEA(N6_safe_q[26]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L55 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

N6L55 = CARRY(N6_safe_q[26] & !N6L35);


--N6_safe_q[25] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[25]
--operation mode is arithmetic

N6_safe_q[25]_carry_eqn = N6L15;
N6_safe_q[25]_lut_out = N6_safe_q[25] $ N6_safe_q[25]_carry_eqn;
N6_safe_q[25]_reg_input = !reduce_nor_165 & N6_safe_q[25]_lut_out;
N6_safe_q[25] = DFFEA(N6_safe_q[25]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L35 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

N6L35 = CARRY(!N6L15 # !N6_safe_q[25]);


--N6_safe_q[24] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[24]
--operation mode is arithmetic

N6_safe_q[24]_carry_eqn = N6L94;
N6_safe_q[24]_lut_out = N6_safe_q[24] $ !N6_safe_q[24]_carry_eqn;
N6_safe_q[24]_reg_input = !reduce_nor_165 & N6_safe_q[24]_lut_out;
N6_safe_q[24] = DFFEA(N6_safe_q[24]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L15 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

N6L15 = CARRY(N6_safe_q[24] & !N6L94);


--N6_safe_q[23] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[23]
--operation mode is arithmetic

N6_safe_q[23]_carry_eqn = N6L74;
N6_safe_q[23]_lut_out = N6_safe_q[23] $ N6_safe_q[23]_carry_eqn;
N6_safe_q[23]_reg_input = !reduce_nor_165 & N6_safe_q[23]_lut_out;
N6_safe_q[23] = DFFEA(N6_safe_q[23]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L94 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

N6L94 = CARRY(!N6L74 # !N6_safe_q[23]);


--N6_safe_q[22] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[22]
--operation mode is arithmetic

N6_safe_q[22]_carry_eqn = N6L54;
N6_safe_q[22]_lut_out = N6_safe_q[22] $ !N6_safe_q[22]_carry_eqn;
N6_safe_q[22]_reg_input = !reduce_nor_165 & N6_safe_q[22]_lut_out;
N6_safe_q[22] = DFFEA(N6_safe_q[22]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L74 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

N6L74 = CARRY(N6_safe_q[22] & !N6L54);


--N6_safe_q[21] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[21]
--operation mode is arithmetic

N6_safe_q[21]_carry_eqn = N6L34;
N6_safe_q[21]_lut_out = N6_safe_q[21] $ N6_safe_q[21]_carry_eqn;
N6_safe_q[21]_reg_input = !reduce_nor_165 & N6_safe_q[21]_lut_out;
N6_safe_q[21] = DFFEA(N6_safe_q[21]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L54 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

N6L54 = CARRY(!N6L34 # !N6_safe_q[21]);


--N6_safe_q[20] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[20]
--operation mode is arithmetic

N6_safe_q[20]_carry_eqn = N6L14;
N6_safe_q[20]_lut_out = N6_safe_q[20] $ !N6_safe_q[20]_carry_eqn;
N6_safe_q[20]_reg_input = !reduce_nor_165 & N6_safe_q[20]_lut_out;
N6_safe_q[20] = DFFEA(N6_safe_q[20]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L34 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

N6L34 = CARRY(N6_safe_q[20] & !N6L14);


--N6_safe_q[19] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[19]
--operation mode is arithmetic

N6_safe_q[19]_carry_eqn = N6L93;
N6_safe_q[19]_lut_out = N6_safe_q[19] $ N6_safe_q[19]_carry_eqn;
N6_safe_q[19]_reg_input = !reduce_nor_165 & N6_safe_q[19]_lut_out;
N6_safe_q[19] = DFFEA(N6_safe_q[19]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L14 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

N6L14 = CARRY(!N6L93 # !N6_safe_q[19]);


--N6_safe_q[18] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[18]
--operation mode is arithmetic

N6_safe_q[18]_carry_eqn = N6L73;
N6_safe_q[18]_lut_out = N6_safe_q[18] $ !N6_safe_q[18]_carry_eqn;
N6_safe_q[18]_reg_input = !reduce_nor_165 & N6_safe_q[18]_lut_out;
N6_safe_q[18] = DFFEA(N6_safe_q[18]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L93 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

N6L93 = CARRY(N6_safe_q[18] & !N6L73);


--N6_safe_q[17] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[17]
--operation mode is arithmetic

N6_safe_q[17]_carry_eqn = N6L53;
N6_safe_q[17]_lut_out = N6_safe_q[17] $ N6_safe_q[17]_carry_eqn;
N6_safe_q[17]_reg_input = !reduce_nor_165 & N6_safe_q[17]_lut_out;
N6_safe_q[17] = DFFEA(N6_safe_q[17]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L73 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

N6L73 = CARRY(!N6L53 # !N6_safe_q[17]);


--N6_safe_q[16] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[16]
--operation mode is arithmetic

N6_safe_q[16]_carry_eqn = N6L33;
N6_safe_q[16]_lut_out = N6_safe_q[16] $ !N6_safe_q[16]_carry_eqn;
N6_safe_q[16]_reg_input = !reduce_nor_165 & N6_safe_q[16]_lut_out;
N6_safe_q[16] = DFFEA(N6_safe_q[16]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L53 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

N6L53 = CARRY(N6_safe_q[16] & !N6L33);


--N6_safe_q[15] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[15]
--operation mode is arithmetic

N6_safe_q[15]_carry_eqn = N6L13;
N6_safe_q[15]_lut_out = N6_safe_q[15] $ N6_safe_q[15]_carry_eqn;
N6_safe_q[15]_reg_input = !reduce_nor_165 & N6_safe_q[15]_lut_out;
N6_safe_q[15] = DFFEA(N6_safe_q[15]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L33 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

N6L33 = CARRY(!N6L13 # !N6_safe_q[15]);


--N6_safe_q[14] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[14]
--operation mode is arithmetic

N6_safe_q[14]_carry_eqn = N6L92;
N6_safe_q[14]_lut_out = N6_safe_q[14] $ !N6_safe_q[14]_carry_eqn;
N6_safe_q[14]_reg_input = !reduce_nor_165 & N6_safe_q[14]_lut_out;
N6_safe_q[14] = DFFEA(N6_safe_q[14]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L13 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

N6L13 = CARRY(N6_safe_q[14] & !N6L92);


--N6_safe_q[13] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[13]
--operation mode is arithmetic

N6_safe_q[13]_carry_eqn = N6L72;
N6_safe_q[13]_lut_out = N6_safe_q[13] $ N6_safe_q[13]_carry_eqn;
N6_safe_q[13]_reg_input = !reduce_nor_165 & N6_safe_q[13]_lut_out;
N6_safe_q[13] = DFFEA(N6_safe_q[13]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L92 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

N6L92 = CARRY(!N6L72 # !N6_safe_q[13]);


--N6_safe_q[12] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[12]
--operation mode is arithmetic

N6_safe_q[12]_carry_eqn = N6L52;
N6_safe_q[12]_lut_out = N6_safe_q[12] $ !N6_safe_q[12]_carry_eqn;
N6_safe_q[12]_reg_input = !reduce_nor_165 & N6_safe_q[12]_lut_out;
N6_safe_q[12] = DFFEA(N6_safe_q[12]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L72 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

N6L72 = CARRY(N6_safe_q[12] & !N6L52);


--N6_safe_q[11] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[11]
--operation mode is arithmetic

N6_safe_q[11]_carry_eqn = N6L32;
N6_safe_q[11]_lut_out = N6_safe_q[11] $ N6_safe_q[11]_carry_eqn;
N6_safe_q[11]_reg_input = !reduce_nor_165 & N6_safe_q[11]_lut_out;
N6_safe_q[11] = DFFEA(N6_safe_q[11]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L52 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

N6L52 = CARRY(!N6L32 # !N6_safe_q[11]);


--N6_safe_q[10] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[10]
--operation mode is arithmetic

N6_safe_q[10]_carry_eqn = N6L12;
N6_safe_q[10]_lut_out = N6_safe_q[10] $ !N6_safe_q[10]_carry_eqn;
N6_safe_q[10]_reg_input = !reduce_nor_165 & N6_safe_q[10]_lut_out;
N6_safe_q[10] = DFFEA(N6_safe_q[10]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L32 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

N6L32 = CARRY(N6_safe_q[10] & !N6L12);


--N6_safe_q[9] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[9]
--operation mode is arithmetic

N6_safe_q[9]_carry_eqn = N6L91;
N6_safe_q[9]_lut_out = N6_safe_q[9] $ N6_safe_q[9]_carry_eqn;
N6_safe_q[9]_reg_input = !reduce_nor_165 & N6_safe_q[9]_lut_out;
N6_safe_q[9] = DFFEA(N6_safe_q[9]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L12 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

N6L12 = CARRY(!N6L91 # !N6_safe_q[9]);


--N6_safe_q[8] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

N6_safe_q[8]_carry_eqn = N6L71;
N6_safe_q[8]_lut_out = N6_safe_q[8] $ !N6_safe_q[8]_carry_eqn;
N6_safe_q[8]_reg_input = !reduce_nor_165 & N6_safe_q[8]_lut_out;
N6_safe_q[8] = DFFEA(N6_safe_q[8]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L91 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

N6L91 = CARRY(N6_safe_q[8] & !N6L71);


--N6_safe_q[7] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N6_safe_q[7]_carry_eqn = N6L51;
N6_safe_q[7]_lut_out = N6_safe_q[7] $ N6_safe_q[7]_carry_eqn;
N6_safe_q[7]_reg_input = !reduce_nor_165 & N6_safe_q[7]_lut_out;
N6_safe_q[7] = DFFEA(N6_safe_q[7]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L71 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N6L71 = CARRY(!N6L51 # !N6_safe_q[7]);


--N6_safe_q[6] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N6_safe_q[6]_carry_eqn = N6L31;
N6_safe_q[6]_lut_out = N6_safe_q[6] $ !N6_safe_q[6]_carry_eqn;
N6_safe_q[6]_reg_input = !reduce_nor_165 & N6_safe_q[6]_lut_out;
N6_safe_q[6] = DFFEA(N6_safe_q[6]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L51 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N6L51 = CARRY(N6_safe_q[6] & !N6L31);


--N6_safe_q[5] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N6_safe_q[5]_carry_eqn = N6L11;
N6_safe_q[5]_lut_out = N6_safe_q[5] $ N6_safe_q[5]_carry_eqn;
N6_safe_q[5]_reg_input = !reduce_nor_165 & N6_safe_q[5]_lut_out;
N6_safe_q[5] = DFFEA(N6_safe_q[5]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L31 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N6L31 = CARRY(!N6L11 # !N6_safe_q[5]);


--N6_safe_q[4] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N6_safe_q[4]_carry_eqn = N6L9;
N6_safe_q[4]_lut_out = N6_safe_q[4] $ !N6_safe_q[4]_carry_eqn;
N6_safe_q[4]_reg_input = !reduce_nor_165 & N6_safe_q[4]_lut_out;
N6_safe_q[4] = DFFEA(N6_safe_q[4]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L11 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N6L11 = CARRY(N6_safe_q[4] & !N6L9);


--N6_safe_q[3] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N6_safe_q[3]_carry_eqn = N6L7;
N6_safe_q[3]_lut_out = N6_safe_q[3] $ N6_safe_q[3]_carry_eqn;
N6_safe_q[3]_reg_input = !reduce_nor_165 & N6_safe_q[3]_lut_out;
N6_safe_q[3] = DFFEA(N6_safe_q[3]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L9 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N6L9 = CARRY(!N6L7 # !N6_safe_q[3]);


--N6_safe_q[2] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N6_safe_q[2]_carry_eqn = N6L5;
N6_safe_q[2]_lut_out = N6_safe_q[2] $ !N6_safe_q[2]_carry_eqn;
N6_safe_q[2]_reg_input = !reduce_nor_165 & N6_safe_q[2]_lut_out;
N6_safe_q[2] = DFFEA(N6_safe_q[2]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L7 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N6L7 = CARRY(N6_safe_q[2] & !N6L5);


--N6_safe_q[1] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N6_safe_q[1]_carry_eqn = N6L3;
N6_safe_q[1]_lut_out = N6_safe_q[1] $ N6_safe_q[1]_carry_eqn;
N6_safe_q[1]_reg_input = !reduce_nor_165 & N6_safe_q[1]_lut_out;
N6_safe_q[1] = DFFEA(N6_safe_q[1]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L5 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N6L5 = CARRY(!N6L3 # !N6_safe_q[1]);


--N6_safe_q[0] is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N6_safe_q[0]_lut_out = !N6_safe_q[0];
N6_safe_q[0]_reg_input = !reduce_nor_165 & N6_safe_q[0]_lut_out;
N6_safe_q[0] = DFFEA(N6_safe_q[0]_reg_input, XB1__clk0, !rst_i, , A1L04, , );

--N6L3 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N6L3 = CARRY(N6_safe_q[0]);


--N5_safe_q[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is normal

N5_safe_q[8]_carry_eqn = N5L71;
N5_safe_q[8]_lut_out = N5_safe_q[8] $ !N5_safe_q[8]_carry_eqn;
N5_safe_q[8] = DFFEA(N5_safe_q[8]_lut_out, !A1L3, !L1_acq_buf_read_reset, , L1_reduce_nor_9, , );


--N5_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N5_safe_q[7]_carry_eqn = N5L51;
N5_safe_q[7]_lut_out = N5_safe_q[7] $ N5_safe_q[7]_carry_eqn;
N5_safe_q[7] = DFFEA(N5_safe_q[7]_lut_out, !A1L3, !L1_acq_buf_read_reset, , L1_reduce_nor_9, , );

--N5L71 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N5L71 = CARRY(!N5L51 # !N5_safe_q[7]);


--N5_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N5_safe_q[6]_carry_eqn = N5L31;
N5_safe_q[6]_lut_out = N5_safe_q[6] $ !N5_safe_q[6]_carry_eqn;
N5_safe_q[6] = DFFEA(N5_safe_q[6]_lut_out, !A1L3, !L1_acq_buf_read_reset, , L1_reduce_nor_9, , );

--N5L51 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N5L51 = CARRY(N5_safe_q[6] & !N5L31);


--N5_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N5_safe_q[5]_carry_eqn = N5L11;
N5_safe_q[5]_lut_out = N5_safe_q[5] $ N5_safe_q[5]_carry_eqn;
N5_safe_q[5] = DFFEA(N5_safe_q[5]_lut_out, !A1L3, !L1_acq_buf_read_reset, , L1_reduce_nor_9, , );

--N5L31 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N5L31 = CARRY(!N5L11 # !N5_safe_q[5]);


--N5_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N5_safe_q[4]_carry_eqn = N5L9;
N5_safe_q[4]_lut_out = N5_safe_q[4] $ !N5_safe_q[4]_carry_eqn;
N5_safe_q[4] = DFFEA(N5_safe_q[4]_lut_out, !A1L3, !L1_acq_buf_read_reset, , L1_reduce_nor_9, , );

--N5L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N5L11 = CARRY(N5_safe_q[4] & !N5L9);


--N5_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N5_safe_q[3]_carry_eqn = N5L7;
N5_safe_q[3]_lut_out = N5_safe_q[3] $ N5_safe_q[3]_carry_eqn;
N5_safe_q[3] = DFFEA(N5_safe_q[3]_lut_out, !A1L3, !L1_acq_buf_read_reset, , L1_reduce_nor_9, , );

--N5L9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N5L9 = CARRY(!N5L7 # !N5_safe_q[3]);


--N5_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N5_safe_q[2]_carry_eqn = N5L5;
N5_safe_q[2]_lut_out = N5_safe_q[2] $ !N5_safe_q[2]_carry_eqn;
N5_safe_q[2] = DFFEA(N5_safe_q[2]_lut_out, !A1L3, !L1_acq_buf_read_reset, , L1_reduce_nor_9, , );

--N5L7 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N5L7 = CARRY(N5_safe_q[2] & !N5L5);


--N5_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N5_safe_q[1]_carry_eqn = N5L3;
N5_safe_q[1]_lut_out = N5_safe_q[1] $ N5_safe_q[1]_carry_eqn;
N5_safe_q[1] = DFFEA(N5_safe_q[1]_lut_out, !A1L3, !L1_acq_buf_read_reset, , L1_reduce_nor_9, , );

--N5L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N5L5 = CARRY(!N5L3 # !N5_safe_q[1]);


--N5_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N5_safe_q[0]_lut_out = !N5_safe_q[0];
N5_safe_q[0] = DFFEA(N5_safe_q[0]_lut_out, !A1L3, !L1_acq_buf_read_reset, , L1_reduce_nor_9, , );

--N5L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N5L3 = CARRY(N5_safe_q[0]);


--N4_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N4_safe_q[6]_carry_eqn = N4L31;
N4_safe_q[6]_lut_out = N4_safe_q[6] $ !N4_safe_q[6]_carry_eqn;
N4_safe_q[6]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[6]_lut_out);
N4_safe_q[6] = DFFEA(N4_safe_q[6]_sload_eqn, !A1L3, !L1L2, , , , );

--N4L51 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N4L51 = CARRY(N4_safe_q[6] & !N4L31);


--N4_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N4_safe_q[5]_carry_eqn = N4L11;
N4_safe_q[5]_lut_out = N4_safe_q[5] $ N4_safe_q[5]_carry_eqn;
N4_safe_q[5]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[5]_lut_out);
N4_safe_q[5] = DFFEA(N4_safe_q[5]_sload_eqn, !A1L3, !L1L2, , , , );

--N4L31 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N4L31 = CARRY(!N4L11 # !N4_safe_q[5]);


--N4_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N4_safe_q[4]_carry_eqn = N4L9;
N4_safe_q[4]_lut_out = N4_safe_q[4] $ !N4_safe_q[4]_carry_eqn;
N4_safe_q[4]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[4]_lut_out);
N4_safe_q[4] = DFFEA(N4_safe_q[4]_sload_eqn, !A1L3, !L1L2, , , , );

--N4L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N4L11 = CARRY(N4_safe_q[4] & !N4L9);


--N4_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N4_safe_q[3]_carry_eqn = N4L7;
N4_safe_q[3]_lut_out = N4_safe_q[3] $ N4_safe_q[3]_carry_eqn;
N4_safe_q[3]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[3]_lut_out);
N4_safe_q[3] = DFFEA(N4_safe_q[3]_sload_eqn, !A1L3, !L1L2, , , , );

--N4L9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N4L9 = CARRY(!N4L7 # !N4_safe_q[3]);


--N4_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N4_safe_q[2]_carry_eqn = N4L5;
N4_safe_q[2]_lut_out = N4_safe_q[2] $ !N4_safe_q[2]_carry_eqn;
N4_safe_q[2]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[2]_lut_out);
N4_safe_q[2] = DFFEA(N4_safe_q[2]_sload_eqn, !A1L3, !L1L2, , , , );

--N4L7 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N4L7 = CARRY(N4_safe_q[2] & !N4L5);


--N4_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N4_safe_q[1]_carry_eqn = N4L3;
N4_safe_q[1]_lut_out = N4_safe_q[1] $ N4_safe_q[1]_carry_eqn;
N4_safe_q[1]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[1]_lut_out);
N4_safe_q[1] = DFFEA(N4_safe_q[1]_sload_eqn, !A1L3, !L1L2, , , , );

--N4L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N4L5 = CARRY(!N4L3 # !N4_safe_q[1]);


--N4_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N4_safe_q[0]_lut_out = !N4_safe_q[0];
N4_safe_q[0]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[0]_lut_out);
N4_safe_q[0] = DFFEA(N4_safe_q[0]_sload_eqn, !A1L3, !L1L2, , , , );

--N4L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N4L3 = CARRY(N4_safe_q[0]);


--N4_modulus_trigger is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|modulus_trigger
--operation mode is normal

N4_modulus_trigger_carry_eqn = N4L51;
N4_modulus_trigger = N4_modulus_trigger_carry_eqn # !L1_reduce_nor_15;


--M1_q_b[110] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[110]
M1_q_b[110]_PORT_A_data_in = X111_holdff;
M1_q_b[110]_PORT_A_data_in_reg = DFFE(M1_q_b[110]_PORT_A_data_in, M1_q_b[110]_clock_0, , , M1_q_b[110]_clock_enable_0);
M1_q_b[110]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[110]_PORT_A_address_reg = DFFE(M1_q_b[110]_PORT_A_address, M1_q_b[110]_clock_0, , , M1_q_b[110]_clock_enable_0);
M1_q_b[110]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[110]_PORT_B_address_reg = DFFE(M1_q_b[110]_PORT_B_address, M1_q_b[110]_clock_1, , , );
M1_q_b[110]_PORT_A_write_enable = H1L4;
M1_q_b[110]_PORT_A_write_enable_reg = DFFE(M1_q_b[110]_PORT_A_write_enable, M1_q_b[110]_clock_0, , , M1_q_b[110]_clock_enable_0);
M1_q_b[110]_PORT_B_read_enable = VCC;
M1_q_b[110]_PORT_B_read_enable_reg = DFFE(M1_q_b[110]_PORT_B_read_enable, M1_q_b[110]_clock_1, , , );
M1_q_b[110]_clock_0 = clk_i;
M1_q_b[110]_clock_1 = !A1L3;
M1_q_b[110]_clock_enable_0 = VCC;
M1_q_b[110]_PORT_B_data_out = MEMORY(M1_q_b[110]_PORT_A_data_in_reg, , M1_q_b[110]_PORT_A_address_reg, M1_q_b[110]_PORT_B_address_reg, M1_q_b[110]_PORT_A_write_enable_reg, M1_q_b[110]_PORT_B_read_enable_reg, , , M1_q_b[110]_clock_0, M1_q_b[110]_clock_1, M1_q_b[110]_clock_enable_0, , , );
M1_q_b[110] = M1_q_b[110]_PORT_B_data_out[0];


--M1_q_b[109] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[109]
M1_q_b[109]_PORT_A_data_in = X011_holdff;
M1_q_b[109]_PORT_A_data_in_reg = DFFE(M1_q_b[109]_PORT_A_data_in, M1_q_b[109]_clock_0, , , M1_q_b[109]_clock_enable_0);
M1_q_b[109]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[109]_PORT_A_address_reg = DFFE(M1_q_b[109]_PORT_A_address, M1_q_b[109]_clock_0, , , M1_q_b[109]_clock_enable_0);
M1_q_b[109]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[109]_PORT_B_address_reg = DFFE(M1_q_b[109]_PORT_B_address, M1_q_b[109]_clock_1, , , );
M1_q_b[109]_PORT_A_write_enable = H1L4;
M1_q_b[109]_PORT_A_write_enable_reg = DFFE(M1_q_b[109]_PORT_A_write_enable, M1_q_b[109]_clock_0, , , M1_q_b[109]_clock_enable_0);
M1_q_b[109]_PORT_B_read_enable = VCC;
M1_q_b[109]_PORT_B_read_enable_reg = DFFE(M1_q_b[109]_PORT_B_read_enable, M1_q_b[109]_clock_1, , , );
M1_q_b[109]_clock_0 = clk_i;
M1_q_b[109]_clock_1 = !A1L3;
M1_q_b[109]_clock_enable_0 = VCC;
M1_q_b[109]_PORT_B_data_out = MEMORY(M1_q_b[109]_PORT_A_data_in_reg, , M1_q_b[109]_PORT_A_address_reg, M1_q_b[109]_PORT_B_address_reg, M1_q_b[109]_PORT_A_write_enable_reg, M1_q_b[109]_PORT_B_read_enable_reg, , , M1_q_b[109]_clock_0, M1_q_b[109]_clock_1, M1_q_b[109]_clock_enable_0, , , );
M1_q_b[109] = M1_q_b[109]_PORT_B_data_out[0];


--M1_q_b[108] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[108]
M1_q_b[108]_PORT_A_data_in = X901_holdff;
M1_q_b[108]_PORT_A_data_in_reg = DFFE(M1_q_b[108]_PORT_A_data_in, M1_q_b[108]_clock_0, , , M1_q_b[108]_clock_enable_0);
M1_q_b[108]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[108]_PORT_A_address_reg = DFFE(M1_q_b[108]_PORT_A_address, M1_q_b[108]_clock_0, , , M1_q_b[108]_clock_enable_0);
M1_q_b[108]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[108]_PORT_B_address_reg = DFFE(M1_q_b[108]_PORT_B_address, M1_q_b[108]_clock_1, , , );
M1_q_b[108]_PORT_A_write_enable = H1L4;
M1_q_b[108]_PORT_A_write_enable_reg = DFFE(M1_q_b[108]_PORT_A_write_enable, M1_q_b[108]_clock_0, , , M1_q_b[108]_clock_enable_0);
M1_q_b[108]_PORT_B_read_enable = VCC;
M1_q_b[108]_PORT_B_read_enable_reg = DFFE(M1_q_b[108]_PORT_B_read_enable, M1_q_b[108]_clock_1, , , );
M1_q_b[108]_clock_0 = clk_i;
M1_q_b[108]_clock_1 = !A1L3;
M1_q_b[108]_clock_enable_0 = VCC;
M1_q_b[108]_PORT_B_data_out = MEMORY(M1_q_b[108]_PORT_A_data_in_reg, , M1_q_b[108]_PORT_A_address_reg, M1_q_b[108]_PORT_B_address_reg, M1_q_b[108]_PORT_A_write_enable_reg, M1_q_b[108]_PORT_B_read_enable_reg, , , M1_q_b[108]_clock_0, M1_q_b[108]_clock_1, M1_q_b[108]_clock_enable_0, , , );
M1_q_b[108] = M1_q_b[108]_PORT_B_data_out[0];


--M1_q_b[107] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[107]
M1_q_b[107]_PORT_A_data_in = X801_holdff;
M1_q_b[107]_PORT_A_data_in_reg = DFFE(M1_q_b[107]_PORT_A_data_in, M1_q_b[107]_clock_0, , , M1_q_b[107]_clock_enable_0);
M1_q_b[107]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[107]_PORT_A_address_reg = DFFE(M1_q_b[107]_PORT_A_address, M1_q_b[107]_clock_0, , , M1_q_b[107]_clock_enable_0);
M1_q_b[107]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[107]_PORT_B_address_reg = DFFE(M1_q_b[107]_PORT_B_address, M1_q_b[107]_clock_1, , , );
M1_q_b[107]_PORT_A_write_enable = H1L4;
M1_q_b[107]_PORT_A_write_enable_reg = DFFE(M1_q_b[107]_PORT_A_write_enable, M1_q_b[107]_clock_0, , , M1_q_b[107]_clock_enable_0);
M1_q_b[107]_PORT_B_read_enable = VCC;
M1_q_b[107]_PORT_B_read_enable_reg = DFFE(M1_q_b[107]_PORT_B_read_enable, M1_q_b[107]_clock_1, , , );
M1_q_b[107]_clock_0 = clk_i;
M1_q_b[107]_clock_1 = !A1L3;
M1_q_b[107]_clock_enable_0 = VCC;
M1_q_b[107]_PORT_B_data_out = MEMORY(M1_q_b[107]_PORT_A_data_in_reg, , M1_q_b[107]_PORT_A_address_reg, M1_q_b[107]_PORT_B_address_reg, M1_q_b[107]_PORT_A_write_enable_reg, M1_q_b[107]_PORT_B_read_enable_reg, , , M1_q_b[107]_clock_0, M1_q_b[107]_clock_1, M1_q_b[107]_clock_enable_0, , , );
M1_q_b[107] = M1_q_b[107]_PORT_B_data_out[0];


--M1_q_b[106] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[106]
M1_q_b[106]_PORT_A_data_in = X701_holdff;
M1_q_b[106]_PORT_A_data_in_reg = DFFE(M1_q_b[106]_PORT_A_data_in, M1_q_b[106]_clock_0, , , M1_q_b[106]_clock_enable_0);
M1_q_b[106]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[106]_PORT_A_address_reg = DFFE(M1_q_b[106]_PORT_A_address, M1_q_b[106]_clock_0, , , M1_q_b[106]_clock_enable_0);
M1_q_b[106]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[106]_PORT_B_address_reg = DFFE(M1_q_b[106]_PORT_B_address, M1_q_b[106]_clock_1, , , );
M1_q_b[106]_PORT_A_write_enable = H1L4;
M1_q_b[106]_PORT_A_write_enable_reg = DFFE(M1_q_b[106]_PORT_A_write_enable, M1_q_b[106]_clock_0, , , M1_q_b[106]_clock_enable_0);
M1_q_b[106]_PORT_B_read_enable = VCC;
M1_q_b[106]_PORT_B_read_enable_reg = DFFE(M1_q_b[106]_PORT_B_read_enable, M1_q_b[106]_clock_1, , , );
M1_q_b[106]_clock_0 = clk_i;
M1_q_b[106]_clock_1 = !A1L3;
M1_q_b[106]_clock_enable_0 = VCC;
M1_q_b[106]_PORT_B_data_out = MEMORY(M1_q_b[106]_PORT_A_data_in_reg, , M1_q_b[106]_PORT_A_address_reg, M1_q_b[106]_PORT_B_address_reg, M1_q_b[106]_PORT_A_write_enable_reg, M1_q_b[106]_PORT_B_read_enable_reg, , , M1_q_b[106]_clock_0, M1_q_b[106]_clock_1, M1_q_b[106]_clock_enable_0, , , );
M1_q_b[106] = M1_q_b[106]_PORT_B_data_out[0];


--M1_q_b[105] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[105]
M1_q_b[105]_PORT_A_data_in = X601_holdff;
M1_q_b[105]_PORT_A_data_in_reg = DFFE(M1_q_b[105]_PORT_A_data_in, M1_q_b[105]_clock_0, , , M1_q_b[105]_clock_enable_0);
M1_q_b[105]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[105]_PORT_A_address_reg = DFFE(M1_q_b[105]_PORT_A_address, M1_q_b[105]_clock_0, , , M1_q_b[105]_clock_enable_0);
M1_q_b[105]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[105]_PORT_B_address_reg = DFFE(M1_q_b[105]_PORT_B_address, M1_q_b[105]_clock_1, , , );
M1_q_b[105]_PORT_A_write_enable = H1L4;
M1_q_b[105]_PORT_A_write_enable_reg = DFFE(M1_q_b[105]_PORT_A_write_enable, M1_q_b[105]_clock_0, , , M1_q_b[105]_clock_enable_0);
M1_q_b[105]_PORT_B_read_enable = VCC;
M1_q_b[105]_PORT_B_read_enable_reg = DFFE(M1_q_b[105]_PORT_B_read_enable, M1_q_b[105]_clock_1, , , );
M1_q_b[105]_clock_0 = clk_i;
M1_q_b[105]_clock_1 = !A1L3;
M1_q_b[105]_clock_enable_0 = VCC;
M1_q_b[105]_PORT_B_data_out = MEMORY(M1_q_b[105]_PORT_A_data_in_reg, , M1_q_b[105]_PORT_A_address_reg, M1_q_b[105]_PORT_B_address_reg, M1_q_b[105]_PORT_A_write_enable_reg, M1_q_b[105]_PORT_B_read_enable_reg, , , M1_q_b[105]_clock_0, M1_q_b[105]_clock_1, M1_q_b[105]_clock_enable_0, , , );
M1_q_b[105] = M1_q_b[105]_PORT_B_data_out[0];


--M1_q_b[104] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[104]
M1_q_b[104]_PORT_A_data_in = X501_holdff;
M1_q_b[104]_PORT_A_data_in_reg = DFFE(M1_q_b[104]_PORT_A_data_in, M1_q_b[104]_clock_0, , , M1_q_b[104]_clock_enable_0);
M1_q_b[104]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[104]_PORT_A_address_reg = DFFE(M1_q_b[104]_PORT_A_address, M1_q_b[104]_clock_0, , , M1_q_b[104]_clock_enable_0);
M1_q_b[104]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[104]_PORT_B_address_reg = DFFE(M1_q_b[104]_PORT_B_address, M1_q_b[104]_clock_1, , , );
M1_q_b[104]_PORT_A_write_enable = H1L4;
M1_q_b[104]_PORT_A_write_enable_reg = DFFE(M1_q_b[104]_PORT_A_write_enable, M1_q_b[104]_clock_0, , , M1_q_b[104]_clock_enable_0);
M1_q_b[104]_PORT_B_read_enable = VCC;
M1_q_b[104]_PORT_B_read_enable_reg = DFFE(M1_q_b[104]_PORT_B_read_enable, M1_q_b[104]_clock_1, , , );
M1_q_b[104]_clock_0 = clk_i;
M1_q_b[104]_clock_1 = !A1L3;
M1_q_b[104]_clock_enable_0 = VCC;
M1_q_b[104]_PORT_B_data_out = MEMORY(M1_q_b[104]_PORT_A_data_in_reg, , M1_q_b[104]_PORT_A_address_reg, M1_q_b[104]_PORT_B_address_reg, M1_q_b[104]_PORT_A_write_enable_reg, M1_q_b[104]_PORT_B_read_enable_reg, , , M1_q_b[104]_clock_0, M1_q_b[104]_clock_1, M1_q_b[104]_clock_enable_0, , , );
M1_q_b[104] = M1_q_b[104]_PORT_B_data_out[0];


--M1_q_b[103] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[103]
M1_q_b[103]_PORT_A_data_in = X401_holdff;
M1_q_b[103]_PORT_A_data_in_reg = DFFE(M1_q_b[103]_PORT_A_data_in, M1_q_b[103]_clock_0, , , M1_q_b[103]_clock_enable_0);
M1_q_b[103]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[103]_PORT_A_address_reg = DFFE(M1_q_b[103]_PORT_A_address, M1_q_b[103]_clock_0, , , M1_q_b[103]_clock_enable_0);
M1_q_b[103]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[103]_PORT_B_address_reg = DFFE(M1_q_b[103]_PORT_B_address, M1_q_b[103]_clock_1, , , );
M1_q_b[103]_PORT_A_write_enable = H1L4;
M1_q_b[103]_PORT_A_write_enable_reg = DFFE(M1_q_b[103]_PORT_A_write_enable, M1_q_b[103]_clock_0, , , M1_q_b[103]_clock_enable_0);
M1_q_b[103]_PORT_B_read_enable = VCC;
M1_q_b[103]_PORT_B_read_enable_reg = DFFE(M1_q_b[103]_PORT_B_read_enable, M1_q_b[103]_clock_1, , , );
M1_q_b[103]_clock_0 = clk_i;
M1_q_b[103]_clock_1 = !A1L3;
M1_q_b[103]_clock_enable_0 = VCC;
M1_q_b[103]_PORT_B_data_out = MEMORY(M1_q_b[103]_PORT_A_data_in_reg, , M1_q_b[103]_PORT_A_address_reg, M1_q_b[103]_PORT_B_address_reg, M1_q_b[103]_PORT_A_write_enable_reg, M1_q_b[103]_PORT_B_read_enable_reg, , , M1_q_b[103]_clock_0, M1_q_b[103]_clock_1, M1_q_b[103]_clock_enable_0, , , );
M1_q_b[103] = M1_q_b[103]_PORT_B_data_out[0];


--M1_q_b[102] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[102]
M1_q_b[102]_PORT_A_data_in = X301_holdff;
M1_q_b[102]_PORT_A_data_in_reg = DFFE(M1_q_b[102]_PORT_A_data_in, M1_q_b[102]_clock_0, , , M1_q_b[102]_clock_enable_0);
M1_q_b[102]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[102]_PORT_A_address_reg = DFFE(M1_q_b[102]_PORT_A_address, M1_q_b[102]_clock_0, , , M1_q_b[102]_clock_enable_0);
M1_q_b[102]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[102]_PORT_B_address_reg = DFFE(M1_q_b[102]_PORT_B_address, M1_q_b[102]_clock_1, , , );
M1_q_b[102]_PORT_A_write_enable = H1L4;
M1_q_b[102]_PORT_A_write_enable_reg = DFFE(M1_q_b[102]_PORT_A_write_enable, M1_q_b[102]_clock_0, , , M1_q_b[102]_clock_enable_0);
M1_q_b[102]_PORT_B_read_enable = VCC;
M1_q_b[102]_PORT_B_read_enable_reg = DFFE(M1_q_b[102]_PORT_B_read_enable, M1_q_b[102]_clock_1, , , );
M1_q_b[102]_clock_0 = clk_i;
M1_q_b[102]_clock_1 = !A1L3;
M1_q_b[102]_clock_enable_0 = VCC;
M1_q_b[102]_PORT_B_data_out = MEMORY(M1_q_b[102]_PORT_A_data_in_reg, , M1_q_b[102]_PORT_A_address_reg, M1_q_b[102]_PORT_B_address_reg, M1_q_b[102]_PORT_A_write_enable_reg, M1_q_b[102]_PORT_B_read_enable_reg, , , M1_q_b[102]_clock_0, M1_q_b[102]_clock_1, M1_q_b[102]_clock_enable_0, , , );
M1_q_b[102] = M1_q_b[102]_PORT_B_data_out[0];


--M1_q_b[101] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[101]
M1_q_b[101]_PORT_A_data_in = X201_holdff;
M1_q_b[101]_PORT_A_data_in_reg = DFFE(M1_q_b[101]_PORT_A_data_in, M1_q_b[101]_clock_0, , , M1_q_b[101]_clock_enable_0);
M1_q_b[101]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[101]_PORT_A_address_reg = DFFE(M1_q_b[101]_PORT_A_address, M1_q_b[101]_clock_0, , , M1_q_b[101]_clock_enable_0);
M1_q_b[101]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[101]_PORT_B_address_reg = DFFE(M1_q_b[101]_PORT_B_address, M1_q_b[101]_clock_1, , , );
M1_q_b[101]_PORT_A_write_enable = H1L4;
M1_q_b[101]_PORT_A_write_enable_reg = DFFE(M1_q_b[101]_PORT_A_write_enable, M1_q_b[101]_clock_0, , , M1_q_b[101]_clock_enable_0);
M1_q_b[101]_PORT_B_read_enable = VCC;
M1_q_b[101]_PORT_B_read_enable_reg = DFFE(M1_q_b[101]_PORT_B_read_enable, M1_q_b[101]_clock_1, , , );
M1_q_b[101]_clock_0 = clk_i;
M1_q_b[101]_clock_1 = !A1L3;
M1_q_b[101]_clock_enable_0 = VCC;
M1_q_b[101]_PORT_B_data_out = MEMORY(M1_q_b[101]_PORT_A_data_in_reg, , M1_q_b[101]_PORT_A_address_reg, M1_q_b[101]_PORT_B_address_reg, M1_q_b[101]_PORT_A_write_enable_reg, M1_q_b[101]_PORT_B_read_enable_reg, , , M1_q_b[101]_clock_0, M1_q_b[101]_clock_1, M1_q_b[101]_clock_enable_0, , , );
M1_q_b[101] = M1_q_b[101]_PORT_B_data_out[0];


--M1_q_b[100] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[100]
M1_q_b[100]_PORT_A_data_in = X101_holdff;
M1_q_b[100]_PORT_A_data_in_reg = DFFE(M1_q_b[100]_PORT_A_data_in, M1_q_b[100]_clock_0, , , M1_q_b[100]_clock_enable_0);
M1_q_b[100]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[100]_PORT_A_address_reg = DFFE(M1_q_b[100]_PORT_A_address, M1_q_b[100]_clock_0, , , M1_q_b[100]_clock_enable_0);
M1_q_b[100]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[100]_PORT_B_address_reg = DFFE(M1_q_b[100]_PORT_B_address, M1_q_b[100]_clock_1, , , );
M1_q_b[100]_PORT_A_write_enable = H1L4;
M1_q_b[100]_PORT_A_write_enable_reg = DFFE(M1_q_b[100]_PORT_A_write_enable, M1_q_b[100]_clock_0, , , M1_q_b[100]_clock_enable_0);
M1_q_b[100]_PORT_B_read_enable = VCC;
M1_q_b[100]_PORT_B_read_enable_reg = DFFE(M1_q_b[100]_PORT_B_read_enable, M1_q_b[100]_clock_1, , , );
M1_q_b[100]_clock_0 = clk_i;
M1_q_b[100]_clock_1 = !A1L3;
M1_q_b[100]_clock_enable_0 = VCC;
M1_q_b[100]_PORT_B_data_out = MEMORY(M1_q_b[100]_PORT_A_data_in_reg, , M1_q_b[100]_PORT_A_address_reg, M1_q_b[100]_PORT_B_address_reg, M1_q_b[100]_PORT_A_write_enable_reg, M1_q_b[100]_PORT_B_read_enable_reg, , , M1_q_b[100]_clock_0, M1_q_b[100]_clock_1, M1_q_b[100]_clock_enable_0, , , );
M1_q_b[100] = M1_q_b[100]_PORT_B_data_out[0];


--M1_q_b[99] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[99]
M1_q_b[99]_PORT_A_data_in = X001_holdff;
M1_q_b[99]_PORT_A_data_in_reg = DFFE(M1_q_b[99]_PORT_A_data_in, M1_q_b[99]_clock_0, , , M1_q_b[99]_clock_enable_0);
M1_q_b[99]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[99]_PORT_A_address_reg = DFFE(M1_q_b[99]_PORT_A_address, M1_q_b[99]_clock_0, , , M1_q_b[99]_clock_enable_0);
M1_q_b[99]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[99]_PORT_B_address_reg = DFFE(M1_q_b[99]_PORT_B_address, M1_q_b[99]_clock_1, , , );
M1_q_b[99]_PORT_A_write_enable = H1L4;
M1_q_b[99]_PORT_A_write_enable_reg = DFFE(M1_q_b[99]_PORT_A_write_enable, M1_q_b[99]_clock_0, , , M1_q_b[99]_clock_enable_0);
M1_q_b[99]_PORT_B_read_enable = VCC;
M1_q_b[99]_PORT_B_read_enable_reg = DFFE(M1_q_b[99]_PORT_B_read_enable, M1_q_b[99]_clock_1, , , );
M1_q_b[99]_clock_0 = clk_i;
M1_q_b[99]_clock_1 = !A1L3;
M1_q_b[99]_clock_enable_0 = VCC;
M1_q_b[99]_PORT_B_data_out = MEMORY(M1_q_b[99]_PORT_A_data_in_reg, , M1_q_b[99]_PORT_A_address_reg, M1_q_b[99]_PORT_B_address_reg, M1_q_b[99]_PORT_A_write_enable_reg, M1_q_b[99]_PORT_B_read_enable_reg, , , M1_q_b[99]_clock_0, M1_q_b[99]_clock_1, M1_q_b[99]_clock_enable_0, , , );
M1_q_b[99] = M1_q_b[99]_PORT_B_data_out[0];


--M1_q_b[98] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[98]
M1_q_b[98]_PORT_A_data_in = X99_holdff;
M1_q_b[98]_PORT_A_data_in_reg = DFFE(M1_q_b[98]_PORT_A_data_in, M1_q_b[98]_clock_0, , , M1_q_b[98]_clock_enable_0);
M1_q_b[98]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[98]_PORT_A_address_reg = DFFE(M1_q_b[98]_PORT_A_address, M1_q_b[98]_clock_0, , , M1_q_b[98]_clock_enable_0);
M1_q_b[98]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[98]_PORT_B_address_reg = DFFE(M1_q_b[98]_PORT_B_address, M1_q_b[98]_clock_1, , , );
M1_q_b[98]_PORT_A_write_enable = H1L4;
M1_q_b[98]_PORT_A_write_enable_reg = DFFE(M1_q_b[98]_PORT_A_write_enable, M1_q_b[98]_clock_0, , , M1_q_b[98]_clock_enable_0);
M1_q_b[98]_PORT_B_read_enable = VCC;
M1_q_b[98]_PORT_B_read_enable_reg = DFFE(M1_q_b[98]_PORT_B_read_enable, M1_q_b[98]_clock_1, , , );
M1_q_b[98]_clock_0 = clk_i;
M1_q_b[98]_clock_1 = !A1L3;
M1_q_b[98]_clock_enable_0 = VCC;
M1_q_b[98]_PORT_B_data_out = MEMORY(M1_q_b[98]_PORT_A_data_in_reg, , M1_q_b[98]_PORT_A_address_reg, M1_q_b[98]_PORT_B_address_reg, M1_q_b[98]_PORT_A_write_enable_reg, M1_q_b[98]_PORT_B_read_enable_reg, , , M1_q_b[98]_clock_0, M1_q_b[98]_clock_1, M1_q_b[98]_clock_enable_0, , , );
M1_q_b[98] = M1_q_b[98]_PORT_B_data_out[0];


--M1_q_b[97] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[97]
M1_q_b[97]_PORT_A_data_in = X89_holdff;
M1_q_b[97]_PORT_A_data_in_reg = DFFE(M1_q_b[97]_PORT_A_data_in, M1_q_b[97]_clock_0, , , M1_q_b[97]_clock_enable_0);
M1_q_b[97]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[97]_PORT_A_address_reg = DFFE(M1_q_b[97]_PORT_A_address, M1_q_b[97]_clock_0, , , M1_q_b[97]_clock_enable_0);
M1_q_b[97]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[97]_PORT_B_address_reg = DFFE(M1_q_b[97]_PORT_B_address, M1_q_b[97]_clock_1, , , );
M1_q_b[97]_PORT_A_write_enable = H1L4;
M1_q_b[97]_PORT_A_write_enable_reg = DFFE(M1_q_b[97]_PORT_A_write_enable, M1_q_b[97]_clock_0, , , M1_q_b[97]_clock_enable_0);
M1_q_b[97]_PORT_B_read_enable = VCC;
M1_q_b[97]_PORT_B_read_enable_reg = DFFE(M1_q_b[97]_PORT_B_read_enable, M1_q_b[97]_clock_1, , , );
M1_q_b[97]_clock_0 = clk_i;
M1_q_b[97]_clock_1 = !A1L3;
M1_q_b[97]_clock_enable_0 = VCC;
M1_q_b[97]_PORT_B_data_out = MEMORY(M1_q_b[97]_PORT_A_data_in_reg, , M1_q_b[97]_PORT_A_address_reg, M1_q_b[97]_PORT_B_address_reg, M1_q_b[97]_PORT_A_write_enable_reg, M1_q_b[97]_PORT_B_read_enable_reg, , , M1_q_b[97]_clock_0, M1_q_b[97]_clock_1, M1_q_b[97]_clock_enable_0, , , );
M1_q_b[97] = M1_q_b[97]_PORT_B_data_out[0];


--M1_q_b[96] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[96]
M1_q_b[96]_PORT_A_data_in = X79_holdff;
M1_q_b[96]_PORT_A_data_in_reg = DFFE(M1_q_b[96]_PORT_A_data_in, M1_q_b[96]_clock_0, , , M1_q_b[96]_clock_enable_0);
M1_q_b[96]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[96]_PORT_A_address_reg = DFFE(M1_q_b[96]_PORT_A_address, M1_q_b[96]_clock_0, , , M1_q_b[96]_clock_enable_0);
M1_q_b[96]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[96]_PORT_B_address_reg = DFFE(M1_q_b[96]_PORT_B_address, M1_q_b[96]_clock_1, , , );
M1_q_b[96]_PORT_A_write_enable = H1L4;
M1_q_b[96]_PORT_A_write_enable_reg = DFFE(M1_q_b[96]_PORT_A_write_enable, M1_q_b[96]_clock_0, , , M1_q_b[96]_clock_enable_0);
M1_q_b[96]_PORT_B_read_enable = VCC;
M1_q_b[96]_PORT_B_read_enable_reg = DFFE(M1_q_b[96]_PORT_B_read_enable, M1_q_b[96]_clock_1, , , );
M1_q_b[96]_clock_0 = clk_i;
M1_q_b[96]_clock_1 = !A1L3;
M1_q_b[96]_clock_enable_0 = VCC;
M1_q_b[96]_PORT_B_data_out = MEMORY(M1_q_b[96]_PORT_A_data_in_reg, , M1_q_b[96]_PORT_A_address_reg, M1_q_b[96]_PORT_B_address_reg, M1_q_b[96]_PORT_A_write_enable_reg, M1_q_b[96]_PORT_B_read_enable_reg, , , M1_q_b[96]_clock_0, M1_q_b[96]_clock_1, M1_q_b[96]_clock_enable_0, , , );
M1_q_b[96] = M1_q_b[96]_PORT_B_data_out[0];


--M1_q_b[95] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[95]
M1_q_b[95]_PORT_A_data_in = X69_holdff;
M1_q_b[95]_PORT_A_data_in_reg = DFFE(M1_q_b[95]_PORT_A_data_in, M1_q_b[95]_clock_0, , , M1_q_b[95]_clock_enable_0);
M1_q_b[95]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[95]_PORT_A_address_reg = DFFE(M1_q_b[95]_PORT_A_address, M1_q_b[95]_clock_0, , , M1_q_b[95]_clock_enable_0);
M1_q_b[95]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[95]_PORT_B_address_reg = DFFE(M1_q_b[95]_PORT_B_address, M1_q_b[95]_clock_1, , , );
M1_q_b[95]_PORT_A_write_enable = H1L4;
M1_q_b[95]_PORT_A_write_enable_reg = DFFE(M1_q_b[95]_PORT_A_write_enable, M1_q_b[95]_clock_0, , , M1_q_b[95]_clock_enable_0);
M1_q_b[95]_PORT_B_read_enable = VCC;
M1_q_b[95]_PORT_B_read_enable_reg = DFFE(M1_q_b[95]_PORT_B_read_enable, M1_q_b[95]_clock_1, , , );
M1_q_b[95]_clock_0 = clk_i;
M1_q_b[95]_clock_1 = !A1L3;
M1_q_b[95]_clock_enable_0 = VCC;
M1_q_b[95]_PORT_B_data_out = MEMORY(M1_q_b[95]_PORT_A_data_in_reg, , M1_q_b[95]_PORT_A_address_reg, M1_q_b[95]_PORT_B_address_reg, M1_q_b[95]_PORT_A_write_enable_reg, M1_q_b[95]_PORT_B_read_enable_reg, , , M1_q_b[95]_clock_0, M1_q_b[95]_clock_1, M1_q_b[95]_clock_enable_0, , , );
M1_q_b[95] = M1_q_b[95]_PORT_B_data_out[0];


--M1_q_b[94] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[94]
M1_q_b[94]_PORT_A_data_in = X59_holdff;
M1_q_b[94]_PORT_A_data_in_reg = DFFE(M1_q_b[94]_PORT_A_data_in, M1_q_b[94]_clock_0, , , M1_q_b[94]_clock_enable_0);
M1_q_b[94]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[94]_PORT_A_address_reg = DFFE(M1_q_b[94]_PORT_A_address, M1_q_b[94]_clock_0, , , M1_q_b[94]_clock_enable_0);
M1_q_b[94]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[94]_PORT_B_address_reg = DFFE(M1_q_b[94]_PORT_B_address, M1_q_b[94]_clock_1, , , );
M1_q_b[94]_PORT_A_write_enable = H1L4;
M1_q_b[94]_PORT_A_write_enable_reg = DFFE(M1_q_b[94]_PORT_A_write_enable, M1_q_b[94]_clock_0, , , M1_q_b[94]_clock_enable_0);
M1_q_b[94]_PORT_B_read_enable = VCC;
M1_q_b[94]_PORT_B_read_enable_reg = DFFE(M1_q_b[94]_PORT_B_read_enable, M1_q_b[94]_clock_1, , , );
M1_q_b[94]_clock_0 = clk_i;
M1_q_b[94]_clock_1 = !A1L3;
M1_q_b[94]_clock_enable_0 = VCC;
M1_q_b[94]_PORT_B_data_out = MEMORY(M1_q_b[94]_PORT_A_data_in_reg, , M1_q_b[94]_PORT_A_address_reg, M1_q_b[94]_PORT_B_address_reg, M1_q_b[94]_PORT_A_write_enable_reg, M1_q_b[94]_PORT_B_read_enable_reg, , , M1_q_b[94]_clock_0, M1_q_b[94]_clock_1, M1_q_b[94]_clock_enable_0, , , );
M1_q_b[94] = M1_q_b[94]_PORT_B_data_out[0];


--M1_q_b[93] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[93]
M1_q_b[93]_PORT_A_data_in = X49_holdff;
M1_q_b[93]_PORT_A_data_in_reg = DFFE(M1_q_b[93]_PORT_A_data_in, M1_q_b[93]_clock_0, , , M1_q_b[93]_clock_enable_0);
M1_q_b[93]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[93]_PORT_A_address_reg = DFFE(M1_q_b[93]_PORT_A_address, M1_q_b[93]_clock_0, , , M1_q_b[93]_clock_enable_0);
M1_q_b[93]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[93]_PORT_B_address_reg = DFFE(M1_q_b[93]_PORT_B_address, M1_q_b[93]_clock_1, , , );
M1_q_b[93]_PORT_A_write_enable = H1L4;
M1_q_b[93]_PORT_A_write_enable_reg = DFFE(M1_q_b[93]_PORT_A_write_enable, M1_q_b[93]_clock_0, , , M1_q_b[93]_clock_enable_0);
M1_q_b[93]_PORT_B_read_enable = VCC;
M1_q_b[93]_PORT_B_read_enable_reg = DFFE(M1_q_b[93]_PORT_B_read_enable, M1_q_b[93]_clock_1, , , );
M1_q_b[93]_clock_0 = clk_i;
M1_q_b[93]_clock_1 = !A1L3;
M1_q_b[93]_clock_enable_0 = VCC;
M1_q_b[93]_PORT_B_data_out = MEMORY(M1_q_b[93]_PORT_A_data_in_reg, , M1_q_b[93]_PORT_A_address_reg, M1_q_b[93]_PORT_B_address_reg, M1_q_b[93]_PORT_A_write_enable_reg, M1_q_b[93]_PORT_B_read_enable_reg, , , M1_q_b[93]_clock_0, M1_q_b[93]_clock_1, M1_q_b[93]_clock_enable_0, , , );
M1_q_b[93] = M1_q_b[93]_PORT_B_data_out[0];


--M1_q_b[92] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[92]
M1_q_b[92]_PORT_A_data_in = X39_holdff;
M1_q_b[92]_PORT_A_data_in_reg = DFFE(M1_q_b[92]_PORT_A_data_in, M1_q_b[92]_clock_0, , , M1_q_b[92]_clock_enable_0);
M1_q_b[92]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[92]_PORT_A_address_reg = DFFE(M1_q_b[92]_PORT_A_address, M1_q_b[92]_clock_0, , , M1_q_b[92]_clock_enable_0);
M1_q_b[92]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[92]_PORT_B_address_reg = DFFE(M1_q_b[92]_PORT_B_address, M1_q_b[92]_clock_1, , , );
M1_q_b[92]_PORT_A_write_enable = H1L4;
M1_q_b[92]_PORT_A_write_enable_reg = DFFE(M1_q_b[92]_PORT_A_write_enable, M1_q_b[92]_clock_0, , , M1_q_b[92]_clock_enable_0);
M1_q_b[92]_PORT_B_read_enable = VCC;
M1_q_b[92]_PORT_B_read_enable_reg = DFFE(M1_q_b[92]_PORT_B_read_enable, M1_q_b[92]_clock_1, , , );
M1_q_b[92]_clock_0 = clk_i;
M1_q_b[92]_clock_1 = !A1L3;
M1_q_b[92]_clock_enable_0 = VCC;
M1_q_b[92]_PORT_B_data_out = MEMORY(M1_q_b[92]_PORT_A_data_in_reg, , M1_q_b[92]_PORT_A_address_reg, M1_q_b[92]_PORT_B_address_reg, M1_q_b[92]_PORT_A_write_enable_reg, M1_q_b[92]_PORT_B_read_enable_reg, , , M1_q_b[92]_clock_0, M1_q_b[92]_clock_1, M1_q_b[92]_clock_enable_0, , , );
M1_q_b[92] = M1_q_b[92]_PORT_B_data_out[0];


--M1_q_b[91] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[91]
M1_q_b[91]_PORT_A_data_in = X29_holdff;
M1_q_b[91]_PORT_A_data_in_reg = DFFE(M1_q_b[91]_PORT_A_data_in, M1_q_b[91]_clock_0, , , M1_q_b[91]_clock_enable_0);
M1_q_b[91]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[91]_PORT_A_address_reg = DFFE(M1_q_b[91]_PORT_A_address, M1_q_b[91]_clock_0, , , M1_q_b[91]_clock_enable_0);
M1_q_b[91]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[91]_PORT_B_address_reg = DFFE(M1_q_b[91]_PORT_B_address, M1_q_b[91]_clock_1, , , );
M1_q_b[91]_PORT_A_write_enable = H1L4;
M1_q_b[91]_PORT_A_write_enable_reg = DFFE(M1_q_b[91]_PORT_A_write_enable, M1_q_b[91]_clock_0, , , M1_q_b[91]_clock_enable_0);
M1_q_b[91]_PORT_B_read_enable = VCC;
M1_q_b[91]_PORT_B_read_enable_reg = DFFE(M1_q_b[91]_PORT_B_read_enable, M1_q_b[91]_clock_1, , , );
M1_q_b[91]_clock_0 = clk_i;
M1_q_b[91]_clock_1 = !A1L3;
M1_q_b[91]_clock_enable_0 = VCC;
M1_q_b[91]_PORT_B_data_out = MEMORY(M1_q_b[91]_PORT_A_data_in_reg, , M1_q_b[91]_PORT_A_address_reg, M1_q_b[91]_PORT_B_address_reg, M1_q_b[91]_PORT_A_write_enable_reg, M1_q_b[91]_PORT_B_read_enable_reg, , , M1_q_b[91]_clock_0, M1_q_b[91]_clock_1, M1_q_b[91]_clock_enable_0, , , );
M1_q_b[91] = M1_q_b[91]_PORT_B_data_out[0];


--M1_q_b[90] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[90]
M1_q_b[90]_PORT_A_data_in = X19_holdff;
M1_q_b[90]_PORT_A_data_in_reg = DFFE(M1_q_b[90]_PORT_A_data_in, M1_q_b[90]_clock_0, , , M1_q_b[90]_clock_enable_0);
M1_q_b[90]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[90]_PORT_A_address_reg = DFFE(M1_q_b[90]_PORT_A_address, M1_q_b[90]_clock_0, , , M1_q_b[90]_clock_enable_0);
M1_q_b[90]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[90]_PORT_B_address_reg = DFFE(M1_q_b[90]_PORT_B_address, M1_q_b[90]_clock_1, , , );
M1_q_b[90]_PORT_A_write_enable = H1L4;
M1_q_b[90]_PORT_A_write_enable_reg = DFFE(M1_q_b[90]_PORT_A_write_enable, M1_q_b[90]_clock_0, , , M1_q_b[90]_clock_enable_0);
M1_q_b[90]_PORT_B_read_enable = VCC;
M1_q_b[90]_PORT_B_read_enable_reg = DFFE(M1_q_b[90]_PORT_B_read_enable, M1_q_b[90]_clock_1, , , );
M1_q_b[90]_clock_0 = clk_i;
M1_q_b[90]_clock_1 = !A1L3;
M1_q_b[90]_clock_enable_0 = VCC;
M1_q_b[90]_PORT_B_data_out = MEMORY(M1_q_b[90]_PORT_A_data_in_reg, , M1_q_b[90]_PORT_A_address_reg, M1_q_b[90]_PORT_B_address_reg, M1_q_b[90]_PORT_A_write_enable_reg, M1_q_b[90]_PORT_B_read_enable_reg, , , M1_q_b[90]_clock_0, M1_q_b[90]_clock_1, M1_q_b[90]_clock_enable_0, , , );
M1_q_b[90] = M1_q_b[90]_PORT_B_data_out[0];


--M1_q_b[89] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[89]
M1_q_b[89]_PORT_A_data_in = X09_holdff;
M1_q_b[89]_PORT_A_data_in_reg = DFFE(M1_q_b[89]_PORT_A_data_in, M1_q_b[89]_clock_0, , , M1_q_b[89]_clock_enable_0);
M1_q_b[89]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[89]_PORT_A_address_reg = DFFE(M1_q_b[89]_PORT_A_address, M1_q_b[89]_clock_0, , , M1_q_b[89]_clock_enable_0);
M1_q_b[89]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[89]_PORT_B_address_reg = DFFE(M1_q_b[89]_PORT_B_address, M1_q_b[89]_clock_1, , , );
M1_q_b[89]_PORT_A_write_enable = H1L4;
M1_q_b[89]_PORT_A_write_enable_reg = DFFE(M1_q_b[89]_PORT_A_write_enable, M1_q_b[89]_clock_0, , , M1_q_b[89]_clock_enable_0);
M1_q_b[89]_PORT_B_read_enable = VCC;
M1_q_b[89]_PORT_B_read_enable_reg = DFFE(M1_q_b[89]_PORT_B_read_enable, M1_q_b[89]_clock_1, , , );
M1_q_b[89]_clock_0 = clk_i;
M1_q_b[89]_clock_1 = !A1L3;
M1_q_b[89]_clock_enable_0 = VCC;
M1_q_b[89]_PORT_B_data_out = MEMORY(M1_q_b[89]_PORT_A_data_in_reg, , M1_q_b[89]_PORT_A_address_reg, M1_q_b[89]_PORT_B_address_reg, M1_q_b[89]_PORT_A_write_enable_reg, M1_q_b[89]_PORT_B_read_enable_reg, , , M1_q_b[89]_clock_0, M1_q_b[89]_clock_1, M1_q_b[89]_clock_enable_0, , , );
M1_q_b[89] = M1_q_b[89]_PORT_B_data_out[0];


--M1_q_b[88] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[88]
M1_q_b[88]_PORT_A_data_in = X98_holdff;
M1_q_b[88]_PORT_A_data_in_reg = DFFE(M1_q_b[88]_PORT_A_data_in, M1_q_b[88]_clock_0, , , M1_q_b[88]_clock_enable_0);
M1_q_b[88]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[88]_PORT_A_address_reg = DFFE(M1_q_b[88]_PORT_A_address, M1_q_b[88]_clock_0, , , M1_q_b[88]_clock_enable_0);
M1_q_b[88]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[88]_PORT_B_address_reg = DFFE(M1_q_b[88]_PORT_B_address, M1_q_b[88]_clock_1, , , );
M1_q_b[88]_PORT_A_write_enable = H1L4;
M1_q_b[88]_PORT_A_write_enable_reg = DFFE(M1_q_b[88]_PORT_A_write_enable, M1_q_b[88]_clock_0, , , M1_q_b[88]_clock_enable_0);
M1_q_b[88]_PORT_B_read_enable = VCC;
M1_q_b[88]_PORT_B_read_enable_reg = DFFE(M1_q_b[88]_PORT_B_read_enable, M1_q_b[88]_clock_1, , , );
M1_q_b[88]_clock_0 = clk_i;
M1_q_b[88]_clock_1 = !A1L3;
M1_q_b[88]_clock_enable_0 = VCC;
M1_q_b[88]_PORT_B_data_out = MEMORY(M1_q_b[88]_PORT_A_data_in_reg, , M1_q_b[88]_PORT_A_address_reg, M1_q_b[88]_PORT_B_address_reg, M1_q_b[88]_PORT_A_write_enable_reg, M1_q_b[88]_PORT_B_read_enable_reg, , , M1_q_b[88]_clock_0, M1_q_b[88]_clock_1, M1_q_b[88]_clock_enable_0, , , );
M1_q_b[88] = M1_q_b[88]_PORT_B_data_out[0];


--M1_q_b[87] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[87]
M1_q_b[87]_PORT_A_data_in = X88_holdff;
M1_q_b[87]_PORT_A_data_in_reg = DFFE(M1_q_b[87]_PORT_A_data_in, M1_q_b[87]_clock_0, , , M1_q_b[87]_clock_enable_0);
M1_q_b[87]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[87]_PORT_A_address_reg = DFFE(M1_q_b[87]_PORT_A_address, M1_q_b[87]_clock_0, , , M1_q_b[87]_clock_enable_0);
M1_q_b[87]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[87]_PORT_B_address_reg = DFFE(M1_q_b[87]_PORT_B_address, M1_q_b[87]_clock_1, , , );
M1_q_b[87]_PORT_A_write_enable = H1L4;
M1_q_b[87]_PORT_A_write_enable_reg = DFFE(M1_q_b[87]_PORT_A_write_enable, M1_q_b[87]_clock_0, , , M1_q_b[87]_clock_enable_0);
M1_q_b[87]_PORT_B_read_enable = VCC;
M1_q_b[87]_PORT_B_read_enable_reg = DFFE(M1_q_b[87]_PORT_B_read_enable, M1_q_b[87]_clock_1, , , );
M1_q_b[87]_clock_0 = clk_i;
M1_q_b[87]_clock_1 = !A1L3;
M1_q_b[87]_clock_enable_0 = VCC;
M1_q_b[87]_PORT_B_data_out = MEMORY(M1_q_b[87]_PORT_A_data_in_reg, , M1_q_b[87]_PORT_A_address_reg, M1_q_b[87]_PORT_B_address_reg, M1_q_b[87]_PORT_A_write_enable_reg, M1_q_b[87]_PORT_B_read_enable_reg, , , M1_q_b[87]_clock_0, M1_q_b[87]_clock_1, M1_q_b[87]_clock_enable_0, , , );
M1_q_b[87] = M1_q_b[87]_PORT_B_data_out[0];


--M1_q_b[86] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[86]
M1_q_b[86]_PORT_A_data_in = X78_holdff;
M1_q_b[86]_PORT_A_data_in_reg = DFFE(M1_q_b[86]_PORT_A_data_in, M1_q_b[86]_clock_0, , , M1_q_b[86]_clock_enable_0);
M1_q_b[86]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[86]_PORT_A_address_reg = DFFE(M1_q_b[86]_PORT_A_address, M1_q_b[86]_clock_0, , , M1_q_b[86]_clock_enable_0);
M1_q_b[86]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[86]_PORT_B_address_reg = DFFE(M1_q_b[86]_PORT_B_address, M1_q_b[86]_clock_1, , , );
M1_q_b[86]_PORT_A_write_enable = H1L4;
M1_q_b[86]_PORT_A_write_enable_reg = DFFE(M1_q_b[86]_PORT_A_write_enable, M1_q_b[86]_clock_0, , , M1_q_b[86]_clock_enable_0);
M1_q_b[86]_PORT_B_read_enable = VCC;
M1_q_b[86]_PORT_B_read_enable_reg = DFFE(M1_q_b[86]_PORT_B_read_enable, M1_q_b[86]_clock_1, , , );
M1_q_b[86]_clock_0 = clk_i;
M1_q_b[86]_clock_1 = !A1L3;
M1_q_b[86]_clock_enable_0 = VCC;
M1_q_b[86]_PORT_B_data_out = MEMORY(M1_q_b[86]_PORT_A_data_in_reg, , M1_q_b[86]_PORT_A_address_reg, M1_q_b[86]_PORT_B_address_reg, M1_q_b[86]_PORT_A_write_enable_reg, M1_q_b[86]_PORT_B_read_enable_reg, , , M1_q_b[86]_clock_0, M1_q_b[86]_clock_1, M1_q_b[86]_clock_enable_0, , , );
M1_q_b[86] = M1_q_b[86]_PORT_B_data_out[0];


--M1_q_b[85] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[85]
M1_q_b[85]_PORT_A_data_in = X68_holdff;
M1_q_b[85]_PORT_A_data_in_reg = DFFE(M1_q_b[85]_PORT_A_data_in, M1_q_b[85]_clock_0, , , M1_q_b[85]_clock_enable_0);
M1_q_b[85]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[85]_PORT_A_address_reg = DFFE(M1_q_b[85]_PORT_A_address, M1_q_b[85]_clock_0, , , M1_q_b[85]_clock_enable_0);
M1_q_b[85]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[85]_PORT_B_address_reg = DFFE(M1_q_b[85]_PORT_B_address, M1_q_b[85]_clock_1, , , );
M1_q_b[85]_PORT_A_write_enable = H1L4;
M1_q_b[85]_PORT_A_write_enable_reg = DFFE(M1_q_b[85]_PORT_A_write_enable, M1_q_b[85]_clock_0, , , M1_q_b[85]_clock_enable_0);
M1_q_b[85]_PORT_B_read_enable = VCC;
M1_q_b[85]_PORT_B_read_enable_reg = DFFE(M1_q_b[85]_PORT_B_read_enable, M1_q_b[85]_clock_1, , , );
M1_q_b[85]_clock_0 = clk_i;
M1_q_b[85]_clock_1 = !A1L3;
M1_q_b[85]_clock_enable_0 = VCC;
M1_q_b[85]_PORT_B_data_out = MEMORY(M1_q_b[85]_PORT_A_data_in_reg, , M1_q_b[85]_PORT_A_address_reg, M1_q_b[85]_PORT_B_address_reg, M1_q_b[85]_PORT_A_write_enable_reg, M1_q_b[85]_PORT_B_read_enable_reg, , , M1_q_b[85]_clock_0, M1_q_b[85]_clock_1, M1_q_b[85]_clock_enable_0, , , );
M1_q_b[85] = M1_q_b[85]_PORT_B_data_out[0];


--M1_q_b[84] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[84]
M1_q_b[84]_PORT_A_data_in = X58_holdff;
M1_q_b[84]_PORT_A_data_in_reg = DFFE(M1_q_b[84]_PORT_A_data_in, M1_q_b[84]_clock_0, , , M1_q_b[84]_clock_enable_0);
M1_q_b[84]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[84]_PORT_A_address_reg = DFFE(M1_q_b[84]_PORT_A_address, M1_q_b[84]_clock_0, , , M1_q_b[84]_clock_enable_0);
M1_q_b[84]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[84]_PORT_B_address_reg = DFFE(M1_q_b[84]_PORT_B_address, M1_q_b[84]_clock_1, , , );
M1_q_b[84]_PORT_A_write_enable = H1L4;
M1_q_b[84]_PORT_A_write_enable_reg = DFFE(M1_q_b[84]_PORT_A_write_enable, M1_q_b[84]_clock_0, , , M1_q_b[84]_clock_enable_0);
M1_q_b[84]_PORT_B_read_enable = VCC;
M1_q_b[84]_PORT_B_read_enable_reg = DFFE(M1_q_b[84]_PORT_B_read_enable, M1_q_b[84]_clock_1, , , );
M1_q_b[84]_clock_0 = clk_i;
M1_q_b[84]_clock_1 = !A1L3;
M1_q_b[84]_clock_enable_0 = VCC;
M1_q_b[84]_PORT_B_data_out = MEMORY(M1_q_b[84]_PORT_A_data_in_reg, , M1_q_b[84]_PORT_A_address_reg, M1_q_b[84]_PORT_B_address_reg, M1_q_b[84]_PORT_A_write_enable_reg, M1_q_b[84]_PORT_B_read_enable_reg, , , M1_q_b[84]_clock_0, M1_q_b[84]_clock_1, M1_q_b[84]_clock_enable_0, , , );
M1_q_b[84] = M1_q_b[84]_PORT_B_data_out[0];


--M1_q_b[83] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[83]
M1_q_b[83]_PORT_A_data_in = X48_holdff;
M1_q_b[83]_PORT_A_data_in_reg = DFFE(M1_q_b[83]_PORT_A_data_in, M1_q_b[83]_clock_0, , , M1_q_b[83]_clock_enable_0);
M1_q_b[83]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[83]_PORT_A_address_reg = DFFE(M1_q_b[83]_PORT_A_address, M1_q_b[83]_clock_0, , , M1_q_b[83]_clock_enable_0);
M1_q_b[83]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[83]_PORT_B_address_reg = DFFE(M1_q_b[83]_PORT_B_address, M1_q_b[83]_clock_1, , , );
M1_q_b[83]_PORT_A_write_enable = H1L4;
M1_q_b[83]_PORT_A_write_enable_reg = DFFE(M1_q_b[83]_PORT_A_write_enable, M1_q_b[83]_clock_0, , , M1_q_b[83]_clock_enable_0);
M1_q_b[83]_PORT_B_read_enable = VCC;
M1_q_b[83]_PORT_B_read_enable_reg = DFFE(M1_q_b[83]_PORT_B_read_enable, M1_q_b[83]_clock_1, , , );
M1_q_b[83]_clock_0 = clk_i;
M1_q_b[83]_clock_1 = !A1L3;
M1_q_b[83]_clock_enable_0 = VCC;
M1_q_b[83]_PORT_B_data_out = MEMORY(M1_q_b[83]_PORT_A_data_in_reg, , M1_q_b[83]_PORT_A_address_reg, M1_q_b[83]_PORT_B_address_reg, M1_q_b[83]_PORT_A_write_enable_reg, M1_q_b[83]_PORT_B_read_enable_reg, , , M1_q_b[83]_clock_0, M1_q_b[83]_clock_1, M1_q_b[83]_clock_enable_0, , , );
M1_q_b[83] = M1_q_b[83]_PORT_B_data_out[0];


--M1_q_b[82] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[82]
M1_q_b[82]_PORT_A_data_in = X38_holdff;
M1_q_b[82]_PORT_A_data_in_reg = DFFE(M1_q_b[82]_PORT_A_data_in, M1_q_b[82]_clock_0, , , M1_q_b[82]_clock_enable_0);
M1_q_b[82]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[82]_PORT_A_address_reg = DFFE(M1_q_b[82]_PORT_A_address, M1_q_b[82]_clock_0, , , M1_q_b[82]_clock_enable_0);
M1_q_b[82]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[82]_PORT_B_address_reg = DFFE(M1_q_b[82]_PORT_B_address, M1_q_b[82]_clock_1, , , );
M1_q_b[82]_PORT_A_write_enable = H1L4;
M1_q_b[82]_PORT_A_write_enable_reg = DFFE(M1_q_b[82]_PORT_A_write_enable, M1_q_b[82]_clock_0, , , M1_q_b[82]_clock_enable_0);
M1_q_b[82]_PORT_B_read_enable = VCC;
M1_q_b[82]_PORT_B_read_enable_reg = DFFE(M1_q_b[82]_PORT_B_read_enable, M1_q_b[82]_clock_1, , , );
M1_q_b[82]_clock_0 = clk_i;
M1_q_b[82]_clock_1 = !A1L3;
M1_q_b[82]_clock_enable_0 = VCC;
M1_q_b[82]_PORT_B_data_out = MEMORY(M1_q_b[82]_PORT_A_data_in_reg, , M1_q_b[82]_PORT_A_address_reg, M1_q_b[82]_PORT_B_address_reg, M1_q_b[82]_PORT_A_write_enable_reg, M1_q_b[82]_PORT_B_read_enable_reg, , , M1_q_b[82]_clock_0, M1_q_b[82]_clock_1, M1_q_b[82]_clock_enable_0, , , );
M1_q_b[82] = M1_q_b[82]_PORT_B_data_out[0];


--M1_q_b[81] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[81]
M1_q_b[81]_PORT_A_data_in = X28_holdff;
M1_q_b[81]_PORT_A_data_in_reg = DFFE(M1_q_b[81]_PORT_A_data_in, M1_q_b[81]_clock_0, , , M1_q_b[81]_clock_enable_0);
M1_q_b[81]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[81]_PORT_A_address_reg = DFFE(M1_q_b[81]_PORT_A_address, M1_q_b[81]_clock_0, , , M1_q_b[81]_clock_enable_0);
M1_q_b[81]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[81]_PORT_B_address_reg = DFFE(M1_q_b[81]_PORT_B_address, M1_q_b[81]_clock_1, , , );
M1_q_b[81]_PORT_A_write_enable = H1L4;
M1_q_b[81]_PORT_A_write_enable_reg = DFFE(M1_q_b[81]_PORT_A_write_enable, M1_q_b[81]_clock_0, , , M1_q_b[81]_clock_enable_0);
M1_q_b[81]_PORT_B_read_enable = VCC;
M1_q_b[81]_PORT_B_read_enable_reg = DFFE(M1_q_b[81]_PORT_B_read_enable, M1_q_b[81]_clock_1, , , );
M1_q_b[81]_clock_0 = clk_i;
M1_q_b[81]_clock_1 = !A1L3;
M1_q_b[81]_clock_enable_0 = VCC;
M1_q_b[81]_PORT_B_data_out = MEMORY(M1_q_b[81]_PORT_A_data_in_reg, , M1_q_b[81]_PORT_A_address_reg, M1_q_b[81]_PORT_B_address_reg, M1_q_b[81]_PORT_A_write_enable_reg, M1_q_b[81]_PORT_B_read_enable_reg, , , M1_q_b[81]_clock_0, M1_q_b[81]_clock_1, M1_q_b[81]_clock_enable_0, , , );
M1_q_b[81] = M1_q_b[81]_PORT_B_data_out[0];


--M1_q_b[80] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[80]
M1_q_b[80]_PORT_A_data_in = X18_holdff;
M1_q_b[80]_PORT_A_data_in_reg = DFFE(M1_q_b[80]_PORT_A_data_in, M1_q_b[80]_clock_0, , , M1_q_b[80]_clock_enable_0);
M1_q_b[80]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[80]_PORT_A_address_reg = DFFE(M1_q_b[80]_PORT_A_address, M1_q_b[80]_clock_0, , , M1_q_b[80]_clock_enable_0);
M1_q_b[80]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[80]_PORT_B_address_reg = DFFE(M1_q_b[80]_PORT_B_address, M1_q_b[80]_clock_1, , , );
M1_q_b[80]_PORT_A_write_enable = H1L4;
M1_q_b[80]_PORT_A_write_enable_reg = DFFE(M1_q_b[80]_PORT_A_write_enable, M1_q_b[80]_clock_0, , , M1_q_b[80]_clock_enable_0);
M1_q_b[80]_PORT_B_read_enable = VCC;
M1_q_b[80]_PORT_B_read_enable_reg = DFFE(M1_q_b[80]_PORT_B_read_enable, M1_q_b[80]_clock_1, , , );
M1_q_b[80]_clock_0 = clk_i;
M1_q_b[80]_clock_1 = !A1L3;
M1_q_b[80]_clock_enable_0 = VCC;
M1_q_b[80]_PORT_B_data_out = MEMORY(M1_q_b[80]_PORT_A_data_in_reg, , M1_q_b[80]_PORT_A_address_reg, M1_q_b[80]_PORT_B_address_reg, M1_q_b[80]_PORT_A_write_enable_reg, M1_q_b[80]_PORT_B_read_enable_reg, , , M1_q_b[80]_clock_0, M1_q_b[80]_clock_1, M1_q_b[80]_clock_enable_0, , , );
M1_q_b[80] = M1_q_b[80]_PORT_B_data_out[0];


--M1_q_b[79] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[79]
M1_q_b[79]_PORT_A_data_in = X08_holdff;
M1_q_b[79]_PORT_A_data_in_reg = DFFE(M1_q_b[79]_PORT_A_data_in, M1_q_b[79]_clock_0, , , M1_q_b[79]_clock_enable_0);
M1_q_b[79]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[79]_PORT_A_address_reg = DFFE(M1_q_b[79]_PORT_A_address, M1_q_b[79]_clock_0, , , M1_q_b[79]_clock_enable_0);
M1_q_b[79]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[79]_PORT_B_address_reg = DFFE(M1_q_b[79]_PORT_B_address, M1_q_b[79]_clock_1, , , );
M1_q_b[79]_PORT_A_write_enable = H1L4;
M1_q_b[79]_PORT_A_write_enable_reg = DFFE(M1_q_b[79]_PORT_A_write_enable, M1_q_b[79]_clock_0, , , M1_q_b[79]_clock_enable_0);
M1_q_b[79]_PORT_B_read_enable = VCC;
M1_q_b[79]_PORT_B_read_enable_reg = DFFE(M1_q_b[79]_PORT_B_read_enable, M1_q_b[79]_clock_1, , , );
M1_q_b[79]_clock_0 = clk_i;
M1_q_b[79]_clock_1 = !A1L3;
M1_q_b[79]_clock_enable_0 = VCC;
M1_q_b[79]_PORT_B_data_out = MEMORY(M1_q_b[79]_PORT_A_data_in_reg, , M1_q_b[79]_PORT_A_address_reg, M1_q_b[79]_PORT_B_address_reg, M1_q_b[79]_PORT_A_write_enable_reg, M1_q_b[79]_PORT_B_read_enable_reg, , , M1_q_b[79]_clock_0, M1_q_b[79]_clock_1, M1_q_b[79]_clock_enable_0, , , );
M1_q_b[79] = M1_q_b[79]_PORT_B_data_out[0];


--M1_q_b[78] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[78]
M1_q_b[78]_PORT_A_data_in = X97_holdff;
M1_q_b[78]_PORT_A_data_in_reg = DFFE(M1_q_b[78]_PORT_A_data_in, M1_q_b[78]_clock_0, , , M1_q_b[78]_clock_enable_0);
M1_q_b[78]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[78]_PORT_A_address_reg = DFFE(M1_q_b[78]_PORT_A_address, M1_q_b[78]_clock_0, , , M1_q_b[78]_clock_enable_0);
M1_q_b[78]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[78]_PORT_B_address_reg = DFFE(M1_q_b[78]_PORT_B_address, M1_q_b[78]_clock_1, , , );
M1_q_b[78]_PORT_A_write_enable = H1L4;
M1_q_b[78]_PORT_A_write_enable_reg = DFFE(M1_q_b[78]_PORT_A_write_enable, M1_q_b[78]_clock_0, , , M1_q_b[78]_clock_enable_0);
M1_q_b[78]_PORT_B_read_enable = VCC;
M1_q_b[78]_PORT_B_read_enable_reg = DFFE(M1_q_b[78]_PORT_B_read_enable, M1_q_b[78]_clock_1, , , );
M1_q_b[78]_clock_0 = clk_i;
M1_q_b[78]_clock_1 = !A1L3;
M1_q_b[78]_clock_enable_0 = VCC;
M1_q_b[78]_PORT_B_data_out = MEMORY(M1_q_b[78]_PORT_A_data_in_reg, , M1_q_b[78]_PORT_A_address_reg, M1_q_b[78]_PORT_B_address_reg, M1_q_b[78]_PORT_A_write_enable_reg, M1_q_b[78]_PORT_B_read_enable_reg, , , M1_q_b[78]_clock_0, M1_q_b[78]_clock_1, M1_q_b[78]_clock_enable_0, , , );
M1_q_b[78] = M1_q_b[78]_PORT_B_data_out[0];


--M1_q_b[77] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[77]
M1_q_b[77]_PORT_A_data_in = X87_holdff;
M1_q_b[77]_PORT_A_data_in_reg = DFFE(M1_q_b[77]_PORT_A_data_in, M1_q_b[77]_clock_0, , , M1_q_b[77]_clock_enable_0);
M1_q_b[77]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[77]_PORT_A_address_reg = DFFE(M1_q_b[77]_PORT_A_address, M1_q_b[77]_clock_0, , , M1_q_b[77]_clock_enable_0);
M1_q_b[77]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[77]_PORT_B_address_reg = DFFE(M1_q_b[77]_PORT_B_address, M1_q_b[77]_clock_1, , , );
M1_q_b[77]_PORT_A_write_enable = H1L4;
M1_q_b[77]_PORT_A_write_enable_reg = DFFE(M1_q_b[77]_PORT_A_write_enable, M1_q_b[77]_clock_0, , , M1_q_b[77]_clock_enable_0);
M1_q_b[77]_PORT_B_read_enable = VCC;
M1_q_b[77]_PORT_B_read_enable_reg = DFFE(M1_q_b[77]_PORT_B_read_enable, M1_q_b[77]_clock_1, , , );
M1_q_b[77]_clock_0 = clk_i;
M1_q_b[77]_clock_1 = !A1L3;
M1_q_b[77]_clock_enable_0 = VCC;
M1_q_b[77]_PORT_B_data_out = MEMORY(M1_q_b[77]_PORT_A_data_in_reg, , M1_q_b[77]_PORT_A_address_reg, M1_q_b[77]_PORT_B_address_reg, M1_q_b[77]_PORT_A_write_enable_reg, M1_q_b[77]_PORT_B_read_enable_reg, , , M1_q_b[77]_clock_0, M1_q_b[77]_clock_1, M1_q_b[77]_clock_enable_0, , , );
M1_q_b[77] = M1_q_b[77]_PORT_B_data_out[0];


--M1_q_b[76] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[76]
M1_q_b[76]_PORT_A_data_in = X77_holdff;
M1_q_b[76]_PORT_A_data_in_reg = DFFE(M1_q_b[76]_PORT_A_data_in, M1_q_b[76]_clock_0, , , M1_q_b[76]_clock_enable_0);
M1_q_b[76]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[76]_PORT_A_address_reg = DFFE(M1_q_b[76]_PORT_A_address, M1_q_b[76]_clock_0, , , M1_q_b[76]_clock_enable_0);
M1_q_b[76]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[76]_PORT_B_address_reg = DFFE(M1_q_b[76]_PORT_B_address, M1_q_b[76]_clock_1, , , );
M1_q_b[76]_PORT_A_write_enable = H1L4;
M1_q_b[76]_PORT_A_write_enable_reg = DFFE(M1_q_b[76]_PORT_A_write_enable, M1_q_b[76]_clock_0, , , M1_q_b[76]_clock_enable_0);
M1_q_b[76]_PORT_B_read_enable = VCC;
M1_q_b[76]_PORT_B_read_enable_reg = DFFE(M1_q_b[76]_PORT_B_read_enable, M1_q_b[76]_clock_1, , , );
M1_q_b[76]_clock_0 = clk_i;
M1_q_b[76]_clock_1 = !A1L3;
M1_q_b[76]_clock_enable_0 = VCC;
M1_q_b[76]_PORT_B_data_out = MEMORY(M1_q_b[76]_PORT_A_data_in_reg, , M1_q_b[76]_PORT_A_address_reg, M1_q_b[76]_PORT_B_address_reg, M1_q_b[76]_PORT_A_write_enable_reg, M1_q_b[76]_PORT_B_read_enable_reg, , , M1_q_b[76]_clock_0, M1_q_b[76]_clock_1, M1_q_b[76]_clock_enable_0, , , );
M1_q_b[76] = M1_q_b[76]_PORT_B_data_out[0];


--M1_q_b[75] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[75]
M1_q_b[75]_PORT_A_data_in = X67_holdff;
M1_q_b[75]_PORT_A_data_in_reg = DFFE(M1_q_b[75]_PORT_A_data_in, M1_q_b[75]_clock_0, , , M1_q_b[75]_clock_enable_0);
M1_q_b[75]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[75]_PORT_A_address_reg = DFFE(M1_q_b[75]_PORT_A_address, M1_q_b[75]_clock_0, , , M1_q_b[75]_clock_enable_0);
M1_q_b[75]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[75]_PORT_B_address_reg = DFFE(M1_q_b[75]_PORT_B_address, M1_q_b[75]_clock_1, , , );
M1_q_b[75]_PORT_A_write_enable = H1L4;
M1_q_b[75]_PORT_A_write_enable_reg = DFFE(M1_q_b[75]_PORT_A_write_enable, M1_q_b[75]_clock_0, , , M1_q_b[75]_clock_enable_0);
M1_q_b[75]_PORT_B_read_enable = VCC;
M1_q_b[75]_PORT_B_read_enable_reg = DFFE(M1_q_b[75]_PORT_B_read_enable, M1_q_b[75]_clock_1, , , );
M1_q_b[75]_clock_0 = clk_i;
M1_q_b[75]_clock_1 = !A1L3;
M1_q_b[75]_clock_enable_0 = VCC;
M1_q_b[75]_PORT_B_data_out = MEMORY(M1_q_b[75]_PORT_A_data_in_reg, , M1_q_b[75]_PORT_A_address_reg, M1_q_b[75]_PORT_B_address_reg, M1_q_b[75]_PORT_A_write_enable_reg, M1_q_b[75]_PORT_B_read_enable_reg, , , M1_q_b[75]_clock_0, M1_q_b[75]_clock_1, M1_q_b[75]_clock_enable_0, , , );
M1_q_b[75] = M1_q_b[75]_PORT_B_data_out[0];


--M1_q_b[74] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[74]
M1_q_b[74]_PORT_A_data_in = X57_holdff;
M1_q_b[74]_PORT_A_data_in_reg = DFFE(M1_q_b[74]_PORT_A_data_in, M1_q_b[74]_clock_0, , , M1_q_b[74]_clock_enable_0);
M1_q_b[74]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[74]_PORT_A_address_reg = DFFE(M1_q_b[74]_PORT_A_address, M1_q_b[74]_clock_0, , , M1_q_b[74]_clock_enable_0);
M1_q_b[74]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[74]_PORT_B_address_reg = DFFE(M1_q_b[74]_PORT_B_address, M1_q_b[74]_clock_1, , , );
M1_q_b[74]_PORT_A_write_enable = H1L4;
M1_q_b[74]_PORT_A_write_enable_reg = DFFE(M1_q_b[74]_PORT_A_write_enable, M1_q_b[74]_clock_0, , , M1_q_b[74]_clock_enable_0);
M1_q_b[74]_PORT_B_read_enable = VCC;
M1_q_b[74]_PORT_B_read_enable_reg = DFFE(M1_q_b[74]_PORT_B_read_enable, M1_q_b[74]_clock_1, , , );
M1_q_b[74]_clock_0 = clk_i;
M1_q_b[74]_clock_1 = !A1L3;
M1_q_b[74]_clock_enable_0 = VCC;
M1_q_b[74]_PORT_B_data_out = MEMORY(M1_q_b[74]_PORT_A_data_in_reg, , M1_q_b[74]_PORT_A_address_reg, M1_q_b[74]_PORT_B_address_reg, M1_q_b[74]_PORT_A_write_enable_reg, M1_q_b[74]_PORT_B_read_enable_reg, , , M1_q_b[74]_clock_0, M1_q_b[74]_clock_1, M1_q_b[74]_clock_enable_0, , , );
M1_q_b[74] = M1_q_b[74]_PORT_B_data_out[0];


--M1_q_b[73] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[73]
M1_q_b[73]_PORT_A_data_in = X47_holdff;
M1_q_b[73]_PORT_A_data_in_reg = DFFE(M1_q_b[73]_PORT_A_data_in, M1_q_b[73]_clock_0, , , M1_q_b[73]_clock_enable_0);
M1_q_b[73]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[73]_PORT_A_address_reg = DFFE(M1_q_b[73]_PORT_A_address, M1_q_b[73]_clock_0, , , M1_q_b[73]_clock_enable_0);
M1_q_b[73]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[73]_PORT_B_address_reg = DFFE(M1_q_b[73]_PORT_B_address, M1_q_b[73]_clock_1, , , );
M1_q_b[73]_PORT_A_write_enable = H1L4;
M1_q_b[73]_PORT_A_write_enable_reg = DFFE(M1_q_b[73]_PORT_A_write_enable, M1_q_b[73]_clock_0, , , M1_q_b[73]_clock_enable_0);
M1_q_b[73]_PORT_B_read_enable = VCC;
M1_q_b[73]_PORT_B_read_enable_reg = DFFE(M1_q_b[73]_PORT_B_read_enable, M1_q_b[73]_clock_1, , , );
M1_q_b[73]_clock_0 = clk_i;
M1_q_b[73]_clock_1 = !A1L3;
M1_q_b[73]_clock_enable_0 = VCC;
M1_q_b[73]_PORT_B_data_out = MEMORY(M1_q_b[73]_PORT_A_data_in_reg, , M1_q_b[73]_PORT_A_address_reg, M1_q_b[73]_PORT_B_address_reg, M1_q_b[73]_PORT_A_write_enable_reg, M1_q_b[73]_PORT_B_read_enable_reg, , , M1_q_b[73]_clock_0, M1_q_b[73]_clock_1, M1_q_b[73]_clock_enable_0, , , );
M1_q_b[73] = M1_q_b[73]_PORT_B_data_out[0];


--M1_q_b[72] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[72]
M1_q_b[72]_PORT_A_data_in = X37_holdff;
M1_q_b[72]_PORT_A_data_in_reg = DFFE(M1_q_b[72]_PORT_A_data_in, M1_q_b[72]_clock_0, , , M1_q_b[72]_clock_enable_0);
M1_q_b[72]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[72]_PORT_A_address_reg = DFFE(M1_q_b[72]_PORT_A_address, M1_q_b[72]_clock_0, , , M1_q_b[72]_clock_enable_0);
M1_q_b[72]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[72]_PORT_B_address_reg = DFFE(M1_q_b[72]_PORT_B_address, M1_q_b[72]_clock_1, , , );
M1_q_b[72]_PORT_A_write_enable = H1L4;
M1_q_b[72]_PORT_A_write_enable_reg = DFFE(M1_q_b[72]_PORT_A_write_enable, M1_q_b[72]_clock_0, , , M1_q_b[72]_clock_enable_0);
M1_q_b[72]_PORT_B_read_enable = VCC;
M1_q_b[72]_PORT_B_read_enable_reg = DFFE(M1_q_b[72]_PORT_B_read_enable, M1_q_b[72]_clock_1, , , );
M1_q_b[72]_clock_0 = clk_i;
M1_q_b[72]_clock_1 = !A1L3;
M1_q_b[72]_clock_enable_0 = VCC;
M1_q_b[72]_PORT_B_data_out = MEMORY(M1_q_b[72]_PORT_A_data_in_reg, , M1_q_b[72]_PORT_A_address_reg, M1_q_b[72]_PORT_B_address_reg, M1_q_b[72]_PORT_A_write_enable_reg, M1_q_b[72]_PORT_B_read_enable_reg, , , M1_q_b[72]_clock_0, M1_q_b[72]_clock_1, M1_q_b[72]_clock_enable_0, , , );
M1_q_b[72] = M1_q_b[72]_PORT_B_data_out[0];


--M1_q_b[71] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[71]
M1_q_b[71]_PORT_A_data_in = X27_holdff;
M1_q_b[71]_PORT_A_data_in_reg = DFFE(M1_q_b[71]_PORT_A_data_in, M1_q_b[71]_clock_0, , , M1_q_b[71]_clock_enable_0);
M1_q_b[71]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[71]_PORT_A_address_reg = DFFE(M1_q_b[71]_PORT_A_address, M1_q_b[71]_clock_0, , , M1_q_b[71]_clock_enable_0);
M1_q_b[71]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[71]_PORT_B_address_reg = DFFE(M1_q_b[71]_PORT_B_address, M1_q_b[71]_clock_1, , , );
M1_q_b[71]_PORT_A_write_enable = H1L4;
M1_q_b[71]_PORT_A_write_enable_reg = DFFE(M1_q_b[71]_PORT_A_write_enable, M1_q_b[71]_clock_0, , , M1_q_b[71]_clock_enable_0);
M1_q_b[71]_PORT_B_read_enable = VCC;
M1_q_b[71]_PORT_B_read_enable_reg = DFFE(M1_q_b[71]_PORT_B_read_enable, M1_q_b[71]_clock_1, , , );
M1_q_b[71]_clock_0 = clk_i;
M1_q_b[71]_clock_1 = !A1L3;
M1_q_b[71]_clock_enable_0 = VCC;
M1_q_b[71]_PORT_B_data_out = MEMORY(M1_q_b[71]_PORT_A_data_in_reg, , M1_q_b[71]_PORT_A_address_reg, M1_q_b[71]_PORT_B_address_reg, M1_q_b[71]_PORT_A_write_enable_reg, M1_q_b[71]_PORT_B_read_enable_reg, , , M1_q_b[71]_clock_0, M1_q_b[71]_clock_1, M1_q_b[71]_clock_enable_0, , , );
M1_q_b[71] = M1_q_b[71]_PORT_B_data_out[0];


--M1_q_b[70] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[70]
M1_q_b[70]_PORT_A_data_in = X17_holdff;
M1_q_b[70]_PORT_A_data_in_reg = DFFE(M1_q_b[70]_PORT_A_data_in, M1_q_b[70]_clock_0, , , M1_q_b[70]_clock_enable_0);
M1_q_b[70]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[70]_PORT_A_address_reg = DFFE(M1_q_b[70]_PORT_A_address, M1_q_b[70]_clock_0, , , M1_q_b[70]_clock_enable_0);
M1_q_b[70]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[70]_PORT_B_address_reg = DFFE(M1_q_b[70]_PORT_B_address, M1_q_b[70]_clock_1, , , );
M1_q_b[70]_PORT_A_write_enable = H1L4;
M1_q_b[70]_PORT_A_write_enable_reg = DFFE(M1_q_b[70]_PORT_A_write_enable, M1_q_b[70]_clock_0, , , M1_q_b[70]_clock_enable_0);
M1_q_b[70]_PORT_B_read_enable = VCC;
M1_q_b[70]_PORT_B_read_enable_reg = DFFE(M1_q_b[70]_PORT_B_read_enable, M1_q_b[70]_clock_1, , , );
M1_q_b[70]_clock_0 = clk_i;
M1_q_b[70]_clock_1 = !A1L3;
M1_q_b[70]_clock_enable_0 = VCC;
M1_q_b[70]_PORT_B_data_out = MEMORY(M1_q_b[70]_PORT_A_data_in_reg, , M1_q_b[70]_PORT_A_address_reg, M1_q_b[70]_PORT_B_address_reg, M1_q_b[70]_PORT_A_write_enable_reg, M1_q_b[70]_PORT_B_read_enable_reg, , , M1_q_b[70]_clock_0, M1_q_b[70]_clock_1, M1_q_b[70]_clock_enable_0, , , );
M1_q_b[70] = M1_q_b[70]_PORT_B_data_out[0];


--M1_q_b[69] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[69]
M1_q_b[69]_PORT_A_data_in = X07_holdff;
M1_q_b[69]_PORT_A_data_in_reg = DFFE(M1_q_b[69]_PORT_A_data_in, M1_q_b[69]_clock_0, , , M1_q_b[69]_clock_enable_0);
M1_q_b[69]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[69]_PORT_A_address_reg = DFFE(M1_q_b[69]_PORT_A_address, M1_q_b[69]_clock_0, , , M1_q_b[69]_clock_enable_0);
M1_q_b[69]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[69]_PORT_B_address_reg = DFFE(M1_q_b[69]_PORT_B_address, M1_q_b[69]_clock_1, , , );
M1_q_b[69]_PORT_A_write_enable = H1L4;
M1_q_b[69]_PORT_A_write_enable_reg = DFFE(M1_q_b[69]_PORT_A_write_enable, M1_q_b[69]_clock_0, , , M1_q_b[69]_clock_enable_0);
M1_q_b[69]_PORT_B_read_enable = VCC;
M1_q_b[69]_PORT_B_read_enable_reg = DFFE(M1_q_b[69]_PORT_B_read_enable, M1_q_b[69]_clock_1, , , );
M1_q_b[69]_clock_0 = clk_i;
M1_q_b[69]_clock_1 = !A1L3;
M1_q_b[69]_clock_enable_0 = VCC;
M1_q_b[69]_PORT_B_data_out = MEMORY(M1_q_b[69]_PORT_A_data_in_reg, , M1_q_b[69]_PORT_A_address_reg, M1_q_b[69]_PORT_B_address_reg, M1_q_b[69]_PORT_A_write_enable_reg, M1_q_b[69]_PORT_B_read_enable_reg, , , M1_q_b[69]_clock_0, M1_q_b[69]_clock_1, M1_q_b[69]_clock_enable_0, , , );
M1_q_b[69] = M1_q_b[69]_PORT_B_data_out[0];


--M1_q_b[68] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[68]
M1_q_b[68]_PORT_A_data_in = X96_holdff;
M1_q_b[68]_PORT_A_data_in_reg = DFFE(M1_q_b[68]_PORT_A_data_in, M1_q_b[68]_clock_0, , , M1_q_b[68]_clock_enable_0);
M1_q_b[68]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[68]_PORT_A_address_reg = DFFE(M1_q_b[68]_PORT_A_address, M1_q_b[68]_clock_0, , , M1_q_b[68]_clock_enable_0);
M1_q_b[68]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[68]_PORT_B_address_reg = DFFE(M1_q_b[68]_PORT_B_address, M1_q_b[68]_clock_1, , , );
M1_q_b[68]_PORT_A_write_enable = H1L4;
M1_q_b[68]_PORT_A_write_enable_reg = DFFE(M1_q_b[68]_PORT_A_write_enable, M1_q_b[68]_clock_0, , , M1_q_b[68]_clock_enable_0);
M1_q_b[68]_PORT_B_read_enable = VCC;
M1_q_b[68]_PORT_B_read_enable_reg = DFFE(M1_q_b[68]_PORT_B_read_enable, M1_q_b[68]_clock_1, , , );
M1_q_b[68]_clock_0 = clk_i;
M1_q_b[68]_clock_1 = !A1L3;
M1_q_b[68]_clock_enable_0 = VCC;
M1_q_b[68]_PORT_B_data_out = MEMORY(M1_q_b[68]_PORT_A_data_in_reg, , M1_q_b[68]_PORT_A_address_reg, M1_q_b[68]_PORT_B_address_reg, M1_q_b[68]_PORT_A_write_enable_reg, M1_q_b[68]_PORT_B_read_enable_reg, , , M1_q_b[68]_clock_0, M1_q_b[68]_clock_1, M1_q_b[68]_clock_enable_0, , , );
M1_q_b[68] = M1_q_b[68]_PORT_B_data_out[0];


--M1_q_b[67] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[67]
M1_q_b[67]_PORT_A_data_in = X86_holdff;
M1_q_b[67]_PORT_A_data_in_reg = DFFE(M1_q_b[67]_PORT_A_data_in, M1_q_b[67]_clock_0, , , M1_q_b[67]_clock_enable_0);
M1_q_b[67]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[67]_PORT_A_address_reg = DFFE(M1_q_b[67]_PORT_A_address, M1_q_b[67]_clock_0, , , M1_q_b[67]_clock_enable_0);
M1_q_b[67]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[67]_PORT_B_address_reg = DFFE(M1_q_b[67]_PORT_B_address, M1_q_b[67]_clock_1, , , );
M1_q_b[67]_PORT_A_write_enable = H1L4;
M1_q_b[67]_PORT_A_write_enable_reg = DFFE(M1_q_b[67]_PORT_A_write_enable, M1_q_b[67]_clock_0, , , M1_q_b[67]_clock_enable_0);
M1_q_b[67]_PORT_B_read_enable = VCC;
M1_q_b[67]_PORT_B_read_enable_reg = DFFE(M1_q_b[67]_PORT_B_read_enable, M1_q_b[67]_clock_1, , , );
M1_q_b[67]_clock_0 = clk_i;
M1_q_b[67]_clock_1 = !A1L3;
M1_q_b[67]_clock_enable_0 = VCC;
M1_q_b[67]_PORT_B_data_out = MEMORY(M1_q_b[67]_PORT_A_data_in_reg, , M1_q_b[67]_PORT_A_address_reg, M1_q_b[67]_PORT_B_address_reg, M1_q_b[67]_PORT_A_write_enable_reg, M1_q_b[67]_PORT_B_read_enable_reg, , , M1_q_b[67]_clock_0, M1_q_b[67]_clock_1, M1_q_b[67]_clock_enable_0, , , );
M1_q_b[67] = M1_q_b[67]_PORT_B_data_out[0];


--M1_q_b[66] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[66]
M1_q_b[66]_PORT_A_data_in = X76_holdff;
M1_q_b[66]_PORT_A_data_in_reg = DFFE(M1_q_b[66]_PORT_A_data_in, M1_q_b[66]_clock_0, , , M1_q_b[66]_clock_enable_0);
M1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[66]_PORT_A_address_reg = DFFE(M1_q_b[66]_PORT_A_address, M1_q_b[66]_clock_0, , , M1_q_b[66]_clock_enable_0);
M1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[66]_PORT_B_address_reg = DFFE(M1_q_b[66]_PORT_B_address, M1_q_b[66]_clock_1, , , );
M1_q_b[66]_PORT_A_write_enable = H1L4;
M1_q_b[66]_PORT_A_write_enable_reg = DFFE(M1_q_b[66]_PORT_A_write_enable, M1_q_b[66]_clock_0, , , M1_q_b[66]_clock_enable_0);
M1_q_b[66]_PORT_B_read_enable = VCC;
M1_q_b[66]_PORT_B_read_enable_reg = DFFE(M1_q_b[66]_PORT_B_read_enable, M1_q_b[66]_clock_1, , , );
M1_q_b[66]_clock_0 = clk_i;
M1_q_b[66]_clock_1 = !A1L3;
M1_q_b[66]_clock_enable_0 = VCC;
M1_q_b[66]_PORT_B_data_out = MEMORY(M1_q_b[66]_PORT_A_data_in_reg, , M1_q_b[66]_PORT_A_address_reg, M1_q_b[66]_PORT_B_address_reg, M1_q_b[66]_PORT_A_write_enable_reg, M1_q_b[66]_PORT_B_read_enable_reg, , , M1_q_b[66]_clock_0, M1_q_b[66]_clock_1, M1_q_b[66]_clock_enable_0, , , );
M1_q_b[66] = M1_q_b[66]_PORT_B_data_out[0];


--M1_q_b[65] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[65]
M1_q_b[65]_PORT_A_data_in = X66_holdff;
M1_q_b[65]_PORT_A_data_in_reg = DFFE(M1_q_b[65]_PORT_A_data_in, M1_q_b[65]_clock_0, , , M1_q_b[65]_clock_enable_0);
M1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[65]_PORT_A_address_reg = DFFE(M1_q_b[65]_PORT_A_address, M1_q_b[65]_clock_0, , , M1_q_b[65]_clock_enable_0);
M1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[65]_PORT_B_address_reg = DFFE(M1_q_b[65]_PORT_B_address, M1_q_b[65]_clock_1, , , );
M1_q_b[65]_PORT_A_write_enable = H1L4;
M1_q_b[65]_PORT_A_write_enable_reg = DFFE(M1_q_b[65]_PORT_A_write_enable, M1_q_b[65]_clock_0, , , M1_q_b[65]_clock_enable_0);
M1_q_b[65]_PORT_B_read_enable = VCC;
M1_q_b[65]_PORT_B_read_enable_reg = DFFE(M1_q_b[65]_PORT_B_read_enable, M1_q_b[65]_clock_1, , , );
M1_q_b[65]_clock_0 = clk_i;
M1_q_b[65]_clock_1 = !A1L3;
M1_q_b[65]_clock_enable_0 = VCC;
M1_q_b[65]_PORT_B_data_out = MEMORY(M1_q_b[65]_PORT_A_data_in_reg, , M1_q_b[65]_PORT_A_address_reg, M1_q_b[65]_PORT_B_address_reg, M1_q_b[65]_PORT_A_write_enable_reg, M1_q_b[65]_PORT_B_read_enable_reg, , , M1_q_b[65]_clock_0, M1_q_b[65]_clock_1, M1_q_b[65]_clock_enable_0, , , );
M1_q_b[65] = M1_q_b[65]_PORT_B_data_out[0];


--M1_q_b[64] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[64]
M1_q_b[64]_PORT_A_data_in = X56_holdff;
M1_q_b[64]_PORT_A_data_in_reg = DFFE(M1_q_b[64]_PORT_A_data_in, M1_q_b[64]_clock_0, , , M1_q_b[64]_clock_enable_0);
M1_q_b[64]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[64]_PORT_A_address_reg = DFFE(M1_q_b[64]_PORT_A_address, M1_q_b[64]_clock_0, , , M1_q_b[64]_clock_enable_0);
M1_q_b[64]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[64]_PORT_B_address_reg = DFFE(M1_q_b[64]_PORT_B_address, M1_q_b[64]_clock_1, , , );
M1_q_b[64]_PORT_A_write_enable = H1L4;
M1_q_b[64]_PORT_A_write_enable_reg = DFFE(M1_q_b[64]_PORT_A_write_enable, M1_q_b[64]_clock_0, , , M1_q_b[64]_clock_enable_0);
M1_q_b[64]_PORT_B_read_enable = VCC;
M1_q_b[64]_PORT_B_read_enable_reg = DFFE(M1_q_b[64]_PORT_B_read_enable, M1_q_b[64]_clock_1, , , );
M1_q_b[64]_clock_0 = clk_i;
M1_q_b[64]_clock_1 = !A1L3;
M1_q_b[64]_clock_enable_0 = VCC;
M1_q_b[64]_PORT_B_data_out = MEMORY(M1_q_b[64]_PORT_A_data_in_reg, , M1_q_b[64]_PORT_A_address_reg, M1_q_b[64]_PORT_B_address_reg, M1_q_b[64]_PORT_A_write_enable_reg, M1_q_b[64]_PORT_B_read_enable_reg, , , M1_q_b[64]_clock_0, M1_q_b[64]_clock_1, M1_q_b[64]_clock_enable_0, , , );
M1_q_b[64] = M1_q_b[64]_PORT_B_data_out[0];


--M1_q_b[63] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[63]
M1_q_b[63]_PORT_A_data_in = X46_holdff;
M1_q_b[63]_PORT_A_data_in_reg = DFFE(M1_q_b[63]_PORT_A_data_in, M1_q_b[63]_clock_0, , , M1_q_b[63]_clock_enable_0);
M1_q_b[63]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[63]_PORT_A_address_reg = DFFE(M1_q_b[63]_PORT_A_address, M1_q_b[63]_clock_0, , , M1_q_b[63]_clock_enable_0);
M1_q_b[63]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[63]_PORT_B_address_reg = DFFE(M1_q_b[63]_PORT_B_address, M1_q_b[63]_clock_1, , , );
M1_q_b[63]_PORT_A_write_enable = H1L4;
M1_q_b[63]_PORT_A_write_enable_reg = DFFE(M1_q_b[63]_PORT_A_write_enable, M1_q_b[63]_clock_0, , , M1_q_b[63]_clock_enable_0);
M1_q_b[63]_PORT_B_read_enable = VCC;
M1_q_b[63]_PORT_B_read_enable_reg = DFFE(M1_q_b[63]_PORT_B_read_enable, M1_q_b[63]_clock_1, , , );
M1_q_b[63]_clock_0 = clk_i;
M1_q_b[63]_clock_1 = !A1L3;
M1_q_b[63]_clock_enable_0 = VCC;
M1_q_b[63]_PORT_B_data_out = MEMORY(M1_q_b[63]_PORT_A_data_in_reg, , M1_q_b[63]_PORT_A_address_reg, M1_q_b[63]_PORT_B_address_reg, M1_q_b[63]_PORT_A_write_enable_reg, M1_q_b[63]_PORT_B_read_enable_reg, , , M1_q_b[63]_clock_0, M1_q_b[63]_clock_1, M1_q_b[63]_clock_enable_0, , , );
M1_q_b[63] = M1_q_b[63]_PORT_B_data_out[0];


--M1_q_b[62] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[62]
M1_q_b[62]_PORT_A_data_in = X36_holdff;
M1_q_b[62]_PORT_A_data_in_reg = DFFE(M1_q_b[62]_PORT_A_data_in, M1_q_b[62]_clock_0, , , M1_q_b[62]_clock_enable_0);
M1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[62]_PORT_A_address_reg = DFFE(M1_q_b[62]_PORT_A_address, M1_q_b[62]_clock_0, , , M1_q_b[62]_clock_enable_0);
M1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[62]_PORT_B_address_reg = DFFE(M1_q_b[62]_PORT_B_address, M1_q_b[62]_clock_1, , , );
M1_q_b[62]_PORT_A_write_enable = H1L4;
M1_q_b[62]_PORT_A_write_enable_reg = DFFE(M1_q_b[62]_PORT_A_write_enable, M1_q_b[62]_clock_0, , , M1_q_b[62]_clock_enable_0);
M1_q_b[62]_PORT_B_read_enable = VCC;
M1_q_b[62]_PORT_B_read_enable_reg = DFFE(M1_q_b[62]_PORT_B_read_enable, M1_q_b[62]_clock_1, , , );
M1_q_b[62]_clock_0 = clk_i;
M1_q_b[62]_clock_1 = !A1L3;
M1_q_b[62]_clock_enable_0 = VCC;
M1_q_b[62]_PORT_B_data_out = MEMORY(M1_q_b[62]_PORT_A_data_in_reg, , M1_q_b[62]_PORT_A_address_reg, M1_q_b[62]_PORT_B_address_reg, M1_q_b[62]_PORT_A_write_enable_reg, M1_q_b[62]_PORT_B_read_enable_reg, , , M1_q_b[62]_clock_0, M1_q_b[62]_clock_1, M1_q_b[62]_clock_enable_0, , , );
M1_q_b[62] = M1_q_b[62]_PORT_B_data_out[0];


--M1_q_b[61] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[61]
M1_q_b[61]_PORT_A_data_in = X26_holdff;
M1_q_b[61]_PORT_A_data_in_reg = DFFE(M1_q_b[61]_PORT_A_data_in, M1_q_b[61]_clock_0, , , M1_q_b[61]_clock_enable_0);
M1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[61]_PORT_A_address_reg = DFFE(M1_q_b[61]_PORT_A_address, M1_q_b[61]_clock_0, , , M1_q_b[61]_clock_enable_0);
M1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[61]_PORT_B_address_reg = DFFE(M1_q_b[61]_PORT_B_address, M1_q_b[61]_clock_1, , , );
M1_q_b[61]_PORT_A_write_enable = H1L4;
M1_q_b[61]_PORT_A_write_enable_reg = DFFE(M1_q_b[61]_PORT_A_write_enable, M1_q_b[61]_clock_0, , , M1_q_b[61]_clock_enable_0);
M1_q_b[61]_PORT_B_read_enable = VCC;
M1_q_b[61]_PORT_B_read_enable_reg = DFFE(M1_q_b[61]_PORT_B_read_enable, M1_q_b[61]_clock_1, , , );
M1_q_b[61]_clock_0 = clk_i;
M1_q_b[61]_clock_1 = !A1L3;
M1_q_b[61]_clock_enable_0 = VCC;
M1_q_b[61]_PORT_B_data_out = MEMORY(M1_q_b[61]_PORT_A_data_in_reg, , M1_q_b[61]_PORT_A_address_reg, M1_q_b[61]_PORT_B_address_reg, M1_q_b[61]_PORT_A_write_enable_reg, M1_q_b[61]_PORT_B_read_enable_reg, , , M1_q_b[61]_clock_0, M1_q_b[61]_clock_1, M1_q_b[61]_clock_enable_0, , , );
M1_q_b[61] = M1_q_b[61]_PORT_B_data_out[0];


--M1_q_b[60] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[60]
M1_q_b[60]_PORT_A_data_in = X16_holdff;
M1_q_b[60]_PORT_A_data_in_reg = DFFE(M1_q_b[60]_PORT_A_data_in, M1_q_b[60]_clock_0, , , M1_q_b[60]_clock_enable_0);
M1_q_b[60]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[60]_PORT_A_address_reg = DFFE(M1_q_b[60]_PORT_A_address, M1_q_b[60]_clock_0, , , M1_q_b[60]_clock_enable_0);
M1_q_b[60]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[60]_PORT_B_address_reg = DFFE(M1_q_b[60]_PORT_B_address, M1_q_b[60]_clock_1, , , );
M1_q_b[60]_PORT_A_write_enable = H1L4;
M1_q_b[60]_PORT_A_write_enable_reg = DFFE(M1_q_b[60]_PORT_A_write_enable, M1_q_b[60]_clock_0, , , M1_q_b[60]_clock_enable_0);
M1_q_b[60]_PORT_B_read_enable = VCC;
M1_q_b[60]_PORT_B_read_enable_reg = DFFE(M1_q_b[60]_PORT_B_read_enable, M1_q_b[60]_clock_1, , , );
M1_q_b[60]_clock_0 = clk_i;
M1_q_b[60]_clock_1 = !A1L3;
M1_q_b[60]_clock_enable_0 = VCC;
M1_q_b[60]_PORT_B_data_out = MEMORY(M1_q_b[60]_PORT_A_data_in_reg, , M1_q_b[60]_PORT_A_address_reg, M1_q_b[60]_PORT_B_address_reg, M1_q_b[60]_PORT_A_write_enable_reg, M1_q_b[60]_PORT_B_read_enable_reg, , , M1_q_b[60]_clock_0, M1_q_b[60]_clock_1, M1_q_b[60]_clock_enable_0, , , );
M1_q_b[60] = M1_q_b[60]_PORT_B_data_out[0];


--M1_q_b[59] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[59]
M1_q_b[59]_PORT_A_data_in = X06_holdff;
M1_q_b[59]_PORT_A_data_in_reg = DFFE(M1_q_b[59]_PORT_A_data_in, M1_q_b[59]_clock_0, , , M1_q_b[59]_clock_enable_0);
M1_q_b[59]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[59]_PORT_A_address_reg = DFFE(M1_q_b[59]_PORT_A_address, M1_q_b[59]_clock_0, , , M1_q_b[59]_clock_enable_0);
M1_q_b[59]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[59]_PORT_B_address_reg = DFFE(M1_q_b[59]_PORT_B_address, M1_q_b[59]_clock_1, , , );
M1_q_b[59]_PORT_A_write_enable = H1L4;
M1_q_b[59]_PORT_A_write_enable_reg = DFFE(M1_q_b[59]_PORT_A_write_enable, M1_q_b[59]_clock_0, , , M1_q_b[59]_clock_enable_0);
M1_q_b[59]_PORT_B_read_enable = VCC;
M1_q_b[59]_PORT_B_read_enable_reg = DFFE(M1_q_b[59]_PORT_B_read_enable, M1_q_b[59]_clock_1, , , );
M1_q_b[59]_clock_0 = clk_i;
M1_q_b[59]_clock_1 = !A1L3;
M1_q_b[59]_clock_enable_0 = VCC;
M1_q_b[59]_PORT_B_data_out = MEMORY(M1_q_b[59]_PORT_A_data_in_reg, , M1_q_b[59]_PORT_A_address_reg, M1_q_b[59]_PORT_B_address_reg, M1_q_b[59]_PORT_A_write_enable_reg, M1_q_b[59]_PORT_B_read_enable_reg, , , M1_q_b[59]_clock_0, M1_q_b[59]_clock_1, M1_q_b[59]_clock_enable_0, , , );
M1_q_b[59] = M1_q_b[59]_PORT_B_data_out[0];


--M1_q_b[58] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[58]
M1_q_b[58]_PORT_A_data_in = X95_holdff;
M1_q_b[58]_PORT_A_data_in_reg = DFFE(M1_q_b[58]_PORT_A_data_in, M1_q_b[58]_clock_0, , , M1_q_b[58]_clock_enable_0);
M1_q_b[58]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[58]_PORT_A_address_reg = DFFE(M1_q_b[58]_PORT_A_address, M1_q_b[58]_clock_0, , , M1_q_b[58]_clock_enable_0);
M1_q_b[58]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[58]_PORT_B_address_reg = DFFE(M1_q_b[58]_PORT_B_address, M1_q_b[58]_clock_1, , , );
M1_q_b[58]_PORT_A_write_enable = H1L4;
M1_q_b[58]_PORT_A_write_enable_reg = DFFE(M1_q_b[58]_PORT_A_write_enable, M1_q_b[58]_clock_0, , , M1_q_b[58]_clock_enable_0);
M1_q_b[58]_PORT_B_read_enable = VCC;
M1_q_b[58]_PORT_B_read_enable_reg = DFFE(M1_q_b[58]_PORT_B_read_enable, M1_q_b[58]_clock_1, , , );
M1_q_b[58]_clock_0 = clk_i;
M1_q_b[58]_clock_1 = !A1L3;
M1_q_b[58]_clock_enable_0 = VCC;
M1_q_b[58]_PORT_B_data_out = MEMORY(M1_q_b[58]_PORT_A_data_in_reg, , M1_q_b[58]_PORT_A_address_reg, M1_q_b[58]_PORT_B_address_reg, M1_q_b[58]_PORT_A_write_enable_reg, M1_q_b[58]_PORT_B_read_enable_reg, , , M1_q_b[58]_clock_0, M1_q_b[58]_clock_1, M1_q_b[58]_clock_enable_0, , , );
M1_q_b[58] = M1_q_b[58]_PORT_B_data_out[0];


--M1_q_b[57] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[57]
M1_q_b[57]_PORT_A_data_in = X85_holdff;
M1_q_b[57]_PORT_A_data_in_reg = DFFE(M1_q_b[57]_PORT_A_data_in, M1_q_b[57]_clock_0, , , M1_q_b[57]_clock_enable_0);
M1_q_b[57]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[57]_PORT_A_address_reg = DFFE(M1_q_b[57]_PORT_A_address, M1_q_b[57]_clock_0, , , M1_q_b[57]_clock_enable_0);
M1_q_b[57]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[57]_PORT_B_address_reg = DFFE(M1_q_b[57]_PORT_B_address, M1_q_b[57]_clock_1, , , );
M1_q_b[57]_PORT_A_write_enable = H1L4;
M1_q_b[57]_PORT_A_write_enable_reg = DFFE(M1_q_b[57]_PORT_A_write_enable, M1_q_b[57]_clock_0, , , M1_q_b[57]_clock_enable_0);
M1_q_b[57]_PORT_B_read_enable = VCC;
M1_q_b[57]_PORT_B_read_enable_reg = DFFE(M1_q_b[57]_PORT_B_read_enable, M1_q_b[57]_clock_1, , , );
M1_q_b[57]_clock_0 = clk_i;
M1_q_b[57]_clock_1 = !A1L3;
M1_q_b[57]_clock_enable_0 = VCC;
M1_q_b[57]_PORT_B_data_out = MEMORY(M1_q_b[57]_PORT_A_data_in_reg, , M1_q_b[57]_PORT_A_address_reg, M1_q_b[57]_PORT_B_address_reg, M1_q_b[57]_PORT_A_write_enable_reg, M1_q_b[57]_PORT_B_read_enable_reg, , , M1_q_b[57]_clock_0, M1_q_b[57]_clock_1, M1_q_b[57]_clock_enable_0, , , );
M1_q_b[57] = M1_q_b[57]_PORT_B_data_out[0];


--M1_q_b[56] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[56]
M1_q_b[56]_PORT_A_data_in = X75_holdff;
M1_q_b[56]_PORT_A_data_in_reg = DFFE(M1_q_b[56]_PORT_A_data_in, M1_q_b[56]_clock_0, , , M1_q_b[56]_clock_enable_0);
M1_q_b[56]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[56]_PORT_A_address_reg = DFFE(M1_q_b[56]_PORT_A_address, M1_q_b[56]_clock_0, , , M1_q_b[56]_clock_enable_0);
M1_q_b[56]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[56]_PORT_B_address_reg = DFFE(M1_q_b[56]_PORT_B_address, M1_q_b[56]_clock_1, , , );
M1_q_b[56]_PORT_A_write_enable = H1L4;
M1_q_b[56]_PORT_A_write_enable_reg = DFFE(M1_q_b[56]_PORT_A_write_enable, M1_q_b[56]_clock_0, , , M1_q_b[56]_clock_enable_0);
M1_q_b[56]_PORT_B_read_enable = VCC;
M1_q_b[56]_PORT_B_read_enable_reg = DFFE(M1_q_b[56]_PORT_B_read_enable, M1_q_b[56]_clock_1, , , );
M1_q_b[56]_clock_0 = clk_i;
M1_q_b[56]_clock_1 = !A1L3;
M1_q_b[56]_clock_enable_0 = VCC;
M1_q_b[56]_PORT_B_data_out = MEMORY(M1_q_b[56]_PORT_A_data_in_reg, , M1_q_b[56]_PORT_A_address_reg, M1_q_b[56]_PORT_B_address_reg, M1_q_b[56]_PORT_A_write_enable_reg, M1_q_b[56]_PORT_B_read_enable_reg, , , M1_q_b[56]_clock_0, M1_q_b[56]_clock_1, M1_q_b[56]_clock_enable_0, , , );
M1_q_b[56] = M1_q_b[56]_PORT_B_data_out[0];


--M1_q_b[55] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[55]
M1_q_b[55]_PORT_A_data_in = X65_holdff;
M1_q_b[55]_PORT_A_data_in_reg = DFFE(M1_q_b[55]_PORT_A_data_in, M1_q_b[55]_clock_0, , , M1_q_b[55]_clock_enable_0);
M1_q_b[55]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[55]_PORT_A_address_reg = DFFE(M1_q_b[55]_PORT_A_address, M1_q_b[55]_clock_0, , , M1_q_b[55]_clock_enable_0);
M1_q_b[55]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[55]_PORT_B_address_reg = DFFE(M1_q_b[55]_PORT_B_address, M1_q_b[55]_clock_1, , , );
M1_q_b[55]_PORT_A_write_enable = H1L4;
M1_q_b[55]_PORT_A_write_enable_reg = DFFE(M1_q_b[55]_PORT_A_write_enable, M1_q_b[55]_clock_0, , , M1_q_b[55]_clock_enable_0);
M1_q_b[55]_PORT_B_read_enable = VCC;
M1_q_b[55]_PORT_B_read_enable_reg = DFFE(M1_q_b[55]_PORT_B_read_enable, M1_q_b[55]_clock_1, , , );
M1_q_b[55]_clock_0 = clk_i;
M1_q_b[55]_clock_1 = !A1L3;
M1_q_b[55]_clock_enable_0 = VCC;
M1_q_b[55]_PORT_B_data_out = MEMORY(M1_q_b[55]_PORT_A_data_in_reg, , M1_q_b[55]_PORT_A_address_reg, M1_q_b[55]_PORT_B_address_reg, M1_q_b[55]_PORT_A_write_enable_reg, M1_q_b[55]_PORT_B_read_enable_reg, , , M1_q_b[55]_clock_0, M1_q_b[55]_clock_1, M1_q_b[55]_clock_enable_0, , , );
M1_q_b[55] = M1_q_b[55]_PORT_B_data_out[0];


--M1_q_b[54] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[54]
M1_q_b[54]_PORT_A_data_in = X55_holdff;
M1_q_b[54]_PORT_A_data_in_reg = DFFE(M1_q_b[54]_PORT_A_data_in, M1_q_b[54]_clock_0, , , M1_q_b[54]_clock_enable_0);
M1_q_b[54]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[54]_PORT_A_address_reg = DFFE(M1_q_b[54]_PORT_A_address, M1_q_b[54]_clock_0, , , M1_q_b[54]_clock_enable_0);
M1_q_b[54]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[54]_PORT_B_address_reg = DFFE(M1_q_b[54]_PORT_B_address, M1_q_b[54]_clock_1, , , );
M1_q_b[54]_PORT_A_write_enable = H1L4;
M1_q_b[54]_PORT_A_write_enable_reg = DFFE(M1_q_b[54]_PORT_A_write_enable, M1_q_b[54]_clock_0, , , M1_q_b[54]_clock_enable_0);
M1_q_b[54]_PORT_B_read_enable = VCC;
M1_q_b[54]_PORT_B_read_enable_reg = DFFE(M1_q_b[54]_PORT_B_read_enable, M1_q_b[54]_clock_1, , , );
M1_q_b[54]_clock_0 = clk_i;
M1_q_b[54]_clock_1 = !A1L3;
M1_q_b[54]_clock_enable_0 = VCC;
M1_q_b[54]_PORT_B_data_out = MEMORY(M1_q_b[54]_PORT_A_data_in_reg, , M1_q_b[54]_PORT_A_address_reg, M1_q_b[54]_PORT_B_address_reg, M1_q_b[54]_PORT_A_write_enable_reg, M1_q_b[54]_PORT_B_read_enable_reg, , , M1_q_b[54]_clock_0, M1_q_b[54]_clock_1, M1_q_b[54]_clock_enable_0, , , );
M1_q_b[54] = M1_q_b[54]_PORT_B_data_out[0];


--M1_q_b[53] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[53]
M1_q_b[53]_PORT_A_data_in = X45_holdff;
M1_q_b[53]_PORT_A_data_in_reg = DFFE(M1_q_b[53]_PORT_A_data_in, M1_q_b[53]_clock_0, , , M1_q_b[53]_clock_enable_0);
M1_q_b[53]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[53]_PORT_A_address_reg = DFFE(M1_q_b[53]_PORT_A_address, M1_q_b[53]_clock_0, , , M1_q_b[53]_clock_enable_0);
M1_q_b[53]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[53]_PORT_B_address_reg = DFFE(M1_q_b[53]_PORT_B_address, M1_q_b[53]_clock_1, , , );
M1_q_b[53]_PORT_A_write_enable = H1L4;
M1_q_b[53]_PORT_A_write_enable_reg = DFFE(M1_q_b[53]_PORT_A_write_enable, M1_q_b[53]_clock_0, , , M1_q_b[53]_clock_enable_0);
M1_q_b[53]_PORT_B_read_enable = VCC;
M1_q_b[53]_PORT_B_read_enable_reg = DFFE(M1_q_b[53]_PORT_B_read_enable, M1_q_b[53]_clock_1, , , );
M1_q_b[53]_clock_0 = clk_i;
M1_q_b[53]_clock_1 = !A1L3;
M1_q_b[53]_clock_enable_0 = VCC;
M1_q_b[53]_PORT_B_data_out = MEMORY(M1_q_b[53]_PORT_A_data_in_reg, , M1_q_b[53]_PORT_A_address_reg, M1_q_b[53]_PORT_B_address_reg, M1_q_b[53]_PORT_A_write_enable_reg, M1_q_b[53]_PORT_B_read_enable_reg, , , M1_q_b[53]_clock_0, M1_q_b[53]_clock_1, M1_q_b[53]_clock_enable_0, , , );
M1_q_b[53] = M1_q_b[53]_PORT_B_data_out[0];


--M1_q_b[52] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[52]
M1_q_b[52]_PORT_A_data_in = X35_holdff;
M1_q_b[52]_PORT_A_data_in_reg = DFFE(M1_q_b[52]_PORT_A_data_in, M1_q_b[52]_clock_0, , , M1_q_b[52]_clock_enable_0);
M1_q_b[52]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[52]_PORT_A_address_reg = DFFE(M1_q_b[52]_PORT_A_address, M1_q_b[52]_clock_0, , , M1_q_b[52]_clock_enable_0);
M1_q_b[52]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[52]_PORT_B_address_reg = DFFE(M1_q_b[52]_PORT_B_address, M1_q_b[52]_clock_1, , , );
M1_q_b[52]_PORT_A_write_enable = H1L4;
M1_q_b[52]_PORT_A_write_enable_reg = DFFE(M1_q_b[52]_PORT_A_write_enable, M1_q_b[52]_clock_0, , , M1_q_b[52]_clock_enable_0);
M1_q_b[52]_PORT_B_read_enable = VCC;
M1_q_b[52]_PORT_B_read_enable_reg = DFFE(M1_q_b[52]_PORT_B_read_enable, M1_q_b[52]_clock_1, , , );
M1_q_b[52]_clock_0 = clk_i;
M1_q_b[52]_clock_1 = !A1L3;
M1_q_b[52]_clock_enable_0 = VCC;
M1_q_b[52]_PORT_B_data_out = MEMORY(M1_q_b[52]_PORT_A_data_in_reg, , M1_q_b[52]_PORT_A_address_reg, M1_q_b[52]_PORT_B_address_reg, M1_q_b[52]_PORT_A_write_enable_reg, M1_q_b[52]_PORT_B_read_enable_reg, , , M1_q_b[52]_clock_0, M1_q_b[52]_clock_1, M1_q_b[52]_clock_enable_0, , , );
M1_q_b[52] = M1_q_b[52]_PORT_B_data_out[0];


--M1_q_b[51] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[51]
M1_q_b[51]_PORT_A_data_in = X25_holdff;
M1_q_b[51]_PORT_A_data_in_reg = DFFE(M1_q_b[51]_PORT_A_data_in, M1_q_b[51]_clock_0, , , M1_q_b[51]_clock_enable_0);
M1_q_b[51]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[51]_PORT_A_address_reg = DFFE(M1_q_b[51]_PORT_A_address, M1_q_b[51]_clock_0, , , M1_q_b[51]_clock_enable_0);
M1_q_b[51]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[51]_PORT_B_address_reg = DFFE(M1_q_b[51]_PORT_B_address, M1_q_b[51]_clock_1, , , );
M1_q_b[51]_PORT_A_write_enable = H1L4;
M1_q_b[51]_PORT_A_write_enable_reg = DFFE(M1_q_b[51]_PORT_A_write_enable, M1_q_b[51]_clock_0, , , M1_q_b[51]_clock_enable_0);
M1_q_b[51]_PORT_B_read_enable = VCC;
M1_q_b[51]_PORT_B_read_enable_reg = DFFE(M1_q_b[51]_PORT_B_read_enable, M1_q_b[51]_clock_1, , , );
M1_q_b[51]_clock_0 = clk_i;
M1_q_b[51]_clock_1 = !A1L3;
M1_q_b[51]_clock_enable_0 = VCC;
M1_q_b[51]_PORT_B_data_out = MEMORY(M1_q_b[51]_PORT_A_data_in_reg, , M1_q_b[51]_PORT_A_address_reg, M1_q_b[51]_PORT_B_address_reg, M1_q_b[51]_PORT_A_write_enable_reg, M1_q_b[51]_PORT_B_read_enable_reg, , , M1_q_b[51]_clock_0, M1_q_b[51]_clock_1, M1_q_b[51]_clock_enable_0, , , );
M1_q_b[51] = M1_q_b[51]_PORT_B_data_out[0];


--M1_q_b[50] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[50]
M1_q_b[50]_PORT_A_data_in = X15_holdff;
M1_q_b[50]_PORT_A_data_in_reg = DFFE(M1_q_b[50]_PORT_A_data_in, M1_q_b[50]_clock_0, , , M1_q_b[50]_clock_enable_0);
M1_q_b[50]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[50]_PORT_A_address_reg = DFFE(M1_q_b[50]_PORT_A_address, M1_q_b[50]_clock_0, , , M1_q_b[50]_clock_enable_0);
M1_q_b[50]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[50]_PORT_B_address_reg = DFFE(M1_q_b[50]_PORT_B_address, M1_q_b[50]_clock_1, , , );
M1_q_b[50]_PORT_A_write_enable = H1L4;
M1_q_b[50]_PORT_A_write_enable_reg = DFFE(M1_q_b[50]_PORT_A_write_enable, M1_q_b[50]_clock_0, , , M1_q_b[50]_clock_enable_0);
M1_q_b[50]_PORT_B_read_enable = VCC;
M1_q_b[50]_PORT_B_read_enable_reg = DFFE(M1_q_b[50]_PORT_B_read_enable, M1_q_b[50]_clock_1, , , );
M1_q_b[50]_clock_0 = clk_i;
M1_q_b[50]_clock_1 = !A1L3;
M1_q_b[50]_clock_enable_0 = VCC;
M1_q_b[50]_PORT_B_data_out = MEMORY(M1_q_b[50]_PORT_A_data_in_reg, , M1_q_b[50]_PORT_A_address_reg, M1_q_b[50]_PORT_B_address_reg, M1_q_b[50]_PORT_A_write_enable_reg, M1_q_b[50]_PORT_B_read_enable_reg, , , M1_q_b[50]_clock_0, M1_q_b[50]_clock_1, M1_q_b[50]_clock_enable_0, , , );
M1_q_b[50] = M1_q_b[50]_PORT_B_data_out[0];


--M1_q_b[49] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[49]
M1_q_b[49]_PORT_A_data_in = X05_holdff;
M1_q_b[49]_PORT_A_data_in_reg = DFFE(M1_q_b[49]_PORT_A_data_in, M1_q_b[49]_clock_0, , , M1_q_b[49]_clock_enable_0);
M1_q_b[49]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[49]_PORT_A_address_reg = DFFE(M1_q_b[49]_PORT_A_address, M1_q_b[49]_clock_0, , , M1_q_b[49]_clock_enable_0);
M1_q_b[49]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[49]_PORT_B_address_reg = DFFE(M1_q_b[49]_PORT_B_address, M1_q_b[49]_clock_1, , , );
M1_q_b[49]_PORT_A_write_enable = H1L4;
M1_q_b[49]_PORT_A_write_enable_reg = DFFE(M1_q_b[49]_PORT_A_write_enable, M1_q_b[49]_clock_0, , , M1_q_b[49]_clock_enable_0);
M1_q_b[49]_PORT_B_read_enable = VCC;
M1_q_b[49]_PORT_B_read_enable_reg = DFFE(M1_q_b[49]_PORT_B_read_enable, M1_q_b[49]_clock_1, , , );
M1_q_b[49]_clock_0 = clk_i;
M1_q_b[49]_clock_1 = !A1L3;
M1_q_b[49]_clock_enable_0 = VCC;
M1_q_b[49]_PORT_B_data_out = MEMORY(M1_q_b[49]_PORT_A_data_in_reg, , M1_q_b[49]_PORT_A_address_reg, M1_q_b[49]_PORT_B_address_reg, M1_q_b[49]_PORT_A_write_enable_reg, M1_q_b[49]_PORT_B_read_enable_reg, , , M1_q_b[49]_clock_0, M1_q_b[49]_clock_1, M1_q_b[49]_clock_enable_0, , , );
M1_q_b[49] = M1_q_b[49]_PORT_B_data_out[0];


--M1_q_b[48] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[48]
M1_q_b[48]_PORT_A_data_in = X94_holdff;
M1_q_b[48]_PORT_A_data_in_reg = DFFE(M1_q_b[48]_PORT_A_data_in, M1_q_b[48]_clock_0, , , M1_q_b[48]_clock_enable_0);
M1_q_b[48]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[48]_PORT_A_address_reg = DFFE(M1_q_b[48]_PORT_A_address, M1_q_b[48]_clock_0, , , M1_q_b[48]_clock_enable_0);
M1_q_b[48]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[48]_PORT_B_address_reg = DFFE(M1_q_b[48]_PORT_B_address, M1_q_b[48]_clock_1, , , );
M1_q_b[48]_PORT_A_write_enable = H1L4;
M1_q_b[48]_PORT_A_write_enable_reg = DFFE(M1_q_b[48]_PORT_A_write_enable, M1_q_b[48]_clock_0, , , M1_q_b[48]_clock_enable_0);
M1_q_b[48]_PORT_B_read_enable = VCC;
M1_q_b[48]_PORT_B_read_enable_reg = DFFE(M1_q_b[48]_PORT_B_read_enable, M1_q_b[48]_clock_1, , , );
M1_q_b[48]_clock_0 = clk_i;
M1_q_b[48]_clock_1 = !A1L3;
M1_q_b[48]_clock_enable_0 = VCC;
M1_q_b[48]_PORT_B_data_out = MEMORY(M1_q_b[48]_PORT_A_data_in_reg, , M1_q_b[48]_PORT_A_address_reg, M1_q_b[48]_PORT_B_address_reg, M1_q_b[48]_PORT_A_write_enable_reg, M1_q_b[48]_PORT_B_read_enable_reg, , , M1_q_b[48]_clock_0, M1_q_b[48]_clock_1, M1_q_b[48]_clock_enable_0, , , );
M1_q_b[48] = M1_q_b[48]_PORT_B_data_out[0];


--M1_q_b[47] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[47]
M1_q_b[47]_PORT_A_data_in = X84_holdff;
M1_q_b[47]_PORT_A_data_in_reg = DFFE(M1_q_b[47]_PORT_A_data_in, M1_q_b[47]_clock_0, , , M1_q_b[47]_clock_enable_0);
M1_q_b[47]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[47]_PORT_A_address_reg = DFFE(M1_q_b[47]_PORT_A_address, M1_q_b[47]_clock_0, , , M1_q_b[47]_clock_enable_0);
M1_q_b[47]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[47]_PORT_B_address_reg = DFFE(M1_q_b[47]_PORT_B_address, M1_q_b[47]_clock_1, , , );
M1_q_b[47]_PORT_A_write_enable = H1L4;
M1_q_b[47]_PORT_A_write_enable_reg = DFFE(M1_q_b[47]_PORT_A_write_enable, M1_q_b[47]_clock_0, , , M1_q_b[47]_clock_enable_0);
M1_q_b[47]_PORT_B_read_enable = VCC;
M1_q_b[47]_PORT_B_read_enable_reg = DFFE(M1_q_b[47]_PORT_B_read_enable, M1_q_b[47]_clock_1, , , );
M1_q_b[47]_clock_0 = clk_i;
M1_q_b[47]_clock_1 = !A1L3;
M1_q_b[47]_clock_enable_0 = VCC;
M1_q_b[47]_PORT_B_data_out = MEMORY(M1_q_b[47]_PORT_A_data_in_reg, , M1_q_b[47]_PORT_A_address_reg, M1_q_b[47]_PORT_B_address_reg, M1_q_b[47]_PORT_A_write_enable_reg, M1_q_b[47]_PORT_B_read_enable_reg, , , M1_q_b[47]_clock_0, M1_q_b[47]_clock_1, M1_q_b[47]_clock_enable_0, , , );
M1_q_b[47] = M1_q_b[47]_PORT_B_data_out[0];


--M1_q_b[46] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[46]
M1_q_b[46]_PORT_A_data_in = X74_holdff;
M1_q_b[46]_PORT_A_data_in_reg = DFFE(M1_q_b[46]_PORT_A_data_in, M1_q_b[46]_clock_0, , , M1_q_b[46]_clock_enable_0);
M1_q_b[46]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[46]_PORT_A_address_reg = DFFE(M1_q_b[46]_PORT_A_address, M1_q_b[46]_clock_0, , , M1_q_b[46]_clock_enable_0);
M1_q_b[46]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[46]_PORT_B_address_reg = DFFE(M1_q_b[46]_PORT_B_address, M1_q_b[46]_clock_1, , , );
M1_q_b[46]_PORT_A_write_enable = H1L4;
M1_q_b[46]_PORT_A_write_enable_reg = DFFE(M1_q_b[46]_PORT_A_write_enable, M1_q_b[46]_clock_0, , , M1_q_b[46]_clock_enable_0);
M1_q_b[46]_PORT_B_read_enable = VCC;
M1_q_b[46]_PORT_B_read_enable_reg = DFFE(M1_q_b[46]_PORT_B_read_enable, M1_q_b[46]_clock_1, , , );
M1_q_b[46]_clock_0 = clk_i;
M1_q_b[46]_clock_1 = !A1L3;
M1_q_b[46]_clock_enable_0 = VCC;
M1_q_b[46]_PORT_B_data_out = MEMORY(M1_q_b[46]_PORT_A_data_in_reg, , M1_q_b[46]_PORT_A_address_reg, M1_q_b[46]_PORT_B_address_reg, M1_q_b[46]_PORT_A_write_enable_reg, M1_q_b[46]_PORT_B_read_enable_reg, , , M1_q_b[46]_clock_0, M1_q_b[46]_clock_1, M1_q_b[46]_clock_enable_0, , , );
M1_q_b[46] = M1_q_b[46]_PORT_B_data_out[0];


--M1_q_b[45] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[45]
M1_q_b[45]_PORT_A_data_in = X64_holdff;
M1_q_b[45]_PORT_A_data_in_reg = DFFE(M1_q_b[45]_PORT_A_data_in, M1_q_b[45]_clock_0, , , M1_q_b[45]_clock_enable_0);
M1_q_b[45]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[45]_PORT_A_address_reg = DFFE(M1_q_b[45]_PORT_A_address, M1_q_b[45]_clock_0, , , M1_q_b[45]_clock_enable_0);
M1_q_b[45]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[45]_PORT_B_address_reg = DFFE(M1_q_b[45]_PORT_B_address, M1_q_b[45]_clock_1, , , );
M1_q_b[45]_PORT_A_write_enable = H1L4;
M1_q_b[45]_PORT_A_write_enable_reg = DFFE(M1_q_b[45]_PORT_A_write_enable, M1_q_b[45]_clock_0, , , M1_q_b[45]_clock_enable_0);
M1_q_b[45]_PORT_B_read_enable = VCC;
M1_q_b[45]_PORT_B_read_enable_reg = DFFE(M1_q_b[45]_PORT_B_read_enable, M1_q_b[45]_clock_1, , , );
M1_q_b[45]_clock_0 = clk_i;
M1_q_b[45]_clock_1 = !A1L3;
M1_q_b[45]_clock_enable_0 = VCC;
M1_q_b[45]_PORT_B_data_out = MEMORY(M1_q_b[45]_PORT_A_data_in_reg, , M1_q_b[45]_PORT_A_address_reg, M1_q_b[45]_PORT_B_address_reg, M1_q_b[45]_PORT_A_write_enable_reg, M1_q_b[45]_PORT_B_read_enable_reg, , , M1_q_b[45]_clock_0, M1_q_b[45]_clock_1, M1_q_b[45]_clock_enable_0, , , );
M1_q_b[45] = M1_q_b[45]_PORT_B_data_out[0];


--M1_q_b[44] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[44]
M1_q_b[44]_PORT_A_data_in = X54_holdff;
M1_q_b[44]_PORT_A_data_in_reg = DFFE(M1_q_b[44]_PORT_A_data_in, M1_q_b[44]_clock_0, , , M1_q_b[44]_clock_enable_0);
M1_q_b[44]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[44]_PORT_A_address_reg = DFFE(M1_q_b[44]_PORT_A_address, M1_q_b[44]_clock_0, , , M1_q_b[44]_clock_enable_0);
M1_q_b[44]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[44]_PORT_B_address_reg = DFFE(M1_q_b[44]_PORT_B_address, M1_q_b[44]_clock_1, , , );
M1_q_b[44]_PORT_A_write_enable = H1L4;
M1_q_b[44]_PORT_A_write_enable_reg = DFFE(M1_q_b[44]_PORT_A_write_enable, M1_q_b[44]_clock_0, , , M1_q_b[44]_clock_enable_0);
M1_q_b[44]_PORT_B_read_enable = VCC;
M1_q_b[44]_PORT_B_read_enable_reg = DFFE(M1_q_b[44]_PORT_B_read_enable, M1_q_b[44]_clock_1, , , );
M1_q_b[44]_clock_0 = clk_i;
M1_q_b[44]_clock_1 = !A1L3;
M1_q_b[44]_clock_enable_0 = VCC;
M1_q_b[44]_PORT_B_data_out = MEMORY(M1_q_b[44]_PORT_A_data_in_reg, , M1_q_b[44]_PORT_A_address_reg, M1_q_b[44]_PORT_B_address_reg, M1_q_b[44]_PORT_A_write_enable_reg, M1_q_b[44]_PORT_B_read_enable_reg, , , M1_q_b[44]_clock_0, M1_q_b[44]_clock_1, M1_q_b[44]_clock_enable_0, , , );
M1_q_b[44] = M1_q_b[44]_PORT_B_data_out[0];


--M1_q_b[43] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[43]
M1_q_b[43]_PORT_A_data_in = X44_holdff;
M1_q_b[43]_PORT_A_data_in_reg = DFFE(M1_q_b[43]_PORT_A_data_in, M1_q_b[43]_clock_0, , , M1_q_b[43]_clock_enable_0);
M1_q_b[43]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[43]_PORT_A_address_reg = DFFE(M1_q_b[43]_PORT_A_address, M1_q_b[43]_clock_0, , , M1_q_b[43]_clock_enable_0);
M1_q_b[43]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[43]_PORT_B_address_reg = DFFE(M1_q_b[43]_PORT_B_address, M1_q_b[43]_clock_1, , , );
M1_q_b[43]_PORT_A_write_enable = H1L4;
M1_q_b[43]_PORT_A_write_enable_reg = DFFE(M1_q_b[43]_PORT_A_write_enable, M1_q_b[43]_clock_0, , , M1_q_b[43]_clock_enable_0);
M1_q_b[43]_PORT_B_read_enable = VCC;
M1_q_b[43]_PORT_B_read_enable_reg = DFFE(M1_q_b[43]_PORT_B_read_enable, M1_q_b[43]_clock_1, , , );
M1_q_b[43]_clock_0 = clk_i;
M1_q_b[43]_clock_1 = !A1L3;
M1_q_b[43]_clock_enable_0 = VCC;
M1_q_b[43]_PORT_B_data_out = MEMORY(M1_q_b[43]_PORT_A_data_in_reg, , M1_q_b[43]_PORT_A_address_reg, M1_q_b[43]_PORT_B_address_reg, M1_q_b[43]_PORT_A_write_enable_reg, M1_q_b[43]_PORT_B_read_enable_reg, , , M1_q_b[43]_clock_0, M1_q_b[43]_clock_1, M1_q_b[43]_clock_enable_0, , , );
M1_q_b[43] = M1_q_b[43]_PORT_B_data_out[0];


--M1_q_b[42] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[42]
M1_q_b[42]_PORT_A_data_in = X34_holdff;
M1_q_b[42]_PORT_A_data_in_reg = DFFE(M1_q_b[42]_PORT_A_data_in, M1_q_b[42]_clock_0, , , M1_q_b[42]_clock_enable_0);
M1_q_b[42]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[42]_PORT_A_address_reg = DFFE(M1_q_b[42]_PORT_A_address, M1_q_b[42]_clock_0, , , M1_q_b[42]_clock_enable_0);
M1_q_b[42]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[42]_PORT_B_address_reg = DFFE(M1_q_b[42]_PORT_B_address, M1_q_b[42]_clock_1, , , );
M1_q_b[42]_PORT_A_write_enable = H1L4;
M1_q_b[42]_PORT_A_write_enable_reg = DFFE(M1_q_b[42]_PORT_A_write_enable, M1_q_b[42]_clock_0, , , M1_q_b[42]_clock_enable_0);
M1_q_b[42]_PORT_B_read_enable = VCC;
M1_q_b[42]_PORT_B_read_enable_reg = DFFE(M1_q_b[42]_PORT_B_read_enable, M1_q_b[42]_clock_1, , , );
M1_q_b[42]_clock_0 = clk_i;
M1_q_b[42]_clock_1 = !A1L3;
M1_q_b[42]_clock_enable_0 = VCC;
M1_q_b[42]_PORT_B_data_out = MEMORY(M1_q_b[42]_PORT_A_data_in_reg, , M1_q_b[42]_PORT_A_address_reg, M1_q_b[42]_PORT_B_address_reg, M1_q_b[42]_PORT_A_write_enable_reg, M1_q_b[42]_PORT_B_read_enable_reg, , , M1_q_b[42]_clock_0, M1_q_b[42]_clock_1, M1_q_b[42]_clock_enable_0, , , );
M1_q_b[42] = M1_q_b[42]_PORT_B_data_out[0];


--M1_q_b[41] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[41]
M1_q_b[41]_PORT_A_data_in = X24_holdff;
M1_q_b[41]_PORT_A_data_in_reg = DFFE(M1_q_b[41]_PORT_A_data_in, M1_q_b[41]_clock_0, , , M1_q_b[41]_clock_enable_0);
M1_q_b[41]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[41]_PORT_A_address_reg = DFFE(M1_q_b[41]_PORT_A_address, M1_q_b[41]_clock_0, , , M1_q_b[41]_clock_enable_0);
M1_q_b[41]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[41]_PORT_B_address_reg = DFFE(M1_q_b[41]_PORT_B_address, M1_q_b[41]_clock_1, , , );
M1_q_b[41]_PORT_A_write_enable = H1L4;
M1_q_b[41]_PORT_A_write_enable_reg = DFFE(M1_q_b[41]_PORT_A_write_enable, M1_q_b[41]_clock_0, , , M1_q_b[41]_clock_enable_0);
M1_q_b[41]_PORT_B_read_enable = VCC;
M1_q_b[41]_PORT_B_read_enable_reg = DFFE(M1_q_b[41]_PORT_B_read_enable, M1_q_b[41]_clock_1, , , );
M1_q_b[41]_clock_0 = clk_i;
M1_q_b[41]_clock_1 = !A1L3;
M1_q_b[41]_clock_enable_0 = VCC;
M1_q_b[41]_PORT_B_data_out = MEMORY(M1_q_b[41]_PORT_A_data_in_reg, , M1_q_b[41]_PORT_A_address_reg, M1_q_b[41]_PORT_B_address_reg, M1_q_b[41]_PORT_A_write_enable_reg, M1_q_b[41]_PORT_B_read_enable_reg, , , M1_q_b[41]_clock_0, M1_q_b[41]_clock_1, M1_q_b[41]_clock_enable_0, , , );
M1_q_b[41] = M1_q_b[41]_PORT_B_data_out[0];


--M1_q_b[40] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[40]
M1_q_b[40]_PORT_A_data_in = X14_holdff;
M1_q_b[40]_PORT_A_data_in_reg = DFFE(M1_q_b[40]_PORT_A_data_in, M1_q_b[40]_clock_0, , , M1_q_b[40]_clock_enable_0);
M1_q_b[40]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[40]_PORT_A_address_reg = DFFE(M1_q_b[40]_PORT_A_address, M1_q_b[40]_clock_0, , , M1_q_b[40]_clock_enable_0);
M1_q_b[40]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[40]_PORT_B_address_reg = DFFE(M1_q_b[40]_PORT_B_address, M1_q_b[40]_clock_1, , , );
M1_q_b[40]_PORT_A_write_enable = H1L4;
M1_q_b[40]_PORT_A_write_enable_reg = DFFE(M1_q_b[40]_PORT_A_write_enable, M1_q_b[40]_clock_0, , , M1_q_b[40]_clock_enable_0);
M1_q_b[40]_PORT_B_read_enable = VCC;
M1_q_b[40]_PORT_B_read_enable_reg = DFFE(M1_q_b[40]_PORT_B_read_enable, M1_q_b[40]_clock_1, , , );
M1_q_b[40]_clock_0 = clk_i;
M1_q_b[40]_clock_1 = !A1L3;
M1_q_b[40]_clock_enable_0 = VCC;
M1_q_b[40]_PORT_B_data_out = MEMORY(M1_q_b[40]_PORT_A_data_in_reg, , M1_q_b[40]_PORT_A_address_reg, M1_q_b[40]_PORT_B_address_reg, M1_q_b[40]_PORT_A_write_enable_reg, M1_q_b[40]_PORT_B_read_enable_reg, , , M1_q_b[40]_clock_0, M1_q_b[40]_clock_1, M1_q_b[40]_clock_enable_0, , , );
M1_q_b[40] = M1_q_b[40]_PORT_B_data_out[0];


--M1_q_b[39] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[39]
M1_q_b[39]_PORT_A_data_in = X04_holdff;
M1_q_b[39]_PORT_A_data_in_reg = DFFE(M1_q_b[39]_PORT_A_data_in, M1_q_b[39]_clock_0, , , M1_q_b[39]_clock_enable_0);
M1_q_b[39]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[39]_PORT_A_address_reg = DFFE(M1_q_b[39]_PORT_A_address, M1_q_b[39]_clock_0, , , M1_q_b[39]_clock_enable_0);
M1_q_b[39]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[39]_PORT_B_address_reg = DFFE(M1_q_b[39]_PORT_B_address, M1_q_b[39]_clock_1, , , );
M1_q_b[39]_PORT_A_write_enable = H1L4;
M1_q_b[39]_PORT_A_write_enable_reg = DFFE(M1_q_b[39]_PORT_A_write_enable, M1_q_b[39]_clock_0, , , M1_q_b[39]_clock_enable_0);
M1_q_b[39]_PORT_B_read_enable = VCC;
M1_q_b[39]_PORT_B_read_enable_reg = DFFE(M1_q_b[39]_PORT_B_read_enable, M1_q_b[39]_clock_1, , , );
M1_q_b[39]_clock_0 = clk_i;
M1_q_b[39]_clock_1 = !A1L3;
M1_q_b[39]_clock_enable_0 = VCC;
M1_q_b[39]_PORT_B_data_out = MEMORY(M1_q_b[39]_PORT_A_data_in_reg, , M1_q_b[39]_PORT_A_address_reg, M1_q_b[39]_PORT_B_address_reg, M1_q_b[39]_PORT_A_write_enable_reg, M1_q_b[39]_PORT_B_read_enable_reg, , , M1_q_b[39]_clock_0, M1_q_b[39]_clock_1, M1_q_b[39]_clock_enable_0, , , );
M1_q_b[39] = M1_q_b[39]_PORT_B_data_out[0];


--M1_q_b[38] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[38]
M1_q_b[38]_PORT_A_data_in = X93_holdff;
M1_q_b[38]_PORT_A_data_in_reg = DFFE(M1_q_b[38]_PORT_A_data_in, M1_q_b[38]_clock_0, , , M1_q_b[38]_clock_enable_0);
M1_q_b[38]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[38]_PORT_A_address_reg = DFFE(M1_q_b[38]_PORT_A_address, M1_q_b[38]_clock_0, , , M1_q_b[38]_clock_enable_0);
M1_q_b[38]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[38]_PORT_B_address_reg = DFFE(M1_q_b[38]_PORT_B_address, M1_q_b[38]_clock_1, , , );
M1_q_b[38]_PORT_A_write_enable = H1L4;
M1_q_b[38]_PORT_A_write_enable_reg = DFFE(M1_q_b[38]_PORT_A_write_enable, M1_q_b[38]_clock_0, , , M1_q_b[38]_clock_enable_0);
M1_q_b[38]_PORT_B_read_enable = VCC;
M1_q_b[38]_PORT_B_read_enable_reg = DFFE(M1_q_b[38]_PORT_B_read_enable, M1_q_b[38]_clock_1, , , );
M1_q_b[38]_clock_0 = clk_i;
M1_q_b[38]_clock_1 = !A1L3;
M1_q_b[38]_clock_enable_0 = VCC;
M1_q_b[38]_PORT_B_data_out = MEMORY(M1_q_b[38]_PORT_A_data_in_reg, , M1_q_b[38]_PORT_A_address_reg, M1_q_b[38]_PORT_B_address_reg, M1_q_b[38]_PORT_A_write_enable_reg, M1_q_b[38]_PORT_B_read_enable_reg, , , M1_q_b[38]_clock_0, M1_q_b[38]_clock_1, M1_q_b[38]_clock_enable_0, , , );
M1_q_b[38] = M1_q_b[38]_PORT_B_data_out[0];


--M1_q_b[37] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[37]
M1_q_b[37]_PORT_A_data_in = X83_holdff;
M1_q_b[37]_PORT_A_data_in_reg = DFFE(M1_q_b[37]_PORT_A_data_in, M1_q_b[37]_clock_0, , , M1_q_b[37]_clock_enable_0);
M1_q_b[37]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[37]_PORT_A_address_reg = DFFE(M1_q_b[37]_PORT_A_address, M1_q_b[37]_clock_0, , , M1_q_b[37]_clock_enable_0);
M1_q_b[37]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[37]_PORT_B_address_reg = DFFE(M1_q_b[37]_PORT_B_address, M1_q_b[37]_clock_1, , , );
M1_q_b[37]_PORT_A_write_enable = H1L4;
M1_q_b[37]_PORT_A_write_enable_reg = DFFE(M1_q_b[37]_PORT_A_write_enable, M1_q_b[37]_clock_0, , , M1_q_b[37]_clock_enable_0);
M1_q_b[37]_PORT_B_read_enable = VCC;
M1_q_b[37]_PORT_B_read_enable_reg = DFFE(M1_q_b[37]_PORT_B_read_enable, M1_q_b[37]_clock_1, , , );
M1_q_b[37]_clock_0 = clk_i;
M1_q_b[37]_clock_1 = !A1L3;
M1_q_b[37]_clock_enable_0 = VCC;
M1_q_b[37]_PORT_B_data_out = MEMORY(M1_q_b[37]_PORT_A_data_in_reg, , M1_q_b[37]_PORT_A_address_reg, M1_q_b[37]_PORT_B_address_reg, M1_q_b[37]_PORT_A_write_enable_reg, M1_q_b[37]_PORT_B_read_enable_reg, , , M1_q_b[37]_clock_0, M1_q_b[37]_clock_1, M1_q_b[37]_clock_enable_0, , , );
M1_q_b[37] = M1_q_b[37]_PORT_B_data_out[0];


--M1_q_b[36] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[36]
M1_q_b[36]_PORT_A_data_in = X73_holdff;
M1_q_b[36]_PORT_A_data_in_reg = DFFE(M1_q_b[36]_PORT_A_data_in, M1_q_b[36]_clock_0, , , M1_q_b[36]_clock_enable_0);
M1_q_b[36]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[36]_PORT_A_address_reg = DFFE(M1_q_b[36]_PORT_A_address, M1_q_b[36]_clock_0, , , M1_q_b[36]_clock_enable_0);
M1_q_b[36]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[36]_PORT_B_address_reg = DFFE(M1_q_b[36]_PORT_B_address, M1_q_b[36]_clock_1, , , );
M1_q_b[36]_PORT_A_write_enable = H1L4;
M1_q_b[36]_PORT_A_write_enable_reg = DFFE(M1_q_b[36]_PORT_A_write_enable, M1_q_b[36]_clock_0, , , M1_q_b[36]_clock_enable_0);
M1_q_b[36]_PORT_B_read_enable = VCC;
M1_q_b[36]_PORT_B_read_enable_reg = DFFE(M1_q_b[36]_PORT_B_read_enable, M1_q_b[36]_clock_1, , , );
M1_q_b[36]_clock_0 = clk_i;
M1_q_b[36]_clock_1 = !A1L3;
M1_q_b[36]_clock_enable_0 = VCC;
M1_q_b[36]_PORT_B_data_out = MEMORY(M1_q_b[36]_PORT_A_data_in_reg, , M1_q_b[36]_PORT_A_address_reg, M1_q_b[36]_PORT_B_address_reg, M1_q_b[36]_PORT_A_write_enable_reg, M1_q_b[36]_PORT_B_read_enable_reg, , , M1_q_b[36]_clock_0, M1_q_b[36]_clock_1, M1_q_b[36]_clock_enable_0, , , );
M1_q_b[36] = M1_q_b[36]_PORT_B_data_out[0];


--M1_q_b[35] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[35]
M1_q_b[35]_PORT_A_data_in = X63_holdff;
M1_q_b[35]_PORT_A_data_in_reg = DFFE(M1_q_b[35]_PORT_A_data_in, M1_q_b[35]_clock_0, , , M1_q_b[35]_clock_enable_0);
M1_q_b[35]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[35]_PORT_A_address_reg = DFFE(M1_q_b[35]_PORT_A_address, M1_q_b[35]_clock_0, , , M1_q_b[35]_clock_enable_0);
M1_q_b[35]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[35]_PORT_B_address_reg = DFFE(M1_q_b[35]_PORT_B_address, M1_q_b[35]_clock_1, , , );
M1_q_b[35]_PORT_A_write_enable = H1L4;
M1_q_b[35]_PORT_A_write_enable_reg = DFFE(M1_q_b[35]_PORT_A_write_enable, M1_q_b[35]_clock_0, , , M1_q_b[35]_clock_enable_0);
M1_q_b[35]_PORT_B_read_enable = VCC;
M1_q_b[35]_PORT_B_read_enable_reg = DFFE(M1_q_b[35]_PORT_B_read_enable, M1_q_b[35]_clock_1, , , );
M1_q_b[35]_clock_0 = clk_i;
M1_q_b[35]_clock_1 = !A1L3;
M1_q_b[35]_clock_enable_0 = VCC;
M1_q_b[35]_PORT_B_data_out = MEMORY(M1_q_b[35]_PORT_A_data_in_reg, , M1_q_b[35]_PORT_A_address_reg, M1_q_b[35]_PORT_B_address_reg, M1_q_b[35]_PORT_A_write_enable_reg, M1_q_b[35]_PORT_B_read_enable_reg, , , M1_q_b[35]_clock_0, M1_q_b[35]_clock_1, M1_q_b[35]_clock_enable_0, , , );
M1_q_b[35] = M1_q_b[35]_PORT_B_data_out[0];


--M1_q_b[34] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[34]
M1_q_b[34]_PORT_A_data_in = X53_holdff;
M1_q_b[34]_PORT_A_data_in_reg = DFFE(M1_q_b[34]_PORT_A_data_in, M1_q_b[34]_clock_0, , , M1_q_b[34]_clock_enable_0);
M1_q_b[34]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[34]_PORT_A_address_reg = DFFE(M1_q_b[34]_PORT_A_address, M1_q_b[34]_clock_0, , , M1_q_b[34]_clock_enable_0);
M1_q_b[34]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[34]_PORT_B_address_reg = DFFE(M1_q_b[34]_PORT_B_address, M1_q_b[34]_clock_1, , , );
M1_q_b[34]_PORT_A_write_enable = H1L4;
M1_q_b[34]_PORT_A_write_enable_reg = DFFE(M1_q_b[34]_PORT_A_write_enable, M1_q_b[34]_clock_0, , , M1_q_b[34]_clock_enable_0);
M1_q_b[34]_PORT_B_read_enable = VCC;
M1_q_b[34]_PORT_B_read_enable_reg = DFFE(M1_q_b[34]_PORT_B_read_enable, M1_q_b[34]_clock_1, , , );
M1_q_b[34]_clock_0 = clk_i;
M1_q_b[34]_clock_1 = !A1L3;
M1_q_b[34]_clock_enable_0 = VCC;
M1_q_b[34]_PORT_B_data_out = MEMORY(M1_q_b[34]_PORT_A_data_in_reg, , M1_q_b[34]_PORT_A_address_reg, M1_q_b[34]_PORT_B_address_reg, M1_q_b[34]_PORT_A_write_enable_reg, M1_q_b[34]_PORT_B_read_enable_reg, , , M1_q_b[34]_clock_0, M1_q_b[34]_clock_1, M1_q_b[34]_clock_enable_0, , , );
M1_q_b[34] = M1_q_b[34]_PORT_B_data_out[0];


--M1_q_b[33] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[33]
M1_q_b[33]_PORT_A_data_in = X43_holdff;
M1_q_b[33]_PORT_A_data_in_reg = DFFE(M1_q_b[33]_PORT_A_data_in, M1_q_b[33]_clock_0, , , M1_q_b[33]_clock_enable_0);
M1_q_b[33]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[33]_PORT_A_address_reg = DFFE(M1_q_b[33]_PORT_A_address, M1_q_b[33]_clock_0, , , M1_q_b[33]_clock_enable_0);
M1_q_b[33]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[33]_PORT_B_address_reg = DFFE(M1_q_b[33]_PORT_B_address, M1_q_b[33]_clock_1, , , );
M1_q_b[33]_PORT_A_write_enable = H1L4;
M1_q_b[33]_PORT_A_write_enable_reg = DFFE(M1_q_b[33]_PORT_A_write_enable, M1_q_b[33]_clock_0, , , M1_q_b[33]_clock_enable_0);
M1_q_b[33]_PORT_B_read_enable = VCC;
M1_q_b[33]_PORT_B_read_enable_reg = DFFE(M1_q_b[33]_PORT_B_read_enable, M1_q_b[33]_clock_1, , , );
M1_q_b[33]_clock_0 = clk_i;
M1_q_b[33]_clock_1 = !A1L3;
M1_q_b[33]_clock_enable_0 = VCC;
M1_q_b[33]_PORT_B_data_out = MEMORY(M1_q_b[33]_PORT_A_data_in_reg, , M1_q_b[33]_PORT_A_address_reg, M1_q_b[33]_PORT_B_address_reg, M1_q_b[33]_PORT_A_write_enable_reg, M1_q_b[33]_PORT_B_read_enable_reg, , , M1_q_b[33]_clock_0, M1_q_b[33]_clock_1, M1_q_b[33]_clock_enable_0, , , );
M1_q_b[33] = M1_q_b[33]_PORT_B_data_out[0];


--M1_q_b[32] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[32]
M1_q_b[32]_PORT_A_data_in = X33_holdff;
M1_q_b[32]_PORT_A_data_in_reg = DFFE(M1_q_b[32]_PORT_A_data_in, M1_q_b[32]_clock_0, , , M1_q_b[32]_clock_enable_0);
M1_q_b[32]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[32]_PORT_A_address_reg = DFFE(M1_q_b[32]_PORT_A_address, M1_q_b[32]_clock_0, , , M1_q_b[32]_clock_enable_0);
M1_q_b[32]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[32]_PORT_B_address_reg = DFFE(M1_q_b[32]_PORT_B_address, M1_q_b[32]_clock_1, , , );
M1_q_b[32]_PORT_A_write_enable = H1L4;
M1_q_b[32]_PORT_A_write_enable_reg = DFFE(M1_q_b[32]_PORT_A_write_enable, M1_q_b[32]_clock_0, , , M1_q_b[32]_clock_enable_0);
M1_q_b[32]_PORT_B_read_enable = VCC;
M1_q_b[32]_PORT_B_read_enable_reg = DFFE(M1_q_b[32]_PORT_B_read_enable, M1_q_b[32]_clock_1, , , );
M1_q_b[32]_clock_0 = clk_i;
M1_q_b[32]_clock_1 = !A1L3;
M1_q_b[32]_clock_enable_0 = VCC;
M1_q_b[32]_PORT_B_data_out = MEMORY(M1_q_b[32]_PORT_A_data_in_reg, , M1_q_b[32]_PORT_A_address_reg, M1_q_b[32]_PORT_B_address_reg, M1_q_b[32]_PORT_A_write_enable_reg, M1_q_b[32]_PORT_B_read_enable_reg, , , M1_q_b[32]_clock_0, M1_q_b[32]_clock_1, M1_q_b[32]_clock_enable_0, , , );
M1_q_b[32] = M1_q_b[32]_PORT_B_data_out[0];


--M1_q_b[31] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[31]
M1_q_b[31]_PORT_A_data_in = X23_holdff;
M1_q_b[31]_PORT_A_data_in_reg = DFFE(M1_q_b[31]_PORT_A_data_in, M1_q_b[31]_clock_0, , , M1_q_b[31]_clock_enable_0);
M1_q_b[31]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[31]_PORT_A_address_reg = DFFE(M1_q_b[31]_PORT_A_address, M1_q_b[31]_clock_0, , , M1_q_b[31]_clock_enable_0);
M1_q_b[31]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[31]_PORT_B_address_reg = DFFE(M1_q_b[31]_PORT_B_address, M1_q_b[31]_clock_1, , , );
M1_q_b[31]_PORT_A_write_enable = H1L4;
M1_q_b[31]_PORT_A_write_enable_reg = DFFE(M1_q_b[31]_PORT_A_write_enable, M1_q_b[31]_clock_0, , , M1_q_b[31]_clock_enable_0);
M1_q_b[31]_PORT_B_read_enable = VCC;
M1_q_b[31]_PORT_B_read_enable_reg = DFFE(M1_q_b[31]_PORT_B_read_enable, M1_q_b[31]_clock_1, , , );
M1_q_b[31]_clock_0 = clk_i;
M1_q_b[31]_clock_1 = !A1L3;
M1_q_b[31]_clock_enable_0 = VCC;
M1_q_b[31]_PORT_B_data_out = MEMORY(M1_q_b[31]_PORT_A_data_in_reg, , M1_q_b[31]_PORT_A_address_reg, M1_q_b[31]_PORT_B_address_reg, M1_q_b[31]_PORT_A_write_enable_reg, M1_q_b[31]_PORT_B_read_enable_reg, , , M1_q_b[31]_clock_0, M1_q_b[31]_clock_1, M1_q_b[31]_clock_enable_0, , , );
M1_q_b[31] = M1_q_b[31]_PORT_B_data_out[0];


--M1_q_b[30] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[30]
M1_q_b[30]_PORT_A_data_in = X13_holdff;
M1_q_b[30]_PORT_A_data_in_reg = DFFE(M1_q_b[30]_PORT_A_data_in, M1_q_b[30]_clock_0, , , M1_q_b[30]_clock_enable_0);
M1_q_b[30]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[30]_PORT_A_address_reg = DFFE(M1_q_b[30]_PORT_A_address, M1_q_b[30]_clock_0, , , M1_q_b[30]_clock_enable_0);
M1_q_b[30]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[30]_PORT_B_address_reg = DFFE(M1_q_b[30]_PORT_B_address, M1_q_b[30]_clock_1, , , );
M1_q_b[30]_PORT_A_write_enable = H1L4;
M1_q_b[30]_PORT_A_write_enable_reg = DFFE(M1_q_b[30]_PORT_A_write_enable, M1_q_b[30]_clock_0, , , M1_q_b[30]_clock_enable_0);
M1_q_b[30]_PORT_B_read_enable = VCC;
M1_q_b[30]_PORT_B_read_enable_reg = DFFE(M1_q_b[30]_PORT_B_read_enable, M1_q_b[30]_clock_1, , , );
M1_q_b[30]_clock_0 = clk_i;
M1_q_b[30]_clock_1 = !A1L3;
M1_q_b[30]_clock_enable_0 = VCC;
M1_q_b[30]_PORT_B_data_out = MEMORY(M1_q_b[30]_PORT_A_data_in_reg, , M1_q_b[30]_PORT_A_address_reg, M1_q_b[30]_PORT_B_address_reg, M1_q_b[30]_PORT_A_write_enable_reg, M1_q_b[30]_PORT_B_read_enable_reg, , , M1_q_b[30]_clock_0, M1_q_b[30]_clock_1, M1_q_b[30]_clock_enable_0, , , );
M1_q_b[30] = M1_q_b[30]_PORT_B_data_out[0];


--M1_q_b[29] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[29]
M1_q_b[29]_PORT_A_data_in = X03_holdff;
M1_q_b[29]_PORT_A_data_in_reg = DFFE(M1_q_b[29]_PORT_A_data_in, M1_q_b[29]_clock_0, , , M1_q_b[29]_clock_enable_0);
M1_q_b[29]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[29]_PORT_A_address_reg = DFFE(M1_q_b[29]_PORT_A_address, M1_q_b[29]_clock_0, , , M1_q_b[29]_clock_enable_0);
M1_q_b[29]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[29]_PORT_B_address_reg = DFFE(M1_q_b[29]_PORT_B_address, M1_q_b[29]_clock_1, , , );
M1_q_b[29]_PORT_A_write_enable = H1L4;
M1_q_b[29]_PORT_A_write_enable_reg = DFFE(M1_q_b[29]_PORT_A_write_enable, M1_q_b[29]_clock_0, , , M1_q_b[29]_clock_enable_0);
M1_q_b[29]_PORT_B_read_enable = VCC;
M1_q_b[29]_PORT_B_read_enable_reg = DFFE(M1_q_b[29]_PORT_B_read_enable, M1_q_b[29]_clock_1, , , );
M1_q_b[29]_clock_0 = clk_i;
M1_q_b[29]_clock_1 = !A1L3;
M1_q_b[29]_clock_enable_0 = VCC;
M1_q_b[29]_PORT_B_data_out = MEMORY(M1_q_b[29]_PORT_A_data_in_reg, , M1_q_b[29]_PORT_A_address_reg, M1_q_b[29]_PORT_B_address_reg, M1_q_b[29]_PORT_A_write_enable_reg, M1_q_b[29]_PORT_B_read_enable_reg, , , M1_q_b[29]_clock_0, M1_q_b[29]_clock_1, M1_q_b[29]_clock_enable_0, , , );
M1_q_b[29] = M1_q_b[29]_PORT_B_data_out[0];


--M1_q_b[28] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[28]
M1_q_b[28]_PORT_A_data_in = X92_holdff;
M1_q_b[28]_PORT_A_data_in_reg = DFFE(M1_q_b[28]_PORT_A_data_in, M1_q_b[28]_clock_0, , , M1_q_b[28]_clock_enable_0);
M1_q_b[28]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[28]_PORT_A_address_reg = DFFE(M1_q_b[28]_PORT_A_address, M1_q_b[28]_clock_0, , , M1_q_b[28]_clock_enable_0);
M1_q_b[28]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[28]_PORT_B_address_reg = DFFE(M1_q_b[28]_PORT_B_address, M1_q_b[28]_clock_1, , , );
M1_q_b[28]_PORT_A_write_enable = H1L4;
M1_q_b[28]_PORT_A_write_enable_reg = DFFE(M1_q_b[28]_PORT_A_write_enable, M1_q_b[28]_clock_0, , , M1_q_b[28]_clock_enable_0);
M1_q_b[28]_PORT_B_read_enable = VCC;
M1_q_b[28]_PORT_B_read_enable_reg = DFFE(M1_q_b[28]_PORT_B_read_enable, M1_q_b[28]_clock_1, , , );
M1_q_b[28]_clock_0 = clk_i;
M1_q_b[28]_clock_1 = !A1L3;
M1_q_b[28]_clock_enable_0 = VCC;
M1_q_b[28]_PORT_B_data_out = MEMORY(M1_q_b[28]_PORT_A_data_in_reg, , M1_q_b[28]_PORT_A_address_reg, M1_q_b[28]_PORT_B_address_reg, M1_q_b[28]_PORT_A_write_enable_reg, M1_q_b[28]_PORT_B_read_enable_reg, , , M1_q_b[28]_clock_0, M1_q_b[28]_clock_1, M1_q_b[28]_clock_enable_0, , , );
M1_q_b[28] = M1_q_b[28]_PORT_B_data_out[0];


--M1_q_b[27] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[27]
M1_q_b[27]_PORT_A_data_in = X82_holdff;
M1_q_b[27]_PORT_A_data_in_reg = DFFE(M1_q_b[27]_PORT_A_data_in, M1_q_b[27]_clock_0, , , M1_q_b[27]_clock_enable_0);
M1_q_b[27]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[27]_PORT_A_address_reg = DFFE(M1_q_b[27]_PORT_A_address, M1_q_b[27]_clock_0, , , M1_q_b[27]_clock_enable_0);
M1_q_b[27]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[27]_PORT_B_address_reg = DFFE(M1_q_b[27]_PORT_B_address, M1_q_b[27]_clock_1, , , );
M1_q_b[27]_PORT_A_write_enable = H1L4;
M1_q_b[27]_PORT_A_write_enable_reg = DFFE(M1_q_b[27]_PORT_A_write_enable, M1_q_b[27]_clock_0, , , M1_q_b[27]_clock_enable_0);
M1_q_b[27]_PORT_B_read_enable = VCC;
M1_q_b[27]_PORT_B_read_enable_reg = DFFE(M1_q_b[27]_PORT_B_read_enable, M1_q_b[27]_clock_1, , , );
M1_q_b[27]_clock_0 = clk_i;
M1_q_b[27]_clock_1 = !A1L3;
M1_q_b[27]_clock_enable_0 = VCC;
M1_q_b[27]_PORT_B_data_out = MEMORY(M1_q_b[27]_PORT_A_data_in_reg, , M1_q_b[27]_PORT_A_address_reg, M1_q_b[27]_PORT_B_address_reg, M1_q_b[27]_PORT_A_write_enable_reg, M1_q_b[27]_PORT_B_read_enable_reg, , , M1_q_b[27]_clock_0, M1_q_b[27]_clock_1, M1_q_b[27]_clock_enable_0, , , );
M1_q_b[27] = M1_q_b[27]_PORT_B_data_out[0];


--M1_q_b[26] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[26]
M1_q_b[26]_PORT_A_data_in = X72_holdff;
M1_q_b[26]_PORT_A_data_in_reg = DFFE(M1_q_b[26]_PORT_A_data_in, M1_q_b[26]_clock_0, , , M1_q_b[26]_clock_enable_0);
M1_q_b[26]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[26]_PORT_A_address_reg = DFFE(M1_q_b[26]_PORT_A_address, M1_q_b[26]_clock_0, , , M1_q_b[26]_clock_enable_0);
M1_q_b[26]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[26]_PORT_B_address_reg = DFFE(M1_q_b[26]_PORT_B_address, M1_q_b[26]_clock_1, , , );
M1_q_b[26]_PORT_A_write_enable = H1L4;
M1_q_b[26]_PORT_A_write_enable_reg = DFFE(M1_q_b[26]_PORT_A_write_enable, M1_q_b[26]_clock_0, , , M1_q_b[26]_clock_enable_0);
M1_q_b[26]_PORT_B_read_enable = VCC;
M1_q_b[26]_PORT_B_read_enable_reg = DFFE(M1_q_b[26]_PORT_B_read_enable, M1_q_b[26]_clock_1, , , );
M1_q_b[26]_clock_0 = clk_i;
M1_q_b[26]_clock_1 = !A1L3;
M1_q_b[26]_clock_enable_0 = VCC;
M1_q_b[26]_PORT_B_data_out = MEMORY(M1_q_b[26]_PORT_A_data_in_reg, , M1_q_b[26]_PORT_A_address_reg, M1_q_b[26]_PORT_B_address_reg, M1_q_b[26]_PORT_A_write_enable_reg, M1_q_b[26]_PORT_B_read_enable_reg, , , M1_q_b[26]_clock_0, M1_q_b[26]_clock_1, M1_q_b[26]_clock_enable_0, , , );
M1_q_b[26] = M1_q_b[26]_PORT_B_data_out[0];


--M1_q_b[25] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[25]
M1_q_b[25]_PORT_A_data_in = X62_holdff;
M1_q_b[25]_PORT_A_data_in_reg = DFFE(M1_q_b[25]_PORT_A_data_in, M1_q_b[25]_clock_0, , , M1_q_b[25]_clock_enable_0);
M1_q_b[25]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[25]_PORT_A_address_reg = DFFE(M1_q_b[25]_PORT_A_address, M1_q_b[25]_clock_0, , , M1_q_b[25]_clock_enable_0);
M1_q_b[25]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[25]_PORT_B_address_reg = DFFE(M1_q_b[25]_PORT_B_address, M1_q_b[25]_clock_1, , , );
M1_q_b[25]_PORT_A_write_enable = H1L4;
M1_q_b[25]_PORT_A_write_enable_reg = DFFE(M1_q_b[25]_PORT_A_write_enable, M1_q_b[25]_clock_0, , , M1_q_b[25]_clock_enable_0);
M1_q_b[25]_PORT_B_read_enable = VCC;
M1_q_b[25]_PORT_B_read_enable_reg = DFFE(M1_q_b[25]_PORT_B_read_enable, M1_q_b[25]_clock_1, , , );
M1_q_b[25]_clock_0 = clk_i;
M1_q_b[25]_clock_1 = !A1L3;
M1_q_b[25]_clock_enable_0 = VCC;
M1_q_b[25]_PORT_B_data_out = MEMORY(M1_q_b[25]_PORT_A_data_in_reg, , M1_q_b[25]_PORT_A_address_reg, M1_q_b[25]_PORT_B_address_reg, M1_q_b[25]_PORT_A_write_enable_reg, M1_q_b[25]_PORT_B_read_enable_reg, , , M1_q_b[25]_clock_0, M1_q_b[25]_clock_1, M1_q_b[25]_clock_enable_0, , , );
M1_q_b[25] = M1_q_b[25]_PORT_B_data_out[0];


--M1_q_b[24] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[24]
M1_q_b[24]_PORT_A_data_in = X52_holdff;
M1_q_b[24]_PORT_A_data_in_reg = DFFE(M1_q_b[24]_PORT_A_data_in, M1_q_b[24]_clock_0, , , M1_q_b[24]_clock_enable_0);
M1_q_b[24]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[24]_PORT_A_address_reg = DFFE(M1_q_b[24]_PORT_A_address, M1_q_b[24]_clock_0, , , M1_q_b[24]_clock_enable_0);
M1_q_b[24]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[24]_PORT_B_address_reg = DFFE(M1_q_b[24]_PORT_B_address, M1_q_b[24]_clock_1, , , );
M1_q_b[24]_PORT_A_write_enable = H1L4;
M1_q_b[24]_PORT_A_write_enable_reg = DFFE(M1_q_b[24]_PORT_A_write_enable, M1_q_b[24]_clock_0, , , M1_q_b[24]_clock_enable_0);
M1_q_b[24]_PORT_B_read_enable = VCC;
M1_q_b[24]_PORT_B_read_enable_reg = DFFE(M1_q_b[24]_PORT_B_read_enable, M1_q_b[24]_clock_1, , , );
M1_q_b[24]_clock_0 = clk_i;
M1_q_b[24]_clock_1 = !A1L3;
M1_q_b[24]_clock_enable_0 = VCC;
M1_q_b[24]_PORT_B_data_out = MEMORY(M1_q_b[24]_PORT_A_data_in_reg, , M1_q_b[24]_PORT_A_address_reg, M1_q_b[24]_PORT_B_address_reg, M1_q_b[24]_PORT_A_write_enable_reg, M1_q_b[24]_PORT_B_read_enable_reg, , , M1_q_b[24]_clock_0, M1_q_b[24]_clock_1, M1_q_b[24]_clock_enable_0, , , );
M1_q_b[24] = M1_q_b[24]_PORT_B_data_out[0];


--M1_q_b[23] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[23]
M1_q_b[23]_PORT_A_data_in = X42_holdff;
M1_q_b[23]_PORT_A_data_in_reg = DFFE(M1_q_b[23]_PORT_A_data_in, M1_q_b[23]_clock_0, , , M1_q_b[23]_clock_enable_0);
M1_q_b[23]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[23]_PORT_A_address_reg = DFFE(M1_q_b[23]_PORT_A_address, M1_q_b[23]_clock_0, , , M1_q_b[23]_clock_enable_0);
M1_q_b[23]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[23]_PORT_B_address_reg = DFFE(M1_q_b[23]_PORT_B_address, M1_q_b[23]_clock_1, , , );
M1_q_b[23]_PORT_A_write_enable = H1L4;
M1_q_b[23]_PORT_A_write_enable_reg = DFFE(M1_q_b[23]_PORT_A_write_enable, M1_q_b[23]_clock_0, , , M1_q_b[23]_clock_enable_0);
M1_q_b[23]_PORT_B_read_enable = VCC;
M1_q_b[23]_PORT_B_read_enable_reg = DFFE(M1_q_b[23]_PORT_B_read_enable, M1_q_b[23]_clock_1, , , );
M1_q_b[23]_clock_0 = clk_i;
M1_q_b[23]_clock_1 = !A1L3;
M1_q_b[23]_clock_enable_0 = VCC;
M1_q_b[23]_PORT_B_data_out = MEMORY(M1_q_b[23]_PORT_A_data_in_reg, , M1_q_b[23]_PORT_A_address_reg, M1_q_b[23]_PORT_B_address_reg, M1_q_b[23]_PORT_A_write_enable_reg, M1_q_b[23]_PORT_B_read_enable_reg, , , M1_q_b[23]_clock_0, M1_q_b[23]_clock_1, M1_q_b[23]_clock_enable_0, , , );
M1_q_b[23] = M1_q_b[23]_PORT_B_data_out[0];


--M1_q_b[22] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[22]
M1_q_b[22]_PORT_A_data_in = X32_holdff;
M1_q_b[22]_PORT_A_data_in_reg = DFFE(M1_q_b[22]_PORT_A_data_in, M1_q_b[22]_clock_0, , , M1_q_b[22]_clock_enable_0);
M1_q_b[22]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[22]_PORT_A_address_reg = DFFE(M1_q_b[22]_PORT_A_address, M1_q_b[22]_clock_0, , , M1_q_b[22]_clock_enable_0);
M1_q_b[22]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[22]_PORT_B_address_reg = DFFE(M1_q_b[22]_PORT_B_address, M1_q_b[22]_clock_1, , , );
M1_q_b[22]_PORT_A_write_enable = H1L4;
M1_q_b[22]_PORT_A_write_enable_reg = DFFE(M1_q_b[22]_PORT_A_write_enable, M1_q_b[22]_clock_0, , , M1_q_b[22]_clock_enable_0);
M1_q_b[22]_PORT_B_read_enable = VCC;
M1_q_b[22]_PORT_B_read_enable_reg = DFFE(M1_q_b[22]_PORT_B_read_enable, M1_q_b[22]_clock_1, , , );
M1_q_b[22]_clock_0 = clk_i;
M1_q_b[22]_clock_1 = !A1L3;
M1_q_b[22]_clock_enable_0 = VCC;
M1_q_b[22]_PORT_B_data_out = MEMORY(M1_q_b[22]_PORT_A_data_in_reg, , M1_q_b[22]_PORT_A_address_reg, M1_q_b[22]_PORT_B_address_reg, M1_q_b[22]_PORT_A_write_enable_reg, M1_q_b[22]_PORT_B_read_enable_reg, , , M1_q_b[22]_clock_0, M1_q_b[22]_clock_1, M1_q_b[22]_clock_enable_0, , , );
M1_q_b[22] = M1_q_b[22]_PORT_B_data_out[0];


--M1_q_b[21] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[21]
M1_q_b[21]_PORT_A_data_in = X22_holdff;
M1_q_b[21]_PORT_A_data_in_reg = DFFE(M1_q_b[21]_PORT_A_data_in, M1_q_b[21]_clock_0, , , M1_q_b[21]_clock_enable_0);
M1_q_b[21]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[21]_PORT_A_address_reg = DFFE(M1_q_b[21]_PORT_A_address, M1_q_b[21]_clock_0, , , M1_q_b[21]_clock_enable_0);
M1_q_b[21]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[21]_PORT_B_address_reg = DFFE(M1_q_b[21]_PORT_B_address, M1_q_b[21]_clock_1, , , );
M1_q_b[21]_PORT_A_write_enable = H1L4;
M1_q_b[21]_PORT_A_write_enable_reg = DFFE(M1_q_b[21]_PORT_A_write_enable, M1_q_b[21]_clock_0, , , M1_q_b[21]_clock_enable_0);
M1_q_b[21]_PORT_B_read_enable = VCC;
M1_q_b[21]_PORT_B_read_enable_reg = DFFE(M1_q_b[21]_PORT_B_read_enable, M1_q_b[21]_clock_1, , , );
M1_q_b[21]_clock_0 = clk_i;
M1_q_b[21]_clock_1 = !A1L3;
M1_q_b[21]_clock_enable_0 = VCC;
M1_q_b[21]_PORT_B_data_out = MEMORY(M1_q_b[21]_PORT_A_data_in_reg, , M1_q_b[21]_PORT_A_address_reg, M1_q_b[21]_PORT_B_address_reg, M1_q_b[21]_PORT_A_write_enable_reg, M1_q_b[21]_PORT_B_read_enable_reg, , , M1_q_b[21]_clock_0, M1_q_b[21]_clock_1, M1_q_b[21]_clock_enable_0, , , );
M1_q_b[21] = M1_q_b[21]_PORT_B_data_out[0];


--M1_q_b[20] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[20]
M1_q_b[20]_PORT_A_data_in = X12_holdff;
M1_q_b[20]_PORT_A_data_in_reg = DFFE(M1_q_b[20]_PORT_A_data_in, M1_q_b[20]_clock_0, , , M1_q_b[20]_clock_enable_0);
M1_q_b[20]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[20]_PORT_A_address_reg = DFFE(M1_q_b[20]_PORT_A_address, M1_q_b[20]_clock_0, , , M1_q_b[20]_clock_enable_0);
M1_q_b[20]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[20]_PORT_B_address_reg = DFFE(M1_q_b[20]_PORT_B_address, M1_q_b[20]_clock_1, , , );
M1_q_b[20]_PORT_A_write_enable = H1L4;
M1_q_b[20]_PORT_A_write_enable_reg = DFFE(M1_q_b[20]_PORT_A_write_enable, M1_q_b[20]_clock_0, , , M1_q_b[20]_clock_enable_0);
M1_q_b[20]_PORT_B_read_enable = VCC;
M1_q_b[20]_PORT_B_read_enable_reg = DFFE(M1_q_b[20]_PORT_B_read_enable, M1_q_b[20]_clock_1, , , );
M1_q_b[20]_clock_0 = clk_i;
M1_q_b[20]_clock_1 = !A1L3;
M1_q_b[20]_clock_enable_0 = VCC;
M1_q_b[20]_PORT_B_data_out = MEMORY(M1_q_b[20]_PORT_A_data_in_reg, , M1_q_b[20]_PORT_A_address_reg, M1_q_b[20]_PORT_B_address_reg, M1_q_b[20]_PORT_A_write_enable_reg, M1_q_b[20]_PORT_B_read_enable_reg, , , M1_q_b[20]_clock_0, M1_q_b[20]_clock_1, M1_q_b[20]_clock_enable_0, , , );
M1_q_b[20] = M1_q_b[20]_PORT_B_data_out[0];


--M1_q_b[19] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[19]
M1_q_b[19]_PORT_A_data_in = X02_holdff;
M1_q_b[19]_PORT_A_data_in_reg = DFFE(M1_q_b[19]_PORT_A_data_in, M1_q_b[19]_clock_0, , , M1_q_b[19]_clock_enable_0);
M1_q_b[19]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[19]_PORT_A_address_reg = DFFE(M1_q_b[19]_PORT_A_address, M1_q_b[19]_clock_0, , , M1_q_b[19]_clock_enable_0);
M1_q_b[19]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[19]_PORT_B_address_reg = DFFE(M1_q_b[19]_PORT_B_address, M1_q_b[19]_clock_1, , , );
M1_q_b[19]_PORT_A_write_enable = H1L4;
M1_q_b[19]_PORT_A_write_enable_reg = DFFE(M1_q_b[19]_PORT_A_write_enable, M1_q_b[19]_clock_0, , , M1_q_b[19]_clock_enable_0);
M1_q_b[19]_PORT_B_read_enable = VCC;
M1_q_b[19]_PORT_B_read_enable_reg = DFFE(M1_q_b[19]_PORT_B_read_enable, M1_q_b[19]_clock_1, , , );
M1_q_b[19]_clock_0 = clk_i;
M1_q_b[19]_clock_1 = !A1L3;
M1_q_b[19]_clock_enable_0 = VCC;
M1_q_b[19]_PORT_B_data_out = MEMORY(M1_q_b[19]_PORT_A_data_in_reg, , M1_q_b[19]_PORT_A_address_reg, M1_q_b[19]_PORT_B_address_reg, M1_q_b[19]_PORT_A_write_enable_reg, M1_q_b[19]_PORT_B_read_enable_reg, , , M1_q_b[19]_clock_0, M1_q_b[19]_clock_1, M1_q_b[19]_clock_enable_0, , , );
M1_q_b[19] = M1_q_b[19]_PORT_B_data_out[0];


--M1_q_b[18] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[18]
M1_q_b[18]_PORT_A_data_in = X91_holdff;
M1_q_b[18]_PORT_A_data_in_reg = DFFE(M1_q_b[18]_PORT_A_data_in, M1_q_b[18]_clock_0, , , M1_q_b[18]_clock_enable_0);
M1_q_b[18]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[18]_PORT_A_address_reg = DFFE(M1_q_b[18]_PORT_A_address, M1_q_b[18]_clock_0, , , M1_q_b[18]_clock_enable_0);
M1_q_b[18]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[18]_PORT_B_address_reg = DFFE(M1_q_b[18]_PORT_B_address, M1_q_b[18]_clock_1, , , );
M1_q_b[18]_PORT_A_write_enable = H1L4;
M1_q_b[18]_PORT_A_write_enable_reg = DFFE(M1_q_b[18]_PORT_A_write_enable, M1_q_b[18]_clock_0, , , M1_q_b[18]_clock_enable_0);
M1_q_b[18]_PORT_B_read_enable = VCC;
M1_q_b[18]_PORT_B_read_enable_reg = DFFE(M1_q_b[18]_PORT_B_read_enable, M1_q_b[18]_clock_1, , , );
M1_q_b[18]_clock_0 = clk_i;
M1_q_b[18]_clock_1 = !A1L3;
M1_q_b[18]_clock_enable_0 = VCC;
M1_q_b[18]_PORT_B_data_out = MEMORY(M1_q_b[18]_PORT_A_data_in_reg, , M1_q_b[18]_PORT_A_address_reg, M1_q_b[18]_PORT_B_address_reg, M1_q_b[18]_PORT_A_write_enable_reg, M1_q_b[18]_PORT_B_read_enable_reg, , , M1_q_b[18]_clock_0, M1_q_b[18]_clock_1, M1_q_b[18]_clock_enable_0, , , );
M1_q_b[18] = M1_q_b[18]_PORT_B_data_out[0];


--M1_q_b[17] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[17]
M1_q_b[17]_PORT_A_data_in = X81_holdff;
M1_q_b[17]_PORT_A_data_in_reg = DFFE(M1_q_b[17]_PORT_A_data_in, M1_q_b[17]_clock_0, , , M1_q_b[17]_clock_enable_0);
M1_q_b[17]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[17]_PORT_A_address_reg = DFFE(M1_q_b[17]_PORT_A_address, M1_q_b[17]_clock_0, , , M1_q_b[17]_clock_enable_0);
M1_q_b[17]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[17]_PORT_B_address_reg = DFFE(M1_q_b[17]_PORT_B_address, M1_q_b[17]_clock_1, , , );
M1_q_b[17]_PORT_A_write_enable = H1L4;
M1_q_b[17]_PORT_A_write_enable_reg = DFFE(M1_q_b[17]_PORT_A_write_enable, M1_q_b[17]_clock_0, , , M1_q_b[17]_clock_enable_0);
M1_q_b[17]_PORT_B_read_enable = VCC;
M1_q_b[17]_PORT_B_read_enable_reg = DFFE(M1_q_b[17]_PORT_B_read_enable, M1_q_b[17]_clock_1, , , );
M1_q_b[17]_clock_0 = clk_i;
M1_q_b[17]_clock_1 = !A1L3;
M1_q_b[17]_clock_enable_0 = VCC;
M1_q_b[17]_PORT_B_data_out = MEMORY(M1_q_b[17]_PORT_A_data_in_reg, , M1_q_b[17]_PORT_A_address_reg, M1_q_b[17]_PORT_B_address_reg, M1_q_b[17]_PORT_A_write_enable_reg, M1_q_b[17]_PORT_B_read_enable_reg, , , M1_q_b[17]_clock_0, M1_q_b[17]_clock_1, M1_q_b[17]_clock_enable_0, , , );
M1_q_b[17] = M1_q_b[17]_PORT_B_data_out[0];


--M1_q_b[16] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[16]
M1_q_b[16]_PORT_A_data_in = X71_holdff;
M1_q_b[16]_PORT_A_data_in_reg = DFFE(M1_q_b[16]_PORT_A_data_in, M1_q_b[16]_clock_0, , , M1_q_b[16]_clock_enable_0);
M1_q_b[16]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[16]_PORT_A_address_reg = DFFE(M1_q_b[16]_PORT_A_address, M1_q_b[16]_clock_0, , , M1_q_b[16]_clock_enable_0);
M1_q_b[16]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[16]_PORT_B_address_reg = DFFE(M1_q_b[16]_PORT_B_address, M1_q_b[16]_clock_1, , , );
M1_q_b[16]_PORT_A_write_enable = H1L4;
M1_q_b[16]_PORT_A_write_enable_reg = DFFE(M1_q_b[16]_PORT_A_write_enable, M1_q_b[16]_clock_0, , , M1_q_b[16]_clock_enable_0);
M1_q_b[16]_PORT_B_read_enable = VCC;
M1_q_b[16]_PORT_B_read_enable_reg = DFFE(M1_q_b[16]_PORT_B_read_enable, M1_q_b[16]_clock_1, , , );
M1_q_b[16]_clock_0 = clk_i;
M1_q_b[16]_clock_1 = !A1L3;
M1_q_b[16]_clock_enable_0 = VCC;
M1_q_b[16]_PORT_B_data_out = MEMORY(M1_q_b[16]_PORT_A_data_in_reg, , M1_q_b[16]_PORT_A_address_reg, M1_q_b[16]_PORT_B_address_reg, M1_q_b[16]_PORT_A_write_enable_reg, M1_q_b[16]_PORT_B_read_enable_reg, , , M1_q_b[16]_clock_0, M1_q_b[16]_clock_1, M1_q_b[16]_clock_enable_0, , , );
M1_q_b[16] = M1_q_b[16]_PORT_B_data_out[0];


--M1_q_b[15] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[15]
M1_q_b[15]_PORT_A_data_in = X61_holdff;
M1_q_b[15]_PORT_A_data_in_reg = DFFE(M1_q_b[15]_PORT_A_data_in, M1_q_b[15]_clock_0, , , M1_q_b[15]_clock_enable_0);
M1_q_b[15]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[15]_PORT_A_address_reg = DFFE(M1_q_b[15]_PORT_A_address, M1_q_b[15]_clock_0, , , M1_q_b[15]_clock_enable_0);
M1_q_b[15]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[15]_PORT_B_address_reg = DFFE(M1_q_b[15]_PORT_B_address, M1_q_b[15]_clock_1, , , );
M1_q_b[15]_PORT_A_write_enable = H1L4;
M1_q_b[15]_PORT_A_write_enable_reg = DFFE(M1_q_b[15]_PORT_A_write_enable, M1_q_b[15]_clock_0, , , M1_q_b[15]_clock_enable_0);
M1_q_b[15]_PORT_B_read_enable = VCC;
M1_q_b[15]_PORT_B_read_enable_reg = DFFE(M1_q_b[15]_PORT_B_read_enable, M1_q_b[15]_clock_1, , , );
M1_q_b[15]_clock_0 = clk_i;
M1_q_b[15]_clock_1 = !A1L3;
M1_q_b[15]_clock_enable_0 = VCC;
M1_q_b[15]_PORT_B_data_out = MEMORY(M1_q_b[15]_PORT_A_data_in_reg, , M1_q_b[15]_PORT_A_address_reg, M1_q_b[15]_PORT_B_address_reg, M1_q_b[15]_PORT_A_write_enable_reg, M1_q_b[15]_PORT_B_read_enable_reg, , , M1_q_b[15]_clock_0, M1_q_b[15]_clock_1, M1_q_b[15]_clock_enable_0, , , );
M1_q_b[15] = M1_q_b[15]_PORT_B_data_out[0];


--M1_q_b[14] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[14]
M1_q_b[14]_PORT_A_data_in = X51_holdff;
M1_q_b[14]_PORT_A_data_in_reg = DFFE(M1_q_b[14]_PORT_A_data_in, M1_q_b[14]_clock_0, , , M1_q_b[14]_clock_enable_0);
M1_q_b[14]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[14]_PORT_A_address_reg = DFFE(M1_q_b[14]_PORT_A_address, M1_q_b[14]_clock_0, , , M1_q_b[14]_clock_enable_0);
M1_q_b[14]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[14]_PORT_B_address_reg = DFFE(M1_q_b[14]_PORT_B_address, M1_q_b[14]_clock_1, , , );
M1_q_b[14]_PORT_A_write_enable = H1L4;
M1_q_b[14]_PORT_A_write_enable_reg = DFFE(M1_q_b[14]_PORT_A_write_enable, M1_q_b[14]_clock_0, , , M1_q_b[14]_clock_enable_0);
M1_q_b[14]_PORT_B_read_enable = VCC;
M1_q_b[14]_PORT_B_read_enable_reg = DFFE(M1_q_b[14]_PORT_B_read_enable, M1_q_b[14]_clock_1, , , );
M1_q_b[14]_clock_0 = clk_i;
M1_q_b[14]_clock_1 = !A1L3;
M1_q_b[14]_clock_enable_0 = VCC;
M1_q_b[14]_PORT_B_data_out = MEMORY(M1_q_b[14]_PORT_A_data_in_reg, , M1_q_b[14]_PORT_A_address_reg, M1_q_b[14]_PORT_B_address_reg, M1_q_b[14]_PORT_A_write_enable_reg, M1_q_b[14]_PORT_B_read_enable_reg, , , M1_q_b[14]_clock_0, M1_q_b[14]_clock_1, M1_q_b[14]_clock_enable_0, , , );
M1_q_b[14] = M1_q_b[14]_PORT_B_data_out[0];


--M1_q_b[13] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[13]
M1_q_b[13]_PORT_A_data_in = X41_holdff;
M1_q_b[13]_PORT_A_data_in_reg = DFFE(M1_q_b[13]_PORT_A_data_in, M1_q_b[13]_clock_0, , , M1_q_b[13]_clock_enable_0);
M1_q_b[13]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[13]_PORT_A_address_reg = DFFE(M1_q_b[13]_PORT_A_address, M1_q_b[13]_clock_0, , , M1_q_b[13]_clock_enable_0);
M1_q_b[13]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[13]_PORT_B_address_reg = DFFE(M1_q_b[13]_PORT_B_address, M1_q_b[13]_clock_1, , , );
M1_q_b[13]_PORT_A_write_enable = H1L4;
M1_q_b[13]_PORT_A_write_enable_reg = DFFE(M1_q_b[13]_PORT_A_write_enable, M1_q_b[13]_clock_0, , , M1_q_b[13]_clock_enable_0);
M1_q_b[13]_PORT_B_read_enable = VCC;
M1_q_b[13]_PORT_B_read_enable_reg = DFFE(M1_q_b[13]_PORT_B_read_enable, M1_q_b[13]_clock_1, , , );
M1_q_b[13]_clock_0 = clk_i;
M1_q_b[13]_clock_1 = !A1L3;
M1_q_b[13]_clock_enable_0 = VCC;
M1_q_b[13]_PORT_B_data_out = MEMORY(M1_q_b[13]_PORT_A_data_in_reg, , M1_q_b[13]_PORT_A_address_reg, M1_q_b[13]_PORT_B_address_reg, M1_q_b[13]_PORT_A_write_enable_reg, M1_q_b[13]_PORT_B_read_enable_reg, , , M1_q_b[13]_clock_0, M1_q_b[13]_clock_1, M1_q_b[13]_clock_enable_0, , , );
M1_q_b[13] = M1_q_b[13]_PORT_B_data_out[0];


--M1_q_b[12] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[12]
M1_q_b[12]_PORT_A_data_in = X111L2;
M1_q_b[12]_PORT_A_data_in_reg = DFFE(M1_q_b[12]_PORT_A_data_in, M1_q_b[12]_clock_0, , , M1_q_b[12]_clock_enable_0);
M1_q_b[12]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[12]_PORT_A_address_reg = DFFE(M1_q_b[12]_PORT_A_address, M1_q_b[12]_clock_0, , , M1_q_b[12]_clock_enable_0);
M1_q_b[12]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[12]_PORT_B_address_reg = DFFE(M1_q_b[12]_PORT_B_address, M1_q_b[12]_clock_1, , , );
M1_q_b[12]_PORT_A_write_enable = H1L4;
M1_q_b[12]_PORT_A_write_enable_reg = DFFE(M1_q_b[12]_PORT_A_write_enable, M1_q_b[12]_clock_0, , , M1_q_b[12]_clock_enable_0);
M1_q_b[12]_PORT_B_read_enable = VCC;
M1_q_b[12]_PORT_B_read_enable_reg = DFFE(M1_q_b[12]_PORT_B_read_enable, M1_q_b[12]_clock_1, , , );
M1_q_b[12]_clock_0 = clk_i;
M1_q_b[12]_clock_1 = !A1L3;
M1_q_b[12]_clock_enable_0 = VCC;
M1_q_b[12]_PORT_B_data_out = MEMORY(M1_q_b[12]_PORT_A_data_in_reg, , M1_q_b[12]_PORT_A_address_reg, M1_q_b[12]_PORT_B_address_reg, M1_q_b[12]_PORT_A_write_enable_reg, M1_q_b[12]_PORT_B_read_enable_reg, , , M1_q_b[12]_clock_0, M1_q_b[12]_clock_1, M1_q_b[12]_clock_enable_0, , , );
M1_q_b[12] = M1_q_b[12]_PORT_B_data_out[0];


--M1_q_b[11] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[11]
M1_q_b[11]_PORT_A_data_in = X21_holdff;
M1_q_b[11]_PORT_A_data_in_reg = DFFE(M1_q_b[11]_PORT_A_data_in, M1_q_b[11]_clock_0, , , M1_q_b[11]_clock_enable_0);
M1_q_b[11]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[11]_PORT_A_address_reg = DFFE(M1_q_b[11]_PORT_A_address, M1_q_b[11]_clock_0, , , M1_q_b[11]_clock_enable_0);
M1_q_b[11]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[11]_PORT_B_address_reg = DFFE(M1_q_b[11]_PORT_B_address, M1_q_b[11]_clock_1, , , );
M1_q_b[11]_PORT_A_write_enable = H1L4;
M1_q_b[11]_PORT_A_write_enable_reg = DFFE(M1_q_b[11]_PORT_A_write_enable, M1_q_b[11]_clock_0, , , M1_q_b[11]_clock_enable_0);
M1_q_b[11]_PORT_B_read_enable = VCC;
M1_q_b[11]_PORT_B_read_enable_reg = DFFE(M1_q_b[11]_PORT_B_read_enable, M1_q_b[11]_clock_1, , , );
M1_q_b[11]_clock_0 = clk_i;
M1_q_b[11]_clock_1 = !A1L3;
M1_q_b[11]_clock_enable_0 = VCC;
M1_q_b[11]_PORT_B_data_out = MEMORY(M1_q_b[11]_PORT_A_data_in_reg, , M1_q_b[11]_PORT_A_address_reg, M1_q_b[11]_PORT_B_address_reg, M1_q_b[11]_PORT_A_write_enable_reg, M1_q_b[11]_PORT_B_read_enable_reg, , , M1_q_b[11]_clock_0, M1_q_b[11]_clock_1, M1_q_b[11]_clock_enable_0, , , );
M1_q_b[11] = M1_q_b[11]_PORT_B_data_out[0];


--M1_q_b[10] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[10]
M1_q_b[10]_PORT_A_data_in = X11_holdff;
M1_q_b[10]_PORT_A_data_in_reg = DFFE(M1_q_b[10]_PORT_A_data_in, M1_q_b[10]_clock_0, , , M1_q_b[10]_clock_enable_0);
M1_q_b[10]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[10]_PORT_A_address_reg = DFFE(M1_q_b[10]_PORT_A_address, M1_q_b[10]_clock_0, , , M1_q_b[10]_clock_enable_0);
M1_q_b[10]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[10]_PORT_B_address_reg = DFFE(M1_q_b[10]_PORT_B_address, M1_q_b[10]_clock_1, , , );
M1_q_b[10]_PORT_A_write_enable = H1L4;
M1_q_b[10]_PORT_A_write_enable_reg = DFFE(M1_q_b[10]_PORT_A_write_enable, M1_q_b[10]_clock_0, , , M1_q_b[10]_clock_enable_0);
M1_q_b[10]_PORT_B_read_enable = VCC;
M1_q_b[10]_PORT_B_read_enable_reg = DFFE(M1_q_b[10]_PORT_B_read_enable, M1_q_b[10]_clock_1, , , );
M1_q_b[10]_clock_0 = clk_i;
M1_q_b[10]_clock_1 = !A1L3;
M1_q_b[10]_clock_enable_0 = VCC;
M1_q_b[10]_PORT_B_data_out = MEMORY(M1_q_b[10]_PORT_A_data_in_reg, , M1_q_b[10]_PORT_A_address_reg, M1_q_b[10]_PORT_B_address_reg, M1_q_b[10]_PORT_A_write_enable_reg, M1_q_b[10]_PORT_B_read_enable_reg, , , M1_q_b[10]_clock_0, M1_q_b[10]_clock_1, M1_q_b[10]_clock_enable_0, , , );
M1_q_b[10] = M1_q_b[10]_PORT_B_data_out[0];


--M1_q_b[9] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[9]
M1_q_b[9]_PORT_A_data_in = X01_holdff;
M1_q_b[9]_PORT_A_data_in_reg = DFFE(M1_q_b[9]_PORT_A_data_in, M1_q_b[9]_clock_0, , , M1_q_b[9]_clock_enable_0);
M1_q_b[9]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[9]_PORT_A_address_reg = DFFE(M1_q_b[9]_PORT_A_address, M1_q_b[9]_clock_0, , , M1_q_b[9]_clock_enable_0);
M1_q_b[9]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[9]_PORT_B_address_reg = DFFE(M1_q_b[9]_PORT_B_address, M1_q_b[9]_clock_1, , , );
M1_q_b[9]_PORT_A_write_enable = H1L4;
M1_q_b[9]_PORT_A_write_enable_reg = DFFE(M1_q_b[9]_PORT_A_write_enable, M1_q_b[9]_clock_0, , , M1_q_b[9]_clock_enable_0);
M1_q_b[9]_PORT_B_read_enable = VCC;
M1_q_b[9]_PORT_B_read_enable_reg = DFFE(M1_q_b[9]_PORT_B_read_enable, M1_q_b[9]_clock_1, , , );
M1_q_b[9]_clock_0 = clk_i;
M1_q_b[9]_clock_1 = !A1L3;
M1_q_b[9]_clock_enable_0 = VCC;
M1_q_b[9]_PORT_B_data_out = MEMORY(M1_q_b[9]_PORT_A_data_in_reg, , M1_q_b[9]_PORT_A_address_reg, M1_q_b[9]_PORT_B_address_reg, M1_q_b[9]_PORT_A_write_enable_reg, M1_q_b[9]_PORT_B_read_enable_reg, , , M1_q_b[9]_clock_0, M1_q_b[9]_clock_1, M1_q_b[9]_clock_enable_0, , , );
M1_q_b[9] = M1_q_b[9]_PORT_B_data_out[0];


--M1_q_b[8] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[8]
M1_q_b[8]_PORT_A_data_in = X9_holdff;
M1_q_b[8]_PORT_A_data_in_reg = DFFE(M1_q_b[8]_PORT_A_data_in, M1_q_b[8]_clock_0, , , M1_q_b[8]_clock_enable_0);
M1_q_b[8]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[8]_PORT_A_address_reg = DFFE(M1_q_b[8]_PORT_A_address, M1_q_b[8]_clock_0, , , M1_q_b[8]_clock_enable_0);
M1_q_b[8]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[8]_PORT_B_address_reg = DFFE(M1_q_b[8]_PORT_B_address, M1_q_b[8]_clock_1, , , );
M1_q_b[8]_PORT_A_write_enable = H1L4;
M1_q_b[8]_PORT_A_write_enable_reg = DFFE(M1_q_b[8]_PORT_A_write_enable, M1_q_b[8]_clock_0, , , M1_q_b[8]_clock_enable_0);
M1_q_b[8]_PORT_B_read_enable = VCC;
M1_q_b[8]_PORT_B_read_enable_reg = DFFE(M1_q_b[8]_PORT_B_read_enable, M1_q_b[8]_clock_1, , , );
M1_q_b[8]_clock_0 = clk_i;
M1_q_b[8]_clock_1 = !A1L3;
M1_q_b[8]_clock_enable_0 = VCC;
M1_q_b[8]_PORT_B_data_out = MEMORY(M1_q_b[8]_PORT_A_data_in_reg, , M1_q_b[8]_PORT_A_address_reg, M1_q_b[8]_PORT_B_address_reg, M1_q_b[8]_PORT_A_write_enable_reg, M1_q_b[8]_PORT_B_read_enable_reg, , , M1_q_b[8]_clock_0, M1_q_b[8]_clock_1, M1_q_b[8]_clock_enable_0, , , );
M1_q_b[8] = M1_q_b[8]_PORT_B_data_out[0];


--M1_q_b[7] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[7]
M1_q_b[7]_PORT_A_data_in = X8_holdff;
M1_q_b[7]_PORT_A_data_in_reg = DFFE(M1_q_b[7]_PORT_A_data_in, M1_q_b[7]_clock_0, , , M1_q_b[7]_clock_enable_0);
M1_q_b[7]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[7]_PORT_A_address_reg = DFFE(M1_q_b[7]_PORT_A_address, M1_q_b[7]_clock_0, , , M1_q_b[7]_clock_enable_0);
M1_q_b[7]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[7]_PORT_B_address_reg = DFFE(M1_q_b[7]_PORT_B_address, M1_q_b[7]_clock_1, , , );
M1_q_b[7]_PORT_A_write_enable = H1L4;
M1_q_b[7]_PORT_A_write_enable_reg = DFFE(M1_q_b[7]_PORT_A_write_enable, M1_q_b[7]_clock_0, , , M1_q_b[7]_clock_enable_0);
M1_q_b[7]_PORT_B_read_enable = VCC;
M1_q_b[7]_PORT_B_read_enable_reg = DFFE(M1_q_b[7]_PORT_B_read_enable, M1_q_b[7]_clock_1, , , );
M1_q_b[7]_clock_0 = clk_i;
M1_q_b[7]_clock_1 = !A1L3;
M1_q_b[7]_clock_enable_0 = VCC;
M1_q_b[7]_PORT_B_data_out = MEMORY(M1_q_b[7]_PORT_A_data_in_reg, , M1_q_b[7]_PORT_A_address_reg, M1_q_b[7]_PORT_B_address_reg, M1_q_b[7]_PORT_A_write_enable_reg, M1_q_b[7]_PORT_B_read_enable_reg, , , M1_q_b[7]_clock_0, M1_q_b[7]_clock_1, M1_q_b[7]_clock_enable_0, , , );
M1_q_b[7] = M1_q_b[7]_PORT_B_data_out[0];


--M1_q_b[6] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[6]
M1_q_b[6]_PORT_A_data_in = X7_holdff;
M1_q_b[6]_PORT_A_data_in_reg = DFFE(M1_q_b[6]_PORT_A_data_in, M1_q_b[6]_clock_0, , , M1_q_b[6]_clock_enable_0);
M1_q_b[6]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[6]_PORT_A_address_reg = DFFE(M1_q_b[6]_PORT_A_address, M1_q_b[6]_clock_0, , , M1_q_b[6]_clock_enable_0);
M1_q_b[6]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[6]_PORT_B_address_reg = DFFE(M1_q_b[6]_PORT_B_address, M1_q_b[6]_clock_1, , , );
M1_q_b[6]_PORT_A_write_enable = H1L4;
M1_q_b[6]_PORT_A_write_enable_reg = DFFE(M1_q_b[6]_PORT_A_write_enable, M1_q_b[6]_clock_0, , , M1_q_b[6]_clock_enable_0);
M1_q_b[6]_PORT_B_read_enable = VCC;
M1_q_b[6]_PORT_B_read_enable_reg = DFFE(M1_q_b[6]_PORT_B_read_enable, M1_q_b[6]_clock_1, , , );
M1_q_b[6]_clock_0 = clk_i;
M1_q_b[6]_clock_1 = !A1L3;
M1_q_b[6]_clock_enable_0 = VCC;
M1_q_b[6]_PORT_B_data_out = MEMORY(M1_q_b[6]_PORT_A_data_in_reg, , M1_q_b[6]_PORT_A_address_reg, M1_q_b[6]_PORT_B_address_reg, M1_q_b[6]_PORT_A_write_enable_reg, M1_q_b[6]_PORT_B_read_enable_reg, , , M1_q_b[6]_clock_0, M1_q_b[6]_clock_1, M1_q_b[6]_clock_enable_0, , , );
M1_q_b[6] = M1_q_b[6]_PORT_B_data_out[0];


--M1_q_b[5] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[5]
M1_q_b[5]_PORT_A_data_in = X6_holdff;
M1_q_b[5]_PORT_A_data_in_reg = DFFE(M1_q_b[5]_PORT_A_data_in, M1_q_b[5]_clock_0, , , M1_q_b[5]_clock_enable_0);
M1_q_b[5]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[5]_PORT_A_address_reg = DFFE(M1_q_b[5]_PORT_A_address, M1_q_b[5]_clock_0, , , M1_q_b[5]_clock_enable_0);
M1_q_b[5]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[5]_PORT_B_address_reg = DFFE(M1_q_b[5]_PORT_B_address, M1_q_b[5]_clock_1, , , );
M1_q_b[5]_PORT_A_write_enable = H1L4;
M1_q_b[5]_PORT_A_write_enable_reg = DFFE(M1_q_b[5]_PORT_A_write_enable, M1_q_b[5]_clock_0, , , M1_q_b[5]_clock_enable_0);
M1_q_b[5]_PORT_B_read_enable = VCC;
M1_q_b[5]_PORT_B_read_enable_reg = DFFE(M1_q_b[5]_PORT_B_read_enable, M1_q_b[5]_clock_1, , , );
M1_q_b[5]_clock_0 = clk_i;
M1_q_b[5]_clock_1 = !A1L3;
M1_q_b[5]_clock_enable_0 = VCC;
M1_q_b[5]_PORT_B_data_out = MEMORY(M1_q_b[5]_PORT_A_data_in_reg, , M1_q_b[5]_PORT_A_address_reg, M1_q_b[5]_PORT_B_address_reg, M1_q_b[5]_PORT_A_write_enable_reg, M1_q_b[5]_PORT_B_read_enable_reg, , , M1_q_b[5]_clock_0, M1_q_b[5]_clock_1, M1_q_b[5]_clock_enable_0, , , );
M1_q_b[5] = M1_q_b[5]_PORT_B_data_out[0];


--M1_q_b[4] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[4]
M1_q_b[4]_PORT_A_data_in = X5_holdff;
M1_q_b[4]_PORT_A_data_in_reg = DFFE(M1_q_b[4]_PORT_A_data_in, M1_q_b[4]_clock_0, , , M1_q_b[4]_clock_enable_0);
M1_q_b[4]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[4]_PORT_A_address_reg = DFFE(M1_q_b[4]_PORT_A_address, M1_q_b[4]_clock_0, , , M1_q_b[4]_clock_enable_0);
M1_q_b[4]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[4]_PORT_B_address_reg = DFFE(M1_q_b[4]_PORT_B_address, M1_q_b[4]_clock_1, , , );
M1_q_b[4]_PORT_A_write_enable = H1L4;
M1_q_b[4]_PORT_A_write_enable_reg = DFFE(M1_q_b[4]_PORT_A_write_enable, M1_q_b[4]_clock_0, , , M1_q_b[4]_clock_enable_0);
M1_q_b[4]_PORT_B_read_enable = VCC;
M1_q_b[4]_PORT_B_read_enable_reg = DFFE(M1_q_b[4]_PORT_B_read_enable, M1_q_b[4]_clock_1, , , );
M1_q_b[4]_clock_0 = clk_i;
M1_q_b[4]_clock_1 = !A1L3;
M1_q_b[4]_clock_enable_0 = VCC;
M1_q_b[4]_PORT_B_data_out = MEMORY(M1_q_b[4]_PORT_A_data_in_reg, , M1_q_b[4]_PORT_A_address_reg, M1_q_b[4]_PORT_B_address_reg, M1_q_b[4]_PORT_A_write_enable_reg, M1_q_b[4]_PORT_B_read_enable_reg, , , M1_q_b[4]_clock_0, M1_q_b[4]_clock_1, M1_q_b[4]_clock_enable_0, , , );
M1_q_b[4] = M1_q_b[4]_PORT_B_data_out[0];


--M1_q_b[3] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[3]
M1_q_b[3]_PORT_A_data_in = X4_holdff;
M1_q_b[3]_PORT_A_data_in_reg = DFFE(M1_q_b[3]_PORT_A_data_in, M1_q_b[3]_clock_0, , , M1_q_b[3]_clock_enable_0);
M1_q_b[3]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[3]_PORT_A_address_reg = DFFE(M1_q_b[3]_PORT_A_address, M1_q_b[3]_clock_0, , , M1_q_b[3]_clock_enable_0);
M1_q_b[3]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[3]_PORT_B_address_reg = DFFE(M1_q_b[3]_PORT_B_address, M1_q_b[3]_clock_1, , , );
M1_q_b[3]_PORT_A_write_enable = H1L4;
M1_q_b[3]_PORT_A_write_enable_reg = DFFE(M1_q_b[3]_PORT_A_write_enable, M1_q_b[3]_clock_0, , , M1_q_b[3]_clock_enable_0);
M1_q_b[3]_PORT_B_read_enable = VCC;
M1_q_b[3]_PORT_B_read_enable_reg = DFFE(M1_q_b[3]_PORT_B_read_enable, M1_q_b[3]_clock_1, , , );
M1_q_b[3]_clock_0 = clk_i;
M1_q_b[3]_clock_1 = !A1L3;
M1_q_b[3]_clock_enable_0 = VCC;
M1_q_b[3]_PORT_B_data_out = MEMORY(M1_q_b[3]_PORT_A_data_in_reg, , M1_q_b[3]_PORT_A_address_reg, M1_q_b[3]_PORT_B_address_reg, M1_q_b[3]_PORT_A_write_enable_reg, M1_q_b[3]_PORT_B_read_enable_reg, , , M1_q_b[3]_clock_0, M1_q_b[3]_clock_1, M1_q_b[3]_clock_enable_0, , , );
M1_q_b[3] = M1_q_b[3]_PORT_B_data_out[0];


--M1_q_b[2] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[2]
M1_q_b[2]_PORT_A_data_in = X3_holdff;
M1_q_b[2]_PORT_A_data_in_reg = DFFE(M1_q_b[2]_PORT_A_data_in, M1_q_b[2]_clock_0, , , M1_q_b[2]_clock_enable_0);
M1_q_b[2]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[2]_PORT_A_address_reg = DFFE(M1_q_b[2]_PORT_A_address, M1_q_b[2]_clock_0, , , M1_q_b[2]_clock_enable_0);
M1_q_b[2]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[2]_PORT_B_address_reg = DFFE(M1_q_b[2]_PORT_B_address, M1_q_b[2]_clock_1, , , );
M1_q_b[2]_PORT_A_write_enable = H1L4;
M1_q_b[2]_PORT_A_write_enable_reg = DFFE(M1_q_b[2]_PORT_A_write_enable, M1_q_b[2]_clock_0, , , M1_q_b[2]_clock_enable_0);
M1_q_b[2]_PORT_B_read_enable = VCC;
M1_q_b[2]_PORT_B_read_enable_reg = DFFE(M1_q_b[2]_PORT_B_read_enable, M1_q_b[2]_clock_1, , , );
M1_q_b[2]_clock_0 = clk_i;
M1_q_b[2]_clock_1 = !A1L3;
M1_q_b[2]_clock_enable_0 = VCC;
M1_q_b[2]_PORT_B_data_out = MEMORY(M1_q_b[2]_PORT_A_data_in_reg, , M1_q_b[2]_PORT_A_address_reg, M1_q_b[2]_PORT_B_address_reg, M1_q_b[2]_PORT_A_write_enable_reg, M1_q_b[2]_PORT_B_read_enable_reg, , , M1_q_b[2]_clock_0, M1_q_b[2]_clock_1, M1_q_b[2]_clock_enable_0, , , );
M1_q_b[2] = M1_q_b[2]_PORT_B_data_out[0];


--M1_q_b[1] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[1]
M1_q_b[1]_PORT_A_data_in = X2_holdff;
M1_q_b[1]_PORT_A_data_in_reg = DFFE(M1_q_b[1]_PORT_A_data_in, M1_q_b[1]_clock_0, , , M1_q_b[1]_clock_enable_0);
M1_q_b[1]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[1]_PORT_A_address_reg = DFFE(M1_q_b[1]_PORT_A_address, M1_q_b[1]_clock_0, , , M1_q_b[1]_clock_enable_0);
M1_q_b[1]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[1]_PORT_B_address_reg = DFFE(M1_q_b[1]_PORT_B_address, M1_q_b[1]_clock_1, , , );
M1_q_b[1]_PORT_A_write_enable = H1L4;
M1_q_b[1]_PORT_A_write_enable_reg = DFFE(M1_q_b[1]_PORT_A_write_enable, M1_q_b[1]_clock_0, , , M1_q_b[1]_clock_enable_0);
M1_q_b[1]_PORT_B_read_enable = VCC;
M1_q_b[1]_PORT_B_read_enable_reg = DFFE(M1_q_b[1]_PORT_B_read_enable, M1_q_b[1]_clock_1, , , );
M1_q_b[1]_clock_0 = clk_i;
M1_q_b[1]_clock_1 = !A1L3;
M1_q_b[1]_clock_enable_0 = VCC;
M1_q_b[1]_PORT_B_data_out = MEMORY(M1_q_b[1]_PORT_A_data_in_reg, , M1_q_b[1]_PORT_A_address_reg, M1_q_b[1]_PORT_B_address_reg, M1_q_b[1]_PORT_A_write_enable_reg, M1_q_b[1]_PORT_B_read_enable_reg, , , M1_q_b[1]_clock_0, M1_q_b[1]_clock_1, M1_q_b[1]_clock_enable_0, , , );
M1_q_b[1] = M1_q_b[1]_PORT_B_data_out[0];


--M1_q_b[0] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[0]
M1_q_b[0]_PORT_A_data_in = X1_holdff;
M1_q_b[0]_PORT_A_data_in_reg = DFFE(M1_q_b[0]_PORT_A_data_in, M1_q_b[0]_clock_0, , , M1_q_b[0]_clock_enable_0);
M1_q_b[0]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7], N3_safe_q[8]);
M1_q_b[0]_PORT_A_address_reg = DFFE(M1_q_b[0]_PORT_A_address, M1_q_b[0]_clock_0, , , M1_q_b[0]_clock_enable_0);
M1_q_b[0]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7], N5_safe_q[8]);
M1_q_b[0]_PORT_B_address_reg = DFFE(M1_q_b[0]_PORT_B_address, M1_q_b[0]_clock_1, , , );
M1_q_b[0]_PORT_A_write_enable = H1L4;
M1_q_b[0]_PORT_A_write_enable_reg = DFFE(M1_q_b[0]_PORT_A_write_enable, M1_q_b[0]_clock_0, , , M1_q_b[0]_clock_enable_0);
M1_q_b[0]_PORT_B_read_enable = VCC;
M1_q_b[0]_PORT_B_read_enable_reg = DFFE(M1_q_b[0]_PORT_B_read_enable, M1_q_b[0]_clock_1, , , );
M1_q_b[0]_clock_0 = clk_i;
M1_q_b[0]_clock_1 = !A1L3;
M1_q_b[0]_clock_enable_0 = VCC;
M1_q_b[0]_PORT_B_data_out = MEMORY(M1_q_b[0]_PORT_A_data_in_reg, , M1_q_b[0]_PORT_A_address_reg, M1_q_b[0]_PORT_B_address_reg, M1_q_b[0]_PORT_A_write_enable_reg, M1_q_b[0]_PORT_B_read_enable_reg, , , M1_q_b[0]_clock_0, M1_q_b[0]_clock_1, M1_q_b[0]_clock_enable_0, , , );
M1_q_b[0] = M1_q_b[0]_PORT_B_data_out[0];


--N3_safe_q[8] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[8]
--operation mode is arithmetic

N3_safe_q[8]_carry_eqn = N3L71;
N3_safe_q[8]_lut_out = N3_safe_q[8] $ !N3_safe_q[8]_carry_eqn;
N3_safe_q[8] = DFFEA(N3_safe_q[8]_lut_out, clk_i, !B1_reset_all, , H1L1, , );

--N3L91 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

N3L91 = CARRY(N3_safe_q[8] & !N3L71);


--N3_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7]
--operation mode is arithmetic

N3_safe_q[7]_carry_eqn = N3L51;
N3_safe_q[7]_lut_out = N3_safe_q[7] $ N3_safe_q[7]_carry_eqn;
N3_safe_q[7] = DFFEA(N3_safe_q[7]_lut_out, clk_i, !B1_reset_all, , H1L1, , );

--N3L71 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N3L71 = CARRY(!N3L51 # !N3_safe_q[7]);


--N3_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]
--operation mode is arithmetic

N3_safe_q[6]_carry_eqn = N3L31;
N3_safe_q[6]_lut_out = N3_safe_q[6] $ !N3_safe_q[6]_carry_eqn;
N3_safe_q[6] = DFFEA(N3_safe_q[6]_lut_out, clk_i, !B1_reset_all, , H1L1, , );

--N3L51 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N3L51 = CARRY(N3_safe_q[6] & !N3L31);


--N3_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]
--operation mode is arithmetic

N3_safe_q[5]_carry_eqn = N3L11;
N3_safe_q[5]_lut_out = N3_safe_q[5] $ N3_safe_q[5]_carry_eqn;
N3_safe_q[5] = DFFEA(N3_safe_q[5]_lut_out, clk_i, !B1_reset_all, , H1L1, , );

--N3L31 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N3L31 = CARRY(!N3L11 # !N3_safe_q[5]);


--N3_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is arithmetic

N3_safe_q[4]_carry_eqn = N3L9;
N3_safe_q[4]_lut_out = N3_safe_q[4] $ !N3_safe_q[4]_carry_eqn;
N3_safe_q[4] = DFFEA(N3_safe_q[4]_lut_out, clk_i, !B1_reset_all, , H1L1, , );

--N3L11 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N3L11 = CARRY(N3_safe_q[4] & !N3L9);


--N3_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N3_safe_q[3]_carry_eqn = N3L7;
N3_safe_q[3]_lut_out = N3_safe_q[3] $ N3_safe_q[3]_carry_eqn;
N3_safe_q[3] = DFFEA(N3_safe_q[3]_lut_out, clk_i, !B1_reset_all, , H1L1, , );

--N3L9 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N3L9 = CARRY(!N3L7 # !N3_safe_q[3]);


--N3_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N3_safe_q[2]_carry_eqn = N3L5;
N3_safe_q[2]_lut_out = N3_safe_q[2] $ !N3_safe_q[2]_carry_eqn;
N3_safe_q[2] = DFFEA(N3_safe_q[2]_lut_out, clk_i, !B1_reset_all, , H1L1, , );

--N3L7 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N3L7 = CARRY(N3_safe_q[2] & !N3L5);


--N3_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N3_safe_q[1]_carry_eqn = N3L3;
N3_safe_q[1]_lut_out = N3_safe_q[1] $ N3_safe_q[1]_carry_eqn;
N3_safe_q[1] = DFFEA(N3_safe_q[1]_lut_out, clk_i, !B1_reset_all, , H1L1, , );

--N3L5 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N3L5 = CARRY(!N3L3 # !N3_safe_q[1]);


--N3_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N3_safe_q[0]_lut_out = !N3_safe_q[0];
N3_safe_q[0] = DFFEA(N3_safe_q[0]_lut_out, clk_i, !B1_reset_all, , H1L1, , );

--N3L3 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N3L3 = CARRY(N3_safe_q[0]);


--N3_cout is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|cout
--operation mode is normal

N3_cout_carry_eqn = N3L91;
N3_cout = N3_cout_carry_eqn;


--N2_counter_cell[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[8]
--operation mode is normal

N2_counter_cell[8]_carry_eqn = N2L71;
N2_counter_cell[8]_lut_out = N2_counter_cell[8] $ !N2_counter_cell[8]_carry_eqn;
N2_counter_cell[8] = DFFEA(N2_counter_cell[8]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );


--N2_counter_cell[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[7]
--operation mode is arithmetic

N2_counter_cell[7]_carry_eqn = N2L51;
N2_counter_cell[7]_lut_out = N2_counter_cell[7] $ N2_counter_cell[7]_carry_eqn;
N2_counter_cell[7] = DFFEA(N2_counter_cell[7]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L71 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

N2L71 = CARRY(!N2L51 # !N2_counter_cell[7]);


--N2_counter_cell[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[6]
--operation mode is arithmetic

N2_counter_cell[6]_carry_eqn = N2L31;
N2_counter_cell[6]_lut_out = N2_counter_cell[6] $ !N2_counter_cell[6]_carry_eqn;
N2_counter_cell[6] = DFFEA(N2_counter_cell[6]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L51 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

N2L51 = CARRY(N2_counter_cell[6] & !N2L31);


--N2_counter_cell[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[5]
--operation mode is arithmetic

N2_counter_cell[5]_carry_eqn = N2L11;
N2_counter_cell[5]_lut_out = N2_counter_cell[5] $ N2_counter_cell[5]_carry_eqn;
N2_counter_cell[5] = DFFEA(N2_counter_cell[5]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L31 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

N2L31 = CARRY(!N2L11 # !N2_counter_cell[5]);


--N2_counter_cell[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[4]
--operation mode is arithmetic

N2_counter_cell[4]_carry_eqn = N2L9;
N2_counter_cell[4]_lut_out = N2_counter_cell[4] $ !N2_counter_cell[4]_carry_eqn;
N2_counter_cell[4] = DFFEA(N2_counter_cell[4]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

N2L11 = CARRY(N2_counter_cell[4] & !N2L9);


--N2_counter_cell[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[3]
--operation mode is arithmetic

N2_counter_cell[3]_carry_eqn = N2L7;
N2_counter_cell[3]_lut_out = N2_counter_cell[3] $ N2_counter_cell[3]_carry_eqn;
N2_counter_cell[3] = DFFEA(N2_counter_cell[3]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N2L9 = CARRY(!N2L7 # !N2_counter_cell[3]);


--N2_counter_cell[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[2]
--operation mode is arithmetic

N2_counter_cell[2]_carry_eqn = N2L5;
N2_counter_cell[2]_lut_out = N2_counter_cell[2] $ !N2_counter_cell[2]_carry_eqn;
N2_counter_cell[2] = DFFEA(N2_counter_cell[2]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N2L7 = CARRY(N2_counter_cell[2] & !N2L5);


--N2_counter_cell[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[1]
--operation mode is arithmetic

N2_counter_cell[1]_carry_eqn = N2L3;
N2_counter_cell[1]_lut_out = N2_counter_cell[1] $ N2_counter_cell[1]_carry_eqn;
N2_counter_cell[1] = DFFEA(N2_counter_cell[1]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N2L5 = CARRY(N2_counter_cell[1] # !N2L3);


--N2_counter_cell[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[0]
--operation mode is arithmetic

N2_counter_cell[0]_lut_out = !N2_counter_cell[0];
N2_counter_cell[0] = DFFEA(N2_counter_cell[0]_lut_out, clk_i, !B1_reset_all, , S1L5Q, , );

--N2L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N2L3 = CARRY(!N2_counter_cell[0]);


--N1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_1054|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is normal

N1_safe_q[3]_carry_eqn = N1L7;
N1_safe_q[3]_lut_out = N1_safe_q[3] $ N1_safe_q[3]_carry_eqn;
N1_safe_q[3]_reg_input = !G1L6 & N1_safe_q[3]_lut_out;
N1_safe_q[3] = DFFEA(N1_safe_q[3]_reg_input, !A1L3, !G1_clear_signal, , G1L7, , );


--N1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_1054|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N1_safe_q[2]_carry_eqn = N1L5;
N1_safe_q[2]_lut_out = N1_safe_q[2] $ !N1_safe_q[2]_carry_eqn;
N1_safe_q[2]_reg_input = !G1L6 & N1_safe_q[2]_lut_out;
N1_safe_q[2] = DFFEA(N1_safe_q[2]_reg_input, !A1L3, !G1_clear_signal, , G1L7, , );

--N1L7 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_1054|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N1L7 = CARRY(N1_safe_q[2] & !N1L5);


--N1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_1054|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N1_safe_q[1]_carry_eqn = N1L3;
N1_safe_q[1]_lut_out = N1_safe_q[1] $ N1_safe_q[1]_carry_eqn;
N1_safe_q[1]_reg_input = !G1L6 & N1_safe_q[1]_lut_out;
N1_safe_q[1] = DFFEA(N1_safe_q[1]_reg_input, !A1L3, !G1_clear_signal, , G1L7, , );

--N1L5 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_1054|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N1L5 = CARRY(!N1L3 # !N1_safe_q[1]);


--N1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_1054|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N1_safe_q[0]_lut_out = !N1_safe_q[0];
N1_safe_q[0]_reg_input = !G1L6 & N1_safe_q[0]_lut_out;
N1_safe_q[0] = DFFEA(N1_safe_q[0]_reg_input, !A1L3, !G1_clear_signal, , G1L7, , );

--N1L3 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_1054|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N1L3 = CARRY(N1_safe_q[0]);


--N21_safe_q[4] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_1084|alt_counter_stratix:wysi_counter|safe_q[4]
--operation mode is normal

N21_safe_q[4]_carry_eqn = N21L9;
N21_safe_q[4]_lut_out = N21_safe_q[4] $ !N21_safe_q[4]_carry_eqn;
N21_safe_q[4]_reg_input = !G2_reduce_nor_6 & N21_safe_q[4]_lut_out;
N21_safe_q[4] = DFFEA(N21_safe_q[4]_reg_input, !A1L6, !G2_clear_signal, , G2L7, , );


--N21_safe_q[3] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_1084|alt_counter_stratix:wysi_counter|safe_q[3]
--operation mode is arithmetic

N21_safe_q[3]_carry_eqn = N21L7;
N21_safe_q[3]_lut_out = N21_safe_q[3] $ N21_safe_q[3]_carry_eqn;
N21_safe_q[3]_reg_input = !G2_reduce_nor_6 & N21_safe_q[3]_lut_out;
N21_safe_q[3] = DFFEA(N21_safe_q[3]_reg_input, !A1L6, !G2_clear_signal, , G2L7, , );

--N21L9 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_1084|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

N21L9 = CARRY(!N21L7 # !N21_safe_q[3]);


--N21_safe_q[2] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_1084|alt_counter_stratix:wysi_counter|safe_q[2]
--operation mode is arithmetic

N21_safe_q[2]_carry_eqn = N21L5;
N21_safe_q[2]_lut_out = N21_safe_q[2] $ !N21_safe_q[2]_carry_eqn;
N21_safe_q[2]_reg_input = !G2_reduce_nor_6 & N21_safe_q[2]_lut_out;
N21_safe_q[2] = DFFEA(N21_safe_q[2]_reg_input, !A1L6, !G2_clear_signal, , G2L7, , );

--N21L7 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_1084|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

N21L7 = CARRY(N21_safe_q[2] & !N21L5);


--N21_safe_q[1] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_1084|alt_counter_stratix:wysi_counter|safe_q[1]
--operation mode is arithmetic

N21_safe_q[1]_carry_eqn = N21L3;
N21_safe_q[1]_lut_out = N21_safe_q[1] $ N21_safe_q[1]_carry_eqn;
N21_safe_q[1]_reg_input = !G2_reduce_nor_6 & N21_safe_q[1]_lut_out;
N21_safe_q[1] = DFFEA(N21_safe_q[1]_reg_input, !A1L6, !G2_clear_signal, , G2L7, , );

--N21L5 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_1084|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

N21L5 = CARRY(!N21L3 # !N21_safe_q[1]);


--N21_safe_q[0] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_1084|alt_counter_stratix:wysi_counter|safe_q[0]
--operation mode is arithmetic

N21_safe_q[0]_lut_out = !N21_safe_q[0];
N21_safe_q[0]_reg_input = !G2_reduce_nor_6 & N21_safe_q[0]_lut_out;
N21_safe_q[0] = DFFEA(N21_safe_q[0]_reg_input, !A1L6, !G2_clear_signal, , G2L7, , );

--N21L3 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_1084|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

N21L3 = CARRY(N21_safe_q[0]);


--EB7_lcarry[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_9vc:a_fefifo6|lpm_compare:cmp_full|comptree:comparator|cmpchain:cmp_end|lcarry[2]
--operation mode is arithmetic

EB7_lcarry[2] = CARRY(!EB7_lcarry[1] # !TB6_dffe25a[5] # !TB6_dffe25a[4]);


--EB7_lcarry[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_9vc:a_fefifo6|lpm_compare:cmp_full|comptree:comparator|cmpchain:cmp_end|lcarry[1]
--operation mode is arithmetic

EB7_lcarry[1] = CARRY(TB6_dffe25a[2] & TB6_dffe25a[3] & !EB7_lcarry[0]);


--EB7_lcarry[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_9vc:a_fefifo6|lpm_compare:cmp_full|comptree:comparator|cmpchain:cmp_end|lcarry[0]
--operation mode is arithmetic

EB7_lcarry[0] = CARRY(!TB6_dffe25a[1] & !TB6_dffe25a[0]);


--F1L3Q is sld_hub:SLD_HUB_INST|HUB_TDO~reg0
--operation mode is normal

F1L3Q = AMPP_FUNCTION(A1L6, YB6L1Q, F1L72, F1L82, F1_jtag_debug_mode_usr1, !ZB1_state[8], F1L12);


--YB6L1Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[0]~reg0
--operation mode is normal

YB6L1Q = AMPP_FUNCTION(!A1L6, YB6L2Q, F1L8, ZB1_state[4], !F1L61, F1_IRSR_ENA);


--YB4L1Q is sld_hub:SLD_HUB_INST|sld_dffex:IRF_ENA|Q[0]~reg0
--operation mode is normal

YB4L1Q = AMPP_FUNCTION(!A1L6, altera_internal_jtag, !F1L61, F1L5);


--B1_bypass_reg_out is sld_signaltap:auto_signaltap_0|bypass_reg_out
--operation mode is normal

B1_bypass_reg_out = AMPP_FUNCTION(!A1L3, altera_internal_jtag, !B1_reset_all, F1L22);


--B1_offload_instr_on is sld_signaltap:auto_signaltap_0|offload_instr_on
--operation mode is normal

B1_offload_instr_on = AMPP_FUNCTION(A1L9, YB2L3Q, YB2L2Q, YB2L1Q, VCC);


--B1_load_instr_on is sld_signaltap:auto_signaltap_0|load_instr_on
--operation mode is normal

B1_load_instr_on = AMPP_FUNCTION(A1L9, YB2L2Q, YB2L1Q, YB2L3Q, VCC);


--B1_crc_instr_on is sld_signaltap:auto_signaltap_0|crc_instr_on
--operation mode is normal

B1_crc_instr_on = AMPP_FUNCTION(A1L9, YB2L3Q, YB2L1Q, YB2L2Q, VCC);


--F1L03 is sld_hub:SLD_HUB_INST|i~568
--operation mode is normal

F1L03 = AMPP_FUNCTION(B1_bypass_reg_out, B1_offload_instr_on, B1_load_instr_on, B1_crc_instr_on);


--Y1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[0]
--operation mode is normal

Y1_dffs[0]_lut_out = Y1_dffs[1];
Y1_dffs[0] = DFFEA(Y1_dffs[0]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--G1_WORD_SR[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]
--operation mode is normal

G1_WORD_SR[0] = AMPP_FUNCTION(!A1L3, G1_WORD_SR[1], A1L5, G1L5, !G1_clear_signal, V1L1);


--F1L13 is sld_hub:SLD_HUB_INST|i~577
--operation mode is normal

F1L13 = AMPP_FUNCTION(Y1_dffs[0], G1_WORD_SR[0], B1_crc_instr_on, B1_load_instr_on);


--Y2_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]
--operation mode is normal

Y2_dffs[0]_lut_out = J1_is_max_write_address_ff & (Y2_dffs[1] # A1L5) # !J1_is_max_write_address_ff & Y2_dffs[1] & !A1L5;
Y2_dffs[0] = DFFEA(Y2_dffs[0]_lut_out, !A1L3, !B1_reset_all, , , , );


--F1L42 is sld_hub:SLD_HUB_INST|i~125
--operation mode is normal

F1L42 = AMPP_FUNCTION(Y2_dffs[0], B1_offload_instr_on);


--F1L72 is sld_hub:SLD_HUB_INST|i~167
--operation mode is normal

F1L72 = AMPP_FUNCTION(YB4L1Q, F1L03, F1L13, F1L42);


--YB5L1Q is sld_hub:SLD_HUB_INST|sld_dffex:IRF_ENA_0|Q[0]~reg0
--operation mode is normal

YB5L1Q = AMPP_FUNCTION(!A1L6, altera_internal_jtag, VCC, F1L5);


--G2_WORD_SR[0] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]
--operation mode is normal

G2_WORD_SR[0] = AMPP_FUNCTION(!A1L6, G2_WORD_SR[1], ZB1_state[4], G2L4, N21_safe_q[4], !G2_clear_signal, F1L02);


--F1_HUB_BYPASS_REG is sld_hub:SLD_HUB_INST|HUB_BYPASS_REG
--operation mode is normal

F1_HUB_BYPASS_REG = AMPP_FUNCTION(!A1L6, F1L32, VCC);


--BB8_points[0][0] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][0]
--operation mode is normal

BB8_points[0][0]_lut_out = AB2L2 & !YB6L2Q & (F1_jtag_debug_mode_usr0 # F1_jtag_debug_mode_usr1);
BB8_points[0][0] = DFFEA(BB8_points[0][0]_lut_out, !A1L6, !F1L61, , F1L62, , );


--F1L82 is sld_hub:SLD_HUB_INST|i~168
--operation mode is normal

F1L82 = AMPP_FUNCTION(YB5L1Q, G2_WORD_SR[0], F1_HUB_BYPASS_REG, BB8_points[0][0]);


--F1_jtag_debug_mode_usr1 is sld_hub:SLD_HUB_INST|jtag_debug_mode_usr1
--operation mode is normal

F1_jtag_debug_mode_usr1 = AMPP_FUNCTION(!A1L6, Y4_dffs[0], F1L73, F1L83, Y4_dffs[1], !ZB1_state[0], ZB1_state[12]);


--ZB1_state[8] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[8]
--operation mode is normal

ZB1_state[8] = AMPP_FUNCTION(!A1L6, A1L8, ZB1_reduce_nor_30, ZB1_reduce_nor_34, VCC);


--ZB1_state[3] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[3]
--operation mode is normal

ZB1_state[3] = AMPP_FUNCTION(!A1L6, ZB1L21, ZB1L8, ZB1_state[2], A1L8, VCC);


--ZB1_state[4] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[4]
--operation mode is normal

ZB1_state[4] = AMPP_FUNCTION(!A1L6, A1L8, ZB1L51, ZB1_reduce_nor_34, VCC);


--F1L12 is sld_hub:SLD_HUB_INST|i~38
--operation mode is normal

F1L12 = AMPP_FUNCTION(ZB1_state[3], ZB1_state[4]);


--YB6L2Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[1]~reg0
--operation mode is normal

YB6L2Q = AMPP_FUNCTION(!A1L6, YB6L3Q, F1L9, ZB1_state[4], !F1L61, F1_IRSR_ENA);


--T1_status_out[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]
--operation mode is normal

T1_status_out[0] = AMPP_FUNCTION(clk_i, H1L2, P1L3, T1_status_out[0], !B1_reset_all);


--S1L5Q is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~reg0
--operation mode is normal

S1L5Q = AMPP_FUNCTION(clk_i, P1L3, S1L3, J1_is_max_write_address_ff, !B1_reset_all);


--Y1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[5]
--operation mode is normal

Y1_dffs[5]_lut_out = Y1_dffs[6];
Y1_dffs[5] = DFFEA(Y1_dffs[5]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--H1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status[0]~2
--operation mode is normal

H1L5 = AMPP_FUNCTION(T1_status_out[0], S1L5Q, Y1_dffs[5]);


--YB6L4Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[3]~reg0
--operation mode is normal

YB6L4Q = AMPP_FUNCTION(!A1L6, YB6L5Q, F1L31, ZB1_state[4], !F1L61, F1_IRSR_ENA);


--YB6L8Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[7]~reg0
--operation mode is normal

YB6L8Q = AMPP_FUNCTION(!A1L6, F1L32, !F1L61, F1_IRSR_ENA);


--BB8_points[0][3] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][3]
--operation mode is normal

BB8_points[0][3]_lut_out = AB2L1 & YB6L3Q & YB6L2Q & !YB6L4Q;
BB8_points[0][3] = DFFEA(BB8_points[0][3]_lut_out, !A1L6, !F1L61, , F1L62, , );


--F1L4 is sld_hub:SLD_HUB_INST|IR_MUX_SEL~2
--operation mode is normal

F1L4 = AMPP_FUNCTION(YB6L4Q, YB6L8Q, BB8_points[0][3]);


--F1L8 is sld_hub:SLD_HUB_INST|IRSR_D[0]~39
--operation mode is normal

F1L8 = AMPP_FUNCTION(H1L5, YB6L1Q, F1L4);


--ZB1_state[1] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[1]
--operation mode is normal

ZB1_state[1] = AMPP_FUNCTION(!A1L6, A1L8, ZB1L52, ZB1_reduce_nor_50, ZB1_reduce_nor_20, VCC);


--YB7L1Q is sld_hub:SLD_HUB_INST|sld_dffex:RESET|Q[0]~reg0
--operation mode is normal

YB7L1Q = AMPP_FUNCTION(!A1L6, BB8_points[0][7], F1_jtag_debug_mode_usr1, F1L71);


--F1L61 is sld_hub:SLD_HUB_INST|i~6
--operation mode is normal

F1L61 = AMPP_FUNCTION(ZB1_state[1], YB7L1Q);


--F1_IRSR_ENA is sld_hub:SLD_HUB_INST|IRSR_ENA
--operation mode is normal

F1_IRSR_ENA = AMPP_FUNCTION(F1_jtag_debug_mode_usr1, ZB1_state[3], ZB1_state[4]);


--F1_OK_TO_UPDATE_IR_Q is sld_hub:SLD_HUB_INST|OK_TO_UPDATE_IR_Q
--operation mode is normal

F1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(!A1L6, F1_jtag_debug_mode_usr1, ZB1_state[8], VCC, F1L81);


--F1L5 is sld_hub:SLD_HUB_INST|IRF_ENA_ENABLE~14
--operation mode is normal

F1L5 = AMPP_FUNCTION(F1_OK_TO_UPDATE_IR_Q, ZB1_state[4], F1_jtag_debug_mode_usr1, A1L8);


--B1_reset_instr_on is sld_signaltap:auto_signaltap_0|reset_instr_on
--operation mode is normal

B1_reset_instr_on = AMPP_FUNCTION(A1L9, YB2L2Q, YB2L3Q, YB2L1Q, VCC);


--B1_reset_all is sld_signaltap:auto_signaltap_0|reset_all
--operation mode is normal

B1_reset_all = AMPP_FUNCTION(B1_reset_instr_on, ZB1_state[1], YB7L1Q);


--F1_jtag_debug_mode is sld_hub:SLD_HUB_INST|jtag_debug_mode
--operation mode is normal

F1_jtag_debug_mode = AMPP_FUNCTION(!A1L6, AB2L1, F1L23, F1_jtag_debug_mode, ZB1_state[15], !ZB1_state[0]);


--YB1L1Q is sld_hub:SLD_HUB_INST|sld_dffex:BROADCAST|Q[0]~reg0
--operation mode is normal

YB1L1Q = AMPP_FUNCTION(!A1L6, BB8_points[0][1], !F1L61, F1L1);


--F1L22 is sld_hub:SLD_HUB_INST|i~41
--operation mode is normal

F1L22 = AMPP_FUNCTION(F1_jtag_debug_mode, YB4L1Q, YB1L1Q);


--YB2L3Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_IRF_1_IRF|Q[2]~reg0
--operation mode is normal

YB2L3Q = AMPP_FUNCTION(!A1L6, YB3L3Q, YB6L3Q, YB1L1Q, !F1L61, F1L7);


--YB2L2Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_IRF_1_IRF|Q[1]~reg0
--operation mode is normal

YB2L2Q = AMPP_FUNCTION(!A1L6, YB3L2Q, YB6L2Q, YB1L1Q, !F1L61, F1L7);


--YB2L1Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_IRF_1_IRF|Q[0]~reg0
--operation mode is normal

YB2L1Q = AMPP_FUNCTION(!A1L6, YB3L1Q, YB6L1Q, YB1L1Q, !F1L61, F1L7);


--Y1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[1]
--operation mode is normal

Y1_dffs[1]_lut_out = Y1_dffs[2];
Y1_dffs[1] = DFFEA(Y1_dffs[1]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--V1_trigger_setup_ena is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|trigger_setup_ena
--operation mode is normal

V1_trigger_setup_ena = AMPP_FUNCTION(F1L22, B1_load_instr_on, F1_jtag_debug_mode_usr1, A1L5);


--G1_WORD_SR[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]
--operation mode is normal

G1_WORD_SR[1] = AMPP_FUNCTION(!A1L3, G1_WORD_SR[2], A1L5, G1L4, !G1_clear_signal, V1L1);


--G1L5 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux_15_rtl_1037_rtl_1045~0
--operation mode is normal

G1L5 = AMPP_FUNCTION(N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3]);


--G1_clear_signal is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|clear_signal
--operation mode is normal

G1_clear_signal = AMPP_FUNCTION(F1_jtag_debug_mode_usr1, A1L9);


--V1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|i~11
--operation mode is normal

V1L1 = AMPP_FUNCTION(F1_jtag_debug_mode, YB4L1Q, YB1L1Q, F1_jtag_debug_mode_usr1);


--J1_is_max_write_address_ff is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff
--operation mode is normal

J1_is_max_write_address_ff = AMPP_FUNCTION(clk_i, !B1_reset_all, N3_cout);


--Y2_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]
--operation mode is normal

Y2_dffs[1]_lut_out = N3_safe_q[0] & (Y2_dffs[2] # A1L5) # !N3_safe_q[0] & Y2_dffs[2] & !A1L5;
Y2_dffs[1] = DFFEA(Y2_dffs[1]_lut_out, !A1L3, !B1_reset_all, , , , );


--G2_WORD_SR[1] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]
--operation mode is normal

G2_WORD_SR[1] = AMPP_FUNCTION(!A1L6, G2_WORD_SR[2], ZB1_state[4], G2L3, N21_safe_q[4], !G2_clear_signal, F1L02);


--G2L4 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|Mux_16_rtl_1065_rtl_1073_rtl_1086~0
--operation mode is normal

G2L4 = AMPP_FUNCTION(N21_safe_q[0], N21_safe_q[1], N21_safe_q[2], N21_safe_q[3]);


--G2_clear_signal is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|clear_signal
--operation mode is normal

G2_clear_signal = AMPP_FUNCTION(ZB1_state[8], F1_jtag_debug_mode_usr1);


--F1_jtag_debug_mode_usr0 is sld_hub:SLD_HUB_INST|jtag_debug_mode_usr0
--operation mode is normal

F1_jtag_debug_mode_usr0 = AMPP_FUNCTION(!A1L6, Y4_dffs[0], Y4_dffs[1], F1L73, F1L83, !ZB1_state[0], ZB1_state[12]);


--F1L02 is sld_hub:SLD_HUB_INST|i~32
--operation mode is normal

F1L02 = AMPP_FUNCTION(F1_jtag_debug_mode_usr0, ZB1_state[3], ZB1_state[4]);


--F1L32 is sld_hub:SLD_HUB_INST|i~44
--operation mode is normal

F1L32 = AMPP_FUNCTION(altera_internal_jtag, ZB1_state[4]);


--YB6L3Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[2]~reg0
--operation mode is normal

YB6L3Q = AMPP_FUNCTION(!A1L6, YB6L4Q, F1L01, F1L11, ZB1_state[4], !F1L61, F1_IRSR_ENA);


--AB2L2 is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|declut:decoder|anode[0][3]~146
--operation mode is normal

AB2L2 = !YB6L3Q & !YB6L4Q;


--F1L52 is sld_hub:SLD_HUB_INST|i~130
--operation mode is normal

F1L52 = AMPP_FUNCTION(F1_jtag_debug_mode_usr0, ZB1_state[4], F1_jtag_debug_mode_usr1, ZB1_state[3]);


--F1L62 is sld_hub:SLD_HUB_INST|i~136
--operation mode is normal

F1L62 = AMPP_FUNCTION(F1L52, altera_internal_jtag, A1L8);


--Y4_dffs[0] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[0]
--operation mode is normal

Y4_dffs[0]_lut_out = Y4_dffs[1];
Y4_dffs[0] = DFFEA(Y4_dffs[0]_lut_out, !A1L6, !ZB1_state[0], , ZB1_state[11], , );


--Y4_dffs[6] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[6]
--operation mode is normal

Y4_dffs[6]_lut_out = Y4_dffs[7];
Y4_dffs[6] = DFFEA(Y4_dffs[6]_lut_out, !A1L6, !ZB1_state[0], , ZB1_state[11], , );


--Y4_dffs[7] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[7]
--operation mode is normal

Y4_dffs[7]_lut_out = Y4_dffs[8];
Y4_dffs[7] = DFFEA(Y4_dffs[7]_lut_out, !A1L6, !ZB1_state[0], , ZB1_state[11], , );


--Y4_dffs[8] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[8]
--operation mode is normal

Y4_dffs[8]_lut_out = Y4_dffs[9];
Y4_dffs[8] = DFFEA(Y4_dffs[8]_lut_out, !A1L6, !ZB1_state[0], , ZB1_state[11], , );


--Y4_dffs[9] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[9]
--operation mode is normal

Y4_dffs[9]_lut_out = !altera_internal_jtag;
Y4_dffs[9] = DFFEA(Y4_dffs[9]_lut_out, !A1L6, !ZB1_state[0], , ZB1_state[11], , );


--F1L73 is sld_hub:SLD_HUB_INST|reduce_nor_13~27
--operation mode is normal

F1L73 = AMPP_FUNCTION(Y4_dffs[6], Y4_dffs[7], Y4_dffs[8], Y4_dffs[9]);


--Y4_dffs[2] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[2]
--operation mode is normal

Y4_dffs[2]_lut_out = Y4_dffs[3];
Y4_dffs[2] = DFFEA(Y4_dffs[2]_lut_out, !A1L6, !ZB1_state[0], , ZB1_state[11], , );


--Y4_dffs[3] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[3]
--operation mode is normal

Y4_dffs[3]_lut_out = Y4_dffs[4];
Y4_dffs[3] = DFFEA(Y4_dffs[3]_lut_out, !A1L6, !ZB1_state[0], , ZB1_state[11], , );


--Y4_dffs[4] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[4]
--operation mode is normal

Y4_dffs[4]_lut_out = Y4_dffs[5];
Y4_dffs[4] = DFFEA(Y4_dffs[4]_lut_out, !A1L6, !ZB1_state[0], , ZB1_state[11], , );


--Y4_dffs[5] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[5]
--operation mode is normal

Y4_dffs[5]_lut_out = Y4_dffs[6];
Y4_dffs[5] = DFFEA(Y4_dffs[5]_lut_out, !A1L6, !ZB1_state[0], , ZB1_state[11], , );


--F1L83 is sld_hub:SLD_HUB_INST|reduce_nor_13~32
--operation mode is normal

F1L83 = AMPP_FUNCTION(Y4_dffs[2], Y4_dffs[3], Y4_dffs[4], Y4_dffs[5]);


--Y4_dffs[1] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[1]
--operation mode is normal

Y4_dffs[1]_lut_out = Y4_dffs[2];
Y4_dffs[1] = DFFEA(Y4_dffs[1]_lut_out, !A1L6, !ZB1_state[0], , ZB1_state[11], , );


--ZB1_state[0] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[0]
--operation mode is normal

ZB1_state[0] = AMPP_FUNCTION(!A1L6, ZB1L84, ZB1L92, ZB1L82, ZB1L72, VCC);


--ZB1_state[12] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[12]
--operation mode is normal

ZB1_state[12] = AMPP_FUNCTION(!A1L6, A1L8, ZB1_reduce_nor_40, ZB1L04, ZB1L73, VCC);


--ZB1_state[15] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[15]
--operation mode is normal

ZB1_state[15] = AMPP_FUNCTION(!A1L6, A1L8, ZB1_reduce_nor_44, ZB1L54, ZB1L93, VCC);


--ZB1L9 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22~63
--operation mode is normal

ZB1L9 = AMPP_FUNCTION(ZB1_state[12], ZB1_state[3], ZB1_state[4], ZB1_state[8]);


--ZB1_state[7] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[7]
--operation mode is normal

ZB1_state[7] = AMPP_FUNCTION(!A1L6, ZB1_state[9], A1L8, ZB1L42, ZB1_state[6], VCC);


--ZB1L12 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_30~36
--operation mode is normal

ZB1L12 = AMPP_FUNCTION(ZB1_state[7], ZB1_state[0]);


--ZB1_state[2] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[2]
--operation mode is normal

ZB1_state[2] = AMPP_FUNCTION(!A1L6, A1L8, ZB1L52, ZB1L74, ZB1L02, VCC);


--ZB1L02 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_30~35
--operation mode is normal

ZB1L02 = AMPP_FUNCTION(ZB1L9, ZB1L12, ZB1_state[2], ZB1_state[1]);


--ZB1_state[11] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[11]
--operation mode is normal

ZB1_state[11] = AMPP_FUNCTION(!A1L6, A1L8, ZB1L93, ZB1L54, ZB1L83, VCC);


--ZB1_state[13] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[13]
--operation mode is normal

ZB1_state[13] = AMPP_FUNCTION(!A1L6, A1L8, ZB1L73, ZB1L34, ZB1_reduce_nor_44, VCC);


--ZB1_state[14] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[14]
--operation mode is normal

ZB1_state[14] = AMPP_FUNCTION(!A1L6, ZB1L34, ZB1_state[14], A1L8, ZB1L93, VCC);


--ZB1_state[10] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[10]
--operation mode is normal

ZB1_state[10] = AMPP_FUNCTION(!A1L6, ZB1L42, ZB1_state[9], A1L8, ZB1_state[6], VCC);


--ZB1L4 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~20
--operation mode is normal

ZB1L4 = AMPP_FUNCTION(ZB1_state[11], ZB1_state[13], ZB1_state[14], ZB1_state[10]);


--ZB1_state[6] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[6]
--operation mode is normal

ZB1_state[6] = AMPP_FUNCTION(!A1L6, A1L8, ZB1_reduce_nor_30, ZB1_reduce_nor_32, VCC);


--ZB1_state[9] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[9]
--operation mode is normal

ZB1_state[9] = AMPP_FUNCTION(!A1L6, A1L8, ZB1L21, ZB1L8, ZB1_state[2], VCC);


--ZB1L3 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~17
--operation mode is normal

ZB1L3 = AMPP_FUNCTION(ZB1L4, ZB1_state[6], ZB1_state[9]);


--ZB1_state[5] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[5]
--operation mode is normal

ZB1_state[5] = AMPP_FUNCTION(!A1L6, A1L8, ZB1_reduce_nor_28, ZB1L61, ZB1L31, VCC);


--ZB1_reduce_nor_30 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_30
--operation mode is normal

ZB1_reduce_nor_30 = AMPP_FUNCTION(ZB1_state[15], ZB1L02, ZB1L3, ZB1_state[5]);


--ZB1L6 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~33
--operation mode is normal

ZB1L6 = AMPP_FUNCTION(ZB1_state[15], ZB1_state[5]);


--ZB1L2 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~16
--operation mode is normal

ZB1L2 = AMPP_FUNCTION(ZB1L9, ZB1L6, ZB1_state[2], ZB1_state[1]);


--ZB1_reduce_nor_34 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_34
--operation mode is normal

ZB1_reduce_nor_34 = AMPP_FUNCTION(ZB1_state[0], ZB1L3, ZB1L2, ZB1_state[7]);


--ZB1L41 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~37
--operation mode is normal

ZB1L41 = AMPP_FUNCTION(ZB1_state[12], ZB1_state[8]);


--ZB1L21 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_24~13
--operation mode is normal

ZB1L21 = AMPP_FUNCTION(ZB1L41, ZB1_state[1], ZB1_state[3], ZB1_state[4]);


--ZB1L5 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~21
--operation mode is normal

ZB1L5 = AMPP_FUNCTION(ZB1_state[6], ZB1_state[9]);


--ZB1L01 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22~73
--operation mode is normal

ZB1L01 = AMPP_FUNCTION(ZB1_state[5], ZB1_state[7], ZB1_state[0]);


--ZB1L8 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22~62
--operation mode is normal

ZB1L8 = AMPP_FUNCTION(ZB1L4, ZB1L5, ZB1L01, ZB1_state[15]);


--ZB1L81 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_28~22
--operation mode is normal

ZB1L81 = AMPP_FUNCTION(ZB1_state[12], ZB1_state[3], ZB1_state[8], ZB1_state[4]);


--ZB1_reduce_nor_28 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_28
--operation mode is normal

ZB1_reduce_nor_28 = AMPP_FUNCTION(ZB1L81, ZB1_state[2], ZB1_state[1], ZB1L8);


--ZB1L31 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~35
--operation mode is normal

ZB1L31 = AMPP_FUNCTION(ZB1L8, ZB1_state[2], ZB1_state[1], ZB1_state[4]);


--ZB1L51 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~38
--operation mode is normal

ZB1L51 = AMPP_FUNCTION(ZB1_reduce_nor_28, ZB1L41, ZB1L31, ZB1_state[3]);


--T1_status_out[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]
--operation mode is normal

T1_status_out[1] = AMPP_FUNCTION(clk_i, H1L2, !B1_reset_all);


--S1L1Q is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable~reg0
--operation mode is normal

S1L1Q = AMPP_FUNCTION(clk_i, S1L3, !B1_reset_all);


--J1L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~5
--operation mode is normal

J1L2 = AMPP_FUNCTION(T1_status_out[1], S1L1Q, Y1_dffs[5]);


--F1L9 is sld_hub:SLD_HUB_INST|IRSR_D[1]~92
--operation mode is normal

F1L9 = AMPP_FUNCTION(J1L2, YB6L2Q, F1L4);


--B1_run_instr_on is sld_signaltap:auto_signaltap_0|run_instr_on
--operation mode is normal

B1_run_instr_on = AMPP_FUNCTION(A1L9, YB2L1Q, YB2L2Q, YB2L3Q, VCC);


--H1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~67
--operation mode is normal

H1L2 = AMPP_FUNCTION(B1_run_instr_on, N3_cout, J1_is_max_write_address_ff);


--X3_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|regoutff
--operation mode is normal

X3_regoutff = AMPP_FUNCTION(clk_i, X3L3, X3L2, Y1_dffs[26], !H1_trig_mod_reset_n, P1L1);


--X2_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|regoutff
--operation mode is normal

X2_regoutff = AMPP_FUNCTION(clk_i, X2L3, X2L2, Y1_dffs[23], !H1_trig_mod_reset_n, P1L1);


--X1_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|regoutff
--operation mode is normal

X1_regoutff = AMPP_FUNCTION(clk_i, X1L3, X1L2, Y1_dffs[20], !H1_trig_mod_reset_n, P1L1);


--X111_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_110_sm1|regoutff
--operation mode is normal

X111_regoutff = AMPP_FUNCTION(clk_i, X111L4, X111L3, Y1_dffs[350], !H1_trig_mod_reset_n, P1L1);


--U1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~559
--operation mode is normal

U1L1 = AMPP_FUNCTION(X3_regoutff, X2_regoutff, X1_regoutff, X111_regoutff);


--X7_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|regoutff
--operation mode is normal

X7_regoutff = AMPP_FUNCTION(clk_i, X7L3, X7L2, Y1_dffs[38], !H1_trig_mod_reset_n, P1L1);


--X6_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|regoutff
--operation mode is normal

X6_regoutff = AMPP_FUNCTION(clk_i, X6L3, X6L2, Y1_dffs[35], !H1_trig_mod_reset_n, P1L1);


--X5_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|regoutff
--operation mode is normal

X5_regoutff = AMPP_FUNCTION(clk_i, X5L3, X5L2, Y1_dffs[32], !H1_trig_mod_reset_n, P1L1);


--X4_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|regoutff
--operation mode is normal

X4_regoutff = AMPP_FUNCTION(clk_i, X4L3, X4L2, Y1_dffs[29], !H1_trig_mod_reset_n, P1L1);


--U1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~564
--operation mode is normal

U1L2 = AMPP_FUNCTION(X7_regoutff, X6_regoutff, X5_regoutff, X4_regoutff);


--X11_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|regoutff
--operation mode is normal

X11_regoutff = AMPP_FUNCTION(clk_i, X11L3, X11L2, Y1_dffs[50], !H1_trig_mod_reset_n, P1L1);


--X01_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|regoutff
--operation mode is normal

X01_regoutff = AMPP_FUNCTION(clk_i, X01L3, X01L2, Y1_dffs[47], !H1_trig_mod_reset_n, P1L1);


--X9_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|regoutff
--operation mode is normal

X9_regoutff = AMPP_FUNCTION(clk_i, X9L3, X9L2, Y1_dffs[44], !H1_trig_mod_reset_n, P1L1);


--X8_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|regoutff
--operation mode is normal

X8_regoutff = AMPP_FUNCTION(clk_i, X8L3, X8L2, Y1_dffs[41], !H1_trig_mod_reset_n, P1L1);


--U1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~573
--operation mode is normal

U1L3 = AMPP_FUNCTION(X11_regoutff, X01_regoutff, X9_regoutff, X8_regoutff);


--X51_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|regoutff
--operation mode is normal

X51_regoutff = AMPP_FUNCTION(clk_i, X51L3, X51L2, Y1_dffs[62], !H1_trig_mod_reset_n, P1L1);


--X41_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|regoutff
--operation mode is normal

X41_regoutff = AMPP_FUNCTION(clk_i, X41L3, X41L2, Y1_dffs[59], !H1_trig_mod_reset_n, P1L1);


--X31_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|regoutff
--operation mode is normal

X31_regoutff = AMPP_FUNCTION(clk_i, X31L2, X31L1, Y1_dffs[56], !H1_trig_mod_reset_n, P1L1);


--X21_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|regoutff
--operation mode is normal

X21_regoutff = AMPP_FUNCTION(clk_i, X21L3, X21L2, Y1_dffs[53], !H1_trig_mod_reset_n, P1L1);


--U1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~586
--operation mode is normal

U1L4 = AMPP_FUNCTION(X51_regoutff, X41_regoutff, X31_regoutff, X21_regoutff);


--U1L92 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2239
--operation mode is normal

U1L92 = AMPP_FUNCTION(U1L1, U1L2, U1L3, U1L4);


--X91_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|regoutff
--operation mode is normal

X91_regoutff = AMPP_FUNCTION(clk_i, X91L3, X91L2, Y1_dffs[74], !H1_trig_mod_reset_n, P1L1);


--X81_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|regoutff
--operation mode is normal

X81_regoutff = AMPP_FUNCTION(clk_i, X81L3, X81L2, Y1_dffs[71], !H1_trig_mod_reset_n, P1L1);


--X71_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|regoutff
--operation mode is normal

X71_regoutff = AMPP_FUNCTION(clk_i, X71L3, X71L2, Y1_dffs[68], !H1_trig_mod_reset_n, P1L1);


--X61_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|regoutff
--operation mode is normal

X61_regoutff = AMPP_FUNCTION(clk_i, X61L3, X61L2, Y1_dffs[65], !H1_trig_mod_reset_n, P1L1);


--U1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~603
--operation mode is normal

U1L5 = AMPP_FUNCTION(X91_regoutff, X81_regoutff, X71_regoutff, X61_regoutff);


--X32_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|regoutff
--operation mode is normal

X32_regoutff = AMPP_FUNCTION(clk_i, X32L3, X32L2, Y1_dffs[86], !H1_trig_mod_reset_n, P1L1);


--X22_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|regoutff
--operation mode is normal

X22_regoutff = AMPP_FUNCTION(clk_i, X22L3, X22L2, Y1_dffs[83], !H1_trig_mod_reset_n, P1L1);


--X12_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|regoutff
--operation mode is normal

X12_regoutff = AMPP_FUNCTION(clk_i, X12L3, X12L2, Y1_dffs[80], !H1_trig_mod_reset_n, P1L1);


--X02_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|regoutff
--operation mode is normal

X02_regoutff = AMPP_FUNCTION(clk_i, X02L3, X02L2, Y1_dffs[77], !H1_trig_mod_reset_n, P1L1);


--U1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~624
--operation mode is normal

U1L6 = AMPP_FUNCTION(X32_regoutff, X22_regoutff, X12_regoutff, X02_regoutff);


--X72_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|regoutff
--operation mode is normal

X72_regoutff = AMPP_FUNCTION(clk_i, X72L3, X72L2, Y1_dffs[98], !H1_trig_mod_reset_n, P1L1);


--X62_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|regoutff
--operation mode is normal

X62_regoutff = AMPP_FUNCTION(clk_i, X62L3, X62L2, Y1_dffs[95], !H1_trig_mod_reset_n, P1L1);


--X52_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|regoutff
--operation mode is normal

X52_regoutff = AMPP_FUNCTION(clk_i, X52L3, X52L2, Y1_dffs[92], !H1_trig_mod_reset_n, P1L1);


--X42_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|regoutff
--operation mode is normal

X42_regoutff = AMPP_FUNCTION(clk_i, X42L3, X42L2, Y1_dffs[89], !H1_trig_mod_reset_n, P1L1);


--U1L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~649
--operation mode is normal

U1L7 = AMPP_FUNCTION(X72_regoutff, X62_regoutff, X52_regoutff, X42_regoutff);


--X13_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|regoutff
--operation mode is normal

X13_regoutff = AMPP_FUNCTION(clk_i, X13L3, X13L2, Y1_dffs[110], !H1_trig_mod_reset_n, P1L1);


--X03_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|regoutff
--operation mode is normal

X03_regoutff = AMPP_FUNCTION(clk_i, X03L3, X03L2, Y1_dffs[107], !H1_trig_mod_reset_n, P1L1);


--X92_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|regoutff
--operation mode is normal

X92_regoutff = AMPP_FUNCTION(clk_i, X92L3, X92L2, Y1_dffs[104], !H1_trig_mod_reset_n, P1L1);


--X82_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|regoutff
--operation mode is normal

X82_regoutff = AMPP_FUNCTION(clk_i, X82L3, X82L2, Y1_dffs[101], !H1_trig_mod_reset_n, P1L1);


--U1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~678
--operation mode is normal

U1L8 = AMPP_FUNCTION(X13_regoutff, X03_regoutff, X92_regoutff, X82_regoutff);


--U1L03 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2244
--operation mode is normal

U1L03 = AMPP_FUNCTION(U1L5, U1L6, U1L7, U1L8);


--X53_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|regoutff
--operation mode is normal

X53_regoutff = AMPP_FUNCTION(clk_i, X53L3, X53L2, Y1_dffs[122], !H1_trig_mod_reset_n, P1L1);


--X43_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|regoutff
--operation mode is normal

X43_regoutff = AMPP_FUNCTION(clk_i, X43L3, X43L2, Y1_dffs[119], !H1_trig_mod_reset_n, P1L1);


--X33_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|regoutff
--operation mode is normal

X33_regoutff = AMPP_FUNCTION(clk_i, X33L3, X33L2, Y1_dffs[116], !H1_trig_mod_reset_n, P1L1);


--X23_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|regoutff
--operation mode is normal

X23_regoutff = AMPP_FUNCTION(clk_i, X23L3, X23L2, Y1_dffs[113], !H1_trig_mod_reset_n, P1L1);


--U1L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~711
--operation mode is normal

U1L9 = AMPP_FUNCTION(X53_regoutff, X43_regoutff, X33_regoutff, X23_regoutff);


--X93_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|regoutff
--operation mode is normal

X93_regoutff = AMPP_FUNCTION(clk_i, X93L3, X93L2, Y1_dffs[134], !H1_trig_mod_reset_n, P1L1);


--X83_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|regoutff
--operation mode is normal

X83_regoutff = AMPP_FUNCTION(clk_i, X83L3, X83L2, Y1_dffs[131], !H1_trig_mod_reset_n, P1L1);


--X73_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|regoutff
--operation mode is normal

X73_regoutff = AMPP_FUNCTION(clk_i, X73L3, X73L2, Y1_dffs[128], !H1_trig_mod_reset_n, P1L1);


--X63_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|regoutff
--operation mode is normal

X63_regoutff = AMPP_FUNCTION(clk_i, X63L3, X63L2, Y1_dffs[125], !H1_trig_mod_reset_n, P1L1);


--U1L01 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~748
--operation mode is normal

U1L01 = AMPP_FUNCTION(X93_regoutff, X83_regoutff, X73_regoutff, X63_regoutff);


--X34_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|regoutff
--operation mode is normal

X34_regoutff = AMPP_FUNCTION(clk_i, X34L3, X34L2, Y1_dffs[146], !H1_trig_mod_reset_n, P1L1);


--X24_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|regoutff
--operation mode is normal

X24_regoutff = AMPP_FUNCTION(clk_i, X24L3, X24L2, Y1_dffs[143], !H1_trig_mod_reset_n, P1L1);


--X14_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|regoutff
--operation mode is normal

X14_regoutff = AMPP_FUNCTION(clk_i, X14L3, X14L2, Y1_dffs[140], !H1_trig_mod_reset_n, P1L1);


--X04_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|regoutff
--operation mode is normal

X04_regoutff = AMPP_FUNCTION(clk_i, X04L3, X04L2, Y1_dffs[137], !H1_trig_mod_reset_n, P1L1);


--U1L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~789
--operation mode is normal

U1L11 = AMPP_FUNCTION(X34_regoutff, X24_regoutff, X14_regoutff, X04_regoutff);


--X74_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|regoutff
--operation mode is normal

X74_regoutff = AMPP_FUNCTION(clk_i, X74L3, X74L2, Y1_dffs[158], !H1_trig_mod_reset_n, P1L1);


--X64_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|regoutff
--operation mode is normal

X64_regoutff = AMPP_FUNCTION(clk_i, X64L3, X64L2, Y1_dffs[155], !H1_trig_mod_reset_n, P1L1);


--X54_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|regoutff
--operation mode is normal

X54_regoutff = AMPP_FUNCTION(clk_i, X54L3, X54L2, Y1_dffs[152], !H1_trig_mod_reset_n, P1L1);


--X44_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|regoutff
--operation mode is normal

X44_regoutff = AMPP_FUNCTION(clk_i, X44L3, X44L2, Y1_dffs[149], !H1_trig_mod_reset_n, P1L1);


--U1L21 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~834
--operation mode is normal

U1L21 = AMPP_FUNCTION(X74_regoutff, X64_regoutff, X54_regoutff, X44_regoutff);


--U1L13 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2253
--operation mode is normal

U1L13 = AMPP_FUNCTION(U1L9, U1L01, U1L11, U1L21);


--X15_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|regoutff
--operation mode is normal

X15_regoutff = AMPP_FUNCTION(clk_i, X15L3, X15L2, Y1_dffs[170], !H1_trig_mod_reset_n, P1L1);


--X05_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|regoutff
--operation mode is normal

X05_regoutff = AMPP_FUNCTION(clk_i, X05L3, X05L2, Y1_dffs[167], !H1_trig_mod_reset_n, P1L1);


--X94_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|regoutff
--operation mode is normal

X94_regoutff = AMPP_FUNCTION(clk_i, X94L3, X94L2, Y1_dffs[164], !H1_trig_mod_reset_n, P1L1);


--X84_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|regoutff
--operation mode is normal

X84_regoutff = AMPP_FUNCTION(clk_i, X84L3, X84L2, Y1_dffs[161], !H1_trig_mod_reset_n, P1L1);


--U1L31 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~883
--operation mode is normal

U1L31 = AMPP_FUNCTION(X15_regoutff, X05_regoutff, X94_regoutff, X84_regoutff);


--X55_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|regoutff
--operation mode is normal

X55_regoutff = AMPP_FUNCTION(clk_i, X55L3, X55L2, Y1_dffs[182], !H1_trig_mod_reset_n, P1L1);


--X45_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|regoutff
--operation mode is normal

X45_regoutff = AMPP_FUNCTION(clk_i, X45L3, X45L2, Y1_dffs[179], !H1_trig_mod_reset_n, P1L1);


--X35_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|regoutff
--operation mode is normal

X35_regoutff = AMPP_FUNCTION(clk_i, X35L3, X35L2, Y1_dffs[176], !H1_trig_mod_reset_n, P1L1);


--X25_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|regoutff
--operation mode is normal

X25_regoutff = AMPP_FUNCTION(clk_i, X25L3, X25L2, Y1_dffs[173], !H1_trig_mod_reset_n, P1L1);


--U1L41 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~936
--operation mode is normal

U1L41 = AMPP_FUNCTION(X55_regoutff, X45_regoutff, X35_regoutff, X25_regoutff);


--X95_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|regoutff
--operation mode is normal

X95_regoutff = AMPP_FUNCTION(clk_i, X95L3, X95L2, Y1_dffs[194], !H1_trig_mod_reset_n, P1L1);


--X85_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|regoutff
--operation mode is normal

X85_regoutff = AMPP_FUNCTION(clk_i, X85L3, X85L2, Y1_dffs[191], !H1_trig_mod_reset_n, P1L1);


--X75_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|regoutff
--operation mode is normal

X75_regoutff = AMPP_FUNCTION(clk_i, X75L3, X75L2, Y1_dffs[188], !H1_trig_mod_reset_n, P1L1);


--X65_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|regoutff
--operation mode is normal

X65_regoutff = AMPP_FUNCTION(clk_i, X65L3, X65L2, Y1_dffs[185], !H1_trig_mod_reset_n, P1L1);


--U1L51 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~993
--operation mode is normal

U1L51 = AMPP_FUNCTION(X95_regoutff, X85_regoutff, X75_regoutff, X65_regoutff);


--X36_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|regoutff
--operation mode is normal

X36_regoutff = AMPP_FUNCTION(clk_i, X36L3, X36L2, Y1_dffs[206], !H1_trig_mod_reset_n, P1L1);


--X26_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|regoutff
--operation mode is normal

X26_regoutff = AMPP_FUNCTION(clk_i, X26L3, X26L2, Y1_dffs[203], !H1_trig_mod_reset_n, P1L1);


--X16_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|regoutff
--operation mode is normal

X16_regoutff = AMPP_FUNCTION(clk_i, X16L3, X16L2, Y1_dffs[200], !H1_trig_mod_reset_n, P1L1);


--X06_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|regoutff
--operation mode is normal

X06_regoutff = AMPP_FUNCTION(clk_i, X06L3, X06L2, Y1_dffs[197], !H1_trig_mod_reset_n, P1L1);


--U1L61 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1054
--operation mode is normal

U1L61 = AMPP_FUNCTION(X36_regoutff, X26_regoutff, X16_regoutff, X06_regoutff);


--U1L23 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2266
--operation mode is normal

U1L23 = AMPP_FUNCTION(U1L31, U1L41, U1L51, U1L61);


--U1L63 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2372
--operation mode is normal

U1L63 = AMPP_FUNCTION(U1L92, U1L03, U1L13, U1L23);


--X76_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|regoutff
--operation mode is normal

X76_regoutff = AMPP_FUNCTION(clk_i, X76L3, X76L2, Y1_dffs[218], !H1_trig_mod_reset_n, P1L1);


--X66_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|regoutff
--operation mode is normal

X66_regoutff = AMPP_FUNCTION(clk_i, X66L3, X66L2, Y1_dffs[215], !H1_trig_mod_reset_n, P1L1);


--X56_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|regoutff
--operation mode is normal

X56_regoutff = AMPP_FUNCTION(clk_i, X56L3, X56L2, Y1_dffs[212], !H1_trig_mod_reset_n, P1L1);


--X46_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|regoutff
--operation mode is normal

X46_regoutff = AMPP_FUNCTION(clk_i, X46L3, X46L2, Y1_dffs[209], !H1_trig_mod_reset_n, P1L1);


--U1L71 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1119
--operation mode is normal

U1L71 = AMPP_FUNCTION(X76_regoutff, X66_regoutff, X56_regoutff, X46_regoutff);


--X17_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_70_sm1|regoutff
--operation mode is normal

X17_regoutff = AMPP_FUNCTION(clk_i, X17L3, X17L2, Y1_dffs[230], !H1_trig_mod_reset_n, P1L1);


--X07_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_69_sm1|regoutff
--operation mode is normal

X07_regoutff = AMPP_FUNCTION(clk_i, X07L3, X07L2, Y1_dffs[227], !H1_trig_mod_reset_n, P1L1);


--X96_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_68_sm1|regoutff
--operation mode is normal

X96_regoutff = AMPP_FUNCTION(clk_i, X96L3, X96L2, Y1_dffs[224], !H1_trig_mod_reset_n, P1L1);


--X86_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_67_sm1|regoutff
--operation mode is normal

X86_regoutff = AMPP_FUNCTION(clk_i, X86L3, X86L2, Y1_dffs[221], !H1_trig_mod_reset_n, P1L1);


--U1L81 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1188
--operation mode is normal

U1L81 = AMPP_FUNCTION(X17_regoutff, X07_regoutff, X96_regoutff, X86_regoutff);


--X57_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_74_sm1|regoutff
--operation mode is normal

X57_regoutff = AMPP_FUNCTION(clk_i, X57L3, X57L2, Y1_dffs[242], !H1_trig_mod_reset_n, P1L1);


--X47_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_73_sm1|regoutff
--operation mode is normal

X47_regoutff = AMPP_FUNCTION(clk_i, X47L3, X47L2, Y1_dffs[239], !H1_trig_mod_reset_n, P1L1);


--X37_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_72_sm1|regoutff
--operation mode is normal

X37_regoutff = AMPP_FUNCTION(clk_i, X37L3, X37L2, Y1_dffs[236], !H1_trig_mod_reset_n, P1L1);


--X27_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_71_sm1|regoutff
--operation mode is normal

X27_regoutff = AMPP_FUNCTION(clk_i, X27L3, X27L2, Y1_dffs[233], !H1_trig_mod_reset_n, P1L1);


--U1L91 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1261
--operation mode is normal

U1L91 = AMPP_FUNCTION(X57_regoutff, X47_regoutff, X37_regoutff, X27_regoutff);


--X97_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_78_sm1|regoutff
--operation mode is normal

X97_regoutff = AMPP_FUNCTION(clk_i, X97L3, X97L2, Y1_dffs[254], !H1_trig_mod_reset_n, P1L1);


--X87_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_77_sm1|regoutff
--operation mode is normal

X87_regoutff = AMPP_FUNCTION(clk_i, X87L3, X87L2, Y1_dffs[251], !H1_trig_mod_reset_n, P1L1);


--X77_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_76_sm1|regoutff
--operation mode is normal

X77_regoutff = AMPP_FUNCTION(clk_i, X77L3, X77L2, Y1_dffs[248], !H1_trig_mod_reset_n, P1L1);


--X67_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_75_sm1|regoutff
--operation mode is normal

X67_regoutff = AMPP_FUNCTION(clk_i, X67L3, X67L2, Y1_dffs[245], !H1_trig_mod_reset_n, P1L1);


--U1L02 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1338
--operation mode is normal

U1L02 = AMPP_FUNCTION(X97_regoutff, X87_regoutff, X77_regoutff, X67_regoutff);


--U1L33 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2283
--operation mode is normal

U1L33 = AMPP_FUNCTION(U1L71, U1L81, U1L91, U1L02);


--X38_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_82_sm1|regoutff
--operation mode is normal

X38_regoutff = AMPP_FUNCTION(clk_i, X38L3, X38L2, Y1_dffs[266], !H1_trig_mod_reset_n, P1L1);


--X28_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_81_sm1|regoutff
--operation mode is normal

X28_regoutff = AMPP_FUNCTION(clk_i, X28L3, X28L2, Y1_dffs[263], !H1_trig_mod_reset_n, P1L1);


--X18_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_80_sm1|regoutff
--operation mode is normal

X18_regoutff = AMPP_FUNCTION(clk_i, X18L3, X18L2, Y1_dffs[260], !H1_trig_mod_reset_n, P1L1);


--X08_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_79_sm1|regoutff
--operation mode is normal

X08_regoutff = AMPP_FUNCTION(clk_i, X08L3, X08L2, Y1_dffs[257], !H1_trig_mod_reset_n, P1L1);


--U1L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1419
--operation mode is normal

U1L12 = AMPP_FUNCTION(X38_regoutff, X28_regoutff, X18_regoutff, X08_regoutff);


--X78_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_86_sm1|regoutff
--operation mode is normal

X78_regoutff = AMPP_FUNCTION(clk_i, X78L3, X78L2, Y1_dffs[278], !H1_trig_mod_reset_n, P1L1);


--X68_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_85_sm1|regoutff
--operation mode is normal

X68_regoutff = AMPP_FUNCTION(clk_i, X68L3, X68L2, Y1_dffs[275], !H1_trig_mod_reset_n, P1L1);


--X58_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_84_sm1|regoutff
--operation mode is normal

X58_regoutff = AMPP_FUNCTION(clk_i, X58L3, X58L2, Y1_dffs[272], !H1_trig_mod_reset_n, P1L1);


--X48_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_83_sm1|regoutff
--operation mode is normal

X48_regoutff = AMPP_FUNCTION(clk_i, X48L3, X48L2, Y1_dffs[269], !H1_trig_mod_reset_n, P1L1);


--U1L22 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1504
--operation mode is normal

U1L22 = AMPP_FUNCTION(X78_regoutff, X68_regoutff, X58_regoutff, X48_regoutff);


--X19_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_90_sm1|regoutff
--operation mode is normal

X19_regoutff = AMPP_FUNCTION(clk_i, X19L3, X19L2, Y1_dffs[290], !H1_trig_mod_reset_n, P1L1);


--X09_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_89_sm1|regoutff
--operation mode is normal

X09_regoutff = AMPP_FUNCTION(clk_i, X09L3, X09L2, Y1_dffs[287], !H1_trig_mod_reset_n, P1L1);


--X98_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_88_sm1|regoutff
--operation mode is normal

X98_regoutff = AMPP_FUNCTION(clk_i, X98L3, X98L2, Y1_dffs[284], !H1_trig_mod_reset_n, P1L1);


--X88_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_87_sm1|regoutff
--operation mode is normal

X88_regoutff = AMPP_FUNCTION(clk_i, X88L3, X88L2, Y1_dffs[281], !H1_trig_mod_reset_n, P1L1);


--U1L32 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1593
--operation mode is normal

U1L32 = AMPP_FUNCTION(X19_regoutff, X09_regoutff, X98_regoutff, X88_regoutff);


--X59_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_94_sm1|regoutff
--operation mode is normal

X59_regoutff = AMPP_FUNCTION(clk_i, X59L3, X59L2, Y1_dffs[302], !H1_trig_mod_reset_n, P1L1);


--X49_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_93_sm1|regoutff
--operation mode is normal

X49_regoutff = AMPP_FUNCTION(clk_i, X49L3, X49L2, Y1_dffs[299], !H1_trig_mod_reset_n, P1L1);


--X39_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_92_sm1|regoutff
--operation mode is normal

X39_regoutff = AMPP_FUNCTION(clk_i, X39L3, X39L2, Y1_dffs[296], !H1_trig_mod_reset_n, P1L1);


--X29_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_91_sm1|regoutff
--operation mode is normal

X29_regoutff = AMPP_FUNCTION(clk_i, X29L3, X29L2, Y1_dffs[293], !H1_trig_mod_reset_n, P1L1);


--U1L42 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1686
--operation mode is normal

U1L42 = AMPP_FUNCTION(X59_regoutff, X49_regoutff, X39_regoutff, X29_regoutff);


--U1L43 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2304
--operation mode is normal

U1L43 = AMPP_FUNCTION(U1L12, U1L22, U1L32, U1L42);


--X99_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_98_sm1|regoutff
--operation mode is normal

X99_regoutff = AMPP_FUNCTION(clk_i, X99L3, X99L2, Y1_dffs[314], !H1_trig_mod_reset_n, P1L1);


--X89_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_97_sm1|regoutff
--operation mode is normal

X89_regoutff = AMPP_FUNCTION(clk_i, X89L3, X89L2, Y1_dffs[311], !H1_trig_mod_reset_n, P1L1);


--X79_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_96_sm1|regoutff
--operation mode is normal

X79_regoutff = AMPP_FUNCTION(clk_i, X79L3, X79L2, Y1_dffs[308], !H1_trig_mod_reset_n, P1L1);


--X69_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_95_sm1|regoutff
--operation mode is normal

X69_regoutff = AMPP_FUNCTION(clk_i, X69L3, X69L2, Y1_dffs[305], !H1_trig_mod_reset_n, P1L1);


--U1L52 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1783
--operation mode is normal

U1L52 = AMPP_FUNCTION(X99_regoutff, X89_regoutff, X79_regoutff, X69_regoutff);


--X301_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_102_sm1|regoutff
--operation mode is normal

X301_regoutff = AMPP_FUNCTION(clk_i, X301L3, X301L2, Y1_dffs[326], !H1_trig_mod_reset_n, P1L1);


--X201_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_101_sm1|regoutff
--operation mode is normal

X201_regoutff = AMPP_FUNCTION(clk_i, X201L3, X201L2, Y1_dffs[323], !H1_trig_mod_reset_n, P1L1);


--X101_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_100_sm1|regoutff
--operation mode is normal

X101_regoutff = AMPP_FUNCTION(clk_i, X101L3, X101L2, Y1_dffs[320], !H1_trig_mod_reset_n, P1L1);


--X001_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_99_sm1|regoutff
--operation mode is normal

X001_regoutff = AMPP_FUNCTION(clk_i, X001L3, X001L2, Y1_dffs[317], !H1_trig_mod_reset_n, P1L1);


--U1L62 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1884
--operation mode is normal

U1L62 = AMPP_FUNCTION(X301_regoutff, X201_regoutff, X101_regoutff, X001_regoutff);


--X701_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_106_sm1|regoutff
--operation mode is normal

X701_regoutff = AMPP_FUNCTION(clk_i, X701L3, X701L2, Y1_dffs[338], !H1_trig_mod_reset_n, P1L1);


--X601_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_105_sm1|regoutff
--operation mode is normal

X601_regoutff = AMPP_FUNCTION(clk_i, X601L3, X601L2, Y1_dffs[335], !H1_trig_mod_reset_n, P1L1);


--X501_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_104_sm1|regoutff
--operation mode is normal

X501_regoutff = AMPP_FUNCTION(clk_i, X501L3, X501L2, Y1_dffs[332], !H1_trig_mod_reset_n, P1L1);


--X401_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_103_sm1|regoutff
--operation mode is normal

X401_regoutff = AMPP_FUNCTION(clk_i, X401L3, X401L2, Y1_dffs[329], !H1_trig_mod_reset_n, P1L1);


--U1L72 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1989
--operation mode is normal

U1L72 = AMPP_FUNCTION(X701_regoutff, X601_regoutff, X501_regoutff, X401_regoutff);


--X901_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_108_sm1|regoutff
--operation mode is normal

X901_regoutff = AMPP_FUNCTION(clk_i, X901L3, X901L2, Y1_dffs[344], !H1_trig_mod_reset_n, P1L1);


--X011_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_109_sm1|regoutff
--operation mode is normal

X011_regoutff = AMPP_FUNCTION(clk_i, X011L3, X011L2, Y1_dffs[347], !H1_trig_mod_reset_n, P1L1);


--X801_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_107_sm1|regoutff
--operation mode is normal

X801_regoutff = AMPP_FUNCTION(clk_i, X801L3, X801L2, Y1_dffs[341], !H1_trig_mod_reset_n, P1L1);


--U1L82 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2098
--operation mode is normal

U1L82 = AMPP_FUNCTION(X901_regoutff, X011_regoutff, X801_regoutff);


--U1L53 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2329
--operation mode is normal

U1L53 = AMPP_FUNCTION(U1L52, U1L62, U1L72, U1L82);


--U1L73 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~2377
--operation mode is normal

U1L73 = AMPP_FUNCTION(U1L33, U1L43, U1L53);


--P1_trigger_happened_ff[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]
--operation mode is normal

P1_trigger_happened_ff[1] = AMPP_FUNCTION(clk_i, U1L33, U1L43, U1L53, U1L63, B1_run_instr_on, !P1_trigger_happened_ff[1]);


--Y1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[2]
--operation mode is normal

Y1_dffs[2]_lut_out = Y1_dffs[3];
Y1_dffs[2] = DFFEA(Y1_dffs[2]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--P1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened[1]~12
--operation mode is normal

P1L2 = AMPP_FUNCTION(P1_trigger_happened_ff[1], Y1_dffs[2]);


--P1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened[1]~17
--operation mode is normal

P1L3 = AMPP_FUNCTION(U1L63, U1L73, P1L2, Y1_dffs[5]);


--Y1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[3]
--operation mode is normal

Y1_dffs[3]_lut_out = Y1_dffs[4];
Y1_dffs[3] = DFFEA(Y1_dffs[3]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[4]
--operation mode is normal

Y1_dffs[4]_lut_out = Y1_dffs[5];
Y1_dffs[4] = DFFEA(Y1_dffs[4]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--S1_edq is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq
--operation mode is normal

S1_edq = AMPP_FUNCTION(clk_i, B1_run_instr_on, R1L1, Y1_dffs[4], S1L4, !B1_reset_all);


--S1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|i~113
--operation mode is normal

S1L4 = AMPP_FUNCTION(Y1_dffs[3], Y1_dffs[4], N2_counter_cell[6], S1_edq);


--R1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|i~97
--operation mode is normal

R1L1 = AMPP_FUNCTION(N2_counter_cell[8], N2_counter_cell[6], N2_counter_cell[7], Y1_dffs[3]);


--S1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|i~105
--operation mode is normal

S1L3 = AMPP_FUNCTION(S1L4, B1_run_instr_on, Y1_dffs[4], R1L1);


--Y1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[6]
--operation mode is normal

Y1_dffs[6]_lut_out = Y1_dffs[7];
Y1_dffs[6] = DFFEA(Y1_dffs[6]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--YB6L5Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[4]~reg0
--operation mode is normal

YB6L5Q = AMPP_FUNCTION(!A1L6, YB6L6Q, F1L41, ZB1_state[4], !F1L61, F1_IRSR_ENA);


--F1L31 is sld_hub:SLD_HUB_INST|IRSR_D[3]~59
--operation mode is normal

F1L31 = AMPP_FUNCTION(YB6L4Q, YB6L8Q, BB8_points[0][3], P1L3);


--AB2L1 is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|declut:decoder|anode[0][1]~48
--operation mode is normal

AB2L1 = F1_jtag_debug_mode_usr0 # F1_jtag_debug_mode_usr1;


--ZB1_reduce_nor_22 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22
--operation mode is normal

ZB1_reduce_nor_22 = AMPP_FUNCTION(ZB1_state[2], ZB1L9, ZB1L8, ZB1_state[1]);


--ZB1L13 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_36~25
--operation mode is normal

ZB1L13 = AMPP_FUNCTION(ZB1_state[12], ZB1_state[8]);


--ZB1L52 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~42
--operation mode is normal

ZB1L52 = AMPP_FUNCTION(ZB1_reduce_nor_22, ZB1L13, ZB1_state[3], ZB1L31);


--ZB1_reduce_nor_50 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_50
--operation mode is normal

ZB1_reduce_nor_50 = AMPP_FUNCTION(ZB1_state[5], ZB1L02, ZB1L3, ZB1_state[15]);


--ZB1_reduce_nor_20 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20
--operation mode is normal

ZB1_reduce_nor_20 = AMPP_FUNCTION(ZB1_state[7], ZB1L3, ZB1L2, ZB1_state[0]);


--BB8_points[0][7] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][7]
--operation mode is normal

BB8_points[0][7]_lut_out = AB2L1 & YB6L3Q & YB6L4Q & YB6L2Q;
BB8_points[0][7] = DFFEA(BB8_points[0][7]_lut_out, !A1L6, !F1L61, , F1L62, , );


--F1L71 is sld_hub:SLD_HUB_INST|i~14
--operation mode is normal

F1L71 = AMPP_FUNCTION(F1_OK_TO_UPDATE_IR_Q, ZB1_state[8], YB1L1Q);


--F1L81 is sld_hub:SLD_HUB_INST|i~15
--operation mode is normal

F1L81 = AMPP_FUNCTION(ZB1_state[4], ZB1_state[8]);


--F1L23 is sld_hub:SLD_HUB_INST|i~608
--operation mode is normal

F1L23 = AMPP_FUNCTION(ZB1_state[12], A1L8, ZB1_state[2]);


--BB8_points[0][1] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][1]
--operation mode is normal

BB8_points[0][1]_lut_out = AB2L2 & YB6L2Q & (F1_jtag_debug_mode_usr0 # F1_jtag_debug_mode_usr1);
BB8_points[0][1] = DFFEA(BB8_points[0][1]_lut_out, !A1L6, !F1L61, , F1L62, , );


--F1L92 is sld_hub:SLD_HUB_INST|i~546
--operation mode is normal

F1L92 = AMPP_FUNCTION(F1_OK_TO_UPDATE_IR_Q, ZB1_state[8]);


--BB8_points[0][2] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][2]
--operation mode is normal

BB8_points[0][2]_lut_out = AB2L1 & YB6L3Q & !YB6L4Q & !YB6L2Q;
BB8_points[0][2] = DFFEA(BB8_points[0][2]_lut_out, !A1L6, !F1L61, , F1L62, , );


--F1L1 is sld_hub:SLD_HUB_INST|BROADCAST_ENA~10
--operation mode is normal

F1L1 = AMPP_FUNCTION(F1L92, YB5L1Q, BB8_points[0][1], BB8_points[0][2]);


--YB3L3Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[2]~reg0
--operation mode is normal

YB3L3Q = AMPP_FUNCTION(!A1L6, YB6L3Q, !F1L61, F1L91);


--F1L6 is sld_hub:SLD_HUB_INST|IRF_ENABLE[1]~4
--operation mode is normal

F1L6 = AMPP_FUNCTION(BB8_points[0][2], YB5L1Q, YB4L1Q, YB1L1Q);


--F1L7 is sld_hub:SLD_HUB_INST|IRF_ENABLE[1]~10
--operation mode is normal

F1L7 = AMPP_FUNCTION(ZB1_state[5], F1L6, F1_OK_TO_UPDATE_IR_Q);


--YB3L2Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[1]~reg0
--operation mode is normal

YB3L2Q = AMPP_FUNCTION(!A1L6, YB6L2Q, !F1L61, F1L91);


--YB3L1Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[0]~reg0
--operation mode is normal

YB3L1Q = AMPP_FUNCTION(!A1L6, YB6L1Q, !F1L61, F1L91);


--G1_WORD_SR[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]
--operation mode is normal

G1_WORD_SR[2] = AMPP_FUNCTION(!A1L3, G1_WORD_SR[3], A1L5, G1L3, !G1_clear_signal, V1L1);


--G1L4 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux_14_rtl_1039_rtl_1047~0
--operation mode is normal

G1L4 = AMPP_FUNCTION(N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3]);


--G1L6 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|reduce_nor_6~6
--operation mode is normal

G1L6 = AMPP_FUNCTION(N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3]);


--G1L7 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~3
--operation mode is normal

G1L7 = AMPP_FUNCTION(F1L22, A1L5, F1_jtag_debug_mode_usr1);


--Y2_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]
--operation mode is normal

Y2_dffs[2]_lut_out = N3_safe_q[1] & (Y2_dffs[3] # A1L5) # !N3_safe_q[1] & Y2_dffs[3] & !A1L5;
Y2_dffs[2] = DFFEA(Y2_dffs[2]_lut_out, !A1L3, !B1_reset_all, , , , );


--G2_WORD_SR[2] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]
--operation mode is normal

G2_WORD_SR[2] = AMPP_FUNCTION(!A1L6, G2_WORD_SR[3], ZB1_state[4], G2L3, N21_safe_q[4], !G2_clear_signal, F1L02);


--G2L3 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|Mux_15_rtl_1067_rtl_1075_rtl_1089~0
--operation mode is normal

G2L3 = AMPP_FUNCTION(N21_safe_q[0], N21_safe_q[1], N21_safe_q[2], N21_safe_q[3]);


--G2L6 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|reduce_nor_6~20
--operation mode is normal

G2L6 = AMPP_FUNCTION(N21_safe_q[0], N21_safe_q[1]);


--G2_reduce_nor_6 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|reduce_nor_6
--operation mode is normal

G2_reduce_nor_6 = AMPP_FUNCTION(G2L6, N21_safe_q[2], N21_safe_q[3], N21_safe_q[4]);


--G2L7 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|word_counter[0]~4
--operation mode is normal

G2L7 = AMPP_FUNCTION(F1_jtag_debug_mode_usr0, ZB1_state[3], ZB1_state[4]);


--F1L01 is sld_hub:SLD_HUB_INST|IRSR_D[2]~114
--operation mode is normal

F1L01 = AMPP_FUNCTION(YB6L3Q, BB8_points[0][3], YB6L8Q, YB6L4Q);


--T1_status_out[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2]
--operation mode is normal

T1_status_out[2] = AMPP_FUNCTION(clk_i, B1_run_instr_on, !B1_reset_all);


--F1L21 is sld_hub:SLD_HUB_INST|IRSR_D[2]~1360
--operation mode is normal

F1L21 = AMPP_FUNCTION(S1_edq, S1L5Q, B1_run_instr_on, J1_is_max_write_address_ff);


--F1L11 is sld_hub:SLD_HUB_INST|IRSR_D[2]~115
--operation mode is normal

F1L11 = AMPP_FUNCTION(F1L4, T1_status_out[2], F1L21, Y1_dffs[5]);


--ZB1L42 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~23
--operation mode is normal

ZB1L42 = AMPP_FUNCTION(ZB1L4, ZB1L2, ZB1_state[7], ZB1_state[0]);


--ZB1L33 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_38~17
--operation mode is normal

ZB1L33 = AMPP_FUNCTION(ZB1_state[6], ZB1_state[9]);


--ZB1L84 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|Select_89_rtl_1061~11
--operation mode is normal

ZB1L84 = AMPP_FUNCTION(ZB1L42, ZB1L33, ZB1_reduce_nor_20, A1L8);


--ZB1L93 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~38
--operation mode is normal

ZB1L93 = AMPP_FUNCTION(ZB1L12, ZB1L5, ZB1L2, ZB1_state[10]);


--ZB1_reduce_nor_48 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_48
--operation mode is normal

ZB1_reduce_nor_48 = AMPP_FUNCTION(ZB1_state[11], ZB1_state[13], ZB1L93, ZB1_state[14]);


--ZB1L63 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_40~25
--operation mode is normal

ZB1L63 = AMPP_FUNCTION(ZB1_state[11], ZB1_state[13], ZB1_state[14], ZB1_state[10]);


--ZB1_reduce_nor_40 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_40
--operation mode is normal

ZB1_reduce_nor_40 = AMPP_FUNCTION(ZB1L63, ZB1L12, ZB1L5, ZB1L2);


--ZB1L04 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~47
--operation mode is normal

ZB1L04 = AMPP_FUNCTION(ZB1_state[13], ZB1_state[11]);


--ZB1L83 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~37
--operation mode is normal

ZB1L83 = AMPP_FUNCTION(ZB1_reduce_nor_40, ZB1L04, ZB1_state[14], ZB1L93);


--ZB1_reduce_nor_46 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_46
--operation mode is normal

ZB1_reduce_nor_46 = AMPP_FUNCTION(ZB1_state[11], ZB1_state[14], ZB1L93, ZB1_state[13]);


--ZB1_reduce_nor_44 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_44
--operation mode is normal

ZB1_reduce_nor_44 = AMPP_FUNCTION(ZB1_state[3], ZB1_state[8], ZB1L31, ZB1_state[12]);


--ZB1L92 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~78
--operation mode is normal

ZB1L92 = AMPP_FUNCTION(ZB1_reduce_nor_48, ZB1L83, ZB1_reduce_nor_46, ZB1_reduce_nor_44);


--ZB1L61 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~45
--operation mode is normal

ZB1L61 = AMPP_FUNCTION(ZB1_state[12], ZB1_state[8], ZB1_state[3]);


--ZB1L32 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~20
--operation mode is normal

ZB1L32 = AMPP_FUNCTION(ZB1_reduce_nor_28, ZB1_reduce_nor_34, ZB1L61, ZB1L31);


--ZB1L82 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~76
--operation mode is normal

ZB1L82 = AMPP_FUNCTION(ZB1L52, ZB1_reduce_nor_50, ZB1L32, ZB1_reduce_nor_20);


--ZB1L62 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~51
--operation mode is normal

ZB1L62 = AMPP_FUNCTION(ZB1_state[9], ZB1_state[6]);


--ZB1_reduce_nor_32 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32
--operation mode is normal

ZB1_reduce_nor_32 = AMPP_FUNCTION(ZB1L62, ZB1L12, ZB1L4, ZB1L2);


--ZB1_reduce_nor_24 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_24
--operation mode is normal

ZB1_reduce_nor_24 = AMPP_FUNCTION(ZB1_state[1], ZB1L9, ZB1L8, ZB1_state[2]);


--ZB1_reduce_nor_38 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_38
--operation mode is normal

ZB1_reduce_nor_38 = AMPP_FUNCTION(ZB1L33, ZB1L12, ZB1L4, ZB1L2);


--ZB1L72 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~67
--operation mode is normal

ZB1L72 = AMPP_FUNCTION(ZB1_reduce_nor_30, ZB1_reduce_nor_32, ZB1_reduce_nor_24, ZB1_reduce_nor_38);


--ZB1L53 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_40~17
--operation mode is normal

ZB1L53 = AMPP_FUNCTION(ZB1L21, ZB1L12, ZB1L6, ZB1_state[2]);


--ZB1L73 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~36
--operation mode is normal

ZB1L73 = AMPP_FUNCTION(ZB1L5, ZB1L53, ZB1_state[14], ZB1_state[10]);


--ZB1L54 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_48~41
--operation mode is normal

ZB1L54 = AMPP_FUNCTION(ZB1_state[11], ZB1_state[13], ZB1_state[14]);


--ZB1L74 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_50~28
--operation mode is normal

ZB1L74 = AMPP_FUNCTION(ZB1_state[5], ZB1L4, ZB1L5, ZB1_state[15]);


--ZB1L34 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_46~24
--operation mode is normal

ZB1L34 = AMPP_FUNCTION(ZB1_state[11], ZB1_state[13]);


--Y1_dffs[25] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[25]
--operation mode is normal

Y1_dffs[25]_lut_out = Y1_dffs[26];
Y1_dffs[25] = DFFEA(Y1_dffs[25]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[24] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[24]
--operation mode is normal

Y1_dffs[24]_lut_out = Y1_dffs[25];
Y1_dffs[24] = DFFEA(Y1_dffs[24]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X3_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|holdff
--operation mode is normal

X3_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[2], VCC);


--B1_acq_trigger_in_reg[2] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]
--operation mode is normal

B1_acq_trigger_in_reg[2] = AMPP_FUNCTION(clk_i, A1L88, VCC);


--X3L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|p_match_out~148
--operation mode is normal

X3L3 = AMPP_FUNCTION(Y1_dffs[25], Y1_dffs[24], X3_holdff, B1_acq_trigger_in_reg[2]);


--X3L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|p_match_out~104
--operation mode is normal

X3L2 = AMPP_FUNCTION(Y1_dffs[25], Y1_dffs[24], B1_acq_trigger_in_reg[2]);


--Y1_dffs[26] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[26]
--operation mode is normal

Y1_dffs[26]_lut_out = Y1_dffs[27];
Y1_dffs[26] = DFFEA(Y1_dffs[26]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--H1_trig_mod_reset_n is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trig_mod_reset_n
--operation mode is normal

H1_trig_mod_reset_n = AMPP_FUNCTION(B1_reset_instr_on, ZB1_state[1], YB7L1Q, B1_run_instr_on);


--P1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i~4
--operation mode is normal

P1L1 = AMPP_FUNCTION(J1_is_max_write_address_ff, Y1_dffs[5]);


--Y1_dffs[22] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[22]
--operation mode is normal

Y1_dffs[22]_lut_out = Y1_dffs[23];
Y1_dffs[22] = DFFEA(Y1_dffs[22]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[21] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[21]
--operation mode is normal

Y1_dffs[21]_lut_out = Y1_dffs[22];
Y1_dffs[21] = DFFEA(Y1_dffs[21]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X2_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|holdff
--operation mode is normal

X2_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[1], VCC);


--B1_acq_trigger_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]
--operation mode is normal

B1_acq_trigger_in_reg[1] = AMPP_FUNCTION(clk_i, A1L29, VCC);


--X2L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|p_match_out~148
--operation mode is normal

X2L3 = AMPP_FUNCTION(Y1_dffs[22], Y1_dffs[21], X2_holdff, B1_acq_trigger_in_reg[1]);


--X2L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|p_match_out~104
--operation mode is normal

X2L2 = AMPP_FUNCTION(Y1_dffs[22], Y1_dffs[21], B1_acq_trigger_in_reg[1]);


--Y1_dffs[23] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[23]
--operation mode is normal

Y1_dffs[23]_lut_out = Y1_dffs[24];
Y1_dffs[23] = DFFEA(Y1_dffs[23]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[19] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[19]
--operation mode is normal

Y1_dffs[19]_lut_out = Y1_dffs[20];
Y1_dffs[19] = DFFEA(Y1_dffs[19]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[18] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[18]
--operation mode is normal

Y1_dffs[18]_lut_out = Y1_dffs[19];
Y1_dffs[18] = DFFEA(Y1_dffs[18]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X1_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|holdff
--operation mode is normal

X1_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[0], VCC);


--B1_acq_trigger_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]
--operation mode is normal

B1_acq_trigger_in_reg[0] = AMPP_FUNCTION(clk_i, XB1__clk0, VCC);


--X1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|p_match_out~148
--operation mode is normal

X1L3 = AMPP_FUNCTION(Y1_dffs[19], Y1_dffs[18], X1_holdff, B1_acq_trigger_in_reg[0]);


--X1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|p_match_out~104
--operation mode is normal

X1L2 = AMPP_FUNCTION(Y1_dffs[19], Y1_dffs[18], B1_acq_trigger_in_reg[0]);


--Y1_dffs[20] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[20]
--operation mode is normal

Y1_dffs[20]_lut_out = Y1_dffs[21];
Y1_dffs[20] = DFFEA(Y1_dffs[20]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[349] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[349]
--operation mode is normal

Y1_dffs[349]_lut_out = Y1_dffs[350];
Y1_dffs[349] = DFFEA(Y1_dffs[349]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[348] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[348]
--operation mode is normal

Y1_dffs[348]_lut_out = Y1_dffs[349];
Y1_dffs[348] = DFFEA(Y1_dffs[348]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X111_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_110_sm1|holdff
--operation mode is normal

X111_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[110], VCC);


--B1_acq_trigger_in_reg[110] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[110]
--operation mode is normal

B1_acq_trigger_in_reg[110] = AMPP_FUNCTION(clk_i, A1L91Q, VCC);


--X111L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_110_sm1|p_match_out~155
--operation mode is normal

X111L4 = AMPP_FUNCTION(Y1_dffs[349], Y1_dffs[348], X111_holdff, B1_acq_trigger_in_reg[110]);


--X111L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_110_sm1|p_match_out~144
--operation mode is normal

X111L3 = AMPP_FUNCTION(Y1_dffs[349], Y1_dffs[348], B1_acq_trigger_in_reg[110]);


--Y1_dffs[350] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[350]
--operation mode is normal

Y1_dffs[350]_lut_out = !altera_internal_jtag;
Y1_dffs[350] = DFFEA(Y1_dffs[350]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[37] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[37]
--operation mode is normal

Y1_dffs[37]_lut_out = Y1_dffs[38];
Y1_dffs[37] = DFFEA(Y1_dffs[37]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[36] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[36]
--operation mode is normal

Y1_dffs[36]_lut_out = Y1_dffs[37];
Y1_dffs[36] = DFFEA(Y1_dffs[36]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X7_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|holdff
--operation mode is normal

X7_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[6], VCC);


--B1_acq_trigger_in_reg[6] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]
--operation mode is normal

B1_acq_trigger_in_reg[6] = AMPP_FUNCTION(clk_i, A1L77, VCC);


--X7L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|p_match_out~148
--operation mode is normal

X7L3 = AMPP_FUNCTION(Y1_dffs[37], Y1_dffs[36], X7_holdff, B1_acq_trigger_in_reg[6]);


--X7L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|p_match_out~104
--operation mode is normal

X7L2 = AMPP_FUNCTION(Y1_dffs[37], Y1_dffs[36], B1_acq_trigger_in_reg[6]);


--Y1_dffs[38] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[38]
--operation mode is normal

Y1_dffs[38]_lut_out = Y1_dffs[39];
Y1_dffs[38] = DFFEA(Y1_dffs[38]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[34] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[34]
--operation mode is normal

Y1_dffs[34]_lut_out = Y1_dffs[35];
Y1_dffs[34] = DFFEA(Y1_dffs[34]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[33] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[33]
--operation mode is normal

Y1_dffs[33]_lut_out = Y1_dffs[34];
Y1_dffs[33] = DFFEA(Y1_dffs[33]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X6_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|holdff
--operation mode is normal

X6_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[5], VCC);


--B1_acq_trigger_in_reg[5] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]
--operation mode is normal

B1_acq_trigger_in_reg[5] = AMPP_FUNCTION(clk_i, A1L97, VCC);


--X6L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|p_match_out~148
--operation mode is normal

X6L3 = AMPP_FUNCTION(Y1_dffs[34], Y1_dffs[33], X6_holdff, B1_acq_trigger_in_reg[5]);


--X6L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|p_match_out~104
--operation mode is normal

X6L2 = AMPP_FUNCTION(Y1_dffs[34], Y1_dffs[33], B1_acq_trigger_in_reg[5]);


--Y1_dffs[35] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[35]
--operation mode is normal

Y1_dffs[35]_lut_out = Y1_dffs[36];
Y1_dffs[35] = DFFEA(Y1_dffs[35]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[31] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[31]
--operation mode is normal

Y1_dffs[31]_lut_out = Y1_dffs[32];
Y1_dffs[31] = DFFEA(Y1_dffs[31]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[30] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[30]
--operation mode is normal

Y1_dffs[30]_lut_out = Y1_dffs[31];
Y1_dffs[30] = DFFEA(Y1_dffs[30]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X5_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|holdff
--operation mode is normal

X5_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[4], VCC);


--B1_acq_trigger_in_reg[4] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]
--operation mode is normal

B1_acq_trigger_in_reg[4] = AMPP_FUNCTION(clk_i, A1L38, VCC);


--X5L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|p_match_out~148
--operation mode is normal

X5L3 = AMPP_FUNCTION(Y1_dffs[31], Y1_dffs[30], X5_holdff, B1_acq_trigger_in_reg[4]);


--X5L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|p_match_out~104
--operation mode is normal

X5L2 = AMPP_FUNCTION(Y1_dffs[31], Y1_dffs[30], B1_acq_trigger_in_reg[4]);


--Y1_dffs[32] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[32]
--operation mode is normal

Y1_dffs[32]_lut_out = Y1_dffs[33];
Y1_dffs[32] = DFFEA(Y1_dffs[32]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[28] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[28]
--operation mode is normal

Y1_dffs[28]_lut_out = Y1_dffs[29];
Y1_dffs[28] = DFFEA(Y1_dffs[28]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[27] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[27]
--operation mode is normal

Y1_dffs[27]_lut_out = Y1_dffs[28];
Y1_dffs[27] = DFFEA(Y1_dffs[27]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X4_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|holdff
--operation mode is normal

X4_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[3], VCC);


--B1_acq_trigger_in_reg[3] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]
--operation mode is normal

B1_acq_trigger_in_reg[3] = AMPP_FUNCTION(clk_i, A1L68, VCC);


--X4L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|p_match_out~148
--operation mode is normal

X4L3 = AMPP_FUNCTION(Y1_dffs[28], Y1_dffs[27], X4_holdff, B1_acq_trigger_in_reg[3]);


--X4L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|p_match_out~104
--operation mode is normal

X4L2 = AMPP_FUNCTION(Y1_dffs[28], Y1_dffs[27], B1_acq_trigger_in_reg[3]);


--Y1_dffs[29] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[29]
--operation mode is normal

Y1_dffs[29]_lut_out = Y1_dffs[30];
Y1_dffs[29] = DFFEA(Y1_dffs[29]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[49] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[49]
--operation mode is normal

Y1_dffs[49]_lut_out = Y1_dffs[50];
Y1_dffs[49] = DFFEA(Y1_dffs[49]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[48] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[48]
--operation mode is normal

Y1_dffs[48]_lut_out = Y1_dffs[49];
Y1_dffs[48] = DFFEA(Y1_dffs[48]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X11_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|holdff
--operation mode is normal

X11_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[10], VCC);


--B1_acq_trigger_in_reg[10] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]
--operation mode is normal

B1_acq_trigger_in_reg[10] = AMPP_FUNCTION(clk_i, NB1_b_full, VCC);


--X11L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|p_match_out~148
--operation mode is normal

X11L3 = AMPP_FUNCTION(Y1_dffs[49], Y1_dffs[48], X11_holdff, B1_acq_trigger_in_reg[10]);


--X11L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|p_match_out~104
--operation mode is normal

X11L2 = AMPP_FUNCTION(Y1_dffs[49], Y1_dffs[48], B1_acq_trigger_in_reg[10]);


--Y1_dffs[50] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[50]
--operation mode is normal

Y1_dffs[50]_lut_out = Y1_dffs[51];
Y1_dffs[50] = DFFEA(Y1_dffs[50]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[46] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[46]
--operation mode is normal

Y1_dffs[46]_lut_out = Y1_dffs[47];
Y1_dffs[46] = DFFEA(Y1_dffs[46]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[45] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[45]
--operation mode is normal

Y1_dffs[45]_lut_out = Y1_dffs[46];
Y1_dffs[45] = DFFEA(Y1_dffs[45]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X01_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|holdff
--operation mode is normal

X01_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[9], VCC);


--B1_acq_trigger_in_reg[9] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]
--operation mode is normal

B1_acq_trigger_in_reg[9] = AMPP_FUNCTION(clk_i, MB1_b_non_empty, VCC);


--X01L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|p_match_out~148
--operation mode is normal

X01L3 = AMPP_FUNCTION(Y1_dffs[46], Y1_dffs[45], X01_holdff, B1_acq_trigger_in_reg[9]);


--X01L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|p_match_out~104
--operation mode is normal

X01L2 = AMPP_FUNCTION(Y1_dffs[46], Y1_dffs[45], B1_acq_trigger_in_reg[9]);


--Y1_dffs[47] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[47]
--operation mode is normal

Y1_dffs[47]_lut_out = Y1_dffs[48];
Y1_dffs[47] = DFFEA(Y1_dffs[47]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[43] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[43]
--operation mode is normal

Y1_dffs[43]_lut_out = Y1_dffs[44];
Y1_dffs[43] = DFFEA(Y1_dffs[43]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[42] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[42]
--operation mode is normal

Y1_dffs[42]_lut_out = Y1_dffs[43];
Y1_dffs[42] = DFFEA(Y1_dffs[42]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X9_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|holdff
--operation mode is normal

X9_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[8], VCC);


--B1_acq_trigger_in_reg[8] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]
--operation mode is normal

B1_acq_trigger_in_reg[8] = AMPP_FUNCTION(clk_i, A1L37, VCC);


--X9L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|p_match_out~148
--operation mode is normal

X9L3 = AMPP_FUNCTION(Y1_dffs[43], Y1_dffs[42], X9_holdff, B1_acq_trigger_in_reg[8]);


--X9L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|p_match_out~104
--operation mode is normal

X9L2 = AMPP_FUNCTION(Y1_dffs[43], Y1_dffs[42], B1_acq_trigger_in_reg[8]);


--Y1_dffs[44] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[44]
--operation mode is normal

Y1_dffs[44]_lut_out = Y1_dffs[45];
Y1_dffs[44] = DFFEA(Y1_dffs[44]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[40] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[40]
--operation mode is normal

Y1_dffs[40]_lut_out = Y1_dffs[41];
Y1_dffs[40] = DFFEA(Y1_dffs[40]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[39] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[39]
--operation mode is normal

Y1_dffs[39]_lut_out = Y1_dffs[40];
Y1_dffs[39] = DFFEA(Y1_dffs[39]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X8_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|holdff
--operation mode is normal

X8_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[7], VCC);


--B1_acq_trigger_in_reg[7] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]
--operation mode is normal

B1_acq_trigger_in_reg[7] = AMPP_FUNCTION(clk_i, A1L57, VCC);


--X8L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|p_match_out~148
--operation mode is normal

X8L3 = AMPP_FUNCTION(Y1_dffs[40], Y1_dffs[39], X8_holdff, B1_acq_trigger_in_reg[7]);


--X8L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|p_match_out~104
--operation mode is normal

X8L2 = AMPP_FUNCTION(Y1_dffs[40], Y1_dffs[39], B1_acq_trigger_in_reg[7]);


--Y1_dffs[41] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[41]
--operation mode is normal

Y1_dffs[41]_lut_out = Y1_dffs[42];
Y1_dffs[41] = DFFEA(Y1_dffs[41]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[61] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[61]
--operation mode is normal

Y1_dffs[61]_lut_out = Y1_dffs[62];
Y1_dffs[61] = DFFEA(Y1_dffs[61]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[60] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[60]
--operation mode is normal

Y1_dffs[60]_lut_out = Y1_dffs[61];
Y1_dffs[60] = DFFEA(Y1_dffs[60]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X51_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|holdff
--operation mode is normal

X51_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[14], VCC);


--B1_acq_trigger_in_reg[14] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]
--operation mode is normal

B1_acq_trigger_in_reg[14] = AMPP_FUNCTION(clk_i, WB1_q_b[1], VCC);


--X51L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|p_match_out~148
--operation mode is normal

X51L3 = AMPP_FUNCTION(Y1_dffs[61], Y1_dffs[60], X51_holdff, B1_acq_trigger_in_reg[14]);


--X51L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|p_match_out~104
--operation mode is normal

X51L2 = AMPP_FUNCTION(Y1_dffs[61], Y1_dffs[60], B1_acq_trigger_in_reg[14]);


--Y1_dffs[62] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[62]
--operation mode is normal

Y1_dffs[62]_lut_out = Y1_dffs[63];
Y1_dffs[62] = DFFEA(Y1_dffs[62]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[58] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[58]
--operation mode is normal

Y1_dffs[58]_lut_out = Y1_dffs[59];
Y1_dffs[58] = DFFEA(Y1_dffs[58]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[57] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[57]
--operation mode is normal

Y1_dffs[57]_lut_out = Y1_dffs[58];
Y1_dffs[57] = DFFEA(Y1_dffs[57]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X41_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|holdff
--operation mode is normal

X41_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[13], VCC);


--B1_acq_trigger_in_reg[13] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]
--operation mode is normal

B1_acq_trigger_in_reg[13] = AMPP_FUNCTION(clk_i, WB1_q_b[0], VCC);


--X41L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|p_match_out~148
--operation mode is normal

X41L3 = AMPP_FUNCTION(Y1_dffs[58], Y1_dffs[57], X41_holdff, B1_acq_trigger_in_reg[13]);


--X41L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|p_match_out~104
--operation mode is normal

X41L2 = AMPP_FUNCTION(Y1_dffs[58], Y1_dffs[57], B1_acq_trigger_in_reg[13]);


--Y1_dffs[59] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[59]
--operation mode is normal

Y1_dffs[59]_lut_out = Y1_dffs[60];
Y1_dffs[59] = DFFEA(Y1_dffs[59]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[55] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[55]
--operation mode is normal

Y1_dffs[55]_lut_out = Y1_dffs[56];
Y1_dffs[55] = DFFEA(Y1_dffs[55]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[54] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[54]
--operation mode is normal

Y1_dffs[54]_lut_out = Y1_dffs[55];
Y1_dffs[54] = DFFEA(Y1_dffs[54]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X31L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|p_match_out~129
--operation mode is normal

X31L2 = AMPP_FUNCTION(Y1_dffs[55], Y1_dffs[54], B1_acq_trigger_in_reg[110], X111_holdff);


--X31L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|p_match_out~118
--operation mode is normal

X31L1 = AMPP_FUNCTION(Y1_dffs[54], Y1_dffs[55], B1_acq_trigger_in_reg[110]);


--Y1_dffs[56] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[56]
--operation mode is normal

Y1_dffs[56]_lut_out = Y1_dffs[57];
Y1_dffs[56] = DFFEA(Y1_dffs[56]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[52] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[52]
--operation mode is normal

Y1_dffs[52]_lut_out = Y1_dffs[53];
Y1_dffs[52] = DFFEA(Y1_dffs[52]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[51] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[51]
--operation mode is normal

Y1_dffs[51]_lut_out = Y1_dffs[52];
Y1_dffs[51] = DFFEA(Y1_dffs[51]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X21_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|holdff
--operation mode is normal

X21_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[11], VCC);


--B1_acq_trigger_in_reg[11] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]
--operation mode is normal

B1_acq_trigger_in_reg[11] = AMPP_FUNCTION(clk_i, HB1L1952, VCC);


--X21L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|p_match_out~148
--operation mode is normal

X21L3 = AMPP_FUNCTION(Y1_dffs[52], Y1_dffs[51], X21_holdff, B1_acq_trigger_in_reg[11]);


--X21L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|p_match_out~104
--operation mode is normal

X21L2 = AMPP_FUNCTION(Y1_dffs[52], Y1_dffs[51], B1_acq_trigger_in_reg[11]);


--Y1_dffs[53] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[53]
--operation mode is normal

Y1_dffs[53]_lut_out = Y1_dffs[54];
Y1_dffs[53] = DFFEA(Y1_dffs[53]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[73] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[73]
--operation mode is normal

Y1_dffs[73]_lut_out = Y1_dffs[74];
Y1_dffs[73] = DFFEA(Y1_dffs[73]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[72] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[72]
--operation mode is normal

Y1_dffs[72]_lut_out = Y1_dffs[73];
Y1_dffs[72] = DFFEA(Y1_dffs[72]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X91_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|holdff
--operation mode is normal

X91_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[18], VCC);


--B1_acq_trigger_in_reg[18] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]
--operation mode is normal

B1_acq_trigger_in_reg[18] = AMPP_FUNCTION(clk_i, WB1_q_b[5], VCC);


--X91L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|p_match_out~148
--operation mode is normal

X91L3 = AMPP_FUNCTION(Y1_dffs[73], Y1_dffs[72], X91_holdff, B1_acq_trigger_in_reg[18]);


--X91L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|p_match_out~104
--operation mode is normal

X91L2 = AMPP_FUNCTION(Y1_dffs[73], Y1_dffs[72], B1_acq_trigger_in_reg[18]);


--Y1_dffs[74] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[74]
--operation mode is normal

Y1_dffs[74]_lut_out = Y1_dffs[75];
Y1_dffs[74] = DFFEA(Y1_dffs[74]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[70] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[70]
--operation mode is normal

Y1_dffs[70]_lut_out = Y1_dffs[71];
Y1_dffs[70] = DFFEA(Y1_dffs[70]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[69] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[69]
--operation mode is normal

Y1_dffs[69]_lut_out = Y1_dffs[70];
Y1_dffs[69] = DFFEA(Y1_dffs[69]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X81_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|holdff
--operation mode is normal

X81_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[17], VCC);


--B1_acq_trigger_in_reg[17] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]
--operation mode is normal

B1_acq_trigger_in_reg[17] = AMPP_FUNCTION(clk_i, WB1_q_b[4], VCC);


--X81L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|p_match_out~148
--operation mode is normal

X81L3 = AMPP_FUNCTION(Y1_dffs[70], Y1_dffs[69], X81_holdff, B1_acq_trigger_in_reg[17]);


--X81L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|p_match_out~104
--operation mode is normal

X81L2 = AMPP_FUNCTION(Y1_dffs[70], Y1_dffs[69], B1_acq_trigger_in_reg[17]);


--Y1_dffs[71] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[71]
--operation mode is normal

Y1_dffs[71]_lut_out = Y1_dffs[72];
Y1_dffs[71] = DFFEA(Y1_dffs[71]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[67] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[67]
--operation mode is normal

Y1_dffs[67]_lut_out = Y1_dffs[68];
Y1_dffs[67] = DFFEA(Y1_dffs[67]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[66] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[66]
--operation mode is normal

Y1_dffs[66]_lut_out = Y1_dffs[67];
Y1_dffs[66] = DFFEA(Y1_dffs[66]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X71_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|holdff
--operation mode is normal

X71_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[16], VCC);


--B1_acq_trigger_in_reg[16] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]
--operation mode is normal

B1_acq_trigger_in_reg[16] = AMPP_FUNCTION(clk_i, WB1_q_b[3], VCC);


--X71L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|p_match_out~148
--operation mode is normal

X71L3 = AMPP_FUNCTION(Y1_dffs[67], Y1_dffs[66], X71_holdff, B1_acq_trigger_in_reg[16]);


--X71L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|p_match_out~104
--operation mode is normal

X71L2 = AMPP_FUNCTION(Y1_dffs[67], Y1_dffs[66], B1_acq_trigger_in_reg[16]);


--Y1_dffs[68] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[68]
--operation mode is normal

Y1_dffs[68]_lut_out = Y1_dffs[69];
Y1_dffs[68] = DFFEA(Y1_dffs[68]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[64] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[64]
--operation mode is normal

Y1_dffs[64]_lut_out = Y1_dffs[65];
Y1_dffs[64] = DFFEA(Y1_dffs[64]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[63] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[63]
--operation mode is normal

Y1_dffs[63]_lut_out = Y1_dffs[64];
Y1_dffs[63] = DFFEA(Y1_dffs[63]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X61_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|holdff
--operation mode is normal

X61_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[15], VCC);


--B1_acq_trigger_in_reg[15] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]
--operation mode is normal

B1_acq_trigger_in_reg[15] = AMPP_FUNCTION(clk_i, WB1_q_b[2], VCC);


--X61L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|p_match_out~148
--operation mode is normal

X61L3 = AMPP_FUNCTION(Y1_dffs[64], Y1_dffs[63], X61_holdff, B1_acq_trigger_in_reg[15]);


--X61L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|p_match_out~104
--operation mode is normal

X61L2 = AMPP_FUNCTION(Y1_dffs[64], Y1_dffs[63], B1_acq_trigger_in_reg[15]);


--Y1_dffs[65] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[65]
--operation mode is normal

Y1_dffs[65]_lut_out = Y1_dffs[66];
Y1_dffs[65] = DFFEA(Y1_dffs[65]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[85] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[85]
--operation mode is normal

Y1_dffs[85]_lut_out = Y1_dffs[86];
Y1_dffs[85] = DFFEA(Y1_dffs[85]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[84] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[84]
--operation mode is normal

Y1_dffs[84]_lut_out = Y1_dffs[85];
Y1_dffs[84] = DFFEA(Y1_dffs[84]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X32_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|holdff
--operation mode is normal

X32_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[22], VCC);


--B1_acq_trigger_in_reg[22] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]
--operation mode is normal

B1_acq_trigger_in_reg[22] = AMPP_FUNCTION(clk_i, HB1_card_id[10], VCC);


--X32L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|p_match_out~148
--operation mode is normal

X32L3 = AMPP_FUNCTION(Y1_dffs[85], Y1_dffs[84], X32_holdff, B1_acq_trigger_in_reg[22]);


--X32L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|p_match_out~104
--operation mode is normal

X32L2 = AMPP_FUNCTION(Y1_dffs[85], Y1_dffs[84], B1_acq_trigger_in_reg[22]);


--Y1_dffs[86] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[86]
--operation mode is normal

Y1_dffs[86]_lut_out = Y1_dffs[87];
Y1_dffs[86] = DFFEA(Y1_dffs[86]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[82] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[82]
--operation mode is normal

Y1_dffs[82]_lut_out = Y1_dffs[83];
Y1_dffs[82] = DFFEA(Y1_dffs[82]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[81] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[81]
--operation mode is normal

Y1_dffs[81]_lut_out = Y1_dffs[82];
Y1_dffs[81] = DFFEA(Y1_dffs[81]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X22_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|holdff
--operation mode is normal

X22_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[21], VCC);


--B1_acq_trigger_in_reg[21] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]
--operation mode is normal

B1_acq_trigger_in_reg[21] = AMPP_FUNCTION(clk_i, HB1_card_id[0], VCC);


--X22L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|p_match_out~148
--operation mode is normal

X22L3 = AMPP_FUNCTION(Y1_dffs[82], Y1_dffs[81], X22_holdff, B1_acq_trigger_in_reg[21]);


--X22L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|p_match_out~104
--operation mode is normal

X22L2 = AMPP_FUNCTION(Y1_dffs[82], Y1_dffs[81], B1_acq_trigger_in_reg[21]);


--Y1_dffs[83] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[83]
--operation mode is normal

Y1_dffs[83]_lut_out = Y1_dffs[84];
Y1_dffs[83] = DFFEA(Y1_dffs[83]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[79] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[79]
--operation mode is normal

Y1_dffs[79]_lut_out = Y1_dffs[80];
Y1_dffs[79] = DFFEA(Y1_dffs[79]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[78] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[78]
--operation mode is normal

Y1_dffs[78]_lut_out = Y1_dffs[79];
Y1_dffs[78] = DFFEA(Y1_dffs[78]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X12_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|holdff
--operation mode is normal

X12_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[20], VCC);


--B1_acq_trigger_in_reg[20] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]
--operation mode is normal

B1_acq_trigger_in_reg[20] = AMPP_FUNCTION(clk_i, WB1_q_b[7], VCC);


--X12L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|p_match_out~148
--operation mode is normal

X12L3 = AMPP_FUNCTION(Y1_dffs[79], Y1_dffs[78], X12_holdff, B1_acq_trigger_in_reg[20]);


--X12L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|p_match_out~104
--operation mode is normal

X12L2 = AMPP_FUNCTION(Y1_dffs[79], Y1_dffs[78], B1_acq_trigger_in_reg[20]);


--Y1_dffs[80] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[80]
--operation mode is normal

Y1_dffs[80]_lut_out = Y1_dffs[81];
Y1_dffs[80] = DFFEA(Y1_dffs[80]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[76] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[76]
--operation mode is normal

Y1_dffs[76]_lut_out = Y1_dffs[77];
Y1_dffs[76] = DFFEA(Y1_dffs[76]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[75] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[75]
--operation mode is normal

Y1_dffs[75]_lut_out = Y1_dffs[76];
Y1_dffs[75] = DFFEA(Y1_dffs[75]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X02_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|holdff
--operation mode is normal

X02_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[19], VCC);


--B1_acq_trigger_in_reg[19] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]
--operation mode is normal

B1_acq_trigger_in_reg[19] = AMPP_FUNCTION(clk_i, WB1_q_b[6], VCC);


--X02L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|p_match_out~148
--operation mode is normal

X02L3 = AMPP_FUNCTION(Y1_dffs[76], Y1_dffs[75], X02_holdff, B1_acq_trigger_in_reg[19]);


--X02L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|p_match_out~104
--operation mode is normal

X02L2 = AMPP_FUNCTION(Y1_dffs[76], Y1_dffs[75], B1_acq_trigger_in_reg[19]);


--Y1_dffs[77] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[77]
--operation mode is normal

Y1_dffs[77]_lut_out = Y1_dffs[78];
Y1_dffs[77] = DFFEA(Y1_dffs[77]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[97] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[97]
--operation mode is normal

Y1_dffs[97]_lut_out = Y1_dffs[98];
Y1_dffs[97] = DFFEA(Y1_dffs[97]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[96] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[96]
--operation mode is normal

Y1_dffs[96]_lut_out = Y1_dffs[97];
Y1_dffs[96] = DFFEA(Y1_dffs[96]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X72_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|holdff
--operation mode is normal

X72_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[26], VCC);


--B1_acq_trigger_in_reg[26] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]
--operation mode is normal

B1_acq_trigger_in_reg[26] = AMPP_FUNCTION(clk_i, HB1_card_id[14], VCC);


--X72L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|p_match_out~148
--operation mode is normal

X72L3 = AMPP_FUNCTION(Y1_dffs[97], Y1_dffs[96], X72_holdff, B1_acq_trigger_in_reg[26]);


--X72L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|p_match_out~104
--operation mode is normal

X72L2 = AMPP_FUNCTION(Y1_dffs[97], Y1_dffs[96], B1_acq_trigger_in_reg[26]);


--Y1_dffs[98] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[98]
--operation mode is normal

Y1_dffs[98]_lut_out = Y1_dffs[99];
Y1_dffs[98] = DFFEA(Y1_dffs[98]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[94] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[94]
--operation mode is normal

Y1_dffs[94]_lut_out = Y1_dffs[95];
Y1_dffs[94] = DFFEA(Y1_dffs[94]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[93] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[93]
--operation mode is normal

Y1_dffs[93]_lut_out = Y1_dffs[94];
Y1_dffs[93] = DFFEA(Y1_dffs[93]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X62_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|holdff
--operation mode is normal

X62_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[25], VCC);


--B1_acq_trigger_in_reg[25] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]
--operation mode is normal

B1_acq_trigger_in_reg[25] = AMPP_FUNCTION(clk_i, HB1_card_id[13], VCC);


--X62L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|p_match_out~148
--operation mode is normal

X62L3 = AMPP_FUNCTION(Y1_dffs[94], Y1_dffs[93], X62_holdff, B1_acq_trigger_in_reg[25]);


--X62L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|p_match_out~104
--operation mode is normal

X62L2 = AMPP_FUNCTION(Y1_dffs[94], Y1_dffs[93], B1_acq_trigger_in_reg[25]);


--Y1_dffs[95] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[95]
--operation mode is normal

Y1_dffs[95]_lut_out = Y1_dffs[96];
Y1_dffs[95] = DFFEA(Y1_dffs[95]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[91] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[91]
--operation mode is normal

Y1_dffs[91]_lut_out = Y1_dffs[92];
Y1_dffs[91] = DFFEA(Y1_dffs[91]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[90] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[90]
--operation mode is normal

Y1_dffs[90]_lut_out = Y1_dffs[91];
Y1_dffs[90] = DFFEA(Y1_dffs[90]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X52_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|holdff
--operation mode is normal

X52_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[24], VCC);


--B1_acq_trigger_in_reg[24] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]
--operation mode is normal

B1_acq_trigger_in_reg[24] = AMPP_FUNCTION(clk_i, HB1_card_id[12], VCC);


--X52L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|p_match_out~148
--operation mode is normal

X52L3 = AMPP_FUNCTION(Y1_dffs[91], Y1_dffs[90], X52_holdff, B1_acq_trigger_in_reg[24]);


--X52L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|p_match_out~104
--operation mode is normal

X52L2 = AMPP_FUNCTION(Y1_dffs[91], Y1_dffs[90], B1_acq_trigger_in_reg[24]);


--Y1_dffs[92] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[92]
--operation mode is normal

Y1_dffs[92]_lut_out = Y1_dffs[93];
Y1_dffs[92] = DFFEA(Y1_dffs[92]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[88] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[88]
--operation mode is normal

Y1_dffs[88]_lut_out = Y1_dffs[89];
Y1_dffs[88] = DFFEA(Y1_dffs[88]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[87] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[87]
--operation mode is normal

Y1_dffs[87]_lut_out = Y1_dffs[88];
Y1_dffs[87] = DFFEA(Y1_dffs[87]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X42_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|holdff
--operation mode is normal

X42_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[23], VCC);


--B1_acq_trigger_in_reg[23] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]
--operation mode is normal

B1_acq_trigger_in_reg[23] = AMPP_FUNCTION(clk_i, HB1_card_id[11], VCC);


--X42L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|p_match_out~148
--operation mode is normal

X42L3 = AMPP_FUNCTION(Y1_dffs[88], Y1_dffs[87], X42_holdff, B1_acq_trigger_in_reg[23]);


--X42L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|p_match_out~104
--operation mode is normal

X42L2 = AMPP_FUNCTION(Y1_dffs[88], Y1_dffs[87], B1_acq_trigger_in_reg[23]);


--Y1_dffs[89] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[89]
--operation mode is normal

Y1_dffs[89]_lut_out = Y1_dffs[90];
Y1_dffs[89] = DFFEA(Y1_dffs[89]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[109] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[109]
--operation mode is normal

Y1_dffs[109]_lut_out = Y1_dffs[110];
Y1_dffs[109] = DFFEA(Y1_dffs[109]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[108] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[108]
--operation mode is normal

Y1_dffs[108]_lut_out = Y1_dffs[109];
Y1_dffs[108] = DFFEA(Y1_dffs[108]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X13_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|holdff
--operation mode is normal

X13_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[30], VCC);


--B1_acq_trigger_in_reg[30] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]
--operation mode is normal

B1_acq_trigger_in_reg[30] = AMPP_FUNCTION(clk_i, HB1_card_id[3], VCC);


--X13L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|p_match_out~148
--operation mode is normal

X13L3 = AMPP_FUNCTION(Y1_dffs[109], Y1_dffs[108], X13_holdff, B1_acq_trigger_in_reg[30]);


--X13L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|p_match_out~104
--operation mode is normal

X13L2 = AMPP_FUNCTION(Y1_dffs[109], Y1_dffs[108], B1_acq_trigger_in_reg[30]);


--Y1_dffs[110] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[110]
--operation mode is normal

Y1_dffs[110]_lut_out = Y1_dffs[111];
Y1_dffs[110] = DFFEA(Y1_dffs[110]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[106] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[106]
--operation mode is normal

Y1_dffs[106]_lut_out = Y1_dffs[107];
Y1_dffs[106] = DFFEA(Y1_dffs[106]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[105] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[105]
--operation mode is normal

Y1_dffs[105]_lut_out = Y1_dffs[106];
Y1_dffs[105] = DFFEA(Y1_dffs[105]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X03_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|holdff
--operation mode is normal

X03_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[29], VCC);


--B1_acq_trigger_in_reg[29] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]
--operation mode is normal

B1_acq_trigger_in_reg[29] = AMPP_FUNCTION(clk_i, HB1_card_id[2], VCC);


--X03L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|p_match_out~148
--operation mode is normal

X03L3 = AMPP_FUNCTION(Y1_dffs[106], Y1_dffs[105], X03_holdff, B1_acq_trigger_in_reg[29]);


--X03L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|p_match_out~104
--operation mode is normal

X03L2 = AMPP_FUNCTION(Y1_dffs[106], Y1_dffs[105], B1_acq_trigger_in_reg[29]);


--Y1_dffs[107] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[107]
--operation mode is normal

Y1_dffs[107]_lut_out = Y1_dffs[108];
Y1_dffs[107] = DFFEA(Y1_dffs[107]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[103] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[103]
--operation mode is normal

Y1_dffs[103]_lut_out = Y1_dffs[104];
Y1_dffs[103] = DFFEA(Y1_dffs[103]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[102] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[102]
--operation mode is normal

Y1_dffs[102]_lut_out = Y1_dffs[103];
Y1_dffs[102] = DFFEA(Y1_dffs[102]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X92_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|holdff
--operation mode is normal

X92_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[28], VCC);


--B1_acq_trigger_in_reg[28] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]
--operation mode is normal

B1_acq_trigger_in_reg[28] = AMPP_FUNCTION(clk_i, HB1_card_id[1], VCC);


--X92L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|p_match_out~148
--operation mode is normal

X92L3 = AMPP_FUNCTION(Y1_dffs[103], Y1_dffs[102], X92_holdff, B1_acq_trigger_in_reg[28]);


--X92L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|p_match_out~104
--operation mode is normal

X92L2 = AMPP_FUNCTION(Y1_dffs[103], Y1_dffs[102], B1_acq_trigger_in_reg[28]);


--Y1_dffs[104] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[104]
--operation mode is normal

Y1_dffs[104]_lut_out = Y1_dffs[105];
Y1_dffs[104] = DFFEA(Y1_dffs[104]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[100] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[100]
--operation mode is normal

Y1_dffs[100]_lut_out = Y1_dffs[101];
Y1_dffs[100] = DFFEA(Y1_dffs[100]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[99] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[99]
--operation mode is normal

Y1_dffs[99]_lut_out = Y1_dffs[100];
Y1_dffs[99] = DFFEA(Y1_dffs[99]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X82_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|holdff
--operation mode is normal

X82_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[27], VCC);


--B1_acq_trigger_in_reg[27] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]
--operation mode is normal

B1_acq_trigger_in_reg[27] = AMPP_FUNCTION(clk_i, HB1_card_id[15], VCC);


--X82L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|p_match_out~148
--operation mode is normal

X82L3 = AMPP_FUNCTION(Y1_dffs[100], Y1_dffs[99], X82_holdff, B1_acq_trigger_in_reg[27]);


--X82L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|p_match_out~104
--operation mode is normal

X82L2 = AMPP_FUNCTION(Y1_dffs[100], Y1_dffs[99], B1_acq_trigger_in_reg[27]);


--Y1_dffs[101] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[101]
--operation mode is normal

Y1_dffs[101]_lut_out = Y1_dffs[102];
Y1_dffs[101] = DFFEA(Y1_dffs[101]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[121] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[121]
--operation mode is normal

Y1_dffs[121]_lut_out = Y1_dffs[122];
Y1_dffs[121] = DFFEA(Y1_dffs[121]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[120] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[120]
--operation mode is normal

Y1_dffs[120]_lut_out = Y1_dffs[121];
Y1_dffs[120] = DFFEA(Y1_dffs[120]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X53_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|holdff
--operation mode is normal

X53_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[34], VCC);


--B1_acq_trigger_in_reg[34] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]
--operation mode is normal

B1_acq_trigger_in_reg[34] = AMPP_FUNCTION(clk_i, HB1_card_id[7], VCC);


--X53L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|p_match_out~148
--operation mode is normal

X53L3 = AMPP_FUNCTION(Y1_dffs[121], Y1_dffs[120], X53_holdff, B1_acq_trigger_in_reg[34]);


--X53L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|p_match_out~104
--operation mode is normal

X53L2 = AMPP_FUNCTION(Y1_dffs[121], Y1_dffs[120], B1_acq_trigger_in_reg[34]);


--Y1_dffs[122] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[122]
--operation mode is normal

Y1_dffs[122]_lut_out = Y1_dffs[123];
Y1_dffs[122] = DFFEA(Y1_dffs[122]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[118] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[118]
--operation mode is normal

Y1_dffs[118]_lut_out = Y1_dffs[119];
Y1_dffs[118] = DFFEA(Y1_dffs[118]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[117] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[117]
--operation mode is normal

Y1_dffs[117]_lut_out = Y1_dffs[118];
Y1_dffs[117] = DFFEA(Y1_dffs[117]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X43_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|holdff
--operation mode is normal

X43_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[33], VCC);


--B1_acq_trigger_in_reg[33] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]
--operation mode is normal

B1_acq_trigger_in_reg[33] = AMPP_FUNCTION(clk_i, HB1_card_id[6], VCC);


--X43L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|p_match_out~148
--operation mode is normal

X43L3 = AMPP_FUNCTION(Y1_dffs[118], Y1_dffs[117], X43_holdff, B1_acq_trigger_in_reg[33]);


--X43L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|p_match_out~104
--operation mode is normal

X43L2 = AMPP_FUNCTION(Y1_dffs[118], Y1_dffs[117], B1_acq_trigger_in_reg[33]);


--Y1_dffs[119] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[119]
--operation mode is normal

Y1_dffs[119]_lut_out = Y1_dffs[120];
Y1_dffs[119] = DFFEA(Y1_dffs[119]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[115] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[115]
--operation mode is normal

Y1_dffs[115]_lut_out = Y1_dffs[116];
Y1_dffs[115] = DFFEA(Y1_dffs[115]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[114] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[114]
--operation mode is normal

Y1_dffs[114]_lut_out = Y1_dffs[115];
Y1_dffs[114] = DFFEA(Y1_dffs[114]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X33_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|holdff
--operation mode is normal

X33_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[32], VCC);


--B1_acq_trigger_in_reg[32] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]
--operation mode is normal

B1_acq_trigger_in_reg[32] = AMPP_FUNCTION(clk_i, HB1_card_id[5], VCC);


--X33L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|p_match_out~148
--operation mode is normal

X33L3 = AMPP_FUNCTION(Y1_dffs[115], Y1_dffs[114], X33_holdff, B1_acq_trigger_in_reg[32]);


--X33L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|p_match_out~104
--operation mode is normal

X33L2 = AMPP_FUNCTION(Y1_dffs[115], Y1_dffs[114], B1_acq_trigger_in_reg[32]);


--Y1_dffs[116] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[116]
--operation mode is normal

Y1_dffs[116]_lut_out = Y1_dffs[117];
Y1_dffs[116] = DFFEA(Y1_dffs[116]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[112] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[112]
--operation mode is normal

Y1_dffs[112]_lut_out = Y1_dffs[113];
Y1_dffs[112] = DFFEA(Y1_dffs[112]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[111] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[111]
--operation mode is normal

Y1_dffs[111]_lut_out = Y1_dffs[112];
Y1_dffs[111] = DFFEA(Y1_dffs[111]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X23_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|holdff
--operation mode is normal

X23_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[31], VCC);


--B1_acq_trigger_in_reg[31] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]
--operation mode is normal

B1_acq_trigger_in_reg[31] = AMPP_FUNCTION(clk_i, HB1_card_id[4], VCC);


--X23L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|p_match_out~148
--operation mode is normal

X23L3 = AMPP_FUNCTION(Y1_dffs[112], Y1_dffs[111], X23_holdff, B1_acq_trigger_in_reg[31]);


--X23L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|p_match_out~104
--operation mode is normal

X23L2 = AMPP_FUNCTION(Y1_dffs[112], Y1_dffs[111], B1_acq_trigger_in_reg[31]);


--Y1_dffs[113] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[113]
--operation mode is normal

Y1_dffs[113]_lut_out = Y1_dffs[114];
Y1_dffs[113] = DFFEA(Y1_dffs[113]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[133] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[133]
--operation mode is normal

Y1_dffs[133]_lut_out = Y1_dffs[134];
Y1_dffs[133] = DFFEA(Y1_dffs[133]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[132] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[132]
--operation mode is normal

Y1_dffs[132]_lut_out = Y1_dffs[133];
Y1_dffs[132] = DFFEA(Y1_dffs[132]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X93_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|holdff
--operation mode is normal

X93_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[38], VCC);


--B1_acq_trigger_in_reg[38] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]
--operation mode is normal

B1_acq_trigger_in_reg[38] = AMPP_FUNCTION(clk_i, HB1_cmd_code[0], VCC);


--X93L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|p_match_out~148
--operation mode is normal

X93L3 = AMPP_FUNCTION(Y1_dffs[133], Y1_dffs[132], X93_holdff, B1_acq_trigger_in_reg[38]);


--X93L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|p_match_out~104
--operation mode is normal

X93L2 = AMPP_FUNCTION(Y1_dffs[133], Y1_dffs[132], B1_acq_trigger_in_reg[38]);


--Y1_dffs[134] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[134]
--operation mode is normal

Y1_dffs[134]_lut_out = Y1_dffs[135];
Y1_dffs[134] = DFFEA(Y1_dffs[134]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[130] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[130]
--operation mode is normal

Y1_dffs[130]_lut_out = Y1_dffs[131];
Y1_dffs[130] = DFFEA(Y1_dffs[130]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[129] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[129]
--operation mode is normal

Y1_dffs[129]_lut_out = Y1_dffs[130];
Y1_dffs[129] = DFFEA(Y1_dffs[129]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X83_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|holdff
--operation mode is normal

X83_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[37], VCC);


--B1_acq_trigger_in_reg[37] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]
--operation mode is normal

B1_acq_trigger_in_reg[37] = AMPP_FUNCTION(clk_i, HB1L3952, HB1_current_state[1], HB1_current_state[0], HB1_current_state[2], VCC);


--X83L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|p_match_out~148
--operation mode is normal

X83L3 = AMPP_FUNCTION(Y1_dffs[130], Y1_dffs[129], X83_holdff, B1_acq_trigger_in_reg[37]);


--X83L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|p_match_out~104
--operation mode is normal

X83L2 = AMPP_FUNCTION(Y1_dffs[130], Y1_dffs[129], B1_acq_trigger_in_reg[37]);


--Y1_dffs[131] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[131]
--operation mode is normal

Y1_dffs[131]_lut_out = Y1_dffs[132];
Y1_dffs[131] = DFFEA(Y1_dffs[131]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[127] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[127]
--operation mode is normal

Y1_dffs[127]_lut_out = Y1_dffs[128];
Y1_dffs[127] = DFFEA(Y1_dffs[127]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[126] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[126]
--operation mode is normal

Y1_dffs[126]_lut_out = Y1_dffs[127];
Y1_dffs[126] = DFFEA(Y1_dffs[126]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X73_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|holdff
--operation mode is normal

X73_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[36], VCC);


--B1_acq_trigger_in_reg[36] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]
--operation mode is normal

B1_acq_trigger_in_reg[36] = AMPP_FUNCTION(clk_i, HB1_card_id[9], VCC);


--X73L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|p_match_out~148
--operation mode is normal

X73L3 = AMPP_FUNCTION(Y1_dffs[127], Y1_dffs[126], X73_holdff, B1_acq_trigger_in_reg[36]);


--X73L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|p_match_out~104
--operation mode is normal

X73L2 = AMPP_FUNCTION(Y1_dffs[127], Y1_dffs[126], B1_acq_trigger_in_reg[36]);


--Y1_dffs[128] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[128]
--operation mode is normal

Y1_dffs[128]_lut_out = Y1_dffs[129];
Y1_dffs[128] = DFFEA(Y1_dffs[128]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[124] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[124]
--operation mode is normal

Y1_dffs[124]_lut_out = Y1_dffs[125];
Y1_dffs[124] = DFFEA(Y1_dffs[124]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[123] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[123]
--operation mode is normal

Y1_dffs[123]_lut_out = Y1_dffs[124];
Y1_dffs[123] = DFFEA(Y1_dffs[123]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X63_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|holdff
--operation mode is normal

X63_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[35], VCC);


--B1_acq_trigger_in_reg[35] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]
--operation mode is normal

B1_acq_trigger_in_reg[35] = AMPP_FUNCTION(clk_i, HB1_card_id[8], VCC);


--X63L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|p_match_out~148
--operation mode is normal

X63L3 = AMPP_FUNCTION(Y1_dffs[124], Y1_dffs[123], X63_holdff, B1_acq_trigger_in_reg[35]);


--X63L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|p_match_out~104
--operation mode is normal

X63L2 = AMPP_FUNCTION(Y1_dffs[124], Y1_dffs[123], B1_acq_trigger_in_reg[35]);


--Y1_dffs[125] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[125]
--operation mode is normal

Y1_dffs[125]_lut_out = Y1_dffs[126];
Y1_dffs[125] = DFFEA(Y1_dffs[125]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[145] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[145]
--operation mode is normal

Y1_dffs[145]_lut_out = Y1_dffs[146];
Y1_dffs[145] = DFFEA(Y1_dffs[145]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[144] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[144]
--operation mode is normal

Y1_dffs[144]_lut_out = Y1_dffs[145];
Y1_dffs[144] = DFFEA(Y1_dffs[144]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X34_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|holdff
--operation mode is normal

X34_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[42], VCC);


--B1_acq_trigger_in_reg[42] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]
--operation mode is normal

B1_acq_trigger_in_reg[42] = AMPP_FUNCTION(clk_i, HB1_cmd_code[13], VCC);


--X34L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|p_match_out~148
--operation mode is normal

X34L3 = AMPP_FUNCTION(Y1_dffs[145], Y1_dffs[144], X34_holdff, B1_acq_trigger_in_reg[42]);


--X34L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|p_match_out~104
--operation mode is normal

X34L2 = AMPP_FUNCTION(Y1_dffs[145], Y1_dffs[144], B1_acq_trigger_in_reg[42]);


--Y1_dffs[146] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[146]
--operation mode is normal

Y1_dffs[146]_lut_out = Y1_dffs[147];
Y1_dffs[146] = DFFEA(Y1_dffs[146]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[142] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[142]
--operation mode is normal

Y1_dffs[142]_lut_out = Y1_dffs[143];
Y1_dffs[142] = DFFEA(Y1_dffs[142]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[141] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[141]
--operation mode is normal

Y1_dffs[141]_lut_out = Y1_dffs[142];
Y1_dffs[141] = DFFEA(Y1_dffs[141]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X24_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|holdff
--operation mode is normal

X24_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[41], VCC);


--B1_acq_trigger_in_reg[41] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]
--operation mode is normal

B1_acq_trigger_in_reg[41] = AMPP_FUNCTION(clk_i, HB1_cmd_code[12], VCC);


--X24L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|p_match_out~148
--operation mode is normal

X24L3 = AMPP_FUNCTION(Y1_dffs[142], Y1_dffs[141], X24_holdff, B1_acq_trigger_in_reg[41]);


--X24L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|p_match_out~104
--operation mode is normal

X24L2 = AMPP_FUNCTION(Y1_dffs[142], Y1_dffs[141], B1_acq_trigger_in_reg[41]);


--Y1_dffs[143] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[143]
--operation mode is normal

Y1_dffs[143]_lut_out = Y1_dffs[144];
Y1_dffs[143] = DFFEA(Y1_dffs[143]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[139] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[139]
--operation mode is normal

Y1_dffs[139]_lut_out = Y1_dffs[140];
Y1_dffs[139] = DFFEA(Y1_dffs[139]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[138] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[138]
--operation mode is normal

Y1_dffs[138]_lut_out = Y1_dffs[139];
Y1_dffs[138] = DFFEA(Y1_dffs[138]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X14_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|holdff
--operation mode is normal

X14_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[40], VCC);


--B1_acq_trigger_in_reg[40] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]
--operation mode is normal

B1_acq_trigger_in_reg[40] = AMPP_FUNCTION(clk_i, HB1_cmd_code[11], VCC);


--X14L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|p_match_out~148
--operation mode is normal

X14L3 = AMPP_FUNCTION(Y1_dffs[139], Y1_dffs[138], X14_holdff, B1_acq_trigger_in_reg[40]);


--X14L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|p_match_out~104
--operation mode is normal

X14L2 = AMPP_FUNCTION(Y1_dffs[139], Y1_dffs[138], B1_acq_trigger_in_reg[40]);


--Y1_dffs[140] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[140]
--operation mode is normal

Y1_dffs[140]_lut_out = Y1_dffs[141];
Y1_dffs[140] = DFFEA(Y1_dffs[140]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[136] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[136]
--operation mode is normal

Y1_dffs[136]_lut_out = Y1_dffs[137];
Y1_dffs[136] = DFFEA(Y1_dffs[136]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[135] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[135]
--operation mode is normal

Y1_dffs[135]_lut_out = Y1_dffs[136];
Y1_dffs[135] = DFFEA(Y1_dffs[135]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X04_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|holdff
--operation mode is normal

X04_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[39], VCC);


--B1_acq_trigger_in_reg[39] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]
--operation mode is normal

B1_acq_trigger_in_reg[39] = AMPP_FUNCTION(clk_i, HB1_cmd_code[10], VCC);


--X04L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|p_match_out~148
--operation mode is normal

X04L3 = AMPP_FUNCTION(Y1_dffs[136], Y1_dffs[135], X04_holdff, B1_acq_trigger_in_reg[39]);


--X04L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|p_match_out~104
--operation mode is normal

X04L2 = AMPP_FUNCTION(Y1_dffs[136], Y1_dffs[135], B1_acq_trigger_in_reg[39]);


--Y1_dffs[137] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[137]
--operation mode is normal

Y1_dffs[137]_lut_out = Y1_dffs[138];
Y1_dffs[137] = DFFEA(Y1_dffs[137]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[157] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[157]
--operation mode is normal

Y1_dffs[157]_lut_out = Y1_dffs[158];
Y1_dffs[157] = DFFEA(Y1_dffs[157]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[156] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[156]
--operation mode is normal

Y1_dffs[156]_lut_out = Y1_dffs[157];
Y1_dffs[156] = DFFEA(Y1_dffs[156]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X74_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|holdff
--operation mode is normal

X74_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[46], VCC);


--B1_acq_trigger_in_reg[46] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]
--operation mode is normal

B1_acq_trigger_in_reg[46] = AMPP_FUNCTION(clk_i, HB1_cmd_code[2], VCC);


--X74L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|p_match_out~148
--operation mode is normal

X74L3 = AMPP_FUNCTION(Y1_dffs[157], Y1_dffs[156], X74_holdff, B1_acq_trigger_in_reg[46]);


--X74L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|p_match_out~104
--operation mode is normal

X74L2 = AMPP_FUNCTION(Y1_dffs[157], Y1_dffs[156], B1_acq_trigger_in_reg[46]);


--Y1_dffs[158] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[158]
--operation mode is normal

Y1_dffs[158]_lut_out = Y1_dffs[159];
Y1_dffs[158] = DFFEA(Y1_dffs[158]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[154] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[154]
--operation mode is normal

Y1_dffs[154]_lut_out = Y1_dffs[155];
Y1_dffs[154] = DFFEA(Y1_dffs[154]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[153] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[153]
--operation mode is normal

Y1_dffs[153]_lut_out = Y1_dffs[154];
Y1_dffs[153] = DFFEA(Y1_dffs[153]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X64_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|holdff
--operation mode is normal

X64_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[45], VCC);


--B1_acq_trigger_in_reg[45] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]
--operation mode is normal

B1_acq_trigger_in_reg[45] = AMPP_FUNCTION(clk_i, HB1_cmd_code[1], VCC);


--X64L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|p_match_out~148
--operation mode is normal

X64L3 = AMPP_FUNCTION(Y1_dffs[154], Y1_dffs[153], X64_holdff, B1_acq_trigger_in_reg[45]);


--X64L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|p_match_out~104
--operation mode is normal

X64L2 = AMPP_FUNCTION(Y1_dffs[154], Y1_dffs[153], B1_acq_trigger_in_reg[45]);


--Y1_dffs[155] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[155]
--operation mode is normal

Y1_dffs[155]_lut_out = Y1_dffs[156];
Y1_dffs[155] = DFFEA(Y1_dffs[155]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[151] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[151]
--operation mode is normal

Y1_dffs[151]_lut_out = Y1_dffs[152];
Y1_dffs[151] = DFFEA(Y1_dffs[151]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[150] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[150]
--operation mode is normal

Y1_dffs[150]_lut_out = Y1_dffs[151];
Y1_dffs[150] = DFFEA(Y1_dffs[150]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X54_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|holdff
--operation mode is normal

X54_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[44], VCC);


--B1_acq_trigger_in_reg[44] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]
--operation mode is normal

B1_acq_trigger_in_reg[44] = AMPP_FUNCTION(clk_i, HB1_cmd_code[15], VCC);


--X54L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|p_match_out~148
--operation mode is normal

X54L3 = AMPP_FUNCTION(Y1_dffs[151], Y1_dffs[150], X54_holdff, B1_acq_trigger_in_reg[44]);


--X54L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|p_match_out~104
--operation mode is normal

X54L2 = AMPP_FUNCTION(Y1_dffs[151], Y1_dffs[150], B1_acq_trigger_in_reg[44]);


--Y1_dffs[152] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[152]
--operation mode is normal

Y1_dffs[152]_lut_out = Y1_dffs[153];
Y1_dffs[152] = DFFEA(Y1_dffs[152]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[148] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[148]
--operation mode is normal

Y1_dffs[148]_lut_out = Y1_dffs[149];
Y1_dffs[148] = DFFEA(Y1_dffs[148]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[147] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[147]
--operation mode is normal

Y1_dffs[147]_lut_out = Y1_dffs[148];
Y1_dffs[147] = DFFEA(Y1_dffs[147]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X44_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|holdff
--operation mode is normal

X44_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[43], VCC);


--B1_acq_trigger_in_reg[43] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]
--operation mode is normal

B1_acq_trigger_in_reg[43] = AMPP_FUNCTION(clk_i, HB1_cmd_code[14], VCC);


--X44L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|p_match_out~148
--operation mode is normal

X44L3 = AMPP_FUNCTION(Y1_dffs[148], Y1_dffs[147], X44_holdff, B1_acq_trigger_in_reg[43]);


--X44L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|p_match_out~104
--operation mode is normal

X44L2 = AMPP_FUNCTION(Y1_dffs[148], Y1_dffs[147], B1_acq_trigger_in_reg[43]);


--Y1_dffs[149] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[149]
--operation mode is normal

Y1_dffs[149]_lut_out = Y1_dffs[150];
Y1_dffs[149] = DFFEA(Y1_dffs[149]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[169] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[169]
--operation mode is normal

Y1_dffs[169]_lut_out = Y1_dffs[170];
Y1_dffs[169] = DFFEA(Y1_dffs[169]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[168] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[168]
--operation mode is normal

Y1_dffs[168]_lut_out = Y1_dffs[169];
Y1_dffs[168] = DFFEA(Y1_dffs[168]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X15_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|holdff
--operation mode is normal

X15_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[50], VCC);


--B1_acq_trigger_in_reg[50] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]
--operation mode is normal

B1_acq_trigger_in_reg[50] = AMPP_FUNCTION(clk_i, HB1_cmd_code[6], VCC);


--X15L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|p_match_out~148
--operation mode is normal

X15L3 = AMPP_FUNCTION(Y1_dffs[169], Y1_dffs[168], X15_holdff, B1_acq_trigger_in_reg[50]);


--X15L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|p_match_out~104
--operation mode is normal

X15L2 = AMPP_FUNCTION(Y1_dffs[169], Y1_dffs[168], B1_acq_trigger_in_reg[50]);


--Y1_dffs[170] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[170]
--operation mode is normal

Y1_dffs[170]_lut_out = Y1_dffs[171];
Y1_dffs[170] = DFFEA(Y1_dffs[170]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[166] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[166]
--operation mode is normal

Y1_dffs[166]_lut_out = Y1_dffs[167];
Y1_dffs[166] = DFFEA(Y1_dffs[166]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[165] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[165]
--operation mode is normal

Y1_dffs[165]_lut_out = Y1_dffs[166];
Y1_dffs[165] = DFFEA(Y1_dffs[165]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X05_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|holdff
--operation mode is normal

X05_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[49], VCC);


--B1_acq_trigger_in_reg[49] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]
--operation mode is normal

B1_acq_trigger_in_reg[49] = AMPP_FUNCTION(clk_i, HB1_cmd_code[5], VCC);


--X05L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|p_match_out~148
--operation mode is normal

X05L3 = AMPP_FUNCTION(Y1_dffs[166], Y1_dffs[165], X05_holdff, B1_acq_trigger_in_reg[49]);


--X05L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|p_match_out~104
--operation mode is normal

X05L2 = AMPP_FUNCTION(Y1_dffs[166], Y1_dffs[165], B1_acq_trigger_in_reg[49]);


--Y1_dffs[167] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[167]
--operation mode is normal

Y1_dffs[167]_lut_out = Y1_dffs[168];
Y1_dffs[167] = DFFEA(Y1_dffs[167]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[163] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[163]
--operation mode is normal

Y1_dffs[163]_lut_out = Y1_dffs[164];
Y1_dffs[163] = DFFEA(Y1_dffs[163]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[162] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[162]
--operation mode is normal

Y1_dffs[162]_lut_out = Y1_dffs[163];
Y1_dffs[162] = DFFEA(Y1_dffs[162]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X94_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|holdff
--operation mode is normal

X94_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[48], VCC);


--B1_acq_trigger_in_reg[48] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]
--operation mode is normal

B1_acq_trigger_in_reg[48] = AMPP_FUNCTION(clk_i, HB1_cmd_code[4], VCC);


--X94L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|p_match_out~148
--operation mode is normal

X94L3 = AMPP_FUNCTION(Y1_dffs[163], Y1_dffs[162], X94_holdff, B1_acq_trigger_in_reg[48]);


--X94L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|p_match_out~104
--operation mode is normal

X94L2 = AMPP_FUNCTION(Y1_dffs[163], Y1_dffs[162], B1_acq_trigger_in_reg[48]);


--Y1_dffs[164] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[164]
--operation mode is normal

Y1_dffs[164]_lut_out = Y1_dffs[165];
Y1_dffs[164] = DFFEA(Y1_dffs[164]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[160] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[160]
--operation mode is normal

Y1_dffs[160]_lut_out = Y1_dffs[161];
Y1_dffs[160] = DFFEA(Y1_dffs[160]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[159] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[159]
--operation mode is normal

Y1_dffs[159]_lut_out = Y1_dffs[160];
Y1_dffs[159] = DFFEA(Y1_dffs[159]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X84_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|holdff
--operation mode is normal

X84_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[47], VCC);


--B1_acq_trigger_in_reg[47] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]
--operation mode is normal

B1_acq_trigger_in_reg[47] = AMPP_FUNCTION(clk_i, HB1_cmd_code[3], VCC);


--X84L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|p_match_out~148
--operation mode is normal

X84L3 = AMPP_FUNCTION(Y1_dffs[160], Y1_dffs[159], X84_holdff, B1_acq_trigger_in_reg[47]);


--X84L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|p_match_out~104
--operation mode is normal

X84L2 = AMPP_FUNCTION(Y1_dffs[160], Y1_dffs[159], B1_acq_trigger_in_reg[47]);


--Y1_dffs[161] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[161]
--operation mode is normal

Y1_dffs[161]_lut_out = Y1_dffs[162];
Y1_dffs[161] = DFFEA(Y1_dffs[161]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[181] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[181]
--operation mode is normal

Y1_dffs[181]_lut_out = Y1_dffs[182];
Y1_dffs[181] = DFFEA(Y1_dffs[181]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[180] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[180]
--operation mode is normal

Y1_dffs[180]_lut_out = Y1_dffs[181];
Y1_dffs[180] = DFFEA(Y1_dffs[180]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X55_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|holdff
--operation mode is normal

X55_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[54], VCC);


--B1_acq_trigger_in_reg[54] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]
--operation mode is normal

B1_acq_trigger_in_reg[54] = AMPP_FUNCTION(clk_i, HB1_cmd_data[0], VCC);


--X55L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|p_match_out~148
--operation mode is normal

X55L3 = AMPP_FUNCTION(Y1_dffs[181], Y1_dffs[180], X55_holdff, B1_acq_trigger_in_reg[54]);


--X55L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|p_match_out~104
--operation mode is normal

X55L2 = AMPP_FUNCTION(Y1_dffs[181], Y1_dffs[180], B1_acq_trigger_in_reg[54]);


--Y1_dffs[182] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[182]
--operation mode is normal

Y1_dffs[182]_lut_out = Y1_dffs[183];
Y1_dffs[182] = DFFEA(Y1_dffs[182]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[178] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[178]
--operation mode is normal

Y1_dffs[178]_lut_out = Y1_dffs[179];
Y1_dffs[178] = DFFEA(Y1_dffs[178]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[177] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[177]
--operation mode is normal

Y1_dffs[177]_lut_out = Y1_dffs[178];
Y1_dffs[177] = DFFEA(Y1_dffs[177]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X45_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|holdff
--operation mode is normal

X45_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[53], VCC);


--B1_acq_trigger_in_reg[53] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]
--operation mode is normal

B1_acq_trigger_in_reg[53] = AMPP_FUNCTION(clk_i, HB1_cmd_code[9], VCC);


--X45L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|p_match_out~148
--operation mode is normal

X45L3 = AMPP_FUNCTION(Y1_dffs[178], Y1_dffs[177], X45_holdff, B1_acq_trigger_in_reg[53]);


--X45L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|p_match_out~104
--operation mode is normal

X45L2 = AMPP_FUNCTION(Y1_dffs[178], Y1_dffs[177], B1_acq_trigger_in_reg[53]);


--Y1_dffs[179] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[179]
--operation mode is normal

Y1_dffs[179]_lut_out = Y1_dffs[180];
Y1_dffs[179] = DFFEA(Y1_dffs[179]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[175] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[175]
--operation mode is normal

Y1_dffs[175]_lut_out = Y1_dffs[176];
Y1_dffs[175] = DFFEA(Y1_dffs[175]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[174] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[174]
--operation mode is normal

Y1_dffs[174]_lut_out = Y1_dffs[175];
Y1_dffs[174] = DFFEA(Y1_dffs[174]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X35_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|holdff
--operation mode is normal

X35_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[52], VCC);


--B1_acq_trigger_in_reg[52] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]
--operation mode is normal

B1_acq_trigger_in_reg[52] = AMPP_FUNCTION(clk_i, HB1_cmd_code[8], VCC);


--X35L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|p_match_out~148
--operation mode is normal

X35L3 = AMPP_FUNCTION(Y1_dffs[175], Y1_dffs[174], X35_holdff, B1_acq_trigger_in_reg[52]);


--X35L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|p_match_out~104
--operation mode is normal

X35L2 = AMPP_FUNCTION(Y1_dffs[175], Y1_dffs[174], B1_acq_trigger_in_reg[52]);


--Y1_dffs[176] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[176]
--operation mode is normal

Y1_dffs[176]_lut_out = Y1_dffs[177];
Y1_dffs[176] = DFFEA(Y1_dffs[176]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[172] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[172]
--operation mode is normal

Y1_dffs[172]_lut_out = Y1_dffs[173];
Y1_dffs[172] = DFFEA(Y1_dffs[172]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[171] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[171]
--operation mode is normal

Y1_dffs[171]_lut_out = Y1_dffs[172];
Y1_dffs[171] = DFFEA(Y1_dffs[171]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X25_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|holdff
--operation mode is normal

X25_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[51], VCC);


--B1_acq_trigger_in_reg[51] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]
--operation mode is normal

B1_acq_trigger_in_reg[51] = AMPP_FUNCTION(clk_i, HB1_cmd_code[7], VCC);


--X25L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|p_match_out~148
--operation mode is normal

X25L3 = AMPP_FUNCTION(Y1_dffs[172], Y1_dffs[171], X25_holdff, B1_acq_trigger_in_reg[51]);


--X25L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|p_match_out~104
--operation mode is normal

X25L2 = AMPP_FUNCTION(Y1_dffs[172], Y1_dffs[171], B1_acq_trigger_in_reg[51]);


--Y1_dffs[173] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[173]
--operation mode is normal

Y1_dffs[173]_lut_out = Y1_dffs[174];
Y1_dffs[173] = DFFEA(Y1_dffs[173]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[193] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[193]
--operation mode is normal

Y1_dffs[193]_lut_out = Y1_dffs[194];
Y1_dffs[193] = DFFEA(Y1_dffs[193]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[192] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[192]
--operation mode is normal

Y1_dffs[192]_lut_out = Y1_dffs[193];
Y1_dffs[192] = DFFEA(Y1_dffs[192]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X95_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|holdff
--operation mode is normal

X95_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[58], VCC);


--B1_acq_trigger_in_reg[58] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]
--operation mode is normal

B1_acq_trigger_in_reg[58] = AMPP_FUNCTION(clk_i, HB1_cmd_data[13], VCC);


--X95L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|p_match_out~148
--operation mode is normal

X95L3 = AMPP_FUNCTION(Y1_dffs[193], Y1_dffs[192], X95_holdff, B1_acq_trigger_in_reg[58]);


--X95L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|p_match_out~104
--operation mode is normal

X95L2 = AMPP_FUNCTION(Y1_dffs[193], Y1_dffs[192], B1_acq_trigger_in_reg[58]);


--Y1_dffs[194] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[194]
--operation mode is normal

Y1_dffs[194]_lut_out = Y1_dffs[195];
Y1_dffs[194] = DFFEA(Y1_dffs[194]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[190] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[190]
--operation mode is normal

Y1_dffs[190]_lut_out = Y1_dffs[191];
Y1_dffs[190] = DFFEA(Y1_dffs[190]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[189] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[189]
--operation mode is normal

Y1_dffs[189]_lut_out = Y1_dffs[190];
Y1_dffs[189] = DFFEA(Y1_dffs[189]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X85_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|holdff
--operation mode is normal

X85_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[57], VCC);


--B1_acq_trigger_in_reg[57] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]
--operation mode is normal

B1_acq_trigger_in_reg[57] = AMPP_FUNCTION(clk_i, HB1_cmd_data[12], VCC);


--X85L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|p_match_out~148
--operation mode is normal

X85L3 = AMPP_FUNCTION(Y1_dffs[190], Y1_dffs[189], X85_holdff, B1_acq_trigger_in_reg[57]);


--X85L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|p_match_out~104
--operation mode is normal

X85L2 = AMPP_FUNCTION(Y1_dffs[190], Y1_dffs[189], B1_acq_trigger_in_reg[57]);


--Y1_dffs[191] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[191]
--operation mode is normal

Y1_dffs[191]_lut_out = Y1_dffs[192];
Y1_dffs[191] = DFFEA(Y1_dffs[191]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[187] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[187]
--operation mode is normal

Y1_dffs[187]_lut_out = Y1_dffs[188];
Y1_dffs[187] = DFFEA(Y1_dffs[187]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[186] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[186]
--operation mode is normal

Y1_dffs[186]_lut_out = Y1_dffs[187];
Y1_dffs[186] = DFFEA(Y1_dffs[186]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X75_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|holdff
--operation mode is normal

X75_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[56], VCC);


--B1_acq_trigger_in_reg[56] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]
--operation mode is normal

B1_acq_trigger_in_reg[56] = AMPP_FUNCTION(clk_i, HB1_cmd_data[11], VCC);


--X75L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|p_match_out~148
--operation mode is normal

X75L3 = AMPP_FUNCTION(Y1_dffs[187], Y1_dffs[186], X75_holdff, B1_acq_trigger_in_reg[56]);


--X75L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|p_match_out~104
--operation mode is normal

X75L2 = AMPP_FUNCTION(Y1_dffs[187], Y1_dffs[186], B1_acq_trigger_in_reg[56]);


--Y1_dffs[188] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[188]
--operation mode is normal

Y1_dffs[188]_lut_out = Y1_dffs[189];
Y1_dffs[188] = DFFEA(Y1_dffs[188]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[184] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[184]
--operation mode is normal

Y1_dffs[184]_lut_out = Y1_dffs[185];
Y1_dffs[184] = DFFEA(Y1_dffs[184]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[183] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[183]
--operation mode is normal

Y1_dffs[183]_lut_out = Y1_dffs[184];
Y1_dffs[183] = DFFEA(Y1_dffs[183]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X65_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|holdff
--operation mode is normal

X65_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[55], VCC);


--B1_acq_trigger_in_reg[55] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]
--operation mode is normal

B1_acq_trigger_in_reg[55] = AMPP_FUNCTION(clk_i, HB1_cmd_data[10], VCC);


--X65L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|p_match_out~148
--operation mode is normal

X65L3 = AMPP_FUNCTION(Y1_dffs[184], Y1_dffs[183], X65_holdff, B1_acq_trigger_in_reg[55]);


--X65L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|p_match_out~104
--operation mode is normal

X65L2 = AMPP_FUNCTION(Y1_dffs[184], Y1_dffs[183], B1_acq_trigger_in_reg[55]);


--Y1_dffs[185] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[185]
--operation mode is normal

Y1_dffs[185]_lut_out = Y1_dffs[186];
Y1_dffs[185] = DFFEA(Y1_dffs[185]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[205] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[205]
--operation mode is normal

Y1_dffs[205]_lut_out = Y1_dffs[206];
Y1_dffs[205] = DFFEA(Y1_dffs[205]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[204] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[204]
--operation mode is normal

Y1_dffs[204]_lut_out = Y1_dffs[205];
Y1_dffs[204] = DFFEA(Y1_dffs[204]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X36_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|holdff
--operation mode is normal

X36_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[62], VCC);


--B1_acq_trigger_in_reg[62] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]
--operation mode is normal

B1_acq_trigger_in_reg[62] = AMPP_FUNCTION(clk_i, HB1_cmd_data[17], VCC);


--X36L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|p_match_out~148
--operation mode is normal

X36L3 = AMPP_FUNCTION(Y1_dffs[205], Y1_dffs[204], X36_holdff, B1_acq_trigger_in_reg[62]);


--X36L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|p_match_out~104
--operation mode is normal

X36L2 = AMPP_FUNCTION(Y1_dffs[205], Y1_dffs[204], B1_acq_trigger_in_reg[62]);


--Y1_dffs[206] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[206]
--operation mode is normal

Y1_dffs[206]_lut_out = Y1_dffs[207];
Y1_dffs[206] = DFFEA(Y1_dffs[206]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[202] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[202]
--operation mode is normal

Y1_dffs[202]_lut_out = Y1_dffs[203];
Y1_dffs[202] = DFFEA(Y1_dffs[202]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[201] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[201]
--operation mode is normal

Y1_dffs[201]_lut_out = Y1_dffs[202];
Y1_dffs[201] = DFFEA(Y1_dffs[201]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X26_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|holdff
--operation mode is normal

X26_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[61], VCC);


--B1_acq_trigger_in_reg[61] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]
--operation mode is normal

B1_acq_trigger_in_reg[61] = AMPP_FUNCTION(clk_i, HB1_cmd_data[16], VCC);


--X26L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|p_match_out~148
--operation mode is normal

X26L3 = AMPP_FUNCTION(Y1_dffs[202], Y1_dffs[201], X26_holdff, B1_acq_trigger_in_reg[61]);


--X26L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|p_match_out~104
--operation mode is normal

X26L2 = AMPP_FUNCTION(Y1_dffs[202], Y1_dffs[201], B1_acq_trigger_in_reg[61]);


--Y1_dffs[203] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[203]
--operation mode is normal

Y1_dffs[203]_lut_out = Y1_dffs[204];
Y1_dffs[203] = DFFEA(Y1_dffs[203]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[199] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[199]
--operation mode is normal

Y1_dffs[199]_lut_out = Y1_dffs[200];
Y1_dffs[199] = DFFEA(Y1_dffs[199]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[198] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[198]
--operation mode is normal

Y1_dffs[198]_lut_out = Y1_dffs[199];
Y1_dffs[198] = DFFEA(Y1_dffs[198]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X16_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|holdff
--operation mode is normal

X16_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[60], VCC);


--B1_acq_trigger_in_reg[60] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]
--operation mode is normal

B1_acq_trigger_in_reg[60] = AMPP_FUNCTION(clk_i, HB1_cmd_data[15], VCC);


--X16L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|p_match_out~148
--operation mode is normal

X16L3 = AMPP_FUNCTION(Y1_dffs[199], Y1_dffs[198], X16_holdff, B1_acq_trigger_in_reg[60]);


--X16L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|p_match_out~104
--operation mode is normal

X16L2 = AMPP_FUNCTION(Y1_dffs[199], Y1_dffs[198], B1_acq_trigger_in_reg[60]);


--Y1_dffs[200] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[200]
--operation mode is normal

Y1_dffs[200]_lut_out = Y1_dffs[201];
Y1_dffs[200] = DFFEA(Y1_dffs[200]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[196] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[196]
--operation mode is normal

Y1_dffs[196]_lut_out = Y1_dffs[197];
Y1_dffs[196] = DFFEA(Y1_dffs[196]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[195] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[195]
--operation mode is normal

Y1_dffs[195]_lut_out = Y1_dffs[196];
Y1_dffs[195] = DFFEA(Y1_dffs[195]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X06_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|holdff
--operation mode is normal

X06_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[59], VCC);


--B1_acq_trigger_in_reg[59] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]
--operation mode is normal

B1_acq_trigger_in_reg[59] = AMPP_FUNCTION(clk_i, HB1_cmd_data[14], VCC);


--X06L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|p_match_out~148
--operation mode is normal

X06L3 = AMPP_FUNCTION(Y1_dffs[196], Y1_dffs[195], X06_holdff, B1_acq_trigger_in_reg[59]);


--X06L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|p_match_out~104
--operation mode is normal

X06L2 = AMPP_FUNCTION(Y1_dffs[196], Y1_dffs[195], B1_acq_trigger_in_reg[59]);


--Y1_dffs[197] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[197]
--operation mode is normal

Y1_dffs[197]_lut_out = Y1_dffs[198];
Y1_dffs[197] = DFFEA(Y1_dffs[197]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[217] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[217]
--operation mode is normal

Y1_dffs[217]_lut_out = Y1_dffs[218];
Y1_dffs[217] = DFFEA(Y1_dffs[217]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[216] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[216]
--operation mode is normal

Y1_dffs[216]_lut_out = Y1_dffs[217];
Y1_dffs[216] = DFFEA(Y1_dffs[216]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X76_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|holdff
--operation mode is normal

X76_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[66], VCC);


--B1_acq_trigger_in_reg[66] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]
--operation mode is normal

B1_acq_trigger_in_reg[66] = AMPP_FUNCTION(clk_i, HB1_cmd_data[20], VCC);


--X76L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|p_match_out~148
--operation mode is normal

X76L3 = AMPP_FUNCTION(Y1_dffs[217], Y1_dffs[216], X76_holdff, B1_acq_trigger_in_reg[66]);


--X76L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|p_match_out~104
--operation mode is normal

X76L2 = AMPP_FUNCTION(Y1_dffs[217], Y1_dffs[216], B1_acq_trigger_in_reg[66]);


--Y1_dffs[218] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[218]
--operation mode is normal

Y1_dffs[218]_lut_out = Y1_dffs[219];
Y1_dffs[218] = DFFEA(Y1_dffs[218]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[214] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[214]
--operation mode is normal

Y1_dffs[214]_lut_out = Y1_dffs[215];
Y1_dffs[214] = DFFEA(Y1_dffs[214]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[213] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[213]
--operation mode is normal

Y1_dffs[213]_lut_out = Y1_dffs[214];
Y1_dffs[213] = DFFEA(Y1_dffs[213]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X66_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|holdff
--operation mode is normal

X66_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[65], VCC);


--B1_acq_trigger_in_reg[65] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]
--operation mode is normal

B1_acq_trigger_in_reg[65] = AMPP_FUNCTION(clk_i, HB1_cmd_data[1], VCC);


--X66L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|p_match_out~148
--operation mode is normal

X66L3 = AMPP_FUNCTION(Y1_dffs[214], Y1_dffs[213], X66_holdff, B1_acq_trigger_in_reg[65]);


--X66L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|p_match_out~104
--operation mode is normal

X66L2 = AMPP_FUNCTION(Y1_dffs[214], Y1_dffs[213], B1_acq_trigger_in_reg[65]);


--Y1_dffs[215] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[215]
--operation mode is normal

Y1_dffs[215]_lut_out = Y1_dffs[216];
Y1_dffs[215] = DFFEA(Y1_dffs[215]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[211] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[211]
--operation mode is normal

Y1_dffs[211]_lut_out = Y1_dffs[212];
Y1_dffs[211] = DFFEA(Y1_dffs[211]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[210] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[210]
--operation mode is normal

Y1_dffs[210]_lut_out = Y1_dffs[211];
Y1_dffs[210] = DFFEA(Y1_dffs[210]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X56_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|holdff
--operation mode is normal

X56_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[64], VCC);


--B1_acq_trigger_in_reg[64] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]
--operation mode is normal

B1_acq_trigger_in_reg[64] = AMPP_FUNCTION(clk_i, HB1_cmd_data[19], VCC);


--X56L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|p_match_out~148
--operation mode is normal

X56L3 = AMPP_FUNCTION(Y1_dffs[211], Y1_dffs[210], X56_holdff, B1_acq_trigger_in_reg[64]);


--X56L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|p_match_out~104
--operation mode is normal

X56L2 = AMPP_FUNCTION(Y1_dffs[211], Y1_dffs[210], B1_acq_trigger_in_reg[64]);


--Y1_dffs[212] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[212]
--operation mode is normal

Y1_dffs[212]_lut_out = Y1_dffs[213];
Y1_dffs[212] = DFFEA(Y1_dffs[212]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[208] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[208]
--operation mode is normal

Y1_dffs[208]_lut_out = Y1_dffs[209];
Y1_dffs[208] = DFFEA(Y1_dffs[208]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[207] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[207]
--operation mode is normal

Y1_dffs[207]_lut_out = Y1_dffs[208];
Y1_dffs[207] = DFFEA(Y1_dffs[207]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X46_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|holdff
--operation mode is normal

X46_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[63], VCC);


--B1_acq_trigger_in_reg[63] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]
--operation mode is normal

B1_acq_trigger_in_reg[63] = AMPP_FUNCTION(clk_i, HB1_cmd_data[18], VCC);


--X46L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|p_match_out~148
--operation mode is normal

X46L3 = AMPP_FUNCTION(Y1_dffs[208], Y1_dffs[207], X46_holdff, B1_acq_trigger_in_reg[63]);


--X46L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|p_match_out~104
--operation mode is normal

X46L2 = AMPP_FUNCTION(Y1_dffs[208], Y1_dffs[207], B1_acq_trigger_in_reg[63]);


--Y1_dffs[209] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[209]
--operation mode is normal

Y1_dffs[209]_lut_out = Y1_dffs[210];
Y1_dffs[209] = DFFEA(Y1_dffs[209]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[229] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[229]
--operation mode is normal

Y1_dffs[229]_lut_out = Y1_dffs[230];
Y1_dffs[229] = DFFEA(Y1_dffs[229]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[228] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[228]
--operation mode is normal

Y1_dffs[228]_lut_out = Y1_dffs[229];
Y1_dffs[228] = DFFEA(Y1_dffs[228]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X17_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_70_sm1|holdff
--operation mode is normal

X17_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[70], VCC);


--B1_acq_trigger_in_reg[70] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]
--operation mode is normal

B1_acq_trigger_in_reg[70] = AMPP_FUNCTION(clk_i, HB1_cmd_data[24], VCC);


--X17L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_70_sm1|p_match_out~148
--operation mode is normal

X17L3 = AMPP_FUNCTION(Y1_dffs[229], Y1_dffs[228], X17_holdff, B1_acq_trigger_in_reg[70]);


--X17L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_70_sm1|p_match_out~104
--operation mode is normal

X17L2 = AMPP_FUNCTION(Y1_dffs[229], Y1_dffs[228], B1_acq_trigger_in_reg[70]);


--Y1_dffs[230] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[230]
--operation mode is normal

Y1_dffs[230]_lut_out = Y1_dffs[231];
Y1_dffs[230] = DFFEA(Y1_dffs[230]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[226] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[226]
--operation mode is normal

Y1_dffs[226]_lut_out = Y1_dffs[227];
Y1_dffs[226] = DFFEA(Y1_dffs[226]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[225] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[225]
--operation mode is normal

Y1_dffs[225]_lut_out = Y1_dffs[226];
Y1_dffs[225] = DFFEA(Y1_dffs[225]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X07_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_69_sm1|holdff
--operation mode is normal

X07_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[69], VCC);


--B1_acq_trigger_in_reg[69] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]
--operation mode is normal

B1_acq_trigger_in_reg[69] = AMPP_FUNCTION(clk_i, HB1_cmd_data[23], VCC);


--X07L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_69_sm1|p_match_out~148
--operation mode is normal

X07L3 = AMPP_FUNCTION(Y1_dffs[226], Y1_dffs[225], X07_holdff, B1_acq_trigger_in_reg[69]);


--X07L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_69_sm1|p_match_out~104
--operation mode is normal

X07L2 = AMPP_FUNCTION(Y1_dffs[226], Y1_dffs[225], B1_acq_trigger_in_reg[69]);


--Y1_dffs[227] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[227]
--operation mode is normal

Y1_dffs[227]_lut_out = Y1_dffs[228];
Y1_dffs[227] = DFFEA(Y1_dffs[227]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[223] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[223]
--operation mode is normal

Y1_dffs[223]_lut_out = Y1_dffs[224];
Y1_dffs[223] = DFFEA(Y1_dffs[223]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[222] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[222]
--operation mode is normal

Y1_dffs[222]_lut_out = Y1_dffs[223];
Y1_dffs[222] = DFFEA(Y1_dffs[222]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X96_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_68_sm1|holdff
--operation mode is normal

X96_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[68], VCC);


--B1_acq_trigger_in_reg[68] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]
--operation mode is normal

B1_acq_trigger_in_reg[68] = AMPP_FUNCTION(clk_i, HB1_cmd_data[22], VCC);


--X96L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_68_sm1|p_match_out~148
--operation mode is normal

X96L3 = AMPP_FUNCTION(Y1_dffs[223], Y1_dffs[222], X96_holdff, B1_acq_trigger_in_reg[68]);


--X96L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_68_sm1|p_match_out~104
--operation mode is normal

X96L2 = AMPP_FUNCTION(Y1_dffs[223], Y1_dffs[222], B1_acq_trigger_in_reg[68]);


--Y1_dffs[224] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[224]
--operation mode is normal

Y1_dffs[224]_lut_out = Y1_dffs[225];
Y1_dffs[224] = DFFEA(Y1_dffs[224]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[220] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[220]
--operation mode is normal

Y1_dffs[220]_lut_out = Y1_dffs[221];
Y1_dffs[220] = DFFEA(Y1_dffs[220]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[219] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[219]
--operation mode is normal

Y1_dffs[219]_lut_out = Y1_dffs[220];
Y1_dffs[219] = DFFEA(Y1_dffs[219]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X86_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_67_sm1|holdff
--operation mode is normal

X86_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[67], VCC);


--B1_acq_trigger_in_reg[67] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]
--operation mode is normal

B1_acq_trigger_in_reg[67] = AMPP_FUNCTION(clk_i, HB1_cmd_data[21], VCC);


--X86L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_67_sm1|p_match_out~148
--operation mode is normal

X86L3 = AMPP_FUNCTION(Y1_dffs[220], Y1_dffs[219], X86_holdff, B1_acq_trigger_in_reg[67]);


--X86L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_67_sm1|p_match_out~104
--operation mode is normal

X86L2 = AMPP_FUNCTION(Y1_dffs[220], Y1_dffs[219], B1_acq_trigger_in_reg[67]);


--Y1_dffs[221] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[221]
--operation mode is normal

Y1_dffs[221]_lut_out = Y1_dffs[222];
Y1_dffs[221] = DFFEA(Y1_dffs[221]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[241] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[241]
--operation mode is normal

Y1_dffs[241]_lut_out = Y1_dffs[242];
Y1_dffs[241] = DFFEA(Y1_dffs[241]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[240] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[240]
--operation mode is normal

Y1_dffs[240]_lut_out = Y1_dffs[241];
Y1_dffs[240] = DFFEA(Y1_dffs[240]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X57_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_74_sm1|holdff
--operation mode is normal

X57_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[74], VCC);


--B1_acq_trigger_in_reg[74] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[74]
--operation mode is normal

B1_acq_trigger_in_reg[74] = AMPP_FUNCTION(clk_i, HB1_cmd_data[28], VCC);


--X57L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_74_sm1|p_match_out~148
--operation mode is normal

X57L3 = AMPP_FUNCTION(Y1_dffs[241], Y1_dffs[240], X57_holdff, B1_acq_trigger_in_reg[74]);


--X57L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_74_sm1|p_match_out~104
--operation mode is normal

X57L2 = AMPP_FUNCTION(Y1_dffs[241], Y1_dffs[240], B1_acq_trigger_in_reg[74]);


--Y1_dffs[242] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[242]
--operation mode is normal

Y1_dffs[242]_lut_out = Y1_dffs[243];
Y1_dffs[242] = DFFEA(Y1_dffs[242]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[238] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[238]
--operation mode is normal

Y1_dffs[238]_lut_out = Y1_dffs[239];
Y1_dffs[238] = DFFEA(Y1_dffs[238]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[237] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[237]
--operation mode is normal

Y1_dffs[237]_lut_out = Y1_dffs[238];
Y1_dffs[237] = DFFEA(Y1_dffs[237]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X47_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_73_sm1|holdff
--operation mode is normal

X47_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[73], VCC);


--B1_acq_trigger_in_reg[73] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]
--operation mode is normal

B1_acq_trigger_in_reg[73] = AMPP_FUNCTION(clk_i, HB1_cmd_data[27], VCC);


--X47L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_73_sm1|p_match_out~148
--operation mode is normal

X47L3 = AMPP_FUNCTION(Y1_dffs[238], Y1_dffs[237], X47_holdff, B1_acq_trigger_in_reg[73]);


--X47L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_73_sm1|p_match_out~104
--operation mode is normal

X47L2 = AMPP_FUNCTION(Y1_dffs[238], Y1_dffs[237], B1_acq_trigger_in_reg[73]);


--Y1_dffs[239] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[239]
--operation mode is normal

Y1_dffs[239]_lut_out = Y1_dffs[240];
Y1_dffs[239] = DFFEA(Y1_dffs[239]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[235] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[235]
--operation mode is normal

Y1_dffs[235]_lut_out = Y1_dffs[236];
Y1_dffs[235] = DFFEA(Y1_dffs[235]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[234] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[234]
--operation mode is normal

Y1_dffs[234]_lut_out = Y1_dffs[235];
Y1_dffs[234] = DFFEA(Y1_dffs[234]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X37_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_72_sm1|holdff
--operation mode is normal

X37_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[72], VCC);


--B1_acq_trigger_in_reg[72] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]
--operation mode is normal

B1_acq_trigger_in_reg[72] = AMPP_FUNCTION(clk_i, HB1_cmd_data[26], VCC);


--X37L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_72_sm1|p_match_out~148
--operation mode is normal

X37L3 = AMPP_FUNCTION(Y1_dffs[235], Y1_dffs[234], X37_holdff, B1_acq_trigger_in_reg[72]);


--X37L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_72_sm1|p_match_out~104
--operation mode is normal

X37L2 = AMPP_FUNCTION(Y1_dffs[235], Y1_dffs[234], B1_acq_trigger_in_reg[72]);


--Y1_dffs[236] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[236]
--operation mode is normal

Y1_dffs[236]_lut_out = Y1_dffs[237];
Y1_dffs[236] = DFFEA(Y1_dffs[236]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[232] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[232]
--operation mode is normal

Y1_dffs[232]_lut_out = Y1_dffs[233];
Y1_dffs[232] = DFFEA(Y1_dffs[232]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[231] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[231]
--operation mode is normal

Y1_dffs[231]_lut_out = Y1_dffs[232];
Y1_dffs[231] = DFFEA(Y1_dffs[231]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X27_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_71_sm1|holdff
--operation mode is normal

X27_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[71], VCC);


--B1_acq_trigger_in_reg[71] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]
--operation mode is normal

B1_acq_trigger_in_reg[71] = AMPP_FUNCTION(clk_i, HB1_cmd_data[25], VCC);


--X27L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_71_sm1|p_match_out~148
--operation mode is normal

X27L3 = AMPP_FUNCTION(Y1_dffs[232], Y1_dffs[231], X27_holdff, B1_acq_trigger_in_reg[71]);


--X27L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_71_sm1|p_match_out~104
--operation mode is normal

X27L2 = AMPP_FUNCTION(Y1_dffs[232], Y1_dffs[231], B1_acq_trigger_in_reg[71]);


--Y1_dffs[233] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[233]
--operation mode is normal

Y1_dffs[233]_lut_out = Y1_dffs[234];
Y1_dffs[233] = DFFEA(Y1_dffs[233]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[253] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[253]
--operation mode is normal

Y1_dffs[253]_lut_out = Y1_dffs[254];
Y1_dffs[253] = DFFEA(Y1_dffs[253]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[252] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[252]
--operation mode is normal

Y1_dffs[252]_lut_out = Y1_dffs[253];
Y1_dffs[252] = DFFEA(Y1_dffs[252]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X97_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_78_sm1|holdff
--operation mode is normal

X97_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[78], VCC);


--B1_acq_trigger_in_reg[78] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78]
--operation mode is normal

B1_acq_trigger_in_reg[78] = AMPP_FUNCTION(clk_i, HB1_cmd_data[31], VCC);


--X97L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_78_sm1|p_match_out~148
--operation mode is normal

X97L3 = AMPP_FUNCTION(Y1_dffs[253], Y1_dffs[252], X97_holdff, B1_acq_trigger_in_reg[78]);


--X97L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_78_sm1|p_match_out~104
--operation mode is normal

X97L2 = AMPP_FUNCTION(Y1_dffs[253], Y1_dffs[252], B1_acq_trigger_in_reg[78]);


--Y1_dffs[254] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[254]
--operation mode is normal

Y1_dffs[254]_lut_out = Y1_dffs[255];
Y1_dffs[254] = DFFEA(Y1_dffs[254]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[250] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[250]
--operation mode is normal

Y1_dffs[250]_lut_out = Y1_dffs[251];
Y1_dffs[250] = DFFEA(Y1_dffs[250]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[249] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[249]
--operation mode is normal

Y1_dffs[249]_lut_out = Y1_dffs[250];
Y1_dffs[249] = DFFEA(Y1_dffs[249]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X87_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_77_sm1|holdff
--operation mode is normal

X87_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[77], VCC);


--B1_acq_trigger_in_reg[77] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]
--operation mode is normal

B1_acq_trigger_in_reg[77] = AMPP_FUNCTION(clk_i, HB1_cmd_data[30], VCC);


--X87L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_77_sm1|p_match_out~148
--operation mode is normal

X87L3 = AMPP_FUNCTION(Y1_dffs[250], Y1_dffs[249], X87_holdff, B1_acq_trigger_in_reg[77]);


--X87L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_77_sm1|p_match_out~104
--operation mode is normal

X87L2 = AMPP_FUNCTION(Y1_dffs[250], Y1_dffs[249], B1_acq_trigger_in_reg[77]);


--Y1_dffs[251] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[251]
--operation mode is normal

Y1_dffs[251]_lut_out = Y1_dffs[252];
Y1_dffs[251] = DFFEA(Y1_dffs[251]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[247] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[247]
--operation mode is normal

Y1_dffs[247]_lut_out = Y1_dffs[248];
Y1_dffs[247] = DFFEA(Y1_dffs[247]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[246] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[246]
--operation mode is normal

Y1_dffs[246]_lut_out = Y1_dffs[247];
Y1_dffs[246] = DFFEA(Y1_dffs[246]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X77_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_76_sm1|holdff
--operation mode is normal

X77_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[76], VCC);


--B1_acq_trigger_in_reg[76] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]
--operation mode is normal

B1_acq_trigger_in_reg[76] = AMPP_FUNCTION(clk_i, HB1_cmd_data[2], VCC);


--X77L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_76_sm1|p_match_out~148
--operation mode is normal

X77L3 = AMPP_FUNCTION(Y1_dffs[247], Y1_dffs[246], X77_holdff, B1_acq_trigger_in_reg[76]);


--X77L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_76_sm1|p_match_out~104
--operation mode is normal

X77L2 = AMPP_FUNCTION(Y1_dffs[247], Y1_dffs[246], B1_acq_trigger_in_reg[76]);


--Y1_dffs[248] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[248]
--operation mode is normal

Y1_dffs[248]_lut_out = Y1_dffs[249];
Y1_dffs[248] = DFFEA(Y1_dffs[248]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[244] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[244]
--operation mode is normal

Y1_dffs[244]_lut_out = Y1_dffs[245];
Y1_dffs[244] = DFFEA(Y1_dffs[244]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[243] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[243]
--operation mode is normal

Y1_dffs[243]_lut_out = Y1_dffs[244];
Y1_dffs[243] = DFFEA(Y1_dffs[243]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X67_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_75_sm1|holdff
--operation mode is normal

X67_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[75], VCC);


--B1_acq_trigger_in_reg[75] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]
--operation mode is normal

B1_acq_trigger_in_reg[75] = AMPP_FUNCTION(clk_i, HB1_cmd_data[29], VCC);


--X67L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_75_sm1|p_match_out~148
--operation mode is normal

X67L3 = AMPP_FUNCTION(Y1_dffs[244], Y1_dffs[243], X67_holdff, B1_acq_trigger_in_reg[75]);


--X67L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_75_sm1|p_match_out~104
--operation mode is normal

X67L2 = AMPP_FUNCTION(Y1_dffs[244], Y1_dffs[243], B1_acq_trigger_in_reg[75]);


--Y1_dffs[245] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[245]
--operation mode is normal

Y1_dffs[245]_lut_out = Y1_dffs[246];
Y1_dffs[245] = DFFEA(Y1_dffs[245]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[265] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[265]
--operation mode is normal

Y1_dffs[265]_lut_out = Y1_dffs[266];
Y1_dffs[265] = DFFEA(Y1_dffs[265]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[264] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[264]
--operation mode is normal

Y1_dffs[264]_lut_out = Y1_dffs[265];
Y1_dffs[264] = DFFEA(Y1_dffs[264]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X38_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_82_sm1|holdff
--operation mode is normal

X38_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[82], VCC);


--B1_acq_trigger_in_reg[82] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]
--operation mode is normal

B1_acq_trigger_in_reg[82] = AMPP_FUNCTION(clk_i, HB1_cmd_data[6], VCC);


--X38L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_82_sm1|p_match_out~148
--operation mode is normal

X38L3 = AMPP_FUNCTION(Y1_dffs[265], Y1_dffs[264], X38_holdff, B1_acq_trigger_in_reg[82]);


--X38L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_82_sm1|p_match_out~104
--operation mode is normal

X38L2 = AMPP_FUNCTION(Y1_dffs[265], Y1_dffs[264], B1_acq_trigger_in_reg[82]);


--Y1_dffs[266] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[266]
--operation mode is normal

Y1_dffs[266]_lut_out = Y1_dffs[267];
Y1_dffs[266] = DFFEA(Y1_dffs[266]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[262] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[262]
--operation mode is normal

Y1_dffs[262]_lut_out = Y1_dffs[263];
Y1_dffs[262] = DFFEA(Y1_dffs[262]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[261] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[261]
--operation mode is normal

Y1_dffs[261]_lut_out = Y1_dffs[262];
Y1_dffs[261] = DFFEA(Y1_dffs[261]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X28_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_81_sm1|holdff
--operation mode is normal

X28_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[81], VCC);


--B1_acq_trigger_in_reg[81] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81]
--operation mode is normal

B1_acq_trigger_in_reg[81] = AMPP_FUNCTION(clk_i, HB1_cmd_data[5], VCC);


--X28L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_81_sm1|p_match_out~148
--operation mode is normal

X28L3 = AMPP_FUNCTION(Y1_dffs[262], Y1_dffs[261], X28_holdff, B1_acq_trigger_in_reg[81]);


--X28L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_81_sm1|p_match_out~104
--operation mode is normal

X28L2 = AMPP_FUNCTION(Y1_dffs[262], Y1_dffs[261], B1_acq_trigger_in_reg[81]);


--Y1_dffs[263] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[263]
--operation mode is normal

Y1_dffs[263]_lut_out = Y1_dffs[264];
Y1_dffs[263] = DFFEA(Y1_dffs[263]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[259] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[259]
--operation mode is normal

Y1_dffs[259]_lut_out = Y1_dffs[260];
Y1_dffs[259] = DFFEA(Y1_dffs[259]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[258] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[258]
--operation mode is normal

Y1_dffs[258]_lut_out = Y1_dffs[259];
Y1_dffs[258] = DFFEA(Y1_dffs[258]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X18_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_80_sm1|holdff
--operation mode is normal

X18_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[80], VCC);


--B1_acq_trigger_in_reg[80] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[80]
--operation mode is normal

B1_acq_trigger_in_reg[80] = AMPP_FUNCTION(clk_i, HB1_cmd_data[4], VCC);


--X18L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_80_sm1|p_match_out~148
--operation mode is normal

X18L3 = AMPP_FUNCTION(Y1_dffs[259], Y1_dffs[258], X18_holdff, B1_acq_trigger_in_reg[80]);


--X18L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_80_sm1|p_match_out~104
--operation mode is normal

X18L2 = AMPP_FUNCTION(Y1_dffs[259], Y1_dffs[258], B1_acq_trigger_in_reg[80]);


--Y1_dffs[260] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[260]
--operation mode is normal

Y1_dffs[260]_lut_out = Y1_dffs[261];
Y1_dffs[260] = DFFEA(Y1_dffs[260]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[256] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[256]
--operation mode is normal

Y1_dffs[256]_lut_out = Y1_dffs[257];
Y1_dffs[256] = DFFEA(Y1_dffs[256]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[255] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[255]
--operation mode is normal

Y1_dffs[255]_lut_out = Y1_dffs[256];
Y1_dffs[255] = DFFEA(Y1_dffs[255]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X08_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_79_sm1|holdff
--operation mode is normal

X08_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[79], VCC);


--B1_acq_trigger_in_reg[79] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[79]
--operation mode is normal

B1_acq_trigger_in_reg[79] = AMPP_FUNCTION(clk_i, HB1_cmd_data[3], VCC);


--X08L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_79_sm1|p_match_out~148
--operation mode is normal

X08L3 = AMPP_FUNCTION(Y1_dffs[256], Y1_dffs[255], X08_holdff, B1_acq_trigger_in_reg[79]);


--X08L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_79_sm1|p_match_out~104
--operation mode is normal

X08L2 = AMPP_FUNCTION(Y1_dffs[256], Y1_dffs[255], B1_acq_trigger_in_reg[79]);


--Y1_dffs[257] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[257]
--operation mode is normal

Y1_dffs[257]_lut_out = Y1_dffs[258];
Y1_dffs[257] = DFFEA(Y1_dffs[257]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[277] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[277]
--operation mode is normal

Y1_dffs[277]_lut_out = Y1_dffs[278];
Y1_dffs[277] = DFFEA(Y1_dffs[277]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[276] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[276]
--operation mode is normal

Y1_dffs[276]_lut_out = Y1_dffs[277];
Y1_dffs[276] = DFFEA(Y1_dffs[276]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X78_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_86_sm1|holdff
--operation mode is normal

X78_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[86], VCC);


--B1_acq_trigger_in_reg[86] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86]
--operation mode is normal

B1_acq_trigger_in_reg[86] = AMPP_FUNCTION(clk_i, HB1L5952, VCC);


--X78L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_86_sm1|p_match_out~148
--operation mode is normal

X78L3 = AMPP_FUNCTION(Y1_dffs[277], Y1_dffs[276], X78_holdff, B1_acq_trigger_in_reg[86]);


--X78L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_86_sm1|p_match_out~104
--operation mode is normal

X78L2 = AMPP_FUNCTION(Y1_dffs[277], Y1_dffs[276], B1_acq_trigger_in_reg[86]);


--Y1_dffs[278] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[278]
--operation mode is normal

Y1_dffs[278]_lut_out = Y1_dffs[279];
Y1_dffs[278] = DFFEA(Y1_dffs[278]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[274] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[274]
--operation mode is normal

Y1_dffs[274]_lut_out = Y1_dffs[275];
Y1_dffs[274] = DFFEA(Y1_dffs[274]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[273] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[273]
--operation mode is normal

Y1_dffs[273]_lut_out = Y1_dffs[274];
Y1_dffs[273] = DFFEA(Y1_dffs[273]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X68_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_85_sm1|holdff
--operation mode is normal

X68_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[85], VCC);


--B1_acq_trigger_in_reg[85] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[85]
--operation mode is normal

B1_acq_trigger_in_reg[85] = AMPP_FUNCTION(clk_i, HB1_cmd_data[9], VCC);


--X68L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_85_sm1|p_match_out~148
--operation mode is normal

X68L3 = AMPP_FUNCTION(Y1_dffs[274], Y1_dffs[273], X68_holdff, B1_acq_trigger_in_reg[85]);


--X68L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_85_sm1|p_match_out~104
--operation mode is normal

X68L2 = AMPP_FUNCTION(Y1_dffs[274], Y1_dffs[273], B1_acq_trigger_in_reg[85]);


--Y1_dffs[275] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[275]
--operation mode is normal

Y1_dffs[275]_lut_out = Y1_dffs[276];
Y1_dffs[275] = DFFEA(Y1_dffs[275]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[271] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[271]
--operation mode is normal

Y1_dffs[271]_lut_out = Y1_dffs[272];
Y1_dffs[271] = DFFEA(Y1_dffs[271]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[270] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[270]
--operation mode is normal

Y1_dffs[270]_lut_out = Y1_dffs[271];
Y1_dffs[270] = DFFEA(Y1_dffs[270]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X58_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_84_sm1|holdff
--operation mode is normal

X58_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[84], VCC);


--B1_acq_trigger_in_reg[84] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[84]
--operation mode is normal

B1_acq_trigger_in_reg[84] = AMPP_FUNCTION(clk_i, HB1_cmd_data[8], VCC);


--X58L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_84_sm1|p_match_out~148
--operation mode is normal

X58L3 = AMPP_FUNCTION(Y1_dffs[271], Y1_dffs[270], X58_holdff, B1_acq_trigger_in_reg[84]);


--X58L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_84_sm1|p_match_out~104
--operation mode is normal

X58L2 = AMPP_FUNCTION(Y1_dffs[271], Y1_dffs[270], B1_acq_trigger_in_reg[84]);


--Y1_dffs[272] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[272]
--operation mode is normal

Y1_dffs[272]_lut_out = Y1_dffs[273];
Y1_dffs[272] = DFFEA(Y1_dffs[272]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[268] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[268]
--operation mode is normal

Y1_dffs[268]_lut_out = Y1_dffs[269];
Y1_dffs[268] = DFFEA(Y1_dffs[268]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[267] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[267]
--operation mode is normal

Y1_dffs[267]_lut_out = Y1_dffs[268];
Y1_dffs[267] = DFFEA(Y1_dffs[267]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X48_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_83_sm1|holdff
--operation mode is normal

X48_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[83], VCC);


--B1_acq_trigger_in_reg[83] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]
--operation mode is normal

B1_acq_trigger_in_reg[83] = AMPP_FUNCTION(clk_i, HB1_cmd_data[7], VCC);


--X48L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_83_sm1|p_match_out~148
--operation mode is normal

X48L3 = AMPP_FUNCTION(Y1_dffs[268], Y1_dffs[267], X48_holdff, B1_acq_trigger_in_reg[83]);


--X48L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_83_sm1|p_match_out~104
--operation mode is normal

X48L2 = AMPP_FUNCTION(Y1_dffs[268], Y1_dffs[267], B1_acq_trigger_in_reg[83]);


--Y1_dffs[269] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[269]
--operation mode is normal

Y1_dffs[269]_lut_out = Y1_dffs[270];
Y1_dffs[269] = DFFEA(Y1_dffs[269]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[289] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[289]
--operation mode is normal

Y1_dffs[289]_lut_out = Y1_dffs[290];
Y1_dffs[289] = DFFEA(Y1_dffs[289]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[288] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[288]
--operation mode is normal

Y1_dffs[288]_lut_out = Y1_dffs[289];
Y1_dffs[288] = DFFEA(Y1_dffs[288]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X19_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_90_sm1|holdff
--operation mode is normal

X19_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[90], VCC);


--B1_acq_trigger_in_reg[90] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[90]
--operation mode is normal

B1_acq_trigger_in_reg[90] = AMPP_FUNCTION(clk_i, HB1_current_state[3], VCC);


--X19L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_90_sm1|p_match_out~148
--operation mode is normal

X19L3 = AMPP_FUNCTION(Y1_dffs[289], Y1_dffs[288], X19_holdff, B1_acq_trigger_in_reg[90]);


--X19L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_90_sm1|p_match_out~104
--operation mode is normal

X19L2 = AMPP_FUNCTION(Y1_dffs[289], Y1_dffs[288], B1_acq_trigger_in_reg[90]);


--Y1_dffs[290] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[290]
--operation mode is normal

Y1_dffs[290]_lut_out = Y1_dffs[291];
Y1_dffs[290] = DFFEA(Y1_dffs[290]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[286] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[286]
--operation mode is normal

Y1_dffs[286]_lut_out = Y1_dffs[287];
Y1_dffs[286] = DFFEA(Y1_dffs[286]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[285] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[285]
--operation mode is normal

Y1_dffs[285]_lut_out = Y1_dffs[286];
Y1_dffs[285] = DFFEA(Y1_dffs[285]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X09_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_89_sm1|holdff
--operation mode is normal

X09_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[89], VCC);


--B1_acq_trigger_in_reg[89] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89]
--operation mode is normal

B1_acq_trigger_in_reg[89] = AMPP_FUNCTION(clk_i, HB1_current_state[2], VCC);


--X09L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_89_sm1|p_match_out~148
--operation mode is normal

X09L3 = AMPP_FUNCTION(Y1_dffs[286], Y1_dffs[285], X09_holdff, B1_acq_trigger_in_reg[89]);


--X09L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_89_sm1|p_match_out~104
--operation mode is normal

X09L2 = AMPP_FUNCTION(Y1_dffs[286], Y1_dffs[285], B1_acq_trigger_in_reg[89]);


--Y1_dffs[287] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[287]
--operation mode is normal

Y1_dffs[287]_lut_out = Y1_dffs[288];
Y1_dffs[287] = DFFEA(Y1_dffs[287]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[283] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[283]
--operation mode is normal

Y1_dffs[283]_lut_out = Y1_dffs[284];
Y1_dffs[283] = DFFEA(Y1_dffs[283]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[282] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[282]
--operation mode is normal

Y1_dffs[282]_lut_out = Y1_dffs[283];
Y1_dffs[282] = DFFEA(Y1_dffs[282]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X98_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_88_sm1|holdff
--operation mode is normal

X98_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[88], VCC);


--B1_acq_trigger_in_reg[88] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]
--operation mode is normal

B1_acq_trigger_in_reg[88] = AMPP_FUNCTION(clk_i, HB1_current_state[1], VCC);


--X98L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_88_sm1|p_match_out~148
--operation mode is normal

X98L3 = AMPP_FUNCTION(Y1_dffs[283], Y1_dffs[282], X98_holdff, B1_acq_trigger_in_reg[88]);


--X98L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_88_sm1|p_match_out~104
--operation mode is normal

X98L2 = AMPP_FUNCTION(Y1_dffs[283], Y1_dffs[282], B1_acq_trigger_in_reg[88]);


--Y1_dffs[284] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[284]
--operation mode is normal

Y1_dffs[284]_lut_out = Y1_dffs[285];
Y1_dffs[284] = DFFEA(Y1_dffs[284]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[280] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[280]
--operation mode is normal

Y1_dffs[280]_lut_out = Y1_dffs[281];
Y1_dffs[280] = DFFEA(Y1_dffs[280]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[279] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[279]
--operation mode is normal

Y1_dffs[279]_lut_out = Y1_dffs[280];
Y1_dffs[279] = DFFEA(Y1_dffs[279]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X88_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_87_sm1|holdff
--operation mode is normal

X88_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[87], VCC);


--B1_acq_trigger_in_reg[87] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[87]
--operation mode is normal

B1_acq_trigger_in_reg[87] = AMPP_FUNCTION(clk_i, HB1_current_state[0], VCC);


--X88L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_87_sm1|p_match_out~148
--operation mode is normal

X88L3 = AMPP_FUNCTION(Y1_dffs[280], Y1_dffs[279], X88_holdff, B1_acq_trigger_in_reg[87]);


--X88L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_87_sm1|p_match_out~104
--operation mode is normal

X88L2 = AMPP_FUNCTION(Y1_dffs[280], Y1_dffs[279], B1_acq_trigger_in_reg[87]);


--Y1_dffs[281] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[281]
--operation mode is normal

Y1_dffs[281]_lut_out = Y1_dffs[282];
Y1_dffs[281] = DFFEA(Y1_dffs[281]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[301] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[301]
--operation mode is normal

Y1_dffs[301]_lut_out = Y1_dffs[302];
Y1_dffs[301] = DFFEA(Y1_dffs[301]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[300] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[300]
--operation mode is normal

Y1_dffs[300]_lut_out = Y1_dffs[301];
Y1_dffs[300] = DFFEA(Y1_dffs[300]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X59_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_94_sm1|holdff
--operation mode is normal

X59_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[94], VCC);


--B1_acq_trigger_in_reg[94] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[94]
--operation mode is normal

B1_acq_trigger_in_reg[94] = AMPP_FUNCTION(clk_i, HB1_param_id[0], VCC);


--X59L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_94_sm1|p_match_out~148
--operation mode is normal

X59L3 = AMPP_FUNCTION(Y1_dffs[301], Y1_dffs[300], X59_holdff, B1_acq_trigger_in_reg[94]);


--X59L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_94_sm1|p_match_out~104
--operation mode is normal

X59L2 = AMPP_FUNCTION(Y1_dffs[301], Y1_dffs[300], B1_acq_trigger_in_reg[94]);


--Y1_dffs[302] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[302]
--operation mode is normal

Y1_dffs[302]_lut_out = Y1_dffs[303];
Y1_dffs[302] = DFFEA(Y1_dffs[302]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[298] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[298]
--operation mode is normal

Y1_dffs[298]_lut_out = Y1_dffs[299];
Y1_dffs[298] = DFFEA(Y1_dffs[298]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[297] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[297]
--operation mode is normal

Y1_dffs[297]_lut_out = Y1_dffs[298];
Y1_dffs[297] = DFFEA(Y1_dffs[297]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X49_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_93_sm1|holdff
--operation mode is normal

X49_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[93], VCC);


--B1_acq_trigger_in_reg[93] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[93]
--operation mode is normal

B1_acq_trigger_in_reg[93] = AMPP_FUNCTION(clk_i, HB1L3952, HB1_current_state[2], HB1_current_state[1], HB1_current_state[0], VCC);


--X49L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_93_sm1|p_match_out~148
--operation mode is normal

X49L3 = AMPP_FUNCTION(Y1_dffs[298], Y1_dffs[297], X49_holdff, B1_acq_trigger_in_reg[93]);


--X49L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_93_sm1|p_match_out~104
--operation mode is normal

X49L2 = AMPP_FUNCTION(Y1_dffs[298], Y1_dffs[297], B1_acq_trigger_in_reg[93]);


--Y1_dffs[299] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[299]
--operation mode is normal

Y1_dffs[299]_lut_out = Y1_dffs[300];
Y1_dffs[299] = DFFEA(Y1_dffs[299]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[295] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[295]
--operation mode is normal

Y1_dffs[295]_lut_out = Y1_dffs[296];
Y1_dffs[295] = DFFEA(Y1_dffs[295]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[294] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[294]
--operation mode is normal

Y1_dffs[294]_lut_out = Y1_dffs[295];
Y1_dffs[294] = DFFEA(Y1_dffs[294]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X39_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_92_sm1|holdff
--operation mode is normal

X39_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[92], VCC);


--B1_acq_trigger_in_reg[92] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92]
--operation mode is normal

B1_acq_trigger_in_reg[92] = AMPP_FUNCTION(clk_i, HB1_current_state[5], VCC);


--X39L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_92_sm1|p_match_out~148
--operation mode is normal

X39L3 = AMPP_FUNCTION(Y1_dffs[295], Y1_dffs[294], X39_holdff, B1_acq_trigger_in_reg[92]);


--X39L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_92_sm1|p_match_out~104
--operation mode is normal

X39L2 = AMPP_FUNCTION(Y1_dffs[295], Y1_dffs[294], B1_acq_trigger_in_reg[92]);


--Y1_dffs[296] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[296]
--operation mode is normal

Y1_dffs[296]_lut_out = Y1_dffs[297];
Y1_dffs[296] = DFFEA(Y1_dffs[296]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[292] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[292]
--operation mode is normal

Y1_dffs[292]_lut_out = Y1_dffs[293];
Y1_dffs[292] = DFFEA(Y1_dffs[292]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[291] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[291]
--operation mode is normal

Y1_dffs[291]_lut_out = Y1_dffs[292];
Y1_dffs[291] = DFFEA(Y1_dffs[291]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X29_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_91_sm1|holdff
--operation mode is normal

X29_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[91], VCC);


--B1_acq_trigger_in_reg[91] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]
--operation mode is normal

B1_acq_trigger_in_reg[91] = AMPP_FUNCTION(clk_i, HB1_current_state[4], VCC);


--X29L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_91_sm1|p_match_out~148
--operation mode is normal

X29L3 = AMPP_FUNCTION(Y1_dffs[292], Y1_dffs[291], X29_holdff, B1_acq_trigger_in_reg[91]);


--X29L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_91_sm1|p_match_out~104
--operation mode is normal

X29L2 = AMPP_FUNCTION(Y1_dffs[292], Y1_dffs[291], B1_acq_trigger_in_reg[91]);


--Y1_dffs[293] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[293]
--operation mode is normal

Y1_dffs[293]_lut_out = Y1_dffs[294];
Y1_dffs[293] = DFFEA(Y1_dffs[293]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[313] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[313]
--operation mode is normal

Y1_dffs[313]_lut_out = Y1_dffs[314];
Y1_dffs[313] = DFFEA(Y1_dffs[313]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[312] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[312]
--operation mode is normal

Y1_dffs[312]_lut_out = Y1_dffs[313];
Y1_dffs[312] = DFFEA(Y1_dffs[312]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X99_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_98_sm1|holdff
--operation mode is normal

X99_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[98], VCC);


--B1_acq_trigger_in_reg[98] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[98]
--operation mode is normal

B1_acq_trigger_in_reg[98] = AMPP_FUNCTION(clk_i, HB1_param_id[13], VCC);


--X99L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_98_sm1|p_match_out~148
--operation mode is normal

X99L3 = AMPP_FUNCTION(Y1_dffs[313], Y1_dffs[312], X99_holdff, B1_acq_trigger_in_reg[98]);


--X99L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_98_sm1|p_match_out~104
--operation mode is normal

X99L2 = AMPP_FUNCTION(Y1_dffs[313], Y1_dffs[312], B1_acq_trigger_in_reg[98]);


--Y1_dffs[314] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[314]
--operation mode is normal

Y1_dffs[314]_lut_out = Y1_dffs[315];
Y1_dffs[314] = DFFEA(Y1_dffs[314]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[310] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[310]
--operation mode is normal

Y1_dffs[310]_lut_out = Y1_dffs[311];
Y1_dffs[310] = DFFEA(Y1_dffs[310]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[309] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[309]
--operation mode is normal

Y1_dffs[309]_lut_out = Y1_dffs[310];
Y1_dffs[309] = DFFEA(Y1_dffs[309]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X89_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_97_sm1|holdff
--operation mode is normal

X89_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[97], VCC);


--B1_acq_trigger_in_reg[97] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[97]
--operation mode is normal

B1_acq_trigger_in_reg[97] = AMPP_FUNCTION(clk_i, HB1_param_id[12], VCC);


--X89L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_97_sm1|p_match_out~148
--operation mode is normal

X89L3 = AMPP_FUNCTION(Y1_dffs[310], Y1_dffs[309], X89_holdff, B1_acq_trigger_in_reg[97]);


--X89L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_97_sm1|p_match_out~104
--operation mode is normal

X89L2 = AMPP_FUNCTION(Y1_dffs[310], Y1_dffs[309], B1_acq_trigger_in_reg[97]);


--Y1_dffs[311] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[311]
--operation mode is normal

Y1_dffs[311]_lut_out = Y1_dffs[312];
Y1_dffs[311] = DFFEA(Y1_dffs[311]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[307] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[307]
--operation mode is normal

Y1_dffs[307]_lut_out = Y1_dffs[308];
Y1_dffs[307] = DFFEA(Y1_dffs[307]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[306] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[306]
--operation mode is normal

Y1_dffs[306]_lut_out = Y1_dffs[307];
Y1_dffs[306] = DFFEA(Y1_dffs[306]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X79_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_96_sm1|holdff
--operation mode is normal

X79_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[96], VCC);


--B1_acq_trigger_in_reg[96] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96]
--operation mode is normal

B1_acq_trigger_in_reg[96] = AMPP_FUNCTION(clk_i, HB1_param_id[11], VCC);


--X79L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_96_sm1|p_match_out~148
--operation mode is normal

X79L3 = AMPP_FUNCTION(Y1_dffs[307], Y1_dffs[306], X79_holdff, B1_acq_trigger_in_reg[96]);


--X79L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_96_sm1|p_match_out~104
--operation mode is normal

X79L2 = AMPP_FUNCTION(Y1_dffs[307], Y1_dffs[306], B1_acq_trigger_in_reg[96]);


--Y1_dffs[308] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[308]
--operation mode is normal

Y1_dffs[308]_lut_out = Y1_dffs[309];
Y1_dffs[308] = DFFEA(Y1_dffs[308]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[304] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[304]
--operation mode is normal

Y1_dffs[304]_lut_out = Y1_dffs[305];
Y1_dffs[304] = DFFEA(Y1_dffs[304]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[303] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[303]
--operation mode is normal

Y1_dffs[303]_lut_out = Y1_dffs[304];
Y1_dffs[303] = DFFEA(Y1_dffs[303]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X69_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_95_sm1|holdff
--operation mode is normal

X69_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[95], VCC);


--B1_acq_trigger_in_reg[95] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[95]
--operation mode is normal

B1_acq_trigger_in_reg[95] = AMPP_FUNCTION(clk_i, HB1_param_id[10], VCC);


--X69L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_95_sm1|p_match_out~148
--operation mode is normal

X69L3 = AMPP_FUNCTION(Y1_dffs[304], Y1_dffs[303], X69_holdff, B1_acq_trigger_in_reg[95]);


--X69L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_95_sm1|p_match_out~104
--operation mode is normal

X69L2 = AMPP_FUNCTION(Y1_dffs[304], Y1_dffs[303], B1_acq_trigger_in_reg[95]);


--Y1_dffs[305] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[305]
--operation mode is normal

Y1_dffs[305]_lut_out = Y1_dffs[306];
Y1_dffs[305] = DFFEA(Y1_dffs[305]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[325] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[325]
--operation mode is normal

Y1_dffs[325]_lut_out = Y1_dffs[326];
Y1_dffs[325] = DFFEA(Y1_dffs[325]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[324] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[324]
--operation mode is normal

Y1_dffs[324]_lut_out = Y1_dffs[325];
Y1_dffs[324] = DFFEA(Y1_dffs[324]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X301_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_102_sm1|holdff
--operation mode is normal

X301_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[102], VCC);


--B1_acq_trigger_in_reg[102] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102]
--operation mode is normal

B1_acq_trigger_in_reg[102] = AMPP_FUNCTION(clk_i, HB1_param_id[2], VCC);


--X301L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_102_sm1|p_match_out~148
--operation mode is normal

X301L3 = AMPP_FUNCTION(Y1_dffs[325], Y1_dffs[324], X301_holdff, B1_acq_trigger_in_reg[102]);


--X301L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_102_sm1|p_match_out~104
--operation mode is normal

X301L2 = AMPP_FUNCTION(Y1_dffs[325], Y1_dffs[324], B1_acq_trigger_in_reg[102]);


--Y1_dffs[326] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[326]
--operation mode is normal

Y1_dffs[326]_lut_out = Y1_dffs[327];
Y1_dffs[326] = DFFEA(Y1_dffs[326]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[322] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[322]
--operation mode is normal

Y1_dffs[322]_lut_out = Y1_dffs[323];
Y1_dffs[322] = DFFEA(Y1_dffs[322]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[321] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[321]
--operation mode is normal

Y1_dffs[321]_lut_out = Y1_dffs[322];
Y1_dffs[321] = DFFEA(Y1_dffs[321]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X201_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_101_sm1|holdff
--operation mode is normal

X201_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[101], VCC);


--B1_acq_trigger_in_reg[101] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[101]
--operation mode is normal

B1_acq_trigger_in_reg[101] = AMPP_FUNCTION(clk_i, HB1_param_id[1], VCC);


--X201L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_101_sm1|p_match_out~148
--operation mode is normal

X201L3 = AMPP_FUNCTION(Y1_dffs[322], Y1_dffs[321], X201_holdff, B1_acq_trigger_in_reg[101]);


--X201L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_101_sm1|p_match_out~104
--operation mode is normal

X201L2 = AMPP_FUNCTION(Y1_dffs[322], Y1_dffs[321], B1_acq_trigger_in_reg[101]);


--Y1_dffs[323] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[323]
--operation mode is normal

Y1_dffs[323]_lut_out = Y1_dffs[324];
Y1_dffs[323] = DFFEA(Y1_dffs[323]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[319] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[319]
--operation mode is normal

Y1_dffs[319]_lut_out = Y1_dffs[320];
Y1_dffs[319] = DFFEA(Y1_dffs[319]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[318] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[318]
--operation mode is normal

Y1_dffs[318]_lut_out = Y1_dffs[319];
Y1_dffs[318] = DFFEA(Y1_dffs[318]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X101_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_100_sm1|holdff
--operation mode is normal

X101_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[100], VCC);


--B1_acq_trigger_in_reg[100] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[100]
--operation mode is normal

B1_acq_trigger_in_reg[100] = AMPP_FUNCTION(clk_i, HB1_param_id[15], VCC);


--X101L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_100_sm1|p_match_out~148
--operation mode is normal

X101L3 = AMPP_FUNCTION(Y1_dffs[319], Y1_dffs[318], X101_holdff, B1_acq_trigger_in_reg[100]);


--X101L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_100_sm1|p_match_out~104
--operation mode is normal

X101L2 = AMPP_FUNCTION(Y1_dffs[319], Y1_dffs[318], B1_acq_trigger_in_reg[100]);


--Y1_dffs[320] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[320]
--operation mode is normal

Y1_dffs[320]_lut_out = Y1_dffs[321];
Y1_dffs[320] = DFFEA(Y1_dffs[320]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[316] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[316]
--operation mode is normal

Y1_dffs[316]_lut_out = Y1_dffs[317];
Y1_dffs[316] = DFFEA(Y1_dffs[316]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[315] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[315]
--operation mode is normal

Y1_dffs[315]_lut_out = Y1_dffs[316];
Y1_dffs[315] = DFFEA(Y1_dffs[315]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X001_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_99_sm1|holdff
--operation mode is normal

X001_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[99], VCC);


--B1_acq_trigger_in_reg[99] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[99]
--operation mode is normal

B1_acq_trigger_in_reg[99] = AMPP_FUNCTION(clk_i, HB1_param_id[14], VCC);


--X001L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_99_sm1|p_match_out~148
--operation mode is normal

X001L3 = AMPP_FUNCTION(Y1_dffs[316], Y1_dffs[315], X001_holdff, B1_acq_trigger_in_reg[99]);


--X001L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_99_sm1|p_match_out~104
--operation mode is normal

X001L2 = AMPP_FUNCTION(Y1_dffs[316], Y1_dffs[315], B1_acq_trigger_in_reg[99]);


--Y1_dffs[317] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[317]
--operation mode is normal

Y1_dffs[317]_lut_out = Y1_dffs[318];
Y1_dffs[317] = DFFEA(Y1_dffs[317]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[337] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[337]
--operation mode is normal

Y1_dffs[337]_lut_out = Y1_dffs[338];
Y1_dffs[337] = DFFEA(Y1_dffs[337]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[336] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[336]
--operation mode is normal

Y1_dffs[336]_lut_out = Y1_dffs[337];
Y1_dffs[336] = DFFEA(Y1_dffs[336]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X701_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_106_sm1|holdff
--operation mode is normal

X701_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[106], VCC);


--B1_acq_trigger_in_reg[106] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[106]
--operation mode is normal

B1_acq_trigger_in_reg[106] = AMPP_FUNCTION(clk_i, HB1_param_id[6], VCC);


--X701L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_106_sm1|p_match_out~148
--operation mode is normal

X701L3 = AMPP_FUNCTION(Y1_dffs[337], Y1_dffs[336], X701_holdff, B1_acq_trigger_in_reg[106]);


--X701L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_106_sm1|p_match_out~104
--operation mode is normal

X701L2 = AMPP_FUNCTION(Y1_dffs[337], Y1_dffs[336], B1_acq_trigger_in_reg[106]);


--Y1_dffs[338] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[338]
--operation mode is normal

Y1_dffs[338]_lut_out = Y1_dffs[339];
Y1_dffs[338] = DFFEA(Y1_dffs[338]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[334] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[334]
--operation mode is normal

Y1_dffs[334]_lut_out = Y1_dffs[335];
Y1_dffs[334] = DFFEA(Y1_dffs[334]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[333] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[333]
--operation mode is normal

Y1_dffs[333]_lut_out = Y1_dffs[334];
Y1_dffs[333] = DFFEA(Y1_dffs[333]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X601_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_105_sm1|holdff
--operation mode is normal

X601_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[105], VCC);


--B1_acq_trigger_in_reg[105] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105]
--operation mode is normal

B1_acq_trigger_in_reg[105] = AMPP_FUNCTION(clk_i, HB1_param_id[5], VCC);


--X601L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_105_sm1|p_match_out~148
--operation mode is normal

X601L3 = AMPP_FUNCTION(Y1_dffs[334], Y1_dffs[333], X601_holdff, B1_acq_trigger_in_reg[105]);


--X601L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_105_sm1|p_match_out~104
--operation mode is normal

X601L2 = AMPP_FUNCTION(Y1_dffs[334], Y1_dffs[333], B1_acq_trigger_in_reg[105]);


--Y1_dffs[335] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[335]
--operation mode is normal

Y1_dffs[335]_lut_out = Y1_dffs[336];
Y1_dffs[335] = DFFEA(Y1_dffs[335]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[331] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[331]
--operation mode is normal

Y1_dffs[331]_lut_out = Y1_dffs[332];
Y1_dffs[331] = DFFEA(Y1_dffs[331]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[330] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[330]
--operation mode is normal

Y1_dffs[330]_lut_out = Y1_dffs[331];
Y1_dffs[330] = DFFEA(Y1_dffs[330]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X501_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_104_sm1|holdff
--operation mode is normal

X501_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[104], VCC);


--B1_acq_trigger_in_reg[104] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[104]
--operation mode is normal

B1_acq_trigger_in_reg[104] = AMPP_FUNCTION(clk_i, HB1_param_id[4], VCC);


--X501L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_104_sm1|p_match_out~148
--operation mode is normal

X501L3 = AMPP_FUNCTION(Y1_dffs[331], Y1_dffs[330], X501_holdff, B1_acq_trigger_in_reg[104]);


--X501L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_104_sm1|p_match_out~104
--operation mode is normal

X501L2 = AMPP_FUNCTION(Y1_dffs[331], Y1_dffs[330], B1_acq_trigger_in_reg[104]);


--Y1_dffs[332] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[332]
--operation mode is normal

Y1_dffs[332]_lut_out = Y1_dffs[333];
Y1_dffs[332] = DFFEA(Y1_dffs[332]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[328] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[328]
--operation mode is normal

Y1_dffs[328]_lut_out = Y1_dffs[329];
Y1_dffs[328] = DFFEA(Y1_dffs[328]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[327] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[327]
--operation mode is normal

Y1_dffs[327]_lut_out = Y1_dffs[328];
Y1_dffs[327] = DFFEA(Y1_dffs[327]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X401_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_103_sm1|holdff
--operation mode is normal

X401_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[103], VCC);


--B1_acq_trigger_in_reg[103] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[103]
--operation mode is normal

B1_acq_trigger_in_reg[103] = AMPP_FUNCTION(clk_i, HB1_param_id[3], VCC);


--X401L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_103_sm1|p_match_out~148
--operation mode is normal

X401L3 = AMPP_FUNCTION(Y1_dffs[328], Y1_dffs[327], X401_holdff, B1_acq_trigger_in_reg[103]);


--X401L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_103_sm1|p_match_out~104
--operation mode is normal

X401L2 = AMPP_FUNCTION(Y1_dffs[328], Y1_dffs[327], B1_acq_trigger_in_reg[103]);


--Y1_dffs[329] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[329]
--operation mode is normal

Y1_dffs[329]_lut_out = Y1_dffs[330];
Y1_dffs[329] = DFFEA(Y1_dffs[329]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[343] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[343]
--operation mode is normal

Y1_dffs[343]_lut_out = Y1_dffs[344];
Y1_dffs[343] = DFFEA(Y1_dffs[343]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[342] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[342]
--operation mode is normal

Y1_dffs[342]_lut_out = Y1_dffs[343];
Y1_dffs[342] = DFFEA(Y1_dffs[342]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X901_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_108_sm1|holdff
--operation mode is normal

X901_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[108], VCC);


--B1_acq_trigger_in_reg[108] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[108]
--operation mode is normal

B1_acq_trigger_in_reg[108] = AMPP_FUNCTION(clk_i, HB1_param_id[8], VCC);


--X901L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_108_sm1|p_match_out~148
--operation mode is normal

X901L3 = AMPP_FUNCTION(Y1_dffs[343], Y1_dffs[342], X901_holdff, B1_acq_trigger_in_reg[108]);


--X901L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_108_sm1|p_match_out~104
--operation mode is normal

X901L2 = AMPP_FUNCTION(Y1_dffs[343], Y1_dffs[342], B1_acq_trigger_in_reg[108]);


--Y1_dffs[344] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[344]
--operation mode is normal

Y1_dffs[344]_lut_out = Y1_dffs[345];
Y1_dffs[344] = DFFEA(Y1_dffs[344]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[346] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[346]
--operation mode is normal

Y1_dffs[346]_lut_out = Y1_dffs[347];
Y1_dffs[346] = DFFEA(Y1_dffs[346]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[345] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[345]
--operation mode is normal

Y1_dffs[345]_lut_out = Y1_dffs[346];
Y1_dffs[345] = DFFEA(Y1_dffs[345]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X011_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_109_sm1|holdff
--operation mode is normal

X011_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[109], VCC);


--B1_acq_trigger_in_reg[109] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[109]
--operation mode is normal

B1_acq_trigger_in_reg[109] = AMPP_FUNCTION(clk_i, HB1_param_id[9], VCC);


--X011L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_109_sm1|p_match_out~148
--operation mode is normal

X011L3 = AMPP_FUNCTION(Y1_dffs[346], Y1_dffs[345], X011_holdff, B1_acq_trigger_in_reg[109]);


--X011L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_109_sm1|p_match_out~104
--operation mode is normal

X011L2 = AMPP_FUNCTION(Y1_dffs[346], Y1_dffs[345], B1_acq_trigger_in_reg[109]);


--Y1_dffs[347] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[347]
--operation mode is normal

Y1_dffs[347]_lut_out = Y1_dffs[348];
Y1_dffs[347] = DFFEA(Y1_dffs[347]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[340] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[340]
--operation mode is normal

Y1_dffs[340]_lut_out = Y1_dffs[341];
Y1_dffs[340] = DFFEA(Y1_dffs[340]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[339] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[339]
--operation mode is normal

Y1_dffs[339]_lut_out = Y1_dffs[340];
Y1_dffs[339] = DFFEA(Y1_dffs[339]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--X801_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_107_sm1|holdff
--operation mode is normal

X801_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[107], VCC);


--B1_acq_trigger_in_reg[107] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[107]
--operation mode is normal

B1_acq_trigger_in_reg[107] = AMPP_FUNCTION(clk_i, HB1_param_id[7], VCC);


--X801L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_107_sm1|p_match_out~148
--operation mode is normal

X801L3 = AMPP_FUNCTION(Y1_dffs[340], Y1_dffs[339], X801_holdff, B1_acq_trigger_in_reg[107]);


--X801L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_107_sm1|p_match_out~104
--operation mode is normal

X801L2 = AMPP_FUNCTION(Y1_dffs[340], Y1_dffs[339], B1_acq_trigger_in_reg[107]);


--Y1_dffs[341] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[341]
--operation mode is normal

Y1_dffs[341]_lut_out = Y1_dffs[342];
Y1_dffs[341] = DFFEA(Y1_dffs[341]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[7]
--operation mode is normal

Y1_dffs[7]_lut_out = Y1_dffs[8];
Y1_dffs[7] = DFFEA(Y1_dffs[7]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--YB6L6Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[5]~reg0
--operation mode is normal

YB6L6Q = AMPP_FUNCTION(!A1L6, YB6L7Q, ZB1_state[4], YB6L6Q, F1L4, !F1L61, F1_IRSR_ENA);


--F1L41 is sld_hub:SLD_HUB_INST|IRSR_D[4]~82
--operation mode is normal

F1L41 = AMPP_FUNCTION(P1L3, YB6L5Q, F1L4);


--F1L91 is sld_hub:SLD_HUB_INST|i~26
--operation mode is normal

F1L91 = AMPP_FUNCTION(ZB1_state[5], F1_OK_TO_UPDATE_IR_Q, YB4L1Q);


--G1_WORD_SR[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]
--operation mode is normal

G1_WORD_SR[3] = AMPP_FUNCTION(!A1L3, G1L2, A1L5, altera_internal_jtag, !G1_clear_signal, V1L1);


--G1L3 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux_13_rtl_1041_rtl_1049~0
--operation mode is normal

G1L3 = AMPP_FUNCTION(N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3]);


--H1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status[1]~28
--operation mode is normal

H1L6 = AMPP_FUNCTION(S1L1Q, Y1_dffs[5]);


--H1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~68
--operation mode is normal

H1L3 = AMPP_FUNCTION(B1_run_instr_on, Y1_dffs[5], N3_cout, J1_is_max_write_address_ff);


--Y1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[9]
--operation mode is normal

Y1_dffs[9]_lut_out = Y1_dffs[10];
Y1_dffs[9] = DFFEA(Y1_dffs[9]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Q1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~11
--operation mode is normal

Q1L1 = AMPP_FUNCTION(Y1_dffs[9], Y1_dffs[7], N3_safe_q[1], N3_safe_q[3]);


--Y1_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[10]
--operation mode is normal

Y1_dffs[10]_lut_out = Y1_dffs[11];
Y1_dffs[10] = DFFEA(Y1_dffs[10]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[13] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[13]
--operation mode is normal

Y1_dffs[13]_lut_out = Y1_dffs[14];
Y1_dffs[13] = DFFEA(Y1_dffs[13]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Q1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~14
--operation mode is normal

Q1L2 = AMPP_FUNCTION(Y1_dffs[10], Y1_dffs[13], N3_safe_q[7], N3_safe_q[4]);


--Y1_dffs[12] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[12]
--operation mode is normal

Y1_dffs[12]_lut_out = Y1_dffs[13];
Y1_dffs[12] = DFFEA(Y1_dffs[12]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y1_dffs[14] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[14]
--operation mode is normal

Y1_dffs[14]_lut_out = Y1_dffs[15];
Y1_dffs[14] = DFFEA(Y1_dffs[14]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Q1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~19
--operation mode is normal

Q1L3 = AMPP_FUNCTION(Y1_dffs[12], Y1_dffs[14], N3_safe_q[8], N3_safe_q[6]);


--Y1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[8]
--operation mode is normal

Y1_dffs[8]_lut_out = Y1_dffs[9];
Y1_dffs[8] = DFFEA(Y1_dffs[8]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Q1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~26
--operation mode is normal

Q1L4 = AMPP_FUNCTION(Y1_dffs[8], Y1_dffs[6], N3_safe_q[0], N3_safe_q[2]);


--Q1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~41
--operation mode is normal

Q1L5 = AMPP_FUNCTION(Q1L1, Q1L2, Q1L3, Q1L4);


--Y1_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[11]
--operation mode is normal

Y1_dffs[11]_lut_out = Y1_dffs[12];
Y1_dffs[11] = DFFEA(Y1_dffs[11]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Q1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~51
--operation mode is normal

Q1L6 = AMPP_FUNCTION(Q1L5, Y1_dffs[11], N3_safe_q[5]);


--H1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~2
--operation mode is normal

H1L1 = AMPP_FUNCTION(H1L6, H1L3, P1L3, Q1L6);


--Y2_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]
--operation mode is normal

Y2_dffs[3]_lut_out = N3_safe_q[2] & (Y2_dffs[4] # A1L5) # !N3_safe_q[2] & Y2_dffs[4] & !A1L5;
Y2_dffs[3] = DFFEA(Y2_dffs[3]_lut_out, !A1L3, !B1_reset_all, , , , );


--G2_WORD_SR[3] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]
--operation mode is normal

G2_WORD_SR[3] = AMPP_FUNCTION(!A1L6, G2L2, ZB1_state[4], altera_internal_jtag, !G2_clear_signal, F1L02);


--A1L02Q is cmd_current_state~11
--operation mode is normal

A1L02Q_lut_out = A1L91Q;
A1L02Q = DFFEA(A1L02Q_lut_out, XB1__clk0, !rst_i, , , , );


--A1L81Q is cmd_current_state~9
--operation mode is normal

A1L81Q_lut_out = A1L07 # A1L001Q & !A1L101Q & !A1L71Q;
A1L81Q = DFFEA(A1L81Q_lut_out, XB1__clk0, !rst_i, , , , );


--A1L91Q is cmd_current_state~10
--operation mode is normal

A1L91Q_lut_out = A1L81Q;
A1L91Q = DFFEA(A1L91Q_lut_out, XB1__clk0, !rst_i, , , , );


--A1L59 is Select_129_rtl_0~78
--operation mode is normal

A1L59 = A1L02Q # A1L81Q # A1L91Q;


--A1L39 is Select_129_rtl_0~64
--operation mode is normal

A1L39 = A1L59 & (N6_safe_q[6] $ !N6_safe_q[7]);


--A1L73 is Mux_79_rtl_38_rtl_281_rtl_321~0
--operation mode is normal

A1L73 = N6_safe_q[2] & N6_safe_q[3] & (N6_safe_q[0] $ N6_safe_q[1]);


--A1L78 is Select_127_rtl_1~8
--operation mode is normal

A1L78 = A1L73 & N6_safe_q[4] & N6_safe_q[5] & N6_safe_q[7];


--A1L48 is Select_123_rtl_3~25
--operation mode is normal

A1L48 = !N6_safe_q[5] & !N6_safe_q[7];


--A1L19 is Select_127_rtl_1~196
--operation mode is normal

A1L19 = N6_safe_q[2] & N6_safe_q[4] & !N6_safe_q[1] & !N6_safe_q[3];


--A1L63 is Mux_79_rtl_35_rtl_277_rtl_317~0
--operation mode is normal

A1L63 = N6_safe_q[1] & N6_safe_q[2] & (!N6_safe_q[3] # !N6_safe_q[0]) # !N6_safe_q[1] & (N6_safe_q[2] $ N6_safe_q[3]);


--A1L98 is Select_127_rtl_1~15
--operation mode is normal

A1L98 = A1L19 & (A1L63 & !N6_safe_q[4] # !N6_safe_q[0]) # !A1L19 & A1L63 & !N6_safe_q[4];


--A1L88 is Select_127_rtl_1~14
--operation mode is normal

A1L88 = A1L39 & (A1L78 # A1L48 & A1L98);


--A1L09 is Select_127_rtl_1~180
--operation mode is normal

A1L09 = N6_safe_q[4] & N6_safe_q[5] & N6_safe_q[7];


--A1L49 is Select_129_rtl_0~65
--operation mode is normal

A1L49 = A1L09 & N6_safe_q[2] & N6_safe_q[3] & !N6_safe_q[1];


--A1L83 is Mux_80_rtl_30_rtl_274_rtl_314~0
--operation mode is normal

A1L83 = N6_safe_q[1] & (N6_safe_q[4] # N6_safe_q[3]) # !N6_safe_q[1] & (N6_safe_q[0] & N6_safe_q[4] # !N6_safe_q[0] & N6_safe_q[3]);


--A1L79 is Select_129_rtl_0~99
--operation mode is normal

A1L79 = !A1L83 & !N6_safe_q[2];


--A1L29 is Select_129_rtl_0~13
--operation mode is normal

A1L29 = A1L39 & (A1L49 # A1L48 & A1L79);


--A1L69 is Select_129_rtl_0~87
--operation mode is normal

A1L69 = N6_safe_q[3] & N6_safe_q[4] & N6_safe_q[5] & N6_safe_q[7];


--A1L67 is Select_119_rtl_5~7
--operation mode is normal

A1L67 = A1L69 & N6_safe_q[1] & N6_safe_q[2] & N6_safe_q[6];


--A1L58 is Select_123_rtl_3~26
--operation mode is normal

A1L58 = !N6_safe_q[5] & !N6_safe_q[6] & !N6_safe_q[7];


--A1L33 is Mux_75_rtl_12_rtl_60_rtl_292_rtl_332~0
--operation mode is normal

A1L33 = N6_safe_q[2] # N6_safe_q[4] # !N6_safe_q[1] & N6_safe_q[3];


--A1L77 is Select_119_rtl_5~12
--operation mode is normal

A1L77 = A1L59 & (A1L67 # A1L58 & !A1L33);


--A1L87 is Select_121_rtl_4~15
--operation mode is normal

A1L87 = A1L69 & N6_safe_q[2] & N6_safe_q[6] & !N6_safe_q[1];


--A1L08 is Select_121_rtl_4~200
--operation mode is normal

A1L08 = !N6_safe_q[4] & !N6_safe_q[5] & !N6_safe_q[6];


--A1L97 is Select_121_rtl_4~20
--operation mode is normal

A1L97 = A1L59 & (A1L87 # A1L18 & A1L08);


--A1L43 is Mux_77_rtl_45_rtl_63_rtl_295_rtl_336~0
--operation mode is normal

A1L43 = N6_safe_q[4] & (N6_safe_q[0] # N6_safe_q[1] # N6_safe_q[3]) # !N6_safe_q[4] & N6_safe_q[3] & (N6_safe_q[0] # N6_safe_q[1]);


--A1L38 is Select_123_rtl_3~1
--operation mode is normal

A1L38 = A1L59 & A1L58 & N6_safe_q[2] & !A1L43;


--A1L17 is Select_115_rtl_7~25
--operation mode is normal

A1L17 = !N6_safe_q[4] & !N6_safe_q[5] & !N6_safe_q[7];


--A1L53 is Mux_78_rtl_40_rtl_283_rtl_323~0
--operation mode is normal

A1L53 = N6_safe_q[1] & (N6_safe_q[2] # N6_safe_q[3]) # !N6_safe_q[1] & (N6_safe_q[2] $ (!N6_safe_q[0] & N6_safe_q[3]));


--A1L68 is Select_125_rtl_2~13
--operation mode is normal

A1L68 = A1L39 & (A1L49 # A1L17 & !A1L53);


--NB1_b_full is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_9vc:a_fefifo6|b_full
--operation mode is normal

NB1_b_full_lut_out = !EB7_agb_out;
NB1_b_full = DFFEA(NB1_b_full_lut_out, XB1__clk0, !rst_i, , , , );


--MB1_b_non_empty is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_4vc:a_fefifo5|b_non_empty
--operation mode is normal

MB1_b_non_empty_lut_out = MB1L7 # MB1_b_non_empty & !MB1L1 # !MB1_b_non_empty & MB1L8;
MB1_b_non_empty = DFFEA(MB1_b_non_empty_lut_out, clk_i, !rst_i, , , , );


--A1L27 is Select_115_rtl_7~39
--operation mode is normal

A1L27 = !N6_safe_q[3] & !N6_safe_q[4] & !N6_safe_q[5] & !N6_safe_q[7];


--A1L37 is Select_115_rtl_7~49
--operation mode is normal

A1L37 = A1L59 & A1L27 & !N6_safe_q[2] & !N6_safe_q[6];


--A1L23 is Mux_74_rtl_53_rtl_289_rtl_329~0
--operation mode is normal

A1L23 = N6_safe_q[2] & (!N6_safe_q[0] & !N6_safe_q[1] # !N6_safe_q[3]) # !N6_safe_q[2] & !N6_safe_q[1] & N6_safe_q[3];


--A1L47 is Select_117_rtl_6~8
--operation mode is normal

A1L47 = A1L23 & !N6_safe_q[4] & !N6_safe_q[5] & !N6_safe_q[7];


--A1L57 is Select_117_rtl_6~12
--operation mode is normal

A1L57 = A1L39 & (A1L47 # A1L49 & N6_safe_q[0]);


--HB1_current_state[0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state[0]
--operation mode is normal

HB1_current_state[0]_lut_out = HB1L2652 # HB1L5452 & HB1_current_state[3] & HB1L9552;
HB1_current_state[0] = DFFEA(HB1_current_state[0]_lut_out, clk_i, !rst_i, , , , );


--HB1_current_state[3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state[3]
--operation mode is normal

HB1_current_state[3]_lut_out = HB1L3452 & (HB1L4452 # !HB1_current_state[0]) # !HB1L3452 & HB1L7952 & HB1_current_state[0];
HB1_current_state[3] = DFFEA(HB1_current_state[3]_lut_out, clk_i, !rst_i, , , , );


--HB1_current_state[4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state[4]
--operation mode is normal

HB1_current_state[4]_lut_out = HB1L0452 & (A1L76 # !HB1_current_state[4]) # !HB1L0452 & A1L06 & HB1_current_state[4];
HB1_current_state[4] = DFFEA(HB1_current_state[4]_lut_out, clk_i, !rst_i, , , , );


--HB1_current_state[5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state[5]
--operation mode is normal

HB1_current_state[5]_lut_out = HB1L7352 # HB1_current_state[5] & (HB1L8352 # HB1L9352);
HB1_current_state[5] = DFFEA(HB1_current_state[5]_lut_out, clk_i, !rst_i, , , , );


--HB1L1952 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_389~0
--operation mode is normal

HB1L1952 = HB1_current_state[0] & (!HB1_current_state[5] # !HB1_current_state[4] # !HB1_current_state[3]);


--HB1_card_id[10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[10]
--operation mode is normal

HB1_card_id[10]_lut_out = WB1_q_b[2];
HB1_card_id[10] = DFFEA(HB1_card_id[10]_lut_out, clk_i, !rst_i, , HB1L9752, , );


--HB1_card_id[0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[0]
--operation mode is normal

HB1_card_id[0]_lut_out = WB1_q_b[0];
HB1_card_id[0] = DFFEA(HB1_card_id[0]_lut_out, clk_i, !rst_i, , HB1L8752, , );


--HB1_card_id[14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[14]
--operation mode is normal

HB1_card_id[14]_lut_out = WB1_q_b[6];
HB1_card_id[14] = DFFEA(HB1_card_id[14]_lut_out, clk_i, !rst_i, , HB1L9752, , );


--HB1_card_id[13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[13]
--operation mode is normal

HB1_card_id[13]_lut_out = WB1_q_b[5];
HB1_card_id[13] = DFFEA(HB1_card_id[13]_lut_out, clk_i, !rst_i, , HB1L9752, , );


--HB1_card_id[12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[12]
--operation mode is normal

HB1_card_id[12]_lut_out = WB1_q_b[4];
HB1_card_id[12] = DFFEA(HB1_card_id[12]_lut_out, clk_i, !rst_i, , HB1L9752, , );


--HB1_card_id[11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[11]
--operation mode is normal

HB1_card_id[11]_lut_out = WB1_q_b[3];
HB1_card_id[11] = DFFEA(HB1_card_id[11]_lut_out, clk_i, !rst_i, , HB1L9752, , );


--HB1_card_id[3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[3]
--operation mode is normal

HB1_card_id[3]_lut_out = WB1_q_b[3];
HB1_card_id[3] = DFFEA(HB1_card_id[3]_lut_out, clk_i, !rst_i, , HB1L8752, , );


--HB1_card_id[2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[2]
--operation mode is normal

HB1_card_id[2]_lut_out = WB1_q_b[2];
HB1_card_id[2] = DFFEA(HB1_card_id[2]_lut_out, clk_i, !rst_i, , HB1L8752, , );


--HB1_card_id[1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[1]
--operation mode is normal

HB1_card_id[1]_lut_out = WB1_q_b[1];
HB1_card_id[1] = DFFEA(HB1_card_id[1]_lut_out, clk_i, !rst_i, , HB1L8752, , );


--HB1_card_id[15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[15]
--operation mode is normal

HB1_card_id[15]_lut_out = WB1_q_b[7];
HB1_card_id[15] = DFFEA(HB1_card_id[15]_lut_out, clk_i, !rst_i, , HB1L9752, , );


--HB1_card_id[7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[7]
--operation mode is normal

HB1_card_id[7]_lut_out = WB1_q_b[7];
HB1_card_id[7] = DFFEA(HB1_card_id[7]_lut_out, clk_i, !rst_i, , HB1L8752, , );


--HB1_card_id[6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[6]
--operation mode is normal

HB1_card_id[6]_lut_out = WB1_q_b[6];
HB1_card_id[6] = DFFEA(HB1_card_id[6]_lut_out, clk_i, !rst_i, , HB1L8752, , );


--HB1_card_id[5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[5]
--operation mode is normal

HB1_card_id[5]_lut_out = WB1_q_b[5];
HB1_card_id[5] = DFFEA(HB1_card_id[5]_lut_out, clk_i, !rst_i, , HB1L8752, , );


--HB1_card_id[4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[4]
--operation mode is normal

HB1_card_id[4]_lut_out = WB1_q_b[4];
HB1_card_id[4] = DFFEA(HB1_card_id[4]_lut_out, clk_i, !rst_i, , HB1L8752, , );


--HB1_cmd_code[0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[0]
--operation mode is normal

HB1_cmd_code[0]_lut_out = WB1_q_b[0];
HB1_cmd_code[0] = DFFEA(HB1_cmd_code[0]_lut_out, clk_i, !rst_i, , HB1L1752, , );


--HB1L3952 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_392~8
--operation mode is normal

HB1L3952 = HB1_current_state[5] & HB1_current_state[4] & HB1_current_state[3];


--HB1_current_state[1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state[1]
--operation mode is normal

HB1_current_state[1]_lut_out = HB1L7552 # HB1L2552 & HB1L0552 & HB1_current_state[1];
HB1_current_state[1] = DFFEA(HB1_current_state[1]_lut_out, clk_i, !rst_i, , , , );


--HB1_current_state[2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state[2]
--operation mode is normal

HB1_current_state[2]_lut_out = HB1L7452 & (A1L74 # !HB1_current_state[0]) # !HB1L7452 & HB1L8452 & HB1_current_state[0];
HB1_current_state[2] = DFFEA(HB1_current_state[2]_lut_out, clk_i, !rst_i, , , , );


--HB1_card_id[9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[9]
--operation mode is normal

HB1_card_id[9]_lut_out = WB1_q_b[1];
HB1_card_id[9] = DFFEA(HB1_card_id[9]_lut_out, clk_i, !rst_i, , HB1L9752, , );


--HB1_card_id[8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[8]
--operation mode is normal

HB1_card_id[8]_lut_out = WB1_q_b[0];
HB1_card_id[8] = DFFEA(HB1_card_id[8]_lut_out, clk_i, !rst_i, , HB1L9752, , );


--HB1_cmd_code[13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[13]
--operation mode is normal

HB1_cmd_code[13]_lut_out = WB1_q_b[5];
HB1_cmd_code[13] = DFFEA(HB1_cmd_code[13]_lut_out, clk_i, !rst_i, , HB1L3752, , );


--HB1_cmd_code[12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[12]
--operation mode is normal

HB1_cmd_code[12]_lut_out = WB1_q_b[4];
HB1_cmd_code[12] = DFFEA(HB1_cmd_code[12]_lut_out, clk_i, !rst_i, , HB1L3752, , );


--HB1_cmd_code[11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[11]
--operation mode is normal

HB1_cmd_code[11]_lut_out = WB1_q_b[3];
HB1_cmd_code[11] = DFFEA(HB1_cmd_code[11]_lut_out, clk_i, !rst_i, , HB1L3752, , );


--HB1_cmd_code[10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[10]
--operation mode is normal

HB1_cmd_code[10]_lut_out = WB1_q_b[2];
HB1_cmd_code[10] = DFFEA(HB1_cmd_code[10]_lut_out, clk_i, !rst_i, , HB1L3752, , );


--HB1_cmd_code[2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[2]
--operation mode is normal

HB1_cmd_code[2]_lut_out = WB1_q_b[2];
HB1_cmd_code[2] = DFFEA(HB1_cmd_code[2]_lut_out, clk_i, !rst_i, , HB1L1752, , );


--HB1_cmd_code[1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[1]
--operation mode is normal

HB1_cmd_code[1]_lut_out = WB1_q_b[1];
HB1_cmd_code[1] = DFFEA(HB1_cmd_code[1]_lut_out, clk_i, !rst_i, , HB1L1752, , );


--HB1_cmd_code[15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[15]
--operation mode is normal

HB1_cmd_code[15]_lut_out = WB1_q_b[7];
HB1_cmd_code[15] = DFFEA(HB1_cmd_code[15]_lut_out, clk_i, !rst_i, , HB1L3752, , );


--HB1_cmd_code[14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[14]
--operation mode is normal

HB1_cmd_code[14]_lut_out = WB1_q_b[6];
HB1_cmd_code[14] = DFFEA(HB1_cmd_code[14]_lut_out, clk_i, !rst_i, , HB1L3752, , );


--HB1_cmd_code[6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[6]
--operation mode is normal

HB1_cmd_code[6]_lut_out = WB1_q_b[6];
HB1_cmd_code[6] = DFFEA(HB1_cmd_code[6]_lut_out, clk_i, !rst_i, , HB1L1752, , );


--HB1_cmd_code[5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[5]
--operation mode is normal

HB1_cmd_code[5]_lut_out = WB1_q_b[5];
HB1_cmd_code[5] = DFFEA(HB1_cmd_code[5]_lut_out, clk_i, !rst_i, , HB1L1752, , );


--HB1_cmd_code[4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[4]
--operation mode is normal

HB1_cmd_code[4]_lut_out = WB1_q_b[4];
HB1_cmd_code[4] = DFFEA(HB1_cmd_code[4]_lut_out, clk_i, !rst_i, , HB1L1752, , );


--HB1_cmd_code[3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[3]
--operation mode is normal

HB1_cmd_code[3]_lut_out = WB1_q_b[3];
HB1_cmd_code[3] = DFFEA(HB1_cmd_code[3]_lut_out, clk_i, !rst_i, , HB1L1752, , );


--HB1_cmd_data[0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[0]
--operation mode is normal

HB1_cmd_data[0]_lut_out = HB1_data_out[0];
HB1_cmd_data[0] = DFFEA(HB1_cmd_data[0]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_code[9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[9]
--operation mode is normal

HB1_cmd_code[9]_lut_out = WB1_q_b[1];
HB1_cmd_code[9] = DFFEA(HB1_cmd_code[9]_lut_out, clk_i, !rst_i, , HB1L3752, , );


--HB1_cmd_code[8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[8]
--operation mode is normal

HB1_cmd_code[8]_lut_out = WB1_q_b[0];
HB1_cmd_code[8] = DFFEA(HB1_cmd_code[8]_lut_out, clk_i, !rst_i, , HB1L3752, , );


--HB1_cmd_code[7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[7]
--operation mode is normal

HB1_cmd_code[7]_lut_out = WB1_q_b[7];
HB1_cmd_code[7] = DFFEA(HB1_cmd_code[7]_lut_out, clk_i, !rst_i, , HB1L1752, , );


--HB1_cmd_data[13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[13]
--operation mode is normal

HB1_cmd_data[13]_lut_out = HB1_data_out[13];
HB1_cmd_data[13] = DFFEA(HB1_cmd_data[13]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[12]
--operation mode is normal

HB1_cmd_data[12]_lut_out = HB1_data_out[12];
HB1_cmd_data[12] = DFFEA(HB1_cmd_data[12]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[11]
--operation mode is normal

HB1_cmd_data[11]_lut_out = HB1_data_out[11];
HB1_cmd_data[11] = DFFEA(HB1_cmd_data[11]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[10]
--operation mode is normal

HB1_cmd_data[10]_lut_out = HB1_data_out[10];
HB1_cmd_data[10] = DFFEA(HB1_cmd_data[10]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[17]
--operation mode is normal

HB1_cmd_data[17]_lut_out = HB1_data_out[17];
HB1_cmd_data[17] = DFFEA(HB1_cmd_data[17]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[16]
--operation mode is normal

HB1_cmd_data[16]_lut_out = HB1_data_out[16];
HB1_cmd_data[16] = DFFEA(HB1_cmd_data[16]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[15]
--operation mode is normal

HB1_cmd_data[15]_lut_out = HB1_data_out[15];
HB1_cmd_data[15] = DFFEA(HB1_cmd_data[15]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[14]
--operation mode is normal

HB1_cmd_data[14]_lut_out = HB1_data_out[14];
HB1_cmd_data[14] = DFFEA(HB1_cmd_data[14]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[20]
--operation mode is normal

HB1_cmd_data[20]_lut_out = HB1_data_out[20];
HB1_cmd_data[20] = DFFEA(HB1_cmd_data[20]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[1]
--operation mode is normal

HB1_cmd_data[1]_lut_out = HB1_data_out[1];
HB1_cmd_data[1] = DFFEA(HB1_cmd_data[1]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[19]
--operation mode is normal

HB1_cmd_data[19]_lut_out = HB1_data_out[19];
HB1_cmd_data[19] = DFFEA(HB1_cmd_data[19]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[18]
--operation mode is normal

HB1_cmd_data[18]_lut_out = HB1_data_out[18];
HB1_cmd_data[18] = DFFEA(HB1_cmd_data[18]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[24]
--operation mode is normal

HB1_cmd_data[24]_lut_out = HB1_data_out[24];
HB1_cmd_data[24] = DFFEA(HB1_cmd_data[24]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[23]
--operation mode is normal

HB1_cmd_data[23]_lut_out = HB1_data_out[23];
HB1_cmd_data[23] = DFFEA(HB1_cmd_data[23]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[22]
--operation mode is normal

HB1_cmd_data[22]_lut_out = HB1_data_out[22];
HB1_cmd_data[22] = DFFEA(HB1_cmd_data[22]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[21]
--operation mode is normal

HB1_cmd_data[21]_lut_out = HB1_data_out[21];
HB1_cmd_data[21] = DFFEA(HB1_cmd_data[21]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[28]
--operation mode is normal

HB1_cmd_data[28]_lut_out = HB1_data_out[28];
HB1_cmd_data[28] = DFFEA(HB1_cmd_data[28]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[27]
--operation mode is normal

HB1_cmd_data[27]_lut_out = HB1_data_out[27];
HB1_cmd_data[27] = DFFEA(HB1_cmd_data[27]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[26]
--operation mode is normal

HB1_cmd_data[26]_lut_out = HB1_data_out[26];
HB1_cmd_data[26] = DFFEA(HB1_cmd_data[26]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[25]
--operation mode is normal

HB1_cmd_data[25]_lut_out = HB1_data_out[25];
HB1_cmd_data[25] = DFFEA(HB1_cmd_data[25]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[31]
--operation mode is normal

HB1_cmd_data[31]_lut_out = HB1_data_out[31];
HB1_cmd_data[31] = DFFEA(HB1_cmd_data[31]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[30]
--operation mode is normal

HB1_cmd_data[30]_lut_out = HB1_data_out[30];
HB1_cmd_data[30] = DFFEA(HB1_cmd_data[30]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[2]
--operation mode is normal

HB1_cmd_data[2]_lut_out = HB1_data_out[2];
HB1_cmd_data[2] = DFFEA(HB1_cmd_data[2]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[29]
--operation mode is normal

HB1_cmd_data[29]_lut_out = HB1_data_out[29];
HB1_cmd_data[29] = DFFEA(HB1_cmd_data[29]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[6]
--operation mode is normal

HB1_cmd_data[6]_lut_out = HB1_data_out[6];
HB1_cmd_data[6] = DFFEA(HB1_cmd_data[6]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[5]
--operation mode is normal

HB1_cmd_data[5]_lut_out = HB1_data_out[5];
HB1_cmd_data[5] = DFFEA(HB1_cmd_data[5]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[4]
--operation mode is normal

HB1_cmd_data[4]_lut_out = HB1_data_out[4];
HB1_cmd_data[4] = DFFEA(HB1_cmd_data[4]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[3]
--operation mode is normal

HB1_cmd_data[3]_lut_out = HB1_data_out[3];
HB1_cmd_data[3] = DFFEA(HB1_cmd_data[3]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1L5952 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_393~0
--operation mode is normal

HB1L5952 = HB1_current_state[2] & HB1_current_state[5] & HB1_current_state[4] & HB1_current_state[3];


--HB1_cmd_data[9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[9]
--operation mode is normal

HB1_cmd_data[9]_lut_out = HB1_data_out[9];
HB1_cmd_data[9] = DFFEA(HB1_cmd_data[9]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[8]
--operation mode is normal

HB1_cmd_data[8]_lut_out = HB1_data_out[8];
HB1_cmd_data[8] = DFFEA(HB1_cmd_data[8]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_cmd_data[7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[7]
--operation mode is normal

HB1_cmd_data[7]_lut_out = HB1_data_out[7];
HB1_cmd_data[7] = DFFEA(HB1_cmd_data[7]_lut_out, clk_i, !rst_i, , A1L85, , );


--HB1_param_id[0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[0]
--operation mode is normal

HB1_param_id[0]_lut_out = WB1_q_b[0];
HB1_param_id[0] = DFFEA(HB1_param_id[0]_lut_out, clk_i, !rst_i, , HB1L5752, , );


--HB1_param_id[13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[13]
--operation mode is normal

HB1_param_id[13]_lut_out = WB1_q_b[5];
HB1_param_id[13] = DFFEA(HB1_param_id[13]_lut_out, clk_i, !rst_i, , HB1L6752, , );


--HB1_param_id[12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[12]
--operation mode is normal

HB1_param_id[12]_lut_out = WB1_q_b[4];
HB1_param_id[12] = DFFEA(HB1_param_id[12]_lut_out, clk_i, !rst_i, , HB1L6752, , );


--HB1_param_id[11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[11]
--operation mode is normal

HB1_param_id[11]_lut_out = WB1_q_b[3];
HB1_param_id[11] = DFFEA(HB1_param_id[11]_lut_out, clk_i, !rst_i, , HB1L6752, , );


--HB1_param_id[10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[10]
--operation mode is normal

HB1_param_id[10]_lut_out = WB1_q_b[2];
HB1_param_id[10] = DFFEA(HB1_param_id[10]_lut_out, clk_i, !rst_i, , HB1L6752, , );


--HB1_param_id[2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[2]
--operation mode is normal

HB1_param_id[2]_lut_out = WB1_q_b[2];
HB1_param_id[2] = DFFEA(HB1_param_id[2]_lut_out, clk_i, !rst_i, , HB1L5752, , );


--HB1_param_id[1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[1]
--operation mode is normal

HB1_param_id[1]_lut_out = WB1_q_b[1];
HB1_param_id[1] = DFFEA(HB1_param_id[1]_lut_out, clk_i, !rst_i, , HB1L5752, , );


--HB1_param_id[15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[15]
--operation mode is normal

HB1_param_id[15]_lut_out = WB1_q_b[7];
HB1_param_id[15] = DFFEA(HB1_param_id[15]_lut_out, clk_i, !rst_i, , HB1L6752, , );


--HB1_param_id[14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[14]
--operation mode is normal

HB1_param_id[14]_lut_out = WB1_q_b[6];
HB1_param_id[14] = DFFEA(HB1_param_id[14]_lut_out, clk_i, !rst_i, , HB1L6752, , );


--HB1_param_id[6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[6]
--operation mode is normal

HB1_param_id[6]_lut_out = WB1_q_b[6];
HB1_param_id[6] = DFFEA(HB1_param_id[6]_lut_out, clk_i, !rst_i, , HB1L5752, , );


--HB1_param_id[5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[5]
--operation mode is normal

HB1_param_id[5]_lut_out = WB1_q_b[5];
HB1_param_id[5] = DFFEA(HB1_param_id[5]_lut_out, clk_i, !rst_i, , HB1L5752, , );


--HB1_param_id[4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[4]
--operation mode is normal

HB1_param_id[4]_lut_out = WB1_q_b[4];
HB1_param_id[4] = DFFEA(HB1_param_id[4]_lut_out, clk_i, !rst_i, , HB1L5752, , );


--HB1_param_id[3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[3]
--operation mode is normal

HB1_param_id[3]_lut_out = WB1_q_b[3];
HB1_param_id[3] = DFFEA(HB1_param_id[3]_lut_out, clk_i, !rst_i, , HB1L5752, , );


--HB1_param_id[8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[8]
--operation mode is normal

HB1_param_id[8]_lut_out = WB1_q_b[0];
HB1_param_id[8] = DFFEA(HB1_param_id[8]_lut_out, clk_i, !rst_i, , HB1L6752, , );


--HB1_param_id[9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[9]
--operation mode is normal

HB1_param_id[9]_lut_out = WB1_q_b[1];
HB1_param_id[9] = DFFEA(HB1_param_id[9]_lut_out, clk_i, !rst_i, , HB1L6752, , );


--HB1_param_id[7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[7]
--operation mode is normal

HB1_param_id[7]_lut_out = WB1_q_b[7];
HB1_param_id[7] = DFFEA(HB1_param_id[7]_lut_out, clk_i, !rst_i, , HB1L5752, , );


--YB6L7Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[6]~reg0
--operation mode is normal

YB6L7Q = AMPP_FUNCTION(!A1L6, YB6L8Q, ZB1_state[4], YB6L7Q, F1L4, !F1L61, F1_IRSR_ENA);


--G1L2 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~134
--operation mode is normal

G1L2 = AMPP_FUNCTION(N1_safe_q[1], N1_safe_q[2], N1_safe_q[0]);


--Y1_dffs[15] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[15]
--operation mode is normal

Y1_dffs[15]_lut_out = Y1_dffs[16];
Y1_dffs[15] = DFFEA(Y1_dffs[15]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y2_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]
--operation mode is normal

Y2_dffs[4]_lut_out = N3_safe_q[3] & (Y2_dffs[5] # A1L5) # !N3_safe_q[3] & Y2_dffs[5] & !A1L5;
Y2_dffs[4] = DFFEA(Y2_dffs[4]_lut_out, !A1L3, !B1_reset_all, , , , );


--G2L2 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|Mux_13_rtl_1071_rtl_1079_rtl_1083~0
--operation mode is normal

G2L2 = AMPP_FUNCTION(N21_safe_q[0], N21_safe_q[1], N21_safe_q[2], N21_safe_q[3]);


--A1L22Q is cmd_current_state~13
--operation mode is normal

A1L22Q_lut_out = A1L12Q;
A1L22Q = DFFEA(A1L22Q_lut_out, XB1__clk0, !rst_i, , , , );


--N6L57 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[8]~212
--operation mode is normal

N6L57 = !N6_safe_q[27] & !N6_safe_q[28] & !N6_safe_q[29] & !N6_safe_q[30];


--N6L67 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[8]~217
--operation mode is normal

N6L67 = !N6_safe_q[23] & !N6_safe_q[24] & !N6_safe_q[25] & !N6_safe_q[26];


--N6L77 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[8]~226
--operation mode is normal

N6L77 = !N6_safe_q[19] & !N6_safe_q[20] & !N6_safe_q[21] & !N6_safe_q[22];


--N6L87 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[8]~239
--operation mode is normal

N6L87 = !N6_safe_q[15] & !N6_safe_q[16] & !N6_safe_q[17] & !N6_safe_q[18];


--N6L08 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[8]~308
--operation mode is normal

N6L08 = N6L57 & N6L67 & N6L77 & N6L87;


--N6L97 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[8]~256
--operation mode is normal

N6L97 = !N6_safe_q[11] & !N6_safe_q[12] & !N6_safe_q[13] & !N6_safe_q[14];


--N6L18 is lpm_counter:cmd_index_rtl_25|alt_counter_stratix:wysi_counter|safe_q[8]~313
--operation mode is normal

N6L18 = N6L97 & !N6_safe_q[8] & !N6_safe_q[9] & !N6_safe_q[10];


--A1L07 is Select_68_rtl_10~1
--operation mode is normal

A1L07 = A1L22Q & (N6_safe_q[31] # N6L08 & N6L18);


--A1L001Q is stim_current_state~8
--operation mode is normal

A1L001Q_lut_out = !A1L301Q;
A1L001Q = DFFEA(A1L001Q_lut_out, clk_i, !rst_i, , , , );


--A1L101Q is stim_current_state~9
--operation mode is normal

A1L101Q_lut_out = A1L101Q & (A1L92 # N7_safe_q[31]) # !A1L001Q;
A1L101Q = DFFEA(A1L101Q_lut_out, clk_i, !rst_i, , , , );


--A1L71Q is cmd_current_state~8
--operation mode is normal

A1L71Q_lut_out = !A1L96 & (A1L71Q # !A1L101Q & A1L001Q);
A1L71Q = DFFEA(A1L71Q_lut_out, XB1__clk0, !rst_i, , , , );


--reduce_nor_165 is reduce_nor_165
--operation mode is normal

reduce_nor_165 = !A1L02Q # !A1L71Q;


--A1L04 is reduce_nor_199~0
--operation mode is normal

A1L04 = A1L02Q # !A1L71Q;


--TB5_dffe25a[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe19|dffe25a[1]
--operation mode is normal

TB5_dffe25a[1]_lut_out = !RB1_add_sub_cella[1];
TB5_dffe25a[1] = DFFEA(TB5_dffe25a[1]_lut_out, clk_i, !rst_i, , , , );


--TB5_dffe25a[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe19|dffe25a[4]
--operation mode is normal

TB5_dffe25a[4]_lut_out = !RB1_add_sub_cella[4];
TB5_dffe25a[4] = DFFEA(TB5_dffe25a[4]_lut_out, clk_i, !rst_i, , , , );


--TB5_dffe25a[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe19|dffe25a[5]
--operation mode is normal

TB5_dffe25a[5]_lut_out = !RB1_add_sub_cella[5];
TB5_dffe25a[5] = DFFEA(TB5_dffe25a[5]_lut_out, clk_i, !rst_i, , , , );


--TB5_dffe25a[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe19|dffe25a[6]
--operation mode is normal

TB5_dffe25a[6]_lut_out = !RB1_add_sub_cella[6];
TB5_dffe25a[6] = DFFEA(TB5_dffe25a[6]_lut_out, clk_i, !rst_i, , , , );


--TB5_dffe25a[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe19|dffe25a[7]
--operation mode is normal

TB5_dffe25a[7]_lut_out = !RB1_add_sub_cella[7];
TB5_dffe25a[7] = DFFEA(TB5_dffe25a[7]_lut_out, clk_i, !rst_i, , , , );


--MB1L3 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_4vc:a_fefifo5|altr_temp~89
--operation mode is normal

MB1L3 = !TB5_dffe25a[4] & !TB5_dffe25a[5] & !TB5_dffe25a[6] & !TB5_dffe25a[7];


--TB5_dffe25a[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe19|dffe25a[2]
--operation mode is normal

TB5_dffe25a[2]_lut_out = !RB1_add_sub_cella[2];
TB5_dffe25a[2] = DFFEA(TB5_dffe25a[2]_lut_out, clk_i, !rst_i, , , , );


--TB5_dffe25a[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe19|dffe25a[3]
--operation mode is normal

TB5_dffe25a[3]_lut_out = !RB1_add_sub_cella[3];
TB5_dffe25a[3] = DFFEA(TB5_dffe25a[3]_lut_out, clk_i, !rst_i, , , , );


--MB1L4 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_4vc:a_fefifo5|altr_temp~94
--operation mode is normal

MB1L4 = !TB5_dffe25a[2] & !TB5_dffe25a[3];


--MB1_b_one is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_4vc:a_fefifo5|b_one
--operation mode is normal

MB1_b_one_lut_out = HB1L1952 & MB1L5 & MB1_b_non_empty & !MB1_b_one;
MB1_b_one = DFFEA(MB1_b_one_lut_out, clk_i, !rst_i, , , , );


--MB1L01 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_4vc:a_fefifo5|b_one~25
--operation mode is normal

MB1L01 = MB1_b_non_empty & !MB1_b_one;


--MB1L7 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_4vc:a_fefifo5|b_non_empty~76
--operation mode is normal

MB1L7 = !MB1L01 & (TB5_dffe25a[1] # !MB1L4 # !MB1L3);


--TB5_dffe25a[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe19|dffe25a[0]
--operation mode is arithmetic

TB5_dffe25a[0]_lut_out = TB1_dffe25a[0] $ N9_safe_q[0];
TB5_dffe25a[0] = DFFEA(TB5_dffe25a[0]_lut_out, clk_i, !rst_i, , , , );

--RB1L2 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[0]~COUT
--operation mode is arithmetic

RB1L2 = CARRY(TB1_dffe25a[0] # !N9_safe_q[0]);


--MB1L8 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_4vc:a_fefifo5|b_non_empty~229
--operation mode is normal

MB1L8 = TB5_dffe25a[0] & !MB1_b_one;


--MB1_llreq is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_4vc:a_fefifo5|llreq
--operation mode is normal

MB1_llreq_lut_out = HB1L1952;
MB1_llreq = DFFEA(MB1_llreq_lut_out, clk_i, !rst_i, , , , );


--MB1L2 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_4vc:a_fefifo5|altr_temp~28
--operation mode is normal

MB1L2 = MB1_llreq & TB5_dffe25a[1] & !TB5_dffe25a[0] # !MB1_llreq & !TB5_dffe25a[1] & TB5_dffe25a[0];


--MB1L1 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_4vc:a_fefifo5|altr_temp~4
--operation mode is normal

MB1L1 = HB1L1952 & MB1L3 & MB1L4 & MB1L2;


--A1L36 is rtl~1416
--operation mode is normal

A1L36 = HB1_current_state[5] & MB1_b_non_empty;


--HB1L1852 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_379~9
--operation mode is normal

HB1L1852 = !HB1_current_state[2] & !HB1_current_state[1];


--HB1L1652 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_364_rtl_65~85
--operation mode is normal

HB1L1652 = A1L36 & (!HB1L1852 & !HB1_current_state[4] # !HB1_current_state[3]);


--HB1L4593 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_or_283~32
--operation mode is normal

HB1L4593 = WB1_q_b[0] # WB1_q_b[2] # !WB1_q_b[3] # !WB1_q_b[1];


--HB1L5593 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_or_283~37
--operation mode is normal

HB1L5593 = WB1_q_b[5] # WB1_q_b[7] # !WB1_q_b[6] # !WB1_q_b[4];


--A1L16 is rtl~1414
--operation mode is normal

A1L16 = !HB1_current_state[2] & !HB1_current_state[1] & (HB1L4593 # HB1L5593);


--HB1L6593 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_or_283~44
--operation mode is normal

HB1L6593 = WB1_q_b[0] # !WB1_q_b[1];


--HB1_reduce_or_283 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_or_283
--operation mode is normal

HB1_reduce_or_283 = HB1L6593 # HB1L5593 # WB1_q_b[2] # !WB1_q_b[3];


--HB1L2593 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_or_247~39
--operation mode is normal

HB1L2593 = WB1_q_b[1] # !WB1_q_b[0];


--HB1L1593 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_or_247~32
--operation mode is normal

HB1L1593 = WB1_q_b[4] # WB1_q_b[6] # !WB1_q_b[7] # !WB1_q_b[5];


--HB1_reduce_or_247 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_or_247
--operation mode is normal

HB1_reduce_or_247 = HB1L2593 # HB1L1593 # WB1_q_b[3] # !WB1_q_b[2];


--A1L84 is rtl~66
--operation mode is normal

A1L84 = MB1_b_non_empty & (HB1L1852 & !HB1_reduce_or_247 # !HB1L1852 & !HB1_reduce_or_283);


--HB1L0593 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_or_247~27
--operation mode is normal

HB1L0593 = WB1_q_b[1] # WB1_q_b[3] # !WB1_q_b[2] # !WB1_q_b[0];


--A1L25 is rtl~379
--operation mode is normal

A1L25 = MB1_b_non_empty & (HB1L1852 # !HB1L0593 & !HB1L1593);


--HB1L5652 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_364_rtl_66_rtl_337~0
--operation mode is normal

HB1L5652 = HB1_current_state[3] & (HB1_current_state[4] # A1L84) # !HB1_current_state[3] & !HB1_current_state[4] & A1L25;


--HB1L6652 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_364_rtl_66_rtl_337~1
--operation mode is normal

HB1L6652 = MB1_b_non_empty & (HB1L5652 # !A1L16 & HB1_current_state[4]) # !MB1_b_non_empty & HB1L5652 & !HB1_current_state[4];


--HB1L2652 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_364_rtl_65~90
--operation mode is normal

HB1L2652 = !HB1_current_state[0] & (HB1L1652 # HB1L6652 & !HB1_current_state[5]);


--HB1L5452 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_361_rtl_84_rtl_366~92
--operation mode is normal

HB1L5452 = HB1_current_state[5] & HB1_current_state[4];


--ack_current_state is ack_current_state
--operation mode is normal

ack_current_state_lut_out = HB1L5952;
ack_current_state = DFFEA(ack_current_state_lut_out, clk_i, !rst_i, , , , );


--HB1_num_data[6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|num_data[6]
--operation mode is normal

HB1_num_data[6]_lut_out = WB1_q_b[6];
HB1_num_data[6] = DFFEA(HB1_num_data[6]_lut_out, clk_i, !rst_i, , HB1L2852, , );


--HB1_num_data[7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|num_data[7]
--operation mode is normal

HB1_num_data[7]_lut_out = WB1_q_b[7];
HB1_num_data[7] = DFFEA(HB1_num_data[7]_lut_out, clk_i, !rst_i, , HB1L2852, , );


--HB1_num_data[5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|num_data[5]
--operation mode is normal

HB1_num_data[5]_lut_out = WB1_q_b[5];
HB1_num_data[5] = DFFEA(HB1_num_data[5]_lut_out, clk_i, !rst_i, , HB1L2852, , );


--HB1_num_data[4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|num_data[4]
--operation mode is normal

HB1_num_data[4]_lut_out = WB1_q_b[4];
HB1_num_data[4] = DFFEA(HB1_num_data[4]_lut_out, clk_i, !rst_i, , HB1L2852, , );


--HB1L6493 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_nor_347~35
--operation mode is normal

HB1L6493 = HB1_num_data[6] # HB1_num_data[7] # HB1_num_data[5] # HB1_num_data[4];


--HB1_num_data[3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|num_data[3]
--operation mode is normal

HB1_num_data[3]_lut_out = WB1_q_b[3];
HB1_num_data[3] = DFFEA(HB1_num_data[3]_lut_out, clk_i, !rst_i, , HB1L2852, , );


--HB1_num_data[0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|num_data[0]
--operation mode is normal

HB1_num_data[0]_lut_out = WB1_q_b[0];
HB1_num_data[0] = DFFEA(HB1_num_data[0]_lut_out, clk_i, !rst_i, , HB1L2852, , );


--HB1_num_data[1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|num_data[1]
--operation mode is normal

HB1_num_data[1]_lut_out = WB1_q_b[1];
HB1_num_data[1] = DFFEA(HB1_num_data[1]_lut_out, clk_i, !rst_i, , HB1L2852, , );


--HB1_num_data[2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|num_data[2]
--operation mode is normal

HB1_num_data[2]_lut_out = WB1_q_b[2];
HB1_num_data[2] = DFFEA(HB1_num_data[2]_lut_out, clk_i, !rst_i, , HB1L2852, , );


--HB1L7493 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_nor_347~39
--operation mode is normal

HB1L7493 = HB1_num_data[3] # HB1_num_data[0] # HB1_num_data[1] # HB1_num_data[2];


--HB1L8552 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_364_rtl_65~64
--operation mode is normal

HB1L8552 = ack_current_state & !HB1_current_state[0] & (HB1L6493 # HB1L7493);


--HB1L0652 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_364_rtl_65~70
--operation mode is normal

HB1L0652 = !HB1_current_state[1] & (HB1L8552 # !HB1_current_state[2]);


--HB1L7952 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_395~8
--operation mode is normal

HB1L7952 = HB1_current_state[2] & HB1_current_state[1];


--HB1L424 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|LessThan_358_rtl_22_rtl_23~341
--operation mode is normal

HB1L424 = HB1_num_data[6] # HB1_num_data[7] # HB1_num_data[5] & !N01_safe_q[5];


--HB1L224 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|LessThan_358_rtl_22_rtl_23~324
--operation mode is normal

HB1L224 = HB1_num_data[3] & N01_safe_q[3] & (HB1_num_data[4] $ !N01_safe_q[4]) # !HB1_num_data[3] & !N01_safe_q[3] & (HB1_num_data[4] $ !N01_safe_q[4]);


--HB1L914 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|LessThan_358_rtl_22_rtl_23~17
--operation mode is normal

HB1L914 = HB1_num_data[1] & (HB1_num_data[0] & !N01_safe_q[0] # !N01_safe_q[1]) # !HB1_num_data[1] & HB1_num_data[0] & !N01_safe_q[0] & !N01_safe_q[1];


--HB1L024 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|LessThan_358_rtl_22_rtl_23~27
--operation mode is normal

HB1L024 = HB1L224 & (HB1_num_data[2] & (HB1L914 # !N01_safe_q[2]) # !HB1_num_data[2] & HB1L914 & !N01_safe_q[2]);


--HB1L324 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|LessThan_358_rtl_22_rtl_23~337
--operation mode is normal

HB1L324 = HB1_num_data[4] & (HB1_num_data[3] & !N01_safe_q[3] # !N01_safe_q[4]) # !HB1_num_data[4] & HB1_num_data[3] & !N01_safe_q[3] & !N01_safe_q[4];


--HB1L814 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|LessThan_358_rtl_21~22
--operation mode is normal

HB1L814 = HB1_num_data[5] $ N01_safe_q[5];


--HB1L124 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|LessThan_358_rtl_22_rtl_23~30
--operation mode is normal

HB1L124 = HB1L424 # !HB1L814 & (HB1L024 # HB1L324);


--HB1L4652 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_364_rtl_65~382
--operation mode is normal

HB1L4652 = HB1L0652 # HB1L7952 & (HB1L124 # !HB1_current_state[0]);


--HB1L3652 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_364_rtl_65~363
--operation mode is normal

HB1L3652 = !ack_current_state & !HB1_current_state[2] & !HB1_current_state[0];


--HB1L8652 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_366~29
--operation mode is normal

HB1L8652 = !HB1_current_state[5] & !HB1_current_state[4] & !HB1_current_state[3] & !HB1_current_state[0];


--HB1L9652 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_367_rtl_99_rtl_302~0
--operation mode is normal

HB1L9652 = HB1_current_state[0] & (HB1_current_state[5] $ (!HB1_current_state[3] # !HB1_current_state[4])) # !HB1_current_state[0] & (HB1_current_state[4] # HB1_current_state[5] # HB1_current_state[3]);


--HB1_reduce_nor_702 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_nor_702
--operation mode is normal

HB1_reduce_nor_702 = !HB1_current_state[2] & !HB1_current_state[1] & (HB1L8652 # !HB1L9652);


--HB1_cksum_calc_reg[17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[17]
--operation mode is normal

HB1_cksum_calc_reg[17]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[17] $ (HB1L0752 & HB1_cksum_in[17]));
HB1_cksum_calc_reg[17] = DFFEA(HB1_cksum_calc_reg[17]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[17]
--operation mode is normal

HB1_cksum_in[17]_lut_out = WB1_q_b[1];
HB1_cksum_in[17] = DFFEA(HB1_cksum_in[17]_lut_out, clk_i, !rst_i, , A1L05, , );


--HB1L104 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~57
--operation mode is normal

HB1L104 = HB1_cksum_in[17] $ HB1_cksum_calc_reg[17];


--HB1L53 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[17]~51
--operation mode is normal

HB1L53 = HB1L1852 & HB1L104 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[17]
--operation mode is normal

HB1_cksum_rcvd[17]_lut_out = WB1_q_b[1];
HB1_cksum_rcvd[17] = DFFEA(HB1_cksum_rcvd[17]_lut_out, clk_i, !rst_i, , HB1L0952, , );


--HB1L963 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~20
--operation mode is normal

HB1L963 = HB1_cksum_rcvd[17] $ (HB1L53 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[17]);


--HB1_cksum_calc_reg[16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[16]
--operation mode is normal

HB1_cksum_calc_reg[16]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[16] $ (HB1L0752 & HB1_cksum_in[16]));
HB1_cksum_calc_reg[16] = DFFEA(HB1_cksum_calc_reg[16]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[16]
--operation mode is normal

HB1_cksum_in[16]_lut_out = WB1_q_b[0];
HB1_cksum_in[16] = DFFEA(HB1_cksum_in[16]_lut_out, clk_i, !rst_i, , A1L05, , );


--HB1L004 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~56
--operation mode is normal

HB1L004 = HB1_cksum_in[16] $ HB1_cksum_calc_reg[16];


--HB1L43 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[16]~48
--operation mode is normal

HB1L43 = HB1L1852 & HB1L004 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[16]
--operation mode is normal

HB1_cksum_rcvd[16]_lut_out = WB1_q_b[0];
HB1_cksum_rcvd[16] = DFFEA(HB1_cksum_rcvd[16]_lut_out, clk_i, !rst_i, , HB1L0952, , );


--HB1L863 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~19
--operation mode is normal

HB1L863 = HB1_cksum_rcvd[16] $ (HB1L43 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[16]);


--HB1_cksum_calc_reg[1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[1]
--operation mode is normal

HB1_cksum_calc_reg[1]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[1] $ (HB1L0752 & HB1_cksum_in[1]));
HB1_cksum_calc_reg[1] = DFFEA(HB1_cksum_calc_reg[1]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[1]
--operation mode is normal

HB1_cksum_in[1]_lut_out = WB1_q_b[1];
HB1_cksum_in[1] = DFFEA(HB1_cksum_in[1]_lut_out, clk_i, !rst_i, , A1L94, , );


--HB1L583 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~41
--operation mode is normal

HB1L583 = HB1_cksum_in[1] $ HB1_cksum_calc_reg[1];


--HB1L91 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[1]~3
--operation mode is normal

HB1L91 = HB1L1852 & HB1L583 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[1]
--operation mode is normal

HB1_cksum_rcvd[1]_lut_out = WB1_q_b[1];
HB1_cksum_rcvd[1] = DFFEA(HB1_cksum_rcvd[1]_lut_out, clk_i, !rst_i, , HB1L8852, , );


--HB1L353 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~4
--operation mode is normal

HB1L353 = HB1_cksum_rcvd[1] $ (HB1L91 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[1]);


--HB1_cksum_calc_reg[21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[21]
--operation mode is normal

HB1_cksum_calc_reg[21]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[21] $ (HB1L0752 & HB1_cksum_in[21]));
HB1_cksum_calc_reg[21] = DFFEA(HB1_cksum_calc_reg[21]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[21]
--operation mode is normal

HB1_cksum_in[21]_lut_out = WB1_q_b[5];
HB1_cksum_in[21] = DFFEA(HB1_cksum_in[21]_lut_out, clk_i, !rst_i, , A1L05, , );


--HB1L504 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~61
--operation mode is normal

HB1L504 = HB1_cksum_in[21] $ HB1_cksum_calc_reg[21];


--HB1L93 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[21]~63
--operation mode is normal

HB1L93 = HB1L1852 & HB1L504 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[21]
--operation mode is normal

HB1_cksum_rcvd[21]_lut_out = WB1_q_b[5];
HB1_cksum_rcvd[21] = DFFEA(HB1_cksum_rcvd[21]_lut_out, clk_i, !rst_i, , HB1L0952, , );


--HB1L373 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~24
--operation mode is normal

HB1L373 = HB1_cksum_rcvd[21] $ (HB1L93 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[21]);


--HB1L6393 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_nor_341~602
--operation mode is normal

HB1L6393 = HB1L963 # HB1L863 # HB1L353 # HB1L373;


--HB1_cksum_calc_reg[20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[20]
--operation mode is normal

HB1_cksum_calc_reg[20]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[20] $ (HB1L0752 & HB1_cksum_in[20]));
HB1_cksum_calc_reg[20] = DFFEA(HB1_cksum_calc_reg[20]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[20]
--operation mode is normal

HB1_cksum_in[20]_lut_out = WB1_q_b[4];
HB1_cksum_in[20] = DFFEA(HB1_cksum_in[20]_lut_out, clk_i, !rst_i, , A1L05, , );


--HB1L404 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~60
--operation mode is normal

HB1L404 = HB1_cksum_in[20] $ HB1_cksum_calc_reg[20];


--HB1L83 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[20]~60
--operation mode is normal

HB1L83 = HB1L1852 & HB1L404 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[20]
--operation mode is normal

HB1_cksum_rcvd[20]_lut_out = WB1_q_b[4];
HB1_cksum_rcvd[20] = DFFEA(HB1_cksum_rcvd[20]_lut_out, clk_i, !rst_i, , HB1L0952, , );


--HB1L273 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~23
--operation mode is normal

HB1L273 = HB1_cksum_rcvd[20] $ (HB1L83 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[20]);


--HB1_cksum_calc_reg[9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[9]
--operation mode is normal

HB1_cksum_calc_reg[9]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[9] $ (HB1L0752 & HB1_cksum_in[9]));
HB1_cksum_calc_reg[9] = DFFEA(HB1_cksum_calc_reg[9]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[9]
--operation mode is normal

HB1_cksum_in[9]_lut_out = WB1_q_b[1];
HB1_cksum_in[9] = DFFEA(HB1_cksum_in[9]_lut_out, clk_i, !rst_i, , A1L54, , );


--HB1L393 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~49
--operation mode is normal

HB1L393 = HB1_cksum_in[9] $ HB1_cksum_calc_reg[9];


--HB1L72 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[9]~27
--operation mode is normal

HB1L72 = HB1L1852 & HB1L393 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[9]
--operation mode is normal

HB1_cksum_rcvd[9]_lut_out = WB1_q_b[1];
HB1_cksum_rcvd[9] = DFFEA(HB1_cksum_rcvd[9]_lut_out, clk_i, !rst_i, , HB1L9852, , );


--HB1L163 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~12
--operation mode is normal

HB1L163 = HB1_cksum_rcvd[9] $ (HB1L72 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[9]);


--HB1_cksum_calc_reg[10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[10]
--operation mode is normal

HB1_cksum_calc_reg[10]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[10] $ (HB1L0752 & HB1_cksum_in[10]));
HB1_cksum_calc_reg[10] = DFFEA(HB1_cksum_calc_reg[10]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[10]
--operation mode is normal

HB1_cksum_in[10]_lut_out = WB1_q_b[2];
HB1_cksum_in[10] = DFFEA(HB1_cksum_in[10]_lut_out, clk_i, !rst_i, , A1L54, , );


--HB1L493 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~50
--operation mode is normal

HB1L493 = HB1_cksum_in[10] $ HB1_cksum_calc_reg[10];


--HB1L82 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[10]~30
--operation mode is normal

HB1L82 = HB1L1852 & HB1L493 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[10]
--operation mode is normal

HB1_cksum_rcvd[10]_lut_out = WB1_q_b[2];
HB1_cksum_rcvd[10] = DFFEA(HB1_cksum_rcvd[10]_lut_out, clk_i, !rst_i, , HB1L9852, , );


--HB1L263 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~13
--operation mode is normal

HB1L263 = HB1_cksum_rcvd[10] $ (HB1L82 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[10]);


--HB1_cksum_calc_reg[4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[4]
--operation mode is normal

HB1_cksum_calc_reg[4]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[4] $ (HB1L0752 & HB1_cksum_in[4]));
HB1_cksum_calc_reg[4] = DFFEA(HB1_cksum_calc_reg[4]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[4]
--operation mode is normal

HB1_cksum_in[4]_lut_out = WB1_q_b[4];
HB1_cksum_in[4] = DFFEA(HB1_cksum_in[4]_lut_out, clk_i, !rst_i, , A1L94, , );


--HB1L883 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~44
--operation mode is normal

HB1L883 = HB1_cksum_in[4] $ HB1_cksum_calc_reg[4];


--HB1L22 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[4]~12
--operation mode is normal

HB1L22 = HB1L1852 & HB1L883 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[4]
--operation mode is normal

HB1_cksum_rcvd[4]_lut_out = WB1_q_b[4];
HB1_cksum_rcvd[4] = DFFEA(HB1_cksum_rcvd[4]_lut_out, clk_i, !rst_i, , HB1L8852, , );


--HB1L653 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~7
--operation mode is normal

HB1L653 = HB1_cksum_rcvd[4] $ (HB1L22 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[4]);


--HB1L7393 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_nor_341~607
--operation mode is normal

HB1L7393 = HB1L273 # HB1L163 # HB1L263 # HB1L653;


--HB1_cksum_calc_reg[23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[23]
--operation mode is normal

HB1_cksum_calc_reg[23]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[23] $ (HB1L0752 & HB1_cksum_in[23]));
HB1_cksum_calc_reg[23] = DFFEA(HB1_cksum_calc_reg[23]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[23]
--operation mode is normal

HB1_cksum_in[23]_lut_out = WB1_q_b[7];
HB1_cksum_in[23] = DFFEA(HB1_cksum_in[23]_lut_out, clk_i, !rst_i, , A1L05, , );


--HB1L704 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~63
--operation mode is normal

HB1L704 = HB1_cksum_in[23] $ HB1_cksum_calc_reg[23];


--HB1L14 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[23]~69
--operation mode is normal

HB1L14 = HB1L1852 & HB1L704 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[23]
--operation mode is normal

HB1_cksum_rcvd[23]_lut_out = WB1_q_b[7];
HB1_cksum_rcvd[23] = DFFEA(HB1_cksum_rcvd[23]_lut_out, clk_i, !rst_i, , HB1L0952, , );


--HB1L573 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~26
--operation mode is normal

HB1L573 = HB1_cksum_rcvd[23] $ (HB1L14 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[23]);


--HB1_cksum_calc_reg[22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[22]
--operation mode is normal

HB1_cksum_calc_reg[22]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[22] $ (HB1L0752 & HB1_cksum_in[22]));
HB1_cksum_calc_reg[22] = DFFEA(HB1_cksum_calc_reg[22]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[22]
--operation mode is normal

HB1_cksum_in[22]_lut_out = WB1_q_b[6];
HB1_cksum_in[22] = DFFEA(HB1_cksum_in[22]_lut_out, clk_i, !rst_i, , A1L05, , );


--HB1L604 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~62
--operation mode is normal

HB1L604 = HB1_cksum_in[22] $ HB1_cksum_calc_reg[22];


--HB1L04 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[22]~66
--operation mode is normal

HB1L04 = HB1L1852 & HB1L604 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[22]
--operation mode is normal

HB1_cksum_rcvd[22]_lut_out = WB1_q_b[6];
HB1_cksum_rcvd[22] = DFFEA(HB1_cksum_rcvd[22]_lut_out, clk_i, !rst_i, , HB1L0952, , );


--HB1L473 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~25
--operation mode is normal

HB1L473 = HB1_cksum_rcvd[22] $ (HB1L04 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[22]);


--HB1_cksum_calc_reg[13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[13]
--operation mode is normal

HB1_cksum_calc_reg[13]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[13] $ (HB1L0752 & HB1_cksum_in[13]));
HB1_cksum_calc_reg[13] = DFFEA(HB1_cksum_calc_reg[13]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[13]
--operation mode is normal

HB1_cksum_in[13]_lut_out = WB1_q_b[5];
HB1_cksum_in[13] = DFFEA(HB1_cksum_in[13]_lut_out, clk_i, !rst_i, , A1L54, , );


--HB1L793 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~53
--operation mode is normal

HB1L793 = HB1_cksum_in[13] $ HB1_cksum_calc_reg[13];


--HB1L13 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[13]~39
--operation mode is normal

HB1L13 = HB1L1852 & HB1L793 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[13]
--operation mode is normal

HB1_cksum_rcvd[13]_lut_out = WB1_q_b[5];
HB1_cksum_rcvd[13] = DFFEA(HB1_cksum_rcvd[13]_lut_out, clk_i, !rst_i, , HB1L9852, , );


--HB1L563 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~16
--operation mode is normal

HB1L563 = HB1_cksum_rcvd[13] $ (HB1L13 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[13]);


--HB1_cksum_calc_reg[27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[27]
--operation mode is normal

HB1_cksum_calc_reg[27]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[27] $ (HB1L0752 & HB1_cksum_in[27]));
HB1_cksum_calc_reg[27] = DFFEA(HB1_cksum_calc_reg[27]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[27]
--operation mode is normal

HB1_cksum_in[27]_lut_out = WB1_q_b[3];
HB1_cksum_in[27] = DFFEA(HB1_cksum_in[27]_lut_out, clk_i, !rst_i, , A1L64, , );


--HB1L114 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~67
--operation mode is normal

HB1L114 = HB1_cksum_in[27] $ HB1_cksum_calc_reg[27];


--HB1L54 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[27]~81
--operation mode is normal

HB1L54 = HB1L1852 & HB1L114 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[27]
--operation mode is normal

HB1_cksum_rcvd[27]_lut_out = WB1_q_b[3];
HB1_cksum_rcvd[27] = DFFEA(HB1_cksum_rcvd[27]_lut_out, clk_i, !rst_i, , HB1L9452, , );


--HB1L973 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~30
--operation mode is normal

HB1L973 = HB1_cksum_rcvd[27] $ (HB1L54 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[27]);


--HB1L8393 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_nor_341~616
--operation mode is normal

HB1L8393 = HB1L573 # HB1L473 # HB1L563 # HB1L973;


--HB1_cksum_calc_reg[24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[24]
--operation mode is normal

HB1_cksum_calc_reg[24]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[24] $ (HB1L0752 & HB1_cksum_in[24]));
HB1_cksum_calc_reg[24] = DFFEA(HB1_cksum_calc_reg[24]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[24]
--operation mode is normal

HB1_cksum_in[24]_lut_out = WB1_q_b[0];
HB1_cksum_in[24] = DFFEA(HB1_cksum_in[24]_lut_out, clk_i, !rst_i, , A1L64, , );


--HB1L804 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~64
--operation mode is normal

HB1L804 = HB1_cksum_in[24] $ HB1_cksum_calc_reg[24];


--HB1L24 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[24]~72
--operation mode is normal

HB1L24 = HB1L1852 & HB1L804 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[24]
--operation mode is normal

HB1_cksum_rcvd[24]_lut_out = WB1_q_b[0];
HB1_cksum_rcvd[24] = DFFEA(HB1_cksum_rcvd[24]_lut_out, clk_i, !rst_i, , HB1L9452, , );


--HB1L673 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~27
--operation mode is normal

HB1L673 = HB1_cksum_rcvd[24] $ (HB1L24 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[24]);


--HB1_cksum_calc_reg[11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[11]
--operation mode is normal

HB1_cksum_calc_reg[11]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[11] $ (HB1L0752 & HB1_cksum_in[11]));
HB1_cksum_calc_reg[11] = DFFEA(HB1_cksum_calc_reg[11]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[11]
--operation mode is normal

HB1_cksum_in[11]_lut_out = WB1_q_b[3];
HB1_cksum_in[11] = DFFEA(HB1_cksum_in[11]_lut_out, clk_i, !rst_i, , A1L54, , );


--HB1L593 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~51
--operation mode is normal

HB1L593 = HB1_cksum_in[11] $ HB1_cksum_calc_reg[11];


--HB1L92 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[11]~33
--operation mode is normal

HB1L92 = HB1L1852 & HB1L593 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[11]
--operation mode is normal

HB1_cksum_rcvd[11]_lut_out = WB1_q_b[3];
HB1_cksum_rcvd[11] = DFFEA(HB1_cksum_rcvd[11]_lut_out, clk_i, !rst_i, , HB1L9852, , );


--HB1L363 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~14
--operation mode is normal

HB1L363 = HB1_cksum_rcvd[11] $ (HB1L92 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[11]);


--HB1_cksum_calc_reg[26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[26]
--operation mode is normal

HB1_cksum_calc_reg[26]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[26] $ (HB1L0752 & HB1_cksum_in[26]));
HB1_cksum_calc_reg[26] = DFFEA(HB1_cksum_calc_reg[26]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[26]
--operation mode is normal

HB1_cksum_in[26]_lut_out = WB1_q_b[2];
HB1_cksum_in[26] = DFFEA(HB1_cksum_in[26]_lut_out, clk_i, !rst_i, , A1L64, , );


--HB1L014 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~66
--operation mode is normal

HB1L014 = HB1_cksum_in[26] $ HB1_cksum_calc_reg[26];


--HB1L44 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[26]~78
--operation mode is normal

HB1L44 = HB1L1852 & HB1L014 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[26]
--operation mode is normal

HB1_cksum_rcvd[26]_lut_out = WB1_q_b[2];
HB1_cksum_rcvd[26] = DFFEA(HB1_cksum_rcvd[26]_lut_out, clk_i, !rst_i, , HB1L9452, , );


--HB1L873 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~29
--operation mode is normal

HB1L873 = HB1_cksum_rcvd[26] $ (HB1L44 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[26]);


--HB1_cksum_calc_reg[12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[12]
--operation mode is normal

HB1_cksum_calc_reg[12]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[12] $ (HB1L0752 & HB1_cksum_in[12]));
HB1_cksum_calc_reg[12] = DFFEA(HB1_cksum_calc_reg[12]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[12]
--operation mode is normal

HB1_cksum_in[12]_lut_out = WB1_q_b[4];
HB1_cksum_in[12] = DFFEA(HB1_cksum_in[12]_lut_out, clk_i, !rst_i, , A1L54, , );


--HB1L693 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~52
--operation mode is normal

HB1L693 = HB1_cksum_in[12] $ HB1_cksum_calc_reg[12];


--HB1L03 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[12]~36
--operation mode is normal

HB1L03 = HB1L1852 & HB1L693 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[12]
--operation mode is normal

HB1_cksum_rcvd[12]_lut_out = WB1_q_b[4];
HB1_cksum_rcvd[12] = DFFEA(HB1_cksum_rcvd[12]_lut_out, clk_i, !rst_i, , HB1L9852, , );


--HB1L463 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~15
--operation mode is normal

HB1L463 = HB1_cksum_rcvd[12] $ (HB1L03 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[12]);


--HB1L9393 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_nor_341~629
--operation mode is normal

HB1L9393 = HB1L673 # HB1L363 # HB1L873 # HB1L463;


--HB1L4493 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_nor_341~770
--operation mode is normal

HB1L4493 = HB1L6393 # HB1L7393 # HB1L8393 # HB1L9393;


--HB1_cksum_calc_reg[5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[5]
--operation mode is normal

HB1_cksum_calc_reg[5]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[5] $ (HB1L0752 & HB1_cksum_in[5]));
HB1_cksum_calc_reg[5] = DFFEA(HB1_cksum_calc_reg[5]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[5]
--operation mode is normal

HB1_cksum_in[5]_lut_out = WB1_q_b[5];
HB1_cksum_in[5] = DFFEA(HB1_cksum_in[5]_lut_out, clk_i, !rst_i, , A1L94, , );


--HB1L983 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~45
--operation mode is normal

HB1L983 = HB1_cksum_in[5] $ HB1_cksum_calc_reg[5];


--HB1L32 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[5]~15
--operation mode is normal

HB1L32 = HB1L1852 & HB1L983 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[5]
--operation mode is normal

HB1_cksum_rcvd[5]_lut_out = WB1_q_b[5];
HB1_cksum_rcvd[5] = DFFEA(HB1_cksum_rcvd[5]_lut_out, clk_i, !rst_i, , HB1L8852, , );


--HB1L753 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~8
--operation mode is normal

HB1L753 = HB1_cksum_rcvd[5] $ (HB1L32 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[5]);


--HB1_cksum_calc_reg[25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[25]
--operation mode is normal

HB1_cksum_calc_reg[25]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[25] $ (HB1L0752 & HB1_cksum_in[25]));
HB1_cksum_calc_reg[25] = DFFEA(HB1_cksum_calc_reg[25]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[25]
--operation mode is normal

HB1_cksum_in[25]_lut_out = WB1_q_b[1];
HB1_cksum_in[25] = DFFEA(HB1_cksum_in[25]_lut_out, clk_i, !rst_i, , A1L64, , );


--HB1L904 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~65
--operation mode is normal

HB1L904 = HB1_cksum_in[25] $ HB1_cksum_calc_reg[25];


--HB1L34 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[25]~75
--operation mode is normal

HB1L34 = HB1L1852 & HB1L904 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[25]
--operation mode is normal

HB1_cksum_rcvd[25]_lut_out = WB1_q_b[1];
HB1_cksum_rcvd[25] = DFFEA(HB1_cksum_rcvd[25]_lut_out, clk_i, !rst_i, , HB1L9452, , );


--HB1L773 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~28
--operation mode is normal

HB1L773 = HB1_cksum_rcvd[25] $ (HB1L34 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[25]);


--HB1_cksum_calc_reg[15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[15]
--operation mode is normal

HB1_cksum_calc_reg[15]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[15] $ (HB1L0752 & HB1_cksum_in[15]));
HB1_cksum_calc_reg[15] = DFFEA(HB1_cksum_calc_reg[15]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[15]
--operation mode is normal

HB1_cksum_in[15]_lut_out = WB1_q_b[7];
HB1_cksum_in[15] = DFFEA(HB1_cksum_in[15]_lut_out, clk_i, !rst_i, , A1L54, , );


--HB1L993 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~55
--operation mode is normal

HB1L993 = HB1_cksum_in[15] $ HB1_cksum_calc_reg[15];


--HB1L33 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[15]~45
--operation mode is normal

HB1L33 = HB1L1852 & HB1L993 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[15]
--operation mode is normal

HB1_cksum_rcvd[15]_lut_out = WB1_q_b[7];
HB1_cksum_rcvd[15] = DFFEA(HB1_cksum_rcvd[15]_lut_out, clk_i, !rst_i, , HB1L9852, , );


--HB1L763 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~18
--operation mode is normal

HB1L763 = HB1_cksum_rcvd[15] $ (HB1L33 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[15]);


--HB1_cksum_calc_reg[28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[28]
--operation mode is normal

HB1_cksum_calc_reg[28]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[28] $ (HB1L0752 & HB1_cksum_in[28]));
HB1_cksum_calc_reg[28] = DFFEA(HB1_cksum_calc_reg[28]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[28]
--operation mode is normal

HB1_cksum_in[28]_lut_out = WB1_q_b[4];
HB1_cksum_in[28] = DFFEA(HB1_cksum_in[28]_lut_out, clk_i, !rst_i, , A1L64, , );


--HB1L214 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~68
--operation mode is normal

HB1L214 = HB1_cksum_in[28] $ HB1_cksum_calc_reg[28];


--HB1L64 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[28]~84
--operation mode is normal

HB1L64 = HB1L1852 & HB1L214 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[28]
--operation mode is normal

HB1_cksum_rcvd[28]_lut_out = WB1_q_b[4];
HB1_cksum_rcvd[28] = DFFEA(HB1_cksum_rcvd[28]_lut_out, clk_i, !rst_i, , HB1L9452, , );


--HB1L083 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~31
--operation mode is normal

HB1L083 = HB1_cksum_rcvd[28] $ (HB1L64 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[28]);


--HB1L0493 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_nor_341~646
--operation mode is normal

HB1L0493 = HB1L753 # HB1L773 # HB1L763 # HB1L083;


--HB1_cksum_calc_reg[19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[19]
--operation mode is normal

HB1_cksum_calc_reg[19]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[19] $ (HB1L0752 & HB1_cksum_in[19]));
HB1_cksum_calc_reg[19] = DFFEA(HB1_cksum_calc_reg[19]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[19]
--operation mode is normal

HB1_cksum_in[19]_lut_out = WB1_q_b[3];
HB1_cksum_in[19] = DFFEA(HB1_cksum_in[19]_lut_out, clk_i, !rst_i, , A1L05, , );


--HB1L304 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~59
--operation mode is normal

HB1L304 = HB1_cksum_in[19] $ HB1_cksum_calc_reg[19];


--HB1L73 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[19]~57
--operation mode is normal

HB1L73 = HB1L1852 & HB1L304 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[19]
--operation mode is normal

HB1_cksum_rcvd[19]_lut_out = WB1_q_b[3];
HB1_cksum_rcvd[19] = DFFEA(HB1_cksum_rcvd[19]_lut_out, clk_i, !rst_i, , HB1L0952, , );


--HB1L173 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~22
--operation mode is normal

HB1L173 = HB1_cksum_rcvd[19] $ (HB1L73 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[19]);


--HB1_cksum_calc_reg[18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[18]
--operation mode is normal

HB1_cksum_calc_reg[18]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[18] $ (HB1L0752 & HB1_cksum_in[18]));
HB1_cksum_calc_reg[18] = DFFEA(HB1_cksum_calc_reg[18]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[18]
--operation mode is normal

HB1_cksum_in[18]_lut_out = WB1_q_b[2];
HB1_cksum_in[18] = DFFEA(HB1_cksum_in[18]_lut_out, clk_i, !rst_i, , A1L05, , );


--HB1L204 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~58
--operation mode is normal

HB1L204 = HB1_cksum_in[18] $ HB1_cksum_calc_reg[18];


--HB1L63 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[18]~54
--operation mode is normal

HB1L63 = HB1L1852 & HB1L204 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[18]
--operation mode is normal

HB1_cksum_rcvd[18]_lut_out = WB1_q_b[2];
HB1_cksum_rcvd[18] = DFFEA(HB1_cksum_rcvd[18]_lut_out, clk_i, !rst_i, , HB1L0952, , );


--HB1L073 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~21
--operation mode is normal

HB1L073 = HB1_cksum_rcvd[18] $ (HB1L63 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[18]);


--HB1_cksum_calc_reg[8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[8]
--operation mode is normal

HB1_cksum_calc_reg[8]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[8] $ (HB1L0752 & HB1_cksum_in[8]));
HB1_cksum_calc_reg[8] = DFFEA(HB1_cksum_calc_reg[8]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[8]
--operation mode is normal

HB1_cksum_in[8]_lut_out = WB1_q_b[0];
HB1_cksum_in[8] = DFFEA(HB1_cksum_in[8]_lut_out, clk_i, !rst_i, , A1L54, , );


--HB1L293 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~48
--operation mode is normal

HB1L293 = HB1_cksum_in[8] $ HB1_cksum_calc_reg[8];


--HB1L62 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[8]~24
--operation mode is normal

HB1L62 = HB1L1852 & HB1L293 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[8]
--operation mode is normal

HB1_cksum_rcvd[8]_lut_out = WB1_q_b[0];
HB1_cksum_rcvd[8] = DFFEA(HB1_cksum_rcvd[8]_lut_out, clk_i, !rst_i, , HB1L9852, , );


--HB1L063 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~11
--operation mode is normal

HB1L063 = HB1_cksum_rcvd[8] $ (HB1L62 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[8]);


--HB1_cksum_calc_reg[3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[3]
--operation mode is normal

HB1_cksum_calc_reg[3]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[3] $ (HB1L0752 & HB1_cksum_in[3]));
HB1_cksum_calc_reg[3] = DFFEA(HB1_cksum_calc_reg[3]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[3]
--operation mode is normal

HB1_cksum_in[3]_lut_out = WB1_q_b[3];
HB1_cksum_in[3] = DFFEA(HB1_cksum_in[3]_lut_out, clk_i, !rst_i, , A1L94, , );


--HB1L783 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~43
--operation mode is normal

HB1L783 = HB1_cksum_in[3] $ HB1_cksum_calc_reg[3];


--HB1L12 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[3]~9
--operation mode is normal

HB1L12 = HB1L1852 & HB1L783 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[3]
--operation mode is normal

HB1_cksum_rcvd[3]_lut_out = WB1_q_b[3];
HB1_cksum_rcvd[3] = DFFEA(HB1_cksum_rcvd[3]_lut_out, clk_i, !rst_i, , HB1L8852, , );


--HB1L553 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~6
--operation mode is normal

HB1L553 = HB1_cksum_rcvd[3] $ (HB1L12 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[3]);


--HB1L1493 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_nor_341~667
--operation mode is normal

HB1L1493 = HB1L173 # HB1L073 # HB1L063 # HB1L553;


--HB1_cksum_calc_reg[7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[7]
--operation mode is normal

HB1_cksum_calc_reg[7]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[7] $ (HB1L0752 & HB1_cksum_in[7]));
HB1_cksum_calc_reg[7] = DFFEA(HB1_cksum_calc_reg[7]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[7]
--operation mode is normal

HB1_cksum_in[7]_lut_out = WB1_q_b[7];
HB1_cksum_in[7] = DFFEA(HB1_cksum_in[7]_lut_out, clk_i, !rst_i, , A1L94, , );


--HB1L193 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~47
--operation mode is normal

HB1L193 = HB1_cksum_in[7] $ HB1_cksum_calc_reg[7];


--HB1L52 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[7]~21
--operation mode is normal

HB1L52 = HB1L1852 & HB1L193 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[7]
--operation mode is normal

HB1_cksum_rcvd[7]_lut_out = WB1_q_b[7];
HB1_cksum_rcvd[7] = DFFEA(HB1_cksum_rcvd[7]_lut_out, clk_i, !rst_i, , HB1L8852, , );


--HB1L953 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~10
--operation mode is normal

HB1L953 = HB1_cksum_rcvd[7] $ (HB1L52 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[7]);


--HB1_cksum_calc_reg[31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[31]
--operation mode is normal

HB1_cksum_calc_reg[31]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[31] $ (HB1L0752 & HB1_cksum_in[31]));
HB1_cksum_calc_reg[31] = DFFEA(HB1_cksum_calc_reg[31]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[31]
--operation mode is normal

HB1_cksum_in[31]_lut_out = WB1_q_b[7];
HB1_cksum_in[31] = DFFEA(HB1_cksum_in[31]_lut_out, clk_i, !rst_i, , A1L64, , );


--HB1L514 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~71
--operation mode is normal

HB1L514 = HB1_cksum_in[31] $ HB1_cksum_calc_reg[31];


--HB1L94 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[31]~93
--operation mode is normal

HB1L94 = HB1L1852 & HB1L514 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[31]
--operation mode is normal

HB1_cksum_rcvd[31]_lut_out = WB1_q_b[7];
HB1_cksum_rcvd[31] = DFFEA(HB1_cksum_rcvd[31]_lut_out, clk_i, !rst_i, , HB1L9452, , );


--HB1L383 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~34
--operation mode is normal

HB1L383 = HB1_cksum_rcvd[31] $ (HB1L94 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[31]);


--HB1_cksum_calc_reg[6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[6]
--operation mode is normal

HB1_cksum_calc_reg[6]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[6] $ (HB1L0752 & HB1_cksum_in[6]));
HB1_cksum_calc_reg[6] = DFFEA(HB1_cksum_calc_reg[6]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[6]
--operation mode is normal

HB1_cksum_in[6]_lut_out = WB1_q_b[6];
HB1_cksum_in[6] = DFFEA(HB1_cksum_in[6]_lut_out, clk_i, !rst_i, , A1L94, , );


--HB1L093 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~46
--operation mode is normal

HB1L093 = HB1_cksum_in[6] $ HB1_cksum_calc_reg[6];


--HB1L42 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[6]~18
--operation mode is normal

HB1L42 = HB1L1852 & HB1L093 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[6]
--operation mode is normal

HB1_cksum_rcvd[6]_lut_out = WB1_q_b[6];
HB1_cksum_rcvd[6] = DFFEA(HB1_cksum_rcvd[6]_lut_out, clk_i, !rst_i, , HB1L8852, , );


--HB1L853 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~9
--operation mode is normal

HB1L853 = HB1_cksum_rcvd[6] $ (HB1L42 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[6]);


--HB1_cksum_calc_reg[2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[2]
--operation mode is normal

HB1_cksum_calc_reg[2]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[2] $ (HB1L0752 & HB1_cksum_in[2]));
HB1_cksum_calc_reg[2] = DFFEA(HB1_cksum_calc_reg[2]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[2]
--operation mode is normal

HB1_cksum_in[2]_lut_out = WB1_q_b[2];
HB1_cksum_in[2] = DFFEA(HB1_cksum_in[2]_lut_out, clk_i, !rst_i, , A1L94, , );


--HB1L683 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~42
--operation mode is normal

HB1L683 = HB1_cksum_in[2] $ HB1_cksum_calc_reg[2];


--HB1L02 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[2]~6
--operation mode is normal

HB1L02 = HB1L1852 & HB1L683 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[2]
--operation mode is normal

HB1_cksum_rcvd[2]_lut_out = WB1_q_b[2];
HB1_cksum_rcvd[2] = DFFEA(HB1_cksum_rcvd[2]_lut_out, clk_i, !rst_i, , HB1L8852, , );


--HB1L453 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~5
--operation mode is normal

HB1L453 = HB1_cksum_rcvd[2] $ (HB1L02 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[2]);


--HB1L2493 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_nor_341~692
--operation mode is normal

HB1L2493 = HB1L953 # HB1L383 # HB1L853 # HB1L453;


--HB1_cksum_calc_reg[0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[0]
--operation mode is normal

HB1_cksum_calc_reg[0]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[0] $ (HB1L0752 & HB1_cksum_in[0]));
HB1_cksum_calc_reg[0] = DFFEA(HB1_cksum_calc_reg[0]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[0]
--operation mode is normal

HB1_cksum_in[0]_lut_out = WB1_q_b[0];
HB1_cksum_in[0] = DFFEA(HB1_cksum_in[0]_lut_out, clk_i, !rst_i, , A1L94, , );


--HB1L483 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~40
--operation mode is normal

HB1L483 = HB1_cksum_in[0] $ HB1_cksum_calc_reg[0];


--HB1L81 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[0]~0
--operation mode is normal

HB1L81 = HB1L1852 & HB1L483 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[0]
--operation mode is normal

HB1_cksum_rcvd[0]_lut_out = WB1_q_b[0];
HB1_cksum_rcvd[0] = DFFEA(HB1_cksum_rcvd[0]_lut_out, clk_i, !rst_i, , HB1L8852, , );


--HB1L253 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~3
--operation mode is normal

HB1L253 = HB1_cksum_rcvd[0] $ (HB1L81 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[0]);


--HB1_cksum_calc_reg[29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[29]
--operation mode is normal

HB1_cksum_calc_reg[29]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[29] $ (HB1L0752 & HB1_cksum_in[29]));
HB1_cksum_calc_reg[29] = DFFEA(HB1_cksum_calc_reg[29]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[29]
--operation mode is normal

HB1_cksum_in[29]_lut_out = WB1_q_b[5];
HB1_cksum_in[29] = DFFEA(HB1_cksum_in[29]_lut_out, clk_i, !rst_i, , A1L64, , );


--HB1L314 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~69
--operation mode is normal

HB1L314 = HB1_cksum_in[29] $ HB1_cksum_calc_reg[29];


--HB1L74 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[29]~87
--operation mode is normal

HB1L74 = HB1L1852 & HB1L314 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[29]
--operation mode is normal

HB1_cksum_rcvd[29]_lut_out = WB1_q_b[5];
HB1_cksum_rcvd[29] = DFFEA(HB1_cksum_rcvd[29]_lut_out, clk_i, !rst_i, , HB1L9452, , );


--HB1L183 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~32
--operation mode is normal

HB1L183 = HB1_cksum_rcvd[29] $ (HB1L74 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[29]);


--HB1_cksum_calc_reg[30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[30]
--operation mode is normal

HB1_cksum_calc_reg[30]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[30] $ (HB1L0752 & HB1_cksum_in[30]));
HB1_cksum_calc_reg[30] = DFFEA(HB1_cksum_calc_reg[30]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[30]
--operation mode is normal

HB1_cksum_in[30]_lut_out = WB1_q_b[6];
HB1_cksum_in[30] = DFFEA(HB1_cksum_in[30]_lut_out, clk_i, !rst_i, , A1L64, , );


--HB1L414 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~70
--operation mode is normal

HB1L414 = HB1_cksum_in[30] $ HB1_cksum_calc_reg[30];


--HB1L84 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[30]~90
--operation mode is normal

HB1L84 = HB1L1852 & HB1L414 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[30]
--operation mode is normal

HB1_cksum_rcvd[30]_lut_out = WB1_q_b[6];
HB1_cksum_rcvd[30] = DFFEA(HB1_cksum_rcvd[30]_lut_out, clk_i, !rst_i, , HB1L9452, , );


--HB1L283 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~33
--operation mode is normal

HB1L283 = HB1_cksum_rcvd[30] $ (HB1L84 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[30]);


--HB1_cksum_calc_reg[14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[14]
--operation mode is normal

HB1_cksum_calc_reg[14]_lut_out = !HB1L7652 & (HB1_cksum_calc_reg[14] $ (HB1_cksum_in[14] & HB1L0752));
HB1_cksum_calc_reg[14] = DFFEA(HB1_cksum_calc_reg[14]_lut_out, clk_i, !rst_i, , , , );


--HB1_cksum_in[14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[14]
--operation mode is normal

HB1_cksum_in[14]_lut_out = WB1_q_b[6];
HB1_cksum_in[14] = DFFEA(HB1_cksum_in[14]_lut_out, clk_i, !rst_i, , A1L54, , );


--HB1L893 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~54
--operation mode is normal

HB1L893 = HB1_cksum_in[14] $ HB1_cksum_calc_reg[14];


--HB1L23 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[14]~42
--operation mode is normal

HB1L23 = HB1L1852 & HB1L893 & !HB1L8652 & !HB1L9652;


--HB1_cksum_rcvd[14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[14]
--operation mode is normal

HB1_cksum_rcvd[14]_lut_out = WB1_q_b[6];
HB1_cksum_rcvd[14] = DFFEA(HB1_cksum_rcvd[14]_lut_out, clk_i, !rst_i, , HB1L9852, , );


--HB1L663 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~17
--operation mode is normal

HB1L663 = HB1_cksum_rcvd[14] $ (HB1L23 # !HB1_reduce_nor_702 & HB1_cksum_calc_reg[14]);


--HB1L3493 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_nor_341~721
--operation mode is normal

HB1L3493 = HB1L253 # HB1L183 # HB1L283 # HB1L663;


--HB1L5493 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|reduce_nor_341~775
--operation mode is normal

HB1L5493 = HB1L0493 # HB1L1493 # HB1L2493 # HB1L3493;


--HB1L9552 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_364_rtl_65~67
--operation mode is normal

HB1L9552 = HB1L4652 # HB1L3652 & (HB1L4493 # HB1L5493);


--A1L66 is rtl~1434
--operation mode is normal

A1L66 = ack_current_state & !HB1_current_state[1];


--A1L35 is rtl~391
--operation mode is normal

A1L35 = HB1L6493 # HB1L7493 # !HB1_current_state[2] # !A1L66;


--A1L15 is rtl~369
--operation mode is normal

A1L15 = HB1_current_state[2] & HB1_reduce_or_283 # !HB1_current_state[2] & (HB1_current_state[1] & HB1_reduce_or_283 # !HB1_current_state[1] & HB1_reduce_or_247);


--A1L45 is rtl~398
--operation mode is normal

A1L45 = HB1_current_state[5] & (A1L35 # !HB1_current_state[4]) # !HB1_current_state[5] & (HB1_current_state[4] # !A1L15);


--A1L44 is rtl~18
--operation mode is normal

A1L44 = HB1L1852 & HB1_current_state[5] & MB1_b_non_empty & !HB1_current_state[4];


--HB1L3452 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_361_rtl_80~0
--operation mode is normal

HB1L3452 = HB1_current_state[3] & (HB1_current_state[0] # A1L45) # !HB1_current_state[3] & !HB1_current_state[0] & A1L44;


--HB1L6452 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_361_rtl_84_rtl_366~103
--operation mode is normal

HB1L6452 = HB1_current_state[2] & !HB1_current_state[1] # !HB1_current_state[2] & (!MB1_b_non_empty & !HB1_current_state[1] # !HB1L5452);


--HB1L5852 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_382~8
--operation mode is normal

HB1L5852 = HB1_current_state[2] & HB1_current_state[5] & HB1_current_state[4];


--HB1L4452 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_361_rtl_84_rtl_366~32
--operation mode is normal

HB1L4452 = HB1L6452 # HB1L5852 & HB1L124;


--A1L06 is rtl~573
--operation mode is normal

A1L06 = HB1_current_state[3] & (!HB1L7952 # !HB1_current_state[0]) # !HB1_current_state[3] & (HB1_current_state[0] # !A1L16);


--HB1L2452 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_360_rtl_87~0
--operation mode is normal

HB1L2452 = HB1_current_state[3] & (HB1_current_state[0] & HB1_current_state[1] & HB1_current_state[2] # !HB1_current_state[0] & !HB1_current_state[1] & !HB1_current_state[2]);


--HB1L1452 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_360_rtl_86~0
--operation mode is normal

HB1L1452 = HB1_current_state[2] & HB1_current_state[1] & HB1_current_state[3] & HB1_current_state[0];


--HB1L0452 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_360_rtl_85~0
--operation mode is normal

HB1L0452 = HB1_current_state[5] & (HB1_current_state[4] # HB1L2452) # !HB1_current_state[5] & !HB1_current_state[4] & HB1L1452;


--HB1L714 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~3274
--operation mode is normal

HB1L714 = !N11_safe_q[1] & !N11_safe_q[2] # !N11_safe_q[5] # !N11_safe_q[4];


--HB1L614 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|i~143
--operation mode is normal

HB1L614 = HB1L714 # !N11_safe_q[3] # !MB1_b_non_empty;


--A1L95 is rtl~472
--operation mode is normal

A1L95 = !HB1_current_state[1] & (HB1_current_state[2] & HB1_current_state[0] # !HB1_current_state[2] & HB1L614);


--A1L26 is rtl~1415
--operation mode is normal

A1L26 = ack_current_state & !HB1L6493 & !HB1L7493 & !HB1_current_state[1];


--A1L46 is rtl~1417
--operation mode is normal

A1L46 = HB1_current_state[3] & (HB1_current_state[0] # A1L26 & HB1_current_state[2]);


--A1L76 is rtl~1468
--operation mode is normal

A1L76 = A1L95 # HB1L7952 & HB1L124 # !A1L46;


--HB1L7352 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_359_rtl_90~10
--operation mode is normal

HB1L7352 = HB1L1452 & HB1_current_state[4] & !HB1_current_state[5];


--HB1L8352 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_359_rtl_90~119
--operation mode is normal

HB1L8352 = HB1_current_state[0] & (HB1L124 & HB1_current_state[2] # !HB1_current_state[1]);


--HB1L9352 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_359_rtl_90~384
--operation mode is normal

HB1L9352 = A1L35 & !HB1_current_state[0] # !HB1_current_state[3] # !HB1_current_state[4];


--HB1L0852 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_379~8
--operation mode is normal

HB1L0852 = HB1_current_state[5] & !HB1_current_state[3] & !HB1_current_state[0];


--HB1L9752 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_379~0
--operation mode is normal

HB1L9752 = HB1L0852 & !HB1_current_state[2] & !HB1_current_state[1] & !HB1_current_state[4];


--HB1L7752 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_377~8
--operation mode is normal

HB1L7752 = HB1_current_state[4] & !HB1_current_state[5] & !HB1_current_state[0];


--HB1L8752 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_378~0
--operation mode is normal

HB1L8752 = HB1L7752 & HB1_current_state[2] & HB1_current_state[1] & HB1_current_state[3];


--HB1L1752 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_370~0
--operation mode is normal

HB1L1752 = HB1L7752 & HB1_current_state[1] & !HB1_current_state[2] & !HB1_current_state[3];


--HB1L1552 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_363_rtl_70~87
--operation mode is normal

HB1L1552 = HB1_current_state[2] # !HB1_current_state[3] # !HB1_current_state[4] # !HB1_current_state[5];


--HB1L5552 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_363_rtl_70~240
--operation mode is normal

HB1L5552 = HB1_current_state[0] & !HB1_current_state[1];


--HB1L4552 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_363_rtl_70~228
--operation mode is normal

HB1L4552 = HB1_current_state[5] & HB1_current_state[3] & !HB1_current_state[4] & !HB1_current_state[0];


--HB1L6552 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_363_rtl_70~248
--operation mode is normal

HB1L6552 = HB1L1852 & (HB1L4552 # HB1L1552 & HB1L5552) # !HB1L1852 & HB1L1552 & HB1L5552;


--A1L55 is rtl~424
--operation mode is normal

A1L55 = !HB1L0593 & !HB1L1593 & !HB1_current_state[3];


--A1L65 is rtl~425
--operation mode is normal

A1L65 = HB1_current_state[3] & !HB1L4593 & !HB1L5593;


--A1L56 is rtl~1419
--operation mode is normal

A1L56 = HB1_current_state[5] & HB1_current_state[4] # !HB1_current_state[5] & !HB1_current_state[4] & !A1L55 & !A1L65;


--HB1L7552 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_363_rtl_70~253
--operation mode is normal

HB1L7552 = HB1L6552 # HB1_current_state[1] & !A1L56 & !HB1_current_state[0];


--HB1L2552 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_363_rtl_70~193
--operation mode is normal

HB1L2552 = HB1_current_state[5] & !HB1_current_state[0];


--HB1L3552 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_363_rtl_70~211
--operation mode is normal

HB1L3552 = HB1_current_state[2] # !HB1_current_state[3];


--HB1L0552 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_363_rtl_70~75
--operation mode is normal

HB1L0552 = ack_current_state # HB1L4493 # HB1L5493 # HB1L3552;


--HB1L8452 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_362_rtl_77~0
--operation mode is normal

HB1L8452 = HB1_current_state[1] & (!HB1_current_state[3] # !HB1_current_state[5] # !HB1_current_state[4]);


--A1L75 is rtl~437
--operation mode is normal

A1L75 = HB1_current_state[5] & (!HB1_current_state[3] # !A1L26) # !A1L56;


--A1L86 is rtl~1481
--operation mode is normal

A1L86 = !HB1_current_state[3] # !HB1_current_state[4] # !HB1_current_state[5] # !HB1_current_state[1];


--A1L34 is rtl~17
--operation mode is normal

A1L34 = ack_current_state # HB1L4493 # HB1L5493 # A1L86;


--HB1L7452 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_362_rtl_75~0
--operation mode is normal

HB1L7452 = HB1_current_state[2] & (HB1_current_state[0] # A1L75) # !HB1_current_state[2] & !HB1_current_state[0] & !A1L34;


--A1L74 is rtl~58
--operation mode is normal

A1L74 = HB1L3952 & HB1L124 # !HB1_current_state[1];


--HB1L3752 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_372~0
--operation mode is normal

HB1L3752 = HB1L7752 & HB1_current_state[2] & !HB1_current_state[1] & !HB1_current_state[3];


--HB1_data_out[0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[0]
--operation mode is normal

HB1_data_out[0]_lut_out = HB1L9683 & (HB1L1093 # !N01_safe_q[5]) # !HB1L9683 & HB1L1983 & N01_safe_q[5];
HB1_data_out[0] = DFFEA(HB1_data_out[0]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1L4952 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_392~10
--operation mode is normal

HB1L4952 = HB1_current_state[5] & HB1_current_state[4] & HB1_current_state[3] & HB1_current_state[0];


--A1L85 is rtl~447
--operation mode is normal

A1L85 = !HB1_current_state[1] & (HB1_current_state[2] & HB1L4952 # !HB1_current_state[2] & HB1L8652);


--HB1_data_out[13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[13]
--operation mode is normal

HB1_data_out[13]_lut_out = HB1L6333 & (HB1L8633 # !N01_safe_q[5]) # !HB1L6333 & HB1L8533 & N01_safe_q[5];
HB1_data_out[13] = DFFEA(HB1_data_out[13]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[12]
--operation mode is normal

HB1_data_out[12]_lut_out = HB1L7733 & (HB1L9043 # !N01_safe_q[4]) # !HB1L7733 & HB1L9833 & N01_safe_q[4];
HB1_data_out[12] = DFFEA(HB1_data_out[12]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[11]
--operation mode is normal

HB1_data_out[11]_lut_out = HB1L8143 & (HB1L0543 # !N01_safe_q[5]) # !HB1L8143 & HB1L0443 & N01_safe_q[5];
HB1_data_out[11] = DFFEA(HB1_data_out[11]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[10]
--operation mode is normal

HB1_data_out[10]_lut_out = HB1L9543 & (HB1L1943 # !N01_safe_q[4]) # !HB1L9543 & HB1L1743 & N01_safe_q[4];
HB1_data_out[10] = DFFEA(HB1_data_out[10]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[17]
--operation mode is normal

HB1_data_out[17]_lut_out = HB1L2713 & (HB1L4023 # !N01_safe_q[5]) # !HB1L2713 & HB1L4913 & N01_safe_q[5];
HB1_data_out[17] = DFFEA(HB1_data_out[17]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[16]
--operation mode is normal

HB1_data_out[16]_lut_out = HB1L3123 & (HB1L5423 # !N01_safe_q[4]) # !HB1L3123 & HB1L5223 & N01_safe_q[4];
HB1_data_out[16] = DFFEA(HB1_data_out[16]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[15]
--operation mode is normal

HB1_data_out[15]_lut_out = HB1L4523 & (HB1L6823 # !N01_safe_q[5]) # !HB1L4523 & HB1L6723 & N01_safe_q[5];
HB1_data_out[15] = DFFEA(HB1_data_out[15]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[14]
--operation mode is normal

HB1_data_out[14]_lut_out = HB1L5923 & (HB1L7233 # !N01_safe_q[4]) # !HB1L5923 & HB1L7033 & N01_safe_q[4];
HB1_data_out[14] = DFFEA(HB1_data_out[14]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[20]
--operation mode is normal

HB1_data_out[20]_lut_out = HB1L9403 & (HB1L1803 # !N01_safe_q[5]) # !HB1L9403 & HB1L1703 & N01_safe_q[5];
HB1_data_out[20] = DFFEA(HB1_data_out[20]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[1]
--operation mode is normal

HB1_data_out[1]_lut_out = HB1L8283 & (HB1L0683 # !N01_safe_q[4]) # !HB1L8283 & HB1L0483 & N01_safe_q[4];
HB1_data_out[1] = DFFEA(HB1_data_out[1]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[19]
--operation mode is normal

HB1_data_out[19]_lut_out = HB1L0903 & (HB1L2213 # !N01_safe_q[5]) # !HB1L0903 & HB1L2113 & N01_safe_q[5];
HB1_data_out[19] = DFFEA(HB1_data_out[19]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[18]
--operation mode is normal

HB1_data_out[18]_lut_out = HB1L1313 & (HB1L3613 # !N01_safe_q[4]) # !HB1L1313 & HB1L3413 & N01_safe_q[4];
HB1_data_out[18] = DFFEA(HB1_data_out[18]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[24]
--operation mode is normal

HB1_data_out[24]_lut_out = HB1L5882 & (HB1L7192 # !N01_safe_q[5]) # !HB1L5882 & HB1L7092 & N01_safe_q[5];
HB1_data_out[24] = DFFEA(HB1_data_out[24]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[23]
--operation mode is normal

HB1_data_out[23]_lut_out = HB1L6292 & (HB1L8592 # !N01_safe_q[4]) # !HB1L6292 & HB1L8392 & N01_safe_q[4];
HB1_data_out[23] = DFFEA(HB1_data_out[23]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[22]
--operation mode is normal

HB1_data_out[22]_lut_out = HB1L7692 & (HB1L9992 # !N01_safe_q[5]) # !HB1L7692 & HB1L9892 & N01_safe_q[5];
HB1_data_out[22] = DFFEA(HB1_data_out[22]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[21]
--operation mode is normal

HB1_data_out[21]_lut_out = HB1L8003 & (HB1L0403 # !N01_safe_q[4]) # !HB1L8003 & HB1L0203 & N01_safe_q[4];
HB1_data_out[21] = DFFEA(HB1_data_out[21]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[28]
--operation mode is normal

HB1_data_out[28]_lut_out = HB1L1272 & (HB1L3572 # !N01_safe_q[5]) # !HB1L1272 & HB1L3472 & N01_safe_q[5];
HB1_data_out[28] = DFFEA(HB1_data_out[28]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[27]
--operation mode is normal

HB1_data_out[27]_lut_out = HB1L2672 & (HB1L4972 # !N01_safe_q[4]) # !HB1L2672 & HB1L4772 & N01_safe_q[4];
HB1_data_out[27] = DFFEA(HB1_data_out[27]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[26]
--operation mode is normal

HB1_data_out[26]_lut_out = HB1L3082 & (HB1L5382 # !N01_safe_q[5]) # !HB1L3082 & HB1L5282 & N01_safe_q[5];
HB1_data_out[26] = DFFEA(HB1_data_out[26]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[25]
--operation mode is normal

HB1_data_out[25]_lut_out = HB1L4482 & (HB1L6782 # !N01_safe_q[4]) # !HB1L4482 & HB1L6582 & N01_safe_q[4];
HB1_data_out[25] = DFFEA(HB1_data_out[25]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[31]
--operation mode is normal

HB1_data_out[31]_lut_out = HB1L8952 & (HB1L0362 # !N01_safe_q[5]) # !HB1L8952 & HB1L0262 & N01_safe_q[5];
HB1_data_out[31] = DFFEA(HB1_data_out[31]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[30]
--operation mode is normal

HB1_data_out[30]_lut_out = HB1L9362 & (HB1L1762 # !N01_safe_q[4]) # !HB1L9362 & HB1L1562 & N01_safe_q[4];
HB1_data_out[30] = DFFEA(HB1_data_out[30]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[2]
--operation mode is normal

HB1_data_out[2]_lut_out = HB1L7873 & (HB1L9183 # !N01_safe_q[5]) # !HB1L7873 & HB1L9083 & N01_safe_q[5];
HB1_data_out[2] = DFFEA(HB1_data_out[2]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[29]
--operation mode is normal

HB1_data_out[29]_lut_out = HB1L0862 & (HB1L2172 # !N01_safe_q[4]) # !HB1L0862 & HB1L2962 & N01_safe_q[4];
HB1_data_out[29] = DFFEA(HB1_data_out[29]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[6]
--operation mode is normal

HB1_data_out[6]_lut_out = HB1L3263 & (HB1L5563 # !N01_safe_q[5]) # !HB1L3263 & HB1L5463 & N01_safe_q[5];
HB1_data_out[6] = DFFEA(HB1_data_out[6]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[5]
--operation mode is normal

HB1_data_out[5]_lut_out = HB1L4663 & (HB1L6963 # !N01_safe_q[4]) # !HB1L4663 & HB1L6763 & N01_safe_q[4];
HB1_data_out[5] = DFFEA(HB1_data_out[5]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[4]
--operation mode is normal

HB1_data_out[4]_lut_out = HB1L5073 & (HB1L7373 # !N01_safe_q[5]) # !HB1L5073 & HB1L7273 & N01_safe_q[5];
HB1_data_out[4] = DFFEA(HB1_data_out[4]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[3]
--operation mode is normal

HB1_data_out[3]_lut_out = HB1L6473 & (HB1L8773 # !N01_safe_q[4]) # !HB1L6473 & HB1L8573 & N01_safe_q[4];
HB1_data_out[3] = DFFEA(HB1_data_out[3]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[9]
--operation mode is normal

HB1_data_out[9]_lut_out = HB1L0053 & (HB1L2353 # !N01_safe_q[4]) # !HB1L0053 & HB1L2153 & N01_safe_q[4];
HB1_data_out[9] = DFFEA(HB1_data_out[9]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[8]
--operation mode is normal

HB1_data_out[8]_lut_out = HB1L1453 & (HB1L3753 # !N01_safe_q[5]) # !HB1L1453 & HB1L3653 & N01_safe_q[5];
HB1_data_out[8] = DFFEA(HB1_data_out[8]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1_data_out[7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[7]
--operation mode is normal

HB1_data_out[7]_lut_out = HB1L2853 & (HB1L4163 # !N01_safe_q[4]) # !HB1L2853 & HB1L4953 & N01_safe_q[4];
HB1_data_out[7] = DFFEA(HB1_data_out[7]_lut_out, HB1L6952, !HB1L7652, , , , );


--HB1L5752 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_376~0
--operation mode is normal

HB1L5752 = HB1L7752 & HB1_current_state[1] & HB1_current_state[3] & !HB1_current_state[2];


--HB1L6752 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_377~0
--operation mode is normal

HB1L6752 = HB1L7752 & HB1_current_state[2] & HB1_current_state[3] & !HB1_current_state[1];


--Y1_dffs[16] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[16]
--operation mode is normal

Y1_dffs[16]_lut_out = Y1_dffs[17];
Y1_dffs[16] = DFFEA(Y1_dffs[16]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y2_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]
--operation mode is normal

Y2_dffs[5]_lut_out = N3_safe_q[4] & (Y2_dffs[6] # A1L5) # !N3_safe_q[4] & Y2_dffs[6] & !A1L5;
Y2_dffs[5] = DFFEA(Y2_dffs[5]_lut_out, !A1L3, !B1_reset_all, , , , );


--A1L12Q is cmd_current_state~12
--operation mode is normal

A1L12Q_lut_out = A1L02Q;
A1L12Q = DFFEA(A1L12Q_lut_out, XB1__clk0, !rst_i, , , , );


--A1L301Q is stim_current_state~11
--operation mode is normal

A1L301Q_lut_out = A1L201Q;
A1L301Q = DFFEA(A1L301Q_lut_out, clk_i, !rst_i, , , , );


--A1L03 is LessThan_14_rtl_18~45
--operation mode is normal

A1L03 = !N7_safe_q[29] & !N7_safe_q[30];


--A1L13 is LessThan_14_rtl_18~48
--operation mode is normal

A1L13 = A1L03 & !N7_safe_q[26] & !N7_safe_q[27] & !N7_safe_q[28];


--A1L72 is LessThan_14_rtl_17~241
--operation mode is normal

A1L72 = !N7_safe_q[23] # !N7_safe_q[22];


--A1L82 is LessThan_14_rtl_17~244
--operation mode is normal

A1L82 = A1L72 # !N7_safe_q[21] # !N7_safe_q[20] # !N7_safe_q[19];


--A1L62 is LessThan_14_rtl_17~214
--operation mode is normal

A1L62 = !N7_safe_q[15] # !N7_safe_q[14] # !N7_safe_q[13] # !N7_safe_q[12];


--A1L52 is LessThan_14_rtl_17~197
--operation mode is normal

A1L52 = !N7_safe_q[8] & !N7_safe_q[9] & !N7_safe_q[10] & !N7_safe_q[11];


--A1L32 is LessThan_14_rtl_17~166
--operation mode is normal

A1L32 = !N7_safe_q[16] & (A1L62 # A1L52 & !N7_safe_q[7]);


--A1L42 is LessThan_14_rtl_17~169
--operation mode is normal

A1L42 = A1L82 # !N7_safe_q[18] & (A1L32 # !N7_safe_q[17]);


--A1L92 is LessThan_14_rtl_18~14
--operation mode is normal

A1L92 = A1L13 & (A1L42 & !N7_safe_q[24] # !N7_safe_q[25]);


--A1L96 is Select_66_rtl_9~1
--operation mode is normal

A1L96 = A1L22Q & !N6_safe_q[31] & (!N6L18 # !N6L08);


--TB6_dffe25a[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe20|dffe25a[6]
--operation mode is normal

TB6_dffe25a[6]_lut_out = !RB2_add_sub_cella[6];
TB6_dffe25a[6] = DFFEA(TB6_dffe25a[6]_lut_out, XB1__clk0, !rst_i, , , , );


--TB6_dffe25a[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe20|dffe25a[7]
--operation mode is normal

TB6_dffe25a[7]_lut_out = !RB2_add_sub_cella[7];
TB6_dffe25a[7] = DFFEA(TB6_dffe25a[7]_lut_out, XB1__clk0, !rst_i, , , , );


--EB7_agb_out is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_9vc:a_fefifo6|lpm_compare:cmp_full|comptree:comparator|cmpchain:cmp_end|agb_out
--operation mode is normal

EB7_agb_out_carry_eqn = EB7_lcarry[2];
EB7_agb_out = LCELL(EB7_agb_out_carry_eqn # !TB6_dffe25a[7] # !TB6_dffe25a[6]);


--RB1_add_sub_cella[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[1]
--operation mode is arithmetic

RB1_add_sub_cella[1]_carry_eqn = RB1L2;
RB1_add_sub_cella[1] = TB1_dffe25a[1] $ N9_safe_q[1] $ RB1_add_sub_cella[1]_carry_eqn;

--RB1L4 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[1]~COUT
--operation mode is arithmetic

RB1L4 = CARRY(TB1_dffe25a[1] & N9_safe_q[1] & !RB1L2 # !TB1_dffe25a[1] & (N9_safe_q[1] # !RB1L2));


--RB1_add_sub_cella[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[4]
--operation mode is arithmetic

RB1_add_sub_cella[4]_carry_eqn = RB1L8;
RB1_add_sub_cella[4] = TB1_dffe25a[4] $ N9_safe_q[4] $ !RB1_add_sub_cella[4]_carry_eqn;

--RB1L01 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[4]~COUT
--operation mode is arithmetic

RB1L01 = CARRY(TB1_dffe25a[4] & (!RB1L8 # !N9_safe_q[4]) # !TB1_dffe25a[4] & !N9_safe_q[4] & !RB1L8);


--RB1_add_sub_cella[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[5]
--operation mode is arithmetic

RB1_add_sub_cella[5]_carry_eqn = RB1L01;
RB1_add_sub_cella[5] = TB1_dffe25a[5] $ N9_safe_q[5] $ RB1_add_sub_cella[5]_carry_eqn;

--RB1L21 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[5]~COUT
--operation mode is arithmetic

RB1L21 = CARRY(TB1_dffe25a[5] & N9_safe_q[5] & !RB1L01 # !TB1_dffe25a[5] & (N9_safe_q[5] # !RB1L01));


--RB1_add_sub_cella[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[6]
--operation mode is arithmetic

RB1_add_sub_cella[6]_carry_eqn = RB1L21;
RB1_add_sub_cella[6] = TB1_dffe25a[6] $ N9_safe_q[6] $ !RB1_add_sub_cella[6]_carry_eqn;

--RB1L41 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[6]~COUT
--operation mode is arithmetic

RB1L41 = CARRY(TB1_dffe25a[6] & (!RB1L21 # !N9_safe_q[6]) # !TB1_dffe25a[6] & !N9_safe_q[6] & !RB1L21);


--RB1_add_sub_cella[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[2]
--operation mode is arithmetic

RB1_add_sub_cella[2]_carry_eqn = RB1L4;
RB1_add_sub_cella[2] = TB1_dffe25a[2] $ N9_safe_q[2] $ !RB1_add_sub_cella[2]_carry_eqn;

--RB1L6 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[2]~COUT
--operation mode is arithmetic

RB1L6 = CARRY(TB1_dffe25a[2] & (!RB1L4 # !N9_safe_q[2]) # !TB1_dffe25a[2] & !N9_safe_q[2] & !RB1L4);


--RB1_add_sub_cella[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[3]
--operation mode is arithmetic

RB1_add_sub_cella[3]_carry_eqn = RB1L6;
RB1_add_sub_cella[3] = TB1_dffe25a[3] $ N9_safe_q[3] $ RB1_add_sub_cella[3]_carry_eqn;

--RB1L8 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15|add_sub_cella[3]~COUT
--operation mode is arithmetic

RB1L8 = CARRY(TB1_dffe25a[3] & N9_safe_q[3] & !RB1L6 # !TB1_dffe25a[3] & (N9_safe_q[3] # !RB1L6));


--MB1L5 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_4vc:a_fefifo5|altr_temp~129
--operation mode is normal

MB1L5 = MB1L3 & MB1L2 & !TB5_dffe25a[2] & !TB5_dffe25a[3];


--TB1_dffe25a[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe13|dffe25a[0]
--operation mode is normal

TB1_dffe25a[0]_lut_out = VB1_dffe24a[2] $ VB1_dffe24a[1] $ VB1_dffe24a[0] $ PB1_xor3;
TB1_dffe25a[0] = DFFEA(TB1_dffe25a[0]_lut_out, clk_i, !rst_i, , , , );


--HB1L2852 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_380~0
--operation mode is normal

HB1L2852 = HB1L4552 & HB1_current_state[1] & !HB1_current_state[2];


--HB1L6952 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_394~0
--operation mode is normal

HB1L6952 = HB1L3952 & HB1_current_state[2] & HB1_current_state[0] & !HB1_current_state[1];


--HB1L7652 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_366~0
--operation mode is normal

HB1L7652 = HB1L8652 & !HB1_current_state[2] & !HB1_current_state[1];


--HB1L0752 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_367_rtl_99_rtl_302~14
--operation mode is normal

HB1L0752 = !HB1L9652 & !HB1_current_state[2] & !HB1_current_state[1];


--HB1L2752 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_371_rtl_262_rtl_306~0
--operation mode is normal

HB1L2752 = !HB1_current_state[0] & (HB1_current_state[4] $ (HB1_current_state[5] & HB1_current_state[3]));


--A1L05 is rtl~297
--operation mode is normal

A1L05 = HB1L2752 & HB1_current_state[2] & HB1_current_state[1];


--HB1L0952 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_387~0
--operation mode is normal

HB1L0952 = HB1L0852 & HB1_current_state[2] & HB1_current_state[1] & !HB1_current_state[4];


--A1L94 is rtl~294
--operation mode is normal

A1L94 = HB1L2752 & HB1_current_state[1] & !HB1_current_state[2];


--HB1L8852 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_385~0
--operation mode is normal

HB1L8852 = HB1L0852 & HB1_current_state[1] & !HB1_current_state[2] & !HB1_current_state[4];


--A1L54 is rtl~22
--operation mode is normal

A1L54 = HB1L2752 & HB1_current_state[2] & !HB1_current_state[1];


--HB1L9852 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_386~0
--operation mode is normal

HB1L9852 = HB1L0852 & HB1_current_state[2] & !HB1_current_state[1] & !HB1_current_state[4];


--HB1L4752 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_375_rtl_271_rtl_311~0
--operation mode is normal

HB1L4752 = !HB1_current_state[0] & (HB1_current_state[3] & HB1_current_state[4] # !HB1_current_state[3] & HB1_current_state[5]);


--A1L64 is rtl~24
--operation mode is normal

A1L64 = HB1L4752 & !HB1_current_state[2] & !HB1_current_state[1];


--HB1L9452 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_363_rtl_70~1
--operation mode is normal

HB1L9452 = HB1L4552 & !HB1_current_state[2] & !HB1_current_state[1];


--HB1L2952 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_391~0
--operation mode is normal

HB1L2952 = HB1L3952 & HB1_current_state[0] & !HB1_current_state[2] & !HB1_current_state[1];


--HB1_memory[41][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][0]
--operation mode is normal

HB1_memory[41][0]_lut_out = HB1_data_in[0];
HB1_memory[41][0] = DFFEA(HB1_memory[41][0]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][0]
--operation mode is normal

HB1_memory[42][0]_lut_out = HB1_data_in[0];
HB1_memory[42][0] = DFFEA(HB1_memory[42][0]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][0]
--operation mode is normal

HB1_memory[40][0]_lut_out = HB1_data_in[0];
HB1_memory[40][0] = DFFEA(HB1_memory[40][0]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L6983 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_104_rtl_395~0
--operation mode is normal

HB1L6983 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][0]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][0];


--HB1_memory[43][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][0]
--operation mode is normal

HB1_memory[43][0]_lut_out = HB1_data_in[0];
HB1_memory[43][0] = DFFEA(HB1_memory[43][0]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L7983 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_104_rtl_395~1
--operation mode is normal

HB1L7983 = HB1L6983 & (HB1_memory[43][0] # !N01_safe_q[0]) # !HB1L6983 & HB1_memory[41][0] & N01_safe_q[0];


--HB1_memory[38][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][0]
--operation mode is normal

HB1_memory[38][0]_lut_out = HB1_data_in[0];
HB1_memory[38][0] = DFFEA(HB1_memory[38][0]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][0]
--operation mode is normal

HB1_memory[37][0]_lut_out = HB1_data_in[0];
HB1_memory[37][0] = DFFEA(HB1_memory[37][0]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][0]
--operation mode is normal

HB1_memory[36][0]_lut_out = HB1_data_in[0];
HB1_memory[36][0] = DFFEA(HB1_memory[36][0]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L4983 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_104_rtl_394~0
--operation mode is normal

HB1L4983 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][0]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][0];


--HB1_memory[39][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][0]
--operation mode is normal

HB1_memory[39][0]_lut_out = HB1_data_in[0];
HB1_memory[39][0] = DFFEA(HB1_memory[39][0]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L5983 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_104_rtl_394~1
--operation mode is normal

HB1L5983 = HB1L4983 & (HB1_memory[39][0] # !N01_safe_q[1]) # !HB1L4983 & HB1_memory[38][0] & N01_safe_q[1];


--HB1_memory[33][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][0]
--operation mode is normal

HB1_memory[33][0]_lut_out = HB1_data_in[0];
HB1_memory[33][0] = DFFEA(HB1_memory[33][0]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][0]
--operation mode is normal

HB1_memory[34][0]_lut_out = HB1_data_in[0];
HB1_memory[34][0] = DFFEA(HB1_memory[34][0]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][0]
--operation mode is normal

HB1_memory[32][0]_lut_out = HB1_data_in[0];
HB1_memory[32][0] = DFFEA(HB1_memory[32][0]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L2983 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_104_rtl_393~0
--operation mode is normal

HB1L2983 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][0]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][0];


--HB1_memory[35][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][0]
--operation mode is normal

HB1_memory[35][0]_lut_out = HB1_data_in[0];
HB1_memory[35][0] = DFFEA(HB1_memory[35][0]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L3983 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_104_rtl_393~1
--operation mode is normal

HB1L3983 = HB1L2983 & (HB1_memory[35][0] # !N01_safe_q[0]) # !HB1L2983 & HB1_memory[33][0] & N01_safe_q[0];


--HB1L0983 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_104_rtl_392~0
--operation mode is normal

HB1L0983 = N01_safe_q[2] & (N01_safe_q[3] # HB1L5983) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L3983;


--HB1_memory[46][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][0]
--operation mode is normal

HB1_memory[46][0]_lut_out = HB1_data_in[0];
HB1_memory[46][0] = DFFEA(HB1_memory[46][0]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][0]
--operation mode is normal

HB1_memory[45][0]_lut_out = HB1_data_in[0];
HB1_memory[45][0] = DFFEA(HB1_memory[45][0]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][0]
--operation mode is normal

HB1_memory[44][0]_lut_out = HB1_data_in[0];
HB1_memory[44][0] = DFFEA(HB1_memory[44][0]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L8983 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_104_rtl_396~0
--operation mode is normal

HB1L8983 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][0]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][0];


--HB1_memory[47][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][0]
--operation mode is normal

HB1_memory[47][0]_lut_out = HB1_data_in[0];
HB1_memory[47][0] = DFFEA(HB1_memory[47][0]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L9983 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_104_rtl_396~1
--operation mode is normal

HB1L9983 = HB1L8983 & (HB1_memory[47][0] # !N01_safe_q[1]) # !HB1L8983 & HB1_memory[46][0] & N01_safe_q[1];


--HB1L1983 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_104_rtl_392~1
--operation mode is normal

HB1L1983 = HB1L0983 & (HB1L9983 # !N01_safe_q[3]) # !HB1L0983 & HB1L7983 & N01_safe_q[3];


--HB1_memory[22][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][0]
--operation mode is normal

HB1_memory[22][0]_lut_out = HB1_data_in[0];
HB1_memory[22][0] = DFFEA(HB1_memory[22][0]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][0]
--operation mode is normal

HB1_memory[21][0]_lut_out = HB1_data_in[0];
HB1_memory[21][0] = DFFEA(HB1_memory[21][0]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][0]
--operation mode is normal

HB1_memory[20][0]_lut_out = HB1_data_in[0];
HB1_memory[20][0] = DFFEA(HB1_memory[20][0]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L4883 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_103_rtl_389~0
--operation mode is normal

HB1L4883 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][0]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][0];


--HB1_memory[23][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][0]
--operation mode is normal

HB1_memory[23][0]_lut_out = HB1_data_in[0];
HB1_memory[23][0] = DFFEA(HB1_memory[23][0]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L5883 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_103_rtl_389~1
--operation mode is normal

HB1L5883 = HB1L4883 & (HB1_memory[23][0] # !N01_safe_q[1]) # !HB1L4883 & HB1_memory[22][0] & N01_safe_q[1];


--HB1_memory[25][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][0]
--operation mode is normal

HB1_memory[25][0]_lut_out = HB1_data_in[0];
HB1_memory[25][0] = DFFEA(HB1_memory[25][0]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][0]
--operation mode is normal

HB1_memory[26][0]_lut_out = HB1_data_in[0];
HB1_memory[26][0] = DFFEA(HB1_memory[26][0]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][0]
--operation mode is normal

HB1_memory[24][0]_lut_out = HB1_data_in[0];
HB1_memory[24][0] = DFFEA(HB1_memory[24][0]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L6883 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_103_rtl_390~0
--operation mode is normal

HB1L6883 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][0]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][0];


--HB1_memory[27][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][0]
--operation mode is normal

HB1_memory[27][0]_lut_out = HB1_data_in[0];
HB1_memory[27][0] = DFFEA(HB1_memory[27][0]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L7883 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_103_rtl_390~1
--operation mode is normal

HB1L7883 = HB1L6883 & (HB1_memory[27][0] # !N01_safe_q[0]) # !HB1L6883 & HB1_memory[25][0] & N01_safe_q[0];


--HB1_memory[17][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][0]
--operation mode is normal

HB1_memory[17][0]_lut_out = HB1_data_in[0];
HB1_memory[17][0] = DFFEA(HB1_memory[17][0]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][0]
--operation mode is normal

HB1_memory[18][0]_lut_out = HB1_data_in[0];
HB1_memory[18][0] = DFFEA(HB1_memory[18][0]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][0]
--operation mode is normal

HB1_memory[16][0]_lut_out = HB1_data_in[0];
HB1_memory[16][0] = DFFEA(HB1_memory[16][0]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L2883 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_103_rtl_388~0
--operation mode is normal

HB1L2883 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][0]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][0];


--HB1_memory[19][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][0]
--operation mode is normal

HB1_memory[19][0]_lut_out = HB1_data_in[0];
HB1_memory[19][0] = DFFEA(HB1_memory[19][0]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L3883 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_103_rtl_388~1
--operation mode is normal

HB1L3883 = HB1L2883 & (HB1_memory[19][0] # !N01_safe_q[0]) # !HB1L2883 & HB1_memory[17][0] & N01_safe_q[0];


--HB1L0883 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_103_rtl_387~0
--operation mode is normal

HB1L0883 = N01_safe_q[3] & (N01_safe_q[2] # HB1L7883) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L3883;


--HB1_memory[30][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][0]
--operation mode is normal

HB1_memory[30][0]_lut_out = HB1_data_in[0];
HB1_memory[30][0] = DFFEA(HB1_memory[30][0]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][0]
--operation mode is normal

HB1_memory[29][0]_lut_out = HB1_data_in[0];
HB1_memory[29][0] = DFFEA(HB1_memory[29][0]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][0]
--operation mode is normal

HB1_memory[28][0]_lut_out = HB1_data_in[0];
HB1_memory[28][0] = DFFEA(HB1_memory[28][0]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L8883 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_103_rtl_391~0
--operation mode is normal

HB1L8883 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][0]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][0];


--HB1_memory[31][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][0]
--operation mode is normal

HB1_memory[31][0]_lut_out = HB1_data_in[0];
HB1_memory[31][0] = DFFEA(HB1_memory[31][0]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L9883 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_103_rtl_391~1
--operation mode is normal

HB1L9883 = HB1L8883 & (HB1_memory[31][0] # !N01_safe_q[1]) # !HB1L8883 & HB1_memory[30][0] & N01_safe_q[1];


--HB1L1883 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_103_rtl_387~1
--operation mode is normal

HB1L1883 = HB1L0883 & (HB1L9883 # !N01_safe_q[2]) # !HB1L0883 & HB1L5883 & N01_safe_q[2];


--HB1_memory[9][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][0]
--operation mode is normal

HB1_memory[9][0]_lut_out = HB1_data_in[0];
HB1_memory[9][0] = DFFEA(HB1_memory[9][0]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][0]
--operation mode is normal

HB1_memory[10][0]_lut_out = HB1_data_in[0];
HB1_memory[10][0] = DFFEA(HB1_memory[10][0]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][0]
--operation mode is normal

HB1_memory[8][0]_lut_out = HB1_data_in[0];
HB1_memory[8][0] = DFFEA(HB1_memory[8][0]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L6783 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_102_rtl_385~0
--operation mode is normal

HB1L6783 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][0]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][0];


--HB1_memory[11][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][0]
--operation mode is normal

HB1_memory[11][0]_lut_out = HB1_data_in[0];
HB1_memory[11][0] = DFFEA(HB1_memory[11][0]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L7783 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_102_rtl_385~1
--operation mode is normal

HB1L7783 = HB1L6783 & (HB1_memory[11][0] # !N01_safe_q[0]) # !HB1L6783 & HB1_memory[9][0] & N01_safe_q[0];


--HB1_memory[6][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][0]
--operation mode is normal

HB1_memory[6][0]_lut_out = HB1_data_in[0];
HB1_memory[6][0] = DFFEA(HB1_memory[6][0]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][0]
--operation mode is normal

HB1_memory[5][0]_lut_out = HB1_data_in[0];
HB1_memory[5][0] = DFFEA(HB1_memory[5][0]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][0]
--operation mode is normal

HB1_memory[4][0]_lut_out = HB1_data_in[0];
HB1_memory[4][0] = DFFEA(HB1_memory[4][0]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L4783 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_102_rtl_384~0
--operation mode is normal

HB1L4783 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][0]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][0];


--HB1_memory[7][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][0]
--operation mode is normal

HB1_memory[7][0]_lut_out = HB1_data_in[0];
HB1_memory[7][0] = DFFEA(HB1_memory[7][0]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L5783 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_102_rtl_384~1
--operation mode is normal

HB1L5783 = HB1L4783 & (HB1_memory[7][0] # !N01_safe_q[1]) # !HB1L4783 & HB1_memory[6][0] & N01_safe_q[1];


--HB1_memory[1][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][0]
--operation mode is normal

HB1_memory[1][0]_lut_out = HB1_data_in[0];
HB1_memory[1][0] = DFFEA(HB1_memory[1][0]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][0]
--operation mode is normal

HB1_memory[2][0]_lut_out = HB1_data_in[0];
HB1_memory[2][0] = DFFEA(HB1_memory[2][0]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][0]
--operation mode is normal

HB1_memory[0][0]_lut_out = HB1_data_in[0];
HB1_memory[0][0] = DFFEA(HB1_memory[0][0]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L2783 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_102_rtl_383~0
--operation mode is normal

HB1L2783 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][0]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][0];


--HB1_memory[3][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][0]
--operation mode is normal

HB1_memory[3][0]_lut_out = HB1_data_in[0];
HB1_memory[3][0] = DFFEA(HB1_memory[3][0]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L3783 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_102_rtl_383~1
--operation mode is normal

HB1L3783 = HB1L2783 & (HB1_memory[3][0] # !N01_safe_q[0]) # !HB1L2783 & HB1_memory[1][0] & N01_safe_q[0];


--HB1L0783 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_102_rtl_382~0
--operation mode is normal

HB1L0783 = N01_safe_q[2] & (N01_safe_q[3] # HB1L5783) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L3783;


--HB1_memory[14][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][0]
--operation mode is normal

HB1_memory[14][0]_lut_out = HB1_data_in[0];
HB1_memory[14][0] = DFFEA(HB1_memory[14][0]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][0]
--operation mode is normal

HB1_memory[13][0]_lut_out = HB1_data_in[0];
HB1_memory[13][0] = DFFEA(HB1_memory[13][0]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][0]
--operation mode is normal

HB1_memory[12][0]_lut_out = HB1_data_in[0];
HB1_memory[12][0] = DFFEA(HB1_memory[12][0]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L8783 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_102_rtl_386~0
--operation mode is normal

HB1L8783 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][0]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][0];


--HB1_memory[15][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][0]
--operation mode is normal

HB1_memory[15][0]_lut_out = HB1_data_in[0];
HB1_memory[15][0] = DFFEA(HB1_memory[15][0]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L9783 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_102_rtl_386~1
--operation mode is normal

HB1L9783 = HB1L8783 & (HB1_memory[15][0] # !N01_safe_q[1]) # !HB1L8783 & HB1_memory[14][0] & N01_safe_q[1];


--HB1L1783 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_102_rtl_382~1
--operation mode is normal

HB1L1783 = HB1L0783 & (HB1L9783 # !N01_safe_q[3]) # !HB1L0783 & HB1L7783 & N01_safe_q[3];


--HB1L9683 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_101~0
--operation mode is normal

HB1L9683 = N01_safe_q[4] & (N01_safe_q[5] # HB1L1883) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L1783;


--HB1_memory[54][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][0]
--operation mode is normal

HB1_memory[54][0]_lut_out = HB1_data_in[0];
HB1_memory[54][0] = DFFEA(HB1_memory[54][0]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][0]
--operation mode is normal

HB1_memory[53][0]_lut_out = HB1_data_in[0];
HB1_memory[53][0] = DFFEA(HB1_memory[53][0]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][0]
--operation mode is normal

HB1_memory[52][0]_lut_out = HB1_data_in[0];
HB1_memory[52][0] = DFFEA(HB1_memory[52][0]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L4093 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_105_rtl_399~0
--operation mode is normal

HB1L4093 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][0]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][0];


--HB1_memory[55][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][0]
--operation mode is normal

HB1_memory[55][0]_lut_out = HB1_data_in[0];
HB1_memory[55][0] = DFFEA(HB1_memory[55][0]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L5093 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_105_rtl_399~1
--operation mode is normal

HB1L5093 = HB1L4093 & (HB1_memory[55][0] # !N01_safe_q[1]) # !HB1L4093 & HB1_memory[54][0] & N01_safe_q[1];


--HB1_memory[57][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][0]
--operation mode is normal

HB1_memory[57][0]_lut_out = HB1_data_in[0];
HB1_memory[57][0] = DFFEA(HB1_memory[57][0]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][0]
--operation mode is normal

HB1_memory[58][0]_lut_out = HB1_data_in[0];
HB1_memory[58][0] = DFFEA(HB1_memory[58][0]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][0]
--operation mode is normal

HB1_memory[56][0]_lut_out = HB1_data_in[0];
HB1_memory[56][0] = DFFEA(HB1_memory[56][0]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L6093 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_105_rtl_400~0
--operation mode is normal

HB1L6093 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][0]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][0];


--HB1_memory[59][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][0]
--operation mode is normal

HB1_memory[59][0]_lut_out = HB1_data_in[0];
HB1_memory[59][0] = DFFEA(HB1_memory[59][0]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L7093 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_105_rtl_400~1
--operation mode is normal

HB1L7093 = HB1L6093 & (HB1_memory[59][0] # !N01_safe_q[0]) # !HB1L6093 & HB1_memory[57][0] & N01_safe_q[0];


--HB1_memory[49][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][0]
--operation mode is normal

HB1_memory[49][0]_lut_out = HB1_data_in[0];
HB1_memory[49][0] = DFFEA(HB1_memory[49][0]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][0]
--operation mode is normal

HB1_memory[50][0]_lut_out = HB1_data_in[0];
HB1_memory[50][0] = DFFEA(HB1_memory[50][0]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][0]
--operation mode is normal

HB1_memory[48][0]_lut_out = HB1_data_in[0];
HB1_memory[48][0] = DFFEA(HB1_memory[48][0]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L2093 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_105_rtl_398~0
--operation mode is normal

HB1L2093 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][0]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][0];


--HB1_memory[51][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][0]
--operation mode is normal

HB1_memory[51][0]_lut_out = HB1_data_in[0];
HB1_memory[51][0] = DFFEA(HB1_memory[51][0]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L3093 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_105_rtl_398~1
--operation mode is normal

HB1L3093 = HB1L2093 & (HB1_memory[51][0] # !N01_safe_q[0]) # !HB1L2093 & HB1_memory[49][0] & N01_safe_q[0];


--HB1L0093 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_105_rtl_397~0
--operation mode is normal

HB1L0093 = N01_safe_q[3] & (N01_safe_q[2] # HB1L7093) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L3093;


--HB1_memory[62][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][0]
--operation mode is normal

HB1_memory[62][0]_lut_out = HB1_data_in[0];
HB1_memory[62][0] = DFFEA(HB1_memory[62][0]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][0]
--operation mode is normal

HB1_memory[61][0]_lut_out = HB1_data_in[0];
HB1_memory[61][0] = DFFEA(HB1_memory[61][0]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][0]
--operation mode is normal

HB1_memory[60][0]_lut_out = HB1_data_in[0];
HB1_memory[60][0] = DFFEA(HB1_memory[60][0]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L8093 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_105_rtl_401~0
--operation mode is normal

HB1L8093 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][0]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][0];


--HB1_memory[63][0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][0]
--operation mode is normal

HB1_memory[63][0]_lut_out = HB1_data_in[0];
HB1_memory[63][0] = DFFEA(HB1_memory[63][0]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L9093 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_105_rtl_401~1
--operation mode is normal

HB1L9093 = HB1L8093 & (HB1_memory[63][0] # !N01_safe_q[1]) # !HB1L8093 & HB1_memory[62][0] & N01_safe_q[1];


--HB1L1093 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4870_rtl_105_rtl_397~1
--operation mode is normal

HB1L1093 = HB1L0093 & (HB1L9093 # !N01_safe_q[2]) # !HB1L0093 & HB1L5093 & N01_safe_q[2];


--HB1_memory[41][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][13]
--operation mode is normal

HB1_memory[41][13]_lut_out = HB1_data_in[13];
HB1_memory[41][13] = DFFEA(HB1_memory[41][13]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][13]
--operation mode is normal

HB1_memory[42][13]_lut_out = HB1_data_in[13];
HB1_memory[42][13] = DFFEA(HB1_memory[42][13]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][13]
--operation mode is normal

HB1_memory[40][13]_lut_out = HB1_data_in[13];
HB1_memory[40][13] = DFFEA(HB1_memory[40][13]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L3633 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_124_rtl_475~0
--operation mode is normal

HB1L3633 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][13]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][13];


--HB1_memory[43][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][13]
--operation mode is normal

HB1_memory[43][13]_lut_out = HB1_data_in[13];
HB1_memory[43][13] = DFFEA(HB1_memory[43][13]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L4633 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_124_rtl_475~1
--operation mode is normal

HB1L4633 = HB1L3633 & (HB1_memory[43][13] # !N01_safe_q[0]) # !HB1L3633 & HB1_memory[41][13] & N01_safe_q[0];


--HB1_memory[38][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][13]
--operation mode is normal

HB1_memory[38][13]_lut_out = HB1_data_in[13];
HB1_memory[38][13] = DFFEA(HB1_memory[38][13]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][13]
--operation mode is normal

HB1_memory[37][13]_lut_out = HB1_data_in[13];
HB1_memory[37][13] = DFFEA(HB1_memory[37][13]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][13]
--operation mode is normal

HB1_memory[36][13]_lut_out = HB1_data_in[13];
HB1_memory[36][13] = DFFEA(HB1_memory[36][13]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L1633 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_124_rtl_474~0
--operation mode is normal

HB1L1633 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][13]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][13];


--HB1_memory[39][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][13]
--operation mode is normal

HB1_memory[39][13]_lut_out = HB1_data_in[13];
HB1_memory[39][13] = DFFEA(HB1_memory[39][13]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L2633 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_124_rtl_474~1
--operation mode is normal

HB1L2633 = HB1L1633 & (HB1_memory[39][13] # !N01_safe_q[1]) # !HB1L1633 & HB1_memory[38][13] & N01_safe_q[1];


--HB1_memory[33][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][13]
--operation mode is normal

HB1_memory[33][13]_lut_out = HB1_data_in[13];
HB1_memory[33][13] = DFFEA(HB1_memory[33][13]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][13]
--operation mode is normal

HB1_memory[34][13]_lut_out = HB1_data_in[13];
HB1_memory[34][13] = DFFEA(HB1_memory[34][13]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][13]
--operation mode is normal

HB1_memory[32][13]_lut_out = HB1_data_in[13];
HB1_memory[32][13] = DFFEA(HB1_memory[32][13]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L9533 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_124_rtl_473~0
--operation mode is normal

HB1L9533 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][13]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][13];


--HB1_memory[35][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][13]
--operation mode is normal

HB1_memory[35][13]_lut_out = HB1_data_in[13];
HB1_memory[35][13] = DFFEA(HB1_memory[35][13]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L0633 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_124_rtl_473~1
--operation mode is normal

HB1L0633 = HB1L9533 & (HB1_memory[35][13] # !N01_safe_q[0]) # !HB1L9533 & HB1_memory[33][13] & N01_safe_q[0];


--HB1L7533 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_124_rtl_472~0
--operation mode is normal

HB1L7533 = N01_safe_q[2] & (N01_safe_q[3] # HB1L2633) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L0633;


--HB1_memory[46][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][13]
--operation mode is normal

HB1_memory[46][13]_lut_out = HB1_data_in[13];
HB1_memory[46][13] = DFFEA(HB1_memory[46][13]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][13]
--operation mode is normal

HB1_memory[45][13]_lut_out = HB1_data_in[13];
HB1_memory[45][13] = DFFEA(HB1_memory[45][13]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][13]
--operation mode is normal

HB1_memory[44][13]_lut_out = HB1_data_in[13];
HB1_memory[44][13] = DFFEA(HB1_memory[44][13]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L5633 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_124_rtl_476~0
--operation mode is normal

HB1L5633 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][13]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][13];


--HB1_memory[47][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][13]
--operation mode is normal

HB1_memory[47][13]_lut_out = HB1_data_in[13];
HB1_memory[47][13] = DFFEA(HB1_memory[47][13]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L6633 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_124_rtl_476~1
--operation mode is normal

HB1L6633 = HB1L5633 & (HB1_memory[47][13] # !N01_safe_q[1]) # !HB1L5633 & HB1_memory[46][13] & N01_safe_q[1];


--HB1L8533 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_124_rtl_472~1
--operation mode is normal

HB1L8533 = HB1L7533 & (HB1L6633 # !N01_safe_q[3]) # !HB1L7533 & HB1L4633 & N01_safe_q[3];


--HB1_memory[22][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][13]
--operation mode is normal

HB1_memory[22][13]_lut_out = HB1_data_in[13];
HB1_memory[22][13] = DFFEA(HB1_memory[22][13]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][13]
--operation mode is normal

HB1_memory[21][13]_lut_out = HB1_data_in[13];
HB1_memory[21][13] = DFFEA(HB1_memory[21][13]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][13]
--operation mode is normal

HB1_memory[20][13]_lut_out = HB1_data_in[13];
HB1_memory[20][13] = DFFEA(HB1_memory[20][13]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L1533 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_123_rtl_469~0
--operation mode is normal

HB1L1533 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][13]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][13];


--HB1_memory[23][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][13]
--operation mode is normal

HB1_memory[23][13]_lut_out = HB1_data_in[13];
HB1_memory[23][13] = DFFEA(HB1_memory[23][13]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L2533 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_123_rtl_469~1
--operation mode is normal

HB1L2533 = HB1L1533 & (HB1_memory[23][13] # !N01_safe_q[1]) # !HB1L1533 & HB1_memory[22][13] & N01_safe_q[1];


--HB1_memory[25][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][13]
--operation mode is normal

HB1_memory[25][13]_lut_out = HB1_data_in[13];
HB1_memory[25][13] = DFFEA(HB1_memory[25][13]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][13]
--operation mode is normal

HB1_memory[26][13]_lut_out = HB1_data_in[13];
HB1_memory[26][13] = DFFEA(HB1_memory[26][13]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][13]
--operation mode is normal

HB1_memory[24][13]_lut_out = HB1_data_in[13];
HB1_memory[24][13] = DFFEA(HB1_memory[24][13]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L3533 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_123_rtl_470~0
--operation mode is normal

HB1L3533 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][13]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][13];


--HB1_memory[27][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][13]
--operation mode is normal

HB1_memory[27][13]_lut_out = HB1_data_in[13];
HB1_memory[27][13] = DFFEA(HB1_memory[27][13]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L4533 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_123_rtl_470~1
--operation mode is normal

HB1L4533 = HB1L3533 & (HB1_memory[27][13] # !N01_safe_q[0]) # !HB1L3533 & HB1_memory[25][13] & N01_safe_q[0];


--HB1_memory[17][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][13]
--operation mode is normal

HB1_memory[17][13]_lut_out = HB1_data_in[13];
HB1_memory[17][13] = DFFEA(HB1_memory[17][13]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][13]
--operation mode is normal

HB1_memory[18][13]_lut_out = HB1_data_in[13];
HB1_memory[18][13] = DFFEA(HB1_memory[18][13]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][13]
--operation mode is normal

HB1_memory[16][13]_lut_out = HB1_data_in[13];
HB1_memory[16][13] = DFFEA(HB1_memory[16][13]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L9433 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_123_rtl_468~0
--operation mode is normal

HB1L9433 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][13]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][13];


--HB1_memory[19][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][13]
--operation mode is normal

HB1_memory[19][13]_lut_out = HB1_data_in[13];
HB1_memory[19][13] = DFFEA(HB1_memory[19][13]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L0533 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_123_rtl_468~1
--operation mode is normal

HB1L0533 = HB1L9433 & (HB1_memory[19][13] # !N01_safe_q[0]) # !HB1L9433 & HB1_memory[17][13] & N01_safe_q[0];


--HB1L7433 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_123_rtl_467~0
--operation mode is normal

HB1L7433 = N01_safe_q[3] & (N01_safe_q[2] # HB1L4533) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L0533;


--HB1_memory[30][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][13]
--operation mode is normal

HB1_memory[30][13]_lut_out = HB1_data_in[13];
HB1_memory[30][13] = DFFEA(HB1_memory[30][13]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][13]
--operation mode is normal

HB1_memory[29][13]_lut_out = HB1_data_in[13];
HB1_memory[29][13] = DFFEA(HB1_memory[29][13]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][13]
--operation mode is normal

HB1_memory[28][13]_lut_out = HB1_data_in[13];
HB1_memory[28][13] = DFFEA(HB1_memory[28][13]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L5533 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_123_rtl_471~0
--operation mode is normal

HB1L5533 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][13]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][13];


--HB1_memory[31][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][13]
--operation mode is normal

HB1_memory[31][13]_lut_out = HB1_data_in[13];
HB1_memory[31][13] = DFFEA(HB1_memory[31][13]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L6533 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_123_rtl_471~1
--operation mode is normal

HB1L6533 = HB1L5533 & (HB1_memory[31][13] # !N01_safe_q[1]) # !HB1L5533 & HB1_memory[30][13] & N01_safe_q[1];


--HB1L8433 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_123_rtl_467~1
--operation mode is normal

HB1L8433 = HB1L7433 & (HB1L6533 # !N01_safe_q[2]) # !HB1L7433 & HB1L2533 & N01_safe_q[2];


--HB1_memory[9][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][13]
--operation mode is normal

HB1_memory[9][13]_lut_out = HB1_data_in[13];
HB1_memory[9][13] = DFFEA(HB1_memory[9][13]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][13]
--operation mode is normal

HB1_memory[10][13]_lut_out = HB1_data_in[13];
HB1_memory[10][13] = DFFEA(HB1_memory[10][13]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][13]
--operation mode is normal

HB1_memory[8][13]_lut_out = HB1_data_in[13];
HB1_memory[8][13] = DFFEA(HB1_memory[8][13]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L3433 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_122_rtl_465~0
--operation mode is normal

HB1L3433 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][13]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][13];


--HB1_memory[11][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][13]
--operation mode is normal

HB1_memory[11][13]_lut_out = HB1_data_in[13];
HB1_memory[11][13] = DFFEA(HB1_memory[11][13]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L4433 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_122_rtl_465~1
--operation mode is normal

HB1L4433 = HB1L3433 & (HB1_memory[11][13] # !N01_safe_q[0]) # !HB1L3433 & HB1_memory[9][13] & N01_safe_q[0];


--HB1_memory[6][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][13]
--operation mode is normal

HB1_memory[6][13]_lut_out = HB1_data_in[13];
HB1_memory[6][13] = DFFEA(HB1_memory[6][13]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][13]
--operation mode is normal

HB1_memory[5][13]_lut_out = HB1_data_in[13];
HB1_memory[5][13] = DFFEA(HB1_memory[5][13]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][13]
--operation mode is normal

HB1_memory[4][13]_lut_out = HB1_data_in[13];
HB1_memory[4][13] = DFFEA(HB1_memory[4][13]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L1433 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_122_rtl_464~0
--operation mode is normal

HB1L1433 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][13]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][13];


--HB1_memory[7][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][13]
--operation mode is normal

HB1_memory[7][13]_lut_out = HB1_data_in[13];
HB1_memory[7][13] = DFFEA(HB1_memory[7][13]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L2433 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_122_rtl_464~1
--operation mode is normal

HB1L2433 = HB1L1433 & (HB1_memory[7][13] # !N01_safe_q[1]) # !HB1L1433 & HB1_memory[6][13] & N01_safe_q[1];


--HB1_memory[1][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][13]
--operation mode is normal

HB1_memory[1][13]_lut_out = HB1_data_in[13];
HB1_memory[1][13] = DFFEA(HB1_memory[1][13]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][13]
--operation mode is normal

HB1_memory[2][13]_lut_out = HB1_data_in[13];
HB1_memory[2][13] = DFFEA(HB1_memory[2][13]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][13]
--operation mode is normal

HB1_memory[0][13]_lut_out = HB1_data_in[13];
HB1_memory[0][13] = DFFEA(HB1_memory[0][13]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L9333 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_122_rtl_463~0
--operation mode is normal

HB1L9333 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][13]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][13];


--HB1_memory[3][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][13]
--operation mode is normal

HB1_memory[3][13]_lut_out = HB1_data_in[13];
HB1_memory[3][13] = DFFEA(HB1_memory[3][13]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L0433 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_122_rtl_463~1
--operation mode is normal

HB1L0433 = HB1L9333 & (HB1_memory[3][13] # !N01_safe_q[0]) # !HB1L9333 & HB1_memory[1][13] & N01_safe_q[0];


--HB1L7333 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_122_rtl_462~0
--operation mode is normal

HB1L7333 = N01_safe_q[2] & (N01_safe_q[3] # HB1L2433) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L0433;


--HB1_memory[14][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][13]
--operation mode is normal

HB1_memory[14][13]_lut_out = HB1_data_in[13];
HB1_memory[14][13] = DFFEA(HB1_memory[14][13]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][13]
--operation mode is normal

HB1_memory[13][13]_lut_out = HB1_data_in[13];
HB1_memory[13][13] = DFFEA(HB1_memory[13][13]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][13]
--operation mode is normal

HB1_memory[12][13]_lut_out = HB1_data_in[13];
HB1_memory[12][13] = DFFEA(HB1_memory[12][13]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L5433 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_122_rtl_466~0
--operation mode is normal

HB1L5433 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][13]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][13];


--HB1_memory[15][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][13]
--operation mode is normal

HB1_memory[15][13]_lut_out = HB1_data_in[13];
HB1_memory[15][13] = DFFEA(HB1_memory[15][13]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L6433 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_122_rtl_466~1
--operation mode is normal

HB1L6433 = HB1L5433 & (HB1_memory[15][13] # !N01_safe_q[1]) # !HB1L5433 & HB1_memory[14][13] & N01_safe_q[1];


--HB1L8333 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_122_rtl_462~1
--operation mode is normal

HB1L8333 = HB1L7333 & (HB1L6433 # !N01_safe_q[3]) # !HB1L7333 & HB1L4433 & N01_safe_q[3];


--HB1L6333 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_121~0
--operation mode is normal

HB1L6333 = N01_safe_q[4] & (N01_safe_q[5] # HB1L8433) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L8333;


--HB1_memory[54][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][13]
--operation mode is normal

HB1_memory[54][13]_lut_out = HB1_data_in[13];
HB1_memory[54][13] = DFFEA(HB1_memory[54][13]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][13]
--operation mode is normal

HB1_memory[53][13]_lut_out = HB1_data_in[13];
HB1_memory[53][13] = DFFEA(HB1_memory[53][13]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][13]
--operation mode is normal

HB1_memory[52][13]_lut_out = HB1_data_in[13];
HB1_memory[52][13] = DFFEA(HB1_memory[52][13]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L1733 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_125_rtl_479~0
--operation mode is normal

HB1L1733 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][13]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][13];


--HB1_memory[55][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][13]
--operation mode is normal

HB1_memory[55][13]_lut_out = HB1_data_in[13];
HB1_memory[55][13] = DFFEA(HB1_memory[55][13]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L2733 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_125_rtl_479~1
--operation mode is normal

HB1L2733 = HB1L1733 & (HB1_memory[55][13] # !N01_safe_q[1]) # !HB1L1733 & HB1_memory[54][13] & N01_safe_q[1];


--HB1_memory[57][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][13]
--operation mode is normal

HB1_memory[57][13]_lut_out = HB1_data_in[13];
HB1_memory[57][13] = DFFEA(HB1_memory[57][13]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][13]
--operation mode is normal

HB1_memory[58][13]_lut_out = HB1_data_in[13];
HB1_memory[58][13] = DFFEA(HB1_memory[58][13]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][13]
--operation mode is normal

HB1_memory[56][13]_lut_out = HB1_data_in[13];
HB1_memory[56][13] = DFFEA(HB1_memory[56][13]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L3733 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_125_rtl_480~0
--operation mode is normal

HB1L3733 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][13]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][13];


--HB1_memory[59][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][13]
--operation mode is normal

HB1_memory[59][13]_lut_out = HB1_data_in[13];
HB1_memory[59][13] = DFFEA(HB1_memory[59][13]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L4733 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_125_rtl_480~1
--operation mode is normal

HB1L4733 = HB1L3733 & (HB1_memory[59][13] # !N01_safe_q[0]) # !HB1L3733 & HB1_memory[57][13] & N01_safe_q[0];


--HB1_memory[49][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][13]
--operation mode is normal

HB1_memory[49][13]_lut_out = HB1_data_in[13];
HB1_memory[49][13] = DFFEA(HB1_memory[49][13]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][13]
--operation mode is normal

HB1_memory[50][13]_lut_out = HB1_data_in[13];
HB1_memory[50][13] = DFFEA(HB1_memory[50][13]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][13]
--operation mode is normal

HB1_memory[48][13]_lut_out = HB1_data_in[13];
HB1_memory[48][13] = DFFEA(HB1_memory[48][13]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L9633 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_125_rtl_478~0
--operation mode is normal

HB1L9633 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][13]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][13];


--HB1_memory[51][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][13]
--operation mode is normal

HB1_memory[51][13]_lut_out = HB1_data_in[13];
HB1_memory[51][13] = DFFEA(HB1_memory[51][13]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L0733 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_125_rtl_478~1
--operation mode is normal

HB1L0733 = HB1L9633 & (HB1_memory[51][13] # !N01_safe_q[0]) # !HB1L9633 & HB1_memory[49][13] & N01_safe_q[0];


--HB1L7633 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_125_rtl_477~0
--operation mode is normal

HB1L7633 = N01_safe_q[3] & (N01_safe_q[2] # HB1L4733) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L0733;


--HB1_memory[62][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][13]
--operation mode is normal

HB1_memory[62][13]_lut_out = HB1_data_in[13];
HB1_memory[62][13] = DFFEA(HB1_memory[62][13]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][13]
--operation mode is normal

HB1_memory[61][13]_lut_out = HB1_data_in[13];
HB1_memory[61][13] = DFFEA(HB1_memory[61][13]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][13]
--operation mode is normal

HB1_memory[60][13]_lut_out = HB1_data_in[13];
HB1_memory[60][13] = DFFEA(HB1_memory[60][13]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L5733 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_125_rtl_481~0
--operation mode is normal

HB1L5733 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][13]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][13];


--HB1_memory[63][13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][13]
--operation mode is normal

HB1_memory[63][13]_lut_out = HB1_data_in[13];
HB1_memory[63][13] = DFFEA(HB1_memory[63][13]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L6733 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_125_rtl_481~1
--operation mode is normal

HB1L6733 = HB1L5733 & (HB1_memory[63][13] # !N01_safe_q[1]) # !HB1L5733 & HB1_memory[62][13] & N01_safe_q[1];


--HB1L8633 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4857_rtl_125_rtl_477~1
--operation mode is normal

HB1L8633 = HB1L7633 & (HB1L6733 # !N01_safe_q[2]) # !HB1L7633 & HB1L2733 & N01_safe_q[2];


--HB1_memory[22][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][12]
--operation mode is normal

HB1_memory[22][12]_lut_out = HB1_data_in[12];
HB1_memory[22][12] = DFFEA(HB1_memory[22][12]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][12]
--operation mode is normal

HB1_memory[21][12]_lut_out = HB1_data_in[12];
HB1_memory[21][12] = DFFEA(HB1_memory[21][12]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][12]
--operation mode is normal

HB1_memory[20][12]_lut_out = HB1_data_in[12];
HB1_memory[20][12] = DFFEA(HB1_memory[20][12]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L2933 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_118_rtl_449~0
--operation mode is normal

HB1L2933 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][12]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][12];


--HB1_memory[23][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][12]
--operation mode is normal

HB1_memory[23][12]_lut_out = HB1_data_in[12];
HB1_memory[23][12] = DFFEA(HB1_memory[23][12]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L3933 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_118_rtl_449~1
--operation mode is normal

HB1L3933 = HB1L2933 & (HB1_memory[23][12] # !N01_safe_q[1]) # !HB1L2933 & HB1_memory[22][12] & N01_safe_q[1];


--HB1_memory[25][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][12]
--operation mode is normal

HB1_memory[25][12]_lut_out = HB1_data_in[12];
HB1_memory[25][12] = DFFEA(HB1_memory[25][12]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][12]
--operation mode is normal

HB1_memory[26][12]_lut_out = HB1_data_in[12];
HB1_memory[26][12] = DFFEA(HB1_memory[26][12]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][12]
--operation mode is normal

HB1_memory[24][12]_lut_out = HB1_data_in[12];
HB1_memory[24][12] = DFFEA(HB1_memory[24][12]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L4933 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_118_rtl_450~0
--operation mode is normal

HB1L4933 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][12]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][12];


--HB1_memory[27][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][12]
--operation mode is normal

HB1_memory[27][12]_lut_out = HB1_data_in[12];
HB1_memory[27][12] = DFFEA(HB1_memory[27][12]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L5933 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_118_rtl_450~1
--operation mode is normal

HB1L5933 = HB1L4933 & (HB1_memory[27][12] # !N01_safe_q[0]) # !HB1L4933 & HB1_memory[25][12] & N01_safe_q[0];


--HB1_memory[17][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][12]
--operation mode is normal

HB1_memory[17][12]_lut_out = HB1_data_in[12];
HB1_memory[17][12] = DFFEA(HB1_memory[17][12]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][12]
--operation mode is normal

HB1_memory[18][12]_lut_out = HB1_data_in[12];
HB1_memory[18][12] = DFFEA(HB1_memory[18][12]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][12]
--operation mode is normal

HB1_memory[16][12]_lut_out = HB1_data_in[12];
HB1_memory[16][12] = DFFEA(HB1_memory[16][12]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L0933 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_118_rtl_448~0
--operation mode is normal

HB1L0933 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][12]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][12];


--HB1_memory[19][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][12]
--operation mode is normal

HB1_memory[19][12]_lut_out = HB1_data_in[12];
HB1_memory[19][12] = DFFEA(HB1_memory[19][12]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L1933 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_118_rtl_448~1
--operation mode is normal

HB1L1933 = HB1L0933 & (HB1_memory[19][12] # !N01_safe_q[0]) # !HB1L0933 & HB1_memory[17][12] & N01_safe_q[0];


--HB1L8833 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_118_rtl_447~0
--operation mode is normal

HB1L8833 = N01_safe_q[3] & (N01_safe_q[2] # HB1L5933) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L1933;


--HB1_memory[30][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][12]
--operation mode is normal

HB1_memory[30][12]_lut_out = HB1_data_in[12];
HB1_memory[30][12] = DFFEA(HB1_memory[30][12]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][12]
--operation mode is normal

HB1_memory[29][12]_lut_out = HB1_data_in[12];
HB1_memory[29][12] = DFFEA(HB1_memory[29][12]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][12]
--operation mode is normal

HB1_memory[28][12]_lut_out = HB1_data_in[12];
HB1_memory[28][12] = DFFEA(HB1_memory[28][12]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L6933 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_118_rtl_451~0
--operation mode is normal

HB1L6933 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][12]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][12];


--HB1_memory[31][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][12]
--operation mode is normal

HB1_memory[31][12]_lut_out = HB1_data_in[12];
HB1_memory[31][12] = DFFEA(HB1_memory[31][12]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L7933 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_118_rtl_451~1
--operation mode is normal

HB1L7933 = HB1L6933 & (HB1_memory[31][12] # !N01_safe_q[1]) # !HB1L6933 & HB1_memory[30][12] & N01_safe_q[1];


--HB1L9833 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_118_rtl_447~1
--operation mode is normal

HB1L9833 = HB1L8833 & (HB1L7933 # !N01_safe_q[2]) # !HB1L8833 & HB1L3933 & N01_safe_q[2];


--HB1_memory[41][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][12]
--operation mode is normal

HB1_memory[41][12]_lut_out = HB1_data_in[12];
HB1_memory[41][12] = DFFEA(HB1_memory[41][12]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][12]
--operation mode is normal

HB1_memory[42][12]_lut_out = HB1_data_in[12];
HB1_memory[42][12] = DFFEA(HB1_memory[42][12]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][12]
--operation mode is normal

HB1_memory[40][12]_lut_out = HB1_data_in[12];
HB1_memory[40][12] = DFFEA(HB1_memory[40][12]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L4043 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_119_rtl_455~0
--operation mode is normal

HB1L4043 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][12]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][12];


--HB1_memory[43][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][12]
--operation mode is normal

HB1_memory[43][12]_lut_out = HB1_data_in[12];
HB1_memory[43][12] = DFFEA(HB1_memory[43][12]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L5043 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_119_rtl_455~1
--operation mode is normal

HB1L5043 = HB1L4043 & (HB1_memory[43][12] # !N01_safe_q[0]) # !HB1L4043 & HB1_memory[41][12] & N01_safe_q[0];


--HB1_memory[38][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][12]
--operation mode is normal

HB1_memory[38][12]_lut_out = HB1_data_in[12];
HB1_memory[38][12] = DFFEA(HB1_memory[38][12]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][12]
--operation mode is normal

HB1_memory[37][12]_lut_out = HB1_data_in[12];
HB1_memory[37][12] = DFFEA(HB1_memory[37][12]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][12]
--operation mode is normal

HB1_memory[36][12]_lut_out = HB1_data_in[12];
HB1_memory[36][12] = DFFEA(HB1_memory[36][12]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L2043 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_119_rtl_454~0
--operation mode is normal

HB1L2043 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][12]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][12];


--HB1_memory[39][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][12]
--operation mode is normal

HB1_memory[39][12]_lut_out = HB1_data_in[12];
HB1_memory[39][12] = DFFEA(HB1_memory[39][12]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L3043 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_119_rtl_454~1
--operation mode is normal

HB1L3043 = HB1L2043 & (HB1_memory[39][12] # !N01_safe_q[1]) # !HB1L2043 & HB1_memory[38][12] & N01_safe_q[1];


--HB1_memory[33][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][12]
--operation mode is normal

HB1_memory[33][12]_lut_out = HB1_data_in[12];
HB1_memory[33][12] = DFFEA(HB1_memory[33][12]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][12]
--operation mode is normal

HB1_memory[34][12]_lut_out = HB1_data_in[12];
HB1_memory[34][12] = DFFEA(HB1_memory[34][12]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][12]
--operation mode is normal

HB1_memory[32][12]_lut_out = HB1_data_in[12];
HB1_memory[32][12] = DFFEA(HB1_memory[32][12]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L0043 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_119_rtl_453~0
--operation mode is normal

HB1L0043 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][12]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][12];


--HB1_memory[35][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][12]
--operation mode is normal

HB1_memory[35][12]_lut_out = HB1_data_in[12];
HB1_memory[35][12] = DFFEA(HB1_memory[35][12]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L1043 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_119_rtl_453~1
--operation mode is normal

HB1L1043 = HB1L0043 & (HB1_memory[35][12] # !N01_safe_q[0]) # !HB1L0043 & HB1_memory[33][12] & N01_safe_q[0];


--HB1L8933 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_119_rtl_452~0
--operation mode is normal

HB1L8933 = N01_safe_q[2] & (N01_safe_q[3] # HB1L3043) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L1043;


--HB1_memory[46][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][12]
--operation mode is normal

HB1_memory[46][12]_lut_out = HB1_data_in[12];
HB1_memory[46][12] = DFFEA(HB1_memory[46][12]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][12]
--operation mode is normal

HB1_memory[45][12]_lut_out = HB1_data_in[12];
HB1_memory[45][12] = DFFEA(HB1_memory[45][12]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][12]
--operation mode is normal

HB1_memory[44][12]_lut_out = HB1_data_in[12];
HB1_memory[44][12] = DFFEA(HB1_memory[44][12]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L6043 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_119_rtl_456~0
--operation mode is normal

HB1L6043 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][12]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][12];


--HB1_memory[47][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][12]
--operation mode is normal

HB1_memory[47][12]_lut_out = HB1_data_in[12];
HB1_memory[47][12] = DFFEA(HB1_memory[47][12]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L7043 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_119_rtl_456~1
--operation mode is normal

HB1L7043 = HB1L6043 & (HB1_memory[47][12] # !N01_safe_q[1]) # !HB1L6043 & HB1_memory[46][12] & N01_safe_q[1];


--HB1L9933 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_119_rtl_452~1
--operation mode is normal

HB1L9933 = HB1L8933 & (HB1L7043 # !N01_safe_q[3]) # !HB1L8933 & HB1L5043 & N01_safe_q[3];


--HB1_memory[9][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][12]
--operation mode is normal

HB1_memory[9][12]_lut_out = HB1_data_in[12];
HB1_memory[9][12] = DFFEA(HB1_memory[9][12]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][12]
--operation mode is normal

HB1_memory[10][12]_lut_out = HB1_data_in[12];
HB1_memory[10][12] = DFFEA(HB1_memory[10][12]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][12]
--operation mode is normal

HB1_memory[8][12]_lut_out = HB1_data_in[12];
HB1_memory[8][12] = DFFEA(HB1_memory[8][12]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L4833 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_117_rtl_445~0
--operation mode is normal

HB1L4833 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][12]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][12];


--HB1_memory[11][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][12]
--operation mode is normal

HB1_memory[11][12]_lut_out = HB1_data_in[12];
HB1_memory[11][12] = DFFEA(HB1_memory[11][12]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L5833 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_117_rtl_445~1
--operation mode is normal

HB1L5833 = HB1L4833 & (HB1_memory[11][12] # !N01_safe_q[0]) # !HB1L4833 & HB1_memory[9][12] & N01_safe_q[0];


--HB1_memory[6][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][12]
--operation mode is normal

HB1_memory[6][12]_lut_out = HB1_data_in[12];
HB1_memory[6][12] = DFFEA(HB1_memory[6][12]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][12]
--operation mode is normal

HB1_memory[5][12]_lut_out = HB1_data_in[12];
HB1_memory[5][12] = DFFEA(HB1_memory[5][12]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][12]
--operation mode is normal

HB1_memory[4][12]_lut_out = HB1_data_in[12];
HB1_memory[4][12] = DFFEA(HB1_memory[4][12]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L2833 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_117_rtl_444~0
--operation mode is normal

HB1L2833 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][12]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][12];


--HB1_memory[7][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][12]
--operation mode is normal

HB1_memory[7][12]_lut_out = HB1_data_in[12];
HB1_memory[7][12] = DFFEA(HB1_memory[7][12]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L3833 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_117_rtl_444~1
--operation mode is normal

HB1L3833 = HB1L2833 & (HB1_memory[7][12] # !N01_safe_q[1]) # !HB1L2833 & HB1_memory[6][12] & N01_safe_q[1];


--HB1_memory[1][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][12]
--operation mode is normal

HB1_memory[1][12]_lut_out = HB1_data_in[12];
HB1_memory[1][12] = DFFEA(HB1_memory[1][12]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][12]
--operation mode is normal

HB1_memory[2][12]_lut_out = HB1_data_in[12];
HB1_memory[2][12] = DFFEA(HB1_memory[2][12]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][12]
--operation mode is normal

HB1_memory[0][12]_lut_out = HB1_data_in[12];
HB1_memory[0][12] = DFFEA(HB1_memory[0][12]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L0833 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_117_rtl_443~0
--operation mode is normal

HB1L0833 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][12]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][12];


--HB1_memory[3][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][12]
--operation mode is normal

HB1_memory[3][12]_lut_out = HB1_data_in[12];
HB1_memory[3][12] = DFFEA(HB1_memory[3][12]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L1833 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_117_rtl_443~1
--operation mode is normal

HB1L1833 = HB1L0833 & (HB1_memory[3][12] # !N01_safe_q[0]) # !HB1L0833 & HB1_memory[1][12] & N01_safe_q[0];


--HB1L8733 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_117_rtl_442~0
--operation mode is normal

HB1L8733 = N01_safe_q[2] & (N01_safe_q[3] # HB1L3833) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L1833;


--HB1_memory[14][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][12]
--operation mode is normal

HB1_memory[14][12]_lut_out = HB1_data_in[12];
HB1_memory[14][12] = DFFEA(HB1_memory[14][12]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][12]
--operation mode is normal

HB1_memory[13][12]_lut_out = HB1_data_in[12];
HB1_memory[13][12] = DFFEA(HB1_memory[13][12]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][12]
--operation mode is normal

HB1_memory[12][12]_lut_out = HB1_data_in[12];
HB1_memory[12][12] = DFFEA(HB1_memory[12][12]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L6833 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_117_rtl_446~0
--operation mode is normal

HB1L6833 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][12]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][12];


--HB1_memory[15][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][12]
--operation mode is normal

HB1_memory[15][12]_lut_out = HB1_data_in[12];
HB1_memory[15][12] = DFFEA(HB1_memory[15][12]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L7833 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_117_rtl_446~1
--operation mode is normal

HB1L7833 = HB1L6833 & (HB1_memory[15][12] # !N01_safe_q[1]) # !HB1L6833 & HB1_memory[14][12] & N01_safe_q[1];


--HB1L9733 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_117_rtl_442~1
--operation mode is normal

HB1L9733 = HB1L8733 & (HB1L7833 # !N01_safe_q[3]) # !HB1L8733 & HB1L5833 & N01_safe_q[3];


--HB1L7733 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_116~0
--operation mode is normal

HB1L7733 = N01_safe_q[5] & (N01_safe_q[4] # HB1L9933) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L9733;


--HB1_memory[54][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][12]
--operation mode is normal

HB1_memory[54][12]_lut_out = HB1_data_in[12];
HB1_memory[54][12] = DFFEA(HB1_memory[54][12]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][12]
--operation mode is normal

HB1_memory[53][12]_lut_out = HB1_data_in[12];
HB1_memory[53][12] = DFFEA(HB1_memory[53][12]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][12]
--operation mode is normal

HB1_memory[52][12]_lut_out = HB1_data_in[12];
HB1_memory[52][12] = DFFEA(HB1_memory[52][12]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L2143 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_120_rtl_459~0
--operation mode is normal

HB1L2143 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][12]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][12];


--HB1_memory[55][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][12]
--operation mode is normal

HB1_memory[55][12]_lut_out = HB1_data_in[12];
HB1_memory[55][12] = DFFEA(HB1_memory[55][12]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L3143 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_120_rtl_459~1
--operation mode is normal

HB1L3143 = HB1L2143 & (HB1_memory[55][12] # !N01_safe_q[1]) # !HB1L2143 & HB1_memory[54][12] & N01_safe_q[1];


--HB1_memory[57][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][12]
--operation mode is normal

HB1_memory[57][12]_lut_out = HB1_data_in[12];
HB1_memory[57][12] = DFFEA(HB1_memory[57][12]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][12]
--operation mode is normal

HB1_memory[58][12]_lut_out = HB1_data_in[12];
HB1_memory[58][12] = DFFEA(HB1_memory[58][12]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][12]
--operation mode is normal

HB1_memory[56][12]_lut_out = HB1_data_in[12];
HB1_memory[56][12] = DFFEA(HB1_memory[56][12]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L4143 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_120_rtl_460~0
--operation mode is normal

HB1L4143 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][12]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][12];


--HB1_memory[59][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][12]
--operation mode is normal

HB1_memory[59][12]_lut_out = HB1_data_in[12];
HB1_memory[59][12] = DFFEA(HB1_memory[59][12]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L5143 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_120_rtl_460~1
--operation mode is normal

HB1L5143 = HB1L4143 & (HB1_memory[59][12] # !N01_safe_q[0]) # !HB1L4143 & HB1_memory[57][12] & N01_safe_q[0];


--HB1_memory[49][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][12]
--operation mode is normal

HB1_memory[49][12]_lut_out = HB1_data_in[12];
HB1_memory[49][12] = DFFEA(HB1_memory[49][12]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][12]
--operation mode is normal

HB1_memory[50][12]_lut_out = HB1_data_in[12];
HB1_memory[50][12] = DFFEA(HB1_memory[50][12]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][12]
--operation mode is normal

HB1_memory[48][12]_lut_out = HB1_data_in[12];
HB1_memory[48][12] = DFFEA(HB1_memory[48][12]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L0143 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_120_rtl_458~0
--operation mode is normal

HB1L0143 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][12]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][12];


--HB1_memory[51][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][12]
--operation mode is normal

HB1_memory[51][12]_lut_out = HB1_data_in[12];
HB1_memory[51][12] = DFFEA(HB1_memory[51][12]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L1143 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_120_rtl_458~1
--operation mode is normal

HB1L1143 = HB1L0143 & (HB1_memory[51][12] # !N01_safe_q[0]) # !HB1L0143 & HB1_memory[49][12] & N01_safe_q[0];


--HB1L8043 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_120_rtl_457~0
--operation mode is normal

HB1L8043 = N01_safe_q[3] & (N01_safe_q[2] # HB1L5143) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L1143;


--HB1_memory[62][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][12]
--operation mode is normal

HB1_memory[62][12]_lut_out = HB1_data_in[12];
HB1_memory[62][12] = DFFEA(HB1_memory[62][12]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][12]
--operation mode is normal

HB1_memory[61][12]_lut_out = HB1_data_in[12];
HB1_memory[61][12] = DFFEA(HB1_memory[61][12]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][12]
--operation mode is normal

HB1_memory[60][12]_lut_out = HB1_data_in[12];
HB1_memory[60][12] = DFFEA(HB1_memory[60][12]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L6143 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_120_rtl_461~0
--operation mode is normal

HB1L6143 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][12]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][12];


--HB1_memory[63][12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][12]
--operation mode is normal

HB1_memory[63][12]_lut_out = HB1_data_in[12];
HB1_memory[63][12] = DFFEA(HB1_memory[63][12]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L7143 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_120_rtl_461~1
--operation mode is normal

HB1L7143 = HB1L6143 & (HB1_memory[63][12] # !N01_safe_q[1]) # !HB1L6143 & HB1_memory[62][12] & N01_safe_q[1];


--HB1L9043 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4858_rtl_120_rtl_457~1
--operation mode is normal

HB1L9043 = HB1L8043 & (HB1L7143 # !N01_safe_q[2]) # !HB1L8043 & HB1L3143 & N01_safe_q[2];


--HB1_memory[41][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][11]
--operation mode is normal

HB1_memory[41][11]_lut_out = HB1_data_in[11];
HB1_memory[41][11] = DFFEA(HB1_memory[41][11]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][11]
--operation mode is normal

HB1_memory[42][11]_lut_out = HB1_data_in[11];
HB1_memory[42][11] = DFFEA(HB1_memory[42][11]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][11]
--operation mode is normal

HB1_memory[40][11]_lut_out = HB1_data_in[11];
HB1_memory[40][11] = DFFEA(HB1_memory[40][11]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L5443 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_114_rtl_435~0
--operation mode is normal

HB1L5443 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][11]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][11];


--HB1_memory[43][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][11]
--operation mode is normal

HB1_memory[43][11]_lut_out = HB1_data_in[11];
HB1_memory[43][11] = DFFEA(HB1_memory[43][11]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L6443 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_114_rtl_435~1
--operation mode is normal

HB1L6443 = HB1L5443 & (HB1_memory[43][11] # !N01_safe_q[0]) # !HB1L5443 & HB1_memory[41][11] & N01_safe_q[0];


--HB1_memory[38][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][11]
--operation mode is normal

HB1_memory[38][11]_lut_out = HB1_data_in[11];
HB1_memory[38][11] = DFFEA(HB1_memory[38][11]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][11]
--operation mode is normal

HB1_memory[37][11]_lut_out = HB1_data_in[11];
HB1_memory[37][11] = DFFEA(HB1_memory[37][11]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][11]
--operation mode is normal

HB1_memory[36][11]_lut_out = HB1_data_in[11];
HB1_memory[36][11] = DFFEA(HB1_memory[36][11]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L3443 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_114_rtl_434~0
--operation mode is normal

HB1L3443 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][11]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][11];


--HB1_memory[39][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][11]
--operation mode is normal

HB1_memory[39][11]_lut_out = HB1_data_in[11];
HB1_memory[39][11] = DFFEA(HB1_memory[39][11]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L4443 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_114_rtl_434~1
--operation mode is normal

HB1L4443 = HB1L3443 & (HB1_memory[39][11] # !N01_safe_q[1]) # !HB1L3443 & HB1_memory[38][11] & N01_safe_q[1];


--HB1_memory[33][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][11]
--operation mode is normal

HB1_memory[33][11]_lut_out = HB1_data_in[11];
HB1_memory[33][11] = DFFEA(HB1_memory[33][11]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][11]
--operation mode is normal

HB1_memory[34][11]_lut_out = HB1_data_in[11];
HB1_memory[34][11] = DFFEA(HB1_memory[34][11]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][11]
--operation mode is normal

HB1_memory[32][11]_lut_out = HB1_data_in[11];
HB1_memory[32][11] = DFFEA(HB1_memory[32][11]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L1443 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_114_rtl_433~0
--operation mode is normal

HB1L1443 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][11]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][11];


--HB1_memory[35][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][11]
--operation mode is normal

HB1_memory[35][11]_lut_out = HB1_data_in[11];
HB1_memory[35][11] = DFFEA(HB1_memory[35][11]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L2443 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_114_rtl_433~1
--operation mode is normal

HB1L2443 = HB1L1443 & (HB1_memory[35][11] # !N01_safe_q[0]) # !HB1L1443 & HB1_memory[33][11] & N01_safe_q[0];


--HB1L9343 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_114_rtl_432~0
--operation mode is normal

HB1L9343 = N01_safe_q[2] & (N01_safe_q[3] # HB1L4443) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L2443;


--HB1_memory[46][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][11]
--operation mode is normal

HB1_memory[46][11]_lut_out = HB1_data_in[11];
HB1_memory[46][11] = DFFEA(HB1_memory[46][11]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][11]
--operation mode is normal

HB1_memory[45][11]_lut_out = HB1_data_in[11];
HB1_memory[45][11] = DFFEA(HB1_memory[45][11]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][11]
--operation mode is normal

HB1_memory[44][11]_lut_out = HB1_data_in[11];
HB1_memory[44][11] = DFFEA(HB1_memory[44][11]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L7443 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_114_rtl_436~0
--operation mode is normal

HB1L7443 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][11]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][11];


--HB1_memory[47][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][11]
--operation mode is normal

HB1_memory[47][11]_lut_out = HB1_data_in[11];
HB1_memory[47][11] = DFFEA(HB1_memory[47][11]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L8443 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_114_rtl_436~1
--operation mode is normal

HB1L8443 = HB1L7443 & (HB1_memory[47][11] # !N01_safe_q[1]) # !HB1L7443 & HB1_memory[46][11] & N01_safe_q[1];


--HB1L0443 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_114_rtl_432~1
--operation mode is normal

HB1L0443 = HB1L9343 & (HB1L8443 # !N01_safe_q[3]) # !HB1L9343 & HB1L6443 & N01_safe_q[3];


--HB1_memory[22][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][11]
--operation mode is normal

HB1_memory[22][11]_lut_out = HB1_data_in[11];
HB1_memory[22][11] = DFFEA(HB1_memory[22][11]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][11]
--operation mode is normal

HB1_memory[21][11]_lut_out = HB1_data_in[11];
HB1_memory[21][11] = DFFEA(HB1_memory[21][11]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][11]
--operation mode is normal

HB1_memory[20][11]_lut_out = HB1_data_in[11];
HB1_memory[20][11] = DFFEA(HB1_memory[20][11]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L3343 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_113_rtl_429~0
--operation mode is normal

HB1L3343 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][11]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][11];


--HB1_memory[23][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][11]
--operation mode is normal

HB1_memory[23][11]_lut_out = HB1_data_in[11];
HB1_memory[23][11] = DFFEA(HB1_memory[23][11]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L4343 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_113_rtl_429~1
--operation mode is normal

HB1L4343 = HB1L3343 & (HB1_memory[23][11] # !N01_safe_q[1]) # !HB1L3343 & HB1_memory[22][11] & N01_safe_q[1];


--HB1_memory[25][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][11]
--operation mode is normal

HB1_memory[25][11]_lut_out = HB1_data_in[11];
HB1_memory[25][11] = DFFEA(HB1_memory[25][11]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][11]
--operation mode is normal

HB1_memory[26][11]_lut_out = HB1_data_in[11];
HB1_memory[26][11] = DFFEA(HB1_memory[26][11]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][11]
--operation mode is normal

HB1_memory[24][11]_lut_out = HB1_data_in[11];
HB1_memory[24][11] = DFFEA(HB1_memory[24][11]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L5343 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_113_rtl_430~0
--operation mode is normal

HB1L5343 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][11]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][11];


--HB1_memory[27][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][11]
--operation mode is normal

HB1_memory[27][11]_lut_out = HB1_data_in[11];
HB1_memory[27][11] = DFFEA(HB1_memory[27][11]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L6343 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_113_rtl_430~1
--operation mode is normal

HB1L6343 = HB1L5343 & (HB1_memory[27][11] # !N01_safe_q[0]) # !HB1L5343 & HB1_memory[25][11] & N01_safe_q[0];


--HB1_memory[17][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][11]
--operation mode is normal

HB1_memory[17][11]_lut_out = HB1_data_in[11];
HB1_memory[17][11] = DFFEA(HB1_memory[17][11]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][11]
--operation mode is normal

HB1_memory[18][11]_lut_out = HB1_data_in[11];
HB1_memory[18][11] = DFFEA(HB1_memory[18][11]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][11]
--operation mode is normal

HB1_memory[16][11]_lut_out = HB1_data_in[11];
HB1_memory[16][11] = DFFEA(HB1_memory[16][11]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L1343 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_113_rtl_428~0
--operation mode is normal

HB1L1343 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][11]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][11];


--HB1_memory[19][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][11]
--operation mode is normal

HB1_memory[19][11]_lut_out = HB1_data_in[11];
HB1_memory[19][11] = DFFEA(HB1_memory[19][11]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L2343 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_113_rtl_428~1
--operation mode is normal

HB1L2343 = HB1L1343 & (HB1_memory[19][11] # !N01_safe_q[0]) # !HB1L1343 & HB1_memory[17][11] & N01_safe_q[0];


--HB1L9243 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_113_rtl_427~0
--operation mode is normal

HB1L9243 = N01_safe_q[3] & (N01_safe_q[2] # HB1L6343) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L2343;


--HB1_memory[30][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][11]
--operation mode is normal

HB1_memory[30][11]_lut_out = HB1_data_in[11];
HB1_memory[30][11] = DFFEA(HB1_memory[30][11]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][11]
--operation mode is normal

HB1_memory[29][11]_lut_out = HB1_data_in[11];
HB1_memory[29][11] = DFFEA(HB1_memory[29][11]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][11]
--operation mode is normal

HB1_memory[28][11]_lut_out = HB1_data_in[11];
HB1_memory[28][11] = DFFEA(HB1_memory[28][11]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L7343 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_113_rtl_431~0
--operation mode is normal

HB1L7343 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][11]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][11];


--HB1_memory[31][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][11]
--operation mode is normal

HB1_memory[31][11]_lut_out = HB1_data_in[11];
HB1_memory[31][11] = DFFEA(HB1_memory[31][11]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L8343 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_113_rtl_431~1
--operation mode is normal

HB1L8343 = HB1L7343 & (HB1_memory[31][11] # !N01_safe_q[1]) # !HB1L7343 & HB1_memory[30][11] & N01_safe_q[1];


--HB1L0343 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_113_rtl_427~1
--operation mode is normal

HB1L0343 = HB1L9243 & (HB1L8343 # !N01_safe_q[2]) # !HB1L9243 & HB1L4343 & N01_safe_q[2];


--HB1_memory[9][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][11]
--operation mode is normal

HB1_memory[9][11]_lut_out = HB1_data_in[11];
HB1_memory[9][11] = DFFEA(HB1_memory[9][11]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][11]
--operation mode is normal

HB1_memory[10][11]_lut_out = HB1_data_in[11];
HB1_memory[10][11] = DFFEA(HB1_memory[10][11]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][11]
--operation mode is normal

HB1_memory[8][11]_lut_out = HB1_data_in[11];
HB1_memory[8][11] = DFFEA(HB1_memory[8][11]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L5243 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_112_rtl_425~0
--operation mode is normal

HB1L5243 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][11]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][11];


--HB1_memory[11][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][11]
--operation mode is normal

HB1_memory[11][11]_lut_out = HB1_data_in[11];
HB1_memory[11][11] = DFFEA(HB1_memory[11][11]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L6243 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_112_rtl_425~1
--operation mode is normal

HB1L6243 = HB1L5243 & (HB1_memory[11][11] # !N01_safe_q[0]) # !HB1L5243 & HB1_memory[9][11] & N01_safe_q[0];


--HB1_memory[6][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][11]
--operation mode is normal

HB1_memory[6][11]_lut_out = HB1_data_in[11];
HB1_memory[6][11] = DFFEA(HB1_memory[6][11]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][11]
--operation mode is normal

HB1_memory[5][11]_lut_out = HB1_data_in[11];
HB1_memory[5][11] = DFFEA(HB1_memory[5][11]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][11]
--operation mode is normal

HB1_memory[4][11]_lut_out = HB1_data_in[11];
HB1_memory[4][11] = DFFEA(HB1_memory[4][11]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L3243 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_112_rtl_424~0
--operation mode is normal

HB1L3243 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][11]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][11];


--HB1_memory[7][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][11]
--operation mode is normal

HB1_memory[7][11]_lut_out = HB1_data_in[11];
HB1_memory[7][11] = DFFEA(HB1_memory[7][11]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L4243 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_112_rtl_424~1
--operation mode is normal

HB1L4243 = HB1L3243 & (HB1_memory[7][11] # !N01_safe_q[1]) # !HB1L3243 & HB1_memory[6][11] & N01_safe_q[1];


--HB1_memory[1][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][11]
--operation mode is normal

HB1_memory[1][11]_lut_out = HB1_data_in[11];
HB1_memory[1][11] = DFFEA(HB1_memory[1][11]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][11]
--operation mode is normal

HB1_memory[2][11]_lut_out = HB1_data_in[11];
HB1_memory[2][11] = DFFEA(HB1_memory[2][11]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][11]
--operation mode is normal

HB1_memory[0][11]_lut_out = HB1_data_in[11];
HB1_memory[0][11] = DFFEA(HB1_memory[0][11]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L1243 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_112_rtl_423~0
--operation mode is normal

HB1L1243 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][11]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][11];


--HB1_memory[3][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][11]
--operation mode is normal

HB1_memory[3][11]_lut_out = HB1_data_in[11];
HB1_memory[3][11] = DFFEA(HB1_memory[3][11]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L2243 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_112_rtl_423~1
--operation mode is normal

HB1L2243 = HB1L1243 & (HB1_memory[3][11] # !N01_safe_q[0]) # !HB1L1243 & HB1_memory[1][11] & N01_safe_q[0];


--HB1L9143 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_112_rtl_422~0
--operation mode is normal

HB1L9143 = N01_safe_q[2] & (N01_safe_q[3] # HB1L4243) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L2243;


--HB1_memory[14][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][11]
--operation mode is normal

HB1_memory[14][11]_lut_out = HB1_data_in[11];
HB1_memory[14][11] = DFFEA(HB1_memory[14][11]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][11]
--operation mode is normal

HB1_memory[13][11]_lut_out = HB1_data_in[11];
HB1_memory[13][11] = DFFEA(HB1_memory[13][11]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][11]
--operation mode is normal

HB1_memory[12][11]_lut_out = HB1_data_in[11];
HB1_memory[12][11] = DFFEA(HB1_memory[12][11]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L7243 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_112_rtl_426~0
--operation mode is normal

HB1L7243 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][11]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][11];


--HB1_memory[15][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][11]
--operation mode is normal

HB1_memory[15][11]_lut_out = HB1_data_in[11];
HB1_memory[15][11] = DFFEA(HB1_memory[15][11]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L8243 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_112_rtl_426~1
--operation mode is normal

HB1L8243 = HB1L7243 & (HB1_memory[15][11] # !N01_safe_q[1]) # !HB1L7243 & HB1_memory[14][11] & N01_safe_q[1];


--HB1L0243 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_112_rtl_422~1
--operation mode is normal

HB1L0243 = HB1L9143 & (HB1L8243 # !N01_safe_q[3]) # !HB1L9143 & HB1L6243 & N01_safe_q[3];


--HB1L8143 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_111~0
--operation mode is normal

HB1L8143 = N01_safe_q[4] & (N01_safe_q[5] # HB1L0343) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L0243;


--HB1_memory[54][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][11]
--operation mode is normal

HB1_memory[54][11]_lut_out = HB1_data_in[11];
HB1_memory[54][11] = DFFEA(HB1_memory[54][11]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][11]
--operation mode is normal

HB1_memory[53][11]_lut_out = HB1_data_in[11];
HB1_memory[53][11] = DFFEA(HB1_memory[53][11]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][11]
--operation mode is normal

HB1_memory[52][11]_lut_out = HB1_data_in[11];
HB1_memory[52][11] = DFFEA(HB1_memory[52][11]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L3543 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_115_rtl_439~0
--operation mode is normal

HB1L3543 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][11]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][11];


--HB1_memory[55][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][11]
--operation mode is normal

HB1_memory[55][11]_lut_out = HB1_data_in[11];
HB1_memory[55][11] = DFFEA(HB1_memory[55][11]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L4543 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_115_rtl_439~1
--operation mode is normal

HB1L4543 = HB1L3543 & (HB1_memory[55][11] # !N01_safe_q[1]) # !HB1L3543 & HB1_memory[54][11] & N01_safe_q[1];


--HB1_memory[57][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][11]
--operation mode is normal

HB1_memory[57][11]_lut_out = HB1_data_in[11];
HB1_memory[57][11] = DFFEA(HB1_memory[57][11]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][11]
--operation mode is normal

HB1_memory[58][11]_lut_out = HB1_data_in[11];
HB1_memory[58][11] = DFFEA(HB1_memory[58][11]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][11]
--operation mode is normal

HB1_memory[56][11]_lut_out = HB1_data_in[11];
HB1_memory[56][11] = DFFEA(HB1_memory[56][11]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L5543 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_115_rtl_440~0
--operation mode is normal

HB1L5543 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][11]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][11];


--HB1_memory[59][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][11]
--operation mode is normal

HB1_memory[59][11]_lut_out = HB1_data_in[11];
HB1_memory[59][11] = DFFEA(HB1_memory[59][11]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L6543 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_115_rtl_440~1
--operation mode is normal

HB1L6543 = HB1L5543 & (HB1_memory[59][11] # !N01_safe_q[0]) # !HB1L5543 & HB1_memory[57][11] & N01_safe_q[0];


--HB1_memory[49][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][11]
--operation mode is normal

HB1_memory[49][11]_lut_out = HB1_data_in[11];
HB1_memory[49][11] = DFFEA(HB1_memory[49][11]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][11]
--operation mode is normal

HB1_memory[50][11]_lut_out = HB1_data_in[11];
HB1_memory[50][11] = DFFEA(HB1_memory[50][11]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][11]
--operation mode is normal

HB1_memory[48][11]_lut_out = HB1_data_in[11];
HB1_memory[48][11] = DFFEA(HB1_memory[48][11]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L1543 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_115_rtl_438~0
--operation mode is normal

HB1L1543 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][11]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][11];


--HB1_memory[51][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][11]
--operation mode is normal

HB1_memory[51][11]_lut_out = HB1_data_in[11];
HB1_memory[51][11] = DFFEA(HB1_memory[51][11]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L2543 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_115_rtl_438~1
--operation mode is normal

HB1L2543 = HB1L1543 & (HB1_memory[51][11] # !N01_safe_q[0]) # !HB1L1543 & HB1_memory[49][11] & N01_safe_q[0];


--HB1L9443 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_115_rtl_437~0
--operation mode is normal

HB1L9443 = N01_safe_q[3] & (N01_safe_q[2] # HB1L6543) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L2543;


--HB1_memory[62][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][11]
--operation mode is normal

HB1_memory[62][11]_lut_out = HB1_data_in[11];
HB1_memory[62][11] = DFFEA(HB1_memory[62][11]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][11]
--operation mode is normal

HB1_memory[61][11]_lut_out = HB1_data_in[11];
HB1_memory[61][11] = DFFEA(HB1_memory[61][11]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][11]
--operation mode is normal

HB1_memory[60][11]_lut_out = HB1_data_in[11];
HB1_memory[60][11] = DFFEA(HB1_memory[60][11]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L7543 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_115_rtl_441~0
--operation mode is normal

HB1L7543 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][11]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][11];


--HB1_memory[63][11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][11]
--operation mode is normal

HB1_memory[63][11]_lut_out = HB1_data_in[11];
HB1_memory[63][11] = DFFEA(HB1_memory[63][11]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L8543 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_115_rtl_441~1
--operation mode is normal

HB1L8543 = HB1L7543 & (HB1_memory[63][11] # !N01_safe_q[1]) # !HB1L7543 & HB1_memory[62][11] & N01_safe_q[1];


--HB1L0543 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4859_rtl_115_rtl_437~1
--operation mode is normal

HB1L0543 = HB1L9443 & (HB1L8543 # !N01_safe_q[2]) # !HB1L9443 & HB1L4543 & N01_safe_q[2];


--HB1_memory[22][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][10]
--operation mode is normal

HB1_memory[22][10]_lut_out = HB1_data_in[10];
HB1_memory[22][10] = DFFEA(HB1_memory[22][10]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][10]
--operation mode is normal

HB1_memory[21][10]_lut_out = HB1_data_in[10];
HB1_memory[21][10] = DFFEA(HB1_memory[21][10]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][10]
--operation mode is normal

HB1_memory[20][10]_lut_out = HB1_data_in[10];
HB1_memory[20][10] = DFFEA(HB1_memory[20][10]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L4743 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_108_rtl_409~0
--operation mode is normal

HB1L4743 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][10]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][10];


--HB1_memory[23][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][10]
--operation mode is normal

HB1_memory[23][10]_lut_out = HB1_data_in[10];
HB1_memory[23][10] = DFFEA(HB1_memory[23][10]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L5743 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_108_rtl_409~1
--operation mode is normal

HB1L5743 = HB1L4743 & (HB1_memory[23][10] # !N01_safe_q[1]) # !HB1L4743 & HB1_memory[22][10] & N01_safe_q[1];


--HB1_memory[25][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][10]
--operation mode is normal

HB1_memory[25][10]_lut_out = HB1_data_in[10];
HB1_memory[25][10] = DFFEA(HB1_memory[25][10]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][10]
--operation mode is normal

HB1_memory[26][10]_lut_out = HB1_data_in[10];
HB1_memory[26][10] = DFFEA(HB1_memory[26][10]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][10]
--operation mode is normal

HB1_memory[24][10]_lut_out = HB1_data_in[10];
HB1_memory[24][10] = DFFEA(HB1_memory[24][10]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L6743 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_108_rtl_410~0
--operation mode is normal

HB1L6743 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][10]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][10];


--HB1_memory[27][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][10]
--operation mode is normal

HB1_memory[27][10]_lut_out = HB1_data_in[10];
HB1_memory[27][10] = DFFEA(HB1_memory[27][10]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L7743 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_108_rtl_410~1
--operation mode is normal

HB1L7743 = HB1L6743 & (HB1_memory[27][10] # !N01_safe_q[0]) # !HB1L6743 & HB1_memory[25][10] & N01_safe_q[0];


--HB1_memory[17][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][10]
--operation mode is normal

HB1_memory[17][10]_lut_out = HB1_data_in[10];
HB1_memory[17][10] = DFFEA(HB1_memory[17][10]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][10]
--operation mode is normal

HB1_memory[18][10]_lut_out = HB1_data_in[10];
HB1_memory[18][10] = DFFEA(HB1_memory[18][10]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][10]
--operation mode is normal

HB1_memory[16][10]_lut_out = HB1_data_in[10];
HB1_memory[16][10] = DFFEA(HB1_memory[16][10]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L2743 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_108_rtl_408~0
--operation mode is normal

HB1L2743 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][10]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][10];


--HB1_memory[19][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][10]
--operation mode is normal

HB1_memory[19][10]_lut_out = HB1_data_in[10];
HB1_memory[19][10] = DFFEA(HB1_memory[19][10]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L3743 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_108_rtl_408~1
--operation mode is normal

HB1L3743 = HB1L2743 & (HB1_memory[19][10] # !N01_safe_q[0]) # !HB1L2743 & HB1_memory[17][10] & N01_safe_q[0];


--HB1L0743 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_108_rtl_407~0
--operation mode is normal

HB1L0743 = N01_safe_q[3] & (N01_safe_q[2] # HB1L7743) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L3743;


--HB1_memory[30][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][10]
--operation mode is normal

HB1_memory[30][10]_lut_out = HB1_data_in[10];
HB1_memory[30][10] = DFFEA(HB1_memory[30][10]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][10]
--operation mode is normal

HB1_memory[29][10]_lut_out = HB1_data_in[10];
HB1_memory[29][10] = DFFEA(HB1_memory[29][10]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][10]
--operation mode is normal

HB1_memory[28][10]_lut_out = HB1_data_in[10];
HB1_memory[28][10] = DFFEA(HB1_memory[28][10]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L8743 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_108_rtl_411~0
--operation mode is normal

HB1L8743 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][10]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][10];


--HB1_memory[31][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][10]
--operation mode is normal

HB1_memory[31][10]_lut_out = HB1_data_in[10];
HB1_memory[31][10] = DFFEA(HB1_memory[31][10]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L9743 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_108_rtl_411~1
--operation mode is normal

HB1L9743 = HB1L8743 & (HB1_memory[31][10] # !N01_safe_q[1]) # !HB1L8743 & HB1_memory[30][10] & N01_safe_q[1];


--HB1L1743 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_108_rtl_407~1
--operation mode is normal

HB1L1743 = HB1L0743 & (HB1L9743 # !N01_safe_q[2]) # !HB1L0743 & HB1L5743 & N01_safe_q[2];


--HB1_memory[41][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][10]
--operation mode is normal

HB1_memory[41][10]_lut_out = HB1_data_in[10];
HB1_memory[41][10] = DFFEA(HB1_memory[41][10]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][10]
--operation mode is normal

HB1_memory[42][10]_lut_out = HB1_data_in[10];
HB1_memory[42][10] = DFFEA(HB1_memory[42][10]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][10]
--operation mode is normal

HB1_memory[40][10]_lut_out = HB1_data_in[10];
HB1_memory[40][10] = DFFEA(HB1_memory[40][10]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L6843 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_109_rtl_415~0
--operation mode is normal

HB1L6843 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][10]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][10];


--HB1_memory[43][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][10]
--operation mode is normal

HB1_memory[43][10]_lut_out = HB1_data_in[10];
HB1_memory[43][10] = DFFEA(HB1_memory[43][10]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L7843 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_109_rtl_415~1
--operation mode is normal

HB1L7843 = HB1L6843 & (HB1_memory[43][10] # !N01_safe_q[0]) # !HB1L6843 & HB1_memory[41][10] & N01_safe_q[0];


--HB1_memory[38][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][10]
--operation mode is normal

HB1_memory[38][10]_lut_out = HB1_data_in[10];
HB1_memory[38][10] = DFFEA(HB1_memory[38][10]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][10]
--operation mode is normal

HB1_memory[37][10]_lut_out = HB1_data_in[10];
HB1_memory[37][10] = DFFEA(HB1_memory[37][10]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][10]
--operation mode is normal

HB1_memory[36][10]_lut_out = HB1_data_in[10];
HB1_memory[36][10] = DFFEA(HB1_memory[36][10]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L4843 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_109_rtl_414~0
--operation mode is normal

HB1L4843 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][10]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][10];


--HB1_memory[39][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][10]
--operation mode is normal

HB1_memory[39][10]_lut_out = HB1_data_in[10];
HB1_memory[39][10] = DFFEA(HB1_memory[39][10]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L5843 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_109_rtl_414~1
--operation mode is normal

HB1L5843 = HB1L4843 & (HB1_memory[39][10] # !N01_safe_q[1]) # !HB1L4843 & HB1_memory[38][10] & N01_safe_q[1];


--HB1_memory[33][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][10]
--operation mode is normal

HB1_memory[33][10]_lut_out = HB1_data_in[10];
HB1_memory[33][10] = DFFEA(HB1_memory[33][10]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][10]
--operation mode is normal

HB1_memory[34][10]_lut_out = HB1_data_in[10];
HB1_memory[34][10] = DFFEA(HB1_memory[34][10]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][10]
--operation mode is normal

HB1_memory[32][10]_lut_out = HB1_data_in[10];
HB1_memory[32][10] = DFFEA(HB1_memory[32][10]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L2843 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_109_rtl_413~0
--operation mode is normal

HB1L2843 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][10]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][10];


--HB1_memory[35][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][10]
--operation mode is normal

HB1_memory[35][10]_lut_out = HB1_data_in[10];
HB1_memory[35][10] = DFFEA(HB1_memory[35][10]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L3843 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_109_rtl_413~1
--operation mode is normal

HB1L3843 = HB1L2843 & (HB1_memory[35][10] # !N01_safe_q[0]) # !HB1L2843 & HB1_memory[33][10] & N01_safe_q[0];


--HB1L0843 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_109_rtl_412~0
--operation mode is normal

HB1L0843 = N01_safe_q[2] & (N01_safe_q[3] # HB1L5843) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L3843;


--HB1_memory[46][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][10]
--operation mode is normal

HB1_memory[46][10]_lut_out = HB1_data_in[10];
HB1_memory[46][10] = DFFEA(HB1_memory[46][10]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][10]
--operation mode is normal

HB1_memory[45][10]_lut_out = HB1_data_in[10];
HB1_memory[45][10] = DFFEA(HB1_memory[45][10]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][10]
--operation mode is normal

HB1_memory[44][10]_lut_out = HB1_data_in[10];
HB1_memory[44][10] = DFFEA(HB1_memory[44][10]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L8843 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_109_rtl_416~0
--operation mode is normal

HB1L8843 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][10]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][10];


--HB1_memory[47][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][10]
--operation mode is normal

HB1_memory[47][10]_lut_out = HB1_data_in[10];
HB1_memory[47][10] = DFFEA(HB1_memory[47][10]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L9843 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_109_rtl_416~1
--operation mode is normal

HB1L9843 = HB1L8843 & (HB1_memory[47][10] # !N01_safe_q[1]) # !HB1L8843 & HB1_memory[46][10] & N01_safe_q[1];


--HB1L1843 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_109_rtl_412~1
--operation mode is normal

HB1L1843 = HB1L0843 & (HB1L9843 # !N01_safe_q[3]) # !HB1L0843 & HB1L7843 & N01_safe_q[3];


--HB1_memory[9][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][10]
--operation mode is normal

HB1_memory[9][10]_lut_out = HB1_data_in[10];
HB1_memory[9][10] = DFFEA(HB1_memory[9][10]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][10]
--operation mode is normal

HB1_memory[10][10]_lut_out = HB1_data_in[10];
HB1_memory[10][10] = DFFEA(HB1_memory[10][10]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][10]
--operation mode is normal

HB1_memory[8][10]_lut_out = HB1_data_in[10];
HB1_memory[8][10] = DFFEA(HB1_memory[8][10]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L6643 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_107_rtl_405~0
--operation mode is normal

HB1L6643 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][10]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][10];


--HB1_memory[11][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][10]
--operation mode is normal

HB1_memory[11][10]_lut_out = HB1_data_in[10];
HB1_memory[11][10] = DFFEA(HB1_memory[11][10]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L7643 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_107_rtl_405~1
--operation mode is normal

HB1L7643 = HB1L6643 & (HB1_memory[11][10] # !N01_safe_q[0]) # !HB1L6643 & HB1_memory[9][10] & N01_safe_q[0];


--HB1_memory[6][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][10]
--operation mode is normal

HB1_memory[6][10]_lut_out = HB1_data_in[10];
HB1_memory[6][10] = DFFEA(HB1_memory[6][10]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][10]
--operation mode is normal

HB1_memory[5][10]_lut_out = HB1_data_in[10];
HB1_memory[5][10] = DFFEA(HB1_memory[5][10]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][10]
--operation mode is normal

HB1_memory[4][10]_lut_out = HB1_data_in[10];
HB1_memory[4][10] = DFFEA(HB1_memory[4][10]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L4643 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_107_rtl_404~0
--operation mode is normal

HB1L4643 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][10]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][10];


--HB1_memory[7][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][10]
--operation mode is normal

HB1_memory[7][10]_lut_out = HB1_data_in[10];
HB1_memory[7][10] = DFFEA(HB1_memory[7][10]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L5643 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_107_rtl_404~1
--operation mode is normal

HB1L5643 = HB1L4643 & (HB1_memory[7][10] # !N01_safe_q[1]) # !HB1L4643 & HB1_memory[6][10] & N01_safe_q[1];


--HB1_memory[1][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][10]
--operation mode is normal

HB1_memory[1][10]_lut_out = HB1_data_in[10];
HB1_memory[1][10] = DFFEA(HB1_memory[1][10]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][10]
--operation mode is normal

HB1_memory[2][10]_lut_out = HB1_data_in[10];
HB1_memory[2][10] = DFFEA(HB1_memory[2][10]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][10]
--operation mode is normal

HB1_memory[0][10]_lut_out = HB1_data_in[10];
HB1_memory[0][10] = DFFEA(HB1_memory[0][10]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L2643 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_107_rtl_403~0
--operation mode is normal

HB1L2643 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][10]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][10];


--HB1_memory[3][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][10]
--operation mode is normal

HB1_memory[3][10]_lut_out = HB1_data_in[10];
HB1_memory[3][10] = DFFEA(HB1_memory[3][10]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L3643 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_107_rtl_403~1
--operation mode is normal

HB1L3643 = HB1L2643 & (HB1_memory[3][10] # !N01_safe_q[0]) # !HB1L2643 & HB1_memory[1][10] & N01_safe_q[0];


--HB1L0643 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_107_rtl_402~0
--operation mode is normal

HB1L0643 = N01_safe_q[2] & (N01_safe_q[3] # HB1L5643) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L3643;


--HB1_memory[14][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][10]
--operation mode is normal

HB1_memory[14][10]_lut_out = HB1_data_in[10];
HB1_memory[14][10] = DFFEA(HB1_memory[14][10]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][10]
--operation mode is normal

HB1_memory[13][10]_lut_out = HB1_data_in[10];
HB1_memory[13][10] = DFFEA(HB1_memory[13][10]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][10]
--operation mode is normal

HB1_memory[12][10]_lut_out = HB1_data_in[10];
HB1_memory[12][10] = DFFEA(HB1_memory[12][10]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L8643 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_107_rtl_406~0
--operation mode is normal

HB1L8643 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][10]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][10];


--HB1_memory[15][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][10]
--operation mode is normal

HB1_memory[15][10]_lut_out = HB1_data_in[10];
HB1_memory[15][10] = DFFEA(HB1_memory[15][10]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L9643 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_107_rtl_406~1
--operation mode is normal

HB1L9643 = HB1L8643 & (HB1_memory[15][10] # !N01_safe_q[1]) # !HB1L8643 & HB1_memory[14][10] & N01_safe_q[1];


--HB1L1643 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_107_rtl_402~1
--operation mode is normal

HB1L1643 = HB1L0643 & (HB1L9643 # !N01_safe_q[3]) # !HB1L0643 & HB1L7643 & N01_safe_q[3];


--HB1L9543 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_106~0
--operation mode is normal

HB1L9543 = N01_safe_q[5] & (N01_safe_q[4] # HB1L1843) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L1643;


--HB1_memory[54][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][10]
--operation mode is normal

HB1_memory[54][10]_lut_out = HB1_data_in[10];
HB1_memory[54][10] = DFFEA(HB1_memory[54][10]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][10]
--operation mode is normal

HB1_memory[53][10]_lut_out = HB1_data_in[10];
HB1_memory[53][10] = DFFEA(HB1_memory[53][10]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][10]
--operation mode is normal

HB1_memory[52][10]_lut_out = HB1_data_in[10];
HB1_memory[52][10] = DFFEA(HB1_memory[52][10]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L4943 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_110_rtl_419~0
--operation mode is normal

HB1L4943 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][10]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][10];


--HB1_memory[55][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][10]
--operation mode is normal

HB1_memory[55][10]_lut_out = HB1_data_in[10];
HB1_memory[55][10] = DFFEA(HB1_memory[55][10]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L5943 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_110_rtl_419~1
--operation mode is normal

HB1L5943 = HB1L4943 & (HB1_memory[55][10] # !N01_safe_q[1]) # !HB1L4943 & HB1_memory[54][10] & N01_safe_q[1];


--HB1_memory[57][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][10]
--operation mode is normal

HB1_memory[57][10]_lut_out = HB1_data_in[10];
HB1_memory[57][10] = DFFEA(HB1_memory[57][10]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][10]
--operation mode is normal

HB1_memory[58][10]_lut_out = HB1_data_in[10];
HB1_memory[58][10] = DFFEA(HB1_memory[58][10]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][10]
--operation mode is normal

HB1_memory[56][10]_lut_out = HB1_data_in[10];
HB1_memory[56][10] = DFFEA(HB1_memory[56][10]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L6943 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_110_rtl_420~0
--operation mode is normal

HB1L6943 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][10]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][10];


--HB1_memory[59][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][10]
--operation mode is normal

HB1_memory[59][10]_lut_out = HB1_data_in[10];
HB1_memory[59][10] = DFFEA(HB1_memory[59][10]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L7943 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_110_rtl_420~1
--operation mode is normal

HB1L7943 = HB1L6943 & (HB1_memory[59][10] # !N01_safe_q[0]) # !HB1L6943 & HB1_memory[57][10] & N01_safe_q[0];


--HB1_memory[49][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][10]
--operation mode is normal

HB1_memory[49][10]_lut_out = HB1_data_in[10];
HB1_memory[49][10] = DFFEA(HB1_memory[49][10]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][10]
--operation mode is normal

HB1_memory[50][10]_lut_out = HB1_data_in[10];
HB1_memory[50][10] = DFFEA(HB1_memory[50][10]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][10]
--operation mode is normal

HB1_memory[48][10]_lut_out = HB1_data_in[10];
HB1_memory[48][10] = DFFEA(HB1_memory[48][10]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L2943 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_110_rtl_418~0
--operation mode is normal

HB1L2943 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][10]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][10];


--HB1_memory[51][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][10]
--operation mode is normal

HB1_memory[51][10]_lut_out = HB1_data_in[10];
HB1_memory[51][10] = DFFEA(HB1_memory[51][10]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L3943 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_110_rtl_418~1
--operation mode is normal

HB1L3943 = HB1L2943 & (HB1_memory[51][10] # !N01_safe_q[0]) # !HB1L2943 & HB1_memory[49][10] & N01_safe_q[0];


--HB1L0943 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_110_rtl_417~0
--operation mode is normal

HB1L0943 = N01_safe_q[3] & (N01_safe_q[2] # HB1L7943) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L3943;


--HB1_memory[62][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][10]
--operation mode is normal

HB1_memory[62][10]_lut_out = HB1_data_in[10];
HB1_memory[62][10] = DFFEA(HB1_memory[62][10]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][10]
--operation mode is normal

HB1_memory[61][10]_lut_out = HB1_data_in[10];
HB1_memory[61][10] = DFFEA(HB1_memory[61][10]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][10]
--operation mode is normal

HB1_memory[60][10]_lut_out = HB1_data_in[10];
HB1_memory[60][10] = DFFEA(HB1_memory[60][10]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L8943 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_110_rtl_421~0
--operation mode is normal

HB1L8943 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][10]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][10];


--HB1_memory[63][10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][10]
--operation mode is normal

HB1_memory[63][10]_lut_out = HB1_data_in[10];
HB1_memory[63][10] = DFFEA(HB1_memory[63][10]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L9943 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_110_rtl_421~1
--operation mode is normal

HB1L9943 = HB1L8943 & (HB1_memory[63][10] # !N01_safe_q[1]) # !HB1L8943 & HB1_memory[62][10] & N01_safe_q[1];


--HB1L1943 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4860_rtl_110_rtl_417~1
--operation mode is normal

HB1L1943 = HB1L0943 & (HB1L9943 # !N01_safe_q[2]) # !HB1L0943 & HB1L5943 & N01_safe_q[2];


--HB1_memory[41][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][17]
--operation mode is normal

HB1_memory[41][17]_lut_out = HB1_data_in[17];
HB1_memory[41][17] = DFFEA(HB1_memory[41][17]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][17]
--operation mode is normal

HB1_memory[42][17]_lut_out = HB1_data_in[17];
HB1_memory[42][17] = DFFEA(HB1_memory[42][17]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][17]
--operation mode is normal

HB1_memory[40][17]_lut_out = HB1_data_in[17];
HB1_memory[40][17] = DFFEA(HB1_memory[40][17]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L9913 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_144_rtl_555~0
--operation mode is normal

HB1L9913 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][17]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][17];


--HB1_memory[43][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][17]
--operation mode is normal

HB1_memory[43][17]_lut_out = HB1_data_in[17];
HB1_memory[43][17] = DFFEA(HB1_memory[43][17]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L0023 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_144_rtl_555~1
--operation mode is normal

HB1L0023 = HB1L9913 & (HB1_memory[43][17] # !N01_safe_q[0]) # !HB1L9913 & HB1_memory[41][17] & N01_safe_q[0];


--HB1_memory[38][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][17]
--operation mode is normal

HB1_memory[38][17]_lut_out = HB1_data_in[17];
HB1_memory[38][17] = DFFEA(HB1_memory[38][17]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][17]
--operation mode is normal

HB1_memory[37][17]_lut_out = HB1_data_in[17];
HB1_memory[37][17] = DFFEA(HB1_memory[37][17]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][17]
--operation mode is normal

HB1_memory[36][17]_lut_out = HB1_data_in[17];
HB1_memory[36][17] = DFFEA(HB1_memory[36][17]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L7913 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_144_rtl_554~0
--operation mode is normal

HB1L7913 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][17]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][17];


--HB1_memory[39][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][17]
--operation mode is normal

HB1_memory[39][17]_lut_out = HB1_data_in[17];
HB1_memory[39][17] = DFFEA(HB1_memory[39][17]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L8913 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_144_rtl_554~1
--operation mode is normal

HB1L8913 = HB1L7913 & (HB1_memory[39][17] # !N01_safe_q[1]) # !HB1L7913 & HB1_memory[38][17] & N01_safe_q[1];


--HB1_memory[33][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][17]
--operation mode is normal

HB1_memory[33][17]_lut_out = HB1_data_in[17];
HB1_memory[33][17] = DFFEA(HB1_memory[33][17]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][17]
--operation mode is normal

HB1_memory[34][17]_lut_out = HB1_data_in[17];
HB1_memory[34][17] = DFFEA(HB1_memory[34][17]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][17]
--operation mode is normal

HB1_memory[32][17]_lut_out = HB1_data_in[17];
HB1_memory[32][17] = DFFEA(HB1_memory[32][17]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L5913 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_144_rtl_553~0
--operation mode is normal

HB1L5913 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][17]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][17];


--HB1_memory[35][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][17]
--operation mode is normal

HB1_memory[35][17]_lut_out = HB1_data_in[17];
HB1_memory[35][17] = DFFEA(HB1_memory[35][17]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L6913 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_144_rtl_553~1
--operation mode is normal

HB1L6913 = HB1L5913 & (HB1_memory[35][17] # !N01_safe_q[0]) # !HB1L5913 & HB1_memory[33][17] & N01_safe_q[0];


--HB1L3913 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_144_rtl_552~0
--operation mode is normal

HB1L3913 = N01_safe_q[2] & (N01_safe_q[3] # HB1L8913) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L6913;


--HB1_memory[46][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][17]
--operation mode is normal

HB1_memory[46][17]_lut_out = HB1_data_in[17];
HB1_memory[46][17] = DFFEA(HB1_memory[46][17]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][17]
--operation mode is normal

HB1_memory[45][17]_lut_out = HB1_data_in[17];
HB1_memory[45][17] = DFFEA(HB1_memory[45][17]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][17]
--operation mode is normal

HB1_memory[44][17]_lut_out = HB1_data_in[17];
HB1_memory[44][17] = DFFEA(HB1_memory[44][17]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L1023 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_144_rtl_556~0
--operation mode is normal

HB1L1023 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][17]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][17];


--HB1_memory[47][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][17]
--operation mode is normal

HB1_memory[47][17]_lut_out = HB1_data_in[17];
HB1_memory[47][17] = DFFEA(HB1_memory[47][17]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L2023 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_144_rtl_556~1
--operation mode is normal

HB1L2023 = HB1L1023 & (HB1_memory[47][17] # !N01_safe_q[1]) # !HB1L1023 & HB1_memory[46][17] & N01_safe_q[1];


--HB1L4913 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_144_rtl_552~1
--operation mode is normal

HB1L4913 = HB1L3913 & (HB1L2023 # !N01_safe_q[3]) # !HB1L3913 & HB1L0023 & N01_safe_q[3];


--HB1_memory[22][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][17]
--operation mode is normal

HB1_memory[22][17]_lut_out = HB1_data_in[17];
HB1_memory[22][17] = DFFEA(HB1_memory[22][17]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][17]
--operation mode is normal

HB1_memory[21][17]_lut_out = HB1_data_in[17];
HB1_memory[21][17] = DFFEA(HB1_memory[21][17]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][17]
--operation mode is normal

HB1_memory[20][17]_lut_out = HB1_data_in[17];
HB1_memory[20][17] = DFFEA(HB1_memory[20][17]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L7813 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_143_rtl_549~0
--operation mode is normal

HB1L7813 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][17]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][17];


--HB1_memory[23][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][17]
--operation mode is normal

HB1_memory[23][17]_lut_out = HB1_data_in[17];
HB1_memory[23][17] = DFFEA(HB1_memory[23][17]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L8813 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_143_rtl_549~1
--operation mode is normal

HB1L8813 = HB1L7813 & (HB1_memory[23][17] # !N01_safe_q[1]) # !HB1L7813 & HB1_memory[22][17] & N01_safe_q[1];


--HB1_memory[25][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][17]
--operation mode is normal

HB1_memory[25][17]_lut_out = HB1_data_in[17];
HB1_memory[25][17] = DFFEA(HB1_memory[25][17]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][17]
--operation mode is normal

HB1_memory[26][17]_lut_out = HB1_data_in[17];
HB1_memory[26][17] = DFFEA(HB1_memory[26][17]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][17]
--operation mode is normal

HB1_memory[24][17]_lut_out = HB1_data_in[17];
HB1_memory[24][17] = DFFEA(HB1_memory[24][17]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L9813 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_143_rtl_550~0
--operation mode is normal

HB1L9813 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][17]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][17];


--HB1_memory[27][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][17]
--operation mode is normal

HB1_memory[27][17]_lut_out = HB1_data_in[17];
HB1_memory[27][17] = DFFEA(HB1_memory[27][17]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L0913 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_143_rtl_550~1
--operation mode is normal

HB1L0913 = HB1L9813 & (HB1_memory[27][17] # !N01_safe_q[0]) # !HB1L9813 & HB1_memory[25][17] & N01_safe_q[0];


--HB1_memory[17][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][17]
--operation mode is normal

HB1_memory[17][17]_lut_out = HB1_data_in[17];
HB1_memory[17][17] = DFFEA(HB1_memory[17][17]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][17]
--operation mode is normal

HB1_memory[18][17]_lut_out = HB1_data_in[17];
HB1_memory[18][17] = DFFEA(HB1_memory[18][17]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][17]
--operation mode is normal

HB1_memory[16][17]_lut_out = HB1_data_in[17];
HB1_memory[16][17] = DFFEA(HB1_memory[16][17]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L5813 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_143_rtl_548~0
--operation mode is normal

HB1L5813 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][17]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][17];


--HB1_memory[19][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][17]
--operation mode is normal

HB1_memory[19][17]_lut_out = HB1_data_in[17];
HB1_memory[19][17] = DFFEA(HB1_memory[19][17]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L6813 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_143_rtl_548~1
--operation mode is normal

HB1L6813 = HB1L5813 & (HB1_memory[19][17] # !N01_safe_q[0]) # !HB1L5813 & HB1_memory[17][17] & N01_safe_q[0];


--HB1L3813 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_143_rtl_547~0
--operation mode is normal

HB1L3813 = N01_safe_q[3] & (N01_safe_q[2] # HB1L0913) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L6813;


--HB1_memory[30][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][17]
--operation mode is normal

HB1_memory[30][17]_lut_out = HB1_data_in[17];
HB1_memory[30][17] = DFFEA(HB1_memory[30][17]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][17]
--operation mode is normal

HB1_memory[29][17]_lut_out = HB1_data_in[17];
HB1_memory[29][17] = DFFEA(HB1_memory[29][17]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][17]
--operation mode is normal

HB1_memory[28][17]_lut_out = HB1_data_in[17];
HB1_memory[28][17] = DFFEA(HB1_memory[28][17]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L1913 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_143_rtl_551~0
--operation mode is normal

HB1L1913 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][17]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][17];


--HB1_memory[31][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][17]
--operation mode is normal

HB1_memory[31][17]_lut_out = HB1_data_in[17];
HB1_memory[31][17] = DFFEA(HB1_memory[31][17]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L2913 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_143_rtl_551~1
--operation mode is normal

HB1L2913 = HB1L1913 & (HB1_memory[31][17] # !N01_safe_q[1]) # !HB1L1913 & HB1_memory[30][17] & N01_safe_q[1];


--HB1L4813 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_143_rtl_547~1
--operation mode is normal

HB1L4813 = HB1L3813 & (HB1L2913 # !N01_safe_q[2]) # !HB1L3813 & HB1L8813 & N01_safe_q[2];


--HB1_memory[9][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][17]
--operation mode is normal

HB1_memory[9][17]_lut_out = HB1_data_in[17];
HB1_memory[9][17] = DFFEA(HB1_memory[9][17]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][17]
--operation mode is normal

HB1_memory[10][17]_lut_out = HB1_data_in[17];
HB1_memory[10][17] = DFFEA(HB1_memory[10][17]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][17]
--operation mode is normal

HB1_memory[8][17]_lut_out = HB1_data_in[17];
HB1_memory[8][17] = DFFEA(HB1_memory[8][17]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L9713 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_142_rtl_545~0
--operation mode is normal

HB1L9713 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][17]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][17];


--HB1_memory[11][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][17]
--operation mode is normal

HB1_memory[11][17]_lut_out = HB1_data_in[17];
HB1_memory[11][17] = DFFEA(HB1_memory[11][17]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L0813 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_142_rtl_545~1
--operation mode is normal

HB1L0813 = HB1L9713 & (HB1_memory[11][17] # !N01_safe_q[0]) # !HB1L9713 & HB1_memory[9][17] & N01_safe_q[0];


--HB1_memory[6][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][17]
--operation mode is normal

HB1_memory[6][17]_lut_out = HB1_data_in[17];
HB1_memory[6][17] = DFFEA(HB1_memory[6][17]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][17]
--operation mode is normal

HB1_memory[5][17]_lut_out = HB1_data_in[17];
HB1_memory[5][17] = DFFEA(HB1_memory[5][17]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][17]
--operation mode is normal

HB1_memory[4][17]_lut_out = HB1_data_in[17];
HB1_memory[4][17] = DFFEA(HB1_memory[4][17]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L7713 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_142_rtl_544~0
--operation mode is normal

HB1L7713 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][17]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][17];


--HB1_memory[7][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][17]
--operation mode is normal

HB1_memory[7][17]_lut_out = HB1_data_in[17];
HB1_memory[7][17] = DFFEA(HB1_memory[7][17]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L8713 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_142_rtl_544~1
--operation mode is normal

HB1L8713 = HB1L7713 & (HB1_memory[7][17] # !N01_safe_q[1]) # !HB1L7713 & HB1_memory[6][17] & N01_safe_q[1];


--HB1_memory[1][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][17]
--operation mode is normal

HB1_memory[1][17]_lut_out = HB1_data_in[17];
HB1_memory[1][17] = DFFEA(HB1_memory[1][17]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][17]
--operation mode is normal

HB1_memory[2][17]_lut_out = HB1_data_in[17];
HB1_memory[2][17] = DFFEA(HB1_memory[2][17]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][17]
--operation mode is normal

HB1_memory[0][17]_lut_out = HB1_data_in[17];
HB1_memory[0][17] = DFFEA(HB1_memory[0][17]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L5713 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_142_rtl_543~0
--operation mode is normal

HB1L5713 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][17]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][17];


--HB1_memory[3][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][17]
--operation mode is normal

HB1_memory[3][17]_lut_out = HB1_data_in[17];
HB1_memory[3][17] = DFFEA(HB1_memory[3][17]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L6713 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_142_rtl_543~1
--operation mode is normal

HB1L6713 = HB1L5713 & (HB1_memory[3][17] # !N01_safe_q[0]) # !HB1L5713 & HB1_memory[1][17] & N01_safe_q[0];


--HB1L3713 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_142_rtl_542~0
--operation mode is normal

HB1L3713 = N01_safe_q[2] & (N01_safe_q[3] # HB1L8713) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L6713;


--HB1_memory[14][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][17]
--operation mode is normal

HB1_memory[14][17]_lut_out = HB1_data_in[17];
HB1_memory[14][17] = DFFEA(HB1_memory[14][17]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][17]
--operation mode is normal

HB1_memory[13][17]_lut_out = HB1_data_in[17];
HB1_memory[13][17] = DFFEA(HB1_memory[13][17]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][17]
--operation mode is normal

HB1_memory[12][17]_lut_out = HB1_data_in[17];
HB1_memory[12][17] = DFFEA(HB1_memory[12][17]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L1813 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_142_rtl_546~0
--operation mode is normal

HB1L1813 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][17]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][17];


--HB1_memory[15][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][17]
--operation mode is normal

HB1_memory[15][17]_lut_out = HB1_data_in[17];
HB1_memory[15][17] = DFFEA(HB1_memory[15][17]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L2813 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_142_rtl_546~1
--operation mode is normal

HB1L2813 = HB1L1813 & (HB1_memory[15][17] # !N01_safe_q[1]) # !HB1L1813 & HB1_memory[14][17] & N01_safe_q[1];


--HB1L4713 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_142_rtl_542~1
--operation mode is normal

HB1L4713 = HB1L3713 & (HB1L2813 # !N01_safe_q[3]) # !HB1L3713 & HB1L0813 & N01_safe_q[3];


--HB1L2713 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_141~0
--operation mode is normal

HB1L2713 = N01_safe_q[4] & (N01_safe_q[5] # HB1L4813) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L4713;


--HB1_memory[54][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][17]
--operation mode is normal

HB1_memory[54][17]_lut_out = HB1_data_in[17];
HB1_memory[54][17] = DFFEA(HB1_memory[54][17]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][17]
--operation mode is normal

HB1_memory[53][17]_lut_out = HB1_data_in[17];
HB1_memory[53][17] = DFFEA(HB1_memory[53][17]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][17]
--operation mode is normal

HB1_memory[52][17]_lut_out = HB1_data_in[17];
HB1_memory[52][17] = DFFEA(HB1_memory[52][17]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L7023 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_145_rtl_559~0
--operation mode is normal

HB1L7023 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][17]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][17];


--HB1_memory[55][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][17]
--operation mode is normal

HB1_memory[55][17]_lut_out = HB1_data_in[17];
HB1_memory[55][17] = DFFEA(HB1_memory[55][17]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L8023 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_145_rtl_559~1
--operation mode is normal

HB1L8023 = HB1L7023 & (HB1_memory[55][17] # !N01_safe_q[1]) # !HB1L7023 & HB1_memory[54][17] & N01_safe_q[1];


--HB1_memory[57][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][17]
--operation mode is normal

HB1_memory[57][17]_lut_out = HB1_data_in[17];
HB1_memory[57][17] = DFFEA(HB1_memory[57][17]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][17]
--operation mode is normal

HB1_memory[58][17]_lut_out = HB1_data_in[17];
HB1_memory[58][17] = DFFEA(HB1_memory[58][17]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][17]
--operation mode is normal

HB1_memory[56][17]_lut_out = HB1_data_in[17];
HB1_memory[56][17] = DFFEA(HB1_memory[56][17]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L9023 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_145_rtl_560~0
--operation mode is normal

HB1L9023 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][17]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][17];


--HB1_memory[59][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][17]
--operation mode is normal

HB1_memory[59][17]_lut_out = HB1_data_in[17];
HB1_memory[59][17] = DFFEA(HB1_memory[59][17]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L0123 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_145_rtl_560~1
--operation mode is normal

HB1L0123 = HB1L9023 & (HB1_memory[59][17] # !N01_safe_q[0]) # !HB1L9023 & HB1_memory[57][17] & N01_safe_q[0];


--HB1_memory[49][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][17]
--operation mode is normal

HB1_memory[49][17]_lut_out = HB1_data_in[17];
HB1_memory[49][17] = DFFEA(HB1_memory[49][17]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][17]
--operation mode is normal

HB1_memory[50][17]_lut_out = HB1_data_in[17];
HB1_memory[50][17] = DFFEA(HB1_memory[50][17]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][17]
--operation mode is normal

HB1_memory[48][17]_lut_out = HB1_data_in[17];
HB1_memory[48][17] = DFFEA(HB1_memory[48][17]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L5023 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_145_rtl_558~0
--operation mode is normal

HB1L5023 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][17]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][17];


--HB1_memory[51][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][17]
--operation mode is normal

HB1_memory[51][17]_lut_out = HB1_data_in[17];
HB1_memory[51][17] = DFFEA(HB1_memory[51][17]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L6023 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_145_rtl_558~1
--operation mode is normal

HB1L6023 = HB1L5023 & (HB1_memory[51][17] # !N01_safe_q[0]) # !HB1L5023 & HB1_memory[49][17] & N01_safe_q[0];


--HB1L3023 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_145_rtl_557~0
--operation mode is normal

HB1L3023 = N01_safe_q[3] & (N01_safe_q[2] # HB1L0123) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L6023;


--HB1_memory[62][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][17]
--operation mode is normal

HB1_memory[62][17]_lut_out = HB1_data_in[17];
HB1_memory[62][17] = DFFEA(HB1_memory[62][17]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][17]
--operation mode is normal

HB1_memory[61][17]_lut_out = HB1_data_in[17];
HB1_memory[61][17] = DFFEA(HB1_memory[61][17]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][17]
--operation mode is normal

HB1_memory[60][17]_lut_out = HB1_data_in[17];
HB1_memory[60][17] = DFFEA(HB1_memory[60][17]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L1123 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_145_rtl_561~0
--operation mode is normal

HB1L1123 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][17]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][17];


--HB1_memory[63][17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][17]
--operation mode is normal

HB1_memory[63][17]_lut_out = HB1_data_in[17];
HB1_memory[63][17] = DFFEA(HB1_memory[63][17]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L2123 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_145_rtl_561~1
--operation mode is normal

HB1L2123 = HB1L1123 & (HB1_memory[63][17] # !N01_safe_q[1]) # !HB1L1123 & HB1_memory[62][17] & N01_safe_q[1];


--HB1L4023 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4853_rtl_145_rtl_557~1
--operation mode is normal

HB1L4023 = HB1L3023 & (HB1L2123 # !N01_safe_q[2]) # !HB1L3023 & HB1L8023 & N01_safe_q[2];


--HB1_memory[22][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][16]
--operation mode is normal

HB1_memory[22][16]_lut_out = HB1_data_in[16];
HB1_memory[22][16] = DFFEA(HB1_memory[22][16]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][16]
--operation mode is normal

HB1_memory[21][16]_lut_out = HB1_data_in[16];
HB1_memory[21][16] = DFFEA(HB1_memory[21][16]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][16]
--operation mode is normal

HB1_memory[20][16]_lut_out = HB1_data_in[16];
HB1_memory[20][16] = DFFEA(HB1_memory[20][16]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L8223 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_138_rtl_529~0
--operation mode is normal

HB1L8223 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][16]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][16];


--HB1_memory[23][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][16]
--operation mode is normal

HB1_memory[23][16]_lut_out = HB1_data_in[16];
HB1_memory[23][16] = DFFEA(HB1_memory[23][16]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L9223 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_138_rtl_529~1
--operation mode is normal

HB1L9223 = HB1L8223 & (HB1_memory[23][16] # !N01_safe_q[1]) # !HB1L8223 & HB1_memory[22][16] & N01_safe_q[1];


--HB1_memory[25][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][16]
--operation mode is normal

HB1_memory[25][16]_lut_out = HB1_data_in[16];
HB1_memory[25][16] = DFFEA(HB1_memory[25][16]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][16]
--operation mode is normal

HB1_memory[26][16]_lut_out = HB1_data_in[16];
HB1_memory[26][16] = DFFEA(HB1_memory[26][16]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][16]
--operation mode is normal

HB1_memory[24][16]_lut_out = HB1_data_in[16];
HB1_memory[24][16] = DFFEA(HB1_memory[24][16]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L0323 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_138_rtl_530~0
--operation mode is normal

HB1L0323 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][16]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][16];


--HB1_memory[27][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][16]
--operation mode is normal

HB1_memory[27][16]_lut_out = HB1_data_in[16];
HB1_memory[27][16] = DFFEA(HB1_memory[27][16]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L1323 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_138_rtl_530~1
--operation mode is normal

HB1L1323 = HB1L0323 & (HB1_memory[27][16] # !N01_safe_q[0]) # !HB1L0323 & HB1_memory[25][16] & N01_safe_q[0];


--HB1_memory[17][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][16]
--operation mode is normal

HB1_memory[17][16]_lut_out = HB1_data_in[16];
HB1_memory[17][16] = DFFEA(HB1_memory[17][16]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][16]
--operation mode is normal

HB1_memory[18][16]_lut_out = HB1_data_in[16];
HB1_memory[18][16] = DFFEA(HB1_memory[18][16]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][16]
--operation mode is normal

HB1_memory[16][16]_lut_out = HB1_data_in[16];
HB1_memory[16][16] = DFFEA(HB1_memory[16][16]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L6223 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_138_rtl_528~0
--operation mode is normal

HB1L6223 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][16]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][16];


--HB1_memory[19][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][16]
--operation mode is normal

HB1_memory[19][16]_lut_out = HB1_data_in[16];
HB1_memory[19][16] = DFFEA(HB1_memory[19][16]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L7223 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_138_rtl_528~1
--operation mode is normal

HB1L7223 = HB1L6223 & (HB1_memory[19][16] # !N01_safe_q[0]) # !HB1L6223 & HB1_memory[17][16] & N01_safe_q[0];


--HB1L4223 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_138_rtl_527~0
--operation mode is normal

HB1L4223 = N01_safe_q[3] & (N01_safe_q[2] # HB1L1323) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L7223;


--HB1_memory[30][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][16]
--operation mode is normal

HB1_memory[30][16]_lut_out = HB1_data_in[16];
HB1_memory[30][16] = DFFEA(HB1_memory[30][16]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][16]
--operation mode is normal

HB1_memory[29][16]_lut_out = HB1_data_in[16];
HB1_memory[29][16] = DFFEA(HB1_memory[29][16]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][16]
--operation mode is normal

HB1_memory[28][16]_lut_out = HB1_data_in[16];
HB1_memory[28][16] = DFFEA(HB1_memory[28][16]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L2323 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_138_rtl_531~0
--operation mode is normal

HB1L2323 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][16]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][16];


--HB1_memory[31][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][16]
--operation mode is normal

HB1_memory[31][16]_lut_out = HB1_data_in[16];
HB1_memory[31][16] = DFFEA(HB1_memory[31][16]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L3323 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_138_rtl_531~1
--operation mode is normal

HB1L3323 = HB1L2323 & (HB1_memory[31][16] # !N01_safe_q[1]) # !HB1L2323 & HB1_memory[30][16] & N01_safe_q[1];


--HB1L5223 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_138_rtl_527~1
--operation mode is normal

HB1L5223 = HB1L4223 & (HB1L3323 # !N01_safe_q[2]) # !HB1L4223 & HB1L9223 & N01_safe_q[2];


--HB1_memory[41][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][16]
--operation mode is normal

HB1_memory[41][16]_lut_out = HB1_data_in[16];
HB1_memory[41][16] = DFFEA(HB1_memory[41][16]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][16]
--operation mode is normal

HB1_memory[42][16]_lut_out = HB1_data_in[16];
HB1_memory[42][16] = DFFEA(HB1_memory[42][16]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][16]
--operation mode is normal

HB1_memory[40][16]_lut_out = HB1_data_in[16];
HB1_memory[40][16] = DFFEA(HB1_memory[40][16]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L0423 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_139_rtl_535~0
--operation mode is normal

HB1L0423 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][16]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][16];


--HB1_memory[43][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][16]
--operation mode is normal

HB1_memory[43][16]_lut_out = HB1_data_in[16];
HB1_memory[43][16] = DFFEA(HB1_memory[43][16]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L1423 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_139_rtl_535~1
--operation mode is normal

HB1L1423 = HB1L0423 & (HB1_memory[43][16] # !N01_safe_q[0]) # !HB1L0423 & HB1_memory[41][16] & N01_safe_q[0];


--HB1_memory[38][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][16]
--operation mode is normal

HB1_memory[38][16]_lut_out = HB1_data_in[16];
HB1_memory[38][16] = DFFEA(HB1_memory[38][16]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][16]
--operation mode is normal

HB1_memory[37][16]_lut_out = HB1_data_in[16];
HB1_memory[37][16] = DFFEA(HB1_memory[37][16]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][16]
--operation mode is normal

HB1_memory[36][16]_lut_out = HB1_data_in[16];
HB1_memory[36][16] = DFFEA(HB1_memory[36][16]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L8323 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_139_rtl_534~0
--operation mode is normal

HB1L8323 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][16]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][16];


--HB1_memory[39][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][16]
--operation mode is normal

HB1_memory[39][16]_lut_out = HB1_data_in[16];
HB1_memory[39][16] = DFFEA(HB1_memory[39][16]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L9323 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_139_rtl_534~1
--operation mode is normal

HB1L9323 = HB1L8323 & (HB1_memory[39][16] # !N01_safe_q[1]) # !HB1L8323 & HB1_memory[38][16] & N01_safe_q[1];


--HB1_memory[33][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][16]
--operation mode is normal

HB1_memory[33][16]_lut_out = HB1_data_in[16];
HB1_memory[33][16] = DFFEA(HB1_memory[33][16]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][16]
--operation mode is normal

HB1_memory[34][16]_lut_out = HB1_data_in[16];
HB1_memory[34][16] = DFFEA(HB1_memory[34][16]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][16]
--operation mode is normal

HB1_memory[32][16]_lut_out = HB1_data_in[16];
HB1_memory[32][16] = DFFEA(HB1_memory[32][16]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L6323 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_139_rtl_533~0
--operation mode is normal

HB1L6323 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][16]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][16];


--HB1_memory[35][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][16]
--operation mode is normal

HB1_memory[35][16]_lut_out = HB1_data_in[16];
HB1_memory[35][16] = DFFEA(HB1_memory[35][16]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L7323 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_139_rtl_533~1
--operation mode is normal

HB1L7323 = HB1L6323 & (HB1_memory[35][16] # !N01_safe_q[0]) # !HB1L6323 & HB1_memory[33][16] & N01_safe_q[0];


--HB1L4323 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_139_rtl_532~0
--operation mode is normal

HB1L4323 = N01_safe_q[2] & (N01_safe_q[3] # HB1L9323) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L7323;


--HB1_memory[46][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][16]
--operation mode is normal

HB1_memory[46][16]_lut_out = HB1_data_in[16];
HB1_memory[46][16] = DFFEA(HB1_memory[46][16]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][16]
--operation mode is normal

HB1_memory[45][16]_lut_out = HB1_data_in[16];
HB1_memory[45][16] = DFFEA(HB1_memory[45][16]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][16]
--operation mode is normal

HB1_memory[44][16]_lut_out = HB1_data_in[16];
HB1_memory[44][16] = DFFEA(HB1_memory[44][16]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L2423 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_139_rtl_536~0
--operation mode is normal

HB1L2423 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][16]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][16];


--HB1_memory[47][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][16]
--operation mode is normal

HB1_memory[47][16]_lut_out = HB1_data_in[16];
HB1_memory[47][16] = DFFEA(HB1_memory[47][16]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L3423 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_139_rtl_536~1
--operation mode is normal

HB1L3423 = HB1L2423 & (HB1_memory[47][16] # !N01_safe_q[1]) # !HB1L2423 & HB1_memory[46][16] & N01_safe_q[1];


--HB1L5323 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_139_rtl_532~1
--operation mode is normal

HB1L5323 = HB1L4323 & (HB1L3423 # !N01_safe_q[3]) # !HB1L4323 & HB1L1423 & N01_safe_q[3];


--HB1_memory[9][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][16]
--operation mode is normal

HB1_memory[9][16]_lut_out = HB1_data_in[16];
HB1_memory[9][16] = DFFEA(HB1_memory[9][16]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][16]
--operation mode is normal

HB1_memory[10][16]_lut_out = HB1_data_in[16];
HB1_memory[10][16] = DFFEA(HB1_memory[10][16]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][16]
--operation mode is normal

HB1_memory[8][16]_lut_out = HB1_data_in[16];
HB1_memory[8][16] = DFFEA(HB1_memory[8][16]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L0223 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_137_rtl_525~0
--operation mode is normal

HB1L0223 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][16]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][16];


--HB1_memory[11][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][16]
--operation mode is normal

HB1_memory[11][16]_lut_out = HB1_data_in[16];
HB1_memory[11][16] = DFFEA(HB1_memory[11][16]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L1223 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_137_rtl_525~1
--operation mode is normal

HB1L1223 = HB1L0223 & (HB1_memory[11][16] # !N01_safe_q[0]) # !HB1L0223 & HB1_memory[9][16] & N01_safe_q[0];


--HB1_memory[6][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][16]
--operation mode is normal

HB1_memory[6][16]_lut_out = HB1_data_in[16];
HB1_memory[6][16] = DFFEA(HB1_memory[6][16]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][16]
--operation mode is normal

HB1_memory[5][16]_lut_out = HB1_data_in[16];
HB1_memory[5][16] = DFFEA(HB1_memory[5][16]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][16]
--operation mode is normal

HB1_memory[4][16]_lut_out = HB1_data_in[16];
HB1_memory[4][16] = DFFEA(HB1_memory[4][16]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L8123 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_137_rtl_524~0
--operation mode is normal

HB1L8123 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][16]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][16];


--HB1_memory[7][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][16]
--operation mode is normal

HB1_memory[7][16]_lut_out = HB1_data_in[16];
HB1_memory[7][16] = DFFEA(HB1_memory[7][16]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L9123 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_137_rtl_524~1
--operation mode is normal

HB1L9123 = HB1L8123 & (HB1_memory[7][16] # !N01_safe_q[1]) # !HB1L8123 & HB1_memory[6][16] & N01_safe_q[1];


--HB1_memory[1][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][16]
--operation mode is normal

HB1_memory[1][16]_lut_out = HB1_data_in[16];
HB1_memory[1][16] = DFFEA(HB1_memory[1][16]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][16]
--operation mode is normal

HB1_memory[2][16]_lut_out = HB1_data_in[16];
HB1_memory[2][16] = DFFEA(HB1_memory[2][16]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][16]
--operation mode is normal

HB1_memory[0][16]_lut_out = HB1_data_in[16];
HB1_memory[0][16] = DFFEA(HB1_memory[0][16]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L6123 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_137_rtl_523~0
--operation mode is normal

HB1L6123 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][16]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][16];


--HB1_memory[3][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][16]
--operation mode is normal

HB1_memory[3][16]_lut_out = HB1_data_in[16];
HB1_memory[3][16] = DFFEA(HB1_memory[3][16]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L7123 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_137_rtl_523~1
--operation mode is normal

HB1L7123 = HB1L6123 & (HB1_memory[3][16] # !N01_safe_q[0]) # !HB1L6123 & HB1_memory[1][16] & N01_safe_q[0];


--HB1L4123 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_137_rtl_522~0
--operation mode is normal

HB1L4123 = N01_safe_q[2] & (N01_safe_q[3] # HB1L9123) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L7123;


--HB1_memory[14][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][16]
--operation mode is normal

HB1_memory[14][16]_lut_out = HB1_data_in[16];
HB1_memory[14][16] = DFFEA(HB1_memory[14][16]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][16]
--operation mode is normal

HB1_memory[13][16]_lut_out = HB1_data_in[16];
HB1_memory[13][16] = DFFEA(HB1_memory[13][16]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][16]
--operation mode is normal

HB1_memory[12][16]_lut_out = HB1_data_in[16];
HB1_memory[12][16] = DFFEA(HB1_memory[12][16]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L2223 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_137_rtl_526~0
--operation mode is normal

HB1L2223 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][16]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][16];


--HB1_memory[15][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][16]
--operation mode is normal

HB1_memory[15][16]_lut_out = HB1_data_in[16];
HB1_memory[15][16] = DFFEA(HB1_memory[15][16]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L3223 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_137_rtl_526~1
--operation mode is normal

HB1L3223 = HB1L2223 & (HB1_memory[15][16] # !N01_safe_q[1]) # !HB1L2223 & HB1_memory[14][16] & N01_safe_q[1];


--HB1L5123 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_137_rtl_522~1
--operation mode is normal

HB1L5123 = HB1L4123 & (HB1L3223 # !N01_safe_q[3]) # !HB1L4123 & HB1L1223 & N01_safe_q[3];


--HB1L3123 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_136~0
--operation mode is normal

HB1L3123 = N01_safe_q[5] & (N01_safe_q[4] # HB1L5323) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L5123;


--HB1_memory[54][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][16]
--operation mode is normal

HB1_memory[54][16]_lut_out = HB1_data_in[16];
HB1_memory[54][16] = DFFEA(HB1_memory[54][16]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][16]
--operation mode is normal

HB1_memory[53][16]_lut_out = HB1_data_in[16];
HB1_memory[53][16] = DFFEA(HB1_memory[53][16]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][16]
--operation mode is normal

HB1_memory[52][16]_lut_out = HB1_data_in[16];
HB1_memory[52][16] = DFFEA(HB1_memory[52][16]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L8423 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_140_rtl_539~0
--operation mode is normal

HB1L8423 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][16]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][16];


--HB1_memory[55][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][16]
--operation mode is normal

HB1_memory[55][16]_lut_out = HB1_data_in[16];
HB1_memory[55][16] = DFFEA(HB1_memory[55][16]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L9423 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_140_rtl_539~1
--operation mode is normal

HB1L9423 = HB1L8423 & (HB1_memory[55][16] # !N01_safe_q[1]) # !HB1L8423 & HB1_memory[54][16] & N01_safe_q[1];


--HB1_memory[57][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][16]
--operation mode is normal

HB1_memory[57][16]_lut_out = HB1_data_in[16];
HB1_memory[57][16] = DFFEA(HB1_memory[57][16]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][16]
--operation mode is normal

HB1_memory[58][16]_lut_out = HB1_data_in[16];
HB1_memory[58][16] = DFFEA(HB1_memory[58][16]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][16]
--operation mode is normal

HB1_memory[56][16]_lut_out = HB1_data_in[16];
HB1_memory[56][16] = DFFEA(HB1_memory[56][16]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L0523 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_140_rtl_540~0
--operation mode is normal

HB1L0523 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][16]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][16];


--HB1_memory[59][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][16]
--operation mode is normal

HB1_memory[59][16]_lut_out = HB1_data_in[16];
HB1_memory[59][16] = DFFEA(HB1_memory[59][16]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L1523 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_140_rtl_540~1
--operation mode is normal

HB1L1523 = HB1L0523 & (HB1_memory[59][16] # !N01_safe_q[0]) # !HB1L0523 & HB1_memory[57][16] & N01_safe_q[0];


--HB1_memory[49][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][16]
--operation mode is normal

HB1_memory[49][16]_lut_out = HB1_data_in[16];
HB1_memory[49][16] = DFFEA(HB1_memory[49][16]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][16]
--operation mode is normal

HB1_memory[50][16]_lut_out = HB1_data_in[16];
HB1_memory[50][16] = DFFEA(HB1_memory[50][16]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][16]
--operation mode is normal

HB1_memory[48][16]_lut_out = HB1_data_in[16];
HB1_memory[48][16] = DFFEA(HB1_memory[48][16]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L6423 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_140_rtl_538~0
--operation mode is normal

HB1L6423 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][16]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][16];


--HB1_memory[51][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][16]
--operation mode is normal

HB1_memory[51][16]_lut_out = HB1_data_in[16];
HB1_memory[51][16] = DFFEA(HB1_memory[51][16]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L7423 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_140_rtl_538~1
--operation mode is normal

HB1L7423 = HB1L6423 & (HB1_memory[51][16] # !N01_safe_q[0]) # !HB1L6423 & HB1_memory[49][16] & N01_safe_q[0];


--HB1L4423 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_140_rtl_537~0
--operation mode is normal

HB1L4423 = N01_safe_q[3] & (N01_safe_q[2] # HB1L1523) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L7423;


--HB1_memory[62][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][16]
--operation mode is normal

HB1_memory[62][16]_lut_out = HB1_data_in[16];
HB1_memory[62][16] = DFFEA(HB1_memory[62][16]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][16]
--operation mode is normal

HB1_memory[61][16]_lut_out = HB1_data_in[16];
HB1_memory[61][16] = DFFEA(HB1_memory[61][16]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][16]
--operation mode is normal

HB1_memory[60][16]_lut_out = HB1_data_in[16];
HB1_memory[60][16] = DFFEA(HB1_memory[60][16]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L2523 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_140_rtl_541~0
--operation mode is normal

HB1L2523 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][16]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][16];


--HB1_memory[63][16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][16]
--operation mode is normal

HB1_memory[63][16]_lut_out = HB1_data_in[16];
HB1_memory[63][16] = DFFEA(HB1_memory[63][16]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L3523 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_140_rtl_541~1
--operation mode is normal

HB1L3523 = HB1L2523 & (HB1_memory[63][16] # !N01_safe_q[1]) # !HB1L2523 & HB1_memory[62][16] & N01_safe_q[1];


--HB1L5423 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4854_rtl_140_rtl_537~1
--operation mode is normal

HB1L5423 = HB1L4423 & (HB1L3523 # !N01_safe_q[2]) # !HB1L4423 & HB1L9423 & N01_safe_q[2];


--HB1_memory[41][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][15]
--operation mode is normal

HB1_memory[41][15]_lut_out = HB1_data_in[15];
HB1_memory[41][15] = DFFEA(HB1_memory[41][15]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][15]
--operation mode is normal

HB1_memory[42][15]_lut_out = HB1_data_in[15];
HB1_memory[42][15] = DFFEA(HB1_memory[42][15]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][15]
--operation mode is normal

HB1_memory[40][15]_lut_out = HB1_data_in[15];
HB1_memory[40][15] = DFFEA(HB1_memory[40][15]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L1823 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_134_rtl_515~0
--operation mode is normal

HB1L1823 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][15]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][15];


--HB1_memory[43][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][15]
--operation mode is normal

HB1_memory[43][15]_lut_out = HB1_data_in[15];
HB1_memory[43][15] = DFFEA(HB1_memory[43][15]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L2823 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_134_rtl_515~1
--operation mode is normal

HB1L2823 = HB1L1823 & (HB1_memory[43][15] # !N01_safe_q[0]) # !HB1L1823 & HB1_memory[41][15] & N01_safe_q[0];


--HB1_memory[38][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][15]
--operation mode is normal

HB1_memory[38][15]_lut_out = HB1_data_in[15];
HB1_memory[38][15] = DFFEA(HB1_memory[38][15]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][15]
--operation mode is normal

HB1_memory[37][15]_lut_out = HB1_data_in[15];
HB1_memory[37][15] = DFFEA(HB1_memory[37][15]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][15]
--operation mode is normal

HB1_memory[36][15]_lut_out = HB1_data_in[15];
HB1_memory[36][15] = DFFEA(HB1_memory[36][15]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L9723 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_134_rtl_514~0
--operation mode is normal

HB1L9723 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][15]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][15];


--HB1_memory[39][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][15]
--operation mode is normal

HB1_memory[39][15]_lut_out = HB1_data_in[15];
HB1_memory[39][15] = DFFEA(HB1_memory[39][15]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L0823 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_134_rtl_514~1
--operation mode is normal

HB1L0823 = HB1L9723 & (HB1_memory[39][15] # !N01_safe_q[1]) # !HB1L9723 & HB1_memory[38][15] & N01_safe_q[1];


--HB1_memory[33][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][15]
--operation mode is normal

HB1_memory[33][15]_lut_out = HB1_data_in[15];
HB1_memory[33][15] = DFFEA(HB1_memory[33][15]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][15]
--operation mode is normal

HB1_memory[34][15]_lut_out = HB1_data_in[15];
HB1_memory[34][15] = DFFEA(HB1_memory[34][15]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][15]
--operation mode is normal

HB1_memory[32][15]_lut_out = HB1_data_in[15];
HB1_memory[32][15] = DFFEA(HB1_memory[32][15]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L7723 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_134_rtl_513~0
--operation mode is normal

HB1L7723 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][15]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][15];


--HB1_memory[35][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][15]
--operation mode is normal

HB1_memory[35][15]_lut_out = HB1_data_in[15];
HB1_memory[35][15] = DFFEA(HB1_memory[35][15]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L8723 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_134_rtl_513~1
--operation mode is normal

HB1L8723 = HB1L7723 & (HB1_memory[35][15] # !N01_safe_q[0]) # !HB1L7723 & HB1_memory[33][15] & N01_safe_q[0];


--HB1L5723 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_134_rtl_512~0
--operation mode is normal

HB1L5723 = N01_safe_q[2] & (N01_safe_q[3] # HB1L0823) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L8723;


--HB1_memory[46][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][15]
--operation mode is normal

HB1_memory[46][15]_lut_out = HB1_data_in[15];
HB1_memory[46][15] = DFFEA(HB1_memory[46][15]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][15]
--operation mode is normal

HB1_memory[45][15]_lut_out = HB1_data_in[15];
HB1_memory[45][15] = DFFEA(HB1_memory[45][15]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][15]
--operation mode is normal

HB1_memory[44][15]_lut_out = HB1_data_in[15];
HB1_memory[44][15] = DFFEA(HB1_memory[44][15]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L3823 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_134_rtl_516~0
--operation mode is normal

HB1L3823 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][15]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][15];


--HB1_memory[47][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][15]
--operation mode is normal

HB1_memory[47][15]_lut_out = HB1_data_in[15];
HB1_memory[47][15] = DFFEA(HB1_memory[47][15]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L4823 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_134_rtl_516~1
--operation mode is normal

HB1L4823 = HB1L3823 & (HB1_memory[47][15] # !N01_safe_q[1]) # !HB1L3823 & HB1_memory[46][15] & N01_safe_q[1];


--HB1L6723 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_134_rtl_512~1
--operation mode is normal

HB1L6723 = HB1L5723 & (HB1L4823 # !N01_safe_q[3]) # !HB1L5723 & HB1L2823 & N01_safe_q[3];


--HB1_memory[22][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][15]
--operation mode is normal

HB1_memory[22][15]_lut_out = HB1_data_in[15];
HB1_memory[22][15] = DFFEA(HB1_memory[22][15]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][15]
--operation mode is normal

HB1_memory[21][15]_lut_out = HB1_data_in[15];
HB1_memory[21][15] = DFFEA(HB1_memory[21][15]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][15]
--operation mode is normal

HB1_memory[20][15]_lut_out = HB1_data_in[15];
HB1_memory[20][15] = DFFEA(HB1_memory[20][15]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L9623 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_133_rtl_509~0
--operation mode is normal

HB1L9623 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][15]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][15];


--HB1_memory[23][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][15]
--operation mode is normal

HB1_memory[23][15]_lut_out = HB1_data_in[15];
HB1_memory[23][15] = DFFEA(HB1_memory[23][15]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L0723 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_133_rtl_509~1
--operation mode is normal

HB1L0723 = HB1L9623 & (HB1_memory[23][15] # !N01_safe_q[1]) # !HB1L9623 & HB1_memory[22][15] & N01_safe_q[1];


--HB1_memory[25][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][15]
--operation mode is normal

HB1_memory[25][15]_lut_out = HB1_data_in[15];
HB1_memory[25][15] = DFFEA(HB1_memory[25][15]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][15]
--operation mode is normal

HB1_memory[26][15]_lut_out = HB1_data_in[15];
HB1_memory[26][15] = DFFEA(HB1_memory[26][15]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][15]
--operation mode is normal

HB1_memory[24][15]_lut_out = HB1_data_in[15];
HB1_memory[24][15] = DFFEA(HB1_memory[24][15]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L1723 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_133_rtl_510~0
--operation mode is normal

HB1L1723 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][15]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][15];


--HB1_memory[27][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][15]
--operation mode is normal

HB1_memory[27][15]_lut_out = HB1_data_in[15];
HB1_memory[27][15] = DFFEA(HB1_memory[27][15]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L2723 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_133_rtl_510~1
--operation mode is normal

HB1L2723 = HB1L1723 & (HB1_memory[27][15] # !N01_safe_q[0]) # !HB1L1723 & HB1_memory[25][15] & N01_safe_q[0];


--HB1_memory[17][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][15]
--operation mode is normal

HB1_memory[17][15]_lut_out = HB1_data_in[15];
HB1_memory[17][15] = DFFEA(HB1_memory[17][15]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][15]
--operation mode is normal

HB1_memory[18][15]_lut_out = HB1_data_in[15];
HB1_memory[18][15] = DFFEA(HB1_memory[18][15]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][15]
--operation mode is normal

HB1_memory[16][15]_lut_out = HB1_data_in[15];
HB1_memory[16][15] = DFFEA(HB1_memory[16][15]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L7623 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_133_rtl_508~0
--operation mode is normal

HB1L7623 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][15]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][15];


--HB1_memory[19][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][15]
--operation mode is normal

HB1_memory[19][15]_lut_out = HB1_data_in[15];
HB1_memory[19][15] = DFFEA(HB1_memory[19][15]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L8623 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_133_rtl_508~1
--operation mode is normal

HB1L8623 = HB1L7623 & (HB1_memory[19][15] # !N01_safe_q[0]) # !HB1L7623 & HB1_memory[17][15] & N01_safe_q[0];


--HB1L5623 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_133_rtl_507~0
--operation mode is normal

HB1L5623 = N01_safe_q[3] & (N01_safe_q[2] # HB1L2723) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L8623;


--HB1_memory[30][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][15]
--operation mode is normal

HB1_memory[30][15]_lut_out = HB1_data_in[15];
HB1_memory[30][15] = DFFEA(HB1_memory[30][15]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][15]
--operation mode is normal

HB1_memory[29][15]_lut_out = HB1_data_in[15];
HB1_memory[29][15] = DFFEA(HB1_memory[29][15]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][15]
--operation mode is normal

HB1_memory[28][15]_lut_out = HB1_data_in[15];
HB1_memory[28][15] = DFFEA(HB1_memory[28][15]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L3723 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_133_rtl_511~0
--operation mode is normal

HB1L3723 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][15]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][15];


--HB1_memory[31][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][15]
--operation mode is normal

HB1_memory[31][15]_lut_out = HB1_data_in[15];
HB1_memory[31][15] = DFFEA(HB1_memory[31][15]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L4723 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_133_rtl_511~1
--operation mode is normal

HB1L4723 = HB1L3723 & (HB1_memory[31][15] # !N01_safe_q[1]) # !HB1L3723 & HB1_memory[30][15] & N01_safe_q[1];


--HB1L6623 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_133_rtl_507~1
--operation mode is normal

HB1L6623 = HB1L5623 & (HB1L4723 # !N01_safe_q[2]) # !HB1L5623 & HB1L0723 & N01_safe_q[2];


--HB1_memory[9][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][15]
--operation mode is normal

HB1_memory[9][15]_lut_out = HB1_data_in[15];
HB1_memory[9][15] = DFFEA(HB1_memory[9][15]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][15]
--operation mode is normal

HB1_memory[10][15]_lut_out = HB1_data_in[15];
HB1_memory[10][15] = DFFEA(HB1_memory[10][15]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][15]
--operation mode is normal

HB1_memory[8][15]_lut_out = HB1_data_in[15];
HB1_memory[8][15] = DFFEA(HB1_memory[8][15]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L1623 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_132_rtl_505~0
--operation mode is normal

HB1L1623 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][15]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][15];


--HB1_memory[11][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][15]
--operation mode is normal

HB1_memory[11][15]_lut_out = HB1_data_in[15];
HB1_memory[11][15] = DFFEA(HB1_memory[11][15]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L2623 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_132_rtl_505~1
--operation mode is normal

HB1L2623 = HB1L1623 & (HB1_memory[11][15] # !N01_safe_q[0]) # !HB1L1623 & HB1_memory[9][15] & N01_safe_q[0];


--HB1_memory[6][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][15]
--operation mode is normal

HB1_memory[6][15]_lut_out = HB1_data_in[15];
HB1_memory[6][15] = DFFEA(HB1_memory[6][15]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][15]
--operation mode is normal

HB1_memory[5][15]_lut_out = HB1_data_in[15];
HB1_memory[5][15] = DFFEA(HB1_memory[5][15]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][15]
--operation mode is normal

HB1_memory[4][15]_lut_out = HB1_data_in[15];
HB1_memory[4][15] = DFFEA(HB1_memory[4][15]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L9523 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_132_rtl_504~0
--operation mode is normal

HB1L9523 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][15]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][15];


--HB1_memory[7][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][15]
--operation mode is normal

HB1_memory[7][15]_lut_out = HB1_data_in[15];
HB1_memory[7][15] = DFFEA(HB1_memory[7][15]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L0623 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_132_rtl_504~1
--operation mode is normal

HB1L0623 = HB1L9523 & (HB1_memory[7][15] # !N01_safe_q[1]) # !HB1L9523 & HB1_memory[6][15] & N01_safe_q[1];


--HB1_memory[1][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][15]
--operation mode is normal

HB1_memory[1][15]_lut_out = HB1_data_in[15];
HB1_memory[1][15] = DFFEA(HB1_memory[1][15]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][15]
--operation mode is normal

HB1_memory[2][15]_lut_out = HB1_data_in[15];
HB1_memory[2][15] = DFFEA(HB1_memory[2][15]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][15]
--operation mode is normal

HB1_memory[0][15]_lut_out = HB1_data_in[15];
HB1_memory[0][15] = DFFEA(HB1_memory[0][15]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L7523 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_132_rtl_503~0
--operation mode is normal

HB1L7523 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][15]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][15];


--HB1_memory[3][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][15]
--operation mode is normal

HB1_memory[3][15]_lut_out = HB1_data_in[15];
HB1_memory[3][15] = DFFEA(HB1_memory[3][15]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L8523 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_132_rtl_503~1
--operation mode is normal

HB1L8523 = HB1L7523 & (HB1_memory[3][15] # !N01_safe_q[0]) # !HB1L7523 & HB1_memory[1][15] & N01_safe_q[0];


--HB1L5523 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_132_rtl_502~0
--operation mode is normal

HB1L5523 = N01_safe_q[2] & (N01_safe_q[3] # HB1L0623) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L8523;


--HB1_memory[14][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][15]
--operation mode is normal

HB1_memory[14][15]_lut_out = HB1_data_in[15];
HB1_memory[14][15] = DFFEA(HB1_memory[14][15]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][15]
--operation mode is normal

HB1_memory[13][15]_lut_out = HB1_data_in[15];
HB1_memory[13][15] = DFFEA(HB1_memory[13][15]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][15]
--operation mode is normal

HB1_memory[12][15]_lut_out = HB1_data_in[15];
HB1_memory[12][15] = DFFEA(HB1_memory[12][15]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L3623 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_132_rtl_506~0
--operation mode is normal

HB1L3623 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][15]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][15];


--HB1_memory[15][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][15]
--operation mode is normal

HB1_memory[15][15]_lut_out = HB1_data_in[15];
HB1_memory[15][15] = DFFEA(HB1_memory[15][15]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L4623 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_132_rtl_506~1
--operation mode is normal

HB1L4623 = HB1L3623 & (HB1_memory[15][15] # !N01_safe_q[1]) # !HB1L3623 & HB1_memory[14][15] & N01_safe_q[1];


--HB1L6523 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_132_rtl_502~1
--operation mode is normal

HB1L6523 = HB1L5523 & (HB1L4623 # !N01_safe_q[3]) # !HB1L5523 & HB1L2623 & N01_safe_q[3];


--HB1L4523 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_131~0
--operation mode is normal

HB1L4523 = N01_safe_q[4] & (N01_safe_q[5] # HB1L6623) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L6523;


--HB1_memory[54][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][15]
--operation mode is normal

HB1_memory[54][15]_lut_out = HB1_data_in[15];
HB1_memory[54][15] = DFFEA(HB1_memory[54][15]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][15]
--operation mode is normal

HB1_memory[53][15]_lut_out = HB1_data_in[15];
HB1_memory[53][15] = DFFEA(HB1_memory[53][15]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][15]
--operation mode is normal

HB1_memory[52][15]_lut_out = HB1_data_in[15];
HB1_memory[52][15] = DFFEA(HB1_memory[52][15]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L9823 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_135_rtl_519~0
--operation mode is normal

HB1L9823 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][15]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][15];


--HB1_memory[55][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][15]
--operation mode is normal

HB1_memory[55][15]_lut_out = HB1_data_in[15];
HB1_memory[55][15] = DFFEA(HB1_memory[55][15]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L0923 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_135_rtl_519~1
--operation mode is normal

HB1L0923 = HB1L9823 & (HB1_memory[55][15] # !N01_safe_q[1]) # !HB1L9823 & HB1_memory[54][15] & N01_safe_q[1];


--HB1_memory[57][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][15]
--operation mode is normal

HB1_memory[57][15]_lut_out = HB1_data_in[15];
HB1_memory[57][15] = DFFEA(HB1_memory[57][15]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][15]
--operation mode is normal

HB1_memory[58][15]_lut_out = HB1_data_in[15];
HB1_memory[58][15] = DFFEA(HB1_memory[58][15]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][15]
--operation mode is normal

HB1_memory[56][15]_lut_out = HB1_data_in[15];
HB1_memory[56][15] = DFFEA(HB1_memory[56][15]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L1923 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_135_rtl_520~0
--operation mode is normal

HB1L1923 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][15]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][15];


--HB1_memory[59][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][15]
--operation mode is normal

HB1_memory[59][15]_lut_out = HB1_data_in[15];
HB1_memory[59][15] = DFFEA(HB1_memory[59][15]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L2923 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_135_rtl_520~1
--operation mode is normal

HB1L2923 = HB1L1923 & (HB1_memory[59][15] # !N01_safe_q[0]) # !HB1L1923 & HB1_memory[57][15] & N01_safe_q[0];


--HB1_memory[49][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][15]
--operation mode is normal

HB1_memory[49][15]_lut_out = HB1_data_in[15];
HB1_memory[49][15] = DFFEA(HB1_memory[49][15]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][15]
--operation mode is normal

HB1_memory[50][15]_lut_out = HB1_data_in[15];
HB1_memory[50][15] = DFFEA(HB1_memory[50][15]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][15]
--operation mode is normal

HB1_memory[48][15]_lut_out = HB1_data_in[15];
HB1_memory[48][15] = DFFEA(HB1_memory[48][15]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L7823 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_135_rtl_518~0
--operation mode is normal

HB1L7823 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][15]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][15];


--HB1_memory[51][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][15]
--operation mode is normal

HB1_memory[51][15]_lut_out = HB1_data_in[15];
HB1_memory[51][15] = DFFEA(HB1_memory[51][15]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L8823 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_135_rtl_518~1
--operation mode is normal

HB1L8823 = HB1L7823 & (HB1_memory[51][15] # !N01_safe_q[0]) # !HB1L7823 & HB1_memory[49][15] & N01_safe_q[0];


--HB1L5823 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_135_rtl_517~0
--operation mode is normal

HB1L5823 = N01_safe_q[3] & (N01_safe_q[2] # HB1L2923) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L8823;


--HB1_memory[62][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][15]
--operation mode is normal

HB1_memory[62][15]_lut_out = HB1_data_in[15];
HB1_memory[62][15] = DFFEA(HB1_memory[62][15]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][15]
--operation mode is normal

HB1_memory[61][15]_lut_out = HB1_data_in[15];
HB1_memory[61][15] = DFFEA(HB1_memory[61][15]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][15]
--operation mode is normal

HB1_memory[60][15]_lut_out = HB1_data_in[15];
HB1_memory[60][15] = DFFEA(HB1_memory[60][15]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L3923 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_135_rtl_521~0
--operation mode is normal

HB1L3923 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][15]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][15];


--HB1_memory[63][15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][15]
--operation mode is normal

HB1_memory[63][15]_lut_out = HB1_data_in[15];
HB1_memory[63][15] = DFFEA(HB1_memory[63][15]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L4923 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_135_rtl_521~1
--operation mode is normal

HB1L4923 = HB1L3923 & (HB1_memory[63][15] # !N01_safe_q[1]) # !HB1L3923 & HB1_memory[62][15] & N01_safe_q[1];


--HB1L6823 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4855_rtl_135_rtl_517~1
--operation mode is normal

HB1L6823 = HB1L5823 & (HB1L4923 # !N01_safe_q[2]) # !HB1L5823 & HB1L0923 & N01_safe_q[2];


--HB1_memory[22][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][14]
--operation mode is normal

HB1_memory[22][14]_lut_out = HB1_data_in[14];
HB1_memory[22][14] = DFFEA(HB1_memory[22][14]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][14]
--operation mode is normal

HB1_memory[21][14]_lut_out = HB1_data_in[14];
HB1_memory[21][14] = DFFEA(HB1_memory[21][14]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][14]
--operation mode is normal

HB1_memory[20][14]_lut_out = HB1_data_in[14];
HB1_memory[20][14] = DFFEA(HB1_memory[20][14]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L0133 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_128_rtl_489~0
--operation mode is normal

HB1L0133 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][14]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][14];


--HB1_memory[23][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][14]
--operation mode is normal

HB1_memory[23][14]_lut_out = HB1_data_in[14];
HB1_memory[23][14] = DFFEA(HB1_memory[23][14]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L1133 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_128_rtl_489~1
--operation mode is normal

HB1L1133 = HB1L0133 & (HB1_memory[23][14] # !N01_safe_q[1]) # !HB1L0133 & HB1_memory[22][14] & N01_safe_q[1];


--HB1_memory[25][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][14]
--operation mode is normal

HB1_memory[25][14]_lut_out = HB1_data_in[14];
HB1_memory[25][14] = DFFEA(HB1_memory[25][14]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][14]
--operation mode is normal

HB1_memory[26][14]_lut_out = HB1_data_in[14];
HB1_memory[26][14] = DFFEA(HB1_memory[26][14]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][14]
--operation mode is normal

HB1_memory[24][14]_lut_out = HB1_data_in[14];
HB1_memory[24][14] = DFFEA(HB1_memory[24][14]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L2133 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_128_rtl_490~0
--operation mode is normal

HB1L2133 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][14]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][14];


--HB1_memory[27][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][14]
--operation mode is normal

HB1_memory[27][14]_lut_out = HB1_data_in[14];
HB1_memory[27][14] = DFFEA(HB1_memory[27][14]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L3133 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_128_rtl_490~1
--operation mode is normal

HB1L3133 = HB1L2133 & (HB1_memory[27][14] # !N01_safe_q[0]) # !HB1L2133 & HB1_memory[25][14] & N01_safe_q[0];


--HB1_memory[17][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][14]
--operation mode is normal

HB1_memory[17][14]_lut_out = HB1_data_in[14];
HB1_memory[17][14] = DFFEA(HB1_memory[17][14]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][14]
--operation mode is normal

HB1_memory[18][14]_lut_out = HB1_data_in[14];
HB1_memory[18][14] = DFFEA(HB1_memory[18][14]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][14]
--operation mode is normal

HB1_memory[16][14]_lut_out = HB1_data_in[14];
HB1_memory[16][14] = DFFEA(HB1_memory[16][14]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L8033 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_128_rtl_488~0
--operation mode is normal

HB1L8033 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][14]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][14];


--HB1_memory[19][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][14]
--operation mode is normal

HB1_memory[19][14]_lut_out = HB1_data_in[14];
HB1_memory[19][14] = DFFEA(HB1_memory[19][14]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L9033 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_128_rtl_488~1
--operation mode is normal

HB1L9033 = HB1L8033 & (HB1_memory[19][14] # !N01_safe_q[0]) # !HB1L8033 & HB1_memory[17][14] & N01_safe_q[0];


--HB1L6033 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_128_rtl_487~0
--operation mode is normal

HB1L6033 = N01_safe_q[3] & (N01_safe_q[2] # HB1L3133) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L9033;


--HB1_memory[30][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][14]
--operation mode is normal

HB1_memory[30][14]_lut_out = HB1_data_in[14];
HB1_memory[30][14] = DFFEA(HB1_memory[30][14]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][14]
--operation mode is normal

HB1_memory[29][14]_lut_out = HB1_data_in[14];
HB1_memory[29][14] = DFFEA(HB1_memory[29][14]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][14]
--operation mode is normal

HB1_memory[28][14]_lut_out = HB1_data_in[14];
HB1_memory[28][14] = DFFEA(HB1_memory[28][14]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L4133 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_128_rtl_491~0
--operation mode is normal

HB1L4133 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][14]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][14];


--HB1_memory[31][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][14]
--operation mode is normal

HB1_memory[31][14]_lut_out = HB1_data_in[14];
HB1_memory[31][14] = DFFEA(HB1_memory[31][14]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L5133 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_128_rtl_491~1
--operation mode is normal

HB1L5133 = HB1L4133 & (HB1_memory[31][14] # !N01_safe_q[1]) # !HB1L4133 & HB1_memory[30][14] & N01_safe_q[1];


--HB1L7033 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_128_rtl_487~1
--operation mode is normal

HB1L7033 = HB1L6033 & (HB1L5133 # !N01_safe_q[2]) # !HB1L6033 & HB1L1133 & N01_safe_q[2];


--HB1_memory[41][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][14]
--operation mode is normal

HB1_memory[41][14]_lut_out = HB1_data_in[14];
HB1_memory[41][14] = DFFEA(HB1_memory[41][14]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][14]
--operation mode is normal

HB1_memory[42][14]_lut_out = HB1_data_in[14];
HB1_memory[42][14] = DFFEA(HB1_memory[42][14]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][14]
--operation mode is normal

HB1_memory[40][14]_lut_out = HB1_data_in[14];
HB1_memory[40][14] = DFFEA(HB1_memory[40][14]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L2233 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_129_rtl_495~0
--operation mode is normal

HB1L2233 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][14]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][14];


--HB1_memory[43][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][14]
--operation mode is normal

HB1_memory[43][14]_lut_out = HB1_data_in[14];
HB1_memory[43][14] = DFFEA(HB1_memory[43][14]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L3233 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_129_rtl_495~1
--operation mode is normal

HB1L3233 = HB1L2233 & (HB1_memory[43][14] # !N01_safe_q[0]) # !HB1L2233 & HB1_memory[41][14] & N01_safe_q[0];


--HB1_memory[38][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][14]
--operation mode is normal

HB1_memory[38][14]_lut_out = HB1_data_in[14];
HB1_memory[38][14] = DFFEA(HB1_memory[38][14]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][14]
--operation mode is normal

HB1_memory[37][14]_lut_out = HB1_data_in[14];
HB1_memory[37][14] = DFFEA(HB1_memory[37][14]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][14]
--operation mode is normal

HB1_memory[36][14]_lut_out = HB1_data_in[14];
HB1_memory[36][14] = DFFEA(HB1_memory[36][14]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L0233 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_129_rtl_494~0
--operation mode is normal

HB1L0233 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][14]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][14];


--HB1_memory[39][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][14]
--operation mode is normal

HB1_memory[39][14]_lut_out = HB1_data_in[14];
HB1_memory[39][14] = DFFEA(HB1_memory[39][14]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L1233 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_129_rtl_494~1
--operation mode is normal

HB1L1233 = HB1L0233 & (HB1_memory[39][14] # !N01_safe_q[1]) # !HB1L0233 & HB1_memory[38][14] & N01_safe_q[1];


--HB1_memory[33][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][14]
--operation mode is normal

HB1_memory[33][14]_lut_out = HB1_data_in[14];
HB1_memory[33][14] = DFFEA(HB1_memory[33][14]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][14]
--operation mode is normal

HB1_memory[34][14]_lut_out = HB1_data_in[14];
HB1_memory[34][14] = DFFEA(HB1_memory[34][14]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][14]
--operation mode is normal

HB1_memory[32][14]_lut_out = HB1_data_in[14];
HB1_memory[32][14] = DFFEA(HB1_memory[32][14]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L8133 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_129_rtl_493~0
--operation mode is normal

HB1L8133 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][14]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][14];


--HB1_memory[35][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][14]
--operation mode is normal

HB1_memory[35][14]_lut_out = HB1_data_in[14];
HB1_memory[35][14] = DFFEA(HB1_memory[35][14]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L9133 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_129_rtl_493~1
--operation mode is normal

HB1L9133 = HB1L8133 & (HB1_memory[35][14] # !N01_safe_q[0]) # !HB1L8133 & HB1_memory[33][14] & N01_safe_q[0];


--HB1L6133 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_129_rtl_492~0
--operation mode is normal

HB1L6133 = N01_safe_q[2] & (N01_safe_q[3] # HB1L1233) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L9133;


--HB1_memory[46][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][14]
--operation mode is normal

HB1_memory[46][14]_lut_out = HB1_data_in[14];
HB1_memory[46][14] = DFFEA(HB1_memory[46][14]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][14]
--operation mode is normal

HB1_memory[45][14]_lut_out = HB1_data_in[14];
HB1_memory[45][14] = DFFEA(HB1_memory[45][14]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][14]
--operation mode is normal

HB1_memory[44][14]_lut_out = HB1_data_in[14];
HB1_memory[44][14] = DFFEA(HB1_memory[44][14]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L4233 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_129_rtl_496~0
--operation mode is normal

HB1L4233 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][14]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][14];


--HB1_memory[47][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][14]
--operation mode is normal

HB1_memory[47][14]_lut_out = HB1_data_in[14];
HB1_memory[47][14] = DFFEA(HB1_memory[47][14]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L5233 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_129_rtl_496~1
--operation mode is normal

HB1L5233 = HB1L4233 & (HB1_memory[47][14] # !N01_safe_q[1]) # !HB1L4233 & HB1_memory[46][14] & N01_safe_q[1];


--HB1L7133 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_129_rtl_492~1
--operation mode is normal

HB1L7133 = HB1L6133 & (HB1L5233 # !N01_safe_q[3]) # !HB1L6133 & HB1L3233 & N01_safe_q[3];


--HB1_memory[9][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][14]
--operation mode is normal

HB1_memory[9][14]_lut_out = HB1_data_in[14];
HB1_memory[9][14] = DFFEA(HB1_memory[9][14]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][14]
--operation mode is normal

HB1_memory[10][14]_lut_out = HB1_data_in[14];
HB1_memory[10][14] = DFFEA(HB1_memory[10][14]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][14]
--operation mode is normal

HB1_memory[8][14]_lut_out = HB1_data_in[14];
HB1_memory[8][14] = DFFEA(HB1_memory[8][14]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L2033 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_127_rtl_485~0
--operation mode is normal

HB1L2033 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][14]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][14];


--HB1_memory[11][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][14]
--operation mode is normal

HB1_memory[11][14]_lut_out = HB1_data_in[14];
HB1_memory[11][14] = DFFEA(HB1_memory[11][14]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L3033 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_127_rtl_485~1
--operation mode is normal

HB1L3033 = HB1L2033 & (HB1_memory[11][14] # !N01_safe_q[0]) # !HB1L2033 & HB1_memory[9][14] & N01_safe_q[0];


--HB1_memory[6][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][14]
--operation mode is normal

HB1_memory[6][14]_lut_out = HB1_data_in[14];
HB1_memory[6][14] = DFFEA(HB1_memory[6][14]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][14]
--operation mode is normal

HB1_memory[5][14]_lut_out = HB1_data_in[14];
HB1_memory[5][14] = DFFEA(HB1_memory[5][14]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][14]
--operation mode is normal

HB1_memory[4][14]_lut_out = HB1_data_in[14];
HB1_memory[4][14] = DFFEA(HB1_memory[4][14]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L0033 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_127_rtl_484~0
--operation mode is normal

HB1L0033 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][14]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][14];


--HB1_memory[7][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][14]
--operation mode is normal

HB1_memory[7][14]_lut_out = HB1_data_in[14];
HB1_memory[7][14] = DFFEA(HB1_memory[7][14]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L1033 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_127_rtl_484~1
--operation mode is normal

HB1L1033 = HB1L0033 & (HB1_memory[7][14] # !N01_safe_q[1]) # !HB1L0033 & HB1_memory[6][14] & N01_safe_q[1];


--HB1_memory[1][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][14]
--operation mode is normal

HB1_memory[1][14]_lut_out = HB1_data_in[14];
HB1_memory[1][14] = DFFEA(HB1_memory[1][14]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][14]
--operation mode is normal

HB1_memory[2][14]_lut_out = HB1_data_in[14];
HB1_memory[2][14] = DFFEA(HB1_memory[2][14]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][14]
--operation mode is normal

HB1_memory[0][14]_lut_out = HB1_data_in[14];
HB1_memory[0][14] = DFFEA(HB1_memory[0][14]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L8923 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_127_rtl_483~0
--operation mode is normal

HB1L8923 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][14]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][14];


--HB1_memory[3][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][14]
--operation mode is normal

HB1_memory[3][14]_lut_out = HB1_data_in[14];
HB1_memory[3][14] = DFFEA(HB1_memory[3][14]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L9923 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_127_rtl_483~1
--operation mode is normal

HB1L9923 = HB1L8923 & (HB1_memory[3][14] # !N01_safe_q[0]) # !HB1L8923 & HB1_memory[1][14] & N01_safe_q[0];


--HB1L6923 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_127_rtl_482~0
--operation mode is normal

HB1L6923 = N01_safe_q[2] & (N01_safe_q[3] # HB1L1033) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L9923;


--HB1_memory[14][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][14]
--operation mode is normal

HB1_memory[14][14]_lut_out = HB1_data_in[14];
HB1_memory[14][14] = DFFEA(HB1_memory[14][14]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][14]
--operation mode is normal

HB1_memory[13][14]_lut_out = HB1_data_in[14];
HB1_memory[13][14] = DFFEA(HB1_memory[13][14]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][14]
--operation mode is normal

HB1_memory[12][14]_lut_out = HB1_data_in[14];
HB1_memory[12][14] = DFFEA(HB1_memory[12][14]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L4033 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_127_rtl_486~0
--operation mode is normal

HB1L4033 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][14]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][14];


--HB1_memory[15][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][14]
--operation mode is normal

HB1_memory[15][14]_lut_out = HB1_data_in[14];
HB1_memory[15][14] = DFFEA(HB1_memory[15][14]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L5033 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_127_rtl_486~1
--operation mode is normal

HB1L5033 = HB1L4033 & (HB1_memory[15][14] # !N01_safe_q[1]) # !HB1L4033 & HB1_memory[14][14] & N01_safe_q[1];


--HB1L7923 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_127_rtl_482~1
--operation mode is normal

HB1L7923 = HB1L6923 & (HB1L5033 # !N01_safe_q[3]) # !HB1L6923 & HB1L3033 & N01_safe_q[3];


--HB1L5923 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_126~0
--operation mode is normal

HB1L5923 = N01_safe_q[5] & (N01_safe_q[4] # HB1L7133) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L7923;


--HB1_memory[54][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][14]
--operation mode is normal

HB1_memory[54][14]_lut_out = HB1_data_in[14];
HB1_memory[54][14] = DFFEA(HB1_memory[54][14]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][14]
--operation mode is normal

HB1_memory[53][14]_lut_out = HB1_data_in[14];
HB1_memory[53][14] = DFFEA(HB1_memory[53][14]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][14]
--operation mode is normal

HB1_memory[52][14]_lut_out = HB1_data_in[14];
HB1_memory[52][14] = DFFEA(HB1_memory[52][14]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L0333 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_130_rtl_499~0
--operation mode is normal

HB1L0333 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][14]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][14];


--HB1_memory[55][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][14]
--operation mode is normal

HB1_memory[55][14]_lut_out = HB1_data_in[14];
HB1_memory[55][14] = DFFEA(HB1_memory[55][14]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L1333 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_130_rtl_499~1
--operation mode is normal

HB1L1333 = HB1L0333 & (HB1_memory[55][14] # !N01_safe_q[1]) # !HB1L0333 & HB1_memory[54][14] & N01_safe_q[1];


--HB1_memory[57][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][14]
--operation mode is normal

HB1_memory[57][14]_lut_out = HB1_data_in[14];
HB1_memory[57][14] = DFFEA(HB1_memory[57][14]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][14]
--operation mode is normal

HB1_memory[58][14]_lut_out = HB1_data_in[14];
HB1_memory[58][14] = DFFEA(HB1_memory[58][14]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][14]
--operation mode is normal

HB1_memory[56][14]_lut_out = HB1_data_in[14];
HB1_memory[56][14] = DFFEA(HB1_memory[56][14]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L2333 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_130_rtl_500~0
--operation mode is normal

HB1L2333 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][14]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][14];


--HB1_memory[59][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][14]
--operation mode is normal

HB1_memory[59][14]_lut_out = HB1_data_in[14];
HB1_memory[59][14] = DFFEA(HB1_memory[59][14]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L3333 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_130_rtl_500~1
--operation mode is normal

HB1L3333 = HB1L2333 & (HB1_memory[59][14] # !N01_safe_q[0]) # !HB1L2333 & HB1_memory[57][14] & N01_safe_q[0];


--HB1_memory[49][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][14]
--operation mode is normal

HB1_memory[49][14]_lut_out = HB1_data_in[14];
HB1_memory[49][14] = DFFEA(HB1_memory[49][14]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][14]
--operation mode is normal

HB1_memory[50][14]_lut_out = HB1_data_in[14];
HB1_memory[50][14] = DFFEA(HB1_memory[50][14]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][14]
--operation mode is normal

HB1_memory[48][14]_lut_out = HB1_data_in[14];
HB1_memory[48][14] = DFFEA(HB1_memory[48][14]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L8233 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_130_rtl_498~0
--operation mode is normal

HB1L8233 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][14]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][14];


--HB1_memory[51][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][14]
--operation mode is normal

HB1_memory[51][14]_lut_out = HB1_data_in[14];
HB1_memory[51][14] = DFFEA(HB1_memory[51][14]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L9233 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_130_rtl_498~1
--operation mode is normal

HB1L9233 = HB1L8233 & (HB1_memory[51][14] # !N01_safe_q[0]) # !HB1L8233 & HB1_memory[49][14] & N01_safe_q[0];


--HB1L6233 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_130_rtl_497~0
--operation mode is normal

HB1L6233 = N01_safe_q[3] & (N01_safe_q[2] # HB1L3333) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L9233;


--HB1_memory[62][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][14]
--operation mode is normal

HB1_memory[62][14]_lut_out = HB1_data_in[14];
HB1_memory[62][14] = DFFEA(HB1_memory[62][14]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][14]
--operation mode is normal

HB1_memory[61][14]_lut_out = HB1_data_in[14];
HB1_memory[61][14] = DFFEA(HB1_memory[61][14]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][14]
--operation mode is normal

HB1_memory[60][14]_lut_out = HB1_data_in[14];
HB1_memory[60][14] = DFFEA(HB1_memory[60][14]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L4333 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_130_rtl_501~0
--operation mode is normal

HB1L4333 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][14]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][14];


--HB1_memory[63][14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][14]
--operation mode is normal

HB1_memory[63][14]_lut_out = HB1_data_in[14];
HB1_memory[63][14] = DFFEA(HB1_memory[63][14]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L5333 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_130_rtl_501~1
--operation mode is normal

HB1L5333 = HB1L4333 & (HB1_memory[63][14] # !N01_safe_q[1]) # !HB1L4333 & HB1_memory[62][14] & N01_safe_q[1];


--HB1L7233 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4856_rtl_130_rtl_497~1
--operation mode is normal

HB1L7233 = HB1L6233 & (HB1L5333 # !N01_safe_q[2]) # !HB1L6233 & HB1L1333 & N01_safe_q[2];


--HB1_memory[41][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][20]
--operation mode is normal

HB1_memory[41][20]_lut_out = HB1_data_in[20];
HB1_memory[41][20] = DFFEA(HB1_memory[41][20]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][20]
--operation mode is normal

HB1_memory[42][20]_lut_out = HB1_data_in[20];
HB1_memory[42][20] = DFFEA(HB1_memory[42][20]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][20]
--operation mode is normal

HB1_memory[40][20]_lut_out = HB1_data_in[20];
HB1_memory[40][20] = DFFEA(HB1_memory[40][20]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L6703 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_164_rtl_635~0
--operation mode is normal

HB1L6703 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][20]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][20];


--HB1_memory[43][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][20]
--operation mode is normal

HB1_memory[43][20]_lut_out = HB1_data_in[20];
HB1_memory[43][20] = DFFEA(HB1_memory[43][20]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L7703 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_164_rtl_635~1
--operation mode is normal

HB1L7703 = HB1L6703 & (HB1_memory[43][20] # !N01_safe_q[0]) # !HB1L6703 & HB1_memory[41][20] & N01_safe_q[0];


--HB1_memory[38][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][20]
--operation mode is normal

HB1_memory[38][20]_lut_out = HB1_data_in[20];
HB1_memory[38][20] = DFFEA(HB1_memory[38][20]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][20]
--operation mode is normal

HB1_memory[37][20]_lut_out = HB1_data_in[20];
HB1_memory[37][20] = DFFEA(HB1_memory[37][20]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][20]
--operation mode is normal

HB1_memory[36][20]_lut_out = HB1_data_in[20];
HB1_memory[36][20] = DFFEA(HB1_memory[36][20]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L4703 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_164_rtl_634~0
--operation mode is normal

HB1L4703 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][20]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][20];


--HB1_memory[39][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][20]
--operation mode is normal

HB1_memory[39][20]_lut_out = HB1_data_in[20];
HB1_memory[39][20] = DFFEA(HB1_memory[39][20]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L5703 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_164_rtl_634~1
--operation mode is normal

HB1L5703 = HB1L4703 & (HB1_memory[39][20] # !N01_safe_q[1]) # !HB1L4703 & HB1_memory[38][20] & N01_safe_q[1];


--HB1_memory[33][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][20]
--operation mode is normal

HB1_memory[33][20]_lut_out = HB1_data_in[20];
HB1_memory[33][20] = DFFEA(HB1_memory[33][20]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][20]
--operation mode is normal

HB1_memory[34][20]_lut_out = HB1_data_in[20];
HB1_memory[34][20] = DFFEA(HB1_memory[34][20]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][20]
--operation mode is normal

HB1_memory[32][20]_lut_out = HB1_data_in[20];
HB1_memory[32][20] = DFFEA(HB1_memory[32][20]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L2703 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_164_rtl_633~0
--operation mode is normal

HB1L2703 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][20]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][20];


--HB1_memory[35][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][20]
--operation mode is normal

HB1_memory[35][20]_lut_out = HB1_data_in[20];
HB1_memory[35][20] = DFFEA(HB1_memory[35][20]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L3703 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_164_rtl_633~1
--operation mode is normal

HB1L3703 = HB1L2703 & (HB1_memory[35][20] # !N01_safe_q[0]) # !HB1L2703 & HB1_memory[33][20] & N01_safe_q[0];


--HB1L0703 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_164_rtl_632~0
--operation mode is normal

HB1L0703 = N01_safe_q[2] & (N01_safe_q[3] # HB1L5703) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L3703;


--HB1_memory[46][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][20]
--operation mode is normal

HB1_memory[46][20]_lut_out = HB1_data_in[20];
HB1_memory[46][20] = DFFEA(HB1_memory[46][20]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][20]
--operation mode is normal

HB1_memory[45][20]_lut_out = HB1_data_in[20];
HB1_memory[45][20] = DFFEA(HB1_memory[45][20]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][20]
--operation mode is normal

HB1_memory[44][20]_lut_out = HB1_data_in[20];
HB1_memory[44][20] = DFFEA(HB1_memory[44][20]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L8703 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_164_rtl_636~0
--operation mode is normal

HB1L8703 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][20]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][20];


--HB1_memory[47][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][20]
--operation mode is normal

HB1_memory[47][20]_lut_out = HB1_data_in[20];
HB1_memory[47][20] = DFFEA(HB1_memory[47][20]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L9703 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_164_rtl_636~1
--operation mode is normal

HB1L9703 = HB1L8703 & (HB1_memory[47][20] # !N01_safe_q[1]) # !HB1L8703 & HB1_memory[46][20] & N01_safe_q[1];


--HB1L1703 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_164_rtl_632~1
--operation mode is normal

HB1L1703 = HB1L0703 & (HB1L9703 # !N01_safe_q[3]) # !HB1L0703 & HB1L7703 & N01_safe_q[3];


--HB1_memory[22][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][20]
--operation mode is normal

HB1_memory[22][20]_lut_out = HB1_data_in[20];
HB1_memory[22][20] = DFFEA(HB1_memory[22][20]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][20]
--operation mode is normal

HB1_memory[21][20]_lut_out = HB1_data_in[20];
HB1_memory[21][20] = DFFEA(HB1_memory[21][20]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][20]
--operation mode is normal

HB1_memory[20][20]_lut_out = HB1_data_in[20];
HB1_memory[20][20] = DFFEA(HB1_memory[20][20]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L4603 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_163_rtl_629~0
--operation mode is normal

HB1L4603 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][20]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][20];


--HB1_memory[23][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][20]
--operation mode is normal

HB1_memory[23][20]_lut_out = HB1_data_in[20];
HB1_memory[23][20] = DFFEA(HB1_memory[23][20]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L5603 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_163_rtl_629~1
--operation mode is normal

HB1L5603 = HB1L4603 & (HB1_memory[23][20] # !N01_safe_q[1]) # !HB1L4603 & HB1_memory[22][20] & N01_safe_q[1];


--HB1_memory[25][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][20]
--operation mode is normal

HB1_memory[25][20]_lut_out = HB1_data_in[20];
HB1_memory[25][20] = DFFEA(HB1_memory[25][20]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][20]
--operation mode is normal

HB1_memory[26][20]_lut_out = HB1_data_in[20];
HB1_memory[26][20] = DFFEA(HB1_memory[26][20]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][20]
--operation mode is normal

HB1_memory[24][20]_lut_out = HB1_data_in[20];
HB1_memory[24][20] = DFFEA(HB1_memory[24][20]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L6603 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_163_rtl_630~0
--operation mode is normal

HB1L6603 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][20]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][20];


--HB1_memory[27][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][20]
--operation mode is normal

HB1_memory[27][20]_lut_out = HB1_data_in[20];
HB1_memory[27][20] = DFFEA(HB1_memory[27][20]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L7603 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_163_rtl_630~1
--operation mode is normal

HB1L7603 = HB1L6603 & (HB1_memory[27][20] # !N01_safe_q[0]) # !HB1L6603 & HB1_memory[25][20] & N01_safe_q[0];


--HB1_memory[17][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][20]
--operation mode is normal

HB1_memory[17][20]_lut_out = HB1_data_in[20];
HB1_memory[17][20] = DFFEA(HB1_memory[17][20]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][20]
--operation mode is normal

HB1_memory[18][20]_lut_out = HB1_data_in[20];
HB1_memory[18][20] = DFFEA(HB1_memory[18][20]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][20]
--operation mode is normal

HB1_memory[16][20]_lut_out = HB1_data_in[20];
HB1_memory[16][20] = DFFEA(HB1_memory[16][20]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L2603 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_163_rtl_628~0
--operation mode is normal

HB1L2603 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][20]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][20];


--HB1_memory[19][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][20]
--operation mode is normal

HB1_memory[19][20]_lut_out = HB1_data_in[20];
HB1_memory[19][20] = DFFEA(HB1_memory[19][20]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L3603 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_163_rtl_628~1
--operation mode is normal

HB1L3603 = HB1L2603 & (HB1_memory[19][20] # !N01_safe_q[0]) # !HB1L2603 & HB1_memory[17][20] & N01_safe_q[0];


--HB1L0603 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_163_rtl_627~0
--operation mode is normal

HB1L0603 = N01_safe_q[3] & (N01_safe_q[2] # HB1L7603) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L3603;


--HB1_memory[30][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][20]
--operation mode is normal

HB1_memory[30][20]_lut_out = HB1_data_in[20];
HB1_memory[30][20] = DFFEA(HB1_memory[30][20]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][20]
--operation mode is normal

HB1_memory[29][20]_lut_out = HB1_data_in[20];
HB1_memory[29][20] = DFFEA(HB1_memory[29][20]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][20]
--operation mode is normal

HB1_memory[28][20]_lut_out = HB1_data_in[20];
HB1_memory[28][20] = DFFEA(HB1_memory[28][20]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L8603 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_163_rtl_631~0
--operation mode is normal

HB1L8603 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][20]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][20];


--HB1_memory[31][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][20]
--operation mode is normal

HB1_memory[31][20]_lut_out = HB1_data_in[20];
HB1_memory[31][20] = DFFEA(HB1_memory[31][20]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L9603 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_163_rtl_631~1
--operation mode is normal

HB1L9603 = HB1L8603 & (HB1_memory[31][20] # !N01_safe_q[1]) # !HB1L8603 & HB1_memory[30][20] & N01_safe_q[1];


--HB1L1603 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_163_rtl_627~1
--operation mode is normal

HB1L1603 = HB1L0603 & (HB1L9603 # !N01_safe_q[2]) # !HB1L0603 & HB1L5603 & N01_safe_q[2];


--HB1_memory[9][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][20]
--operation mode is normal

HB1_memory[9][20]_lut_out = HB1_data_in[20];
HB1_memory[9][20] = DFFEA(HB1_memory[9][20]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][20]
--operation mode is normal

HB1_memory[10][20]_lut_out = HB1_data_in[20];
HB1_memory[10][20] = DFFEA(HB1_memory[10][20]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][20]
--operation mode is normal

HB1_memory[8][20]_lut_out = HB1_data_in[20];
HB1_memory[8][20] = DFFEA(HB1_memory[8][20]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L6503 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_162_rtl_625~0
--operation mode is normal

HB1L6503 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][20]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][20];


--HB1_memory[11][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][20]
--operation mode is normal

HB1_memory[11][20]_lut_out = HB1_data_in[20];
HB1_memory[11][20] = DFFEA(HB1_memory[11][20]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L7503 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_162_rtl_625~1
--operation mode is normal

HB1L7503 = HB1L6503 & (HB1_memory[11][20] # !N01_safe_q[0]) # !HB1L6503 & HB1_memory[9][20] & N01_safe_q[0];


--HB1_memory[6][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][20]
--operation mode is normal

HB1_memory[6][20]_lut_out = HB1_data_in[20];
HB1_memory[6][20] = DFFEA(HB1_memory[6][20]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][20]
--operation mode is normal

HB1_memory[5][20]_lut_out = HB1_data_in[20];
HB1_memory[5][20] = DFFEA(HB1_memory[5][20]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][20]
--operation mode is normal

HB1_memory[4][20]_lut_out = HB1_data_in[20];
HB1_memory[4][20] = DFFEA(HB1_memory[4][20]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L4503 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_162_rtl_624~0
--operation mode is normal

HB1L4503 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][20]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][20];


--HB1_memory[7][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][20]
--operation mode is normal

HB1_memory[7][20]_lut_out = HB1_data_in[20];
HB1_memory[7][20] = DFFEA(HB1_memory[7][20]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L5503 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_162_rtl_624~1
--operation mode is normal

HB1L5503 = HB1L4503 & (HB1_memory[7][20] # !N01_safe_q[1]) # !HB1L4503 & HB1_memory[6][20] & N01_safe_q[1];


--HB1_memory[1][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][20]
--operation mode is normal

HB1_memory[1][20]_lut_out = HB1_data_in[20];
HB1_memory[1][20] = DFFEA(HB1_memory[1][20]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][20]
--operation mode is normal

HB1_memory[2][20]_lut_out = HB1_data_in[20];
HB1_memory[2][20] = DFFEA(HB1_memory[2][20]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][20]
--operation mode is normal

HB1_memory[0][20]_lut_out = HB1_data_in[20];
HB1_memory[0][20] = DFFEA(HB1_memory[0][20]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L2503 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_162_rtl_623~0
--operation mode is normal

HB1L2503 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][20]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][20];


--HB1_memory[3][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][20]
--operation mode is normal

HB1_memory[3][20]_lut_out = HB1_data_in[20];
HB1_memory[3][20] = DFFEA(HB1_memory[3][20]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L3503 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_162_rtl_623~1
--operation mode is normal

HB1L3503 = HB1L2503 & (HB1_memory[3][20] # !N01_safe_q[0]) # !HB1L2503 & HB1_memory[1][20] & N01_safe_q[0];


--HB1L0503 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_162_rtl_622~0
--operation mode is normal

HB1L0503 = N01_safe_q[2] & (N01_safe_q[3] # HB1L5503) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L3503;


--HB1_memory[14][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][20]
--operation mode is normal

HB1_memory[14][20]_lut_out = HB1_data_in[20];
HB1_memory[14][20] = DFFEA(HB1_memory[14][20]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][20]
--operation mode is normal

HB1_memory[13][20]_lut_out = HB1_data_in[20];
HB1_memory[13][20] = DFFEA(HB1_memory[13][20]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][20]
--operation mode is normal

HB1_memory[12][20]_lut_out = HB1_data_in[20];
HB1_memory[12][20] = DFFEA(HB1_memory[12][20]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L8503 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_162_rtl_626~0
--operation mode is normal

HB1L8503 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][20]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][20];


--HB1_memory[15][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][20]
--operation mode is normal

HB1_memory[15][20]_lut_out = HB1_data_in[20];
HB1_memory[15][20] = DFFEA(HB1_memory[15][20]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L9503 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_162_rtl_626~1
--operation mode is normal

HB1L9503 = HB1L8503 & (HB1_memory[15][20] # !N01_safe_q[1]) # !HB1L8503 & HB1_memory[14][20] & N01_safe_q[1];


--HB1L1503 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_162_rtl_622~1
--operation mode is normal

HB1L1503 = HB1L0503 & (HB1L9503 # !N01_safe_q[3]) # !HB1L0503 & HB1L7503 & N01_safe_q[3];


--HB1L9403 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_161~0
--operation mode is normal

HB1L9403 = N01_safe_q[4] & (N01_safe_q[5] # HB1L1603) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L1503;


--HB1_memory[54][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][20]
--operation mode is normal

HB1_memory[54][20]_lut_out = HB1_data_in[20];
HB1_memory[54][20] = DFFEA(HB1_memory[54][20]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][20]
--operation mode is normal

HB1_memory[53][20]_lut_out = HB1_data_in[20];
HB1_memory[53][20] = DFFEA(HB1_memory[53][20]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][20]
--operation mode is normal

HB1_memory[52][20]_lut_out = HB1_data_in[20];
HB1_memory[52][20] = DFFEA(HB1_memory[52][20]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L4803 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_165_rtl_639~0
--operation mode is normal

HB1L4803 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][20]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][20];


--HB1_memory[55][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][20]
--operation mode is normal

HB1_memory[55][20]_lut_out = HB1_data_in[20];
HB1_memory[55][20] = DFFEA(HB1_memory[55][20]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L5803 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_165_rtl_639~1
--operation mode is normal

HB1L5803 = HB1L4803 & (HB1_memory[55][20] # !N01_safe_q[1]) # !HB1L4803 & HB1_memory[54][20] & N01_safe_q[1];


--HB1_memory[57][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][20]
--operation mode is normal

HB1_memory[57][20]_lut_out = HB1_data_in[20];
HB1_memory[57][20] = DFFEA(HB1_memory[57][20]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][20]
--operation mode is normal

HB1_memory[58][20]_lut_out = HB1_data_in[20];
HB1_memory[58][20] = DFFEA(HB1_memory[58][20]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][20]
--operation mode is normal

HB1_memory[56][20]_lut_out = HB1_data_in[20];
HB1_memory[56][20] = DFFEA(HB1_memory[56][20]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L6803 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_165_rtl_640~0
--operation mode is normal

HB1L6803 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][20]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][20];


--HB1_memory[59][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][20]
--operation mode is normal

HB1_memory[59][20]_lut_out = HB1_data_in[20];
HB1_memory[59][20] = DFFEA(HB1_memory[59][20]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L7803 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_165_rtl_640~1
--operation mode is normal

HB1L7803 = HB1L6803 & (HB1_memory[59][20] # !N01_safe_q[0]) # !HB1L6803 & HB1_memory[57][20] & N01_safe_q[0];


--HB1_memory[49][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][20]
--operation mode is normal

HB1_memory[49][20]_lut_out = HB1_data_in[20];
HB1_memory[49][20] = DFFEA(HB1_memory[49][20]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][20]
--operation mode is normal

HB1_memory[50][20]_lut_out = HB1_data_in[20];
HB1_memory[50][20] = DFFEA(HB1_memory[50][20]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][20]
--operation mode is normal

HB1_memory[48][20]_lut_out = HB1_data_in[20];
HB1_memory[48][20] = DFFEA(HB1_memory[48][20]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L2803 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_165_rtl_638~0
--operation mode is normal

HB1L2803 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][20]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][20];


--HB1_memory[51][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][20]
--operation mode is normal

HB1_memory[51][20]_lut_out = HB1_data_in[20];
HB1_memory[51][20] = DFFEA(HB1_memory[51][20]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L3803 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_165_rtl_638~1
--operation mode is normal

HB1L3803 = HB1L2803 & (HB1_memory[51][20] # !N01_safe_q[0]) # !HB1L2803 & HB1_memory[49][20] & N01_safe_q[0];


--HB1L0803 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_165_rtl_637~0
--operation mode is normal

HB1L0803 = N01_safe_q[3] & (N01_safe_q[2] # HB1L7803) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L3803;


--HB1_memory[62][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][20]
--operation mode is normal

HB1_memory[62][20]_lut_out = HB1_data_in[20];
HB1_memory[62][20] = DFFEA(HB1_memory[62][20]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][20]
--operation mode is normal

HB1_memory[61][20]_lut_out = HB1_data_in[20];
HB1_memory[61][20] = DFFEA(HB1_memory[61][20]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][20]
--operation mode is normal

HB1_memory[60][20]_lut_out = HB1_data_in[20];
HB1_memory[60][20] = DFFEA(HB1_memory[60][20]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L8803 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_165_rtl_641~0
--operation mode is normal

HB1L8803 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][20]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][20];


--HB1_memory[63][20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][20]
--operation mode is normal

HB1_memory[63][20]_lut_out = HB1_data_in[20];
HB1_memory[63][20] = DFFEA(HB1_memory[63][20]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L9803 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_165_rtl_641~1
--operation mode is normal

HB1L9803 = HB1L8803 & (HB1_memory[63][20] # !N01_safe_q[1]) # !HB1L8803 & HB1_memory[62][20] & N01_safe_q[1];


--HB1L1803 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4850_rtl_165_rtl_637~1
--operation mode is normal

HB1L1803 = HB1L0803 & (HB1L9803 # !N01_safe_q[2]) # !HB1L0803 & HB1L5803 & N01_safe_q[2];


--HB1_memory[22][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][1]
--operation mode is normal

HB1_memory[22][1]_lut_out = HB1_data_in[1];
HB1_memory[22][1] = DFFEA(HB1_memory[22][1]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][1]
--operation mode is normal

HB1_memory[21][1]_lut_out = HB1_data_in[1];
HB1_memory[21][1] = DFFEA(HB1_memory[21][1]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][1]
--operation mode is normal

HB1_memory[20][1]_lut_out = HB1_data_in[1];
HB1_memory[20][1] = DFFEA(HB1_memory[20][1]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L3483 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_158_rtl_609~0
--operation mode is normal

HB1L3483 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][1]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][1];


--HB1_memory[23][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][1]
--operation mode is normal

HB1_memory[23][1]_lut_out = HB1_data_in[1];
HB1_memory[23][1] = DFFEA(HB1_memory[23][1]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L4483 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_158_rtl_609~1
--operation mode is normal

HB1L4483 = HB1L3483 & (HB1_memory[23][1] # !N01_safe_q[1]) # !HB1L3483 & HB1_memory[22][1] & N01_safe_q[1];


--HB1_memory[25][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][1]
--operation mode is normal

HB1_memory[25][1]_lut_out = HB1_data_in[1];
HB1_memory[25][1] = DFFEA(HB1_memory[25][1]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][1]
--operation mode is normal

HB1_memory[26][1]_lut_out = HB1_data_in[1];
HB1_memory[26][1] = DFFEA(HB1_memory[26][1]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][1]
--operation mode is normal

HB1_memory[24][1]_lut_out = HB1_data_in[1];
HB1_memory[24][1] = DFFEA(HB1_memory[24][1]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L5483 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_158_rtl_610~0
--operation mode is normal

HB1L5483 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][1]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][1];


--HB1_memory[27][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][1]
--operation mode is normal

HB1_memory[27][1]_lut_out = HB1_data_in[1];
HB1_memory[27][1] = DFFEA(HB1_memory[27][1]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L6483 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_158_rtl_610~1
--operation mode is normal

HB1L6483 = HB1L5483 & (HB1_memory[27][1] # !N01_safe_q[0]) # !HB1L5483 & HB1_memory[25][1] & N01_safe_q[0];


--HB1_memory[17][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][1]
--operation mode is normal

HB1_memory[17][1]_lut_out = HB1_data_in[1];
HB1_memory[17][1] = DFFEA(HB1_memory[17][1]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][1]
--operation mode is normal

HB1_memory[18][1]_lut_out = HB1_data_in[1];
HB1_memory[18][1] = DFFEA(HB1_memory[18][1]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][1]
--operation mode is normal

HB1_memory[16][1]_lut_out = HB1_data_in[1];
HB1_memory[16][1] = DFFEA(HB1_memory[16][1]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L1483 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_158_rtl_608~0
--operation mode is normal

HB1L1483 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][1]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][1];


--HB1_memory[19][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][1]
--operation mode is normal

HB1_memory[19][1]_lut_out = HB1_data_in[1];
HB1_memory[19][1] = DFFEA(HB1_memory[19][1]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L2483 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_158_rtl_608~1
--operation mode is normal

HB1L2483 = HB1L1483 & (HB1_memory[19][1] # !N01_safe_q[0]) # !HB1L1483 & HB1_memory[17][1] & N01_safe_q[0];


--HB1L9383 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_158_rtl_607~0
--operation mode is normal

HB1L9383 = N01_safe_q[3] & (N01_safe_q[2] # HB1L6483) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L2483;


--HB1_memory[30][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][1]
--operation mode is normal

HB1_memory[30][1]_lut_out = HB1_data_in[1];
HB1_memory[30][1] = DFFEA(HB1_memory[30][1]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][1]
--operation mode is normal

HB1_memory[29][1]_lut_out = HB1_data_in[1];
HB1_memory[29][1] = DFFEA(HB1_memory[29][1]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][1]
--operation mode is normal

HB1_memory[28][1]_lut_out = HB1_data_in[1];
HB1_memory[28][1] = DFFEA(HB1_memory[28][1]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L7483 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_158_rtl_611~0
--operation mode is normal

HB1L7483 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][1]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][1];


--HB1_memory[31][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][1]
--operation mode is normal

HB1_memory[31][1]_lut_out = HB1_data_in[1];
HB1_memory[31][1] = DFFEA(HB1_memory[31][1]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L8483 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_158_rtl_611~1
--operation mode is normal

HB1L8483 = HB1L7483 & (HB1_memory[31][1] # !N01_safe_q[1]) # !HB1L7483 & HB1_memory[30][1] & N01_safe_q[1];


--HB1L0483 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_158_rtl_607~1
--operation mode is normal

HB1L0483 = HB1L9383 & (HB1L8483 # !N01_safe_q[2]) # !HB1L9383 & HB1L4483 & N01_safe_q[2];


--HB1_memory[41][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][1]
--operation mode is normal

HB1_memory[41][1]_lut_out = HB1_data_in[1];
HB1_memory[41][1] = DFFEA(HB1_memory[41][1]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][1]
--operation mode is normal

HB1_memory[42][1]_lut_out = HB1_data_in[1];
HB1_memory[42][1] = DFFEA(HB1_memory[42][1]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][1]
--operation mode is normal

HB1_memory[40][1]_lut_out = HB1_data_in[1];
HB1_memory[40][1] = DFFEA(HB1_memory[40][1]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L5583 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_159_rtl_615~0
--operation mode is normal

HB1L5583 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][1]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][1];


--HB1_memory[43][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][1]
--operation mode is normal

HB1_memory[43][1]_lut_out = HB1_data_in[1];
HB1_memory[43][1] = DFFEA(HB1_memory[43][1]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L6583 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_159_rtl_615~1
--operation mode is normal

HB1L6583 = HB1L5583 & (HB1_memory[43][1] # !N01_safe_q[0]) # !HB1L5583 & HB1_memory[41][1] & N01_safe_q[0];


--HB1_memory[38][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][1]
--operation mode is normal

HB1_memory[38][1]_lut_out = HB1_data_in[1];
HB1_memory[38][1] = DFFEA(HB1_memory[38][1]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][1]
--operation mode is normal

HB1_memory[37][1]_lut_out = HB1_data_in[1];
HB1_memory[37][1] = DFFEA(HB1_memory[37][1]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][1]
--operation mode is normal

HB1_memory[36][1]_lut_out = HB1_data_in[1];
HB1_memory[36][1] = DFFEA(HB1_memory[36][1]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L3583 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_159_rtl_614~0
--operation mode is normal

HB1L3583 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][1]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][1];


--HB1_memory[39][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][1]
--operation mode is normal

HB1_memory[39][1]_lut_out = HB1_data_in[1];
HB1_memory[39][1] = DFFEA(HB1_memory[39][1]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L4583 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_159_rtl_614~1
--operation mode is normal

HB1L4583 = HB1L3583 & (HB1_memory[39][1] # !N01_safe_q[1]) # !HB1L3583 & HB1_memory[38][1] & N01_safe_q[1];


--HB1_memory[33][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][1]
--operation mode is normal

HB1_memory[33][1]_lut_out = HB1_data_in[1];
HB1_memory[33][1] = DFFEA(HB1_memory[33][1]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][1]
--operation mode is normal

HB1_memory[34][1]_lut_out = HB1_data_in[1];
HB1_memory[34][1] = DFFEA(HB1_memory[34][1]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][1]
--operation mode is normal

HB1_memory[32][1]_lut_out = HB1_data_in[1];
HB1_memory[32][1] = DFFEA(HB1_memory[32][1]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L1583 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_159_rtl_613~0
--operation mode is normal

HB1L1583 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][1]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][1];


--HB1_memory[35][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][1]
--operation mode is normal

HB1_memory[35][1]_lut_out = HB1_data_in[1];
HB1_memory[35][1] = DFFEA(HB1_memory[35][1]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L2583 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_159_rtl_613~1
--operation mode is normal

HB1L2583 = HB1L1583 & (HB1_memory[35][1] # !N01_safe_q[0]) # !HB1L1583 & HB1_memory[33][1] & N01_safe_q[0];


--HB1L9483 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_159_rtl_612~0
--operation mode is normal

HB1L9483 = N01_safe_q[2] & (N01_safe_q[3] # HB1L4583) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L2583;


--HB1_memory[46][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][1]
--operation mode is normal

HB1_memory[46][1]_lut_out = HB1_data_in[1];
HB1_memory[46][1] = DFFEA(HB1_memory[46][1]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][1]
--operation mode is normal

HB1_memory[45][1]_lut_out = HB1_data_in[1];
HB1_memory[45][1] = DFFEA(HB1_memory[45][1]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][1]
--operation mode is normal

HB1_memory[44][1]_lut_out = HB1_data_in[1];
HB1_memory[44][1] = DFFEA(HB1_memory[44][1]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L7583 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_159_rtl_616~0
--operation mode is normal

HB1L7583 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][1]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][1];


--HB1_memory[47][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][1]
--operation mode is normal

HB1_memory[47][1]_lut_out = HB1_data_in[1];
HB1_memory[47][1] = DFFEA(HB1_memory[47][1]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L8583 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_159_rtl_616~1
--operation mode is normal

HB1L8583 = HB1L7583 & (HB1_memory[47][1] # !N01_safe_q[1]) # !HB1L7583 & HB1_memory[46][1] & N01_safe_q[1];


--HB1L0583 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_159_rtl_612~1
--operation mode is normal

HB1L0583 = HB1L9483 & (HB1L8583 # !N01_safe_q[3]) # !HB1L9483 & HB1L6583 & N01_safe_q[3];


--HB1_memory[9][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][1]
--operation mode is normal

HB1_memory[9][1]_lut_out = HB1_data_in[1];
HB1_memory[9][1] = DFFEA(HB1_memory[9][1]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][1]
--operation mode is normal

HB1_memory[10][1]_lut_out = HB1_data_in[1];
HB1_memory[10][1] = DFFEA(HB1_memory[10][1]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][1]
--operation mode is normal

HB1_memory[8][1]_lut_out = HB1_data_in[1];
HB1_memory[8][1] = DFFEA(HB1_memory[8][1]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L5383 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_157_rtl_605~0
--operation mode is normal

HB1L5383 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][1]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][1];


--HB1_memory[11][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][1]
--operation mode is normal

HB1_memory[11][1]_lut_out = HB1_data_in[1];
HB1_memory[11][1] = DFFEA(HB1_memory[11][1]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L6383 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_157_rtl_605~1
--operation mode is normal

HB1L6383 = HB1L5383 & (HB1_memory[11][1] # !N01_safe_q[0]) # !HB1L5383 & HB1_memory[9][1] & N01_safe_q[0];


--HB1_memory[6][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][1]
--operation mode is normal

HB1_memory[6][1]_lut_out = HB1_data_in[1];
HB1_memory[6][1] = DFFEA(HB1_memory[6][1]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][1]
--operation mode is normal

HB1_memory[5][1]_lut_out = HB1_data_in[1];
HB1_memory[5][1] = DFFEA(HB1_memory[5][1]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][1]
--operation mode is normal

HB1_memory[4][1]_lut_out = HB1_data_in[1];
HB1_memory[4][1] = DFFEA(HB1_memory[4][1]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L3383 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_157_rtl_604~0
--operation mode is normal

HB1L3383 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][1]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][1];


--HB1_memory[7][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][1]
--operation mode is normal

HB1_memory[7][1]_lut_out = HB1_data_in[1];
HB1_memory[7][1] = DFFEA(HB1_memory[7][1]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L4383 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_157_rtl_604~1
--operation mode is normal

HB1L4383 = HB1L3383 & (HB1_memory[7][1] # !N01_safe_q[1]) # !HB1L3383 & HB1_memory[6][1] & N01_safe_q[1];


--HB1_memory[1][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][1]
--operation mode is normal

HB1_memory[1][1]_lut_out = HB1_data_in[1];
HB1_memory[1][1] = DFFEA(HB1_memory[1][1]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][1]
--operation mode is normal

HB1_memory[2][1]_lut_out = HB1_data_in[1];
HB1_memory[2][1] = DFFEA(HB1_memory[2][1]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][1]
--operation mode is normal

HB1_memory[0][1]_lut_out = HB1_data_in[1];
HB1_memory[0][1] = DFFEA(HB1_memory[0][1]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L1383 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_157_rtl_603~0
--operation mode is normal

HB1L1383 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][1]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][1];


--HB1_memory[3][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][1]
--operation mode is normal

HB1_memory[3][1]_lut_out = HB1_data_in[1];
HB1_memory[3][1] = DFFEA(HB1_memory[3][1]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L2383 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_157_rtl_603~1
--operation mode is normal

HB1L2383 = HB1L1383 & (HB1_memory[3][1] # !N01_safe_q[0]) # !HB1L1383 & HB1_memory[1][1] & N01_safe_q[0];


--HB1L9283 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_157_rtl_602~0
--operation mode is normal

HB1L9283 = N01_safe_q[2] & (N01_safe_q[3] # HB1L4383) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L2383;


--HB1_memory[14][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][1]
--operation mode is normal

HB1_memory[14][1]_lut_out = HB1_data_in[1];
HB1_memory[14][1] = DFFEA(HB1_memory[14][1]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][1]
--operation mode is normal

HB1_memory[13][1]_lut_out = HB1_data_in[1];
HB1_memory[13][1] = DFFEA(HB1_memory[13][1]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][1]
--operation mode is normal

HB1_memory[12][1]_lut_out = HB1_data_in[1];
HB1_memory[12][1] = DFFEA(HB1_memory[12][1]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L7383 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_157_rtl_606~0
--operation mode is normal

HB1L7383 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][1]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][1];


--HB1_memory[15][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][1]
--operation mode is normal

HB1_memory[15][1]_lut_out = HB1_data_in[1];
HB1_memory[15][1] = DFFEA(HB1_memory[15][1]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L8383 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_157_rtl_606~1
--operation mode is normal

HB1L8383 = HB1L7383 & (HB1_memory[15][1] # !N01_safe_q[1]) # !HB1L7383 & HB1_memory[14][1] & N01_safe_q[1];


--HB1L0383 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_157_rtl_602~1
--operation mode is normal

HB1L0383 = HB1L9283 & (HB1L8383 # !N01_safe_q[3]) # !HB1L9283 & HB1L6383 & N01_safe_q[3];


--HB1L8283 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_156~0
--operation mode is normal

HB1L8283 = N01_safe_q[5] & (N01_safe_q[4] # HB1L0583) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L0383;


--HB1_memory[54][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][1]
--operation mode is normal

HB1_memory[54][1]_lut_out = HB1_data_in[1];
HB1_memory[54][1] = DFFEA(HB1_memory[54][1]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][1]
--operation mode is normal

HB1_memory[53][1]_lut_out = HB1_data_in[1];
HB1_memory[53][1] = DFFEA(HB1_memory[53][1]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][1]
--operation mode is normal

HB1_memory[52][1]_lut_out = HB1_data_in[1];
HB1_memory[52][1] = DFFEA(HB1_memory[52][1]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L3683 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_160_rtl_619~0
--operation mode is normal

HB1L3683 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][1]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][1];


--HB1_memory[55][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][1]
--operation mode is normal

HB1_memory[55][1]_lut_out = HB1_data_in[1];
HB1_memory[55][1] = DFFEA(HB1_memory[55][1]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L4683 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_160_rtl_619~1
--operation mode is normal

HB1L4683 = HB1L3683 & (HB1_memory[55][1] # !N01_safe_q[1]) # !HB1L3683 & HB1_memory[54][1] & N01_safe_q[1];


--HB1_memory[57][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][1]
--operation mode is normal

HB1_memory[57][1]_lut_out = HB1_data_in[1];
HB1_memory[57][1] = DFFEA(HB1_memory[57][1]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][1]
--operation mode is normal

HB1_memory[58][1]_lut_out = HB1_data_in[1];
HB1_memory[58][1] = DFFEA(HB1_memory[58][1]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][1]
--operation mode is normal

HB1_memory[56][1]_lut_out = HB1_data_in[1];
HB1_memory[56][1] = DFFEA(HB1_memory[56][1]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L5683 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_160_rtl_620~0
--operation mode is normal

HB1L5683 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][1]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][1];


--HB1_memory[59][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][1]
--operation mode is normal

HB1_memory[59][1]_lut_out = HB1_data_in[1];
HB1_memory[59][1] = DFFEA(HB1_memory[59][1]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L6683 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_160_rtl_620~1
--operation mode is normal

HB1L6683 = HB1L5683 & (HB1_memory[59][1] # !N01_safe_q[0]) # !HB1L5683 & HB1_memory[57][1] & N01_safe_q[0];


--HB1_memory[49][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][1]
--operation mode is normal

HB1_memory[49][1]_lut_out = HB1_data_in[1];
HB1_memory[49][1] = DFFEA(HB1_memory[49][1]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][1]
--operation mode is normal

HB1_memory[50][1]_lut_out = HB1_data_in[1];
HB1_memory[50][1] = DFFEA(HB1_memory[50][1]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][1]
--operation mode is normal

HB1_memory[48][1]_lut_out = HB1_data_in[1];
HB1_memory[48][1] = DFFEA(HB1_memory[48][1]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L1683 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_160_rtl_618~0
--operation mode is normal

HB1L1683 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][1]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][1];


--HB1_memory[51][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][1]
--operation mode is normal

HB1_memory[51][1]_lut_out = HB1_data_in[1];
HB1_memory[51][1] = DFFEA(HB1_memory[51][1]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L2683 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_160_rtl_618~1
--operation mode is normal

HB1L2683 = HB1L1683 & (HB1_memory[51][1] # !N01_safe_q[0]) # !HB1L1683 & HB1_memory[49][1] & N01_safe_q[0];


--HB1L9583 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_160_rtl_617~0
--operation mode is normal

HB1L9583 = N01_safe_q[3] & (N01_safe_q[2] # HB1L6683) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L2683;


--HB1_memory[62][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][1]
--operation mode is normal

HB1_memory[62][1]_lut_out = HB1_data_in[1];
HB1_memory[62][1] = DFFEA(HB1_memory[62][1]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][1]
--operation mode is normal

HB1_memory[61][1]_lut_out = HB1_data_in[1];
HB1_memory[61][1] = DFFEA(HB1_memory[61][1]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][1]
--operation mode is normal

HB1_memory[60][1]_lut_out = HB1_data_in[1];
HB1_memory[60][1] = DFFEA(HB1_memory[60][1]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L7683 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_160_rtl_621~0
--operation mode is normal

HB1L7683 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][1]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][1];


--HB1_memory[63][1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][1]
--operation mode is normal

HB1_memory[63][1]_lut_out = HB1_data_in[1];
HB1_memory[63][1] = DFFEA(HB1_memory[63][1]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L8683 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_160_rtl_621~1
--operation mode is normal

HB1L8683 = HB1L7683 & (HB1_memory[63][1] # !N01_safe_q[1]) # !HB1L7683 & HB1_memory[62][1] & N01_safe_q[1];


--HB1L0683 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4869_rtl_160_rtl_617~1
--operation mode is normal

HB1L0683 = HB1L9583 & (HB1L8683 # !N01_safe_q[2]) # !HB1L9583 & HB1L4683 & N01_safe_q[2];


--HB1_memory[41][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][19]
--operation mode is normal

HB1_memory[41][19]_lut_out = HB1_data_in[19];
HB1_memory[41][19] = DFFEA(HB1_memory[41][19]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][19]
--operation mode is normal

HB1_memory[42][19]_lut_out = HB1_data_in[19];
HB1_memory[42][19] = DFFEA(HB1_memory[42][19]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][19]
--operation mode is normal

HB1_memory[40][19]_lut_out = HB1_data_in[19];
HB1_memory[40][19] = DFFEA(HB1_memory[40][19]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L7113 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_154_rtl_595~0
--operation mode is normal

HB1L7113 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][19]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][19];


--HB1_memory[43][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][19]
--operation mode is normal

HB1_memory[43][19]_lut_out = HB1_data_in[19];
HB1_memory[43][19] = DFFEA(HB1_memory[43][19]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L8113 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_154_rtl_595~1
--operation mode is normal

HB1L8113 = HB1L7113 & (HB1_memory[43][19] # !N01_safe_q[0]) # !HB1L7113 & HB1_memory[41][19] & N01_safe_q[0];


--HB1_memory[38][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][19]
--operation mode is normal

HB1_memory[38][19]_lut_out = HB1_data_in[19];
HB1_memory[38][19] = DFFEA(HB1_memory[38][19]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][19]
--operation mode is normal

HB1_memory[37][19]_lut_out = HB1_data_in[19];
HB1_memory[37][19] = DFFEA(HB1_memory[37][19]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][19]
--operation mode is normal

HB1_memory[36][19]_lut_out = HB1_data_in[19];
HB1_memory[36][19] = DFFEA(HB1_memory[36][19]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L5113 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_154_rtl_594~0
--operation mode is normal

HB1L5113 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][19]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][19];


--HB1_memory[39][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][19]
--operation mode is normal

HB1_memory[39][19]_lut_out = HB1_data_in[19];
HB1_memory[39][19] = DFFEA(HB1_memory[39][19]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L6113 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_154_rtl_594~1
--operation mode is normal

HB1L6113 = HB1L5113 & (HB1_memory[39][19] # !N01_safe_q[1]) # !HB1L5113 & HB1_memory[38][19] & N01_safe_q[1];


--HB1_memory[33][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][19]
--operation mode is normal

HB1_memory[33][19]_lut_out = HB1_data_in[19];
HB1_memory[33][19] = DFFEA(HB1_memory[33][19]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][19]
--operation mode is normal

HB1_memory[34][19]_lut_out = HB1_data_in[19];
HB1_memory[34][19] = DFFEA(HB1_memory[34][19]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][19]
--operation mode is normal

HB1_memory[32][19]_lut_out = HB1_data_in[19];
HB1_memory[32][19] = DFFEA(HB1_memory[32][19]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L3113 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_154_rtl_593~0
--operation mode is normal

HB1L3113 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][19]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][19];


--HB1_memory[35][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][19]
--operation mode is normal

HB1_memory[35][19]_lut_out = HB1_data_in[19];
HB1_memory[35][19] = DFFEA(HB1_memory[35][19]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L4113 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_154_rtl_593~1
--operation mode is normal

HB1L4113 = HB1L3113 & (HB1_memory[35][19] # !N01_safe_q[0]) # !HB1L3113 & HB1_memory[33][19] & N01_safe_q[0];


--HB1L1113 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_154_rtl_592~0
--operation mode is normal

HB1L1113 = N01_safe_q[2] & (N01_safe_q[3] # HB1L6113) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L4113;


--HB1_memory[46][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][19]
--operation mode is normal

HB1_memory[46][19]_lut_out = HB1_data_in[19];
HB1_memory[46][19] = DFFEA(HB1_memory[46][19]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][19]
--operation mode is normal

HB1_memory[45][19]_lut_out = HB1_data_in[19];
HB1_memory[45][19] = DFFEA(HB1_memory[45][19]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][19]
--operation mode is normal

HB1_memory[44][19]_lut_out = HB1_data_in[19];
HB1_memory[44][19] = DFFEA(HB1_memory[44][19]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L9113 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_154_rtl_596~0
--operation mode is normal

HB1L9113 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][19]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][19];


--HB1_memory[47][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][19]
--operation mode is normal

HB1_memory[47][19]_lut_out = HB1_data_in[19];
HB1_memory[47][19] = DFFEA(HB1_memory[47][19]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L0213 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_154_rtl_596~1
--operation mode is normal

HB1L0213 = HB1L9113 & (HB1_memory[47][19] # !N01_safe_q[1]) # !HB1L9113 & HB1_memory[46][19] & N01_safe_q[1];


--HB1L2113 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_154_rtl_592~1
--operation mode is normal

HB1L2113 = HB1L1113 & (HB1L0213 # !N01_safe_q[3]) # !HB1L1113 & HB1L8113 & N01_safe_q[3];


--HB1_memory[22][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][19]
--operation mode is normal

HB1_memory[22][19]_lut_out = HB1_data_in[19];
HB1_memory[22][19] = DFFEA(HB1_memory[22][19]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][19]
--operation mode is normal

HB1_memory[21][19]_lut_out = HB1_data_in[19];
HB1_memory[21][19] = DFFEA(HB1_memory[21][19]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][19]
--operation mode is normal

HB1_memory[20][19]_lut_out = HB1_data_in[19];
HB1_memory[20][19] = DFFEA(HB1_memory[20][19]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L5013 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_153_rtl_589~0
--operation mode is normal

HB1L5013 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][19]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][19];


--HB1_memory[23][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][19]
--operation mode is normal

HB1_memory[23][19]_lut_out = HB1_data_in[19];
HB1_memory[23][19] = DFFEA(HB1_memory[23][19]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L6013 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_153_rtl_589~1
--operation mode is normal

HB1L6013 = HB1L5013 & (HB1_memory[23][19] # !N01_safe_q[1]) # !HB1L5013 & HB1_memory[22][19] & N01_safe_q[1];


--HB1_memory[25][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][19]
--operation mode is normal

HB1_memory[25][19]_lut_out = HB1_data_in[19];
HB1_memory[25][19] = DFFEA(HB1_memory[25][19]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][19]
--operation mode is normal

HB1_memory[26][19]_lut_out = HB1_data_in[19];
HB1_memory[26][19] = DFFEA(HB1_memory[26][19]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][19]
--operation mode is normal

HB1_memory[24][19]_lut_out = HB1_data_in[19];
HB1_memory[24][19] = DFFEA(HB1_memory[24][19]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L7013 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_153_rtl_590~0
--operation mode is normal

HB1L7013 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][19]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][19];


--HB1_memory[27][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][19]
--operation mode is normal

HB1_memory[27][19]_lut_out = HB1_data_in[19];
HB1_memory[27][19] = DFFEA(HB1_memory[27][19]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L8013 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_153_rtl_590~1
--operation mode is normal

HB1L8013 = HB1L7013 & (HB1_memory[27][19] # !N01_safe_q[0]) # !HB1L7013 & HB1_memory[25][19] & N01_safe_q[0];


--HB1_memory[17][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][19]
--operation mode is normal

HB1_memory[17][19]_lut_out = HB1_data_in[19];
HB1_memory[17][19] = DFFEA(HB1_memory[17][19]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][19]
--operation mode is normal

HB1_memory[18][19]_lut_out = HB1_data_in[19];
HB1_memory[18][19] = DFFEA(HB1_memory[18][19]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][19]
--operation mode is normal

HB1_memory[16][19]_lut_out = HB1_data_in[19];
HB1_memory[16][19] = DFFEA(HB1_memory[16][19]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L3013 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_153_rtl_588~0
--operation mode is normal

HB1L3013 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][19]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][19];


--HB1_memory[19][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][19]
--operation mode is normal

HB1_memory[19][19]_lut_out = HB1_data_in[19];
HB1_memory[19][19] = DFFEA(HB1_memory[19][19]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L4013 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_153_rtl_588~1
--operation mode is normal

HB1L4013 = HB1L3013 & (HB1_memory[19][19] # !N01_safe_q[0]) # !HB1L3013 & HB1_memory[17][19] & N01_safe_q[0];


--HB1L1013 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_153_rtl_587~0
--operation mode is normal

HB1L1013 = N01_safe_q[3] & (N01_safe_q[2] # HB1L8013) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L4013;


--HB1_memory[30][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][19]
--operation mode is normal

HB1_memory[30][19]_lut_out = HB1_data_in[19];
HB1_memory[30][19] = DFFEA(HB1_memory[30][19]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][19]
--operation mode is normal

HB1_memory[29][19]_lut_out = HB1_data_in[19];
HB1_memory[29][19] = DFFEA(HB1_memory[29][19]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][19]
--operation mode is normal

HB1_memory[28][19]_lut_out = HB1_data_in[19];
HB1_memory[28][19] = DFFEA(HB1_memory[28][19]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L9013 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_153_rtl_591~0
--operation mode is normal

HB1L9013 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][19]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][19];


--HB1_memory[31][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][19]
--operation mode is normal

HB1_memory[31][19]_lut_out = HB1_data_in[19];
HB1_memory[31][19] = DFFEA(HB1_memory[31][19]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L0113 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_153_rtl_591~1
--operation mode is normal

HB1L0113 = HB1L9013 & (HB1_memory[31][19] # !N01_safe_q[1]) # !HB1L9013 & HB1_memory[30][19] & N01_safe_q[1];


--HB1L2013 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_153_rtl_587~1
--operation mode is normal

HB1L2013 = HB1L1013 & (HB1L0113 # !N01_safe_q[2]) # !HB1L1013 & HB1L6013 & N01_safe_q[2];


--HB1_memory[9][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][19]
--operation mode is normal

HB1_memory[9][19]_lut_out = HB1_data_in[19];
HB1_memory[9][19] = DFFEA(HB1_memory[9][19]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][19]
--operation mode is normal

HB1_memory[10][19]_lut_out = HB1_data_in[19];
HB1_memory[10][19] = DFFEA(HB1_memory[10][19]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][19]
--operation mode is normal

HB1_memory[8][19]_lut_out = HB1_data_in[19];
HB1_memory[8][19] = DFFEA(HB1_memory[8][19]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L7903 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_152_rtl_585~0
--operation mode is normal

HB1L7903 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][19]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][19];


--HB1_memory[11][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][19]
--operation mode is normal

HB1_memory[11][19]_lut_out = HB1_data_in[19];
HB1_memory[11][19] = DFFEA(HB1_memory[11][19]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L8903 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_152_rtl_585~1
--operation mode is normal

HB1L8903 = HB1L7903 & (HB1_memory[11][19] # !N01_safe_q[0]) # !HB1L7903 & HB1_memory[9][19] & N01_safe_q[0];


--HB1_memory[6][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][19]
--operation mode is normal

HB1_memory[6][19]_lut_out = HB1_data_in[19];
HB1_memory[6][19] = DFFEA(HB1_memory[6][19]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][19]
--operation mode is normal

HB1_memory[5][19]_lut_out = HB1_data_in[19];
HB1_memory[5][19] = DFFEA(HB1_memory[5][19]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][19]
--operation mode is normal

HB1_memory[4][19]_lut_out = HB1_data_in[19];
HB1_memory[4][19] = DFFEA(HB1_memory[4][19]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L5903 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_152_rtl_584~0
--operation mode is normal

HB1L5903 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][19]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][19];


--HB1_memory[7][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][19]
--operation mode is normal

HB1_memory[7][19]_lut_out = HB1_data_in[19];
HB1_memory[7][19] = DFFEA(HB1_memory[7][19]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L6903 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_152_rtl_584~1
--operation mode is normal

HB1L6903 = HB1L5903 & (HB1_memory[7][19] # !N01_safe_q[1]) # !HB1L5903 & HB1_memory[6][19] & N01_safe_q[1];


--HB1_memory[1][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][19]
--operation mode is normal

HB1_memory[1][19]_lut_out = HB1_data_in[19];
HB1_memory[1][19] = DFFEA(HB1_memory[1][19]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][19]
--operation mode is normal

HB1_memory[2][19]_lut_out = HB1_data_in[19];
HB1_memory[2][19] = DFFEA(HB1_memory[2][19]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][19]
--operation mode is normal

HB1_memory[0][19]_lut_out = HB1_data_in[19];
HB1_memory[0][19] = DFFEA(HB1_memory[0][19]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L3903 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_152_rtl_583~0
--operation mode is normal

HB1L3903 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][19]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][19];


--HB1_memory[3][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][19]
--operation mode is normal

HB1_memory[3][19]_lut_out = HB1_data_in[19];
HB1_memory[3][19] = DFFEA(HB1_memory[3][19]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L4903 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_152_rtl_583~1
--operation mode is normal

HB1L4903 = HB1L3903 & (HB1_memory[3][19] # !N01_safe_q[0]) # !HB1L3903 & HB1_memory[1][19] & N01_safe_q[0];


--HB1L1903 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_152_rtl_582~0
--operation mode is normal

HB1L1903 = N01_safe_q[2] & (N01_safe_q[3] # HB1L6903) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L4903;


--HB1_memory[14][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][19]
--operation mode is normal

HB1_memory[14][19]_lut_out = HB1_data_in[19];
HB1_memory[14][19] = DFFEA(HB1_memory[14][19]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][19]
--operation mode is normal

HB1_memory[13][19]_lut_out = HB1_data_in[19];
HB1_memory[13][19] = DFFEA(HB1_memory[13][19]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][19]
--operation mode is normal

HB1_memory[12][19]_lut_out = HB1_data_in[19];
HB1_memory[12][19] = DFFEA(HB1_memory[12][19]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L9903 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_152_rtl_586~0
--operation mode is normal

HB1L9903 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][19]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][19];


--HB1_memory[15][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][19]
--operation mode is normal

HB1_memory[15][19]_lut_out = HB1_data_in[19];
HB1_memory[15][19] = DFFEA(HB1_memory[15][19]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L0013 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_152_rtl_586~1
--operation mode is normal

HB1L0013 = HB1L9903 & (HB1_memory[15][19] # !N01_safe_q[1]) # !HB1L9903 & HB1_memory[14][19] & N01_safe_q[1];


--HB1L2903 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_152_rtl_582~1
--operation mode is normal

HB1L2903 = HB1L1903 & (HB1L0013 # !N01_safe_q[3]) # !HB1L1903 & HB1L8903 & N01_safe_q[3];


--HB1L0903 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_151~0
--operation mode is normal

HB1L0903 = N01_safe_q[4] & (N01_safe_q[5] # HB1L2013) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L2903;


--HB1_memory[54][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][19]
--operation mode is normal

HB1_memory[54][19]_lut_out = HB1_data_in[19];
HB1_memory[54][19] = DFFEA(HB1_memory[54][19]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][19]
--operation mode is normal

HB1_memory[53][19]_lut_out = HB1_data_in[19];
HB1_memory[53][19] = DFFEA(HB1_memory[53][19]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][19]
--operation mode is normal

HB1_memory[52][19]_lut_out = HB1_data_in[19];
HB1_memory[52][19] = DFFEA(HB1_memory[52][19]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L5213 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_155_rtl_599~0
--operation mode is normal

HB1L5213 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][19]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][19];


--HB1_memory[55][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][19]
--operation mode is normal

HB1_memory[55][19]_lut_out = HB1_data_in[19];
HB1_memory[55][19] = DFFEA(HB1_memory[55][19]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L6213 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_155_rtl_599~1
--operation mode is normal

HB1L6213 = HB1L5213 & (HB1_memory[55][19] # !N01_safe_q[1]) # !HB1L5213 & HB1_memory[54][19] & N01_safe_q[1];


--HB1_memory[57][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][19]
--operation mode is normal

HB1_memory[57][19]_lut_out = HB1_data_in[19];
HB1_memory[57][19] = DFFEA(HB1_memory[57][19]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][19]
--operation mode is normal

HB1_memory[58][19]_lut_out = HB1_data_in[19];
HB1_memory[58][19] = DFFEA(HB1_memory[58][19]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][19]
--operation mode is normal

HB1_memory[56][19]_lut_out = HB1_data_in[19];
HB1_memory[56][19] = DFFEA(HB1_memory[56][19]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L7213 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_155_rtl_600~0
--operation mode is normal

HB1L7213 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][19]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][19];


--HB1_memory[59][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][19]
--operation mode is normal

HB1_memory[59][19]_lut_out = HB1_data_in[19];
HB1_memory[59][19] = DFFEA(HB1_memory[59][19]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L8213 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_155_rtl_600~1
--operation mode is normal

HB1L8213 = HB1L7213 & (HB1_memory[59][19] # !N01_safe_q[0]) # !HB1L7213 & HB1_memory[57][19] & N01_safe_q[0];


--HB1_memory[49][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][19]
--operation mode is normal

HB1_memory[49][19]_lut_out = HB1_data_in[19];
HB1_memory[49][19] = DFFEA(HB1_memory[49][19]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][19]
--operation mode is normal

HB1_memory[50][19]_lut_out = HB1_data_in[19];
HB1_memory[50][19] = DFFEA(HB1_memory[50][19]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][19]
--operation mode is normal

HB1_memory[48][19]_lut_out = HB1_data_in[19];
HB1_memory[48][19] = DFFEA(HB1_memory[48][19]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L3213 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_155_rtl_598~0
--operation mode is normal

HB1L3213 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][19]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][19];


--HB1_memory[51][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][19]
--operation mode is normal

HB1_memory[51][19]_lut_out = HB1_data_in[19];
HB1_memory[51][19] = DFFEA(HB1_memory[51][19]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L4213 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_155_rtl_598~1
--operation mode is normal

HB1L4213 = HB1L3213 & (HB1_memory[51][19] # !N01_safe_q[0]) # !HB1L3213 & HB1_memory[49][19] & N01_safe_q[0];


--HB1L1213 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_155_rtl_597~0
--operation mode is normal

HB1L1213 = N01_safe_q[3] & (N01_safe_q[2] # HB1L8213) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L4213;


--HB1_memory[62][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][19]
--operation mode is normal

HB1_memory[62][19]_lut_out = HB1_data_in[19];
HB1_memory[62][19] = DFFEA(HB1_memory[62][19]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][19]
--operation mode is normal

HB1_memory[61][19]_lut_out = HB1_data_in[19];
HB1_memory[61][19] = DFFEA(HB1_memory[61][19]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][19]
--operation mode is normal

HB1_memory[60][19]_lut_out = HB1_data_in[19];
HB1_memory[60][19] = DFFEA(HB1_memory[60][19]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L9213 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_155_rtl_601~0
--operation mode is normal

HB1L9213 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][19]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][19];


--HB1_memory[63][19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][19]
--operation mode is normal

HB1_memory[63][19]_lut_out = HB1_data_in[19];
HB1_memory[63][19] = DFFEA(HB1_memory[63][19]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L0313 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_155_rtl_601~1
--operation mode is normal

HB1L0313 = HB1L9213 & (HB1_memory[63][19] # !N01_safe_q[1]) # !HB1L9213 & HB1_memory[62][19] & N01_safe_q[1];


--HB1L2213 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4851_rtl_155_rtl_597~1
--operation mode is normal

HB1L2213 = HB1L1213 & (HB1L0313 # !N01_safe_q[2]) # !HB1L1213 & HB1L6213 & N01_safe_q[2];


--HB1_memory[22][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][18]
--operation mode is normal

HB1_memory[22][18]_lut_out = HB1_data_in[18];
HB1_memory[22][18] = DFFEA(HB1_memory[22][18]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][18]
--operation mode is normal

HB1_memory[21][18]_lut_out = HB1_data_in[18];
HB1_memory[21][18] = DFFEA(HB1_memory[21][18]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][18]
--operation mode is normal

HB1_memory[20][18]_lut_out = HB1_data_in[18];
HB1_memory[20][18] = DFFEA(HB1_memory[20][18]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L6413 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_148_rtl_569~0
--operation mode is normal

HB1L6413 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][18]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][18];


--HB1_memory[23][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][18]
--operation mode is normal

HB1_memory[23][18]_lut_out = HB1_data_in[18];
HB1_memory[23][18] = DFFEA(HB1_memory[23][18]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L7413 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_148_rtl_569~1
--operation mode is normal

HB1L7413 = HB1L6413 & (HB1_memory[23][18] # !N01_safe_q[1]) # !HB1L6413 & HB1_memory[22][18] & N01_safe_q[1];


--HB1_memory[25][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][18]
--operation mode is normal

HB1_memory[25][18]_lut_out = HB1_data_in[18];
HB1_memory[25][18] = DFFEA(HB1_memory[25][18]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][18]
--operation mode is normal

HB1_memory[26][18]_lut_out = HB1_data_in[18];
HB1_memory[26][18] = DFFEA(HB1_memory[26][18]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][18]
--operation mode is normal

HB1_memory[24][18]_lut_out = HB1_data_in[18];
HB1_memory[24][18] = DFFEA(HB1_memory[24][18]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L8413 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_148_rtl_570~0
--operation mode is normal

HB1L8413 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][18]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][18];


--HB1_memory[27][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][18]
--operation mode is normal

HB1_memory[27][18]_lut_out = HB1_data_in[18];
HB1_memory[27][18] = DFFEA(HB1_memory[27][18]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L9413 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_148_rtl_570~1
--operation mode is normal

HB1L9413 = HB1L8413 & (HB1_memory[27][18] # !N01_safe_q[0]) # !HB1L8413 & HB1_memory[25][18] & N01_safe_q[0];


--HB1_memory[17][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][18]
--operation mode is normal

HB1_memory[17][18]_lut_out = HB1_data_in[18];
HB1_memory[17][18] = DFFEA(HB1_memory[17][18]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][18]
--operation mode is normal

HB1_memory[18][18]_lut_out = HB1_data_in[18];
HB1_memory[18][18] = DFFEA(HB1_memory[18][18]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][18]
--operation mode is normal

HB1_memory[16][18]_lut_out = HB1_data_in[18];
HB1_memory[16][18] = DFFEA(HB1_memory[16][18]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L4413 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_148_rtl_568~0
--operation mode is normal

HB1L4413 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][18]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][18];


--HB1_memory[19][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][18]
--operation mode is normal

HB1_memory[19][18]_lut_out = HB1_data_in[18];
HB1_memory[19][18] = DFFEA(HB1_memory[19][18]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L5413 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_148_rtl_568~1
--operation mode is normal

HB1L5413 = HB1L4413 & (HB1_memory[19][18] # !N01_safe_q[0]) # !HB1L4413 & HB1_memory[17][18] & N01_safe_q[0];


--HB1L2413 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_148_rtl_567~0
--operation mode is normal

HB1L2413 = N01_safe_q[3] & (N01_safe_q[2] # HB1L9413) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L5413;


--HB1_memory[30][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][18]
--operation mode is normal

HB1_memory[30][18]_lut_out = HB1_data_in[18];
HB1_memory[30][18] = DFFEA(HB1_memory[30][18]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][18]
--operation mode is normal

HB1_memory[29][18]_lut_out = HB1_data_in[18];
HB1_memory[29][18] = DFFEA(HB1_memory[29][18]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][18]
--operation mode is normal

HB1_memory[28][18]_lut_out = HB1_data_in[18];
HB1_memory[28][18] = DFFEA(HB1_memory[28][18]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L0513 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_148_rtl_571~0
--operation mode is normal

HB1L0513 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][18]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][18];


--HB1_memory[31][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][18]
--operation mode is normal

HB1_memory[31][18]_lut_out = HB1_data_in[18];
HB1_memory[31][18] = DFFEA(HB1_memory[31][18]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L1513 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_148_rtl_571~1
--operation mode is normal

HB1L1513 = HB1L0513 & (HB1_memory[31][18] # !N01_safe_q[1]) # !HB1L0513 & HB1_memory[30][18] & N01_safe_q[1];


--HB1L3413 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_148_rtl_567~1
--operation mode is normal

HB1L3413 = HB1L2413 & (HB1L1513 # !N01_safe_q[2]) # !HB1L2413 & HB1L7413 & N01_safe_q[2];


--HB1_memory[41][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][18]
--operation mode is normal

HB1_memory[41][18]_lut_out = HB1_data_in[18];
HB1_memory[41][18] = DFFEA(HB1_memory[41][18]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][18]
--operation mode is normal

HB1_memory[42][18]_lut_out = HB1_data_in[18];
HB1_memory[42][18] = DFFEA(HB1_memory[42][18]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][18]
--operation mode is normal

HB1_memory[40][18]_lut_out = HB1_data_in[18];
HB1_memory[40][18] = DFFEA(HB1_memory[40][18]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L8513 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_149_rtl_575~0
--operation mode is normal

HB1L8513 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][18]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][18];


--HB1_memory[43][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][18]
--operation mode is normal

HB1_memory[43][18]_lut_out = HB1_data_in[18];
HB1_memory[43][18] = DFFEA(HB1_memory[43][18]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L9513 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_149_rtl_575~1
--operation mode is normal

HB1L9513 = HB1L8513 & (HB1_memory[43][18] # !N01_safe_q[0]) # !HB1L8513 & HB1_memory[41][18] & N01_safe_q[0];


--HB1_memory[38][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][18]
--operation mode is normal

HB1_memory[38][18]_lut_out = HB1_data_in[18];
HB1_memory[38][18] = DFFEA(HB1_memory[38][18]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][18]
--operation mode is normal

HB1_memory[37][18]_lut_out = HB1_data_in[18];
HB1_memory[37][18] = DFFEA(HB1_memory[37][18]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][18]
--operation mode is normal

HB1_memory[36][18]_lut_out = HB1_data_in[18];
HB1_memory[36][18] = DFFEA(HB1_memory[36][18]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L6513 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_149_rtl_574~0
--operation mode is normal

HB1L6513 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][18]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][18];


--HB1_memory[39][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][18]
--operation mode is normal

HB1_memory[39][18]_lut_out = HB1_data_in[18];
HB1_memory[39][18] = DFFEA(HB1_memory[39][18]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L7513 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_149_rtl_574~1
--operation mode is normal

HB1L7513 = HB1L6513 & (HB1_memory[39][18] # !N01_safe_q[1]) # !HB1L6513 & HB1_memory[38][18] & N01_safe_q[1];


--HB1_memory[33][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][18]
--operation mode is normal

HB1_memory[33][18]_lut_out = HB1_data_in[18];
HB1_memory[33][18] = DFFEA(HB1_memory[33][18]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][18]
--operation mode is normal

HB1_memory[34][18]_lut_out = HB1_data_in[18];
HB1_memory[34][18] = DFFEA(HB1_memory[34][18]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][18]
--operation mode is normal

HB1_memory[32][18]_lut_out = HB1_data_in[18];
HB1_memory[32][18] = DFFEA(HB1_memory[32][18]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L4513 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_149_rtl_573~0
--operation mode is normal

HB1L4513 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][18]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][18];


--HB1_memory[35][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][18]
--operation mode is normal

HB1_memory[35][18]_lut_out = HB1_data_in[18];
HB1_memory[35][18] = DFFEA(HB1_memory[35][18]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L5513 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_149_rtl_573~1
--operation mode is normal

HB1L5513 = HB1L4513 & (HB1_memory[35][18] # !N01_safe_q[0]) # !HB1L4513 & HB1_memory[33][18] & N01_safe_q[0];


--HB1L2513 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_149_rtl_572~0
--operation mode is normal

HB1L2513 = N01_safe_q[2] & (N01_safe_q[3] # HB1L7513) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L5513;


--HB1_memory[46][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][18]
--operation mode is normal

HB1_memory[46][18]_lut_out = HB1_data_in[18];
HB1_memory[46][18] = DFFEA(HB1_memory[46][18]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][18]
--operation mode is normal

HB1_memory[45][18]_lut_out = HB1_data_in[18];
HB1_memory[45][18] = DFFEA(HB1_memory[45][18]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][18]
--operation mode is normal

HB1_memory[44][18]_lut_out = HB1_data_in[18];
HB1_memory[44][18] = DFFEA(HB1_memory[44][18]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L0613 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_149_rtl_576~0
--operation mode is normal

HB1L0613 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][18]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][18];


--HB1_memory[47][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][18]
--operation mode is normal

HB1_memory[47][18]_lut_out = HB1_data_in[18];
HB1_memory[47][18] = DFFEA(HB1_memory[47][18]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L1613 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_149_rtl_576~1
--operation mode is normal

HB1L1613 = HB1L0613 & (HB1_memory[47][18] # !N01_safe_q[1]) # !HB1L0613 & HB1_memory[46][18] & N01_safe_q[1];


--HB1L3513 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_149_rtl_572~1
--operation mode is normal

HB1L3513 = HB1L2513 & (HB1L1613 # !N01_safe_q[3]) # !HB1L2513 & HB1L9513 & N01_safe_q[3];


--HB1_memory[9][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][18]
--operation mode is normal

HB1_memory[9][18]_lut_out = HB1_data_in[18];
HB1_memory[9][18] = DFFEA(HB1_memory[9][18]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][18]
--operation mode is normal

HB1_memory[10][18]_lut_out = HB1_data_in[18];
HB1_memory[10][18] = DFFEA(HB1_memory[10][18]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][18]
--operation mode is normal

HB1_memory[8][18]_lut_out = HB1_data_in[18];
HB1_memory[8][18] = DFFEA(HB1_memory[8][18]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L8313 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_147_rtl_565~0
--operation mode is normal

HB1L8313 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][18]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][18];


--HB1_memory[11][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][18]
--operation mode is normal

HB1_memory[11][18]_lut_out = HB1_data_in[18];
HB1_memory[11][18] = DFFEA(HB1_memory[11][18]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L9313 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_147_rtl_565~1
--operation mode is normal

HB1L9313 = HB1L8313 & (HB1_memory[11][18] # !N01_safe_q[0]) # !HB1L8313 & HB1_memory[9][18] & N01_safe_q[0];


--HB1_memory[6][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][18]
--operation mode is normal

HB1_memory[6][18]_lut_out = HB1_data_in[18];
HB1_memory[6][18] = DFFEA(HB1_memory[6][18]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][18]
--operation mode is normal

HB1_memory[5][18]_lut_out = HB1_data_in[18];
HB1_memory[5][18] = DFFEA(HB1_memory[5][18]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][18]
--operation mode is normal

HB1_memory[4][18]_lut_out = HB1_data_in[18];
HB1_memory[4][18] = DFFEA(HB1_memory[4][18]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L6313 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_147_rtl_564~0
--operation mode is normal

HB1L6313 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][18]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][18];


--HB1_memory[7][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][18]
--operation mode is normal

HB1_memory[7][18]_lut_out = HB1_data_in[18];
HB1_memory[7][18] = DFFEA(HB1_memory[7][18]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L7313 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_147_rtl_564~1
--operation mode is normal

HB1L7313 = HB1L6313 & (HB1_memory[7][18] # !N01_safe_q[1]) # !HB1L6313 & HB1_memory[6][18] & N01_safe_q[1];


--HB1_memory[1][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][18]
--operation mode is normal

HB1_memory[1][18]_lut_out = HB1_data_in[18];
HB1_memory[1][18] = DFFEA(HB1_memory[1][18]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][18]
--operation mode is normal

HB1_memory[2][18]_lut_out = HB1_data_in[18];
HB1_memory[2][18] = DFFEA(HB1_memory[2][18]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][18]
--operation mode is normal

HB1_memory[0][18]_lut_out = HB1_data_in[18];
HB1_memory[0][18] = DFFEA(HB1_memory[0][18]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L4313 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_147_rtl_563~0
--operation mode is normal

HB1L4313 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][18]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][18];


--HB1_memory[3][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][18]
--operation mode is normal

HB1_memory[3][18]_lut_out = HB1_data_in[18];
HB1_memory[3][18] = DFFEA(HB1_memory[3][18]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L5313 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_147_rtl_563~1
--operation mode is normal

HB1L5313 = HB1L4313 & (HB1_memory[3][18] # !N01_safe_q[0]) # !HB1L4313 & HB1_memory[1][18] & N01_safe_q[0];


--HB1L2313 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_147_rtl_562~0
--operation mode is normal

HB1L2313 = N01_safe_q[2] & (N01_safe_q[3] # HB1L7313) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L5313;


--HB1_memory[14][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][18]
--operation mode is normal

HB1_memory[14][18]_lut_out = HB1_data_in[18];
HB1_memory[14][18] = DFFEA(HB1_memory[14][18]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][18]
--operation mode is normal

HB1_memory[13][18]_lut_out = HB1_data_in[18];
HB1_memory[13][18] = DFFEA(HB1_memory[13][18]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][18]
--operation mode is normal

HB1_memory[12][18]_lut_out = HB1_data_in[18];
HB1_memory[12][18] = DFFEA(HB1_memory[12][18]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L0413 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_147_rtl_566~0
--operation mode is normal

HB1L0413 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][18]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][18];


--HB1_memory[15][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][18]
--operation mode is normal

HB1_memory[15][18]_lut_out = HB1_data_in[18];
HB1_memory[15][18] = DFFEA(HB1_memory[15][18]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L1413 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_147_rtl_566~1
--operation mode is normal

HB1L1413 = HB1L0413 & (HB1_memory[15][18] # !N01_safe_q[1]) # !HB1L0413 & HB1_memory[14][18] & N01_safe_q[1];


--HB1L3313 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_147_rtl_562~1
--operation mode is normal

HB1L3313 = HB1L2313 & (HB1L1413 # !N01_safe_q[3]) # !HB1L2313 & HB1L9313 & N01_safe_q[3];


--HB1L1313 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_146~0
--operation mode is normal

HB1L1313 = N01_safe_q[5] & (N01_safe_q[4] # HB1L3513) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L3313;


--HB1_memory[54][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][18]
--operation mode is normal

HB1_memory[54][18]_lut_out = HB1_data_in[18];
HB1_memory[54][18] = DFFEA(HB1_memory[54][18]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][18]
--operation mode is normal

HB1_memory[53][18]_lut_out = HB1_data_in[18];
HB1_memory[53][18] = DFFEA(HB1_memory[53][18]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][18]
--operation mode is normal

HB1_memory[52][18]_lut_out = HB1_data_in[18];
HB1_memory[52][18] = DFFEA(HB1_memory[52][18]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L6613 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_150_rtl_579~0
--operation mode is normal

HB1L6613 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][18]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][18];


--HB1_memory[55][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][18]
--operation mode is normal

HB1_memory[55][18]_lut_out = HB1_data_in[18];
HB1_memory[55][18] = DFFEA(HB1_memory[55][18]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L7613 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_150_rtl_579~1
--operation mode is normal

HB1L7613 = HB1L6613 & (HB1_memory[55][18] # !N01_safe_q[1]) # !HB1L6613 & HB1_memory[54][18] & N01_safe_q[1];


--HB1_memory[57][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][18]
--operation mode is normal

HB1_memory[57][18]_lut_out = HB1_data_in[18];
HB1_memory[57][18] = DFFEA(HB1_memory[57][18]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][18]
--operation mode is normal

HB1_memory[58][18]_lut_out = HB1_data_in[18];
HB1_memory[58][18] = DFFEA(HB1_memory[58][18]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][18]
--operation mode is normal

HB1_memory[56][18]_lut_out = HB1_data_in[18];
HB1_memory[56][18] = DFFEA(HB1_memory[56][18]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L8613 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_150_rtl_580~0
--operation mode is normal

HB1L8613 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][18]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][18];


--HB1_memory[59][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][18]
--operation mode is normal

HB1_memory[59][18]_lut_out = HB1_data_in[18];
HB1_memory[59][18] = DFFEA(HB1_memory[59][18]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L9613 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_150_rtl_580~1
--operation mode is normal

HB1L9613 = HB1L8613 & (HB1_memory[59][18] # !N01_safe_q[0]) # !HB1L8613 & HB1_memory[57][18] & N01_safe_q[0];


--HB1_memory[49][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][18]
--operation mode is normal

HB1_memory[49][18]_lut_out = HB1_data_in[18];
HB1_memory[49][18] = DFFEA(HB1_memory[49][18]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][18]
--operation mode is normal

HB1_memory[50][18]_lut_out = HB1_data_in[18];
HB1_memory[50][18] = DFFEA(HB1_memory[50][18]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][18]
--operation mode is normal

HB1_memory[48][18]_lut_out = HB1_data_in[18];
HB1_memory[48][18] = DFFEA(HB1_memory[48][18]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L4613 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_150_rtl_578~0
--operation mode is normal

HB1L4613 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][18]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][18];


--HB1_memory[51][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][18]
--operation mode is normal

HB1_memory[51][18]_lut_out = HB1_data_in[18];
HB1_memory[51][18] = DFFEA(HB1_memory[51][18]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L5613 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_150_rtl_578~1
--operation mode is normal

HB1L5613 = HB1L4613 & (HB1_memory[51][18] # !N01_safe_q[0]) # !HB1L4613 & HB1_memory[49][18] & N01_safe_q[0];


--HB1L2613 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_150_rtl_577~0
--operation mode is normal

HB1L2613 = N01_safe_q[3] & (N01_safe_q[2] # HB1L9613) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L5613;


--HB1_memory[62][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][18]
--operation mode is normal

HB1_memory[62][18]_lut_out = HB1_data_in[18];
HB1_memory[62][18] = DFFEA(HB1_memory[62][18]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][18]
--operation mode is normal

HB1_memory[61][18]_lut_out = HB1_data_in[18];
HB1_memory[61][18] = DFFEA(HB1_memory[61][18]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][18]
--operation mode is normal

HB1_memory[60][18]_lut_out = HB1_data_in[18];
HB1_memory[60][18] = DFFEA(HB1_memory[60][18]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L0713 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_150_rtl_581~0
--operation mode is normal

HB1L0713 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][18]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][18];


--HB1_memory[63][18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][18]
--operation mode is normal

HB1_memory[63][18]_lut_out = HB1_data_in[18];
HB1_memory[63][18] = DFFEA(HB1_memory[63][18]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L1713 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_150_rtl_581~1
--operation mode is normal

HB1L1713 = HB1L0713 & (HB1_memory[63][18] # !N01_safe_q[1]) # !HB1L0713 & HB1_memory[62][18] & N01_safe_q[1];


--HB1L3613 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4852_rtl_150_rtl_577~1
--operation mode is normal

HB1L3613 = HB1L2613 & (HB1L1713 # !N01_safe_q[2]) # !HB1L2613 & HB1L7613 & N01_safe_q[2];


--HB1_memory[41][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][24]
--operation mode is normal

HB1_memory[41][24]_lut_out = HB1_data_in[24];
HB1_memory[41][24] = DFFEA(HB1_memory[41][24]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][24]
--operation mode is normal

HB1_memory[42][24]_lut_out = HB1_data_in[24];
HB1_memory[42][24] = DFFEA(HB1_memory[42][24]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][24]
--operation mode is normal

HB1_memory[40][24]_lut_out = HB1_data_in[24];
HB1_memory[40][24] = DFFEA(HB1_memory[40][24]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L2192 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_184_rtl_715~0
--operation mode is normal

HB1L2192 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][24]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][24];


--HB1_memory[43][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][24]
--operation mode is normal

HB1_memory[43][24]_lut_out = HB1_data_in[24];
HB1_memory[43][24] = DFFEA(HB1_memory[43][24]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L3192 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_184_rtl_715~1
--operation mode is normal

HB1L3192 = HB1L2192 & (HB1_memory[43][24] # !N01_safe_q[0]) # !HB1L2192 & HB1_memory[41][24] & N01_safe_q[0];


--HB1_memory[38][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][24]
--operation mode is normal

HB1_memory[38][24]_lut_out = HB1_data_in[24];
HB1_memory[38][24] = DFFEA(HB1_memory[38][24]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][24]
--operation mode is normal

HB1_memory[37][24]_lut_out = HB1_data_in[24];
HB1_memory[37][24] = DFFEA(HB1_memory[37][24]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][24]
--operation mode is normal

HB1_memory[36][24]_lut_out = HB1_data_in[24];
HB1_memory[36][24] = DFFEA(HB1_memory[36][24]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L0192 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_184_rtl_714~0
--operation mode is normal

HB1L0192 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][24]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][24];


--HB1_memory[39][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][24]
--operation mode is normal

HB1_memory[39][24]_lut_out = HB1_data_in[24];
HB1_memory[39][24] = DFFEA(HB1_memory[39][24]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L1192 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_184_rtl_714~1
--operation mode is normal

HB1L1192 = HB1L0192 & (HB1_memory[39][24] # !N01_safe_q[1]) # !HB1L0192 & HB1_memory[38][24] & N01_safe_q[1];


--HB1_memory[33][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][24]
--operation mode is normal

HB1_memory[33][24]_lut_out = HB1_data_in[24];
HB1_memory[33][24] = DFFEA(HB1_memory[33][24]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][24]
--operation mode is normal

HB1_memory[34][24]_lut_out = HB1_data_in[24];
HB1_memory[34][24] = DFFEA(HB1_memory[34][24]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][24]
--operation mode is normal

HB1_memory[32][24]_lut_out = HB1_data_in[24];
HB1_memory[32][24] = DFFEA(HB1_memory[32][24]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L8092 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_184_rtl_713~0
--operation mode is normal

HB1L8092 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][24]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][24];


--HB1_memory[35][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][24]
--operation mode is normal

HB1_memory[35][24]_lut_out = HB1_data_in[24];
HB1_memory[35][24] = DFFEA(HB1_memory[35][24]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L9092 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_184_rtl_713~1
--operation mode is normal

HB1L9092 = HB1L8092 & (HB1_memory[35][24] # !N01_safe_q[0]) # !HB1L8092 & HB1_memory[33][24] & N01_safe_q[0];


--HB1L6092 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_184_rtl_712~0
--operation mode is normal

HB1L6092 = N01_safe_q[2] & (N01_safe_q[3] # HB1L1192) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L9092;


--HB1_memory[46][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][24]
--operation mode is normal

HB1_memory[46][24]_lut_out = HB1_data_in[24];
HB1_memory[46][24] = DFFEA(HB1_memory[46][24]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][24]
--operation mode is normal

HB1_memory[45][24]_lut_out = HB1_data_in[24];
HB1_memory[45][24] = DFFEA(HB1_memory[45][24]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][24]
--operation mode is normal

HB1_memory[44][24]_lut_out = HB1_data_in[24];
HB1_memory[44][24] = DFFEA(HB1_memory[44][24]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L4192 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_184_rtl_716~0
--operation mode is normal

HB1L4192 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][24]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][24];


--HB1_memory[47][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][24]
--operation mode is normal

HB1_memory[47][24]_lut_out = HB1_data_in[24];
HB1_memory[47][24] = DFFEA(HB1_memory[47][24]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L5192 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_184_rtl_716~1
--operation mode is normal

HB1L5192 = HB1L4192 & (HB1_memory[47][24] # !N01_safe_q[1]) # !HB1L4192 & HB1_memory[46][24] & N01_safe_q[1];


--HB1L7092 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_184_rtl_712~1
--operation mode is normal

HB1L7092 = HB1L6092 & (HB1L5192 # !N01_safe_q[3]) # !HB1L6092 & HB1L3192 & N01_safe_q[3];


--HB1_memory[22][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][24]
--operation mode is normal

HB1_memory[22][24]_lut_out = HB1_data_in[24];
HB1_memory[22][24] = DFFEA(HB1_memory[22][24]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][24]
--operation mode is normal

HB1_memory[21][24]_lut_out = HB1_data_in[24];
HB1_memory[21][24] = DFFEA(HB1_memory[21][24]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][24]
--operation mode is normal

HB1_memory[20][24]_lut_out = HB1_data_in[24];
HB1_memory[20][24] = DFFEA(HB1_memory[20][24]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L0092 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_183_rtl_709~0
--operation mode is normal

HB1L0092 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][24]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][24];


--HB1_memory[23][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][24]
--operation mode is normal

HB1_memory[23][24]_lut_out = HB1_data_in[24];
HB1_memory[23][24] = DFFEA(HB1_memory[23][24]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L1092 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_183_rtl_709~1
--operation mode is normal

HB1L1092 = HB1L0092 & (HB1_memory[23][24] # !N01_safe_q[1]) # !HB1L0092 & HB1_memory[22][24] & N01_safe_q[1];


--HB1_memory[25][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][24]
--operation mode is normal

HB1_memory[25][24]_lut_out = HB1_data_in[24];
HB1_memory[25][24] = DFFEA(HB1_memory[25][24]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][24]
--operation mode is normal

HB1_memory[26][24]_lut_out = HB1_data_in[24];
HB1_memory[26][24] = DFFEA(HB1_memory[26][24]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][24]
--operation mode is normal

HB1_memory[24][24]_lut_out = HB1_data_in[24];
HB1_memory[24][24] = DFFEA(HB1_memory[24][24]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L2092 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_183_rtl_710~0
--operation mode is normal

HB1L2092 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][24]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][24];


--HB1_memory[27][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][24]
--operation mode is normal

HB1_memory[27][24]_lut_out = HB1_data_in[24];
HB1_memory[27][24] = DFFEA(HB1_memory[27][24]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L3092 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_183_rtl_710~1
--operation mode is normal

HB1L3092 = HB1L2092 & (HB1_memory[27][24] # !N01_safe_q[0]) # !HB1L2092 & HB1_memory[25][24] & N01_safe_q[0];


--HB1_memory[17][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][24]
--operation mode is normal

HB1_memory[17][24]_lut_out = HB1_data_in[24];
HB1_memory[17][24] = DFFEA(HB1_memory[17][24]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][24]
--operation mode is normal

HB1_memory[18][24]_lut_out = HB1_data_in[24];
HB1_memory[18][24] = DFFEA(HB1_memory[18][24]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][24]
--operation mode is normal

HB1_memory[16][24]_lut_out = HB1_data_in[24];
HB1_memory[16][24] = DFFEA(HB1_memory[16][24]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L8982 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_183_rtl_708~0
--operation mode is normal

HB1L8982 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][24]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][24];


--HB1_memory[19][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][24]
--operation mode is normal

HB1_memory[19][24]_lut_out = HB1_data_in[24];
HB1_memory[19][24] = DFFEA(HB1_memory[19][24]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L9982 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_183_rtl_708~1
--operation mode is normal

HB1L9982 = HB1L8982 & (HB1_memory[19][24] # !N01_safe_q[0]) # !HB1L8982 & HB1_memory[17][24] & N01_safe_q[0];


--HB1L6982 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_183_rtl_707~0
--operation mode is normal

HB1L6982 = N01_safe_q[3] & (N01_safe_q[2] # HB1L3092) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L9982;


--HB1_memory[30][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][24]
--operation mode is normal

HB1_memory[30][24]_lut_out = HB1_data_in[24];
HB1_memory[30][24] = DFFEA(HB1_memory[30][24]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][24]
--operation mode is normal

HB1_memory[29][24]_lut_out = HB1_data_in[24];
HB1_memory[29][24] = DFFEA(HB1_memory[29][24]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][24]
--operation mode is normal

HB1_memory[28][24]_lut_out = HB1_data_in[24];
HB1_memory[28][24] = DFFEA(HB1_memory[28][24]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L4092 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_183_rtl_711~0
--operation mode is normal

HB1L4092 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][24]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][24];


--HB1_memory[31][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][24]
--operation mode is normal

HB1_memory[31][24]_lut_out = HB1_data_in[24];
HB1_memory[31][24] = DFFEA(HB1_memory[31][24]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L5092 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_183_rtl_711~1
--operation mode is normal

HB1L5092 = HB1L4092 & (HB1_memory[31][24] # !N01_safe_q[1]) # !HB1L4092 & HB1_memory[30][24] & N01_safe_q[1];


--HB1L7982 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_183_rtl_707~1
--operation mode is normal

HB1L7982 = HB1L6982 & (HB1L5092 # !N01_safe_q[2]) # !HB1L6982 & HB1L1092 & N01_safe_q[2];


--HB1_memory[9][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][24]
--operation mode is normal

HB1_memory[9][24]_lut_out = HB1_data_in[24];
HB1_memory[9][24] = DFFEA(HB1_memory[9][24]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][24]
--operation mode is normal

HB1_memory[10][24]_lut_out = HB1_data_in[24];
HB1_memory[10][24] = DFFEA(HB1_memory[10][24]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][24]
--operation mode is normal

HB1_memory[8][24]_lut_out = HB1_data_in[24];
HB1_memory[8][24] = DFFEA(HB1_memory[8][24]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L2982 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_182_rtl_705~0
--operation mode is normal

HB1L2982 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][24]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][24];


--HB1_memory[11][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][24]
--operation mode is normal

HB1_memory[11][24]_lut_out = HB1_data_in[24];
HB1_memory[11][24] = DFFEA(HB1_memory[11][24]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L3982 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_182_rtl_705~1
--operation mode is normal

HB1L3982 = HB1L2982 & (HB1_memory[11][24] # !N01_safe_q[0]) # !HB1L2982 & HB1_memory[9][24] & N01_safe_q[0];


--HB1_memory[6][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][24]
--operation mode is normal

HB1_memory[6][24]_lut_out = HB1_data_in[24];
HB1_memory[6][24] = DFFEA(HB1_memory[6][24]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][24]
--operation mode is normal

HB1_memory[5][24]_lut_out = HB1_data_in[24];
HB1_memory[5][24] = DFFEA(HB1_memory[5][24]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][24]
--operation mode is normal

HB1_memory[4][24]_lut_out = HB1_data_in[24];
HB1_memory[4][24] = DFFEA(HB1_memory[4][24]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L0982 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_182_rtl_704~0
--operation mode is normal

HB1L0982 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][24]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][24];


--HB1_memory[7][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][24]
--operation mode is normal

HB1_memory[7][24]_lut_out = HB1_data_in[24];
HB1_memory[7][24] = DFFEA(HB1_memory[7][24]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L1982 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_182_rtl_704~1
--operation mode is normal

HB1L1982 = HB1L0982 & (HB1_memory[7][24] # !N01_safe_q[1]) # !HB1L0982 & HB1_memory[6][24] & N01_safe_q[1];


--HB1_memory[1][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][24]
--operation mode is normal

HB1_memory[1][24]_lut_out = HB1_data_in[24];
HB1_memory[1][24] = DFFEA(HB1_memory[1][24]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][24]
--operation mode is normal

HB1_memory[2][24]_lut_out = HB1_data_in[24];
HB1_memory[2][24] = DFFEA(HB1_memory[2][24]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][24]
--operation mode is normal

HB1_memory[0][24]_lut_out = HB1_data_in[24];
HB1_memory[0][24] = DFFEA(HB1_memory[0][24]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L8882 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_182_rtl_703~0
--operation mode is normal

HB1L8882 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][24]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][24];


--HB1_memory[3][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][24]
--operation mode is normal

HB1_memory[3][24]_lut_out = HB1_data_in[24];
HB1_memory[3][24] = DFFEA(HB1_memory[3][24]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L9882 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_182_rtl_703~1
--operation mode is normal

HB1L9882 = HB1L8882 & (HB1_memory[3][24] # !N01_safe_q[0]) # !HB1L8882 & HB1_memory[1][24] & N01_safe_q[0];


--HB1L6882 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_182_rtl_702~0
--operation mode is normal

HB1L6882 = N01_safe_q[2] & (N01_safe_q[3] # HB1L1982) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L9882;


--HB1_memory[14][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][24]
--operation mode is normal

HB1_memory[14][24]_lut_out = HB1_data_in[24];
HB1_memory[14][24] = DFFEA(HB1_memory[14][24]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][24]
--operation mode is normal

HB1_memory[13][24]_lut_out = HB1_data_in[24];
HB1_memory[13][24] = DFFEA(HB1_memory[13][24]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][24]
--operation mode is normal

HB1_memory[12][24]_lut_out = HB1_data_in[24];
HB1_memory[12][24] = DFFEA(HB1_memory[12][24]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L4982 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_182_rtl_706~0
--operation mode is normal

HB1L4982 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][24]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][24];


--HB1_memory[15][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][24]
--operation mode is normal

HB1_memory[15][24]_lut_out = HB1_data_in[24];
HB1_memory[15][24] = DFFEA(HB1_memory[15][24]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L5982 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_182_rtl_706~1
--operation mode is normal

HB1L5982 = HB1L4982 & (HB1_memory[15][24] # !N01_safe_q[1]) # !HB1L4982 & HB1_memory[14][24] & N01_safe_q[1];


--HB1L7882 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_182_rtl_702~1
--operation mode is normal

HB1L7882 = HB1L6882 & (HB1L5982 # !N01_safe_q[3]) # !HB1L6882 & HB1L3982 & N01_safe_q[3];


--HB1L5882 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_181~0
--operation mode is normal

HB1L5882 = N01_safe_q[4] & (N01_safe_q[5] # HB1L7982) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L7882;


--HB1_memory[54][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][24]
--operation mode is normal

HB1_memory[54][24]_lut_out = HB1_data_in[24];
HB1_memory[54][24] = DFFEA(HB1_memory[54][24]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][24]
--operation mode is normal

HB1_memory[53][24]_lut_out = HB1_data_in[24];
HB1_memory[53][24] = DFFEA(HB1_memory[53][24]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][24]
--operation mode is normal

HB1_memory[52][24]_lut_out = HB1_data_in[24];
HB1_memory[52][24] = DFFEA(HB1_memory[52][24]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L0292 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_185_rtl_719~0
--operation mode is normal

HB1L0292 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][24]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][24];


--HB1_memory[55][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][24]
--operation mode is normal

HB1_memory[55][24]_lut_out = HB1_data_in[24];
HB1_memory[55][24] = DFFEA(HB1_memory[55][24]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L1292 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_185_rtl_719~1
--operation mode is normal

HB1L1292 = HB1L0292 & (HB1_memory[55][24] # !N01_safe_q[1]) # !HB1L0292 & HB1_memory[54][24] & N01_safe_q[1];


--HB1_memory[57][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][24]
--operation mode is normal

HB1_memory[57][24]_lut_out = HB1_data_in[24];
HB1_memory[57][24] = DFFEA(HB1_memory[57][24]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][24]
--operation mode is normal

HB1_memory[58][24]_lut_out = HB1_data_in[24];
HB1_memory[58][24] = DFFEA(HB1_memory[58][24]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][24]
--operation mode is normal

HB1_memory[56][24]_lut_out = HB1_data_in[24];
HB1_memory[56][24] = DFFEA(HB1_memory[56][24]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L2292 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_185_rtl_720~0
--operation mode is normal

HB1L2292 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][24]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][24];


--HB1_memory[59][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][24]
--operation mode is normal

HB1_memory[59][24]_lut_out = HB1_data_in[24];
HB1_memory[59][24] = DFFEA(HB1_memory[59][24]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L3292 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_185_rtl_720~1
--operation mode is normal

HB1L3292 = HB1L2292 & (HB1_memory[59][24] # !N01_safe_q[0]) # !HB1L2292 & HB1_memory[57][24] & N01_safe_q[0];


--HB1_memory[49][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][24]
--operation mode is normal

HB1_memory[49][24]_lut_out = HB1_data_in[24];
HB1_memory[49][24] = DFFEA(HB1_memory[49][24]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][24]
--operation mode is normal

HB1_memory[50][24]_lut_out = HB1_data_in[24];
HB1_memory[50][24] = DFFEA(HB1_memory[50][24]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][24]
--operation mode is normal

HB1_memory[48][24]_lut_out = HB1_data_in[24];
HB1_memory[48][24] = DFFEA(HB1_memory[48][24]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L8192 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_185_rtl_718~0
--operation mode is normal

HB1L8192 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][24]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][24];


--HB1_memory[51][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][24]
--operation mode is normal

HB1_memory[51][24]_lut_out = HB1_data_in[24];
HB1_memory[51][24] = DFFEA(HB1_memory[51][24]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L9192 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_185_rtl_718~1
--operation mode is normal

HB1L9192 = HB1L8192 & (HB1_memory[51][24] # !N01_safe_q[0]) # !HB1L8192 & HB1_memory[49][24] & N01_safe_q[0];


--HB1L6192 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_185_rtl_717~0
--operation mode is normal

HB1L6192 = N01_safe_q[3] & (N01_safe_q[2] # HB1L3292) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L9192;


--HB1_memory[62][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][24]
--operation mode is normal

HB1_memory[62][24]_lut_out = HB1_data_in[24];
HB1_memory[62][24] = DFFEA(HB1_memory[62][24]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][24]
--operation mode is normal

HB1_memory[61][24]_lut_out = HB1_data_in[24];
HB1_memory[61][24] = DFFEA(HB1_memory[61][24]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][24]
--operation mode is normal

HB1_memory[60][24]_lut_out = HB1_data_in[24];
HB1_memory[60][24] = DFFEA(HB1_memory[60][24]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L4292 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_185_rtl_721~0
--operation mode is normal

HB1L4292 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][24]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][24];


--HB1_memory[63][24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][24]
--operation mode is normal

HB1_memory[63][24]_lut_out = HB1_data_in[24];
HB1_memory[63][24] = DFFEA(HB1_memory[63][24]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L5292 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_185_rtl_721~1
--operation mode is normal

HB1L5292 = HB1L4292 & (HB1_memory[63][24] # !N01_safe_q[1]) # !HB1L4292 & HB1_memory[62][24] & N01_safe_q[1];


--HB1L7192 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4846_rtl_185_rtl_717~1
--operation mode is normal

HB1L7192 = HB1L6192 & (HB1L5292 # !N01_safe_q[2]) # !HB1L6192 & HB1L1292 & N01_safe_q[2];


--HB1_memory[22][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][23]
--operation mode is normal

HB1_memory[22][23]_lut_out = HB1_data_in[23];
HB1_memory[22][23] = DFFEA(HB1_memory[22][23]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][23]
--operation mode is normal

HB1_memory[21][23]_lut_out = HB1_data_in[23];
HB1_memory[21][23] = DFFEA(HB1_memory[21][23]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][23]
--operation mode is normal

HB1_memory[20][23]_lut_out = HB1_data_in[23];
HB1_memory[20][23] = DFFEA(HB1_memory[20][23]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L1492 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_178_rtl_689~0
--operation mode is normal

HB1L1492 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][23]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][23];


--HB1_memory[23][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][23]
--operation mode is normal

HB1_memory[23][23]_lut_out = HB1_data_in[23];
HB1_memory[23][23] = DFFEA(HB1_memory[23][23]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L2492 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_178_rtl_689~1
--operation mode is normal

HB1L2492 = HB1L1492 & (HB1_memory[23][23] # !N01_safe_q[1]) # !HB1L1492 & HB1_memory[22][23] & N01_safe_q[1];


--HB1_memory[25][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][23]
--operation mode is normal

HB1_memory[25][23]_lut_out = HB1_data_in[23];
HB1_memory[25][23] = DFFEA(HB1_memory[25][23]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][23]
--operation mode is normal

HB1_memory[26][23]_lut_out = HB1_data_in[23];
HB1_memory[26][23] = DFFEA(HB1_memory[26][23]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][23]
--operation mode is normal

HB1_memory[24][23]_lut_out = HB1_data_in[23];
HB1_memory[24][23] = DFFEA(HB1_memory[24][23]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L3492 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_178_rtl_690~0
--operation mode is normal

HB1L3492 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][23]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][23];


--HB1_memory[27][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][23]
--operation mode is normal

HB1_memory[27][23]_lut_out = HB1_data_in[23];
HB1_memory[27][23] = DFFEA(HB1_memory[27][23]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L4492 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_178_rtl_690~1
--operation mode is normal

HB1L4492 = HB1L3492 & (HB1_memory[27][23] # !N01_safe_q[0]) # !HB1L3492 & HB1_memory[25][23] & N01_safe_q[0];


--HB1_memory[17][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][23]
--operation mode is normal

HB1_memory[17][23]_lut_out = HB1_data_in[23];
HB1_memory[17][23] = DFFEA(HB1_memory[17][23]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][23]
--operation mode is normal

HB1_memory[18][23]_lut_out = HB1_data_in[23];
HB1_memory[18][23] = DFFEA(HB1_memory[18][23]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][23]
--operation mode is normal

HB1_memory[16][23]_lut_out = HB1_data_in[23];
HB1_memory[16][23] = DFFEA(HB1_memory[16][23]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L9392 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_178_rtl_688~0
--operation mode is normal

HB1L9392 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][23]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][23];


--HB1_memory[19][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][23]
--operation mode is normal

HB1_memory[19][23]_lut_out = HB1_data_in[23];
HB1_memory[19][23] = DFFEA(HB1_memory[19][23]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L0492 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_178_rtl_688~1
--operation mode is normal

HB1L0492 = HB1L9392 & (HB1_memory[19][23] # !N01_safe_q[0]) # !HB1L9392 & HB1_memory[17][23] & N01_safe_q[0];


--HB1L7392 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_178_rtl_687~0
--operation mode is normal

HB1L7392 = N01_safe_q[3] & (N01_safe_q[2] # HB1L4492) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L0492;


--HB1_memory[30][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][23]
--operation mode is normal

HB1_memory[30][23]_lut_out = HB1_data_in[23];
HB1_memory[30][23] = DFFEA(HB1_memory[30][23]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][23]
--operation mode is normal

HB1_memory[29][23]_lut_out = HB1_data_in[23];
HB1_memory[29][23] = DFFEA(HB1_memory[29][23]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][23]
--operation mode is normal

HB1_memory[28][23]_lut_out = HB1_data_in[23];
HB1_memory[28][23] = DFFEA(HB1_memory[28][23]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L5492 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_178_rtl_691~0
--operation mode is normal

HB1L5492 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][23]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][23];


--HB1_memory[31][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][23]
--operation mode is normal

HB1_memory[31][23]_lut_out = HB1_data_in[23];
HB1_memory[31][23] = DFFEA(HB1_memory[31][23]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L6492 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_178_rtl_691~1
--operation mode is normal

HB1L6492 = HB1L5492 & (HB1_memory[31][23] # !N01_safe_q[1]) # !HB1L5492 & HB1_memory[30][23] & N01_safe_q[1];


--HB1L8392 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_178_rtl_687~1
--operation mode is normal

HB1L8392 = HB1L7392 & (HB1L6492 # !N01_safe_q[2]) # !HB1L7392 & HB1L2492 & N01_safe_q[2];


--HB1_memory[41][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][23]
--operation mode is normal

HB1_memory[41][23]_lut_out = HB1_data_in[23];
HB1_memory[41][23] = DFFEA(HB1_memory[41][23]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][23]
--operation mode is normal

HB1_memory[42][23]_lut_out = HB1_data_in[23];
HB1_memory[42][23] = DFFEA(HB1_memory[42][23]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][23]
--operation mode is normal

HB1_memory[40][23]_lut_out = HB1_data_in[23];
HB1_memory[40][23] = DFFEA(HB1_memory[40][23]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L3592 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_179_rtl_695~0
--operation mode is normal

HB1L3592 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][23]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][23];


--HB1_memory[43][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][23]
--operation mode is normal

HB1_memory[43][23]_lut_out = HB1_data_in[23];
HB1_memory[43][23] = DFFEA(HB1_memory[43][23]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L4592 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_179_rtl_695~1
--operation mode is normal

HB1L4592 = HB1L3592 & (HB1_memory[43][23] # !N01_safe_q[0]) # !HB1L3592 & HB1_memory[41][23] & N01_safe_q[0];


--HB1_memory[38][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][23]
--operation mode is normal

HB1_memory[38][23]_lut_out = HB1_data_in[23];
HB1_memory[38][23] = DFFEA(HB1_memory[38][23]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][23]
--operation mode is normal

HB1_memory[37][23]_lut_out = HB1_data_in[23];
HB1_memory[37][23] = DFFEA(HB1_memory[37][23]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][23]
--operation mode is normal

HB1_memory[36][23]_lut_out = HB1_data_in[23];
HB1_memory[36][23] = DFFEA(HB1_memory[36][23]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L1592 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_179_rtl_694~0
--operation mode is normal

HB1L1592 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][23]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][23];


--HB1_memory[39][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][23]
--operation mode is normal

HB1_memory[39][23]_lut_out = HB1_data_in[23];
HB1_memory[39][23] = DFFEA(HB1_memory[39][23]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L2592 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_179_rtl_694~1
--operation mode is normal

HB1L2592 = HB1L1592 & (HB1_memory[39][23] # !N01_safe_q[1]) # !HB1L1592 & HB1_memory[38][23] & N01_safe_q[1];


--HB1_memory[33][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][23]
--operation mode is normal

HB1_memory[33][23]_lut_out = HB1_data_in[23];
HB1_memory[33][23] = DFFEA(HB1_memory[33][23]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][23]
--operation mode is normal

HB1_memory[34][23]_lut_out = HB1_data_in[23];
HB1_memory[34][23] = DFFEA(HB1_memory[34][23]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][23]
--operation mode is normal

HB1_memory[32][23]_lut_out = HB1_data_in[23];
HB1_memory[32][23] = DFFEA(HB1_memory[32][23]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L9492 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_179_rtl_693~0
--operation mode is normal

HB1L9492 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][23]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][23];


--HB1_memory[35][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][23]
--operation mode is normal

HB1_memory[35][23]_lut_out = HB1_data_in[23];
HB1_memory[35][23] = DFFEA(HB1_memory[35][23]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L0592 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_179_rtl_693~1
--operation mode is normal

HB1L0592 = HB1L9492 & (HB1_memory[35][23] # !N01_safe_q[0]) # !HB1L9492 & HB1_memory[33][23] & N01_safe_q[0];


--HB1L7492 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_179_rtl_692~0
--operation mode is normal

HB1L7492 = N01_safe_q[2] & (N01_safe_q[3] # HB1L2592) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L0592;


--HB1_memory[46][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][23]
--operation mode is normal

HB1_memory[46][23]_lut_out = HB1_data_in[23];
HB1_memory[46][23] = DFFEA(HB1_memory[46][23]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][23]
--operation mode is normal

HB1_memory[45][23]_lut_out = HB1_data_in[23];
HB1_memory[45][23] = DFFEA(HB1_memory[45][23]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][23]
--operation mode is normal

HB1_memory[44][23]_lut_out = HB1_data_in[23];
HB1_memory[44][23] = DFFEA(HB1_memory[44][23]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L5592 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_179_rtl_696~0
--operation mode is normal

HB1L5592 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][23]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][23];


--HB1_memory[47][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][23]
--operation mode is normal

HB1_memory[47][23]_lut_out = HB1_data_in[23];
HB1_memory[47][23] = DFFEA(HB1_memory[47][23]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L6592 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_179_rtl_696~1
--operation mode is normal

HB1L6592 = HB1L5592 & (HB1_memory[47][23] # !N01_safe_q[1]) # !HB1L5592 & HB1_memory[46][23] & N01_safe_q[1];


--HB1L8492 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_179_rtl_692~1
--operation mode is normal

HB1L8492 = HB1L7492 & (HB1L6592 # !N01_safe_q[3]) # !HB1L7492 & HB1L4592 & N01_safe_q[3];


--HB1_memory[9][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][23]
--operation mode is normal

HB1_memory[9][23]_lut_out = HB1_data_in[23];
HB1_memory[9][23] = DFFEA(HB1_memory[9][23]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][23]
--operation mode is normal

HB1_memory[10][23]_lut_out = HB1_data_in[23];
HB1_memory[10][23] = DFFEA(HB1_memory[10][23]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][23]
--operation mode is normal

HB1_memory[8][23]_lut_out = HB1_data_in[23];
HB1_memory[8][23] = DFFEA(HB1_memory[8][23]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L3392 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_177_rtl_685~0
--operation mode is normal

HB1L3392 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][23]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][23];


--HB1_memory[11][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][23]
--operation mode is normal

HB1_memory[11][23]_lut_out = HB1_data_in[23];
HB1_memory[11][23] = DFFEA(HB1_memory[11][23]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L4392 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_177_rtl_685~1
--operation mode is normal

HB1L4392 = HB1L3392 & (HB1_memory[11][23] # !N01_safe_q[0]) # !HB1L3392 & HB1_memory[9][23] & N01_safe_q[0];


--HB1_memory[6][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][23]
--operation mode is normal

HB1_memory[6][23]_lut_out = HB1_data_in[23];
HB1_memory[6][23] = DFFEA(HB1_memory[6][23]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][23]
--operation mode is normal

HB1_memory[5][23]_lut_out = HB1_data_in[23];
HB1_memory[5][23] = DFFEA(HB1_memory[5][23]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][23]
--operation mode is normal

HB1_memory[4][23]_lut_out = HB1_data_in[23];
HB1_memory[4][23] = DFFEA(HB1_memory[4][23]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L1392 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_177_rtl_684~0
--operation mode is normal

HB1L1392 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][23]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][23];


--HB1_memory[7][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][23]
--operation mode is normal

HB1_memory[7][23]_lut_out = HB1_data_in[23];
HB1_memory[7][23] = DFFEA(HB1_memory[7][23]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L2392 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_177_rtl_684~1
--operation mode is normal

HB1L2392 = HB1L1392 & (HB1_memory[7][23] # !N01_safe_q[1]) # !HB1L1392 & HB1_memory[6][23] & N01_safe_q[1];


--HB1_memory[1][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][23]
--operation mode is normal

HB1_memory[1][23]_lut_out = HB1_data_in[23];
HB1_memory[1][23] = DFFEA(HB1_memory[1][23]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][23]
--operation mode is normal

HB1_memory[2][23]_lut_out = HB1_data_in[23];
HB1_memory[2][23] = DFFEA(HB1_memory[2][23]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][23]
--operation mode is normal

HB1_memory[0][23]_lut_out = HB1_data_in[23];
HB1_memory[0][23] = DFFEA(HB1_memory[0][23]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L9292 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_177_rtl_683~0
--operation mode is normal

HB1L9292 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][23]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][23];


--HB1_memory[3][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][23]
--operation mode is normal

HB1_memory[3][23]_lut_out = HB1_data_in[23];
HB1_memory[3][23] = DFFEA(HB1_memory[3][23]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L0392 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_177_rtl_683~1
--operation mode is normal

HB1L0392 = HB1L9292 & (HB1_memory[3][23] # !N01_safe_q[0]) # !HB1L9292 & HB1_memory[1][23] & N01_safe_q[0];


--HB1L7292 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_177_rtl_682~0
--operation mode is normal

HB1L7292 = N01_safe_q[2] & (N01_safe_q[3] # HB1L2392) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L0392;


--HB1_memory[14][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][23]
--operation mode is normal

HB1_memory[14][23]_lut_out = HB1_data_in[23];
HB1_memory[14][23] = DFFEA(HB1_memory[14][23]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][23]
--operation mode is normal

HB1_memory[13][23]_lut_out = HB1_data_in[23];
HB1_memory[13][23] = DFFEA(HB1_memory[13][23]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][23]
--operation mode is normal

HB1_memory[12][23]_lut_out = HB1_data_in[23];
HB1_memory[12][23] = DFFEA(HB1_memory[12][23]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L5392 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_177_rtl_686~0
--operation mode is normal

HB1L5392 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][23]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][23];


--HB1_memory[15][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][23]
--operation mode is normal

HB1_memory[15][23]_lut_out = HB1_data_in[23];
HB1_memory[15][23] = DFFEA(HB1_memory[15][23]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L6392 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_177_rtl_686~1
--operation mode is normal

HB1L6392 = HB1L5392 & (HB1_memory[15][23] # !N01_safe_q[1]) # !HB1L5392 & HB1_memory[14][23] & N01_safe_q[1];


--HB1L8292 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_177_rtl_682~1
--operation mode is normal

HB1L8292 = HB1L7292 & (HB1L6392 # !N01_safe_q[3]) # !HB1L7292 & HB1L4392 & N01_safe_q[3];


--HB1L6292 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_176~0
--operation mode is normal

HB1L6292 = N01_safe_q[5] & (N01_safe_q[4] # HB1L8492) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L8292;


--HB1_memory[54][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][23]
--operation mode is normal

HB1_memory[54][23]_lut_out = HB1_data_in[23];
HB1_memory[54][23] = DFFEA(HB1_memory[54][23]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][23]
--operation mode is normal

HB1_memory[53][23]_lut_out = HB1_data_in[23];
HB1_memory[53][23] = DFFEA(HB1_memory[53][23]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][23]
--operation mode is normal

HB1_memory[52][23]_lut_out = HB1_data_in[23];
HB1_memory[52][23] = DFFEA(HB1_memory[52][23]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L1692 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_180_rtl_699~0
--operation mode is normal

HB1L1692 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][23]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][23];


--HB1_memory[55][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][23]
--operation mode is normal

HB1_memory[55][23]_lut_out = HB1_data_in[23];
HB1_memory[55][23] = DFFEA(HB1_memory[55][23]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L2692 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_180_rtl_699~1
--operation mode is normal

HB1L2692 = HB1L1692 & (HB1_memory[55][23] # !N01_safe_q[1]) # !HB1L1692 & HB1_memory[54][23] & N01_safe_q[1];


--HB1_memory[57][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][23]
--operation mode is normal

HB1_memory[57][23]_lut_out = HB1_data_in[23];
HB1_memory[57][23] = DFFEA(HB1_memory[57][23]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][23]
--operation mode is normal

HB1_memory[58][23]_lut_out = HB1_data_in[23];
HB1_memory[58][23] = DFFEA(HB1_memory[58][23]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][23]
--operation mode is normal

HB1_memory[56][23]_lut_out = HB1_data_in[23];
HB1_memory[56][23] = DFFEA(HB1_memory[56][23]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L3692 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_180_rtl_700~0
--operation mode is normal

HB1L3692 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][23]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][23];


--HB1_memory[59][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][23]
--operation mode is normal

HB1_memory[59][23]_lut_out = HB1_data_in[23];
HB1_memory[59][23] = DFFEA(HB1_memory[59][23]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L4692 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_180_rtl_700~1
--operation mode is normal

HB1L4692 = HB1L3692 & (HB1_memory[59][23] # !N01_safe_q[0]) # !HB1L3692 & HB1_memory[57][23] & N01_safe_q[0];


--HB1_memory[49][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][23]
--operation mode is normal

HB1_memory[49][23]_lut_out = HB1_data_in[23];
HB1_memory[49][23] = DFFEA(HB1_memory[49][23]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][23]
--operation mode is normal

HB1_memory[50][23]_lut_out = HB1_data_in[23];
HB1_memory[50][23] = DFFEA(HB1_memory[50][23]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][23]
--operation mode is normal

HB1_memory[48][23]_lut_out = HB1_data_in[23];
HB1_memory[48][23] = DFFEA(HB1_memory[48][23]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L9592 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_180_rtl_698~0
--operation mode is normal

HB1L9592 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][23]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][23];


--HB1_memory[51][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][23]
--operation mode is normal

HB1_memory[51][23]_lut_out = HB1_data_in[23];
HB1_memory[51][23] = DFFEA(HB1_memory[51][23]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L0692 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_180_rtl_698~1
--operation mode is normal

HB1L0692 = HB1L9592 & (HB1_memory[51][23] # !N01_safe_q[0]) # !HB1L9592 & HB1_memory[49][23] & N01_safe_q[0];


--HB1L7592 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_180_rtl_697~0
--operation mode is normal

HB1L7592 = N01_safe_q[3] & (N01_safe_q[2] # HB1L4692) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L0692;


--HB1_memory[62][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][23]
--operation mode is normal

HB1_memory[62][23]_lut_out = HB1_data_in[23];
HB1_memory[62][23] = DFFEA(HB1_memory[62][23]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][23]
--operation mode is normal

HB1_memory[61][23]_lut_out = HB1_data_in[23];
HB1_memory[61][23] = DFFEA(HB1_memory[61][23]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][23]
--operation mode is normal

HB1_memory[60][23]_lut_out = HB1_data_in[23];
HB1_memory[60][23] = DFFEA(HB1_memory[60][23]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L5692 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_180_rtl_701~0
--operation mode is normal

HB1L5692 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][23]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][23];


--HB1_memory[63][23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][23]
--operation mode is normal

HB1_memory[63][23]_lut_out = HB1_data_in[23];
HB1_memory[63][23] = DFFEA(HB1_memory[63][23]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L6692 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_180_rtl_701~1
--operation mode is normal

HB1L6692 = HB1L5692 & (HB1_memory[63][23] # !N01_safe_q[1]) # !HB1L5692 & HB1_memory[62][23] & N01_safe_q[1];


--HB1L8592 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4847_rtl_180_rtl_697~1
--operation mode is normal

HB1L8592 = HB1L7592 & (HB1L6692 # !N01_safe_q[2]) # !HB1L7592 & HB1L2692 & N01_safe_q[2];


--HB1_memory[41][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][22]
--operation mode is normal

HB1_memory[41][22]_lut_out = HB1_data_in[22];
HB1_memory[41][22] = DFFEA(HB1_memory[41][22]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][22]
--operation mode is normal

HB1_memory[42][22]_lut_out = HB1_data_in[22];
HB1_memory[42][22] = DFFEA(HB1_memory[42][22]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][22]
--operation mode is normal

HB1_memory[40][22]_lut_out = HB1_data_in[22];
HB1_memory[40][22] = DFFEA(HB1_memory[40][22]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L4992 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_174_rtl_675~0
--operation mode is normal

HB1L4992 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][22]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][22];


--HB1_memory[43][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][22]
--operation mode is normal

HB1_memory[43][22]_lut_out = HB1_data_in[22];
HB1_memory[43][22] = DFFEA(HB1_memory[43][22]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L5992 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_174_rtl_675~1
--operation mode is normal

HB1L5992 = HB1L4992 & (HB1_memory[43][22] # !N01_safe_q[0]) # !HB1L4992 & HB1_memory[41][22] & N01_safe_q[0];


--HB1_memory[38][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][22]
--operation mode is normal

HB1_memory[38][22]_lut_out = HB1_data_in[22];
HB1_memory[38][22] = DFFEA(HB1_memory[38][22]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][22]
--operation mode is normal

HB1_memory[37][22]_lut_out = HB1_data_in[22];
HB1_memory[37][22] = DFFEA(HB1_memory[37][22]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][22]
--operation mode is normal

HB1_memory[36][22]_lut_out = HB1_data_in[22];
HB1_memory[36][22] = DFFEA(HB1_memory[36][22]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L2992 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_174_rtl_674~0
--operation mode is normal

HB1L2992 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][22]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][22];


--HB1_memory[39][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][22]
--operation mode is normal

HB1_memory[39][22]_lut_out = HB1_data_in[22];
HB1_memory[39][22] = DFFEA(HB1_memory[39][22]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L3992 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_174_rtl_674~1
--operation mode is normal

HB1L3992 = HB1L2992 & (HB1_memory[39][22] # !N01_safe_q[1]) # !HB1L2992 & HB1_memory[38][22] & N01_safe_q[1];


--HB1_memory[33][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][22]
--operation mode is normal

HB1_memory[33][22]_lut_out = HB1_data_in[22];
HB1_memory[33][22] = DFFEA(HB1_memory[33][22]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][22]
--operation mode is normal

HB1_memory[34][22]_lut_out = HB1_data_in[22];
HB1_memory[34][22] = DFFEA(HB1_memory[34][22]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][22]
--operation mode is normal

HB1_memory[32][22]_lut_out = HB1_data_in[22];
HB1_memory[32][22] = DFFEA(HB1_memory[32][22]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L0992 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_174_rtl_673~0
--operation mode is normal

HB1L0992 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][22]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][22];


--HB1_memory[35][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][22]
--operation mode is normal

HB1_memory[35][22]_lut_out = HB1_data_in[22];
HB1_memory[35][22] = DFFEA(HB1_memory[35][22]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L1992 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_174_rtl_673~1
--operation mode is normal

HB1L1992 = HB1L0992 & (HB1_memory[35][22] # !N01_safe_q[0]) # !HB1L0992 & HB1_memory[33][22] & N01_safe_q[0];


--HB1L8892 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_174_rtl_672~0
--operation mode is normal

HB1L8892 = N01_safe_q[2] & (N01_safe_q[3] # HB1L3992) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L1992;


--HB1_memory[46][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][22]
--operation mode is normal

HB1_memory[46][22]_lut_out = HB1_data_in[22];
HB1_memory[46][22] = DFFEA(HB1_memory[46][22]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][22]
--operation mode is normal

HB1_memory[45][22]_lut_out = HB1_data_in[22];
HB1_memory[45][22] = DFFEA(HB1_memory[45][22]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][22]
--operation mode is normal

HB1_memory[44][22]_lut_out = HB1_data_in[22];
HB1_memory[44][22] = DFFEA(HB1_memory[44][22]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L6992 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_174_rtl_676~0
--operation mode is normal

HB1L6992 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][22]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][22];


--HB1_memory[47][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][22]
--operation mode is normal

HB1_memory[47][22]_lut_out = HB1_data_in[22];
HB1_memory[47][22] = DFFEA(HB1_memory[47][22]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L7992 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_174_rtl_676~1
--operation mode is normal

HB1L7992 = HB1L6992 & (HB1_memory[47][22] # !N01_safe_q[1]) # !HB1L6992 & HB1_memory[46][22] & N01_safe_q[1];


--HB1L9892 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_174_rtl_672~1
--operation mode is normal

HB1L9892 = HB1L8892 & (HB1L7992 # !N01_safe_q[3]) # !HB1L8892 & HB1L5992 & N01_safe_q[3];


--HB1_memory[22][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][22]
--operation mode is normal

HB1_memory[22][22]_lut_out = HB1_data_in[22];
HB1_memory[22][22] = DFFEA(HB1_memory[22][22]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][22]
--operation mode is normal

HB1_memory[21][22]_lut_out = HB1_data_in[22];
HB1_memory[21][22] = DFFEA(HB1_memory[21][22]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][22]
--operation mode is normal

HB1_memory[20][22]_lut_out = HB1_data_in[22];
HB1_memory[20][22] = DFFEA(HB1_memory[20][22]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L2892 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_173_rtl_669~0
--operation mode is normal

HB1L2892 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][22]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][22];


--HB1_memory[23][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][22]
--operation mode is normal

HB1_memory[23][22]_lut_out = HB1_data_in[22];
HB1_memory[23][22] = DFFEA(HB1_memory[23][22]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L3892 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_173_rtl_669~1
--operation mode is normal

HB1L3892 = HB1L2892 & (HB1_memory[23][22] # !N01_safe_q[1]) # !HB1L2892 & HB1_memory[22][22] & N01_safe_q[1];


--HB1_memory[25][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][22]
--operation mode is normal

HB1_memory[25][22]_lut_out = HB1_data_in[22];
HB1_memory[25][22] = DFFEA(HB1_memory[25][22]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][22]
--operation mode is normal

HB1_memory[26][22]_lut_out = HB1_data_in[22];
HB1_memory[26][22] = DFFEA(HB1_memory[26][22]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][22]
--operation mode is normal

HB1_memory[24][22]_lut_out = HB1_data_in[22];
HB1_memory[24][22] = DFFEA(HB1_memory[24][22]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L4892 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_173_rtl_670~0
--operation mode is normal

HB1L4892 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][22]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][22];


--HB1_memory[27][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][22]
--operation mode is normal

HB1_memory[27][22]_lut_out = HB1_data_in[22];
HB1_memory[27][22] = DFFEA(HB1_memory[27][22]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L5892 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_173_rtl_670~1
--operation mode is normal

HB1L5892 = HB1L4892 & (HB1_memory[27][22] # !N01_safe_q[0]) # !HB1L4892 & HB1_memory[25][22] & N01_safe_q[0];


--HB1_memory[17][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][22]
--operation mode is normal

HB1_memory[17][22]_lut_out = HB1_data_in[22];
HB1_memory[17][22] = DFFEA(HB1_memory[17][22]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][22]
--operation mode is normal

HB1_memory[18][22]_lut_out = HB1_data_in[22];
HB1_memory[18][22] = DFFEA(HB1_memory[18][22]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][22]
--operation mode is normal

HB1_memory[16][22]_lut_out = HB1_data_in[22];
HB1_memory[16][22] = DFFEA(HB1_memory[16][22]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L0892 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_173_rtl_668~0
--operation mode is normal

HB1L0892 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][22]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][22];


--HB1_memory[19][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][22]
--operation mode is normal

HB1_memory[19][22]_lut_out = HB1_data_in[22];
HB1_memory[19][22] = DFFEA(HB1_memory[19][22]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L1892 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_173_rtl_668~1
--operation mode is normal

HB1L1892 = HB1L0892 & (HB1_memory[19][22] # !N01_safe_q[0]) # !HB1L0892 & HB1_memory[17][22] & N01_safe_q[0];


--HB1L8792 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_173_rtl_667~0
--operation mode is normal

HB1L8792 = N01_safe_q[3] & (N01_safe_q[2] # HB1L5892) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L1892;


--HB1_memory[30][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][22]
--operation mode is normal

HB1_memory[30][22]_lut_out = HB1_data_in[22];
HB1_memory[30][22] = DFFEA(HB1_memory[30][22]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][22]
--operation mode is normal

HB1_memory[29][22]_lut_out = HB1_data_in[22];
HB1_memory[29][22] = DFFEA(HB1_memory[29][22]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][22]
--operation mode is normal

HB1_memory[28][22]_lut_out = HB1_data_in[22];
HB1_memory[28][22] = DFFEA(HB1_memory[28][22]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L6892 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_173_rtl_671~0
--operation mode is normal

HB1L6892 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][22]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][22];


--HB1_memory[31][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][22]
--operation mode is normal

HB1_memory[31][22]_lut_out = HB1_data_in[22];
HB1_memory[31][22] = DFFEA(HB1_memory[31][22]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L7892 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_173_rtl_671~1
--operation mode is normal

HB1L7892 = HB1L6892 & (HB1_memory[31][22] # !N01_safe_q[1]) # !HB1L6892 & HB1_memory[30][22] & N01_safe_q[1];


--HB1L9792 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_173_rtl_667~1
--operation mode is normal

HB1L9792 = HB1L8792 & (HB1L7892 # !N01_safe_q[2]) # !HB1L8792 & HB1L3892 & N01_safe_q[2];


--HB1_memory[9][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][22]
--operation mode is normal

HB1_memory[9][22]_lut_out = HB1_data_in[22];
HB1_memory[9][22] = DFFEA(HB1_memory[9][22]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][22]
--operation mode is normal

HB1_memory[10][22]_lut_out = HB1_data_in[22];
HB1_memory[10][22] = DFFEA(HB1_memory[10][22]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][22]
--operation mode is normal

HB1_memory[8][22]_lut_out = HB1_data_in[22];
HB1_memory[8][22] = DFFEA(HB1_memory[8][22]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L4792 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_172_rtl_665~0
--operation mode is normal

HB1L4792 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][22]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][22];


--HB1_memory[11][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][22]
--operation mode is normal

HB1_memory[11][22]_lut_out = HB1_data_in[22];
HB1_memory[11][22] = DFFEA(HB1_memory[11][22]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L5792 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_172_rtl_665~1
--operation mode is normal

HB1L5792 = HB1L4792 & (HB1_memory[11][22] # !N01_safe_q[0]) # !HB1L4792 & HB1_memory[9][22] & N01_safe_q[0];


--HB1_memory[6][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][22]
--operation mode is normal

HB1_memory[6][22]_lut_out = HB1_data_in[22];
HB1_memory[6][22] = DFFEA(HB1_memory[6][22]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][22]
--operation mode is normal

HB1_memory[5][22]_lut_out = HB1_data_in[22];
HB1_memory[5][22] = DFFEA(HB1_memory[5][22]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][22]
--operation mode is normal

HB1_memory[4][22]_lut_out = HB1_data_in[22];
HB1_memory[4][22] = DFFEA(HB1_memory[4][22]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L2792 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_172_rtl_664~0
--operation mode is normal

HB1L2792 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][22]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][22];


--HB1_memory[7][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][22]
--operation mode is normal

HB1_memory[7][22]_lut_out = HB1_data_in[22];
HB1_memory[7][22] = DFFEA(HB1_memory[7][22]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L3792 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_172_rtl_664~1
--operation mode is normal

HB1L3792 = HB1L2792 & (HB1_memory[7][22] # !N01_safe_q[1]) # !HB1L2792 & HB1_memory[6][22] & N01_safe_q[1];


--HB1_memory[1][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][22]
--operation mode is normal

HB1_memory[1][22]_lut_out = HB1_data_in[22];
HB1_memory[1][22] = DFFEA(HB1_memory[1][22]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][22]
--operation mode is normal

HB1_memory[2][22]_lut_out = HB1_data_in[22];
HB1_memory[2][22] = DFFEA(HB1_memory[2][22]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][22]
--operation mode is normal

HB1_memory[0][22]_lut_out = HB1_data_in[22];
HB1_memory[0][22] = DFFEA(HB1_memory[0][22]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L0792 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_172_rtl_663~0
--operation mode is normal

HB1L0792 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][22]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][22];


--HB1_memory[3][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][22]
--operation mode is normal

HB1_memory[3][22]_lut_out = HB1_data_in[22];
HB1_memory[3][22] = DFFEA(HB1_memory[3][22]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L1792 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_172_rtl_663~1
--operation mode is normal

HB1L1792 = HB1L0792 & (HB1_memory[3][22] # !N01_safe_q[0]) # !HB1L0792 & HB1_memory[1][22] & N01_safe_q[0];


--HB1L8692 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_172_rtl_662~0
--operation mode is normal

HB1L8692 = N01_safe_q[2] & (N01_safe_q[3] # HB1L3792) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L1792;


--HB1_memory[14][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][22]
--operation mode is normal

HB1_memory[14][22]_lut_out = HB1_data_in[22];
HB1_memory[14][22] = DFFEA(HB1_memory[14][22]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][22]
--operation mode is normal

HB1_memory[13][22]_lut_out = HB1_data_in[22];
HB1_memory[13][22] = DFFEA(HB1_memory[13][22]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][22]
--operation mode is normal

HB1_memory[12][22]_lut_out = HB1_data_in[22];
HB1_memory[12][22] = DFFEA(HB1_memory[12][22]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L6792 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_172_rtl_666~0
--operation mode is normal

HB1L6792 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][22]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][22];


--HB1_memory[15][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][22]
--operation mode is normal

HB1_memory[15][22]_lut_out = HB1_data_in[22];
HB1_memory[15][22] = DFFEA(HB1_memory[15][22]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L7792 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_172_rtl_666~1
--operation mode is normal

HB1L7792 = HB1L6792 & (HB1_memory[15][22] # !N01_safe_q[1]) # !HB1L6792 & HB1_memory[14][22] & N01_safe_q[1];


--HB1L9692 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_172_rtl_662~1
--operation mode is normal

HB1L9692 = HB1L8692 & (HB1L7792 # !N01_safe_q[3]) # !HB1L8692 & HB1L5792 & N01_safe_q[3];


--HB1L7692 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_171~0
--operation mode is normal

HB1L7692 = N01_safe_q[4] & (N01_safe_q[5] # HB1L9792) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L9692;


--HB1_memory[54][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][22]
--operation mode is normal

HB1_memory[54][22]_lut_out = HB1_data_in[22];
HB1_memory[54][22] = DFFEA(HB1_memory[54][22]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][22]
--operation mode is normal

HB1_memory[53][22]_lut_out = HB1_data_in[22];
HB1_memory[53][22] = DFFEA(HB1_memory[53][22]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][22]
--operation mode is normal

HB1_memory[52][22]_lut_out = HB1_data_in[22];
HB1_memory[52][22] = DFFEA(HB1_memory[52][22]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L2003 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_175_rtl_679~0
--operation mode is normal

HB1L2003 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][22]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][22];


--HB1_memory[55][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][22]
--operation mode is normal

HB1_memory[55][22]_lut_out = HB1_data_in[22];
HB1_memory[55][22] = DFFEA(HB1_memory[55][22]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L3003 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_175_rtl_679~1
--operation mode is normal

HB1L3003 = HB1L2003 & (HB1_memory[55][22] # !N01_safe_q[1]) # !HB1L2003 & HB1_memory[54][22] & N01_safe_q[1];


--HB1_memory[57][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][22]
--operation mode is normal

HB1_memory[57][22]_lut_out = HB1_data_in[22];
HB1_memory[57][22] = DFFEA(HB1_memory[57][22]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][22]
--operation mode is normal

HB1_memory[58][22]_lut_out = HB1_data_in[22];
HB1_memory[58][22] = DFFEA(HB1_memory[58][22]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][22]
--operation mode is normal

HB1_memory[56][22]_lut_out = HB1_data_in[22];
HB1_memory[56][22] = DFFEA(HB1_memory[56][22]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L4003 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_175_rtl_680~0
--operation mode is normal

HB1L4003 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][22]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][22];


--HB1_memory[59][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][22]
--operation mode is normal

HB1_memory[59][22]_lut_out = HB1_data_in[22];
HB1_memory[59][22] = DFFEA(HB1_memory[59][22]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L5003 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_175_rtl_680~1
--operation mode is normal

HB1L5003 = HB1L4003 & (HB1_memory[59][22] # !N01_safe_q[0]) # !HB1L4003 & HB1_memory[57][22] & N01_safe_q[0];


--HB1_memory[49][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][22]
--operation mode is normal

HB1_memory[49][22]_lut_out = HB1_data_in[22];
HB1_memory[49][22] = DFFEA(HB1_memory[49][22]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][22]
--operation mode is normal

HB1_memory[50][22]_lut_out = HB1_data_in[22];
HB1_memory[50][22] = DFFEA(HB1_memory[50][22]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][22]
--operation mode is normal

HB1_memory[48][22]_lut_out = HB1_data_in[22];
HB1_memory[48][22] = DFFEA(HB1_memory[48][22]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L0003 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_175_rtl_678~0
--operation mode is normal

HB1L0003 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][22]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][22];


--HB1_memory[51][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][22]
--operation mode is normal

HB1_memory[51][22]_lut_out = HB1_data_in[22];
HB1_memory[51][22] = DFFEA(HB1_memory[51][22]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L1003 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_175_rtl_678~1
--operation mode is normal

HB1L1003 = HB1L0003 & (HB1_memory[51][22] # !N01_safe_q[0]) # !HB1L0003 & HB1_memory[49][22] & N01_safe_q[0];


--HB1L8992 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_175_rtl_677~0
--operation mode is normal

HB1L8992 = N01_safe_q[3] & (N01_safe_q[2] # HB1L5003) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L1003;


--HB1_memory[62][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][22]
--operation mode is normal

HB1_memory[62][22]_lut_out = HB1_data_in[22];
HB1_memory[62][22] = DFFEA(HB1_memory[62][22]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][22]
--operation mode is normal

HB1_memory[61][22]_lut_out = HB1_data_in[22];
HB1_memory[61][22] = DFFEA(HB1_memory[61][22]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][22]
--operation mode is normal

HB1_memory[60][22]_lut_out = HB1_data_in[22];
HB1_memory[60][22] = DFFEA(HB1_memory[60][22]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L6003 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_175_rtl_681~0
--operation mode is normal

HB1L6003 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][22]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][22];


--HB1_memory[63][22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][22]
--operation mode is normal

HB1_memory[63][22]_lut_out = HB1_data_in[22];
HB1_memory[63][22] = DFFEA(HB1_memory[63][22]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L7003 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_175_rtl_681~1
--operation mode is normal

HB1L7003 = HB1L6003 & (HB1_memory[63][22] # !N01_safe_q[1]) # !HB1L6003 & HB1_memory[62][22] & N01_safe_q[1];


--HB1L9992 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4848_rtl_175_rtl_677~1
--operation mode is normal

HB1L9992 = HB1L8992 & (HB1L7003 # !N01_safe_q[2]) # !HB1L8992 & HB1L3003 & N01_safe_q[2];


--HB1_memory[22][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][21]
--operation mode is normal

HB1_memory[22][21]_lut_out = HB1_data_in[21];
HB1_memory[22][21] = DFFEA(HB1_memory[22][21]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][21]
--operation mode is normal

HB1_memory[21][21]_lut_out = HB1_data_in[21];
HB1_memory[21][21] = DFFEA(HB1_memory[21][21]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][21]
--operation mode is normal

HB1_memory[20][21]_lut_out = HB1_data_in[21];
HB1_memory[20][21] = DFFEA(HB1_memory[20][21]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L3203 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_168_rtl_649~0
--operation mode is normal

HB1L3203 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][21]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][21];


--HB1_memory[23][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][21]
--operation mode is normal

HB1_memory[23][21]_lut_out = HB1_data_in[21];
HB1_memory[23][21] = DFFEA(HB1_memory[23][21]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L4203 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_168_rtl_649~1
--operation mode is normal

HB1L4203 = HB1L3203 & (HB1_memory[23][21] # !N01_safe_q[1]) # !HB1L3203 & HB1_memory[22][21] & N01_safe_q[1];


--HB1_memory[25][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][21]
--operation mode is normal

HB1_memory[25][21]_lut_out = HB1_data_in[21];
HB1_memory[25][21] = DFFEA(HB1_memory[25][21]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][21]
--operation mode is normal

HB1_memory[26][21]_lut_out = HB1_data_in[21];
HB1_memory[26][21] = DFFEA(HB1_memory[26][21]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][21]
--operation mode is normal

HB1_memory[24][21]_lut_out = HB1_data_in[21];
HB1_memory[24][21] = DFFEA(HB1_memory[24][21]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L5203 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_168_rtl_650~0
--operation mode is normal

HB1L5203 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][21]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][21];


--HB1_memory[27][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][21]
--operation mode is normal

HB1_memory[27][21]_lut_out = HB1_data_in[21];
HB1_memory[27][21] = DFFEA(HB1_memory[27][21]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L6203 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_168_rtl_650~1
--operation mode is normal

HB1L6203 = HB1L5203 & (HB1_memory[27][21] # !N01_safe_q[0]) # !HB1L5203 & HB1_memory[25][21] & N01_safe_q[0];


--HB1_memory[17][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][21]
--operation mode is normal

HB1_memory[17][21]_lut_out = HB1_data_in[21];
HB1_memory[17][21] = DFFEA(HB1_memory[17][21]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][21]
--operation mode is normal

HB1_memory[18][21]_lut_out = HB1_data_in[21];
HB1_memory[18][21] = DFFEA(HB1_memory[18][21]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][21]
--operation mode is normal

HB1_memory[16][21]_lut_out = HB1_data_in[21];
HB1_memory[16][21] = DFFEA(HB1_memory[16][21]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L1203 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_168_rtl_648~0
--operation mode is normal

HB1L1203 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][21]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][21];


--HB1_memory[19][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][21]
--operation mode is normal

HB1_memory[19][21]_lut_out = HB1_data_in[21];
HB1_memory[19][21] = DFFEA(HB1_memory[19][21]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L2203 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_168_rtl_648~1
--operation mode is normal

HB1L2203 = HB1L1203 & (HB1_memory[19][21] # !N01_safe_q[0]) # !HB1L1203 & HB1_memory[17][21] & N01_safe_q[0];


--HB1L9103 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_168_rtl_647~0
--operation mode is normal

HB1L9103 = N01_safe_q[3] & (N01_safe_q[2] # HB1L6203) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L2203;


--HB1_memory[30][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][21]
--operation mode is normal

HB1_memory[30][21]_lut_out = HB1_data_in[21];
HB1_memory[30][21] = DFFEA(HB1_memory[30][21]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][21]
--operation mode is normal

HB1_memory[29][21]_lut_out = HB1_data_in[21];
HB1_memory[29][21] = DFFEA(HB1_memory[29][21]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][21]
--operation mode is normal

HB1_memory[28][21]_lut_out = HB1_data_in[21];
HB1_memory[28][21] = DFFEA(HB1_memory[28][21]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L7203 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_168_rtl_651~0
--operation mode is normal

HB1L7203 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][21]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][21];


--HB1_memory[31][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][21]
--operation mode is normal

HB1_memory[31][21]_lut_out = HB1_data_in[21];
HB1_memory[31][21] = DFFEA(HB1_memory[31][21]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L8203 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_168_rtl_651~1
--operation mode is normal

HB1L8203 = HB1L7203 & (HB1_memory[31][21] # !N01_safe_q[1]) # !HB1L7203 & HB1_memory[30][21] & N01_safe_q[1];


--HB1L0203 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_168_rtl_647~1
--operation mode is normal

HB1L0203 = HB1L9103 & (HB1L8203 # !N01_safe_q[2]) # !HB1L9103 & HB1L4203 & N01_safe_q[2];


--HB1_memory[41][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][21]
--operation mode is normal

HB1_memory[41][21]_lut_out = HB1_data_in[21];
HB1_memory[41][21] = DFFEA(HB1_memory[41][21]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][21]
--operation mode is normal

HB1_memory[42][21]_lut_out = HB1_data_in[21];
HB1_memory[42][21] = DFFEA(HB1_memory[42][21]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][21]
--operation mode is normal

HB1_memory[40][21]_lut_out = HB1_data_in[21];
HB1_memory[40][21] = DFFEA(HB1_memory[40][21]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L5303 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_169_rtl_655~0
--operation mode is normal

HB1L5303 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][21]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][21];


--HB1_memory[43][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][21]
--operation mode is normal

HB1_memory[43][21]_lut_out = HB1_data_in[21];
HB1_memory[43][21] = DFFEA(HB1_memory[43][21]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L6303 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_169_rtl_655~1
--operation mode is normal

HB1L6303 = HB1L5303 & (HB1_memory[43][21] # !N01_safe_q[0]) # !HB1L5303 & HB1_memory[41][21] & N01_safe_q[0];


--HB1_memory[38][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][21]
--operation mode is normal

HB1_memory[38][21]_lut_out = HB1_data_in[21];
HB1_memory[38][21] = DFFEA(HB1_memory[38][21]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][21]
--operation mode is normal

HB1_memory[37][21]_lut_out = HB1_data_in[21];
HB1_memory[37][21] = DFFEA(HB1_memory[37][21]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][21]
--operation mode is normal

HB1_memory[36][21]_lut_out = HB1_data_in[21];
HB1_memory[36][21] = DFFEA(HB1_memory[36][21]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L3303 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_169_rtl_654~0
--operation mode is normal

HB1L3303 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][21]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][21];


--HB1_memory[39][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][21]
--operation mode is normal

HB1_memory[39][21]_lut_out = HB1_data_in[21];
HB1_memory[39][21] = DFFEA(HB1_memory[39][21]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L4303 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_169_rtl_654~1
--operation mode is normal

HB1L4303 = HB1L3303 & (HB1_memory[39][21] # !N01_safe_q[1]) # !HB1L3303 & HB1_memory[38][21] & N01_safe_q[1];


--HB1_memory[33][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][21]
--operation mode is normal

HB1_memory[33][21]_lut_out = HB1_data_in[21];
HB1_memory[33][21] = DFFEA(HB1_memory[33][21]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][21]
--operation mode is normal

HB1_memory[34][21]_lut_out = HB1_data_in[21];
HB1_memory[34][21] = DFFEA(HB1_memory[34][21]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][21]
--operation mode is normal

HB1_memory[32][21]_lut_out = HB1_data_in[21];
HB1_memory[32][21] = DFFEA(HB1_memory[32][21]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L1303 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_169_rtl_653~0
--operation mode is normal

HB1L1303 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][21]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][21];


--HB1_memory[35][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][21]
--operation mode is normal

HB1_memory[35][21]_lut_out = HB1_data_in[21];
HB1_memory[35][21] = DFFEA(HB1_memory[35][21]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L2303 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_169_rtl_653~1
--operation mode is normal

HB1L2303 = HB1L1303 & (HB1_memory[35][21] # !N01_safe_q[0]) # !HB1L1303 & HB1_memory[33][21] & N01_safe_q[0];


--HB1L9203 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_169_rtl_652~0
--operation mode is normal

HB1L9203 = N01_safe_q[2] & (N01_safe_q[3] # HB1L4303) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L2303;


--HB1_memory[46][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][21]
--operation mode is normal

HB1_memory[46][21]_lut_out = HB1_data_in[21];
HB1_memory[46][21] = DFFEA(HB1_memory[46][21]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][21]
--operation mode is normal

HB1_memory[45][21]_lut_out = HB1_data_in[21];
HB1_memory[45][21] = DFFEA(HB1_memory[45][21]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][21]
--operation mode is normal

HB1_memory[44][21]_lut_out = HB1_data_in[21];
HB1_memory[44][21] = DFFEA(HB1_memory[44][21]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L7303 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_169_rtl_656~0
--operation mode is normal

HB1L7303 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][21]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][21];


--HB1_memory[47][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][21]
--operation mode is normal

HB1_memory[47][21]_lut_out = HB1_data_in[21];
HB1_memory[47][21] = DFFEA(HB1_memory[47][21]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L8303 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_169_rtl_656~1
--operation mode is normal

HB1L8303 = HB1L7303 & (HB1_memory[47][21] # !N01_safe_q[1]) # !HB1L7303 & HB1_memory[46][21] & N01_safe_q[1];


--HB1L0303 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_169_rtl_652~1
--operation mode is normal

HB1L0303 = HB1L9203 & (HB1L8303 # !N01_safe_q[3]) # !HB1L9203 & HB1L6303 & N01_safe_q[3];


--HB1_memory[9][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][21]
--operation mode is normal

HB1_memory[9][21]_lut_out = HB1_data_in[21];
HB1_memory[9][21] = DFFEA(HB1_memory[9][21]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][21]
--operation mode is normal

HB1_memory[10][21]_lut_out = HB1_data_in[21];
HB1_memory[10][21] = DFFEA(HB1_memory[10][21]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][21]
--operation mode is normal

HB1_memory[8][21]_lut_out = HB1_data_in[21];
HB1_memory[8][21] = DFFEA(HB1_memory[8][21]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L5103 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_167_rtl_645~0
--operation mode is normal

HB1L5103 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][21]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][21];


--HB1_memory[11][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][21]
--operation mode is normal

HB1_memory[11][21]_lut_out = HB1_data_in[21];
HB1_memory[11][21] = DFFEA(HB1_memory[11][21]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L6103 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_167_rtl_645~1
--operation mode is normal

HB1L6103 = HB1L5103 & (HB1_memory[11][21] # !N01_safe_q[0]) # !HB1L5103 & HB1_memory[9][21] & N01_safe_q[0];


--HB1_memory[6][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][21]
--operation mode is normal

HB1_memory[6][21]_lut_out = HB1_data_in[21];
HB1_memory[6][21] = DFFEA(HB1_memory[6][21]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][21]
--operation mode is normal

HB1_memory[5][21]_lut_out = HB1_data_in[21];
HB1_memory[5][21] = DFFEA(HB1_memory[5][21]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][21]
--operation mode is normal

HB1_memory[4][21]_lut_out = HB1_data_in[21];
HB1_memory[4][21] = DFFEA(HB1_memory[4][21]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L3103 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_167_rtl_644~0
--operation mode is normal

HB1L3103 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][21]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][21];


--HB1_memory[7][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][21]
--operation mode is normal

HB1_memory[7][21]_lut_out = HB1_data_in[21];
HB1_memory[7][21] = DFFEA(HB1_memory[7][21]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L4103 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_167_rtl_644~1
--operation mode is normal

HB1L4103 = HB1L3103 & (HB1_memory[7][21] # !N01_safe_q[1]) # !HB1L3103 & HB1_memory[6][21] & N01_safe_q[1];


--HB1_memory[1][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][21]
--operation mode is normal

HB1_memory[1][21]_lut_out = HB1_data_in[21];
HB1_memory[1][21] = DFFEA(HB1_memory[1][21]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][21]
--operation mode is normal

HB1_memory[2][21]_lut_out = HB1_data_in[21];
HB1_memory[2][21] = DFFEA(HB1_memory[2][21]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][21]
--operation mode is normal

HB1_memory[0][21]_lut_out = HB1_data_in[21];
HB1_memory[0][21] = DFFEA(HB1_memory[0][21]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L1103 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_167_rtl_643~0
--operation mode is normal

HB1L1103 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][21]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][21];


--HB1_memory[3][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][21]
--operation mode is normal

HB1_memory[3][21]_lut_out = HB1_data_in[21];
HB1_memory[3][21] = DFFEA(HB1_memory[3][21]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L2103 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_167_rtl_643~1
--operation mode is normal

HB1L2103 = HB1L1103 & (HB1_memory[3][21] # !N01_safe_q[0]) # !HB1L1103 & HB1_memory[1][21] & N01_safe_q[0];


--HB1L9003 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_167_rtl_642~0
--operation mode is normal

HB1L9003 = N01_safe_q[2] & (N01_safe_q[3] # HB1L4103) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L2103;


--HB1_memory[14][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][21]
--operation mode is normal

HB1_memory[14][21]_lut_out = HB1_data_in[21];
HB1_memory[14][21] = DFFEA(HB1_memory[14][21]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][21]
--operation mode is normal

HB1_memory[13][21]_lut_out = HB1_data_in[21];
HB1_memory[13][21] = DFFEA(HB1_memory[13][21]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][21]
--operation mode is normal

HB1_memory[12][21]_lut_out = HB1_data_in[21];
HB1_memory[12][21] = DFFEA(HB1_memory[12][21]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L7103 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_167_rtl_646~0
--operation mode is normal

HB1L7103 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][21]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][21];


--HB1_memory[15][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][21]
--operation mode is normal

HB1_memory[15][21]_lut_out = HB1_data_in[21];
HB1_memory[15][21] = DFFEA(HB1_memory[15][21]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L8103 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_167_rtl_646~1
--operation mode is normal

HB1L8103 = HB1L7103 & (HB1_memory[15][21] # !N01_safe_q[1]) # !HB1L7103 & HB1_memory[14][21] & N01_safe_q[1];


--HB1L0103 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_167_rtl_642~1
--operation mode is normal

HB1L0103 = HB1L9003 & (HB1L8103 # !N01_safe_q[3]) # !HB1L9003 & HB1L6103 & N01_safe_q[3];


--HB1L8003 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_166~0
--operation mode is normal

HB1L8003 = N01_safe_q[5] & (N01_safe_q[4] # HB1L0303) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L0103;


--HB1_memory[54][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][21]
--operation mode is normal

HB1_memory[54][21]_lut_out = HB1_data_in[21];
HB1_memory[54][21] = DFFEA(HB1_memory[54][21]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][21]
--operation mode is normal

HB1_memory[53][21]_lut_out = HB1_data_in[21];
HB1_memory[53][21] = DFFEA(HB1_memory[53][21]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][21]
--operation mode is normal

HB1_memory[52][21]_lut_out = HB1_data_in[21];
HB1_memory[52][21] = DFFEA(HB1_memory[52][21]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L3403 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_170_rtl_659~0
--operation mode is normal

HB1L3403 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][21]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][21];


--HB1_memory[55][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][21]
--operation mode is normal

HB1_memory[55][21]_lut_out = HB1_data_in[21];
HB1_memory[55][21] = DFFEA(HB1_memory[55][21]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L4403 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_170_rtl_659~1
--operation mode is normal

HB1L4403 = HB1L3403 & (HB1_memory[55][21] # !N01_safe_q[1]) # !HB1L3403 & HB1_memory[54][21] & N01_safe_q[1];


--HB1_memory[57][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][21]
--operation mode is normal

HB1_memory[57][21]_lut_out = HB1_data_in[21];
HB1_memory[57][21] = DFFEA(HB1_memory[57][21]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][21]
--operation mode is normal

HB1_memory[58][21]_lut_out = HB1_data_in[21];
HB1_memory[58][21] = DFFEA(HB1_memory[58][21]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][21]
--operation mode is normal

HB1_memory[56][21]_lut_out = HB1_data_in[21];
HB1_memory[56][21] = DFFEA(HB1_memory[56][21]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L5403 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_170_rtl_660~0
--operation mode is normal

HB1L5403 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][21]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][21];


--HB1_memory[59][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][21]
--operation mode is normal

HB1_memory[59][21]_lut_out = HB1_data_in[21];
HB1_memory[59][21] = DFFEA(HB1_memory[59][21]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L6403 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_170_rtl_660~1
--operation mode is normal

HB1L6403 = HB1L5403 & (HB1_memory[59][21] # !N01_safe_q[0]) # !HB1L5403 & HB1_memory[57][21] & N01_safe_q[0];


--HB1_memory[49][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][21]
--operation mode is normal

HB1_memory[49][21]_lut_out = HB1_data_in[21];
HB1_memory[49][21] = DFFEA(HB1_memory[49][21]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][21]
--operation mode is normal

HB1_memory[50][21]_lut_out = HB1_data_in[21];
HB1_memory[50][21] = DFFEA(HB1_memory[50][21]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][21]
--operation mode is normal

HB1_memory[48][21]_lut_out = HB1_data_in[21];
HB1_memory[48][21] = DFFEA(HB1_memory[48][21]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L1403 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_170_rtl_658~0
--operation mode is normal

HB1L1403 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][21]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][21];


--HB1_memory[51][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][21]
--operation mode is normal

HB1_memory[51][21]_lut_out = HB1_data_in[21];
HB1_memory[51][21] = DFFEA(HB1_memory[51][21]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L2403 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_170_rtl_658~1
--operation mode is normal

HB1L2403 = HB1L1403 & (HB1_memory[51][21] # !N01_safe_q[0]) # !HB1L1403 & HB1_memory[49][21] & N01_safe_q[0];


--HB1L9303 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_170_rtl_657~0
--operation mode is normal

HB1L9303 = N01_safe_q[3] & (N01_safe_q[2] # HB1L6403) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L2403;


--HB1_memory[62][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][21]
--operation mode is normal

HB1_memory[62][21]_lut_out = HB1_data_in[21];
HB1_memory[62][21] = DFFEA(HB1_memory[62][21]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][21]
--operation mode is normal

HB1_memory[61][21]_lut_out = HB1_data_in[21];
HB1_memory[61][21] = DFFEA(HB1_memory[61][21]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][21]
--operation mode is normal

HB1_memory[60][21]_lut_out = HB1_data_in[21];
HB1_memory[60][21] = DFFEA(HB1_memory[60][21]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L7403 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_170_rtl_661~0
--operation mode is normal

HB1L7403 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][21]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][21];


--HB1_memory[63][21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][21]
--operation mode is normal

HB1_memory[63][21]_lut_out = HB1_data_in[21];
HB1_memory[63][21] = DFFEA(HB1_memory[63][21]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L8403 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_170_rtl_661~1
--operation mode is normal

HB1L8403 = HB1L7403 & (HB1_memory[63][21] # !N01_safe_q[1]) # !HB1L7403 & HB1_memory[62][21] & N01_safe_q[1];


--HB1L0403 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4849_rtl_170_rtl_657~1
--operation mode is normal

HB1L0403 = HB1L9303 & (HB1L8403 # !N01_safe_q[2]) # !HB1L9303 & HB1L4403 & N01_safe_q[2];


--HB1_memory[41][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][28]
--operation mode is normal

HB1_memory[41][28]_lut_out = HB1_data_in[28];
HB1_memory[41][28] = DFFEA(HB1_memory[41][28]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][28]
--operation mode is normal

HB1_memory[42][28]_lut_out = HB1_data_in[28];
HB1_memory[42][28] = DFFEA(HB1_memory[42][28]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][28]
--operation mode is normal

HB1_memory[40][28]_lut_out = HB1_data_in[28];
HB1_memory[40][28] = DFFEA(HB1_memory[40][28]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L8472 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_204_rtl_795~0
--operation mode is normal

HB1L8472 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][28]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][28];


--HB1_memory[43][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][28]
--operation mode is normal

HB1_memory[43][28]_lut_out = HB1_data_in[28];
HB1_memory[43][28] = DFFEA(HB1_memory[43][28]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L9472 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_204_rtl_795~1
--operation mode is normal

HB1L9472 = HB1L8472 & (HB1_memory[43][28] # !N01_safe_q[0]) # !HB1L8472 & HB1_memory[41][28] & N01_safe_q[0];


--HB1_memory[38][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][28]
--operation mode is normal

HB1_memory[38][28]_lut_out = HB1_data_in[28];
HB1_memory[38][28] = DFFEA(HB1_memory[38][28]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][28]
--operation mode is normal

HB1_memory[37][28]_lut_out = HB1_data_in[28];
HB1_memory[37][28] = DFFEA(HB1_memory[37][28]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][28]
--operation mode is normal

HB1_memory[36][28]_lut_out = HB1_data_in[28];
HB1_memory[36][28] = DFFEA(HB1_memory[36][28]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L6472 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_204_rtl_794~0
--operation mode is normal

HB1L6472 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][28]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][28];


--HB1_memory[39][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][28]
--operation mode is normal

HB1_memory[39][28]_lut_out = HB1_data_in[28];
HB1_memory[39][28] = DFFEA(HB1_memory[39][28]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L7472 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_204_rtl_794~1
--operation mode is normal

HB1L7472 = HB1L6472 & (HB1_memory[39][28] # !N01_safe_q[1]) # !HB1L6472 & HB1_memory[38][28] & N01_safe_q[1];


--HB1_memory[33][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][28]
--operation mode is normal

HB1_memory[33][28]_lut_out = HB1_data_in[28];
HB1_memory[33][28] = DFFEA(HB1_memory[33][28]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][28]
--operation mode is normal

HB1_memory[34][28]_lut_out = HB1_data_in[28];
HB1_memory[34][28] = DFFEA(HB1_memory[34][28]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][28]
--operation mode is normal

HB1_memory[32][28]_lut_out = HB1_data_in[28];
HB1_memory[32][28] = DFFEA(HB1_memory[32][28]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L4472 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_204_rtl_793~0
--operation mode is normal

HB1L4472 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][28]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][28];


--HB1_memory[35][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][28]
--operation mode is normal

HB1_memory[35][28]_lut_out = HB1_data_in[28];
HB1_memory[35][28] = DFFEA(HB1_memory[35][28]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L5472 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_204_rtl_793~1
--operation mode is normal

HB1L5472 = HB1L4472 & (HB1_memory[35][28] # !N01_safe_q[0]) # !HB1L4472 & HB1_memory[33][28] & N01_safe_q[0];


--HB1L2472 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_204_rtl_792~0
--operation mode is normal

HB1L2472 = N01_safe_q[2] & (N01_safe_q[3] # HB1L7472) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L5472;


--HB1_memory[46][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][28]
--operation mode is normal

HB1_memory[46][28]_lut_out = HB1_data_in[28];
HB1_memory[46][28] = DFFEA(HB1_memory[46][28]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][28]
--operation mode is normal

HB1_memory[45][28]_lut_out = HB1_data_in[28];
HB1_memory[45][28] = DFFEA(HB1_memory[45][28]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][28]
--operation mode is normal

HB1_memory[44][28]_lut_out = HB1_data_in[28];
HB1_memory[44][28] = DFFEA(HB1_memory[44][28]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L0572 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_204_rtl_796~0
--operation mode is normal

HB1L0572 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][28]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][28];


--HB1_memory[47][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][28]
--operation mode is normal

HB1_memory[47][28]_lut_out = HB1_data_in[28];
HB1_memory[47][28] = DFFEA(HB1_memory[47][28]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L1572 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_204_rtl_796~1
--operation mode is normal

HB1L1572 = HB1L0572 & (HB1_memory[47][28] # !N01_safe_q[1]) # !HB1L0572 & HB1_memory[46][28] & N01_safe_q[1];


--HB1L3472 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_204_rtl_792~1
--operation mode is normal

HB1L3472 = HB1L2472 & (HB1L1572 # !N01_safe_q[3]) # !HB1L2472 & HB1L9472 & N01_safe_q[3];


--HB1_memory[22][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][28]
--operation mode is normal

HB1_memory[22][28]_lut_out = HB1_data_in[28];
HB1_memory[22][28] = DFFEA(HB1_memory[22][28]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][28]
--operation mode is normal

HB1_memory[21][28]_lut_out = HB1_data_in[28];
HB1_memory[21][28] = DFFEA(HB1_memory[21][28]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][28]
--operation mode is normal

HB1_memory[20][28]_lut_out = HB1_data_in[28];
HB1_memory[20][28] = DFFEA(HB1_memory[20][28]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L6372 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_203_rtl_789~0
--operation mode is normal

HB1L6372 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][28]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][28];


--HB1_memory[23][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][28]
--operation mode is normal

HB1_memory[23][28]_lut_out = HB1_data_in[28];
HB1_memory[23][28] = DFFEA(HB1_memory[23][28]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L7372 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_203_rtl_789~1
--operation mode is normal

HB1L7372 = HB1L6372 & (HB1_memory[23][28] # !N01_safe_q[1]) # !HB1L6372 & HB1_memory[22][28] & N01_safe_q[1];


--HB1_memory[25][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][28]
--operation mode is normal

HB1_memory[25][28]_lut_out = HB1_data_in[28];
HB1_memory[25][28] = DFFEA(HB1_memory[25][28]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][28]
--operation mode is normal

HB1_memory[26][28]_lut_out = HB1_data_in[28];
HB1_memory[26][28] = DFFEA(HB1_memory[26][28]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][28]
--operation mode is normal

HB1_memory[24][28]_lut_out = HB1_data_in[28];
HB1_memory[24][28] = DFFEA(HB1_memory[24][28]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L8372 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_203_rtl_790~0
--operation mode is normal

HB1L8372 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][28]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][28];


--HB1_memory[27][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][28]
--operation mode is normal

HB1_memory[27][28]_lut_out = HB1_data_in[28];
HB1_memory[27][28] = DFFEA(HB1_memory[27][28]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L9372 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_203_rtl_790~1
--operation mode is normal

HB1L9372 = HB1L8372 & (HB1_memory[27][28] # !N01_safe_q[0]) # !HB1L8372 & HB1_memory[25][28] & N01_safe_q[0];


--HB1_memory[17][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][28]
--operation mode is normal

HB1_memory[17][28]_lut_out = HB1_data_in[28];
HB1_memory[17][28] = DFFEA(HB1_memory[17][28]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][28]
--operation mode is normal

HB1_memory[18][28]_lut_out = HB1_data_in[28];
HB1_memory[18][28] = DFFEA(HB1_memory[18][28]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][28]
--operation mode is normal

HB1_memory[16][28]_lut_out = HB1_data_in[28];
HB1_memory[16][28] = DFFEA(HB1_memory[16][28]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L4372 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_203_rtl_788~0
--operation mode is normal

HB1L4372 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][28]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][28];


--HB1_memory[19][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][28]
--operation mode is normal

HB1_memory[19][28]_lut_out = HB1_data_in[28];
HB1_memory[19][28] = DFFEA(HB1_memory[19][28]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L5372 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_203_rtl_788~1
--operation mode is normal

HB1L5372 = HB1L4372 & (HB1_memory[19][28] # !N01_safe_q[0]) # !HB1L4372 & HB1_memory[17][28] & N01_safe_q[0];


--HB1L2372 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_203_rtl_787~0
--operation mode is normal

HB1L2372 = N01_safe_q[3] & (N01_safe_q[2] # HB1L9372) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L5372;


--HB1_memory[30][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][28]
--operation mode is normal

HB1_memory[30][28]_lut_out = HB1_data_in[28];
HB1_memory[30][28] = DFFEA(HB1_memory[30][28]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][28]
--operation mode is normal

HB1_memory[29][28]_lut_out = HB1_data_in[28];
HB1_memory[29][28] = DFFEA(HB1_memory[29][28]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][28]
--operation mode is normal

HB1_memory[28][28]_lut_out = HB1_data_in[28];
HB1_memory[28][28] = DFFEA(HB1_memory[28][28]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L0472 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_203_rtl_791~0
--operation mode is normal

HB1L0472 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][28]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][28];


--HB1_memory[31][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][28]
--operation mode is normal

HB1_memory[31][28]_lut_out = HB1_data_in[28];
HB1_memory[31][28] = DFFEA(HB1_memory[31][28]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L1472 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_203_rtl_791~1
--operation mode is normal

HB1L1472 = HB1L0472 & (HB1_memory[31][28] # !N01_safe_q[1]) # !HB1L0472 & HB1_memory[30][28] & N01_safe_q[1];


--HB1L3372 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_203_rtl_787~1
--operation mode is normal

HB1L3372 = HB1L2372 & (HB1L1472 # !N01_safe_q[2]) # !HB1L2372 & HB1L7372 & N01_safe_q[2];


--HB1_memory[9][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][28]
--operation mode is normal

HB1_memory[9][28]_lut_out = HB1_data_in[28];
HB1_memory[9][28] = DFFEA(HB1_memory[9][28]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][28]
--operation mode is normal

HB1_memory[10][28]_lut_out = HB1_data_in[28];
HB1_memory[10][28] = DFFEA(HB1_memory[10][28]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][28]
--operation mode is normal

HB1_memory[8][28]_lut_out = HB1_data_in[28];
HB1_memory[8][28] = DFFEA(HB1_memory[8][28]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L8272 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_202_rtl_785~0
--operation mode is normal

HB1L8272 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][28]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][28];


--HB1_memory[11][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][28]
--operation mode is normal

HB1_memory[11][28]_lut_out = HB1_data_in[28];
HB1_memory[11][28] = DFFEA(HB1_memory[11][28]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L9272 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_202_rtl_785~1
--operation mode is normal

HB1L9272 = HB1L8272 & (HB1_memory[11][28] # !N01_safe_q[0]) # !HB1L8272 & HB1_memory[9][28] & N01_safe_q[0];


--HB1_memory[6][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][28]
--operation mode is normal

HB1_memory[6][28]_lut_out = HB1_data_in[28];
HB1_memory[6][28] = DFFEA(HB1_memory[6][28]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][28]
--operation mode is normal

HB1_memory[5][28]_lut_out = HB1_data_in[28];
HB1_memory[5][28] = DFFEA(HB1_memory[5][28]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][28]
--operation mode is normal

HB1_memory[4][28]_lut_out = HB1_data_in[28];
HB1_memory[4][28] = DFFEA(HB1_memory[4][28]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L6272 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_202_rtl_784~0
--operation mode is normal

HB1L6272 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][28]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][28];


--HB1_memory[7][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][28]
--operation mode is normal

HB1_memory[7][28]_lut_out = HB1_data_in[28];
HB1_memory[7][28] = DFFEA(HB1_memory[7][28]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L7272 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_202_rtl_784~1
--operation mode is normal

HB1L7272 = HB1L6272 & (HB1_memory[7][28] # !N01_safe_q[1]) # !HB1L6272 & HB1_memory[6][28] & N01_safe_q[1];


--HB1_memory[1][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][28]
--operation mode is normal

HB1_memory[1][28]_lut_out = HB1_data_in[28];
HB1_memory[1][28] = DFFEA(HB1_memory[1][28]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][28]
--operation mode is normal

HB1_memory[2][28]_lut_out = HB1_data_in[28];
HB1_memory[2][28] = DFFEA(HB1_memory[2][28]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][28]
--operation mode is normal

HB1_memory[0][28]_lut_out = HB1_data_in[28];
HB1_memory[0][28] = DFFEA(HB1_memory[0][28]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L4272 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_202_rtl_783~0
--operation mode is normal

HB1L4272 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][28]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][28];


--HB1_memory[3][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][28]
--operation mode is normal

HB1_memory[3][28]_lut_out = HB1_data_in[28];
HB1_memory[3][28] = DFFEA(HB1_memory[3][28]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L5272 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_202_rtl_783~1
--operation mode is normal

HB1L5272 = HB1L4272 & (HB1_memory[3][28] # !N01_safe_q[0]) # !HB1L4272 & HB1_memory[1][28] & N01_safe_q[0];


--HB1L2272 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_202_rtl_782~0
--operation mode is normal

HB1L2272 = N01_safe_q[2] & (N01_safe_q[3] # HB1L7272) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L5272;


--HB1_memory[14][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][28]
--operation mode is normal

HB1_memory[14][28]_lut_out = HB1_data_in[28];
HB1_memory[14][28] = DFFEA(HB1_memory[14][28]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][28]
--operation mode is normal

HB1_memory[13][28]_lut_out = HB1_data_in[28];
HB1_memory[13][28] = DFFEA(HB1_memory[13][28]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][28]
--operation mode is normal

HB1_memory[12][28]_lut_out = HB1_data_in[28];
HB1_memory[12][28] = DFFEA(HB1_memory[12][28]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L0372 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_202_rtl_786~0
--operation mode is normal

HB1L0372 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][28]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][28];


--HB1_memory[15][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][28]
--operation mode is normal

HB1_memory[15][28]_lut_out = HB1_data_in[28];
HB1_memory[15][28] = DFFEA(HB1_memory[15][28]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L1372 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_202_rtl_786~1
--operation mode is normal

HB1L1372 = HB1L0372 & (HB1_memory[15][28] # !N01_safe_q[1]) # !HB1L0372 & HB1_memory[14][28] & N01_safe_q[1];


--HB1L3272 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_202_rtl_782~1
--operation mode is normal

HB1L3272 = HB1L2272 & (HB1L1372 # !N01_safe_q[3]) # !HB1L2272 & HB1L9272 & N01_safe_q[3];


--HB1L1272 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_201~0
--operation mode is normal

HB1L1272 = N01_safe_q[4] & (N01_safe_q[5] # HB1L3372) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L3272;


--HB1_memory[54][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][28]
--operation mode is normal

HB1_memory[54][28]_lut_out = HB1_data_in[28];
HB1_memory[54][28] = DFFEA(HB1_memory[54][28]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][28]
--operation mode is normal

HB1_memory[53][28]_lut_out = HB1_data_in[28];
HB1_memory[53][28] = DFFEA(HB1_memory[53][28]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][28]
--operation mode is normal

HB1_memory[52][28]_lut_out = HB1_data_in[28];
HB1_memory[52][28] = DFFEA(HB1_memory[52][28]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L6572 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_205_rtl_799~0
--operation mode is normal

HB1L6572 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][28]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][28];


--HB1_memory[55][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][28]
--operation mode is normal

HB1_memory[55][28]_lut_out = HB1_data_in[28];
HB1_memory[55][28] = DFFEA(HB1_memory[55][28]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L7572 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_205_rtl_799~1
--operation mode is normal

HB1L7572 = HB1L6572 & (HB1_memory[55][28] # !N01_safe_q[1]) # !HB1L6572 & HB1_memory[54][28] & N01_safe_q[1];


--HB1_memory[57][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][28]
--operation mode is normal

HB1_memory[57][28]_lut_out = HB1_data_in[28];
HB1_memory[57][28] = DFFEA(HB1_memory[57][28]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][28]
--operation mode is normal

HB1_memory[58][28]_lut_out = HB1_data_in[28];
HB1_memory[58][28] = DFFEA(HB1_memory[58][28]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][28]
--operation mode is normal

HB1_memory[56][28]_lut_out = HB1_data_in[28];
HB1_memory[56][28] = DFFEA(HB1_memory[56][28]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L8572 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_205_rtl_800~0
--operation mode is normal

HB1L8572 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][28]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][28];


--HB1_memory[59][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][28]
--operation mode is normal

HB1_memory[59][28]_lut_out = HB1_data_in[28];
HB1_memory[59][28] = DFFEA(HB1_memory[59][28]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L9572 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_205_rtl_800~1
--operation mode is normal

HB1L9572 = HB1L8572 & (HB1_memory[59][28] # !N01_safe_q[0]) # !HB1L8572 & HB1_memory[57][28] & N01_safe_q[0];


--HB1_memory[49][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][28]
--operation mode is normal

HB1_memory[49][28]_lut_out = HB1_data_in[28];
HB1_memory[49][28] = DFFEA(HB1_memory[49][28]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][28]
--operation mode is normal

HB1_memory[50][28]_lut_out = HB1_data_in[28];
HB1_memory[50][28] = DFFEA(HB1_memory[50][28]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][28]
--operation mode is normal

HB1_memory[48][28]_lut_out = HB1_data_in[28];
HB1_memory[48][28] = DFFEA(HB1_memory[48][28]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L4572 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_205_rtl_798~0
--operation mode is normal

HB1L4572 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][28]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][28];


--HB1_memory[51][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][28]
--operation mode is normal

HB1_memory[51][28]_lut_out = HB1_data_in[28];
HB1_memory[51][28] = DFFEA(HB1_memory[51][28]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L5572 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_205_rtl_798~1
--operation mode is normal

HB1L5572 = HB1L4572 & (HB1_memory[51][28] # !N01_safe_q[0]) # !HB1L4572 & HB1_memory[49][28] & N01_safe_q[0];


--HB1L2572 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_205_rtl_797~0
--operation mode is normal

HB1L2572 = N01_safe_q[3] & (N01_safe_q[2] # HB1L9572) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L5572;


--HB1_memory[62][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][28]
--operation mode is normal

HB1_memory[62][28]_lut_out = HB1_data_in[28];
HB1_memory[62][28] = DFFEA(HB1_memory[62][28]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][28]
--operation mode is normal

HB1_memory[61][28]_lut_out = HB1_data_in[28];
HB1_memory[61][28] = DFFEA(HB1_memory[61][28]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][28]
--operation mode is normal

HB1_memory[60][28]_lut_out = HB1_data_in[28];
HB1_memory[60][28] = DFFEA(HB1_memory[60][28]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L0672 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_205_rtl_801~0
--operation mode is normal

HB1L0672 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][28]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][28];


--HB1_memory[63][28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][28]
--operation mode is normal

HB1_memory[63][28]_lut_out = HB1_data_in[28];
HB1_memory[63][28] = DFFEA(HB1_memory[63][28]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L1672 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_205_rtl_801~1
--operation mode is normal

HB1L1672 = HB1L0672 & (HB1_memory[63][28] # !N01_safe_q[1]) # !HB1L0672 & HB1_memory[62][28] & N01_safe_q[1];


--HB1L3572 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4842_rtl_205_rtl_797~1
--operation mode is normal

HB1L3572 = HB1L2572 & (HB1L1672 # !N01_safe_q[2]) # !HB1L2572 & HB1L7572 & N01_safe_q[2];


--HB1_memory[22][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][27]
--operation mode is normal

HB1_memory[22][27]_lut_out = HB1_data_in[27];
HB1_memory[22][27] = DFFEA(HB1_memory[22][27]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][27]
--operation mode is normal

HB1_memory[21][27]_lut_out = HB1_data_in[27];
HB1_memory[21][27] = DFFEA(HB1_memory[21][27]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][27]
--operation mode is normal

HB1_memory[20][27]_lut_out = HB1_data_in[27];
HB1_memory[20][27] = DFFEA(HB1_memory[20][27]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L7772 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_198_rtl_769~0
--operation mode is normal

HB1L7772 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][27]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][27];


--HB1_memory[23][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][27]
--operation mode is normal

HB1_memory[23][27]_lut_out = HB1_data_in[27];
HB1_memory[23][27] = DFFEA(HB1_memory[23][27]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L8772 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_198_rtl_769~1
--operation mode is normal

HB1L8772 = HB1L7772 & (HB1_memory[23][27] # !N01_safe_q[1]) # !HB1L7772 & HB1_memory[22][27] & N01_safe_q[1];


--HB1_memory[25][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][27]
--operation mode is normal

HB1_memory[25][27]_lut_out = HB1_data_in[27];
HB1_memory[25][27] = DFFEA(HB1_memory[25][27]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][27]
--operation mode is normal

HB1_memory[26][27]_lut_out = HB1_data_in[27];
HB1_memory[26][27] = DFFEA(HB1_memory[26][27]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][27]
--operation mode is normal

HB1_memory[24][27]_lut_out = HB1_data_in[27];
HB1_memory[24][27] = DFFEA(HB1_memory[24][27]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L9772 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_198_rtl_770~0
--operation mode is normal

HB1L9772 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][27]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][27];


--HB1_memory[27][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][27]
--operation mode is normal

HB1_memory[27][27]_lut_out = HB1_data_in[27];
HB1_memory[27][27] = DFFEA(HB1_memory[27][27]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L0872 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_198_rtl_770~1
--operation mode is normal

HB1L0872 = HB1L9772 & (HB1_memory[27][27] # !N01_safe_q[0]) # !HB1L9772 & HB1_memory[25][27] & N01_safe_q[0];


--HB1_memory[17][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][27]
--operation mode is normal

HB1_memory[17][27]_lut_out = HB1_data_in[27];
HB1_memory[17][27] = DFFEA(HB1_memory[17][27]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][27]
--operation mode is normal

HB1_memory[18][27]_lut_out = HB1_data_in[27];
HB1_memory[18][27] = DFFEA(HB1_memory[18][27]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][27]
--operation mode is normal

HB1_memory[16][27]_lut_out = HB1_data_in[27];
HB1_memory[16][27] = DFFEA(HB1_memory[16][27]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L5772 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_198_rtl_768~0
--operation mode is normal

HB1L5772 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][27]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][27];


--HB1_memory[19][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][27]
--operation mode is normal

HB1_memory[19][27]_lut_out = HB1_data_in[27];
HB1_memory[19][27] = DFFEA(HB1_memory[19][27]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L6772 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_198_rtl_768~1
--operation mode is normal

HB1L6772 = HB1L5772 & (HB1_memory[19][27] # !N01_safe_q[0]) # !HB1L5772 & HB1_memory[17][27] & N01_safe_q[0];


--HB1L3772 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_198_rtl_767~0
--operation mode is normal

HB1L3772 = N01_safe_q[3] & (N01_safe_q[2] # HB1L0872) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L6772;


--HB1_memory[30][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][27]
--operation mode is normal

HB1_memory[30][27]_lut_out = HB1_data_in[27];
HB1_memory[30][27] = DFFEA(HB1_memory[30][27]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][27]
--operation mode is normal

HB1_memory[29][27]_lut_out = HB1_data_in[27];
HB1_memory[29][27] = DFFEA(HB1_memory[29][27]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][27]
--operation mode is normal

HB1_memory[28][27]_lut_out = HB1_data_in[27];
HB1_memory[28][27] = DFFEA(HB1_memory[28][27]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L1872 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_198_rtl_771~0
--operation mode is normal

HB1L1872 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][27]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][27];


--HB1_memory[31][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][27]
--operation mode is normal

HB1_memory[31][27]_lut_out = HB1_data_in[27];
HB1_memory[31][27] = DFFEA(HB1_memory[31][27]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L2872 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_198_rtl_771~1
--operation mode is normal

HB1L2872 = HB1L1872 & (HB1_memory[31][27] # !N01_safe_q[1]) # !HB1L1872 & HB1_memory[30][27] & N01_safe_q[1];


--HB1L4772 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_198_rtl_767~1
--operation mode is normal

HB1L4772 = HB1L3772 & (HB1L2872 # !N01_safe_q[2]) # !HB1L3772 & HB1L8772 & N01_safe_q[2];


--HB1_memory[41][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][27]
--operation mode is normal

HB1_memory[41][27]_lut_out = HB1_data_in[27];
HB1_memory[41][27] = DFFEA(HB1_memory[41][27]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][27]
--operation mode is normal

HB1_memory[42][27]_lut_out = HB1_data_in[27];
HB1_memory[42][27] = DFFEA(HB1_memory[42][27]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][27]
--operation mode is normal

HB1_memory[40][27]_lut_out = HB1_data_in[27];
HB1_memory[40][27] = DFFEA(HB1_memory[40][27]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L9872 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_199_rtl_775~0
--operation mode is normal

HB1L9872 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][27]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][27];


--HB1_memory[43][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][27]
--operation mode is normal

HB1_memory[43][27]_lut_out = HB1_data_in[27];
HB1_memory[43][27] = DFFEA(HB1_memory[43][27]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L0972 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_199_rtl_775~1
--operation mode is normal

HB1L0972 = HB1L9872 & (HB1_memory[43][27] # !N01_safe_q[0]) # !HB1L9872 & HB1_memory[41][27] & N01_safe_q[0];


--HB1_memory[38][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][27]
--operation mode is normal

HB1_memory[38][27]_lut_out = HB1_data_in[27];
HB1_memory[38][27] = DFFEA(HB1_memory[38][27]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][27]
--operation mode is normal

HB1_memory[37][27]_lut_out = HB1_data_in[27];
HB1_memory[37][27] = DFFEA(HB1_memory[37][27]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][27]
--operation mode is normal

HB1_memory[36][27]_lut_out = HB1_data_in[27];
HB1_memory[36][27] = DFFEA(HB1_memory[36][27]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L7872 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_199_rtl_774~0
--operation mode is normal

HB1L7872 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][27]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][27];


--HB1_memory[39][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][27]
--operation mode is normal

HB1_memory[39][27]_lut_out = HB1_data_in[27];
HB1_memory[39][27] = DFFEA(HB1_memory[39][27]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L8872 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_199_rtl_774~1
--operation mode is normal

HB1L8872 = HB1L7872 & (HB1_memory[39][27] # !N01_safe_q[1]) # !HB1L7872 & HB1_memory[38][27] & N01_safe_q[1];


--HB1_memory[33][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][27]
--operation mode is normal

HB1_memory[33][27]_lut_out = HB1_data_in[27];
HB1_memory[33][27] = DFFEA(HB1_memory[33][27]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][27]
--operation mode is normal

HB1_memory[34][27]_lut_out = HB1_data_in[27];
HB1_memory[34][27] = DFFEA(HB1_memory[34][27]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][27]
--operation mode is normal

HB1_memory[32][27]_lut_out = HB1_data_in[27];
HB1_memory[32][27] = DFFEA(HB1_memory[32][27]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L5872 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_199_rtl_773~0
--operation mode is normal

HB1L5872 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][27]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][27];


--HB1_memory[35][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][27]
--operation mode is normal

HB1_memory[35][27]_lut_out = HB1_data_in[27];
HB1_memory[35][27] = DFFEA(HB1_memory[35][27]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L6872 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_199_rtl_773~1
--operation mode is normal

HB1L6872 = HB1L5872 & (HB1_memory[35][27] # !N01_safe_q[0]) # !HB1L5872 & HB1_memory[33][27] & N01_safe_q[0];


--HB1L3872 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_199_rtl_772~0
--operation mode is normal

HB1L3872 = N01_safe_q[2] & (N01_safe_q[3] # HB1L8872) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L6872;


--HB1_memory[46][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][27]
--operation mode is normal

HB1_memory[46][27]_lut_out = HB1_data_in[27];
HB1_memory[46][27] = DFFEA(HB1_memory[46][27]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][27]
--operation mode is normal

HB1_memory[45][27]_lut_out = HB1_data_in[27];
HB1_memory[45][27] = DFFEA(HB1_memory[45][27]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][27]
--operation mode is normal

HB1_memory[44][27]_lut_out = HB1_data_in[27];
HB1_memory[44][27] = DFFEA(HB1_memory[44][27]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L1972 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_199_rtl_776~0
--operation mode is normal

HB1L1972 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][27]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][27];


--HB1_memory[47][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][27]
--operation mode is normal

HB1_memory[47][27]_lut_out = HB1_data_in[27];
HB1_memory[47][27] = DFFEA(HB1_memory[47][27]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L2972 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_199_rtl_776~1
--operation mode is normal

HB1L2972 = HB1L1972 & (HB1_memory[47][27] # !N01_safe_q[1]) # !HB1L1972 & HB1_memory[46][27] & N01_safe_q[1];


--HB1L4872 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_199_rtl_772~1
--operation mode is normal

HB1L4872 = HB1L3872 & (HB1L2972 # !N01_safe_q[3]) # !HB1L3872 & HB1L0972 & N01_safe_q[3];


--HB1_memory[9][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][27]
--operation mode is normal

HB1_memory[9][27]_lut_out = HB1_data_in[27];
HB1_memory[9][27] = DFFEA(HB1_memory[9][27]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][27]
--operation mode is normal

HB1_memory[10][27]_lut_out = HB1_data_in[27];
HB1_memory[10][27] = DFFEA(HB1_memory[10][27]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][27]
--operation mode is normal

HB1_memory[8][27]_lut_out = HB1_data_in[27];
HB1_memory[8][27] = DFFEA(HB1_memory[8][27]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L9672 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_197_rtl_765~0
--operation mode is normal

HB1L9672 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][27]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][27];


--HB1_memory[11][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][27]
--operation mode is normal

HB1_memory[11][27]_lut_out = HB1_data_in[27];
HB1_memory[11][27] = DFFEA(HB1_memory[11][27]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L0772 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_197_rtl_765~1
--operation mode is normal

HB1L0772 = HB1L9672 & (HB1_memory[11][27] # !N01_safe_q[0]) # !HB1L9672 & HB1_memory[9][27] & N01_safe_q[0];


--HB1_memory[6][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][27]
--operation mode is normal

HB1_memory[6][27]_lut_out = HB1_data_in[27];
HB1_memory[6][27] = DFFEA(HB1_memory[6][27]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][27]
--operation mode is normal

HB1_memory[5][27]_lut_out = HB1_data_in[27];
HB1_memory[5][27] = DFFEA(HB1_memory[5][27]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][27]
--operation mode is normal

HB1_memory[4][27]_lut_out = HB1_data_in[27];
HB1_memory[4][27] = DFFEA(HB1_memory[4][27]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L7672 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_197_rtl_764~0
--operation mode is normal

HB1L7672 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][27]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][27];


--HB1_memory[7][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][27]
--operation mode is normal

HB1_memory[7][27]_lut_out = HB1_data_in[27];
HB1_memory[7][27] = DFFEA(HB1_memory[7][27]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L8672 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_197_rtl_764~1
--operation mode is normal

HB1L8672 = HB1L7672 & (HB1_memory[7][27] # !N01_safe_q[1]) # !HB1L7672 & HB1_memory[6][27] & N01_safe_q[1];


--HB1_memory[1][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][27]
--operation mode is normal

HB1_memory[1][27]_lut_out = HB1_data_in[27];
HB1_memory[1][27] = DFFEA(HB1_memory[1][27]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][27]
--operation mode is normal

HB1_memory[2][27]_lut_out = HB1_data_in[27];
HB1_memory[2][27] = DFFEA(HB1_memory[2][27]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][27]
--operation mode is normal

HB1_memory[0][27]_lut_out = HB1_data_in[27];
HB1_memory[0][27] = DFFEA(HB1_memory[0][27]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L5672 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_197_rtl_763~0
--operation mode is normal

HB1L5672 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][27]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][27];


--HB1_memory[3][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][27]
--operation mode is normal

HB1_memory[3][27]_lut_out = HB1_data_in[27];
HB1_memory[3][27] = DFFEA(HB1_memory[3][27]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L6672 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_197_rtl_763~1
--operation mode is normal

HB1L6672 = HB1L5672 & (HB1_memory[3][27] # !N01_safe_q[0]) # !HB1L5672 & HB1_memory[1][27] & N01_safe_q[0];


--HB1L3672 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_197_rtl_762~0
--operation mode is normal

HB1L3672 = N01_safe_q[2] & (N01_safe_q[3] # HB1L8672) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L6672;


--HB1_memory[14][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][27]
--operation mode is normal

HB1_memory[14][27]_lut_out = HB1_data_in[27];
HB1_memory[14][27] = DFFEA(HB1_memory[14][27]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][27]
--operation mode is normal

HB1_memory[13][27]_lut_out = HB1_data_in[27];
HB1_memory[13][27] = DFFEA(HB1_memory[13][27]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][27]
--operation mode is normal

HB1_memory[12][27]_lut_out = HB1_data_in[27];
HB1_memory[12][27] = DFFEA(HB1_memory[12][27]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L1772 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_197_rtl_766~0
--operation mode is normal

HB1L1772 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][27]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][27];


--HB1_memory[15][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][27]
--operation mode is normal

HB1_memory[15][27]_lut_out = HB1_data_in[27];
HB1_memory[15][27] = DFFEA(HB1_memory[15][27]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L2772 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_197_rtl_766~1
--operation mode is normal

HB1L2772 = HB1L1772 & (HB1_memory[15][27] # !N01_safe_q[1]) # !HB1L1772 & HB1_memory[14][27] & N01_safe_q[1];


--HB1L4672 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_197_rtl_762~1
--operation mode is normal

HB1L4672 = HB1L3672 & (HB1L2772 # !N01_safe_q[3]) # !HB1L3672 & HB1L0772 & N01_safe_q[3];


--HB1L2672 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_196~0
--operation mode is normal

HB1L2672 = N01_safe_q[5] & (N01_safe_q[4] # HB1L4872) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L4672;


--HB1_memory[54][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][27]
--operation mode is normal

HB1_memory[54][27]_lut_out = HB1_data_in[27];
HB1_memory[54][27] = DFFEA(HB1_memory[54][27]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][27]
--operation mode is normal

HB1_memory[53][27]_lut_out = HB1_data_in[27];
HB1_memory[53][27] = DFFEA(HB1_memory[53][27]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][27]
--operation mode is normal

HB1_memory[52][27]_lut_out = HB1_data_in[27];
HB1_memory[52][27] = DFFEA(HB1_memory[52][27]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L7972 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_200_rtl_779~0
--operation mode is normal

HB1L7972 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][27]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][27];


--HB1_memory[55][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][27]
--operation mode is normal

HB1_memory[55][27]_lut_out = HB1_data_in[27];
HB1_memory[55][27] = DFFEA(HB1_memory[55][27]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L8972 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_200_rtl_779~1
--operation mode is normal

HB1L8972 = HB1L7972 & (HB1_memory[55][27] # !N01_safe_q[1]) # !HB1L7972 & HB1_memory[54][27] & N01_safe_q[1];


--HB1_memory[57][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][27]
--operation mode is normal

HB1_memory[57][27]_lut_out = HB1_data_in[27];
HB1_memory[57][27] = DFFEA(HB1_memory[57][27]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][27]
--operation mode is normal

HB1_memory[58][27]_lut_out = HB1_data_in[27];
HB1_memory[58][27] = DFFEA(HB1_memory[58][27]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][27]
--operation mode is normal

HB1_memory[56][27]_lut_out = HB1_data_in[27];
HB1_memory[56][27] = DFFEA(HB1_memory[56][27]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L9972 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_200_rtl_780~0
--operation mode is normal

HB1L9972 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][27]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][27];


--HB1_memory[59][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][27]
--operation mode is normal

HB1_memory[59][27]_lut_out = HB1_data_in[27];
HB1_memory[59][27] = DFFEA(HB1_memory[59][27]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L0082 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_200_rtl_780~1
--operation mode is normal

HB1L0082 = HB1L9972 & (HB1_memory[59][27] # !N01_safe_q[0]) # !HB1L9972 & HB1_memory[57][27] & N01_safe_q[0];


--HB1_memory[49][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][27]
--operation mode is normal

HB1_memory[49][27]_lut_out = HB1_data_in[27];
HB1_memory[49][27] = DFFEA(HB1_memory[49][27]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][27]
--operation mode is normal

HB1_memory[50][27]_lut_out = HB1_data_in[27];
HB1_memory[50][27] = DFFEA(HB1_memory[50][27]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][27]
--operation mode is normal

HB1_memory[48][27]_lut_out = HB1_data_in[27];
HB1_memory[48][27] = DFFEA(HB1_memory[48][27]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L5972 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_200_rtl_778~0
--operation mode is normal

HB1L5972 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][27]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][27];


--HB1_memory[51][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][27]
--operation mode is normal

HB1_memory[51][27]_lut_out = HB1_data_in[27];
HB1_memory[51][27] = DFFEA(HB1_memory[51][27]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L6972 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_200_rtl_778~1
--operation mode is normal

HB1L6972 = HB1L5972 & (HB1_memory[51][27] # !N01_safe_q[0]) # !HB1L5972 & HB1_memory[49][27] & N01_safe_q[0];


--HB1L3972 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_200_rtl_777~0
--operation mode is normal

HB1L3972 = N01_safe_q[3] & (N01_safe_q[2] # HB1L0082) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L6972;


--HB1_memory[62][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][27]
--operation mode is normal

HB1_memory[62][27]_lut_out = HB1_data_in[27];
HB1_memory[62][27] = DFFEA(HB1_memory[62][27]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][27]
--operation mode is normal

HB1_memory[61][27]_lut_out = HB1_data_in[27];
HB1_memory[61][27] = DFFEA(HB1_memory[61][27]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][27]
--operation mode is normal

HB1_memory[60][27]_lut_out = HB1_data_in[27];
HB1_memory[60][27] = DFFEA(HB1_memory[60][27]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L1082 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_200_rtl_781~0
--operation mode is normal

HB1L1082 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][27]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][27];


--HB1_memory[63][27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][27]
--operation mode is normal

HB1_memory[63][27]_lut_out = HB1_data_in[27];
HB1_memory[63][27] = DFFEA(HB1_memory[63][27]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L2082 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_200_rtl_781~1
--operation mode is normal

HB1L2082 = HB1L1082 & (HB1_memory[63][27] # !N01_safe_q[1]) # !HB1L1082 & HB1_memory[62][27] & N01_safe_q[1];


--HB1L4972 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4843_rtl_200_rtl_777~1
--operation mode is normal

HB1L4972 = HB1L3972 & (HB1L2082 # !N01_safe_q[2]) # !HB1L3972 & HB1L8972 & N01_safe_q[2];


--HB1_memory[41][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][26]
--operation mode is normal

HB1_memory[41][26]_lut_out = HB1_data_in[26];
HB1_memory[41][26] = DFFEA(HB1_memory[41][26]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][26]
--operation mode is normal

HB1_memory[42][26]_lut_out = HB1_data_in[26];
HB1_memory[42][26] = DFFEA(HB1_memory[42][26]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][26]
--operation mode is normal

HB1_memory[40][26]_lut_out = HB1_data_in[26];
HB1_memory[40][26] = DFFEA(HB1_memory[40][26]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L0382 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_194_rtl_755~0
--operation mode is normal

HB1L0382 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][26]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][26];


--HB1_memory[43][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][26]
--operation mode is normal

HB1_memory[43][26]_lut_out = HB1_data_in[26];
HB1_memory[43][26] = DFFEA(HB1_memory[43][26]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L1382 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_194_rtl_755~1
--operation mode is normal

HB1L1382 = HB1L0382 & (HB1_memory[43][26] # !N01_safe_q[0]) # !HB1L0382 & HB1_memory[41][26] & N01_safe_q[0];


--HB1_memory[38][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][26]
--operation mode is normal

HB1_memory[38][26]_lut_out = HB1_data_in[26];
HB1_memory[38][26] = DFFEA(HB1_memory[38][26]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][26]
--operation mode is normal

HB1_memory[37][26]_lut_out = HB1_data_in[26];
HB1_memory[37][26] = DFFEA(HB1_memory[37][26]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][26]
--operation mode is normal

HB1_memory[36][26]_lut_out = HB1_data_in[26];
HB1_memory[36][26] = DFFEA(HB1_memory[36][26]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L8282 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_194_rtl_754~0
--operation mode is normal

HB1L8282 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][26]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][26];


--HB1_memory[39][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][26]
--operation mode is normal

HB1_memory[39][26]_lut_out = HB1_data_in[26];
HB1_memory[39][26] = DFFEA(HB1_memory[39][26]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L9282 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_194_rtl_754~1
--operation mode is normal

HB1L9282 = HB1L8282 & (HB1_memory[39][26] # !N01_safe_q[1]) # !HB1L8282 & HB1_memory[38][26] & N01_safe_q[1];


--HB1_memory[33][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][26]
--operation mode is normal

HB1_memory[33][26]_lut_out = HB1_data_in[26];
HB1_memory[33][26] = DFFEA(HB1_memory[33][26]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][26]
--operation mode is normal

HB1_memory[34][26]_lut_out = HB1_data_in[26];
HB1_memory[34][26] = DFFEA(HB1_memory[34][26]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][26]
--operation mode is normal

HB1_memory[32][26]_lut_out = HB1_data_in[26];
HB1_memory[32][26] = DFFEA(HB1_memory[32][26]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L6282 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_194_rtl_753~0
--operation mode is normal

HB1L6282 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][26]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][26];


--HB1_memory[35][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][26]
--operation mode is normal

HB1_memory[35][26]_lut_out = HB1_data_in[26];
HB1_memory[35][26] = DFFEA(HB1_memory[35][26]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L7282 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_194_rtl_753~1
--operation mode is normal

HB1L7282 = HB1L6282 & (HB1_memory[35][26] # !N01_safe_q[0]) # !HB1L6282 & HB1_memory[33][26] & N01_safe_q[0];


--HB1L4282 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_194_rtl_752~0
--operation mode is normal

HB1L4282 = N01_safe_q[2] & (N01_safe_q[3] # HB1L9282) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L7282;


--HB1_memory[46][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][26]
--operation mode is normal

HB1_memory[46][26]_lut_out = HB1_data_in[26];
HB1_memory[46][26] = DFFEA(HB1_memory[46][26]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][26]
--operation mode is normal

HB1_memory[45][26]_lut_out = HB1_data_in[26];
HB1_memory[45][26] = DFFEA(HB1_memory[45][26]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][26]
--operation mode is normal

HB1_memory[44][26]_lut_out = HB1_data_in[26];
HB1_memory[44][26] = DFFEA(HB1_memory[44][26]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L2382 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_194_rtl_756~0
--operation mode is normal

HB1L2382 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][26]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][26];


--HB1_memory[47][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][26]
--operation mode is normal

HB1_memory[47][26]_lut_out = HB1_data_in[26];
HB1_memory[47][26] = DFFEA(HB1_memory[47][26]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L3382 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_194_rtl_756~1
--operation mode is normal

HB1L3382 = HB1L2382 & (HB1_memory[47][26] # !N01_safe_q[1]) # !HB1L2382 & HB1_memory[46][26] & N01_safe_q[1];


--HB1L5282 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_194_rtl_752~1
--operation mode is normal

HB1L5282 = HB1L4282 & (HB1L3382 # !N01_safe_q[3]) # !HB1L4282 & HB1L1382 & N01_safe_q[3];


--HB1_memory[22][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][26]
--operation mode is normal

HB1_memory[22][26]_lut_out = HB1_data_in[26];
HB1_memory[22][26] = DFFEA(HB1_memory[22][26]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][26]
--operation mode is normal

HB1_memory[21][26]_lut_out = HB1_data_in[26];
HB1_memory[21][26] = DFFEA(HB1_memory[21][26]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][26]
--operation mode is normal

HB1_memory[20][26]_lut_out = HB1_data_in[26];
HB1_memory[20][26] = DFFEA(HB1_memory[20][26]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L8182 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_193_rtl_749~0
--operation mode is normal

HB1L8182 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][26]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][26];


--HB1_memory[23][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][26]
--operation mode is normal

HB1_memory[23][26]_lut_out = HB1_data_in[26];
HB1_memory[23][26] = DFFEA(HB1_memory[23][26]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L9182 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_193_rtl_749~1
--operation mode is normal

HB1L9182 = HB1L8182 & (HB1_memory[23][26] # !N01_safe_q[1]) # !HB1L8182 & HB1_memory[22][26] & N01_safe_q[1];


--HB1_memory[25][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][26]
--operation mode is normal

HB1_memory[25][26]_lut_out = HB1_data_in[26];
HB1_memory[25][26] = DFFEA(HB1_memory[25][26]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][26]
--operation mode is normal

HB1_memory[26][26]_lut_out = HB1_data_in[26];
HB1_memory[26][26] = DFFEA(HB1_memory[26][26]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][26]
--operation mode is normal

HB1_memory[24][26]_lut_out = HB1_data_in[26];
HB1_memory[24][26] = DFFEA(HB1_memory[24][26]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L0282 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_193_rtl_750~0
--operation mode is normal

HB1L0282 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][26]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][26];


--HB1_memory[27][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][26]
--operation mode is normal

HB1_memory[27][26]_lut_out = HB1_data_in[26];
HB1_memory[27][26] = DFFEA(HB1_memory[27][26]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L1282 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_193_rtl_750~1
--operation mode is normal

HB1L1282 = HB1L0282 & (HB1_memory[27][26] # !N01_safe_q[0]) # !HB1L0282 & HB1_memory[25][26] & N01_safe_q[0];


--HB1_memory[17][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][26]
--operation mode is normal

HB1_memory[17][26]_lut_out = HB1_data_in[26];
HB1_memory[17][26] = DFFEA(HB1_memory[17][26]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][26]
--operation mode is normal

HB1_memory[18][26]_lut_out = HB1_data_in[26];
HB1_memory[18][26] = DFFEA(HB1_memory[18][26]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][26]
--operation mode is normal

HB1_memory[16][26]_lut_out = HB1_data_in[26];
HB1_memory[16][26] = DFFEA(HB1_memory[16][26]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L6182 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_193_rtl_748~0
--operation mode is normal

HB1L6182 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][26]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][26];


--HB1_memory[19][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][26]
--operation mode is normal

HB1_memory[19][26]_lut_out = HB1_data_in[26];
HB1_memory[19][26] = DFFEA(HB1_memory[19][26]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L7182 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_193_rtl_748~1
--operation mode is normal

HB1L7182 = HB1L6182 & (HB1_memory[19][26] # !N01_safe_q[0]) # !HB1L6182 & HB1_memory[17][26] & N01_safe_q[0];


--HB1L4182 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_193_rtl_747~0
--operation mode is normal

HB1L4182 = N01_safe_q[3] & (N01_safe_q[2] # HB1L1282) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L7182;


--HB1_memory[30][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][26]
--operation mode is normal

HB1_memory[30][26]_lut_out = HB1_data_in[26];
HB1_memory[30][26] = DFFEA(HB1_memory[30][26]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][26]
--operation mode is normal

HB1_memory[29][26]_lut_out = HB1_data_in[26];
HB1_memory[29][26] = DFFEA(HB1_memory[29][26]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][26]
--operation mode is normal

HB1_memory[28][26]_lut_out = HB1_data_in[26];
HB1_memory[28][26] = DFFEA(HB1_memory[28][26]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L2282 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_193_rtl_751~0
--operation mode is normal

HB1L2282 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][26]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][26];


--HB1_memory[31][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][26]
--operation mode is normal

HB1_memory[31][26]_lut_out = HB1_data_in[26];
HB1_memory[31][26] = DFFEA(HB1_memory[31][26]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L3282 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_193_rtl_751~1
--operation mode is normal

HB1L3282 = HB1L2282 & (HB1_memory[31][26] # !N01_safe_q[1]) # !HB1L2282 & HB1_memory[30][26] & N01_safe_q[1];


--HB1L5182 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_193_rtl_747~1
--operation mode is normal

HB1L5182 = HB1L4182 & (HB1L3282 # !N01_safe_q[2]) # !HB1L4182 & HB1L9182 & N01_safe_q[2];


--HB1_memory[9][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][26]
--operation mode is normal

HB1_memory[9][26]_lut_out = HB1_data_in[26];
HB1_memory[9][26] = DFFEA(HB1_memory[9][26]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][26]
--operation mode is normal

HB1_memory[10][26]_lut_out = HB1_data_in[26];
HB1_memory[10][26] = DFFEA(HB1_memory[10][26]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][26]
--operation mode is normal

HB1_memory[8][26]_lut_out = HB1_data_in[26];
HB1_memory[8][26] = DFFEA(HB1_memory[8][26]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L0182 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_192_rtl_745~0
--operation mode is normal

HB1L0182 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][26]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][26];


--HB1_memory[11][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][26]
--operation mode is normal

HB1_memory[11][26]_lut_out = HB1_data_in[26];
HB1_memory[11][26] = DFFEA(HB1_memory[11][26]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L1182 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_192_rtl_745~1
--operation mode is normal

HB1L1182 = HB1L0182 & (HB1_memory[11][26] # !N01_safe_q[0]) # !HB1L0182 & HB1_memory[9][26] & N01_safe_q[0];


--HB1_memory[6][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][26]
--operation mode is normal

HB1_memory[6][26]_lut_out = HB1_data_in[26];
HB1_memory[6][26] = DFFEA(HB1_memory[6][26]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][26]
--operation mode is normal

HB1_memory[5][26]_lut_out = HB1_data_in[26];
HB1_memory[5][26] = DFFEA(HB1_memory[5][26]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][26]
--operation mode is normal

HB1_memory[4][26]_lut_out = HB1_data_in[26];
HB1_memory[4][26] = DFFEA(HB1_memory[4][26]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L8082 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_192_rtl_744~0
--operation mode is normal

HB1L8082 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][26]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][26];


--HB1_memory[7][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][26]
--operation mode is normal

HB1_memory[7][26]_lut_out = HB1_data_in[26];
HB1_memory[7][26] = DFFEA(HB1_memory[7][26]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L9082 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_192_rtl_744~1
--operation mode is normal

HB1L9082 = HB1L8082 & (HB1_memory[7][26] # !N01_safe_q[1]) # !HB1L8082 & HB1_memory[6][26] & N01_safe_q[1];


--HB1_memory[1][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][26]
--operation mode is normal

HB1_memory[1][26]_lut_out = HB1_data_in[26];
HB1_memory[1][26] = DFFEA(HB1_memory[1][26]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][26]
--operation mode is normal

HB1_memory[2][26]_lut_out = HB1_data_in[26];
HB1_memory[2][26] = DFFEA(HB1_memory[2][26]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][26]
--operation mode is normal

HB1_memory[0][26]_lut_out = HB1_data_in[26];
HB1_memory[0][26] = DFFEA(HB1_memory[0][26]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L6082 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_192_rtl_743~0
--operation mode is normal

HB1L6082 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][26]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][26];


--HB1_memory[3][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][26]
--operation mode is normal

HB1_memory[3][26]_lut_out = HB1_data_in[26];
HB1_memory[3][26] = DFFEA(HB1_memory[3][26]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L7082 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_192_rtl_743~1
--operation mode is normal

HB1L7082 = HB1L6082 & (HB1_memory[3][26] # !N01_safe_q[0]) # !HB1L6082 & HB1_memory[1][26] & N01_safe_q[0];


--HB1L4082 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_192_rtl_742~0
--operation mode is normal

HB1L4082 = N01_safe_q[2] & (N01_safe_q[3] # HB1L9082) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L7082;


--HB1_memory[14][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][26]
--operation mode is normal

HB1_memory[14][26]_lut_out = HB1_data_in[26];
HB1_memory[14][26] = DFFEA(HB1_memory[14][26]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][26]
--operation mode is normal

HB1_memory[13][26]_lut_out = HB1_data_in[26];
HB1_memory[13][26] = DFFEA(HB1_memory[13][26]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][26]
--operation mode is normal

HB1_memory[12][26]_lut_out = HB1_data_in[26];
HB1_memory[12][26] = DFFEA(HB1_memory[12][26]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L2182 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_192_rtl_746~0
--operation mode is normal

HB1L2182 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][26]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][26];


--HB1_memory[15][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][26]
--operation mode is normal

HB1_memory[15][26]_lut_out = HB1_data_in[26];
HB1_memory[15][26] = DFFEA(HB1_memory[15][26]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L3182 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_192_rtl_746~1
--operation mode is normal

HB1L3182 = HB1L2182 & (HB1_memory[15][26] # !N01_safe_q[1]) # !HB1L2182 & HB1_memory[14][26] & N01_safe_q[1];


--HB1L5082 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_192_rtl_742~1
--operation mode is normal

HB1L5082 = HB1L4082 & (HB1L3182 # !N01_safe_q[3]) # !HB1L4082 & HB1L1182 & N01_safe_q[3];


--HB1L3082 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_191~0
--operation mode is normal

HB1L3082 = N01_safe_q[4] & (N01_safe_q[5] # HB1L5182) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L5082;


--HB1_memory[54][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][26]
--operation mode is normal

HB1_memory[54][26]_lut_out = HB1_data_in[26];
HB1_memory[54][26] = DFFEA(HB1_memory[54][26]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][26]
--operation mode is normal

HB1_memory[53][26]_lut_out = HB1_data_in[26];
HB1_memory[53][26] = DFFEA(HB1_memory[53][26]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][26]
--operation mode is normal

HB1_memory[52][26]_lut_out = HB1_data_in[26];
HB1_memory[52][26] = DFFEA(HB1_memory[52][26]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L8382 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_195_rtl_759~0
--operation mode is normal

HB1L8382 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][26]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][26];


--HB1_memory[55][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][26]
--operation mode is normal

HB1_memory[55][26]_lut_out = HB1_data_in[26];
HB1_memory[55][26] = DFFEA(HB1_memory[55][26]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L9382 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_195_rtl_759~1
--operation mode is normal

HB1L9382 = HB1L8382 & (HB1_memory[55][26] # !N01_safe_q[1]) # !HB1L8382 & HB1_memory[54][26] & N01_safe_q[1];


--HB1_memory[57][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][26]
--operation mode is normal

HB1_memory[57][26]_lut_out = HB1_data_in[26];
HB1_memory[57][26] = DFFEA(HB1_memory[57][26]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][26]
--operation mode is normal

HB1_memory[58][26]_lut_out = HB1_data_in[26];
HB1_memory[58][26] = DFFEA(HB1_memory[58][26]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][26]
--operation mode is normal

HB1_memory[56][26]_lut_out = HB1_data_in[26];
HB1_memory[56][26] = DFFEA(HB1_memory[56][26]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L0482 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_195_rtl_760~0
--operation mode is normal

HB1L0482 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][26]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][26];


--HB1_memory[59][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][26]
--operation mode is normal

HB1_memory[59][26]_lut_out = HB1_data_in[26];
HB1_memory[59][26] = DFFEA(HB1_memory[59][26]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L1482 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_195_rtl_760~1
--operation mode is normal

HB1L1482 = HB1L0482 & (HB1_memory[59][26] # !N01_safe_q[0]) # !HB1L0482 & HB1_memory[57][26] & N01_safe_q[0];


--HB1_memory[49][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][26]
--operation mode is normal

HB1_memory[49][26]_lut_out = HB1_data_in[26];
HB1_memory[49][26] = DFFEA(HB1_memory[49][26]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][26]
--operation mode is normal

HB1_memory[50][26]_lut_out = HB1_data_in[26];
HB1_memory[50][26] = DFFEA(HB1_memory[50][26]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][26]
--operation mode is normal

HB1_memory[48][26]_lut_out = HB1_data_in[26];
HB1_memory[48][26] = DFFEA(HB1_memory[48][26]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L6382 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_195_rtl_758~0
--operation mode is normal

HB1L6382 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][26]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][26];


--HB1_memory[51][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][26]
--operation mode is normal

HB1_memory[51][26]_lut_out = HB1_data_in[26];
HB1_memory[51][26] = DFFEA(HB1_memory[51][26]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L7382 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_195_rtl_758~1
--operation mode is normal

HB1L7382 = HB1L6382 & (HB1_memory[51][26] # !N01_safe_q[0]) # !HB1L6382 & HB1_memory[49][26] & N01_safe_q[0];


--HB1L4382 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_195_rtl_757~0
--operation mode is normal

HB1L4382 = N01_safe_q[3] & (N01_safe_q[2] # HB1L1482) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L7382;


--HB1_memory[62][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][26]
--operation mode is normal

HB1_memory[62][26]_lut_out = HB1_data_in[26];
HB1_memory[62][26] = DFFEA(HB1_memory[62][26]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][26]
--operation mode is normal

HB1_memory[61][26]_lut_out = HB1_data_in[26];
HB1_memory[61][26] = DFFEA(HB1_memory[61][26]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][26]
--operation mode is normal

HB1_memory[60][26]_lut_out = HB1_data_in[26];
HB1_memory[60][26] = DFFEA(HB1_memory[60][26]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L2482 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_195_rtl_761~0
--operation mode is normal

HB1L2482 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][26]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][26];


--HB1_memory[63][26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][26]
--operation mode is normal

HB1_memory[63][26]_lut_out = HB1_data_in[26];
HB1_memory[63][26] = DFFEA(HB1_memory[63][26]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L3482 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_195_rtl_761~1
--operation mode is normal

HB1L3482 = HB1L2482 & (HB1_memory[63][26] # !N01_safe_q[1]) # !HB1L2482 & HB1_memory[62][26] & N01_safe_q[1];


--HB1L5382 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4844_rtl_195_rtl_757~1
--operation mode is normal

HB1L5382 = HB1L4382 & (HB1L3482 # !N01_safe_q[2]) # !HB1L4382 & HB1L9382 & N01_safe_q[2];


--HB1_memory[22][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][25]
--operation mode is normal

HB1_memory[22][25]_lut_out = HB1_data_in[25];
HB1_memory[22][25] = DFFEA(HB1_memory[22][25]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][25]
--operation mode is normal

HB1_memory[21][25]_lut_out = HB1_data_in[25];
HB1_memory[21][25] = DFFEA(HB1_memory[21][25]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][25]
--operation mode is normal

HB1_memory[20][25]_lut_out = HB1_data_in[25];
HB1_memory[20][25] = DFFEA(HB1_memory[20][25]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L9582 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_188_rtl_729~0
--operation mode is normal

HB1L9582 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][25]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][25];


--HB1_memory[23][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][25]
--operation mode is normal

HB1_memory[23][25]_lut_out = HB1_data_in[25];
HB1_memory[23][25] = DFFEA(HB1_memory[23][25]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L0682 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_188_rtl_729~1
--operation mode is normal

HB1L0682 = HB1L9582 & (HB1_memory[23][25] # !N01_safe_q[1]) # !HB1L9582 & HB1_memory[22][25] & N01_safe_q[1];


--HB1_memory[25][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][25]
--operation mode is normal

HB1_memory[25][25]_lut_out = HB1_data_in[25];
HB1_memory[25][25] = DFFEA(HB1_memory[25][25]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][25]
--operation mode is normal

HB1_memory[26][25]_lut_out = HB1_data_in[25];
HB1_memory[26][25] = DFFEA(HB1_memory[26][25]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][25]
--operation mode is normal

HB1_memory[24][25]_lut_out = HB1_data_in[25];
HB1_memory[24][25] = DFFEA(HB1_memory[24][25]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L1682 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_188_rtl_730~0
--operation mode is normal

HB1L1682 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][25]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][25];


--HB1_memory[27][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][25]
--operation mode is normal

HB1_memory[27][25]_lut_out = HB1_data_in[25];
HB1_memory[27][25] = DFFEA(HB1_memory[27][25]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L2682 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_188_rtl_730~1
--operation mode is normal

HB1L2682 = HB1L1682 & (HB1_memory[27][25] # !N01_safe_q[0]) # !HB1L1682 & HB1_memory[25][25] & N01_safe_q[0];


--HB1_memory[17][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][25]
--operation mode is normal

HB1_memory[17][25]_lut_out = HB1_data_in[25];
HB1_memory[17][25] = DFFEA(HB1_memory[17][25]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][25]
--operation mode is normal

HB1_memory[18][25]_lut_out = HB1_data_in[25];
HB1_memory[18][25] = DFFEA(HB1_memory[18][25]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][25]
--operation mode is normal

HB1_memory[16][25]_lut_out = HB1_data_in[25];
HB1_memory[16][25] = DFFEA(HB1_memory[16][25]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L7582 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_188_rtl_728~0
--operation mode is normal

HB1L7582 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][25]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][25];


--HB1_memory[19][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][25]
--operation mode is normal

HB1_memory[19][25]_lut_out = HB1_data_in[25];
HB1_memory[19][25] = DFFEA(HB1_memory[19][25]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L8582 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_188_rtl_728~1
--operation mode is normal

HB1L8582 = HB1L7582 & (HB1_memory[19][25] # !N01_safe_q[0]) # !HB1L7582 & HB1_memory[17][25] & N01_safe_q[0];


--HB1L5582 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_188_rtl_727~0
--operation mode is normal

HB1L5582 = N01_safe_q[3] & (N01_safe_q[2] # HB1L2682) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L8582;


--HB1_memory[30][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][25]
--operation mode is normal

HB1_memory[30][25]_lut_out = HB1_data_in[25];
HB1_memory[30][25] = DFFEA(HB1_memory[30][25]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][25]
--operation mode is normal

HB1_memory[29][25]_lut_out = HB1_data_in[25];
HB1_memory[29][25] = DFFEA(HB1_memory[29][25]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][25]
--operation mode is normal

HB1_memory[28][25]_lut_out = HB1_data_in[25];
HB1_memory[28][25] = DFFEA(HB1_memory[28][25]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L3682 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_188_rtl_731~0
--operation mode is normal

HB1L3682 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][25]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][25];


--HB1_memory[31][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][25]
--operation mode is normal

HB1_memory[31][25]_lut_out = HB1_data_in[25];
HB1_memory[31][25] = DFFEA(HB1_memory[31][25]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L4682 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_188_rtl_731~1
--operation mode is normal

HB1L4682 = HB1L3682 & (HB1_memory[31][25] # !N01_safe_q[1]) # !HB1L3682 & HB1_memory[30][25] & N01_safe_q[1];


--HB1L6582 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_188_rtl_727~1
--operation mode is normal

HB1L6582 = HB1L5582 & (HB1L4682 # !N01_safe_q[2]) # !HB1L5582 & HB1L0682 & N01_safe_q[2];


--HB1_memory[41][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][25]
--operation mode is normal

HB1_memory[41][25]_lut_out = HB1_data_in[25];
HB1_memory[41][25] = DFFEA(HB1_memory[41][25]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][25]
--operation mode is normal

HB1_memory[42][25]_lut_out = HB1_data_in[25];
HB1_memory[42][25] = DFFEA(HB1_memory[42][25]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][25]
--operation mode is normal

HB1_memory[40][25]_lut_out = HB1_data_in[25];
HB1_memory[40][25] = DFFEA(HB1_memory[40][25]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L1782 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_189_rtl_735~0
--operation mode is normal

HB1L1782 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][25]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][25];


--HB1_memory[43][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][25]
--operation mode is normal

HB1_memory[43][25]_lut_out = HB1_data_in[25];
HB1_memory[43][25] = DFFEA(HB1_memory[43][25]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L2782 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_189_rtl_735~1
--operation mode is normal

HB1L2782 = HB1L1782 & (HB1_memory[43][25] # !N01_safe_q[0]) # !HB1L1782 & HB1_memory[41][25] & N01_safe_q[0];


--HB1_memory[38][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][25]
--operation mode is normal

HB1_memory[38][25]_lut_out = HB1_data_in[25];
HB1_memory[38][25] = DFFEA(HB1_memory[38][25]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][25]
--operation mode is normal

HB1_memory[37][25]_lut_out = HB1_data_in[25];
HB1_memory[37][25] = DFFEA(HB1_memory[37][25]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][25]
--operation mode is normal

HB1_memory[36][25]_lut_out = HB1_data_in[25];
HB1_memory[36][25] = DFFEA(HB1_memory[36][25]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L9682 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_189_rtl_734~0
--operation mode is normal

HB1L9682 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][25]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][25];


--HB1_memory[39][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][25]
--operation mode is normal

HB1_memory[39][25]_lut_out = HB1_data_in[25];
HB1_memory[39][25] = DFFEA(HB1_memory[39][25]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L0782 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_189_rtl_734~1
--operation mode is normal

HB1L0782 = HB1L9682 & (HB1_memory[39][25] # !N01_safe_q[1]) # !HB1L9682 & HB1_memory[38][25] & N01_safe_q[1];


--HB1_memory[33][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][25]
--operation mode is normal

HB1_memory[33][25]_lut_out = HB1_data_in[25];
HB1_memory[33][25] = DFFEA(HB1_memory[33][25]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][25]
--operation mode is normal

HB1_memory[34][25]_lut_out = HB1_data_in[25];
HB1_memory[34][25] = DFFEA(HB1_memory[34][25]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][25]
--operation mode is normal

HB1_memory[32][25]_lut_out = HB1_data_in[25];
HB1_memory[32][25] = DFFEA(HB1_memory[32][25]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L7682 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_189_rtl_733~0
--operation mode is normal

HB1L7682 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][25]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][25];


--HB1_memory[35][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][25]
--operation mode is normal

HB1_memory[35][25]_lut_out = HB1_data_in[25];
HB1_memory[35][25] = DFFEA(HB1_memory[35][25]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L8682 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_189_rtl_733~1
--operation mode is normal

HB1L8682 = HB1L7682 & (HB1_memory[35][25] # !N01_safe_q[0]) # !HB1L7682 & HB1_memory[33][25] & N01_safe_q[0];


--HB1L5682 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_189_rtl_732~0
--operation mode is normal

HB1L5682 = N01_safe_q[2] & (N01_safe_q[3] # HB1L0782) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L8682;


--HB1_memory[46][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][25]
--operation mode is normal

HB1_memory[46][25]_lut_out = HB1_data_in[25];
HB1_memory[46][25] = DFFEA(HB1_memory[46][25]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][25]
--operation mode is normal

HB1_memory[45][25]_lut_out = HB1_data_in[25];
HB1_memory[45][25] = DFFEA(HB1_memory[45][25]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][25]
--operation mode is normal

HB1_memory[44][25]_lut_out = HB1_data_in[25];
HB1_memory[44][25] = DFFEA(HB1_memory[44][25]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L3782 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_189_rtl_736~0
--operation mode is normal

HB1L3782 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][25]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][25];


--HB1_memory[47][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][25]
--operation mode is normal

HB1_memory[47][25]_lut_out = HB1_data_in[25];
HB1_memory[47][25] = DFFEA(HB1_memory[47][25]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L4782 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_189_rtl_736~1
--operation mode is normal

HB1L4782 = HB1L3782 & (HB1_memory[47][25] # !N01_safe_q[1]) # !HB1L3782 & HB1_memory[46][25] & N01_safe_q[1];


--HB1L6682 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_189_rtl_732~1
--operation mode is normal

HB1L6682 = HB1L5682 & (HB1L4782 # !N01_safe_q[3]) # !HB1L5682 & HB1L2782 & N01_safe_q[3];


--HB1_memory[9][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][25]
--operation mode is normal

HB1_memory[9][25]_lut_out = HB1_data_in[25];
HB1_memory[9][25] = DFFEA(HB1_memory[9][25]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][25]
--operation mode is normal

HB1_memory[10][25]_lut_out = HB1_data_in[25];
HB1_memory[10][25] = DFFEA(HB1_memory[10][25]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][25]
--operation mode is normal

HB1_memory[8][25]_lut_out = HB1_data_in[25];
HB1_memory[8][25] = DFFEA(HB1_memory[8][25]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L1582 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_187_rtl_725~0
--operation mode is normal

HB1L1582 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][25]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][25];


--HB1_memory[11][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][25]
--operation mode is normal

HB1_memory[11][25]_lut_out = HB1_data_in[25];
HB1_memory[11][25] = DFFEA(HB1_memory[11][25]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L2582 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_187_rtl_725~1
--operation mode is normal

HB1L2582 = HB1L1582 & (HB1_memory[11][25] # !N01_safe_q[0]) # !HB1L1582 & HB1_memory[9][25] & N01_safe_q[0];


--HB1_memory[6][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][25]
--operation mode is normal

HB1_memory[6][25]_lut_out = HB1_data_in[25];
HB1_memory[6][25] = DFFEA(HB1_memory[6][25]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][25]
--operation mode is normal

HB1_memory[5][25]_lut_out = HB1_data_in[25];
HB1_memory[5][25] = DFFEA(HB1_memory[5][25]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][25]
--operation mode is normal

HB1_memory[4][25]_lut_out = HB1_data_in[25];
HB1_memory[4][25] = DFFEA(HB1_memory[4][25]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L9482 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_187_rtl_724~0
--operation mode is normal

HB1L9482 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][25]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][25];


--HB1_memory[7][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][25]
--operation mode is normal

HB1_memory[7][25]_lut_out = HB1_data_in[25];
HB1_memory[7][25] = DFFEA(HB1_memory[7][25]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L0582 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_187_rtl_724~1
--operation mode is normal

HB1L0582 = HB1L9482 & (HB1_memory[7][25] # !N01_safe_q[1]) # !HB1L9482 & HB1_memory[6][25] & N01_safe_q[1];


--HB1_memory[1][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][25]
--operation mode is normal

HB1_memory[1][25]_lut_out = HB1_data_in[25];
HB1_memory[1][25] = DFFEA(HB1_memory[1][25]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][25]
--operation mode is normal

HB1_memory[2][25]_lut_out = HB1_data_in[25];
HB1_memory[2][25] = DFFEA(HB1_memory[2][25]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][25]
--operation mode is normal

HB1_memory[0][25]_lut_out = HB1_data_in[25];
HB1_memory[0][25] = DFFEA(HB1_memory[0][25]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L7482 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_187_rtl_723~0
--operation mode is normal

HB1L7482 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][25]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][25];


--HB1_memory[3][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][25]
--operation mode is normal

HB1_memory[3][25]_lut_out = HB1_data_in[25];
HB1_memory[3][25] = DFFEA(HB1_memory[3][25]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L8482 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_187_rtl_723~1
--operation mode is normal

HB1L8482 = HB1L7482 & (HB1_memory[3][25] # !N01_safe_q[0]) # !HB1L7482 & HB1_memory[1][25] & N01_safe_q[0];


--HB1L5482 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_187_rtl_722~0
--operation mode is normal

HB1L5482 = N01_safe_q[2] & (N01_safe_q[3] # HB1L0582) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L8482;


--HB1_memory[14][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][25]
--operation mode is normal

HB1_memory[14][25]_lut_out = HB1_data_in[25];
HB1_memory[14][25] = DFFEA(HB1_memory[14][25]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][25]
--operation mode is normal

HB1_memory[13][25]_lut_out = HB1_data_in[25];
HB1_memory[13][25] = DFFEA(HB1_memory[13][25]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][25]
--operation mode is normal

HB1_memory[12][25]_lut_out = HB1_data_in[25];
HB1_memory[12][25] = DFFEA(HB1_memory[12][25]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L3582 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_187_rtl_726~0
--operation mode is normal

HB1L3582 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][25]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][25];


--HB1_memory[15][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][25]
--operation mode is normal

HB1_memory[15][25]_lut_out = HB1_data_in[25];
HB1_memory[15][25] = DFFEA(HB1_memory[15][25]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L4582 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_187_rtl_726~1
--operation mode is normal

HB1L4582 = HB1L3582 & (HB1_memory[15][25] # !N01_safe_q[1]) # !HB1L3582 & HB1_memory[14][25] & N01_safe_q[1];


--HB1L6482 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_187_rtl_722~1
--operation mode is normal

HB1L6482 = HB1L5482 & (HB1L4582 # !N01_safe_q[3]) # !HB1L5482 & HB1L2582 & N01_safe_q[3];


--HB1L4482 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_186~0
--operation mode is normal

HB1L4482 = N01_safe_q[5] & (N01_safe_q[4] # HB1L6682) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L6482;


--HB1_memory[54][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][25]
--operation mode is normal

HB1_memory[54][25]_lut_out = HB1_data_in[25];
HB1_memory[54][25] = DFFEA(HB1_memory[54][25]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][25]
--operation mode is normal

HB1_memory[53][25]_lut_out = HB1_data_in[25];
HB1_memory[53][25] = DFFEA(HB1_memory[53][25]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][25]
--operation mode is normal

HB1_memory[52][25]_lut_out = HB1_data_in[25];
HB1_memory[52][25] = DFFEA(HB1_memory[52][25]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L9782 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_190_rtl_739~0
--operation mode is normal

HB1L9782 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][25]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][25];


--HB1_memory[55][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][25]
--operation mode is normal

HB1_memory[55][25]_lut_out = HB1_data_in[25];
HB1_memory[55][25] = DFFEA(HB1_memory[55][25]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L0882 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_190_rtl_739~1
--operation mode is normal

HB1L0882 = HB1L9782 & (HB1_memory[55][25] # !N01_safe_q[1]) # !HB1L9782 & HB1_memory[54][25] & N01_safe_q[1];


--HB1_memory[57][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][25]
--operation mode is normal

HB1_memory[57][25]_lut_out = HB1_data_in[25];
HB1_memory[57][25] = DFFEA(HB1_memory[57][25]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][25]
--operation mode is normal

HB1_memory[58][25]_lut_out = HB1_data_in[25];
HB1_memory[58][25] = DFFEA(HB1_memory[58][25]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][25]
--operation mode is normal

HB1_memory[56][25]_lut_out = HB1_data_in[25];
HB1_memory[56][25] = DFFEA(HB1_memory[56][25]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L1882 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_190_rtl_740~0
--operation mode is normal

HB1L1882 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][25]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][25];


--HB1_memory[59][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][25]
--operation mode is normal

HB1_memory[59][25]_lut_out = HB1_data_in[25];
HB1_memory[59][25] = DFFEA(HB1_memory[59][25]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L2882 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_190_rtl_740~1
--operation mode is normal

HB1L2882 = HB1L1882 & (HB1_memory[59][25] # !N01_safe_q[0]) # !HB1L1882 & HB1_memory[57][25] & N01_safe_q[0];


--HB1_memory[49][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][25]
--operation mode is normal

HB1_memory[49][25]_lut_out = HB1_data_in[25];
HB1_memory[49][25] = DFFEA(HB1_memory[49][25]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][25]
--operation mode is normal

HB1_memory[50][25]_lut_out = HB1_data_in[25];
HB1_memory[50][25] = DFFEA(HB1_memory[50][25]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][25]
--operation mode is normal

HB1_memory[48][25]_lut_out = HB1_data_in[25];
HB1_memory[48][25] = DFFEA(HB1_memory[48][25]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L7782 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_190_rtl_738~0
--operation mode is normal

HB1L7782 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][25]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][25];


--HB1_memory[51][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][25]
--operation mode is normal

HB1_memory[51][25]_lut_out = HB1_data_in[25];
HB1_memory[51][25] = DFFEA(HB1_memory[51][25]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L8782 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_190_rtl_738~1
--operation mode is normal

HB1L8782 = HB1L7782 & (HB1_memory[51][25] # !N01_safe_q[0]) # !HB1L7782 & HB1_memory[49][25] & N01_safe_q[0];


--HB1L5782 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_190_rtl_737~0
--operation mode is normal

HB1L5782 = N01_safe_q[3] & (N01_safe_q[2] # HB1L2882) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L8782;


--HB1_memory[62][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][25]
--operation mode is normal

HB1_memory[62][25]_lut_out = HB1_data_in[25];
HB1_memory[62][25] = DFFEA(HB1_memory[62][25]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][25]
--operation mode is normal

HB1_memory[61][25]_lut_out = HB1_data_in[25];
HB1_memory[61][25] = DFFEA(HB1_memory[61][25]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][25]
--operation mode is normal

HB1_memory[60][25]_lut_out = HB1_data_in[25];
HB1_memory[60][25] = DFFEA(HB1_memory[60][25]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L3882 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_190_rtl_741~0
--operation mode is normal

HB1L3882 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][25]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][25];


--HB1_memory[63][25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][25]
--operation mode is normal

HB1_memory[63][25]_lut_out = HB1_data_in[25];
HB1_memory[63][25] = DFFEA(HB1_memory[63][25]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L4882 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_190_rtl_741~1
--operation mode is normal

HB1L4882 = HB1L3882 & (HB1_memory[63][25] # !N01_safe_q[1]) # !HB1L3882 & HB1_memory[62][25] & N01_safe_q[1];


--HB1L6782 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4845_rtl_190_rtl_737~1
--operation mode is normal

HB1L6782 = HB1L5782 & (HB1L4882 # !N01_safe_q[2]) # !HB1L5782 & HB1L0882 & N01_safe_q[2];


--HB1_memory[41][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][31]
--operation mode is normal

HB1_memory[41][31]_lut_out = HB1_data_in[31];
HB1_memory[41][31] = DFFEA(HB1_memory[41][31]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][31]
--operation mode is normal

HB1_memory[42][31]_lut_out = HB1_data_in[31];
HB1_memory[42][31] = DFFEA(HB1_memory[42][31]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][31]
--operation mode is normal

HB1_memory[40][31]_lut_out = HB1_data_in[31];
HB1_memory[40][31] = DFFEA(HB1_memory[40][31]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L5262 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_224_rtl_875~0
--operation mode is normal

HB1L5262 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][31]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][31];


--HB1_memory[43][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][31]
--operation mode is normal

HB1_memory[43][31]_lut_out = HB1_data_in[31];
HB1_memory[43][31] = DFFEA(HB1_memory[43][31]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L6262 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_224_rtl_875~1
--operation mode is normal

HB1L6262 = HB1L5262 & (HB1_memory[43][31] # !N01_safe_q[0]) # !HB1L5262 & HB1_memory[41][31] & N01_safe_q[0];


--HB1_memory[38][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][31]
--operation mode is normal

HB1_memory[38][31]_lut_out = HB1_data_in[31];
HB1_memory[38][31] = DFFEA(HB1_memory[38][31]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][31]
--operation mode is normal

HB1_memory[37][31]_lut_out = HB1_data_in[31];
HB1_memory[37][31] = DFFEA(HB1_memory[37][31]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][31]
--operation mode is normal

HB1_memory[36][31]_lut_out = HB1_data_in[31];
HB1_memory[36][31] = DFFEA(HB1_memory[36][31]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L3262 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_224_rtl_874~0
--operation mode is normal

HB1L3262 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][31]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][31];


--HB1_memory[39][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][31]
--operation mode is normal

HB1_memory[39][31]_lut_out = HB1_data_in[31];
HB1_memory[39][31] = DFFEA(HB1_memory[39][31]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L4262 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_224_rtl_874~1
--operation mode is normal

HB1L4262 = HB1L3262 & (HB1_memory[39][31] # !N01_safe_q[1]) # !HB1L3262 & HB1_memory[38][31] & N01_safe_q[1];


--HB1_memory[33][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][31]
--operation mode is normal

HB1_memory[33][31]_lut_out = HB1_data_in[31];
HB1_memory[33][31] = DFFEA(HB1_memory[33][31]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][31]
--operation mode is normal

HB1_memory[34][31]_lut_out = HB1_data_in[31];
HB1_memory[34][31] = DFFEA(HB1_memory[34][31]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][31]
--operation mode is normal

HB1_memory[32][31]_lut_out = HB1_data_in[31];
HB1_memory[32][31] = DFFEA(HB1_memory[32][31]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L1262 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_224_rtl_873~0
--operation mode is normal

HB1L1262 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][31]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][31];


--HB1_memory[35][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][31]
--operation mode is normal

HB1_memory[35][31]_lut_out = HB1_data_in[31];
HB1_memory[35][31] = DFFEA(HB1_memory[35][31]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L2262 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_224_rtl_873~1
--operation mode is normal

HB1L2262 = HB1L1262 & (HB1_memory[35][31] # !N01_safe_q[0]) # !HB1L1262 & HB1_memory[33][31] & N01_safe_q[0];


--HB1L9162 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_224_rtl_872~0
--operation mode is normal

HB1L9162 = N01_safe_q[2] & (N01_safe_q[3] # HB1L4262) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L2262;


--HB1_memory[46][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][31]
--operation mode is normal

HB1_memory[46][31]_lut_out = HB1_data_in[31];
HB1_memory[46][31] = DFFEA(HB1_memory[46][31]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][31]
--operation mode is normal

HB1_memory[45][31]_lut_out = HB1_data_in[31];
HB1_memory[45][31] = DFFEA(HB1_memory[45][31]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][31]
--operation mode is normal

HB1_memory[44][31]_lut_out = HB1_data_in[31];
HB1_memory[44][31] = DFFEA(HB1_memory[44][31]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L7262 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_224_rtl_876~0
--operation mode is normal

HB1L7262 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][31]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][31];


--HB1_memory[47][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][31]
--operation mode is normal

HB1_memory[47][31]_lut_out = HB1_data_in[31];
HB1_memory[47][31] = DFFEA(HB1_memory[47][31]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L8262 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_224_rtl_876~1
--operation mode is normal

HB1L8262 = HB1L7262 & (HB1_memory[47][31] # !N01_safe_q[1]) # !HB1L7262 & HB1_memory[46][31] & N01_safe_q[1];


--HB1L0262 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_224_rtl_872~1
--operation mode is normal

HB1L0262 = HB1L9162 & (HB1L8262 # !N01_safe_q[3]) # !HB1L9162 & HB1L6262 & N01_safe_q[3];


--HB1_memory[22][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][31]
--operation mode is normal

HB1_memory[22][31]_lut_out = HB1_data_in[31];
HB1_memory[22][31] = DFFEA(HB1_memory[22][31]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][31]
--operation mode is normal

HB1_memory[21][31]_lut_out = HB1_data_in[31];
HB1_memory[21][31] = DFFEA(HB1_memory[21][31]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][31]
--operation mode is normal

HB1_memory[20][31]_lut_out = HB1_data_in[31];
HB1_memory[20][31] = DFFEA(HB1_memory[20][31]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L3162 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_223_rtl_869~0
--operation mode is normal

HB1L3162 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][31]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][31];


--HB1_memory[23][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][31]
--operation mode is normal

HB1_memory[23][31]_lut_out = HB1_data_in[31];
HB1_memory[23][31] = DFFEA(HB1_memory[23][31]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L4162 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_223_rtl_869~1
--operation mode is normal

HB1L4162 = HB1L3162 & (HB1_memory[23][31] # !N01_safe_q[1]) # !HB1L3162 & HB1_memory[22][31] & N01_safe_q[1];


--HB1_memory[25][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][31]
--operation mode is normal

HB1_memory[25][31]_lut_out = HB1_data_in[31];
HB1_memory[25][31] = DFFEA(HB1_memory[25][31]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][31]
--operation mode is normal

HB1_memory[26][31]_lut_out = HB1_data_in[31];
HB1_memory[26][31] = DFFEA(HB1_memory[26][31]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][31]
--operation mode is normal

HB1_memory[24][31]_lut_out = HB1_data_in[31];
HB1_memory[24][31] = DFFEA(HB1_memory[24][31]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L5162 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_223_rtl_870~0
--operation mode is normal

HB1L5162 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][31]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][31];


--HB1_memory[27][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][31]
--operation mode is normal

HB1_memory[27][31]_lut_out = HB1_data_in[31];
HB1_memory[27][31] = DFFEA(HB1_memory[27][31]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L6162 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_223_rtl_870~1
--operation mode is normal

HB1L6162 = HB1L5162 & (HB1_memory[27][31] # !N01_safe_q[0]) # !HB1L5162 & HB1_memory[25][31] & N01_safe_q[0];


--HB1_memory[17][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][31]
--operation mode is normal

HB1_memory[17][31]_lut_out = HB1_data_in[31];
HB1_memory[17][31] = DFFEA(HB1_memory[17][31]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][31]
--operation mode is normal

HB1_memory[18][31]_lut_out = HB1_data_in[31];
HB1_memory[18][31] = DFFEA(HB1_memory[18][31]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][31]
--operation mode is normal

HB1_memory[16][31]_lut_out = HB1_data_in[31];
HB1_memory[16][31] = DFFEA(HB1_memory[16][31]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L1162 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_223_rtl_868~0
--operation mode is normal

HB1L1162 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][31]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][31];


--HB1_memory[19][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][31]
--operation mode is normal

HB1_memory[19][31]_lut_out = HB1_data_in[31];
HB1_memory[19][31] = DFFEA(HB1_memory[19][31]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L2162 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_223_rtl_868~1
--operation mode is normal

HB1L2162 = HB1L1162 & (HB1_memory[19][31] # !N01_safe_q[0]) # !HB1L1162 & HB1_memory[17][31] & N01_safe_q[0];


--HB1L9062 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_223_rtl_867~0
--operation mode is normal

HB1L9062 = N01_safe_q[3] & (N01_safe_q[2] # HB1L6162) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L2162;


--HB1_memory[30][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][31]
--operation mode is normal

HB1_memory[30][31]_lut_out = HB1_data_in[31];
HB1_memory[30][31] = DFFEA(HB1_memory[30][31]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][31]
--operation mode is normal

HB1_memory[29][31]_lut_out = HB1_data_in[31];
HB1_memory[29][31] = DFFEA(HB1_memory[29][31]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][31]
--operation mode is normal

HB1_memory[28][31]_lut_out = HB1_data_in[31];
HB1_memory[28][31] = DFFEA(HB1_memory[28][31]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L7162 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_223_rtl_871~0
--operation mode is normal

HB1L7162 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][31]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][31];


--HB1_memory[31][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][31]
--operation mode is normal

HB1_memory[31][31]_lut_out = HB1_data_in[31];
HB1_memory[31][31] = DFFEA(HB1_memory[31][31]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L8162 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_223_rtl_871~1
--operation mode is normal

HB1L8162 = HB1L7162 & (HB1_memory[31][31] # !N01_safe_q[1]) # !HB1L7162 & HB1_memory[30][31] & N01_safe_q[1];


--HB1L0162 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_223_rtl_867~1
--operation mode is normal

HB1L0162 = HB1L9062 & (HB1L8162 # !N01_safe_q[2]) # !HB1L9062 & HB1L4162 & N01_safe_q[2];


--HB1_memory[9][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][31]
--operation mode is normal

HB1_memory[9][31]_lut_out = HB1_data_in[31];
HB1_memory[9][31] = DFFEA(HB1_memory[9][31]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][31]
--operation mode is normal

HB1_memory[10][31]_lut_out = HB1_data_in[31];
HB1_memory[10][31] = DFFEA(HB1_memory[10][31]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][31]
--operation mode is normal

HB1_memory[8][31]_lut_out = HB1_data_in[31];
HB1_memory[8][31] = DFFEA(HB1_memory[8][31]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L5062 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_222_rtl_865~0
--operation mode is normal

HB1L5062 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][31]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][31];


--HB1_memory[11][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][31]
--operation mode is normal

HB1_memory[11][31]_lut_out = HB1_data_in[31];
HB1_memory[11][31] = DFFEA(HB1_memory[11][31]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L6062 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_222_rtl_865~1
--operation mode is normal

HB1L6062 = HB1L5062 & (HB1_memory[11][31] # !N01_safe_q[0]) # !HB1L5062 & HB1_memory[9][31] & N01_safe_q[0];


--HB1_memory[6][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][31]
--operation mode is normal

HB1_memory[6][31]_lut_out = HB1_data_in[31];
HB1_memory[6][31] = DFFEA(HB1_memory[6][31]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][31]
--operation mode is normal

HB1_memory[5][31]_lut_out = HB1_data_in[31];
HB1_memory[5][31] = DFFEA(HB1_memory[5][31]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][31]
--operation mode is normal

HB1_memory[4][31]_lut_out = HB1_data_in[31];
HB1_memory[4][31] = DFFEA(HB1_memory[4][31]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L3062 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_222_rtl_864~0
--operation mode is normal

HB1L3062 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][31]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][31];


--HB1_memory[7][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][31]
--operation mode is normal

HB1_memory[7][31]_lut_out = HB1_data_in[31];
HB1_memory[7][31] = DFFEA(HB1_memory[7][31]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L4062 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_222_rtl_864~1
--operation mode is normal

HB1L4062 = HB1L3062 & (HB1_memory[7][31] # !N01_safe_q[1]) # !HB1L3062 & HB1_memory[6][31] & N01_safe_q[1];


--HB1_memory[1][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][31]
--operation mode is normal

HB1_memory[1][31]_lut_out = HB1_data_in[31];
HB1_memory[1][31] = DFFEA(HB1_memory[1][31]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][31]
--operation mode is normal

HB1_memory[2][31]_lut_out = HB1_data_in[31];
HB1_memory[2][31] = DFFEA(HB1_memory[2][31]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][31]
--operation mode is normal

HB1_memory[0][31]_lut_out = HB1_data_in[31];
HB1_memory[0][31] = DFFEA(HB1_memory[0][31]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L1062 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_222_rtl_863~0
--operation mode is normal

HB1L1062 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][31]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][31];


--HB1_memory[3][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][31]
--operation mode is normal

HB1_memory[3][31]_lut_out = HB1_data_in[31];
HB1_memory[3][31] = DFFEA(HB1_memory[3][31]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L2062 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_222_rtl_863~1
--operation mode is normal

HB1L2062 = HB1L1062 & (HB1_memory[3][31] # !N01_safe_q[0]) # !HB1L1062 & HB1_memory[1][31] & N01_safe_q[0];


--HB1L9952 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_222_rtl_862~0
--operation mode is normal

HB1L9952 = N01_safe_q[2] & (N01_safe_q[3] # HB1L4062) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L2062;


--HB1_memory[14][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][31]
--operation mode is normal

HB1_memory[14][31]_lut_out = HB1_data_in[31];
HB1_memory[14][31] = DFFEA(HB1_memory[14][31]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][31]
--operation mode is normal

HB1_memory[13][31]_lut_out = HB1_data_in[31];
HB1_memory[13][31] = DFFEA(HB1_memory[13][31]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][31]
--operation mode is normal

HB1_memory[12][31]_lut_out = HB1_data_in[31];
HB1_memory[12][31] = DFFEA(HB1_memory[12][31]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L7062 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_222_rtl_866~0
--operation mode is normal

HB1L7062 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][31]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][31];


--HB1_memory[15][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][31]
--operation mode is normal

HB1_memory[15][31]_lut_out = HB1_data_in[31];
HB1_memory[15][31] = DFFEA(HB1_memory[15][31]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L8062 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_222_rtl_866~1
--operation mode is normal

HB1L8062 = HB1L7062 & (HB1_memory[15][31] # !N01_safe_q[1]) # !HB1L7062 & HB1_memory[14][31] & N01_safe_q[1];


--HB1L0062 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_222_rtl_862~1
--operation mode is normal

HB1L0062 = HB1L9952 & (HB1L8062 # !N01_safe_q[3]) # !HB1L9952 & HB1L6062 & N01_safe_q[3];


--HB1L8952 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_221~0
--operation mode is normal

HB1L8952 = N01_safe_q[4] & (N01_safe_q[5] # HB1L0162) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L0062;


--HB1_memory[54][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][31]
--operation mode is normal

HB1_memory[54][31]_lut_out = HB1_data_in[31];
HB1_memory[54][31] = DFFEA(HB1_memory[54][31]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][31]
--operation mode is normal

HB1_memory[53][31]_lut_out = HB1_data_in[31];
HB1_memory[53][31] = DFFEA(HB1_memory[53][31]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][31]
--operation mode is normal

HB1_memory[52][31]_lut_out = HB1_data_in[31];
HB1_memory[52][31] = DFFEA(HB1_memory[52][31]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L3362 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_225_rtl_879~0
--operation mode is normal

HB1L3362 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][31]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][31];


--HB1_memory[55][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][31]
--operation mode is normal

HB1_memory[55][31]_lut_out = HB1_data_in[31];
HB1_memory[55][31] = DFFEA(HB1_memory[55][31]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L4362 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_225_rtl_879~1
--operation mode is normal

HB1L4362 = HB1L3362 & (HB1_memory[55][31] # !N01_safe_q[1]) # !HB1L3362 & HB1_memory[54][31] & N01_safe_q[1];


--HB1_memory[57][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][31]
--operation mode is normal

HB1_memory[57][31]_lut_out = HB1_data_in[31];
HB1_memory[57][31] = DFFEA(HB1_memory[57][31]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][31]
--operation mode is normal

HB1_memory[58][31]_lut_out = HB1_data_in[31];
HB1_memory[58][31] = DFFEA(HB1_memory[58][31]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][31]
--operation mode is normal

HB1_memory[56][31]_lut_out = HB1_data_in[31];
HB1_memory[56][31] = DFFEA(HB1_memory[56][31]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L5362 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_225_rtl_880~0
--operation mode is normal

HB1L5362 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][31]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][31];


--HB1_memory[59][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][31]
--operation mode is normal

HB1_memory[59][31]_lut_out = HB1_data_in[31];
HB1_memory[59][31] = DFFEA(HB1_memory[59][31]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L6362 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_225_rtl_880~1
--operation mode is normal

HB1L6362 = HB1L5362 & (HB1_memory[59][31] # !N01_safe_q[0]) # !HB1L5362 & HB1_memory[57][31] & N01_safe_q[0];


--HB1_memory[49][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][31]
--operation mode is normal

HB1_memory[49][31]_lut_out = HB1_data_in[31];
HB1_memory[49][31] = DFFEA(HB1_memory[49][31]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][31]
--operation mode is normal

HB1_memory[50][31]_lut_out = HB1_data_in[31];
HB1_memory[50][31] = DFFEA(HB1_memory[50][31]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][31]
--operation mode is normal

HB1_memory[48][31]_lut_out = HB1_data_in[31];
HB1_memory[48][31] = DFFEA(HB1_memory[48][31]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L1362 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_225_rtl_878~0
--operation mode is normal

HB1L1362 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][31]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][31];


--HB1_memory[51][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][31]
--operation mode is normal

HB1_memory[51][31]_lut_out = HB1_data_in[31];
HB1_memory[51][31] = DFFEA(HB1_memory[51][31]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L2362 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_225_rtl_878~1
--operation mode is normal

HB1L2362 = HB1L1362 & (HB1_memory[51][31] # !N01_safe_q[0]) # !HB1L1362 & HB1_memory[49][31] & N01_safe_q[0];


--HB1L9262 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_225_rtl_877~0
--operation mode is normal

HB1L9262 = N01_safe_q[3] & (N01_safe_q[2] # HB1L6362) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L2362;


--HB1_memory[62][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][31]
--operation mode is normal

HB1_memory[62][31]_lut_out = HB1_data_in[31];
HB1_memory[62][31] = DFFEA(HB1_memory[62][31]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][31]
--operation mode is normal

HB1_memory[61][31]_lut_out = HB1_data_in[31];
HB1_memory[61][31] = DFFEA(HB1_memory[61][31]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][31]
--operation mode is normal

HB1_memory[60][31]_lut_out = HB1_data_in[31];
HB1_memory[60][31] = DFFEA(HB1_memory[60][31]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L7362 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_225_rtl_881~0
--operation mode is normal

HB1L7362 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][31]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][31];


--HB1_memory[63][31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][31]
--operation mode is normal

HB1_memory[63][31]_lut_out = HB1_data_in[31];
HB1_memory[63][31] = DFFEA(HB1_memory[63][31]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L8362 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_225_rtl_881~1
--operation mode is normal

HB1L8362 = HB1L7362 & (HB1_memory[63][31] # !N01_safe_q[1]) # !HB1L7362 & HB1_memory[62][31] & N01_safe_q[1];


--HB1L0362 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4839_rtl_225_rtl_877~1
--operation mode is normal

HB1L0362 = HB1L9262 & (HB1L8362 # !N01_safe_q[2]) # !HB1L9262 & HB1L4362 & N01_safe_q[2];


--HB1_memory[22][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][30]
--operation mode is normal

HB1_memory[22][30]_lut_out = HB1_data_in[30];
HB1_memory[22][30] = DFFEA(HB1_memory[22][30]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][30]
--operation mode is normal

HB1_memory[21][30]_lut_out = HB1_data_in[30];
HB1_memory[21][30] = DFFEA(HB1_memory[21][30]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][30]
--operation mode is normal

HB1_memory[20][30]_lut_out = HB1_data_in[30];
HB1_memory[20][30] = DFFEA(HB1_memory[20][30]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L4562 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_218_rtl_849~0
--operation mode is normal

HB1L4562 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][30]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][30];


--HB1_memory[23][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][30]
--operation mode is normal

HB1_memory[23][30]_lut_out = HB1_data_in[30];
HB1_memory[23][30] = DFFEA(HB1_memory[23][30]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L5562 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_218_rtl_849~1
--operation mode is normal

HB1L5562 = HB1L4562 & (HB1_memory[23][30] # !N01_safe_q[1]) # !HB1L4562 & HB1_memory[22][30] & N01_safe_q[1];


--HB1_memory[25][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][30]
--operation mode is normal

HB1_memory[25][30]_lut_out = HB1_data_in[30];
HB1_memory[25][30] = DFFEA(HB1_memory[25][30]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][30]
--operation mode is normal

HB1_memory[26][30]_lut_out = HB1_data_in[30];
HB1_memory[26][30] = DFFEA(HB1_memory[26][30]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][30]
--operation mode is normal

HB1_memory[24][30]_lut_out = HB1_data_in[30];
HB1_memory[24][30] = DFFEA(HB1_memory[24][30]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L6562 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_218_rtl_850~0
--operation mode is normal

HB1L6562 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][30]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][30];


--HB1_memory[27][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][30]
--operation mode is normal

HB1_memory[27][30]_lut_out = HB1_data_in[30];
HB1_memory[27][30] = DFFEA(HB1_memory[27][30]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L7562 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_218_rtl_850~1
--operation mode is normal

HB1L7562 = HB1L6562 & (HB1_memory[27][30] # !N01_safe_q[0]) # !HB1L6562 & HB1_memory[25][30] & N01_safe_q[0];


--HB1_memory[17][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][30]
--operation mode is normal

HB1_memory[17][30]_lut_out = HB1_data_in[30];
HB1_memory[17][30] = DFFEA(HB1_memory[17][30]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][30]
--operation mode is normal

HB1_memory[18][30]_lut_out = HB1_data_in[30];
HB1_memory[18][30] = DFFEA(HB1_memory[18][30]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][30]
--operation mode is normal

HB1_memory[16][30]_lut_out = HB1_data_in[30];
HB1_memory[16][30] = DFFEA(HB1_memory[16][30]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L2562 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_218_rtl_848~0
--operation mode is normal

HB1L2562 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][30]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][30];


--HB1_memory[19][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][30]
--operation mode is normal

HB1_memory[19][30]_lut_out = HB1_data_in[30];
HB1_memory[19][30] = DFFEA(HB1_memory[19][30]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L3562 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_218_rtl_848~1
--operation mode is normal

HB1L3562 = HB1L2562 & (HB1_memory[19][30] # !N01_safe_q[0]) # !HB1L2562 & HB1_memory[17][30] & N01_safe_q[0];


--HB1L0562 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_218_rtl_847~0
--operation mode is normal

HB1L0562 = N01_safe_q[3] & (N01_safe_q[2] # HB1L7562) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L3562;


--HB1_memory[30][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][30]
--operation mode is normal

HB1_memory[30][30]_lut_out = HB1_data_in[30];
HB1_memory[30][30] = DFFEA(HB1_memory[30][30]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][30]
--operation mode is normal

HB1_memory[29][30]_lut_out = HB1_data_in[30];
HB1_memory[29][30] = DFFEA(HB1_memory[29][30]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][30]
--operation mode is normal

HB1_memory[28][30]_lut_out = HB1_data_in[30];
HB1_memory[28][30] = DFFEA(HB1_memory[28][30]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L8562 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_218_rtl_851~0
--operation mode is normal

HB1L8562 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][30]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][30];


--HB1_memory[31][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][30]
--operation mode is normal

HB1_memory[31][30]_lut_out = HB1_data_in[30];
HB1_memory[31][30] = DFFEA(HB1_memory[31][30]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L9562 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_218_rtl_851~1
--operation mode is normal

HB1L9562 = HB1L8562 & (HB1_memory[31][30] # !N01_safe_q[1]) # !HB1L8562 & HB1_memory[30][30] & N01_safe_q[1];


--HB1L1562 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_218_rtl_847~1
--operation mode is normal

HB1L1562 = HB1L0562 & (HB1L9562 # !N01_safe_q[2]) # !HB1L0562 & HB1L5562 & N01_safe_q[2];


--HB1_memory[41][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][30]
--operation mode is normal

HB1_memory[41][30]_lut_out = HB1_data_in[30];
HB1_memory[41][30] = DFFEA(HB1_memory[41][30]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][30]
--operation mode is normal

HB1_memory[42][30]_lut_out = HB1_data_in[30];
HB1_memory[42][30] = DFFEA(HB1_memory[42][30]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][30]
--operation mode is normal

HB1_memory[40][30]_lut_out = HB1_data_in[30];
HB1_memory[40][30] = DFFEA(HB1_memory[40][30]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L6662 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_219_rtl_855~0
--operation mode is normal

HB1L6662 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][30]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][30];


--HB1_memory[43][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][30]
--operation mode is normal

HB1_memory[43][30]_lut_out = HB1_data_in[30];
HB1_memory[43][30] = DFFEA(HB1_memory[43][30]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L7662 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_219_rtl_855~1
--operation mode is normal

HB1L7662 = HB1L6662 & (HB1_memory[43][30] # !N01_safe_q[0]) # !HB1L6662 & HB1_memory[41][30] & N01_safe_q[0];


--HB1_memory[38][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][30]
--operation mode is normal

HB1_memory[38][30]_lut_out = HB1_data_in[30];
HB1_memory[38][30] = DFFEA(HB1_memory[38][30]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][30]
--operation mode is normal

HB1_memory[37][30]_lut_out = HB1_data_in[30];
HB1_memory[37][30] = DFFEA(HB1_memory[37][30]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][30]
--operation mode is normal

HB1_memory[36][30]_lut_out = HB1_data_in[30];
HB1_memory[36][30] = DFFEA(HB1_memory[36][30]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L4662 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_219_rtl_854~0
--operation mode is normal

HB1L4662 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][30]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][30];


--HB1_memory[39][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][30]
--operation mode is normal

HB1_memory[39][30]_lut_out = HB1_data_in[30];
HB1_memory[39][30] = DFFEA(HB1_memory[39][30]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L5662 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_219_rtl_854~1
--operation mode is normal

HB1L5662 = HB1L4662 & (HB1_memory[39][30] # !N01_safe_q[1]) # !HB1L4662 & HB1_memory[38][30] & N01_safe_q[1];


--HB1_memory[33][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][30]
--operation mode is normal

HB1_memory[33][30]_lut_out = HB1_data_in[30];
HB1_memory[33][30] = DFFEA(HB1_memory[33][30]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][30]
--operation mode is normal

HB1_memory[34][30]_lut_out = HB1_data_in[30];
HB1_memory[34][30] = DFFEA(HB1_memory[34][30]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][30]
--operation mode is normal

HB1_memory[32][30]_lut_out = HB1_data_in[30];
HB1_memory[32][30] = DFFEA(HB1_memory[32][30]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L2662 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_219_rtl_853~0
--operation mode is normal

HB1L2662 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][30]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][30];


--HB1_memory[35][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][30]
--operation mode is normal

HB1_memory[35][30]_lut_out = HB1_data_in[30];
HB1_memory[35][30] = DFFEA(HB1_memory[35][30]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L3662 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_219_rtl_853~1
--operation mode is normal

HB1L3662 = HB1L2662 & (HB1_memory[35][30] # !N01_safe_q[0]) # !HB1L2662 & HB1_memory[33][30] & N01_safe_q[0];


--HB1L0662 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_219_rtl_852~0
--operation mode is normal

HB1L0662 = N01_safe_q[2] & (N01_safe_q[3] # HB1L5662) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L3662;


--HB1_memory[46][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][30]
--operation mode is normal

HB1_memory[46][30]_lut_out = HB1_data_in[30];
HB1_memory[46][30] = DFFEA(HB1_memory[46][30]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][30]
--operation mode is normal

HB1_memory[45][30]_lut_out = HB1_data_in[30];
HB1_memory[45][30] = DFFEA(HB1_memory[45][30]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][30]
--operation mode is normal

HB1_memory[44][30]_lut_out = HB1_data_in[30];
HB1_memory[44][30] = DFFEA(HB1_memory[44][30]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L8662 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_219_rtl_856~0
--operation mode is normal

HB1L8662 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][30]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][30];


--HB1_memory[47][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][30]
--operation mode is normal

HB1_memory[47][30]_lut_out = HB1_data_in[30];
HB1_memory[47][30] = DFFEA(HB1_memory[47][30]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L9662 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_219_rtl_856~1
--operation mode is normal

HB1L9662 = HB1L8662 & (HB1_memory[47][30] # !N01_safe_q[1]) # !HB1L8662 & HB1_memory[46][30] & N01_safe_q[1];


--HB1L1662 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_219_rtl_852~1
--operation mode is normal

HB1L1662 = HB1L0662 & (HB1L9662 # !N01_safe_q[3]) # !HB1L0662 & HB1L7662 & N01_safe_q[3];


--HB1_memory[9][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][30]
--operation mode is normal

HB1_memory[9][30]_lut_out = HB1_data_in[30];
HB1_memory[9][30] = DFFEA(HB1_memory[9][30]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][30]
--operation mode is normal

HB1_memory[10][30]_lut_out = HB1_data_in[30];
HB1_memory[10][30] = DFFEA(HB1_memory[10][30]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][30]
--operation mode is normal

HB1_memory[8][30]_lut_out = HB1_data_in[30];
HB1_memory[8][30] = DFFEA(HB1_memory[8][30]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L6462 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_217_rtl_845~0
--operation mode is normal

HB1L6462 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][30]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][30];


--HB1_memory[11][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][30]
--operation mode is normal

HB1_memory[11][30]_lut_out = HB1_data_in[30];
HB1_memory[11][30] = DFFEA(HB1_memory[11][30]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L7462 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_217_rtl_845~1
--operation mode is normal

HB1L7462 = HB1L6462 & (HB1_memory[11][30] # !N01_safe_q[0]) # !HB1L6462 & HB1_memory[9][30] & N01_safe_q[0];


--HB1_memory[6][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][30]
--operation mode is normal

HB1_memory[6][30]_lut_out = HB1_data_in[30];
HB1_memory[6][30] = DFFEA(HB1_memory[6][30]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][30]
--operation mode is normal

HB1_memory[5][30]_lut_out = HB1_data_in[30];
HB1_memory[5][30] = DFFEA(HB1_memory[5][30]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][30]
--operation mode is normal

HB1_memory[4][30]_lut_out = HB1_data_in[30];
HB1_memory[4][30] = DFFEA(HB1_memory[4][30]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L4462 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_217_rtl_844~0
--operation mode is normal

HB1L4462 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][30]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][30];


--HB1_memory[7][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][30]
--operation mode is normal

HB1_memory[7][30]_lut_out = HB1_data_in[30];
HB1_memory[7][30] = DFFEA(HB1_memory[7][30]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L5462 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_217_rtl_844~1
--operation mode is normal

HB1L5462 = HB1L4462 & (HB1_memory[7][30] # !N01_safe_q[1]) # !HB1L4462 & HB1_memory[6][30] & N01_safe_q[1];


--HB1_memory[1][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][30]
--operation mode is normal

HB1_memory[1][30]_lut_out = HB1_data_in[30];
HB1_memory[1][30] = DFFEA(HB1_memory[1][30]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][30]
--operation mode is normal

HB1_memory[2][30]_lut_out = HB1_data_in[30];
HB1_memory[2][30] = DFFEA(HB1_memory[2][30]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][30]
--operation mode is normal

HB1_memory[0][30]_lut_out = HB1_data_in[30];
HB1_memory[0][30] = DFFEA(HB1_memory[0][30]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L2462 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_217_rtl_843~0
--operation mode is normal

HB1L2462 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][30]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][30];


--HB1_memory[3][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][30]
--operation mode is normal

HB1_memory[3][30]_lut_out = HB1_data_in[30];
HB1_memory[3][30] = DFFEA(HB1_memory[3][30]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L3462 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_217_rtl_843~1
--operation mode is normal

HB1L3462 = HB1L2462 & (HB1_memory[3][30] # !N01_safe_q[0]) # !HB1L2462 & HB1_memory[1][30] & N01_safe_q[0];


--HB1L0462 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_217_rtl_842~0
--operation mode is normal

HB1L0462 = N01_safe_q[2] & (N01_safe_q[3] # HB1L5462) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L3462;


--HB1_memory[14][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][30]
--operation mode is normal

HB1_memory[14][30]_lut_out = HB1_data_in[30];
HB1_memory[14][30] = DFFEA(HB1_memory[14][30]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][30]
--operation mode is normal

HB1_memory[13][30]_lut_out = HB1_data_in[30];
HB1_memory[13][30] = DFFEA(HB1_memory[13][30]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][30]
--operation mode is normal

HB1_memory[12][30]_lut_out = HB1_data_in[30];
HB1_memory[12][30] = DFFEA(HB1_memory[12][30]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L8462 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_217_rtl_846~0
--operation mode is normal

HB1L8462 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][30]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][30];


--HB1_memory[15][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][30]
--operation mode is normal

HB1_memory[15][30]_lut_out = HB1_data_in[30];
HB1_memory[15][30] = DFFEA(HB1_memory[15][30]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L9462 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_217_rtl_846~1
--operation mode is normal

HB1L9462 = HB1L8462 & (HB1_memory[15][30] # !N01_safe_q[1]) # !HB1L8462 & HB1_memory[14][30] & N01_safe_q[1];


--HB1L1462 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_217_rtl_842~1
--operation mode is normal

HB1L1462 = HB1L0462 & (HB1L9462 # !N01_safe_q[3]) # !HB1L0462 & HB1L7462 & N01_safe_q[3];


--HB1L9362 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_216~0
--operation mode is normal

HB1L9362 = N01_safe_q[5] & (N01_safe_q[4] # HB1L1662) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L1462;


--HB1_memory[54][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][30]
--operation mode is normal

HB1_memory[54][30]_lut_out = HB1_data_in[30];
HB1_memory[54][30] = DFFEA(HB1_memory[54][30]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][30]
--operation mode is normal

HB1_memory[53][30]_lut_out = HB1_data_in[30];
HB1_memory[53][30] = DFFEA(HB1_memory[53][30]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][30]
--operation mode is normal

HB1_memory[52][30]_lut_out = HB1_data_in[30];
HB1_memory[52][30] = DFFEA(HB1_memory[52][30]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L4762 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_220_rtl_859~0
--operation mode is normal

HB1L4762 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][30]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][30];


--HB1_memory[55][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][30]
--operation mode is normal

HB1_memory[55][30]_lut_out = HB1_data_in[30];
HB1_memory[55][30] = DFFEA(HB1_memory[55][30]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L5762 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_220_rtl_859~1
--operation mode is normal

HB1L5762 = HB1L4762 & (HB1_memory[55][30] # !N01_safe_q[1]) # !HB1L4762 & HB1_memory[54][30] & N01_safe_q[1];


--HB1_memory[57][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][30]
--operation mode is normal

HB1_memory[57][30]_lut_out = HB1_data_in[30];
HB1_memory[57][30] = DFFEA(HB1_memory[57][30]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][30]
--operation mode is normal

HB1_memory[58][30]_lut_out = HB1_data_in[30];
HB1_memory[58][30] = DFFEA(HB1_memory[58][30]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][30]
--operation mode is normal

HB1_memory[56][30]_lut_out = HB1_data_in[30];
HB1_memory[56][30] = DFFEA(HB1_memory[56][30]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L6762 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_220_rtl_860~0
--operation mode is normal

HB1L6762 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][30]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][30];


--HB1_memory[59][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][30]
--operation mode is normal

HB1_memory[59][30]_lut_out = HB1_data_in[30];
HB1_memory[59][30] = DFFEA(HB1_memory[59][30]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L7762 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_220_rtl_860~1
--operation mode is normal

HB1L7762 = HB1L6762 & (HB1_memory[59][30] # !N01_safe_q[0]) # !HB1L6762 & HB1_memory[57][30] & N01_safe_q[0];


--HB1_memory[49][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][30]
--operation mode is normal

HB1_memory[49][30]_lut_out = HB1_data_in[30];
HB1_memory[49][30] = DFFEA(HB1_memory[49][30]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][30]
--operation mode is normal

HB1_memory[50][30]_lut_out = HB1_data_in[30];
HB1_memory[50][30] = DFFEA(HB1_memory[50][30]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][30]
--operation mode is normal

HB1_memory[48][30]_lut_out = HB1_data_in[30];
HB1_memory[48][30] = DFFEA(HB1_memory[48][30]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L2762 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_220_rtl_858~0
--operation mode is normal

HB1L2762 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][30]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][30];


--HB1_memory[51][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][30]
--operation mode is normal

HB1_memory[51][30]_lut_out = HB1_data_in[30];
HB1_memory[51][30] = DFFEA(HB1_memory[51][30]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L3762 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_220_rtl_858~1
--operation mode is normal

HB1L3762 = HB1L2762 & (HB1_memory[51][30] # !N01_safe_q[0]) # !HB1L2762 & HB1_memory[49][30] & N01_safe_q[0];


--HB1L0762 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_220_rtl_857~0
--operation mode is normal

HB1L0762 = N01_safe_q[3] & (N01_safe_q[2] # HB1L7762) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L3762;


--HB1_memory[62][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][30]
--operation mode is normal

HB1_memory[62][30]_lut_out = HB1_data_in[30];
HB1_memory[62][30] = DFFEA(HB1_memory[62][30]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][30]
--operation mode is normal

HB1_memory[61][30]_lut_out = HB1_data_in[30];
HB1_memory[61][30] = DFFEA(HB1_memory[61][30]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][30]
--operation mode is normal

HB1_memory[60][30]_lut_out = HB1_data_in[30];
HB1_memory[60][30] = DFFEA(HB1_memory[60][30]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L8762 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_220_rtl_861~0
--operation mode is normal

HB1L8762 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][30]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][30];


--HB1_memory[63][30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][30]
--operation mode is normal

HB1_memory[63][30]_lut_out = HB1_data_in[30];
HB1_memory[63][30] = DFFEA(HB1_memory[63][30]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L9762 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_220_rtl_861~1
--operation mode is normal

HB1L9762 = HB1L8762 & (HB1_memory[63][30] # !N01_safe_q[1]) # !HB1L8762 & HB1_memory[62][30] & N01_safe_q[1];


--HB1L1762 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4840_rtl_220_rtl_857~1
--operation mode is normal

HB1L1762 = HB1L0762 & (HB1L9762 # !N01_safe_q[2]) # !HB1L0762 & HB1L5762 & N01_safe_q[2];


--HB1_memory[41][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][2]
--operation mode is normal

HB1_memory[41][2]_lut_out = HB1_data_in[2];
HB1_memory[41][2] = DFFEA(HB1_memory[41][2]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][2]
--operation mode is normal

HB1_memory[42][2]_lut_out = HB1_data_in[2];
HB1_memory[42][2] = DFFEA(HB1_memory[42][2]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][2]
--operation mode is normal

HB1_memory[40][2]_lut_out = HB1_data_in[2];
HB1_memory[40][2] = DFFEA(HB1_memory[40][2]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L4183 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_214_rtl_835~0
--operation mode is normal

HB1L4183 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][2]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][2];


--HB1_memory[43][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][2]
--operation mode is normal

HB1_memory[43][2]_lut_out = HB1_data_in[2];
HB1_memory[43][2] = DFFEA(HB1_memory[43][2]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L5183 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_214_rtl_835~1
--operation mode is normal

HB1L5183 = HB1L4183 & (HB1_memory[43][2] # !N01_safe_q[0]) # !HB1L4183 & HB1_memory[41][2] & N01_safe_q[0];


--HB1_memory[38][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][2]
--operation mode is normal

HB1_memory[38][2]_lut_out = HB1_data_in[2];
HB1_memory[38][2] = DFFEA(HB1_memory[38][2]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][2]
--operation mode is normal

HB1_memory[37][2]_lut_out = HB1_data_in[2];
HB1_memory[37][2] = DFFEA(HB1_memory[37][2]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][2]
--operation mode is normal

HB1_memory[36][2]_lut_out = HB1_data_in[2];
HB1_memory[36][2] = DFFEA(HB1_memory[36][2]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L2183 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_214_rtl_834~0
--operation mode is normal

HB1L2183 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][2]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][2];


--HB1_memory[39][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][2]
--operation mode is normal

HB1_memory[39][2]_lut_out = HB1_data_in[2];
HB1_memory[39][2] = DFFEA(HB1_memory[39][2]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L3183 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_214_rtl_834~1
--operation mode is normal

HB1L3183 = HB1L2183 & (HB1_memory[39][2] # !N01_safe_q[1]) # !HB1L2183 & HB1_memory[38][2] & N01_safe_q[1];


--HB1_memory[33][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][2]
--operation mode is normal

HB1_memory[33][2]_lut_out = HB1_data_in[2];
HB1_memory[33][2] = DFFEA(HB1_memory[33][2]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][2]
--operation mode is normal

HB1_memory[34][2]_lut_out = HB1_data_in[2];
HB1_memory[34][2] = DFFEA(HB1_memory[34][2]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][2]
--operation mode is normal

HB1_memory[32][2]_lut_out = HB1_data_in[2];
HB1_memory[32][2] = DFFEA(HB1_memory[32][2]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L0183 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_214_rtl_833~0
--operation mode is normal

HB1L0183 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][2]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][2];


--HB1_memory[35][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][2]
--operation mode is normal

HB1_memory[35][2]_lut_out = HB1_data_in[2];
HB1_memory[35][2] = DFFEA(HB1_memory[35][2]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L1183 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_214_rtl_833~1
--operation mode is normal

HB1L1183 = HB1L0183 & (HB1_memory[35][2] # !N01_safe_q[0]) # !HB1L0183 & HB1_memory[33][2] & N01_safe_q[0];


--HB1L8083 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_214_rtl_832~0
--operation mode is normal

HB1L8083 = N01_safe_q[2] & (N01_safe_q[3] # HB1L3183) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L1183;


--HB1_memory[46][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][2]
--operation mode is normal

HB1_memory[46][2]_lut_out = HB1_data_in[2];
HB1_memory[46][2] = DFFEA(HB1_memory[46][2]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][2]
--operation mode is normal

HB1_memory[45][2]_lut_out = HB1_data_in[2];
HB1_memory[45][2] = DFFEA(HB1_memory[45][2]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][2]
--operation mode is normal

HB1_memory[44][2]_lut_out = HB1_data_in[2];
HB1_memory[44][2] = DFFEA(HB1_memory[44][2]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L6183 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_214_rtl_836~0
--operation mode is normal

HB1L6183 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][2]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][2];


--HB1_memory[47][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][2]
--operation mode is normal

HB1_memory[47][2]_lut_out = HB1_data_in[2];
HB1_memory[47][2] = DFFEA(HB1_memory[47][2]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L7183 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_214_rtl_836~1
--operation mode is normal

HB1L7183 = HB1L6183 & (HB1_memory[47][2] # !N01_safe_q[1]) # !HB1L6183 & HB1_memory[46][2] & N01_safe_q[1];


--HB1L9083 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_214_rtl_832~1
--operation mode is normal

HB1L9083 = HB1L8083 & (HB1L7183 # !N01_safe_q[3]) # !HB1L8083 & HB1L5183 & N01_safe_q[3];


--HB1_memory[22][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][2]
--operation mode is normal

HB1_memory[22][2]_lut_out = HB1_data_in[2];
HB1_memory[22][2] = DFFEA(HB1_memory[22][2]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][2]
--operation mode is normal

HB1_memory[21][2]_lut_out = HB1_data_in[2];
HB1_memory[21][2] = DFFEA(HB1_memory[21][2]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][2]
--operation mode is normal

HB1_memory[20][2]_lut_out = HB1_data_in[2];
HB1_memory[20][2] = DFFEA(HB1_memory[20][2]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L2083 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_213_rtl_829~0
--operation mode is normal

HB1L2083 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][2]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][2];


--HB1_memory[23][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][2]
--operation mode is normal

HB1_memory[23][2]_lut_out = HB1_data_in[2];
HB1_memory[23][2] = DFFEA(HB1_memory[23][2]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L3083 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_213_rtl_829~1
--operation mode is normal

HB1L3083 = HB1L2083 & (HB1_memory[23][2] # !N01_safe_q[1]) # !HB1L2083 & HB1_memory[22][2] & N01_safe_q[1];


--HB1_memory[25][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][2]
--operation mode is normal

HB1_memory[25][2]_lut_out = HB1_data_in[2];
HB1_memory[25][2] = DFFEA(HB1_memory[25][2]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][2]
--operation mode is normal

HB1_memory[26][2]_lut_out = HB1_data_in[2];
HB1_memory[26][2] = DFFEA(HB1_memory[26][2]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][2]
--operation mode is normal

HB1_memory[24][2]_lut_out = HB1_data_in[2];
HB1_memory[24][2] = DFFEA(HB1_memory[24][2]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L4083 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_213_rtl_830~0
--operation mode is normal

HB1L4083 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][2]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][2];


--HB1_memory[27][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][2]
--operation mode is normal

HB1_memory[27][2]_lut_out = HB1_data_in[2];
HB1_memory[27][2] = DFFEA(HB1_memory[27][2]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L5083 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_213_rtl_830~1
--operation mode is normal

HB1L5083 = HB1L4083 & (HB1_memory[27][2] # !N01_safe_q[0]) # !HB1L4083 & HB1_memory[25][2] & N01_safe_q[0];


--HB1_memory[17][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][2]
--operation mode is normal

HB1_memory[17][2]_lut_out = HB1_data_in[2];
HB1_memory[17][2] = DFFEA(HB1_memory[17][2]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][2]
--operation mode is normal

HB1_memory[18][2]_lut_out = HB1_data_in[2];
HB1_memory[18][2] = DFFEA(HB1_memory[18][2]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][2]
--operation mode is normal

HB1_memory[16][2]_lut_out = HB1_data_in[2];
HB1_memory[16][2] = DFFEA(HB1_memory[16][2]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L0083 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_213_rtl_828~0
--operation mode is normal

HB1L0083 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][2]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][2];


--HB1_memory[19][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][2]
--operation mode is normal

HB1_memory[19][2]_lut_out = HB1_data_in[2];
HB1_memory[19][2] = DFFEA(HB1_memory[19][2]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L1083 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_213_rtl_828~1
--operation mode is normal

HB1L1083 = HB1L0083 & (HB1_memory[19][2] # !N01_safe_q[0]) # !HB1L0083 & HB1_memory[17][2] & N01_safe_q[0];


--HB1L8973 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_213_rtl_827~0
--operation mode is normal

HB1L8973 = N01_safe_q[3] & (N01_safe_q[2] # HB1L5083) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L1083;


--HB1_memory[30][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][2]
--operation mode is normal

HB1_memory[30][2]_lut_out = HB1_data_in[2];
HB1_memory[30][2] = DFFEA(HB1_memory[30][2]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][2]
--operation mode is normal

HB1_memory[29][2]_lut_out = HB1_data_in[2];
HB1_memory[29][2] = DFFEA(HB1_memory[29][2]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][2]
--operation mode is normal

HB1_memory[28][2]_lut_out = HB1_data_in[2];
HB1_memory[28][2] = DFFEA(HB1_memory[28][2]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L6083 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_213_rtl_831~0
--operation mode is normal

HB1L6083 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][2]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][2];


--HB1_memory[31][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][2]
--operation mode is normal

HB1_memory[31][2]_lut_out = HB1_data_in[2];
HB1_memory[31][2] = DFFEA(HB1_memory[31][2]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L7083 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_213_rtl_831~1
--operation mode is normal

HB1L7083 = HB1L6083 & (HB1_memory[31][2] # !N01_safe_q[1]) # !HB1L6083 & HB1_memory[30][2] & N01_safe_q[1];


--HB1L9973 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_213_rtl_827~1
--operation mode is normal

HB1L9973 = HB1L8973 & (HB1L7083 # !N01_safe_q[2]) # !HB1L8973 & HB1L3083 & N01_safe_q[2];


--HB1_memory[9][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][2]
--operation mode is normal

HB1_memory[9][2]_lut_out = HB1_data_in[2];
HB1_memory[9][2] = DFFEA(HB1_memory[9][2]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][2]
--operation mode is normal

HB1_memory[10][2]_lut_out = HB1_data_in[2];
HB1_memory[10][2] = DFFEA(HB1_memory[10][2]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][2]
--operation mode is normal

HB1_memory[8][2]_lut_out = HB1_data_in[2];
HB1_memory[8][2] = DFFEA(HB1_memory[8][2]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L4973 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_212_rtl_825~0
--operation mode is normal

HB1L4973 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][2]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][2];


--HB1_memory[11][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][2]
--operation mode is normal

HB1_memory[11][2]_lut_out = HB1_data_in[2];
HB1_memory[11][2] = DFFEA(HB1_memory[11][2]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L5973 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_212_rtl_825~1
--operation mode is normal

HB1L5973 = HB1L4973 & (HB1_memory[11][2] # !N01_safe_q[0]) # !HB1L4973 & HB1_memory[9][2] & N01_safe_q[0];


--HB1_memory[6][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][2]
--operation mode is normal

HB1_memory[6][2]_lut_out = HB1_data_in[2];
HB1_memory[6][2] = DFFEA(HB1_memory[6][2]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][2]
--operation mode is normal

HB1_memory[5][2]_lut_out = HB1_data_in[2];
HB1_memory[5][2] = DFFEA(HB1_memory[5][2]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][2]
--operation mode is normal

HB1_memory[4][2]_lut_out = HB1_data_in[2];
HB1_memory[4][2] = DFFEA(HB1_memory[4][2]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L2973 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_212_rtl_824~0
--operation mode is normal

HB1L2973 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][2]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][2];


--HB1_memory[7][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][2]
--operation mode is normal

HB1_memory[7][2]_lut_out = HB1_data_in[2];
HB1_memory[7][2] = DFFEA(HB1_memory[7][2]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L3973 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_212_rtl_824~1
--operation mode is normal

HB1L3973 = HB1L2973 & (HB1_memory[7][2] # !N01_safe_q[1]) # !HB1L2973 & HB1_memory[6][2] & N01_safe_q[1];


--HB1_memory[1][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][2]
--operation mode is normal

HB1_memory[1][2]_lut_out = HB1_data_in[2];
HB1_memory[1][2] = DFFEA(HB1_memory[1][2]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][2]
--operation mode is normal

HB1_memory[2][2]_lut_out = HB1_data_in[2];
HB1_memory[2][2] = DFFEA(HB1_memory[2][2]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][2]
--operation mode is normal

HB1_memory[0][2]_lut_out = HB1_data_in[2];
HB1_memory[0][2] = DFFEA(HB1_memory[0][2]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L0973 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_212_rtl_823~0
--operation mode is normal

HB1L0973 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][2]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][2];


--HB1_memory[3][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][2]
--operation mode is normal

HB1_memory[3][2]_lut_out = HB1_data_in[2];
HB1_memory[3][2] = DFFEA(HB1_memory[3][2]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L1973 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_212_rtl_823~1
--operation mode is normal

HB1L1973 = HB1L0973 & (HB1_memory[3][2] # !N01_safe_q[0]) # !HB1L0973 & HB1_memory[1][2] & N01_safe_q[0];


--HB1L8873 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_212_rtl_822~0
--operation mode is normal

HB1L8873 = N01_safe_q[2] & (N01_safe_q[3] # HB1L3973) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L1973;


--HB1_memory[14][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][2]
--operation mode is normal

HB1_memory[14][2]_lut_out = HB1_data_in[2];
HB1_memory[14][2] = DFFEA(HB1_memory[14][2]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][2]
--operation mode is normal

HB1_memory[13][2]_lut_out = HB1_data_in[2];
HB1_memory[13][2] = DFFEA(HB1_memory[13][2]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][2]
--operation mode is normal

HB1_memory[12][2]_lut_out = HB1_data_in[2];
HB1_memory[12][2] = DFFEA(HB1_memory[12][2]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L6973 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_212_rtl_826~0
--operation mode is normal

HB1L6973 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][2]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][2];


--HB1_memory[15][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][2]
--operation mode is normal

HB1_memory[15][2]_lut_out = HB1_data_in[2];
HB1_memory[15][2] = DFFEA(HB1_memory[15][2]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L7973 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_212_rtl_826~1
--operation mode is normal

HB1L7973 = HB1L6973 & (HB1_memory[15][2] # !N01_safe_q[1]) # !HB1L6973 & HB1_memory[14][2] & N01_safe_q[1];


--HB1L9873 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_212_rtl_822~1
--operation mode is normal

HB1L9873 = HB1L8873 & (HB1L7973 # !N01_safe_q[3]) # !HB1L8873 & HB1L5973 & N01_safe_q[3];


--HB1L7873 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_211~0
--operation mode is normal

HB1L7873 = N01_safe_q[4] & (N01_safe_q[5] # HB1L9973) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L9873;


--HB1_memory[54][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][2]
--operation mode is normal

HB1_memory[54][2]_lut_out = HB1_data_in[2];
HB1_memory[54][2] = DFFEA(HB1_memory[54][2]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][2]
--operation mode is normal

HB1_memory[53][2]_lut_out = HB1_data_in[2];
HB1_memory[53][2] = DFFEA(HB1_memory[53][2]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][2]
--operation mode is normal

HB1_memory[52][2]_lut_out = HB1_data_in[2];
HB1_memory[52][2] = DFFEA(HB1_memory[52][2]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L2283 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_215_rtl_839~0
--operation mode is normal

HB1L2283 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][2]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][2];


--HB1_memory[55][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][2]
--operation mode is normal

HB1_memory[55][2]_lut_out = HB1_data_in[2];
HB1_memory[55][2] = DFFEA(HB1_memory[55][2]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L3283 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_215_rtl_839~1
--operation mode is normal

HB1L3283 = HB1L2283 & (HB1_memory[55][2] # !N01_safe_q[1]) # !HB1L2283 & HB1_memory[54][2] & N01_safe_q[1];


--HB1_memory[57][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][2]
--operation mode is normal

HB1_memory[57][2]_lut_out = HB1_data_in[2];
HB1_memory[57][2] = DFFEA(HB1_memory[57][2]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][2]
--operation mode is normal

HB1_memory[58][2]_lut_out = HB1_data_in[2];
HB1_memory[58][2] = DFFEA(HB1_memory[58][2]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][2]
--operation mode is normal

HB1_memory[56][2]_lut_out = HB1_data_in[2];
HB1_memory[56][2] = DFFEA(HB1_memory[56][2]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L4283 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_215_rtl_840~0
--operation mode is normal

HB1L4283 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][2]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][2];


--HB1_memory[59][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][2]
--operation mode is normal

HB1_memory[59][2]_lut_out = HB1_data_in[2];
HB1_memory[59][2] = DFFEA(HB1_memory[59][2]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L5283 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_215_rtl_840~1
--operation mode is normal

HB1L5283 = HB1L4283 & (HB1_memory[59][2] # !N01_safe_q[0]) # !HB1L4283 & HB1_memory[57][2] & N01_safe_q[0];


--HB1_memory[49][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][2]
--operation mode is normal

HB1_memory[49][2]_lut_out = HB1_data_in[2];
HB1_memory[49][2] = DFFEA(HB1_memory[49][2]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][2]
--operation mode is normal

HB1_memory[50][2]_lut_out = HB1_data_in[2];
HB1_memory[50][2] = DFFEA(HB1_memory[50][2]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][2]
--operation mode is normal

HB1_memory[48][2]_lut_out = HB1_data_in[2];
HB1_memory[48][2] = DFFEA(HB1_memory[48][2]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L0283 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_215_rtl_838~0
--operation mode is normal

HB1L0283 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][2]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][2];


--HB1_memory[51][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][2]
--operation mode is normal

HB1_memory[51][2]_lut_out = HB1_data_in[2];
HB1_memory[51][2] = DFFEA(HB1_memory[51][2]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L1283 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_215_rtl_838~1
--operation mode is normal

HB1L1283 = HB1L0283 & (HB1_memory[51][2] # !N01_safe_q[0]) # !HB1L0283 & HB1_memory[49][2] & N01_safe_q[0];


--HB1L8183 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_215_rtl_837~0
--operation mode is normal

HB1L8183 = N01_safe_q[3] & (N01_safe_q[2] # HB1L5283) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L1283;


--HB1_memory[62][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][2]
--operation mode is normal

HB1_memory[62][2]_lut_out = HB1_data_in[2];
HB1_memory[62][2] = DFFEA(HB1_memory[62][2]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][2]
--operation mode is normal

HB1_memory[61][2]_lut_out = HB1_data_in[2];
HB1_memory[61][2] = DFFEA(HB1_memory[61][2]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][2]
--operation mode is normal

HB1_memory[60][2]_lut_out = HB1_data_in[2];
HB1_memory[60][2] = DFFEA(HB1_memory[60][2]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L6283 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_215_rtl_841~0
--operation mode is normal

HB1L6283 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][2]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][2];


--HB1_memory[63][2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][2]
--operation mode is normal

HB1_memory[63][2]_lut_out = HB1_data_in[2];
HB1_memory[63][2] = DFFEA(HB1_memory[63][2]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L7283 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_215_rtl_841~1
--operation mode is normal

HB1L7283 = HB1L6283 & (HB1_memory[63][2] # !N01_safe_q[1]) # !HB1L6283 & HB1_memory[62][2] & N01_safe_q[1];


--HB1L9183 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4868_rtl_215_rtl_837~1
--operation mode is normal

HB1L9183 = HB1L8183 & (HB1L7283 # !N01_safe_q[2]) # !HB1L8183 & HB1L3283 & N01_safe_q[2];


--HB1_memory[22][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][29]
--operation mode is normal

HB1_memory[22][29]_lut_out = HB1_data_in[29];
HB1_memory[22][29] = DFFEA(HB1_memory[22][29]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][29]
--operation mode is normal

HB1_memory[21][29]_lut_out = HB1_data_in[29];
HB1_memory[21][29] = DFFEA(HB1_memory[21][29]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][29]
--operation mode is normal

HB1_memory[20][29]_lut_out = HB1_data_in[29];
HB1_memory[20][29] = DFFEA(HB1_memory[20][29]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L5962 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_208_rtl_809~0
--operation mode is normal

HB1L5962 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][29]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][29];


--HB1_memory[23][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][29]
--operation mode is normal

HB1_memory[23][29]_lut_out = HB1_data_in[29];
HB1_memory[23][29] = DFFEA(HB1_memory[23][29]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L6962 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_208_rtl_809~1
--operation mode is normal

HB1L6962 = HB1L5962 & (HB1_memory[23][29] # !N01_safe_q[1]) # !HB1L5962 & HB1_memory[22][29] & N01_safe_q[1];


--HB1_memory[25][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][29]
--operation mode is normal

HB1_memory[25][29]_lut_out = HB1_data_in[29];
HB1_memory[25][29] = DFFEA(HB1_memory[25][29]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][29]
--operation mode is normal

HB1_memory[26][29]_lut_out = HB1_data_in[29];
HB1_memory[26][29] = DFFEA(HB1_memory[26][29]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][29]
--operation mode is normal

HB1_memory[24][29]_lut_out = HB1_data_in[29];
HB1_memory[24][29] = DFFEA(HB1_memory[24][29]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L7962 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_208_rtl_810~0
--operation mode is normal

HB1L7962 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][29]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][29];


--HB1_memory[27][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][29]
--operation mode is normal

HB1_memory[27][29]_lut_out = HB1_data_in[29];
HB1_memory[27][29] = DFFEA(HB1_memory[27][29]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L8962 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_208_rtl_810~1
--operation mode is normal

HB1L8962 = HB1L7962 & (HB1_memory[27][29] # !N01_safe_q[0]) # !HB1L7962 & HB1_memory[25][29] & N01_safe_q[0];


--HB1_memory[17][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][29]
--operation mode is normal

HB1_memory[17][29]_lut_out = HB1_data_in[29];
HB1_memory[17][29] = DFFEA(HB1_memory[17][29]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][29]
--operation mode is normal

HB1_memory[18][29]_lut_out = HB1_data_in[29];
HB1_memory[18][29] = DFFEA(HB1_memory[18][29]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][29]
--operation mode is normal

HB1_memory[16][29]_lut_out = HB1_data_in[29];
HB1_memory[16][29] = DFFEA(HB1_memory[16][29]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L3962 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_208_rtl_808~0
--operation mode is normal

HB1L3962 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][29]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][29];


--HB1_memory[19][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][29]
--operation mode is normal

HB1_memory[19][29]_lut_out = HB1_data_in[29];
HB1_memory[19][29] = DFFEA(HB1_memory[19][29]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L4962 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_208_rtl_808~1
--operation mode is normal

HB1L4962 = HB1L3962 & (HB1_memory[19][29] # !N01_safe_q[0]) # !HB1L3962 & HB1_memory[17][29] & N01_safe_q[0];


--HB1L1962 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_208_rtl_807~0
--operation mode is normal

HB1L1962 = N01_safe_q[3] & (N01_safe_q[2] # HB1L8962) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L4962;


--HB1_memory[30][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][29]
--operation mode is normal

HB1_memory[30][29]_lut_out = HB1_data_in[29];
HB1_memory[30][29] = DFFEA(HB1_memory[30][29]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][29]
--operation mode is normal

HB1_memory[29][29]_lut_out = HB1_data_in[29];
HB1_memory[29][29] = DFFEA(HB1_memory[29][29]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][29]
--operation mode is normal

HB1_memory[28][29]_lut_out = HB1_data_in[29];
HB1_memory[28][29] = DFFEA(HB1_memory[28][29]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L9962 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_208_rtl_811~0
--operation mode is normal

HB1L9962 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][29]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][29];


--HB1_memory[31][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][29]
--operation mode is normal

HB1_memory[31][29]_lut_out = HB1_data_in[29];
HB1_memory[31][29] = DFFEA(HB1_memory[31][29]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L0072 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_208_rtl_811~1
--operation mode is normal

HB1L0072 = HB1L9962 & (HB1_memory[31][29] # !N01_safe_q[1]) # !HB1L9962 & HB1_memory[30][29] & N01_safe_q[1];


--HB1L2962 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_208_rtl_807~1
--operation mode is normal

HB1L2962 = HB1L1962 & (HB1L0072 # !N01_safe_q[2]) # !HB1L1962 & HB1L6962 & N01_safe_q[2];


--HB1_memory[41][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][29]
--operation mode is normal

HB1_memory[41][29]_lut_out = HB1_data_in[29];
HB1_memory[41][29] = DFFEA(HB1_memory[41][29]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][29]
--operation mode is normal

HB1_memory[42][29]_lut_out = HB1_data_in[29];
HB1_memory[42][29] = DFFEA(HB1_memory[42][29]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][29]
--operation mode is normal

HB1_memory[40][29]_lut_out = HB1_data_in[29];
HB1_memory[40][29] = DFFEA(HB1_memory[40][29]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L7072 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_209_rtl_815~0
--operation mode is normal

HB1L7072 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][29]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][29];


--HB1_memory[43][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][29]
--operation mode is normal

HB1_memory[43][29]_lut_out = HB1_data_in[29];
HB1_memory[43][29] = DFFEA(HB1_memory[43][29]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L8072 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_209_rtl_815~1
--operation mode is normal

HB1L8072 = HB1L7072 & (HB1_memory[43][29] # !N01_safe_q[0]) # !HB1L7072 & HB1_memory[41][29] & N01_safe_q[0];


--HB1_memory[38][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][29]
--operation mode is normal

HB1_memory[38][29]_lut_out = HB1_data_in[29];
HB1_memory[38][29] = DFFEA(HB1_memory[38][29]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][29]
--operation mode is normal

HB1_memory[37][29]_lut_out = HB1_data_in[29];
HB1_memory[37][29] = DFFEA(HB1_memory[37][29]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][29]
--operation mode is normal

HB1_memory[36][29]_lut_out = HB1_data_in[29];
HB1_memory[36][29] = DFFEA(HB1_memory[36][29]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L5072 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_209_rtl_814~0
--operation mode is normal

HB1L5072 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][29]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][29];


--HB1_memory[39][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][29]
--operation mode is normal

HB1_memory[39][29]_lut_out = HB1_data_in[29];
HB1_memory[39][29] = DFFEA(HB1_memory[39][29]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L6072 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_209_rtl_814~1
--operation mode is normal

HB1L6072 = HB1L5072 & (HB1_memory[39][29] # !N01_safe_q[1]) # !HB1L5072 & HB1_memory[38][29] & N01_safe_q[1];


--HB1_memory[33][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][29]
--operation mode is normal

HB1_memory[33][29]_lut_out = HB1_data_in[29];
HB1_memory[33][29] = DFFEA(HB1_memory[33][29]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][29]
--operation mode is normal

HB1_memory[34][29]_lut_out = HB1_data_in[29];
HB1_memory[34][29] = DFFEA(HB1_memory[34][29]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][29]
--operation mode is normal

HB1_memory[32][29]_lut_out = HB1_data_in[29];
HB1_memory[32][29] = DFFEA(HB1_memory[32][29]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L3072 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_209_rtl_813~0
--operation mode is normal

HB1L3072 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][29]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][29];


--HB1_memory[35][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][29]
--operation mode is normal

HB1_memory[35][29]_lut_out = HB1_data_in[29];
HB1_memory[35][29] = DFFEA(HB1_memory[35][29]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L4072 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_209_rtl_813~1
--operation mode is normal

HB1L4072 = HB1L3072 & (HB1_memory[35][29] # !N01_safe_q[0]) # !HB1L3072 & HB1_memory[33][29] & N01_safe_q[0];


--HB1L1072 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_209_rtl_812~0
--operation mode is normal

HB1L1072 = N01_safe_q[2] & (N01_safe_q[3] # HB1L6072) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L4072;


--HB1_memory[46][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][29]
--operation mode is normal

HB1_memory[46][29]_lut_out = HB1_data_in[29];
HB1_memory[46][29] = DFFEA(HB1_memory[46][29]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][29]
--operation mode is normal

HB1_memory[45][29]_lut_out = HB1_data_in[29];
HB1_memory[45][29] = DFFEA(HB1_memory[45][29]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][29]
--operation mode is normal

HB1_memory[44][29]_lut_out = HB1_data_in[29];
HB1_memory[44][29] = DFFEA(HB1_memory[44][29]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L9072 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_209_rtl_816~0
--operation mode is normal

HB1L9072 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][29]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][29];


--HB1_memory[47][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][29]
--operation mode is normal

HB1_memory[47][29]_lut_out = HB1_data_in[29];
HB1_memory[47][29] = DFFEA(HB1_memory[47][29]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L0172 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_209_rtl_816~1
--operation mode is normal

HB1L0172 = HB1L9072 & (HB1_memory[47][29] # !N01_safe_q[1]) # !HB1L9072 & HB1_memory[46][29] & N01_safe_q[1];


--HB1L2072 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_209_rtl_812~1
--operation mode is normal

HB1L2072 = HB1L1072 & (HB1L0172 # !N01_safe_q[3]) # !HB1L1072 & HB1L8072 & N01_safe_q[3];


--HB1_memory[9][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][29]
--operation mode is normal

HB1_memory[9][29]_lut_out = HB1_data_in[29];
HB1_memory[9][29] = DFFEA(HB1_memory[9][29]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][29]
--operation mode is normal

HB1_memory[10][29]_lut_out = HB1_data_in[29];
HB1_memory[10][29] = DFFEA(HB1_memory[10][29]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][29]
--operation mode is normal

HB1_memory[8][29]_lut_out = HB1_data_in[29];
HB1_memory[8][29] = DFFEA(HB1_memory[8][29]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L7862 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_207_rtl_805~0
--operation mode is normal

HB1L7862 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][29]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][29];


--HB1_memory[11][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][29]
--operation mode is normal

HB1_memory[11][29]_lut_out = HB1_data_in[29];
HB1_memory[11][29] = DFFEA(HB1_memory[11][29]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L8862 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_207_rtl_805~1
--operation mode is normal

HB1L8862 = HB1L7862 & (HB1_memory[11][29] # !N01_safe_q[0]) # !HB1L7862 & HB1_memory[9][29] & N01_safe_q[0];


--HB1_memory[6][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][29]
--operation mode is normal

HB1_memory[6][29]_lut_out = HB1_data_in[29];
HB1_memory[6][29] = DFFEA(HB1_memory[6][29]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][29]
--operation mode is normal

HB1_memory[5][29]_lut_out = HB1_data_in[29];
HB1_memory[5][29] = DFFEA(HB1_memory[5][29]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][29]
--operation mode is normal

HB1_memory[4][29]_lut_out = HB1_data_in[29];
HB1_memory[4][29] = DFFEA(HB1_memory[4][29]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L5862 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_207_rtl_804~0
--operation mode is normal

HB1L5862 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][29]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][29];


--HB1_memory[7][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][29]
--operation mode is normal

HB1_memory[7][29]_lut_out = HB1_data_in[29];
HB1_memory[7][29] = DFFEA(HB1_memory[7][29]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L6862 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_207_rtl_804~1
--operation mode is normal

HB1L6862 = HB1L5862 & (HB1_memory[7][29] # !N01_safe_q[1]) # !HB1L5862 & HB1_memory[6][29] & N01_safe_q[1];


--HB1_memory[1][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][29]
--operation mode is normal

HB1_memory[1][29]_lut_out = HB1_data_in[29];
HB1_memory[1][29] = DFFEA(HB1_memory[1][29]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][29]
--operation mode is normal

HB1_memory[2][29]_lut_out = HB1_data_in[29];
HB1_memory[2][29] = DFFEA(HB1_memory[2][29]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][29]
--operation mode is normal

HB1_memory[0][29]_lut_out = HB1_data_in[29];
HB1_memory[0][29] = DFFEA(HB1_memory[0][29]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L3862 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_207_rtl_803~0
--operation mode is normal

HB1L3862 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][29]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][29];


--HB1_memory[3][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][29]
--operation mode is normal

HB1_memory[3][29]_lut_out = HB1_data_in[29];
HB1_memory[3][29] = DFFEA(HB1_memory[3][29]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L4862 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_207_rtl_803~1
--operation mode is normal

HB1L4862 = HB1L3862 & (HB1_memory[3][29] # !N01_safe_q[0]) # !HB1L3862 & HB1_memory[1][29] & N01_safe_q[0];


--HB1L1862 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_207_rtl_802~0
--operation mode is normal

HB1L1862 = N01_safe_q[2] & (N01_safe_q[3] # HB1L6862) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L4862;


--HB1_memory[14][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][29]
--operation mode is normal

HB1_memory[14][29]_lut_out = HB1_data_in[29];
HB1_memory[14][29] = DFFEA(HB1_memory[14][29]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][29]
--operation mode is normal

HB1_memory[13][29]_lut_out = HB1_data_in[29];
HB1_memory[13][29] = DFFEA(HB1_memory[13][29]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][29]
--operation mode is normal

HB1_memory[12][29]_lut_out = HB1_data_in[29];
HB1_memory[12][29] = DFFEA(HB1_memory[12][29]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L9862 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_207_rtl_806~0
--operation mode is normal

HB1L9862 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][29]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][29];


--HB1_memory[15][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][29]
--operation mode is normal

HB1_memory[15][29]_lut_out = HB1_data_in[29];
HB1_memory[15][29] = DFFEA(HB1_memory[15][29]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L0962 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_207_rtl_806~1
--operation mode is normal

HB1L0962 = HB1L9862 & (HB1_memory[15][29] # !N01_safe_q[1]) # !HB1L9862 & HB1_memory[14][29] & N01_safe_q[1];


--HB1L2862 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_207_rtl_802~1
--operation mode is normal

HB1L2862 = HB1L1862 & (HB1L0962 # !N01_safe_q[3]) # !HB1L1862 & HB1L8862 & N01_safe_q[3];


--HB1L0862 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_206~0
--operation mode is normal

HB1L0862 = N01_safe_q[5] & (N01_safe_q[4] # HB1L2072) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L2862;


--HB1_memory[54][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][29]
--operation mode is normal

HB1_memory[54][29]_lut_out = HB1_data_in[29];
HB1_memory[54][29] = DFFEA(HB1_memory[54][29]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][29]
--operation mode is normal

HB1_memory[53][29]_lut_out = HB1_data_in[29];
HB1_memory[53][29] = DFFEA(HB1_memory[53][29]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][29]
--operation mode is normal

HB1_memory[52][29]_lut_out = HB1_data_in[29];
HB1_memory[52][29] = DFFEA(HB1_memory[52][29]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L5172 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_210_rtl_819~0
--operation mode is normal

HB1L5172 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][29]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][29];


--HB1_memory[55][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][29]
--operation mode is normal

HB1_memory[55][29]_lut_out = HB1_data_in[29];
HB1_memory[55][29] = DFFEA(HB1_memory[55][29]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L6172 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_210_rtl_819~1
--operation mode is normal

HB1L6172 = HB1L5172 & (HB1_memory[55][29] # !N01_safe_q[1]) # !HB1L5172 & HB1_memory[54][29] & N01_safe_q[1];


--HB1_memory[57][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][29]
--operation mode is normal

HB1_memory[57][29]_lut_out = HB1_data_in[29];
HB1_memory[57][29] = DFFEA(HB1_memory[57][29]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][29]
--operation mode is normal

HB1_memory[58][29]_lut_out = HB1_data_in[29];
HB1_memory[58][29] = DFFEA(HB1_memory[58][29]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][29]
--operation mode is normal

HB1_memory[56][29]_lut_out = HB1_data_in[29];
HB1_memory[56][29] = DFFEA(HB1_memory[56][29]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L7172 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_210_rtl_820~0
--operation mode is normal

HB1L7172 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][29]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][29];


--HB1_memory[59][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][29]
--operation mode is normal

HB1_memory[59][29]_lut_out = HB1_data_in[29];
HB1_memory[59][29] = DFFEA(HB1_memory[59][29]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L8172 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_210_rtl_820~1
--operation mode is normal

HB1L8172 = HB1L7172 & (HB1_memory[59][29] # !N01_safe_q[0]) # !HB1L7172 & HB1_memory[57][29] & N01_safe_q[0];


--HB1_memory[49][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][29]
--operation mode is normal

HB1_memory[49][29]_lut_out = HB1_data_in[29];
HB1_memory[49][29] = DFFEA(HB1_memory[49][29]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][29]
--operation mode is normal

HB1_memory[50][29]_lut_out = HB1_data_in[29];
HB1_memory[50][29] = DFFEA(HB1_memory[50][29]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][29]
--operation mode is normal

HB1_memory[48][29]_lut_out = HB1_data_in[29];
HB1_memory[48][29] = DFFEA(HB1_memory[48][29]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L3172 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_210_rtl_818~0
--operation mode is normal

HB1L3172 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][29]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][29];


--HB1_memory[51][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][29]
--operation mode is normal

HB1_memory[51][29]_lut_out = HB1_data_in[29];
HB1_memory[51][29] = DFFEA(HB1_memory[51][29]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L4172 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_210_rtl_818~1
--operation mode is normal

HB1L4172 = HB1L3172 & (HB1_memory[51][29] # !N01_safe_q[0]) # !HB1L3172 & HB1_memory[49][29] & N01_safe_q[0];


--HB1L1172 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_210_rtl_817~0
--operation mode is normal

HB1L1172 = N01_safe_q[3] & (N01_safe_q[2] # HB1L8172) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L4172;


--HB1_memory[62][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][29]
--operation mode is normal

HB1_memory[62][29]_lut_out = HB1_data_in[29];
HB1_memory[62][29] = DFFEA(HB1_memory[62][29]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][29]
--operation mode is normal

HB1_memory[61][29]_lut_out = HB1_data_in[29];
HB1_memory[61][29] = DFFEA(HB1_memory[61][29]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][29]
--operation mode is normal

HB1_memory[60][29]_lut_out = HB1_data_in[29];
HB1_memory[60][29] = DFFEA(HB1_memory[60][29]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L9172 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_210_rtl_821~0
--operation mode is normal

HB1L9172 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][29]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][29];


--HB1_memory[63][29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][29]
--operation mode is normal

HB1_memory[63][29]_lut_out = HB1_data_in[29];
HB1_memory[63][29] = DFFEA(HB1_memory[63][29]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L0272 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_210_rtl_821~1
--operation mode is normal

HB1L0272 = HB1L9172 & (HB1_memory[63][29] # !N01_safe_q[1]) # !HB1L9172 & HB1_memory[62][29] & N01_safe_q[1];


--HB1L2172 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4841_rtl_210_rtl_817~1
--operation mode is normal

HB1L2172 = HB1L1172 & (HB1L0272 # !N01_safe_q[2]) # !HB1L1172 & HB1L6172 & N01_safe_q[2];


--HB1_memory[41][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][6]
--operation mode is normal

HB1_memory[41][6]_lut_out = HB1_data_in[6];
HB1_memory[41][6] = DFFEA(HB1_memory[41][6]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][6]
--operation mode is normal

HB1_memory[42][6]_lut_out = HB1_data_in[6];
HB1_memory[42][6] = DFFEA(HB1_memory[42][6]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][6]
--operation mode is normal

HB1_memory[40][6]_lut_out = HB1_data_in[6];
HB1_memory[40][6] = DFFEA(HB1_memory[40][6]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L0563 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_244_rtl_955~0
--operation mode is normal

HB1L0563 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][6]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][6];


--HB1_memory[43][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][6]
--operation mode is normal

HB1_memory[43][6]_lut_out = HB1_data_in[6];
HB1_memory[43][6] = DFFEA(HB1_memory[43][6]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L1563 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_244_rtl_955~1
--operation mode is normal

HB1L1563 = HB1L0563 & (HB1_memory[43][6] # !N01_safe_q[0]) # !HB1L0563 & HB1_memory[41][6] & N01_safe_q[0];


--HB1_memory[38][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][6]
--operation mode is normal

HB1_memory[38][6]_lut_out = HB1_data_in[6];
HB1_memory[38][6] = DFFEA(HB1_memory[38][6]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][6]
--operation mode is normal

HB1_memory[37][6]_lut_out = HB1_data_in[6];
HB1_memory[37][6] = DFFEA(HB1_memory[37][6]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][6]
--operation mode is normal

HB1_memory[36][6]_lut_out = HB1_data_in[6];
HB1_memory[36][6] = DFFEA(HB1_memory[36][6]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L8463 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_244_rtl_954~0
--operation mode is normal

HB1L8463 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][6]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][6];


--HB1_memory[39][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][6]
--operation mode is normal

HB1_memory[39][6]_lut_out = HB1_data_in[6];
HB1_memory[39][6] = DFFEA(HB1_memory[39][6]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L9463 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_244_rtl_954~1
--operation mode is normal

HB1L9463 = HB1L8463 & (HB1_memory[39][6] # !N01_safe_q[1]) # !HB1L8463 & HB1_memory[38][6] & N01_safe_q[1];


--HB1_memory[33][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][6]
--operation mode is normal

HB1_memory[33][6]_lut_out = HB1_data_in[6];
HB1_memory[33][6] = DFFEA(HB1_memory[33][6]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][6]
--operation mode is normal

HB1_memory[34][6]_lut_out = HB1_data_in[6];
HB1_memory[34][6] = DFFEA(HB1_memory[34][6]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][6]
--operation mode is normal

HB1_memory[32][6]_lut_out = HB1_data_in[6];
HB1_memory[32][6] = DFFEA(HB1_memory[32][6]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L6463 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_244_rtl_953~0
--operation mode is normal

HB1L6463 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][6]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][6];


--HB1_memory[35][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][6]
--operation mode is normal

HB1_memory[35][6]_lut_out = HB1_data_in[6];
HB1_memory[35][6] = DFFEA(HB1_memory[35][6]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L7463 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_244_rtl_953~1
--operation mode is normal

HB1L7463 = HB1L6463 & (HB1_memory[35][6] # !N01_safe_q[0]) # !HB1L6463 & HB1_memory[33][6] & N01_safe_q[0];


--HB1L4463 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_244_rtl_952~0
--operation mode is normal

HB1L4463 = N01_safe_q[2] & (N01_safe_q[3] # HB1L9463) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L7463;


--HB1_memory[46][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][6]
--operation mode is normal

HB1_memory[46][6]_lut_out = HB1_data_in[6];
HB1_memory[46][6] = DFFEA(HB1_memory[46][6]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][6]
--operation mode is normal

HB1_memory[45][6]_lut_out = HB1_data_in[6];
HB1_memory[45][6] = DFFEA(HB1_memory[45][6]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][6]
--operation mode is normal

HB1_memory[44][6]_lut_out = HB1_data_in[6];
HB1_memory[44][6] = DFFEA(HB1_memory[44][6]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L2563 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_244_rtl_956~0
--operation mode is normal

HB1L2563 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][6]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][6];


--HB1_memory[47][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][6]
--operation mode is normal

HB1_memory[47][6]_lut_out = HB1_data_in[6];
HB1_memory[47][6] = DFFEA(HB1_memory[47][6]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L3563 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_244_rtl_956~1
--operation mode is normal

HB1L3563 = HB1L2563 & (HB1_memory[47][6] # !N01_safe_q[1]) # !HB1L2563 & HB1_memory[46][6] & N01_safe_q[1];


--HB1L5463 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_244_rtl_952~1
--operation mode is normal

HB1L5463 = HB1L4463 & (HB1L3563 # !N01_safe_q[3]) # !HB1L4463 & HB1L1563 & N01_safe_q[3];


--HB1_memory[22][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][6]
--operation mode is normal

HB1_memory[22][6]_lut_out = HB1_data_in[6];
HB1_memory[22][6] = DFFEA(HB1_memory[22][6]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][6]
--operation mode is normal

HB1_memory[21][6]_lut_out = HB1_data_in[6];
HB1_memory[21][6] = DFFEA(HB1_memory[21][6]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][6]
--operation mode is normal

HB1_memory[20][6]_lut_out = HB1_data_in[6];
HB1_memory[20][6] = DFFEA(HB1_memory[20][6]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L8363 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_243_rtl_949~0
--operation mode is normal

HB1L8363 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][6]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][6];


--HB1_memory[23][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][6]
--operation mode is normal

HB1_memory[23][6]_lut_out = HB1_data_in[6];
HB1_memory[23][6] = DFFEA(HB1_memory[23][6]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L9363 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_243_rtl_949~1
--operation mode is normal

HB1L9363 = HB1L8363 & (HB1_memory[23][6] # !N01_safe_q[1]) # !HB1L8363 & HB1_memory[22][6] & N01_safe_q[1];


--HB1_memory[25][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][6]
--operation mode is normal

HB1_memory[25][6]_lut_out = HB1_data_in[6];
HB1_memory[25][6] = DFFEA(HB1_memory[25][6]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][6]
--operation mode is normal

HB1_memory[26][6]_lut_out = HB1_data_in[6];
HB1_memory[26][6] = DFFEA(HB1_memory[26][6]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][6]
--operation mode is normal

HB1_memory[24][6]_lut_out = HB1_data_in[6];
HB1_memory[24][6] = DFFEA(HB1_memory[24][6]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L0463 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_243_rtl_950~0
--operation mode is normal

HB1L0463 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][6]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][6];


--HB1_memory[27][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][6]
--operation mode is normal

HB1_memory[27][6]_lut_out = HB1_data_in[6];
HB1_memory[27][6] = DFFEA(HB1_memory[27][6]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L1463 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_243_rtl_950~1
--operation mode is normal

HB1L1463 = HB1L0463 & (HB1_memory[27][6] # !N01_safe_q[0]) # !HB1L0463 & HB1_memory[25][6] & N01_safe_q[0];


--HB1_memory[17][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][6]
--operation mode is normal

HB1_memory[17][6]_lut_out = HB1_data_in[6];
HB1_memory[17][6] = DFFEA(HB1_memory[17][6]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][6]
--operation mode is normal

HB1_memory[18][6]_lut_out = HB1_data_in[6];
HB1_memory[18][6] = DFFEA(HB1_memory[18][6]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][6]
--operation mode is normal

HB1_memory[16][6]_lut_out = HB1_data_in[6];
HB1_memory[16][6] = DFFEA(HB1_memory[16][6]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L6363 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_243_rtl_948~0
--operation mode is normal

HB1L6363 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][6]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][6];


--HB1_memory[19][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][6]
--operation mode is normal

HB1_memory[19][6]_lut_out = HB1_data_in[6];
HB1_memory[19][6] = DFFEA(HB1_memory[19][6]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L7363 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_243_rtl_948~1
--operation mode is normal

HB1L7363 = HB1L6363 & (HB1_memory[19][6] # !N01_safe_q[0]) # !HB1L6363 & HB1_memory[17][6] & N01_safe_q[0];


--HB1L4363 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_243_rtl_947~0
--operation mode is normal

HB1L4363 = N01_safe_q[3] & (N01_safe_q[2] # HB1L1463) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L7363;


--HB1_memory[30][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][6]
--operation mode is normal

HB1_memory[30][6]_lut_out = HB1_data_in[6];
HB1_memory[30][6] = DFFEA(HB1_memory[30][6]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][6]
--operation mode is normal

HB1_memory[29][6]_lut_out = HB1_data_in[6];
HB1_memory[29][6] = DFFEA(HB1_memory[29][6]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][6]
--operation mode is normal

HB1_memory[28][6]_lut_out = HB1_data_in[6];
HB1_memory[28][6] = DFFEA(HB1_memory[28][6]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L2463 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_243_rtl_951~0
--operation mode is normal

HB1L2463 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][6]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][6];


--HB1_memory[31][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][6]
--operation mode is normal

HB1_memory[31][6]_lut_out = HB1_data_in[6];
HB1_memory[31][6] = DFFEA(HB1_memory[31][6]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L3463 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_243_rtl_951~1
--operation mode is normal

HB1L3463 = HB1L2463 & (HB1_memory[31][6] # !N01_safe_q[1]) # !HB1L2463 & HB1_memory[30][6] & N01_safe_q[1];


--HB1L5363 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_243_rtl_947~1
--operation mode is normal

HB1L5363 = HB1L4363 & (HB1L3463 # !N01_safe_q[2]) # !HB1L4363 & HB1L9363 & N01_safe_q[2];


--HB1_memory[9][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][6]
--operation mode is normal

HB1_memory[9][6]_lut_out = HB1_data_in[6];
HB1_memory[9][6] = DFFEA(HB1_memory[9][6]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][6]
--operation mode is normal

HB1_memory[10][6]_lut_out = HB1_data_in[6];
HB1_memory[10][6] = DFFEA(HB1_memory[10][6]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][6]
--operation mode is normal

HB1_memory[8][6]_lut_out = HB1_data_in[6];
HB1_memory[8][6] = DFFEA(HB1_memory[8][6]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L0363 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_242_rtl_945~0
--operation mode is normal

HB1L0363 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][6]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][6];


--HB1_memory[11][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][6]
--operation mode is normal

HB1_memory[11][6]_lut_out = HB1_data_in[6];
HB1_memory[11][6] = DFFEA(HB1_memory[11][6]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L1363 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_242_rtl_945~1
--operation mode is normal

HB1L1363 = HB1L0363 & (HB1_memory[11][6] # !N01_safe_q[0]) # !HB1L0363 & HB1_memory[9][6] & N01_safe_q[0];


--HB1_memory[6][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][6]
--operation mode is normal

HB1_memory[6][6]_lut_out = HB1_data_in[6];
HB1_memory[6][6] = DFFEA(HB1_memory[6][6]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][6]
--operation mode is normal

HB1_memory[5][6]_lut_out = HB1_data_in[6];
HB1_memory[5][6] = DFFEA(HB1_memory[5][6]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][6]
--operation mode is normal

HB1_memory[4][6]_lut_out = HB1_data_in[6];
HB1_memory[4][6] = DFFEA(HB1_memory[4][6]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L8263 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_242_rtl_944~0
--operation mode is normal

HB1L8263 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][6]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][6];


--HB1_memory[7][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][6]
--operation mode is normal

HB1_memory[7][6]_lut_out = HB1_data_in[6];
HB1_memory[7][6] = DFFEA(HB1_memory[7][6]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L9263 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_242_rtl_944~1
--operation mode is normal

HB1L9263 = HB1L8263 & (HB1_memory[7][6] # !N01_safe_q[1]) # !HB1L8263 & HB1_memory[6][6] & N01_safe_q[1];


--HB1_memory[1][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][6]
--operation mode is normal

HB1_memory[1][6]_lut_out = HB1_data_in[6];
HB1_memory[1][6] = DFFEA(HB1_memory[1][6]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][6]
--operation mode is normal

HB1_memory[2][6]_lut_out = HB1_data_in[6];
HB1_memory[2][6] = DFFEA(HB1_memory[2][6]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][6]
--operation mode is normal

HB1_memory[0][6]_lut_out = HB1_data_in[6];
HB1_memory[0][6] = DFFEA(HB1_memory[0][6]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L6263 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_242_rtl_943~0
--operation mode is normal

HB1L6263 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][6]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][6];


--HB1_memory[3][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][6]
--operation mode is normal

HB1_memory[3][6]_lut_out = HB1_data_in[6];
HB1_memory[3][6] = DFFEA(HB1_memory[3][6]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L7263 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_242_rtl_943~1
--operation mode is normal

HB1L7263 = HB1L6263 & (HB1_memory[3][6] # !N01_safe_q[0]) # !HB1L6263 & HB1_memory[1][6] & N01_safe_q[0];


--HB1L4263 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_242_rtl_942~0
--operation mode is normal

HB1L4263 = N01_safe_q[2] & (N01_safe_q[3] # HB1L9263) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L7263;


--HB1_memory[14][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][6]
--operation mode is normal

HB1_memory[14][6]_lut_out = HB1_data_in[6];
HB1_memory[14][6] = DFFEA(HB1_memory[14][6]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][6]
--operation mode is normal

HB1_memory[13][6]_lut_out = HB1_data_in[6];
HB1_memory[13][6] = DFFEA(HB1_memory[13][6]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][6]
--operation mode is normal

HB1_memory[12][6]_lut_out = HB1_data_in[6];
HB1_memory[12][6] = DFFEA(HB1_memory[12][6]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L2363 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_242_rtl_946~0
--operation mode is normal

HB1L2363 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][6]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][6];


--HB1_memory[15][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][6]
--operation mode is normal

HB1_memory[15][6]_lut_out = HB1_data_in[6];
HB1_memory[15][6] = DFFEA(HB1_memory[15][6]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L3363 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_242_rtl_946~1
--operation mode is normal

HB1L3363 = HB1L2363 & (HB1_memory[15][6] # !N01_safe_q[1]) # !HB1L2363 & HB1_memory[14][6] & N01_safe_q[1];


--HB1L5263 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_242_rtl_942~1
--operation mode is normal

HB1L5263 = HB1L4263 & (HB1L3363 # !N01_safe_q[3]) # !HB1L4263 & HB1L1363 & N01_safe_q[3];


--HB1L3263 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_241~0
--operation mode is normal

HB1L3263 = N01_safe_q[4] & (N01_safe_q[5] # HB1L5363) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L5263;


--HB1_memory[54][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][6]
--operation mode is normal

HB1_memory[54][6]_lut_out = HB1_data_in[6];
HB1_memory[54][6] = DFFEA(HB1_memory[54][6]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][6]
--operation mode is normal

HB1_memory[53][6]_lut_out = HB1_data_in[6];
HB1_memory[53][6] = DFFEA(HB1_memory[53][6]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][6]
--operation mode is normal

HB1_memory[52][6]_lut_out = HB1_data_in[6];
HB1_memory[52][6] = DFFEA(HB1_memory[52][6]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L8563 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_245_rtl_959~0
--operation mode is normal

HB1L8563 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][6]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][6];


--HB1_memory[55][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][6]
--operation mode is normal

HB1_memory[55][6]_lut_out = HB1_data_in[6];
HB1_memory[55][6] = DFFEA(HB1_memory[55][6]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L9563 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_245_rtl_959~1
--operation mode is normal

HB1L9563 = HB1L8563 & (HB1_memory[55][6] # !N01_safe_q[1]) # !HB1L8563 & HB1_memory[54][6] & N01_safe_q[1];


--HB1_memory[57][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][6]
--operation mode is normal

HB1_memory[57][6]_lut_out = HB1_data_in[6];
HB1_memory[57][6] = DFFEA(HB1_memory[57][6]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][6]
--operation mode is normal

HB1_memory[58][6]_lut_out = HB1_data_in[6];
HB1_memory[58][6] = DFFEA(HB1_memory[58][6]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][6]
--operation mode is normal

HB1_memory[56][6]_lut_out = HB1_data_in[6];
HB1_memory[56][6] = DFFEA(HB1_memory[56][6]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L0663 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_245_rtl_960~0
--operation mode is normal

HB1L0663 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][6]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][6];


--HB1_memory[59][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][6]
--operation mode is normal

HB1_memory[59][6]_lut_out = HB1_data_in[6];
HB1_memory[59][6] = DFFEA(HB1_memory[59][6]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L1663 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_245_rtl_960~1
--operation mode is normal

HB1L1663 = HB1L0663 & (HB1_memory[59][6] # !N01_safe_q[0]) # !HB1L0663 & HB1_memory[57][6] & N01_safe_q[0];


--HB1_memory[49][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][6]
--operation mode is normal

HB1_memory[49][6]_lut_out = HB1_data_in[6];
HB1_memory[49][6] = DFFEA(HB1_memory[49][6]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][6]
--operation mode is normal

HB1_memory[50][6]_lut_out = HB1_data_in[6];
HB1_memory[50][6] = DFFEA(HB1_memory[50][6]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][6]
--operation mode is normal

HB1_memory[48][6]_lut_out = HB1_data_in[6];
HB1_memory[48][6] = DFFEA(HB1_memory[48][6]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L6563 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_245_rtl_958~0
--operation mode is normal

HB1L6563 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][6]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][6];


--HB1_memory[51][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][6]
--operation mode is normal

HB1_memory[51][6]_lut_out = HB1_data_in[6];
HB1_memory[51][6] = DFFEA(HB1_memory[51][6]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L7563 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_245_rtl_958~1
--operation mode is normal

HB1L7563 = HB1L6563 & (HB1_memory[51][6] # !N01_safe_q[0]) # !HB1L6563 & HB1_memory[49][6] & N01_safe_q[0];


--HB1L4563 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_245_rtl_957~0
--operation mode is normal

HB1L4563 = N01_safe_q[3] & (N01_safe_q[2] # HB1L1663) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L7563;


--HB1_memory[62][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][6]
--operation mode is normal

HB1_memory[62][6]_lut_out = HB1_data_in[6];
HB1_memory[62][6] = DFFEA(HB1_memory[62][6]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][6]
--operation mode is normal

HB1_memory[61][6]_lut_out = HB1_data_in[6];
HB1_memory[61][6] = DFFEA(HB1_memory[61][6]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][6]
--operation mode is normal

HB1_memory[60][6]_lut_out = HB1_data_in[6];
HB1_memory[60][6] = DFFEA(HB1_memory[60][6]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L2663 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_245_rtl_961~0
--operation mode is normal

HB1L2663 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][6]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][6];


--HB1_memory[63][6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][6]
--operation mode is normal

HB1_memory[63][6]_lut_out = HB1_data_in[6];
HB1_memory[63][6] = DFFEA(HB1_memory[63][6]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L3663 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_245_rtl_961~1
--operation mode is normal

HB1L3663 = HB1L2663 & (HB1_memory[63][6] # !N01_safe_q[1]) # !HB1L2663 & HB1_memory[62][6] & N01_safe_q[1];


--HB1L5563 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4864_rtl_245_rtl_957~1
--operation mode is normal

HB1L5563 = HB1L4563 & (HB1L3663 # !N01_safe_q[2]) # !HB1L4563 & HB1L9563 & N01_safe_q[2];


--HB1_memory[22][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][5]
--operation mode is normal

HB1_memory[22][5]_lut_out = HB1_data_in[5];
HB1_memory[22][5] = DFFEA(HB1_memory[22][5]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][5]
--operation mode is normal

HB1_memory[21][5]_lut_out = HB1_data_in[5];
HB1_memory[21][5] = DFFEA(HB1_memory[21][5]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][5]
--operation mode is normal

HB1_memory[20][5]_lut_out = HB1_data_in[5];
HB1_memory[20][5] = DFFEA(HB1_memory[20][5]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L9763 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_238_rtl_929~0
--operation mode is normal

HB1L9763 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][5]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][5];


--HB1_memory[23][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][5]
--operation mode is normal

HB1_memory[23][5]_lut_out = HB1_data_in[5];
HB1_memory[23][5] = DFFEA(HB1_memory[23][5]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L0863 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_238_rtl_929~1
--operation mode is normal

HB1L0863 = HB1L9763 & (HB1_memory[23][5] # !N01_safe_q[1]) # !HB1L9763 & HB1_memory[22][5] & N01_safe_q[1];


--HB1_memory[25][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][5]
--operation mode is normal

HB1_memory[25][5]_lut_out = HB1_data_in[5];
HB1_memory[25][5] = DFFEA(HB1_memory[25][5]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][5]
--operation mode is normal

HB1_memory[26][5]_lut_out = HB1_data_in[5];
HB1_memory[26][5] = DFFEA(HB1_memory[26][5]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][5]
--operation mode is normal

HB1_memory[24][5]_lut_out = HB1_data_in[5];
HB1_memory[24][5] = DFFEA(HB1_memory[24][5]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L1863 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_238_rtl_930~0
--operation mode is normal

HB1L1863 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][5]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][5];


--HB1_memory[27][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][5]
--operation mode is normal

HB1_memory[27][5]_lut_out = HB1_data_in[5];
HB1_memory[27][5] = DFFEA(HB1_memory[27][5]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L2863 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_238_rtl_930~1
--operation mode is normal

HB1L2863 = HB1L1863 & (HB1_memory[27][5] # !N01_safe_q[0]) # !HB1L1863 & HB1_memory[25][5] & N01_safe_q[0];


--HB1_memory[17][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][5]
--operation mode is normal

HB1_memory[17][5]_lut_out = HB1_data_in[5];
HB1_memory[17][5] = DFFEA(HB1_memory[17][5]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][5]
--operation mode is normal

HB1_memory[18][5]_lut_out = HB1_data_in[5];
HB1_memory[18][5] = DFFEA(HB1_memory[18][5]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][5]
--operation mode is normal

HB1_memory[16][5]_lut_out = HB1_data_in[5];
HB1_memory[16][5] = DFFEA(HB1_memory[16][5]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L7763 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_238_rtl_928~0
--operation mode is normal

HB1L7763 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][5]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][5];


--HB1_memory[19][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][5]
--operation mode is normal

HB1_memory[19][5]_lut_out = HB1_data_in[5];
HB1_memory[19][5] = DFFEA(HB1_memory[19][5]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L8763 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_238_rtl_928~1
--operation mode is normal

HB1L8763 = HB1L7763 & (HB1_memory[19][5] # !N01_safe_q[0]) # !HB1L7763 & HB1_memory[17][5] & N01_safe_q[0];


--HB1L5763 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_238_rtl_927~0
--operation mode is normal

HB1L5763 = N01_safe_q[3] & (N01_safe_q[2] # HB1L2863) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L8763;


--HB1_memory[30][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][5]
--operation mode is normal

HB1_memory[30][5]_lut_out = HB1_data_in[5];
HB1_memory[30][5] = DFFEA(HB1_memory[30][5]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][5]
--operation mode is normal

HB1_memory[29][5]_lut_out = HB1_data_in[5];
HB1_memory[29][5] = DFFEA(HB1_memory[29][5]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][5]
--operation mode is normal

HB1_memory[28][5]_lut_out = HB1_data_in[5];
HB1_memory[28][5] = DFFEA(HB1_memory[28][5]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L3863 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_238_rtl_931~0
--operation mode is normal

HB1L3863 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][5]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][5];


--HB1_memory[31][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][5]
--operation mode is normal

HB1_memory[31][5]_lut_out = HB1_data_in[5];
HB1_memory[31][5] = DFFEA(HB1_memory[31][5]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L4863 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_238_rtl_931~1
--operation mode is normal

HB1L4863 = HB1L3863 & (HB1_memory[31][5] # !N01_safe_q[1]) # !HB1L3863 & HB1_memory[30][5] & N01_safe_q[1];


--HB1L6763 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_238_rtl_927~1
--operation mode is normal

HB1L6763 = HB1L5763 & (HB1L4863 # !N01_safe_q[2]) # !HB1L5763 & HB1L0863 & N01_safe_q[2];


--HB1_memory[41][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][5]
--operation mode is normal

HB1_memory[41][5]_lut_out = HB1_data_in[5];
HB1_memory[41][5] = DFFEA(HB1_memory[41][5]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][5]
--operation mode is normal

HB1_memory[42][5]_lut_out = HB1_data_in[5];
HB1_memory[42][5] = DFFEA(HB1_memory[42][5]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][5]
--operation mode is normal

HB1_memory[40][5]_lut_out = HB1_data_in[5];
HB1_memory[40][5] = DFFEA(HB1_memory[40][5]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L1963 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_239_rtl_935~0
--operation mode is normal

HB1L1963 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][5]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][5];


--HB1_memory[43][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][5]
--operation mode is normal

HB1_memory[43][5]_lut_out = HB1_data_in[5];
HB1_memory[43][5] = DFFEA(HB1_memory[43][5]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L2963 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_239_rtl_935~1
--operation mode is normal

HB1L2963 = HB1L1963 & (HB1_memory[43][5] # !N01_safe_q[0]) # !HB1L1963 & HB1_memory[41][5] & N01_safe_q[0];


--HB1_memory[38][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][5]
--operation mode is normal

HB1_memory[38][5]_lut_out = HB1_data_in[5];
HB1_memory[38][5] = DFFEA(HB1_memory[38][5]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][5]
--operation mode is normal

HB1_memory[37][5]_lut_out = HB1_data_in[5];
HB1_memory[37][5] = DFFEA(HB1_memory[37][5]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][5]
--operation mode is normal

HB1_memory[36][5]_lut_out = HB1_data_in[5];
HB1_memory[36][5] = DFFEA(HB1_memory[36][5]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L9863 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_239_rtl_934~0
--operation mode is normal

HB1L9863 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][5]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][5];


--HB1_memory[39][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][5]
--operation mode is normal

HB1_memory[39][5]_lut_out = HB1_data_in[5];
HB1_memory[39][5] = DFFEA(HB1_memory[39][5]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L0963 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_239_rtl_934~1
--operation mode is normal

HB1L0963 = HB1L9863 & (HB1_memory[39][5] # !N01_safe_q[1]) # !HB1L9863 & HB1_memory[38][5] & N01_safe_q[1];


--HB1_memory[33][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][5]
--operation mode is normal

HB1_memory[33][5]_lut_out = HB1_data_in[5];
HB1_memory[33][5] = DFFEA(HB1_memory[33][5]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][5]
--operation mode is normal

HB1_memory[34][5]_lut_out = HB1_data_in[5];
HB1_memory[34][5] = DFFEA(HB1_memory[34][5]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][5]
--operation mode is normal

HB1_memory[32][5]_lut_out = HB1_data_in[5];
HB1_memory[32][5] = DFFEA(HB1_memory[32][5]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L7863 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_239_rtl_933~0
--operation mode is normal

HB1L7863 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][5]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][5];


--HB1_memory[35][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][5]
--operation mode is normal

HB1_memory[35][5]_lut_out = HB1_data_in[5];
HB1_memory[35][5] = DFFEA(HB1_memory[35][5]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L8863 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_239_rtl_933~1
--operation mode is normal

HB1L8863 = HB1L7863 & (HB1_memory[35][5] # !N01_safe_q[0]) # !HB1L7863 & HB1_memory[33][5] & N01_safe_q[0];


--HB1L5863 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_239_rtl_932~0
--operation mode is normal

HB1L5863 = N01_safe_q[2] & (N01_safe_q[3] # HB1L0963) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L8863;


--HB1_memory[46][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][5]
--operation mode is normal

HB1_memory[46][5]_lut_out = HB1_data_in[5];
HB1_memory[46][5] = DFFEA(HB1_memory[46][5]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][5]
--operation mode is normal

HB1_memory[45][5]_lut_out = HB1_data_in[5];
HB1_memory[45][5] = DFFEA(HB1_memory[45][5]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][5]
--operation mode is normal

HB1_memory[44][5]_lut_out = HB1_data_in[5];
HB1_memory[44][5] = DFFEA(HB1_memory[44][5]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L3963 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_239_rtl_936~0
--operation mode is normal

HB1L3963 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][5]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][5];


--HB1_memory[47][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][5]
--operation mode is normal

HB1_memory[47][5]_lut_out = HB1_data_in[5];
HB1_memory[47][5] = DFFEA(HB1_memory[47][5]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L4963 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_239_rtl_936~1
--operation mode is normal

HB1L4963 = HB1L3963 & (HB1_memory[47][5] # !N01_safe_q[1]) # !HB1L3963 & HB1_memory[46][5] & N01_safe_q[1];


--HB1L6863 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_239_rtl_932~1
--operation mode is normal

HB1L6863 = HB1L5863 & (HB1L4963 # !N01_safe_q[3]) # !HB1L5863 & HB1L2963 & N01_safe_q[3];


--HB1_memory[9][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][5]
--operation mode is normal

HB1_memory[9][5]_lut_out = HB1_data_in[5];
HB1_memory[9][5] = DFFEA(HB1_memory[9][5]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][5]
--operation mode is normal

HB1_memory[10][5]_lut_out = HB1_data_in[5];
HB1_memory[10][5] = DFFEA(HB1_memory[10][5]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][5]
--operation mode is normal

HB1_memory[8][5]_lut_out = HB1_data_in[5];
HB1_memory[8][5] = DFFEA(HB1_memory[8][5]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L1763 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_237_rtl_925~0
--operation mode is normal

HB1L1763 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][5]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][5];


--HB1_memory[11][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][5]
--operation mode is normal

HB1_memory[11][5]_lut_out = HB1_data_in[5];
HB1_memory[11][5] = DFFEA(HB1_memory[11][5]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L2763 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_237_rtl_925~1
--operation mode is normal

HB1L2763 = HB1L1763 & (HB1_memory[11][5] # !N01_safe_q[0]) # !HB1L1763 & HB1_memory[9][5] & N01_safe_q[0];


--HB1_memory[6][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][5]
--operation mode is normal

HB1_memory[6][5]_lut_out = HB1_data_in[5];
HB1_memory[6][5] = DFFEA(HB1_memory[6][5]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][5]
--operation mode is normal

HB1_memory[5][5]_lut_out = HB1_data_in[5];
HB1_memory[5][5] = DFFEA(HB1_memory[5][5]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][5]
--operation mode is normal

HB1_memory[4][5]_lut_out = HB1_data_in[5];
HB1_memory[4][5] = DFFEA(HB1_memory[4][5]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L9663 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_237_rtl_924~0
--operation mode is normal

HB1L9663 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][5]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][5];


--HB1_memory[7][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][5]
--operation mode is normal

HB1_memory[7][5]_lut_out = HB1_data_in[5];
HB1_memory[7][5] = DFFEA(HB1_memory[7][5]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L0763 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_237_rtl_924~1
--operation mode is normal

HB1L0763 = HB1L9663 & (HB1_memory[7][5] # !N01_safe_q[1]) # !HB1L9663 & HB1_memory[6][5] & N01_safe_q[1];


--HB1_memory[1][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][5]
--operation mode is normal

HB1_memory[1][5]_lut_out = HB1_data_in[5];
HB1_memory[1][5] = DFFEA(HB1_memory[1][5]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][5]
--operation mode is normal

HB1_memory[2][5]_lut_out = HB1_data_in[5];
HB1_memory[2][5] = DFFEA(HB1_memory[2][5]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][5]
--operation mode is normal

HB1_memory[0][5]_lut_out = HB1_data_in[5];
HB1_memory[0][5] = DFFEA(HB1_memory[0][5]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L7663 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_237_rtl_923~0
--operation mode is normal

HB1L7663 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][5]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][5];


--HB1_memory[3][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][5]
--operation mode is normal

HB1_memory[3][5]_lut_out = HB1_data_in[5];
HB1_memory[3][5] = DFFEA(HB1_memory[3][5]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L8663 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_237_rtl_923~1
--operation mode is normal

HB1L8663 = HB1L7663 & (HB1_memory[3][5] # !N01_safe_q[0]) # !HB1L7663 & HB1_memory[1][5] & N01_safe_q[0];


--HB1L5663 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_237_rtl_922~0
--operation mode is normal

HB1L5663 = N01_safe_q[2] & (N01_safe_q[3] # HB1L0763) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L8663;


--HB1_memory[14][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][5]
--operation mode is normal

HB1_memory[14][5]_lut_out = HB1_data_in[5];
HB1_memory[14][5] = DFFEA(HB1_memory[14][5]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][5]
--operation mode is normal

HB1_memory[13][5]_lut_out = HB1_data_in[5];
HB1_memory[13][5] = DFFEA(HB1_memory[13][5]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][5]
--operation mode is normal

HB1_memory[12][5]_lut_out = HB1_data_in[5];
HB1_memory[12][5] = DFFEA(HB1_memory[12][5]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L3763 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_237_rtl_926~0
--operation mode is normal

HB1L3763 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][5]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][5];


--HB1_memory[15][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][5]
--operation mode is normal

HB1_memory[15][5]_lut_out = HB1_data_in[5];
HB1_memory[15][5] = DFFEA(HB1_memory[15][5]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L4763 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_237_rtl_926~1
--operation mode is normal

HB1L4763 = HB1L3763 & (HB1_memory[15][5] # !N01_safe_q[1]) # !HB1L3763 & HB1_memory[14][5] & N01_safe_q[1];


--HB1L6663 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_237_rtl_922~1
--operation mode is normal

HB1L6663 = HB1L5663 & (HB1L4763 # !N01_safe_q[3]) # !HB1L5663 & HB1L2763 & N01_safe_q[3];


--HB1L4663 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_236~0
--operation mode is normal

HB1L4663 = N01_safe_q[5] & (N01_safe_q[4] # HB1L6863) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L6663;


--HB1_memory[54][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][5]
--operation mode is normal

HB1_memory[54][5]_lut_out = HB1_data_in[5];
HB1_memory[54][5] = DFFEA(HB1_memory[54][5]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][5]
--operation mode is normal

HB1_memory[53][5]_lut_out = HB1_data_in[5];
HB1_memory[53][5] = DFFEA(HB1_memory[53][5]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][5]
--operation mode is normal

HB1_memory[52][5]_lut_out = HB1_data_in[5];
HB1_memory[52][5] = DFFEA(HB1_memory[52][5]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L9963 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_240_rtl_939~0
--operation mode is normal

HB1L9963 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][5]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][5];


--HB1_memory[55][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][5]
--operation mode is normal

HB1_memory[55][5]_lut_out = HB1_data_in[5];
HB1_memory[55][5] = DFFEA(HB1_memory[55][5]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L0073 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_240_rtl_939~1
--operation mode is normal

HB1L0073 = HB1L9963 & (HB1_memory[55][5] # !N01_safe_q[1]) # !HB1L9963 & HB1_memory[54][5] & N01_safe_q[1];


--HB1_memory[57][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][5]
--operation mode is normal

HB1_memory[57][5]_lut_out = HB1_data_in[5];
HB1_memory[57][5] = DFFEA(HB1_memory[57][5]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][5]
--operation mode is normal

HB1_memory[58][5]_lut_out = HB1_data_in[5];
HB1_memory[58][5] = DFFEA(HB1_memory[58][5]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][5]
--operation mode is normal

HB1_memory[56][5]_lut_out = HB1_data_in[5];
HB1_memory[56][5] = DFFEA(HB1_memory[56][5]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L1073 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_240_rtl_940~0
--operation mode is normal

HB1L1073 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][5]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][5];


--HB1_memory[59][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][5]
--operation mode is normal

HB1_memory[59][5]_lut_out = HB1_data_in[5];
HB1_memory[59][5] = DFFEA(HB1_memory[59][5]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L2073 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_240_rtl_940~1
--operation mode is normal

HB1L2073 = HB1L1073 & (HB1_memory[59][5] # !N01_safe_q[0]) # !HB1L1073 & HB1_memory[57][5] & N01_safe_q[0];


--HB1_memory[49][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][5]
--operation mode is normal

HB1_memory[49][5]_lut_out = HB1_data_in[5];
HB1_memory[49][5] = DFFEA(HB1_memory[49][5]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][5]
--operation mode is normal

HB1_memory[50][5]_lut_out = HB1_data_in[5];
HB1_memory[50][5] = DFFEA(HB1_memory[50][5]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][5]
--operation mode is normal

HB1_memory[48][5]_lut_out = HB1_data_in[5];
HB1_memory[48][5] = DFFEA(HB1_memory[48][5]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L7963 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_240_rtl_938~0
--operation mode is normal

HB1L7963 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][5]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][5];


--HB1_memory[51][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][5]
--operation mode is normal

HB1_memory[51][5]_lut_out = HB1_data_in[5];
HB1_memory[51][5] = DFFEA(HB1_memory[51][5]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L8963 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_240_rtl_938~1
--operation mode is normal

HB1L8963 = HB1L7963 & (HB1_memory[51][5] # !N01_safe_q[0]) # !HB1L7963 & HB1_memory[49][5] & N01_safe_q[0];


--HB1L5963 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_240_rtl_937~0
--operation mode is normal

HB1L5963 = N01_safe_q[3] & (N01_safe_q[2] # HB1L2073) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L8963;


--HB1_memory[62][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][5]
--operation mode is normal

HB1_memory[62][5]_lut_out = HB1_data_in[5];
HB1_memory[62][5] = DFFEA(HB1_memory[62][5]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][5]
--operation mode is normal

HB1_memory[61][5]_lut_out = HB1_data_in[5];
HB1_memory[61][5] = DFFEA(HB1_memory[61][5]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][5]
--operation mode is normal

HB1_memory[60][5]_lut_out = HB1_data_in[5];
HB1_memory[60][5] = DFFEA(HB1_memory[60][5]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L3073 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_240_rtl_941~0
--operation mode is normal

HB1L3073 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][5]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][5];


--HB1_memory[63][5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][5]
--operation mode is normal

HB1_memory[63][5]_lut_out = HB1_data_in[5];
HB1_memory[63][5] = DFFEA(HB1_memory[63][5]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L4073 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_240_rtl_941~1
--operation mode is normal

HB1L4073 = HB1L3073 & (HB1_memory[63][5] # !N01_safe_q[1]) # !HB1L3073 & HB1_memory[62][5] & N01_safe_q[1];


--HB1L6963 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4865_rtl_240_rtl_937~1
--operation mode is normal

HB1L6963 = HB1L5963 & (HB1L4073 # !N01_safe_q[2]) # !HB1L5963 & HB1L0073 & N01_safe_q[2];


--HB1_memory[41][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][4]
--operation mode is normal

HB1_memory[41][4]_lut_out = HB1_data_in[4];
HB1_memory[41][4] = DFFEA(HB1_memory[41][4]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][4]
--operation mode is normal

HB1_memory[42][4]_lut_out = HB1_data_in[4];
HB1_memory[42][4] = DFFEA(HB1_memory[42][4]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][4]
--operation mode is normal

HB1_memory[40][4]_lut_out = HB1_data_in[4];
HB1_memory[40][4] = DFFEA(HB1_memory[40][4]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L2373 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_234_rtl_915~0
--operation mode is normal

HB1L2373 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][4]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][4];


--HB1_memory[43][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][4]
--operation mode is normal

HB1_memory[43][4]_lut_out = HB1_data_in[4];
HB1_memory[43][4] = DFFEA(HB1_memory[43][4]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L3373 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_234_rtl_915~1
--operation mode is normal

HB1L3373 = HB1L2373 & (HB1_memory[43][4] # !N01_safe_q[0]) # !HB1L2373 & HB1_memory[41][4] & N01_safe_q[0];


--HB1_memory[38][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][4]
--operation mode is normal

HB1_memory[38][4]_lut_out = HB1_data_in[4];
HB1_memory[38][4] = DFFEA(HB1_memory[38][4]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][4]
--operation mode is normal

HB1_memory[37][4]_lut_out = HB1_data_in[4];
HB1_memory[37][4] = DFFEA(HB1_memory[37][4]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][4]
--operation mode is normal

HB1_memory[36][4]_lut_out = HB1_data_in[4];
HB1_memory[36][4] = DFFEA(HB1_memory[36][4]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L0373 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_234_rtl_914~0
--operation mode is normal

HB1L0373 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][4]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][4];


--HB1_memory[39][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][4]
--operation mode is normal

HB1_memory[39][4]_lut_out = HB1_data_in[4];
HB1_memory[39][4] = DFFEA(HB1_memory[39][4]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L1373 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_234_rtl_914~1
--operation mode is normal

HB1L1373 = HB1L0373 & (HB1_memory[39][4] # !N01_safe_q[1]) # !HB1L0373 & HB1_memory[38][4] & N01_safe_q[1];


--HB1_memory[33][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][4]
--operation mode is normal

HB1_memory[33][4]_lut_out = HB1_data_in[4];
HB1_memory[33][4] = DFFEA(HB1_memory[33][4]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][4]
--operation mode is normal

HB1_memory[34][4]_lut_out = HB1_data_in[4];
HB1_memory[34][4] = DFFEA(HB1_memory[34][4]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][4]
--operation mode is normal

HB1_memory[32][4]_lut_out = HB1_data_in[4];
HB1_memory[32][4] = DFFEA(HB1_memory[32][4]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L8273 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_234_rtl_913~0
--operation mode is normal

HB1L8273 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][4]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][4];


--HB1_memory[35][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][4]
--operation mode is normal

HB1_memory[35][4]_lut_out = HB1_data_in[4];
HB1_memory[35][4] = DFFEA(HB1_memory[35][4]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L9273 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_234_rtl_913~1
--operation mode is normal

HB1L9273 = HB1L8273 & (HB1_memory[35][4] # !N01_safe_q[0]) # !HB1L8273 & HB1_memory[33][4] & N01_safe_q[0];


--HB1L6273 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_234_rtl_912~0
--operation mode is normal

HB1L6273 = N01_safe_q[2] & (N01_safe_q[3] # HB1L1373) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L9273;


--HB1_memory[46][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][4]
--operation mode is normal

HB1_memory[46][4]_lut_out = HB1_data_in[4];
HB1_memory[46][4] = DFFEA(HB1_memory[46][4]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][4]
--operation mode is normal

HB1_memory[45][4]_lut_out = HB1_data_in[4];
HB1_memory[45][4] = DFFEA(HB1_memory[45][4]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][4]
--operation mode is normal

HB1_memory[44][4]_lut_out = HB1_data_in[4];
HB1_memory[44][4] = DFFEA(HB1_memory[44][4]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L4373 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_234_rtl_916~0
--operation mode is normal

HB1L4373 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][4]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][4];


--HB1_memory[47][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][4]
--operation mode is normal

HB1_memory[47][4]_lut_out = HB1_data_in[4];
HB1_memory[47][4] = DFFEA(HB1_memory[47][4]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L5373 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_234_rtl_916~1
--operation mode is normal

HB1L5373 = HB1L4373 & (HB1_memory[47][4] # !N01_safe_q[1]) # !HB1L4373 & HB1_memory[46][4] & N01_safe_q[1];


--HB1L7273 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_234_rtl_912~1
--operation mode is normal

HB1L7273 = HB1L6273 & (HB1L5373 # !N01_safe_q[3]) # !HB1L6273 & HB1L3373 & N01_safe_q[3];


--HB1_memory[22][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][4]
--operation mode is normal

HB1_memory[22][4]_lut_out = HB1_data_in[4];
HB1_memory[22][4] = DFFEA(HB1_memory[22][4]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][4]
--operation mode is normal

HB1_memory[21][4]_lut_out = HB1_data_in[4];
HB1_memory[21][4] = DFFEA(HB1_memory[21][4]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][4]
--operation mode is normal

HB1_memory[20][4]_lut_out = HB1_data_in[4];
HB1_memory[20][4] = DFFEA(HB1_memory[20][4]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L0273 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_233_rtl_909~0
--operation mode is normal

HB1L0273 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][4]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][4];


--HB1_memory[23][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][4]
--operation mode is normal

HB1_memory[23][4]_lut_out = HB1_data_in[4];
HB1_memory[23][4] = DFFEA(HB1_memory[23][4]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L1273 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_233_rtl_909~1
--operation mode is normal

HB1L1273 = HB1L0273 & (HB1_memory[23][4] # !N01_safe_q[1]) # !HB1L0273 & HB1_memory[22][4] & N01_safe_q[1];


--HB1_memory[25][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][4]
--operation mode is normal

HB1_memory[25][4]_lut_out = HB1_data_in[4];
HB1_memory[25][4] = DFFEA(HB1_memory[25][4]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][4]
--operation mode is normal

HB1_memory[26][4]_lut_out = HB1_data_in[4];
HB1_memory[26][4] = DFFEA(HB1_memory[26][4]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][4]
--operation mode is normal

HB1_memory[24][4]_lut_out = HB1_data_in[4];
HB1_memory[24][4] = DFFEA(HB1_memory[24][4]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L2273 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_233_rtl_910~0
--operation mode is normal

HB1L2273 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][4]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][4];


--HB1_memory[27][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][4]
--operation mode is normal

HB1_memory[27][4]_lut_out = HB1_data_in[4];
HB1_memory[27][4] = DFFEA(HB1_memory[27][4]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L3273 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_233_rtl_910~1
--operation mode is normal

HB1L3273 = HB1L2273 & (HB1_memory[27][4] # !N01_safe_q[0]) # !HB1L2273 & HB1_memory[25][4] & N01_safe_q[0];


--HB1_memory[17][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][4]
--operation mode is normal

HB1_memory[17][4]_lut_out = HB1_data_in[4];
HB1_memory[17][4] = DFFEA(HB1_memory[17][4]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][4]
--operation mode is normal

HB1_memory[18][4]_lut_out = HB1_data_in[4];
HB1_memory[18][4] = DFFEA(HB1_memory[18][4]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][4]
--operation mode is normal

HB1_memory[16][4]_lut_out = HB1_data_in[4];
HB1_memory[16][4] = DFFEA(HB1_memory[16][4]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L8173 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_233_rtl_908~0
--operation mode is normal

HB1L8173 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][4]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][4];


--HB1_memory[19][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][4]
--operation mode is normal

HB1_memory[19][4]_lut_out = HB1_data_in[4];
HB1_memory[19][4] = DFFEA(HB1_memory[19][4]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L9173 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_233_rtl_908~1
--operation mode is normal

HB1L9173 = HB1L8173 & (HB1_memory[19][4] # !N01_safe_q[0]) # !HB1L8173 & HB1_memory[17][4] & N01_safe_q[0];


--HB1L6173 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_233_rtl_907~0
--operation mode is normal

HB1L6173 = N01_safe_q[3] & (N01_safe_q[2] # HB1L3273) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L9173;


--HB1_memory[30][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][4]
--operation mode is normal

HB1_memory[30][4]_lut_out = HB1_data_in[4];
HB1_memory[30][4] = DFFEA(HB1_memory[30][4]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][4]
--operation mode is normal

HB1_memory[29][4]_lut_out = HB1_data_in[4];
HB1_memory[29][4] = DFFEA(HB1_memory[29][4]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][4]
--operation mode is normal

HB1_memory[28][4]_lut_out = HB1_data_in[4];
HB1_memory[28][4] = DFFEA(HB1_memory[28][4]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L4273 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_233_rtl_911~0
--operation mode is normal

HB1L4273 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][4]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][4];


--HB1_memory[31][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][4]
--operation mode is normal

HB1_memory[31][4]_lut_out = HB1_data_in[4];
HB1_memory[31][4] = DFFEA(HB1_memory[31][4]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L5273 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_233_rtl_911~1
--operation mode is normal

HB1L5273 = HB1L4273 & (HB1_memory[31][4] # !N01_safe_q[1]) # !HB1L4273 & HB1_memory[30][4] & N01_safe_q[1];


--HB1L7173 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_233_rtl_907~1
--operation mode is normal

HB1L7173 = HB1L6173 & (HB1L5273 # !N01_safe_q[2]) # !HB1L6173 & HB1L1273 & N01_safe_q[2];


--HB1_memory[9][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][4]
--operation mode is normal

HB1_memory[9][4]_lut_out = HB1_data_in[4];
HB1_memory[9][4] = DFFEA(HB1_memory[9][4]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][4]
--operation mode is normal

HB1_memory[10][4]_lut_out = HB1_data_in[4];
HB1_memory[10][4] = DFFEA(HB1_memory[10][4]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][4]
--operation mode is normal

HB1_memory[8][4]_lut_out = HB1_data_in[4];
HB1_memory[8][4] = DFFEA(HB1_memory[8][4]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L2173 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_232_rtl_905~0
--operation mode is normal

HB1L2173 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][4]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][4];


--HB1_memory[11][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][4]
--operation mode is normal

HB1_memory[11][4]_lut_out = HB1_data_in[4];
HB1_memory[11][4] = DFFEA(HB1_memory[11][4]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L3173 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_232_rtl_905~1
--operation mode is normal

HB1L3173 = HB1L2173 & (HB1_memory[11][4] # !N01_safe_q[0]) # !HB1L2173 & HB1_memory[9][4] & N01_safe_q[0];


--HB1_memory[6][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][4]
--operation mode is normal

HB1_memory[6][4]_lut_out = HB1_data_in[4];
HB1_memory[6][4] = DFFEA(HB1_memory[6][4]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][4]
--operation mode is normal

HB1_memory[5][4]_lut_out = HB1_data_in[4];
HB1_memory[5][4] = DFFEA(HB1_memory[5][4]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][4]
--operation mode is normal

HB1_memory[4][4]_lut_out = HB1_data_in[4];
HB1_memory[4][4] = DFFEA(HB1_memory[4][4]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L0173 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_232_rtl_904~0
--operation mode is normal

HB1L0173 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][4]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][4];


--HB1_memory[7][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][4]
--operation mode is normal

HB1_memory[7][4]_lut_out = HB1_data_in[4];
HB1_memory[7][4] = DFFEA(HB1_memory[7][4]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L1173 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_232_rtl_904~1
--operation mode is normal

HB1L1173 = HB1L0173 & (HB1_memory[7][4] # !N01_safe_q[1]) # !HB1L0173 & HB1_memory[6][4] & N01_safe_q[1];


--HB1_memory[1][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][4]
--operation mode is normal

HB1_memory[1][4]_lut_out = HB1_data_in[4];
HB1_memory[1][4] = DFFEA(HB1_memory[1][4]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][4]
--operation mode is normal

HB1_memory[2][4]_lut_out = HB1_data_in[4];
HB1_memory[2][4] = DFFEA(HB1_memory[2][4]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][4]
--operation mode is normal

HB1_memory[0][4]_lut_out = HB1_data_in[4];
HB1_memory[0][4] = DFFEA(HB1_memory[0][4]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L8073 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_232_rtl_903~0
--operation mode is normal

HB1L8073 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][4]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][4];


--HB1_memory[3][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][4]
--operation mode is normal

HB1_memory[3][4]_lut_out = HB1_data_in[4];
HB1_memory[3][4] = DFFEA(HB1_memory[3][4]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L9073 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_232_rtl_903~1
--operation mode is normal

HB1L9073 = HB1L8073 & (HB1_memory[3][4] # !N01_safe_q[0]) # !HB1L8073 & HB1_memory[1][4] & N01_safe_q[0];


--HB1L6073 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_232_rtl_902~0
--operation mode is normal

HB1L6073 = N01_safe_q[2] & (N01_safe_q[3] # HB1L1173) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L9073;


--HB1_memory[14][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][4]
--operation mode is normal

HB1_memory[14][4]_lut_out = HB1_data_in[4];
HB1_memory[14][4] = DFFEA(HB1_memory[14][4]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][4]
--operation mode is normal

HB1_memory[13][4]_lut_out = HB1_data_in[4];
HB1_memory[13][4] = DFFEA(HB1_memory[13][4]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][4]
--operation mode is normal

HB1_memory[12][4]_lut_out = HB1_data_in[4];
HB1_memory[12][4] = DFFEA(HB1_memory[12][4]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L4173 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_232_rtl_906~0
--operation mode is normal

HB1L4173 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][4]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][4];


--HB1_memory[15][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][4]
--operation mode is normal

HB1_memory[15][4]_lut_out = HB1_data_in[4];
HB1_memory[15][4] = DFFEA(HB1_memory[15][4]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L5173 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_232_rtl_906~1
--operation mode is normal

HB1L5173 = HB1L4173 & (HB1_memory[15][4] # !N01_safe_q[1]) # !HB1L4173 & HB1_memory[14][4] & N01_safe_q[1];


--HB1L7073 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_232_rtl_902~1
--operation mode is normal

HB1L7073 = HB1L6073 & (HB1L5173 # !N01_safe_q[3]) # !HB1L6073 & HB1L3173 & N01_safe_q[3];


--HB1L5073 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_231~0
--operation mode is normal

HB1L5073 = N01_safe_q[4] & (N01_safe_q[5] # HB1L7173) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L7073;


--HB1_memory[54][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][4]
--operation mode is normal

HB1_memory[54][4]_lut_out = HB1_data_in[4];
HB1_memory[54][4] = DFFEA(HB1_memory[54][4]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][4]
--operation mode is normal

HB1_memory[53][4]_lut_out = HB1_data_in[4];
HB1_memory[53][4] = DFFEA(HB1_memory[53][4]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][4]
--operation mode is normal

HB1_memory[52][4]_lut_out = HB1_data_in[4];
HB1_memory[52][4] = DFFEA(HB1_memory[52][4]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L0473 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_235_rtl_919~0
--operation mode is normal

HB1L0473 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][4]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][4];


--HB1_memory[55][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][4]
--operation mode is normal

HB1_memory[55][4]_lut_out = HB1_data_in[4];
HB1_memory[55][4] = DFFEA(HB1_memory[55][4]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L1473 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_235_rtl_919~1
--operation mode is normal

HB1L1473 = HB1L0473 & (HB1_memory[55][4] # !N01_safe_q[1]) # !HB1L0473 & HB1_memory[54][4] & N01_safe_q[1];


--HB1_memory[57][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][4]
--operation mode is normal

HB1_memory[57][4]_lut_out = HB1_data_in[4];
HB1_memory[57][4] = DFFEA(HB1_memory[57][4]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][4]
--operation mode is normal

HB1_memory[58][4]_lut_out = HB1_data_in[4];
HB1_memory[58][4] = DFFEA(HB1_memory[58][4]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][4]
--operation mode is normal

HB1_memory[56][4]_lut_out = HB1_data_in[4];
HB1_memory[56][4] = DFFEA(HB1_memory[56][4]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L2473 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_235_rtl_920~0
--operation mode is normal

HB1L2473 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][4]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][4];


--HB1_memory[59][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][4]
--operation mode is normal

HB1_memory[59][4]_lut_out = HB1_data_in[4];
HB1_memory[59][4] = DFFEA(HB1_memory[59][4]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L3473 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_235_rtl_920~1
--operation mode is normal

HB1L3473 = HB1L2473 & (HB1_memory[59][4] # !N01_safe_q[0]) # !HB1L2473 & HB1_memory[57][4] & N01_safe_q[0];


--HB1_memory[49][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][4]
--operation mode is normal

HB1_memory[49][4]_lut_out = HB1_data_in[4];
HB1_memory[49][4] = DFFEA(HB1_memory[49][4]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][4]
--operation mode is normal

HB1_memory[50][4]_lut_out = HB1_data_in[4];
HB1_memory[50][4] = DFFEA(HB1_memory[50][4]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][4]
--operation mode is normal

HB1_memory[48][4]_lut_out = HB1_data_in[4];
HB1_memory[48][4] = DFFEA(HB1_memory[48][4]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L8373 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_235_rtl_918~0
--operation mode is normal

HB1L8373 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][4]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][4];


--HB1_memory[51][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][4]
--operation mode is normal

HB1_memory[51][4]_lut_out = HB1_data_in[4];
HB1_memory[51][4] = DFFEA(HB1_memory[51][4]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L9373 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_235_rtl_918~1
--operation mode is normal

HB1L9373 = HB1L8373 & (HB1_memory[51][4] # !N01_safe_q[0]) # !HB1L8373 & HB1_memory[49][4] & N01_safe_q[0];


--HB1L6373 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_235_rtl_917~0
--operation mode is normal

HB1L6373 = N01_safe_q[3] & (N01_safe_q[2] # HB1L3473) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L9373;


--HB1_memory[62][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][4]
--operation mode is normal

HB1_memory[62][4]_lut_out = HB1_data_in[4];
HB1_memory[62][4] = DFFEA(HB1_memory[62][4]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][4]
--operation mode is normal

HB1_memory[61][4]_lut_out = HB1_data_in[4];
HB1_memory[61][4] = DFFEA(HB1_memory[61][4]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][4]
--operation mode is normal

HB1_memory[60][4]_lut_out = HB1_data_in[4];
HB1_memory[60][4] = DFFEA(HB1_memory[60][4]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L4473 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_235_rtl_921~0
--operation mode is normal

HB1L4473 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][4]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][4];


--HB1_memory[63][4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][4]
--operation mode is normal

HB1_memory[63][4]_lut_out = HB1_data_in[4];
HB1_memory[63][4] = DFFEA(HB1_memory[63][4]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L5473 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_235_rtl_921~1
--operation mode is normal

HB1L5473 = HB1L4473 & (HB1_memory[63][4] # !N01_safe_q[1]) # !HB1L4473 & HB1_memory[62][4] & N01_safe_q[1];


--HB1L7373 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4866_rtl_235_rtl_917~1
--operation mode is normal

HB1L7373 = HB1L6373 & (HB1L5473 # !N01_safe_q[2]) # !HB1L6373 & HB1L1473 & N01_safe_q[2];


--HB1_memory[22][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][3]
--operation mode is normal

HB1_memory[22][3]_lut_out = HB1_data_in[3];
HB1_memory[22][3] = DFFEA(HB1_memory[22][3]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][3]
--operation mode is normal

HB1_memory[21][3]_lut_out = HB1_data_in[3];
HB1_memory[21][3] = DFFEA(HB1_memory[21][3]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][3]
--operation mode is normal

HB1_memory[20][3]_lut_out = HB1_data_in[3];
HB1_memory[20][3] = DFFEA(HB1_memory[20][3]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L1673 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_228_rtl_889~0
--operation mode is normal

HB1L1673 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][3]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][3];


--HB1_memory[23][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][3]
--operation mode is normal

HB1_memory[23][3]_lut_out = HB1_data_in[3];
HB1_memory[23][3] = DFFEA(HB1_memory[23][3]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L2673 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_228_rtl_889~1
--operation mode is normal

HB1L2673 = HB1L1673 & (HB1_memory[23][3] # !N01_safe_q[1]) # !HB1L1673 & HB1_memory[22][3] & N01_safe_q[1];


--HB1_memory[25][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][3]
--operation mode is normal

HB1_memory[25][3]_lut_out = HB1_data_in[3];
HB1_memory[25][3] = DFFEA(HB1_memory[25][3]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][3]
--operation mode is normal

HB1_memory[26][3]_lut_out = HB1_data_in[3];
HB1_memory[26][3] = DFFEA(HB1_memory[26][3]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][3]
--operation mode is normal

HB1_memory[24][3]_lut_out = HB1_data_in[3];
HB1_memory[24][3] = DFFEA(HB1_memory[24][3]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L3673 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_228_rtl_890~0
--operation mode is normal

HB1L3673 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][3]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][3];


--HB1_memory[27][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][3]
--operation mode is normal

HB1_memory[27][3]_lut_out = HB1_data_in[3];
HB1_memory[27][3] = DFFEA(HB1_memory[27][3]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L4673 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_228_rtl_890~1
--operation mode is normal

HB1L4673 = HB1L3673 & (HB1_memory[27][3] # !N01_safe_q[0]) # !HB1L3673 & HB1_memory[25][3] & N01_safe_q[0];


--HB1_memory[17][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][3]
--operation mode is normal

HB1_memory[17][3]_lut_out = HB1_data_in[3];
HB1_memory[17][3] = DFFEA(HB1_memory[17][3]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][3]
--operation mode is normal

HB1_memory[18][3]_lut_out = HB1_data_in[3];
HB1_memory[18][3] = DFFEA(HB1_memory[18][3]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][3]
--operation mode is normal

HB1_memory[16][3]_lut_out = HB1_data_in[3];
HB1_memory[16][3] = DFFEA(HB1_memory[16][3]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L9573 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_228_rtl_888~0
--operation mode is normal

HB1L9573 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][3]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][3];


--HB1_memory[19][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][3]
--operation mode is normal

HB1_memory[19][3]_lut_out = HB1_data_in[3];
HB1_memory[19][3] = DFFEA(HB1_memory[19][3]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L0673 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_228_rtl_888~1
--operation mode is normal

HB1L0673 = HB1L9573 & (HB1_memory[19][3] # !N01_safe_q[0]) # !HB1L9573 & HB1_memory[17][3] & N01_safe_q[0];


--HB1L7573 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_228_rtl_887~0
--operation mode is normal

HB1L7573 = N01_safe_q[3] & (N01_safe_q[2] # HB1L4673) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L0673;


--HB1_memory[30][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][3]
--operation mode is normal

HB1_memory[30][3]_lut_out = HB1_data_in[3];
HB1_memory[30][3] = DFFEA(HB1_memory[30][3]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][3]
--operation mode is normal

HB1_memory[29][3]_lut_out = HB1_data_in[3];
HB1_memory[29][3] = DFFEA(HB1_memory[29][3]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][3]
--operation mode is normal

HB1_memory[28][3]_lut_out = HB1_data_in[3];
HB1_memory[28][3] = DFFEA(HB1_memory[28][3]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L5673 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_228_rtl_891~0
--operation mode is normal

HB1L5673 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][3]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][3];


--HB1_memory[31][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][3]
--operation mode is normal

HB1_memory[31][3]_lut_out = HB1_data_in[3];
HB1_memory[31][3] = DFFEA(HB1_memory[31][3]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L6673 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_228_rtl_891~1
--operation mode is normal

HB1L6673 = HB1L5673 & (HB1_memory[31][3] # !N01_safe_q[1]) # !HB1L5673 & HB1_memory[30][3] & N01_safe_q[1];


--HB1L8573 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_228_rtl_887~1
--operation mode is normal

HB1L8573 = HB1L7573 & (HB1L6673 # !N01_safe_q[2]) # !HB1L7573 & HB1L2673 & N01_safe_q[2];


--HB1_memory[41][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][3]
--operation mode is normal

HB1_memory[41][3]_lut_out = HB1_data_in[3];
HB1_memory[41][3] = DFFEA(HB1_memory[41][3]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][3]
--operation mode is normal

HB1_memory[42][3]_lut_out = HB1_data_in[3];
HB1_memory[42][3] = DFFEA(HB1_memory[42][3]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][3]
--operation mode is normal

HB1_memory[40][3]_lut_out = HB1_data_in[3];
HB1_memory[40][3] = DFFEA(HB1_memory[40][3]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L3773 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_229_rtl_895~0
--operation mode is normal

HB1L3773 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][3]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][3];


--HB1_memory[43][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][3]
--operation mode is normal

HB1_memory[43][3]_lut_out = HB1_data_in[3];
HB1_memory[43][3] = DFFEA(HB1_memory[43][3]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L4773 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_229_rtl_895~1
--operation mode is normal

HB1L4773 = HB1L3773 & (HB1_memory[43][3] # !N01_safe_q[0]) # !HB1L3773 & HB1_memory[41][3] & N01_safe_q[0];


--HB1_memory[38][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][3]
--operation mode is normal

HB1_memory[38][3]_lut_out = HB1_data_in[3];
HB1_memory[38][3] = DFFEA(HB1_memory[38][3]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][3]
--operation mode is normal

HB1_memory[37][3]_lut_out = HB1_data_in[3];
HB1_memory[37][3] = DFFEA(HB1_memory[37][3]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][3]
--operation mode is normal

HB1_memory[36][3]_lut_out = HB1_data_in[3];
HB1_memory[36][3] = DFFEA(HB1_memory[36][3]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L1773 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_229_rtl_894~0
--operation mode is normal

HB1L1773 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][3]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][3];


--HB1_memory[39][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][3]
--operation mode is normal

HB1_memory[39][3]_lut_out = HB1_data_in[3];
HB1_memory[39][3] = DFFEA(HB1_memory[39][3]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L2773 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_229_rtl_894~1
--operation mode is normal

HB1L2773 = HB1L1773 & (HB1_memory[39][3] # !N01_safe_q[1]) # !HB1L1773 & HB1_memory[38][3] & N01_safe_q[1];


--HB1_memory[33][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][3]
--operation mode is normal

HB1_memory[33][3]_lut_out = HB1_data_in[3];
HB1_memory[33][3] = DFFEA(HB1_memory[33][3]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][3]
--operation mode is normal

HB1_memory[34][3]_lut_out = HB1_data_in[3];
HB1_memory[34][3] = DFFEA(HB1_memory[34][3]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][3]
--operation mode is normal

HB1_memory[32][3]_lut_out = HB1_data_in[3];
HB1_memory[32][3] = DFFEA(HB1_memory[32][3]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L9673 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_229_rtl_893~0
--operation mode is normal

HB1L9673 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][3]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][3];


--HB1_memory[35][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][3]
--operation mode is normal

HB1_memory[35][3]_lut_out = HB1_data_in[3];
HB1_memory[35][3] = DFFEA(HB1_memory[35][3]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L0773 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_229_rtl_893~1
--operation mode is normal

HB1L0773 = HB1L9673 & (HB1_memory[35][3] # !N01_safe_q[0]) # !HB1L9673 & HB1_memory[33][3] & N01_safe_q[0];


--HB1L7673 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_229_rtl_892~0
--operation mode is normal

HB1L7673 = N01_safe_q[2] & (N01_safe_q[3] # HB1L2773) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L0773;


--HB1_memory[46][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][3]
--operation mode is normal

HB1_memory[46][3]_lut_out = HB1_data_in[3];
HB1_memory[46][3] = DFFEA(HB1_memory[46][3]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][3]
--operation mode is normal

HB1_memory[45][3]_lut_out = HB1_data_in[3];
HB1_memory[45][3] = DFFEA(HB1_memory[45][3]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][3]
--operation mode is normal

HB1_memory[44][3]_lut_out = HB1_data_in[3];
HB1_memory[44][3] = DFFEA(HB1_memory[44][3]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L5773 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_229_rtl_896~0
--operation mode is normal

HB1L5773 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][3]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][3];


--HB1_memory[47][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][3]
--operation mode is normal

HB1_memory[47][3]_lut_out = HB1_data_in[3];
HB1_memory[47][3] = DFFEA(HB1_memory[47][3]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L6773 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_229_rtl_896~1
--operation mode is normal

HB1L6773 = HB1L5773 & (HB1_memory[47][3] # !N01_safe_q[1]) # !HB1L5773 & HB1_memory[46][3] & N01_safe_q[1];


--HB1L8673 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_229_rtl_892~1
--operation mode is normal

HB1L8673 = HB1L7673 & (HB1L6773 # !N01_safe_q[3]) # !HB1L7673 & HB1L4773 & N01_safe_q[3];


--HB1_memory[9][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][3]
--operation mode is normal

HB1_memory[9][3]_lut_out = HB1_data_in[3];
HB1_memory[9][3] = DFFEA(HB1_memory[9][3]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][3]
--operation mode is normal

HB1_memory[10][3]_lut_out = HB1_data_in[3];
HB1_memory[10][3] = DFFEA(HB1_memory[10][3]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][3]
--operation mode is normal

HB1_memory[8][3]_lut_out = HB1_data_in[3];
HB1_memory[8][3] = DFFEA(HB1_memory[8][3]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L3573 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_227_rtl_885~0
--operation mode is normal

HB1L3573 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][3]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][3];


--HB1_memory[11][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][3]
--operation mode is normal

HB1_memory[11][3]_lut_out = HB1_data_in[3];
HB1_memory[11][3] = DFFEA(HB1_memory[11][3]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L4573 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_227_rtl_885~1
--operation mode is normal

HB1L4573 = HB1L3573 & (HB1_memory[11][3] # !N01_safe_q[0]) # !HB1L3573 & HB1_memory[9][3] & N01_safe_q[0];


--HB1_memory[6][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][3]
--operation mode is normal

HB1_memory[6][3]_lut_out = HB1_data_in[3];
HB1_memory[6][3] = DFFEA(HB1_memory[6][3]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][3]
--operation mode is normal

HB1_memory[5][3]_lut_out = HB1_data_in[3];
HB1_memory[5][3] = DFFEA(HB1_memory[5][3]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][3]
--operation mode is normal

HB1_memory[4][3]_lut_out = HB1_data_in[3];
HB1_memory[4][3] = DFFEA(HB1_memory[4][3]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L1573 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_227_rtl_884~0
--operation mode is normal

HB1L1573 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][3]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][3];


--HB1_memory[7][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][3]
--operation mode is normal

HB1_memory[7][3]_lut_out = HB1_data_in[3];
HB1_memory[7][3] = DFFEA(HB1_memory[7][3]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L2573 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_227_rtl_884~1
--operation mode is normal

HB1L2573 = HB1L1573 & (HB1_memory[7][3] # !N01_safe_q[1]) # !HB1L1573 & HB1_memory[6][3] & N01_safe_q[1];


--HB1_memory[1][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][3]
--operation mode is normal

HB1_memory[1][3]_lut_out = HB1_data_in[3];
HB1_memory[1][3] = DFFEA(HB1_memory[1][3]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][3]
--operation mode is normal

HB1_memory[2][3]_lut_out = HB1_data_in[3];
HB1_memory[2][3] = DFFEA(HB1_memory[2][3]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][3]
--operation mode is normal

HB1_memory[0][3]_lut_out = HB1_data_in[3];
HB1_memory[0][3] = DFFEA(HB1_memory[0][3]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L9473 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_227_rtl_883~0
--operation mode is normal

HB1L9473 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][3]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][3];


--HB1_memory[3][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][3]
--operation mode is normal

HB1_memory[3][3]_lut_out = HB1_data_in[3];
HB1_memory[3][3] = DFFEA(HB1_memory[3][3]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L0573 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_227_rtl_883~1
--operation mode is normal

HB1L0573 = HB1L9473 & (HB1_memory[3][3] # !N01_safe_q[0]) # !HB1L9473 & HB1_memory[1][3] & N01_safe_q[0];


--HB1L7473 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_227_rtl_882~0
--operation mode is normal

HB1L7473 = N01_safe_q[2] & (N01_safe_q[3] # HB1L2573) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L0573;


--HB1_memory[14][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][3]
--operation mode is normal

HB1_memory[14][3]_lut_out = HB1_data_in[3];
HB1_memory[14][3] = DFFEA(HB1_memory[14][3]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][3]
--operation mode is normal

HB1_memory[13][3]_lut_out = HB1_data_in[3];
HB1_memory[13][3] = DFFEA(HB1_memory[13][3]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][3]
--operation mode is normal

HB1_memory[12][3]_lut_out = HB1_data_in[3];
HB1_memory[12][3] = DFFEA(HB1_memory[12][3]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L5573 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_227_rtl_886~0
--operation mode is normal

HB1L5573 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][3]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][3];


--HB1_memory[15][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][3]
--operation mode is normal

HB1_memory[15][3]_lut_out = HB1_data_in[3];
HB1_memory[15][3] = DFFEA(HB1_memory[15][3]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L6573 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_227_rtl_886~1
--operation mode is normal

HB1L6573 = HB1L5573 & (HB1_memory[15][3] # !N01_safe_q[1]) # !HB1L5573 & HB1_memory[14][3] & N01_safe_q[1];


--HB1L8473 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_227_rtl_882~1
--operation mode is normal

HB1L8473 = HB1L7473 & (HB1L6573 # !N01_safe_q[3]) # !HB1L7473 & HB1L4573 & N01_safe_q[3];


--HB1L6473 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_226~0
--operation mode is normal

HB1L6473 = N01_safe_q[5] & (N01_safe_q[4] # HB1L8673) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L8473;


--HB1_memory[54][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][3]
--operation mode is normal

HB1_memory[54][3]_lut_out = HB1_data_in[3];
HB1_memory[54][3] = DFFEA(HB1_memory[54][3]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][3]
--operation mode is normal

HB1_memory[53][3]_lut_out = HB1_data_in[3];
HB1_memory[53][3] = DFFEA(HB1_memory[53][3]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][3]
--operation mode is normal

HB1_memory[52][3]_lut_out = HB1_data_in[3];
HB1_memory[52][3] = DFFEA(HB1_memory[52][3]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L1873 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_230_rtl_899~0
--operation mode is normal

HB1L1873 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][3]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][3];


--HB1_memory[55][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][3]
--operation mode is normal

HB1_memory[55][3]_lut_out = HB1_data_in[3];
HB1_memory[55][3] = DFFEA(HB1_memory[55][3]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L2873 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_230_rtl_899~1
--operation mode is normal

HB1L2873 = HB1L1873 & (HB1_memory[55][3] # !N01_safe_q[1]) # !HB1L1873 & HB1_memory[54][3] & N01_safe_q[1];


--HB1_memory[57][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][3]
--operation mode is normal

HB1_memory[57][3]_lut_out = HB1_data_in[3];
HB1_memory[57][3] = DFFEA(HB1_memory[57][3]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][3]
--operation mode is normal

HB1_memory[58][3]_lut_out = HB1_data_in[3];
HB1_memory[58][3] = DFFEA(HB1_memory[58][3]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][3]
--operation mode is normal

HB1_memory[56][3]_lut_out = HB1_data_in[3];
HB1_memory[56][3] = DFFEA(HB1_memory[56][3]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L3873 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_230_rtl_900~0
--operation mode is normal

HB1L3873 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][3]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][3];


--HB1_memory[59][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][3]
--operation mode is normal

HB1_memory[59][3]_lut_out = HB1_data_in[3];
HB1_memory[59][3] = DFFEA(HB1_memory[59][3]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L4873 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_230_rtl_900~1
--operation mode is normal

HB1L4873 = HB1L3873 & (HB1_memory[59][3] # !N01_safe_q[0]) # !HB1L3873 & HB1_memory[57][3] & N01_safe_q[0];


--HB1_memory[49][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][3]
--operation mode is normal

HB1_memory[49][3]_lut_out = HB1_data_in[3];
HB1_memory[49][3] = DFFEA(HB1_memory[49][3]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][3]
--operation mode is normal

HB1_memory[50][3]_lut_out = HB1_data_in[3];
HB1_memory[50][3] = DFFEA(HB1_memory[50][3]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][3]
--operation mode is normal

HB1_memory[48][3]_lut_out = HB1_data_in[3];
HB1_memory[48][3] = DFFEA(HB1_memory[48][3]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L9773 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_230_rtl_898~0
--operation mode is normal

HB1L9773 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][3]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][3];


--HB1_memory[51][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][3]
--operation mode is normal

HB1_memory[51][3]_lut_out = HB1_data_in[3];
HB1_memory[51][3] = DFFEA(HB1_memory[51][3]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L0873 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_230_rtl_898~1
--operation mode is normal

HB1L0873 = HB1L9773 & (HB1_memory[51][3] # !N01_safe_q[0]) # !HB1L9773 & HB1_memory[49][3] & N01_safe_q[0];


--HB1L7773 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_230_rtl_897~0
--operation mode is normal

HB1L7773 = N01_safe_q[3] & (N01_safe_q[2] # HB1L4873) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L0873;


--HB1_memory[62][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][3]
--operation mode is normal

HB1_memory[62][3]_lut_out = HB1_data_in[3];
HB1_memory[62][3] = DFFEA(HB1_memory[62][3]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][3]
--operation mode is normal

HB1_memory[61][3]_lut_out = HB1_data_in[3];
HB1_memory[61][3] = DFFEA(HB1_memory[61][3]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][3]
--operation mode is normal

HB1_memory[60][3]_lut_out = HB1_data_in[3];
HB1_memory[60][3] = DFFEA(HB1_memory[60][3]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L5873 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_230_rtl_901~0
--operation mode is normal

HB1L5873 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][3]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][3];


--HB1_memory[63][3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][3]
--operation mode is normal

HB1_memory[63][3]_lut_out = HB1_data_in[3];
HB1_memory[63][3] = DFFEA(HB1_memory[63][3]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L6873 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_230_rtl_901~1
--operation mode is normal

HB1L6873 = HB1L5873 & (HB1_memory[63][3] # !N01_safe_q[1]) # !HB1L5873 & HB1_memory[62][3] & N01_safe_q[1];


--HB1L8773 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4867_rtl_230_rtl_897~1
--operation mode is normal

HB1L8773 = HB1L7773 & (HB1L6873 # !N01_safe_q[2]) # !HB1L7773 & HB1L2873 & N01_safe_q[2];


--HB1_memory[22][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][9]
--operation mode is normal

HB1_memory[22][9]_lut_out = HB1_data_in[9];
HB1_memory[22][9] = DFFEA(HB1_memory[22][9]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][9]
--operation mode is normal

HB1_memory[21][9]_lut_out = HB1_data_in[9];
HB1_memory[21][9] = DFFEA(HB1_memory[21][9]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][9]
--operation mode is normal

HB1_memory[20][9]_lut_out = HB1_data_in[9];
HB1_memory[20][9] = DFFEA(HB1_memory[20][9]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L5153 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_258_rtl_1009~0
--operation mode is normal

HB1L5153 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][9]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][9];


--HB1_memory[23][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][9]
--operation mode is normal

HB1_memory[23][9]_lut_out = HB1_data_in[9];
HB1_memory[23][9] = DFFEA(HB1_memory[23][9]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L6153 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_258_rtl_1009~1
--operation mode is normal

HB1L6153 = HB1L5153 & (HB1_memory[23][9] # !N01_safe_q[1]) # !HB1L5153 & HB1_memory[22][9] & N01_safe_q[1];


--HB1_memory[25][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][9]
--operation mode is normal

HB1_memory[25][9]_lut_out = HB1_data_in[9];
HB1_memory[25][9] = DFFEA(HB1_memory[25][9]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][9]
--operation mode is normal

HB1_memory[26][9]_lut_out = HB1_data_in[9];
HB1_memory[26][9] = DFFEA(HB1_memory[26][9]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][9]
--operation mode is normal

HB1_memory[24][9]_lut_out = HB1_data_in[9];
HB1_memory[24][9] = DFFEA(HB1_memory[24][9]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L7153 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_258_rtl_1010~0
--operation mode is normal

HB1L7153 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][9]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][9];


--HB1_memory[27][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][9]
--operation mode is normal

HB1_memory[27][9]_lut_out = HB1_data_in[9];
HB1_memory[27][9] = DFFEA(HB1_memory[27][9]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L8153 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_258_rtl_1010~1
--operation mode is normal

HB1L8153 = HB1L7153 & (HB1_memory[27][9] # !N01_safe_q[0]) # !HB1L7153 & HB1_memory[25][9] & N01_safe_q[0];


--HB1_memory[17][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][9]
--operation mode is normal

HB1_memory[17][9]_lut_out = HB1_data_in[9];
HB1_memory[17][9] = DFFEA(HB1_memory[17][9]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][9]
--operation mode is normal

HB1_memory[18][9]_lut_out = HB1_data_in[9];
HB1_memory[18][9] = DFFEA(HB1_memory[18][9]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][9]
--operation mode is normal

HB1_memory[16][9]_lut_out = HB1_data_in[9];
HB1_memory[16][9] = DFFEA(HB1_memory[16][9]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L3153 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_258_rtl_1008~0
--operation mode is normal

HB1L3153 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][9]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][9];


--HB1_memory[19][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][9]
--operation mode is normal

HB1_memory[19][9]_lut_out = HB1_data_in[9];
HB1_memory[19][9] = DFFEA(HB1_memory[19][9]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L4153 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_258_rtl_1008~1
--operation mode is normal

HB1L4153 = HB1L3153 & (HB1_memory[19][9] # !N01_safe_q[0]) # !HB1L3153 & HB1_memory[17][9] & N01_safe_q[0];


--HB1L1153 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_258_rtl_1007~0
--operation mode is normal

HB1L1153 = N01_safe_q[3] & (N01_safe_q[2] # HB1L8153) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L4153;


--HB1_memory[30][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][9]
--operation mode is normal

HB1_memory[30][9]_lut_out = HB1_data_in[9];
HB1_memory[30][9] = DFFEA(HB1_memory[30][9]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][9]
--operation mode is normal

HB1_memory[29][9]_lut_out = HB1_data_in[9];
HB1_memory[29][9] = DFFEA(HB1_memory[29][9]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][9]
--operation mode is normal

HB1_memory[28][9]_lut_out = HB1_data_in[9];
HB1_memory[28][9] = DFFEA(HB1_memory[28][9]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L9153 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_258_rtl_1011~0
--operation mode is normal

HB1L9153 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][9]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][9];


--HB1_memory[31][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][9]
--operation mode is normal

HB1_memory[31][9]_lut_out = HB1_data_in[9];
HB1_memory[31][9] = DFFEA(HB1_memory[31][9]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L0253 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_258_rtl_1011~1
--operation mode is normal

HB1L0253 = HB1L9153 & (HB1_memory[31][9] # !N01_safe_q[1]) # !HB1L9153 & HB1_memory[30][9] & N01_safe_q[1];


--HB1L2153 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_258_rtl_1007~1
--operation mode is normal

HB1L2153 = HB1L1153 & (HB1L0253 # !N01_safe_q[2]) # !HB1L1153 & HB1L6153 & N01_safe_q[2];


--HB1_memory[41][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][9]
--operation mode is normal

HB1_memory[41][9]_lut_out = HB1_data_in[9];
HB1_memory[41][9] = DFFEA(HB1_memory[41][9]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][9]
--operation mode is normal

HB1_memory[42][9]_lut_out = HB1_data_in[9];
HB1_memory[42][9] = DFFEA(HB1_memory[42][9]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][9]
--operation mode is normal

HB1_memory[40][9]_lut_out = HB1_data_in[9];
HB1_memory[40][9] = DFFEA(HB1_memory[40][9]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L7253 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_259_rtl_1015~0
--operation mode is normal

HB1L7253 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][9]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][9];


--HB1_memory[43][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][9]
--operation mode is normal

HB1_memory[43][9]_lut_out = HB1_data_in[9];
HB1_memory[43][9] = DFFEA(HB1_memory[43][9]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L8253 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_259_rtl_1015~1
--operation mode is normal

HB1L8253 = HB1L7253 & (HB1_memory[43][9] # !N01_safe_q[0]) # !HB1L7253 & HB1_memory[41][9] & N01_safe_q[0];


--HB1_memory[38][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][9]
--operation mode is normal

HB1_memory[38][9]_lut_out = HB1_data_in[9];
HB1_memory[38][9] = DFFEA(HB1_memory[38][9]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][9]
--operation mode is normal

HB1_memory[37][9]_lut_out = HB1_data_in[9];
HB1_memory[37][9] = DFFEA(HB1_memory[37][9]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][9]
--operation mode is normal

HB1_memory[36][9]_lut_out = HB1_data_in[9];
HB1_memory[36][9] = DFFEA(HB1_memory[36][9]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L5253 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_259_rtl_1014~0
--operation mode is normal

HB1L5253 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][9]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][9];


--HB1_memory[39][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][9]
--operation mode is normal

HB1_memory[39][9]_lut_out = HB1_data_in[9];
HB1_memory[39][9] = DFFEA(HB1_memory[39][9]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L6253 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_259_rtl_1014~1
--operation mode is normal

HB1L6253 = HB1L5253 & (HB1_memory[39][9] # !N01_safe_q[1]) # !HB1L5253 & HB1_memory[38][9] & N01_safe_q[1];


--HB1_memory[33][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][9]
--operation mode is normal

HB1_memory[33][9]_lut_out = HB1_data_in[9];
HB1_memory[33][9] = DFFEA(HB1_memory[33][9]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][9]
--operation mode is normal

HB1_memory[34][9]_lut_out = HB1_data_in[9];
HB1_memory[34][9] = DFFEA(HB1_memory[34][9]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][9]
--operation mode is normal

HB1_memory[32][9]_lut_out = HB1_data_in[9];
HB1_memory[32][9] = DFFEA(HB1_memory[32][9]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L3253 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_259_rtl_1013~0
--operation mode is normal

HB1L3253 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][9]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][9];


--HB1_memory[35][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][9]
--operation mode is normal

HB1_memory[35][9]_lut_out = HB1_data_in[9];
HB1_memory[35][9] = DFFEA(HB1_memory[35][9]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L4253 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_259_rtl_1013~1
--operation mode is normal

HB1L4253 = HB1L3253 & (HB1_memory[35][9] # !N01_safe_q[0]) # !HB1L3253 & HB1_memory[33][9] & N01_safe_q[0];


--HB1L1253 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_259_rtl_1012~0
--operation mode is normal

HB1L1253 = N01_safe_q[2] & (N01_safe_q[3] # HB1L6253) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L4253;


--HB1_memory[46][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][9]
--operation mode is normal

HB1_memory[46][9]_lut_out = HB1_data_in[9];
HB1_memory[46][9] = DFFEA(HB1_memory[46][9]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][9]
--operation mode is normal

HB1_memory[45][9]_lut_out = HB1_data_in[9];
HB1_memory[45][9] = DFFEA(HB1_memory[45][9]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][9]
--operation mode is normal

HB1_memory[44][9]_lut_out = HB1_data_in[9];
HB1_memory[44][9] = DFFEA(HB1_memory[44][9]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L9253 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_259_rtl_1016~0
--operation mode is normal

HB1L9253 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][9]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][9];


--HB1_memory[47][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][9]
--operation mode is normal

HB1_memory[47][9]_lut_out = HB1_data_in[9];
HB1_memory[47][9] = DFFEA(HB1_memory[47][9]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L0353 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_259_rtl_1016~1
--operation mode is normal

HB1L0353 = HB1L9253 & (HB1_memory[47][9] # !N01_safe_q[1]) # !HB1L9253 & HB1_memory[46][9] & N01_safe_q[1];


--HB1L2253 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_259_rtl_1012~1
--operation mode is normal

HB1L2253 = HB1L1253 & (HB1L0353 # !N01_safe_q[3]) # !HB1L1253 & HB1L8253 & N01_safe_q[3];


--HB1_memory[9][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][9]
--operation mode is normal

HB1_memory[9][9]_lut_out = HB1_data_in[9];
HB1_memory[9][9] = DFFEA(HB1_memory[9][9]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][9]
--operation mode is normal

HB1_memory[10][9]_lut_out = HB1_data_in[9];
HB1_memory[10][9] = DFFEA(HB1_memory[10][9]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][9]
--operation mode is normal

HB1_memory[8][9]_lut_out = HB1_data_in[9];
HB1_memory[8][9] = DFFEA(HB1_memory[8][9]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L7053 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_257_rtl_1005~0
--operation mode is normal

HB1L7053 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][9]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][9];


--HB1_memory[11][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][9]
--operation mode is normal

HB1_memory[11][9]_lut_out = HB1_data_in[9];
HB1_memory[11][9] = DFFEA(HB1_memory[11][9]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L8053 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_257_rtl_1005~1
--operation mode is normal

HB1L8053 = HB1L7053 & (HB1_memory[11][9] # !N01_safe_q[0]) # !HB1L7053 & HB1_memory[9][9] & N01_safe_q[0];


--HB1_memory[6][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][9]
--operation mode is normal

HB1_memory[6][9]_lut_out = HB1_data_in[9];
HB1_memory[6][9] = DFFEA(HB1_memory[6][9]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][9]
--operation mode is normal

HB1_memory[5][9]_lut_out = HB1_data_in[9];
HB1_memory[5][9] = DFFEA(HB1_memory[5][9]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][9]
--operation mode is normal

HB1_memory[4][9]_lut_out = HB1_data_in[9];
HB1_memory[4][9] = DFFEA(HB1_memory[4][9]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L5053 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_257_rtl_1004~0
--operation mode is normal

HB1L5053 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][9]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][9];


--HB1_memory[7][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][9]
--operation mode is normal

HB1_memory[7][9]_lut_out = HB1_data_in[9];
HB1_memory[7][9] = DFFEA(HB1_memory[7][9]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L6053 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_257_rtl_1004~1
--operation mode is normal

HB1L6053 = HB1L5053 & (HB1_memory[7][9] # !N01_safe_q[1]) # !HB1L5053 & HB1_memory[6][9] & N01_safe_q[1];


--HB1_memory[1][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][9]
--operation mode is normal

HB1_memory[1][9]_lut_out = HB1_data_in[9];
HB1_memory[1][9] = DFFEA(HB1_memory[1][9]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][9]
--operation mode is normal

HB1_memory[2][9]_lut_out = HB1_data_in[9];
HB1_memory[2][9] = DFFEA(HB1_memory[2][9]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][9]
--operation mode is normal

HB1_memory[0][9]_lut_out = HB1_data_in[9];
HB1_memory[0][9] = DFFEA(HB1_memory[0][9]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L3053 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_257_rtl_1003~0
--operation mode is normal

HB1L3053 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][9]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][9];


--HB1_memory[3][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][9]
--operation mode is normal

HB1_memory[3][9]_lut_out = HB1_data_in[9];
HB1_memory[3][9] = DFFEA(HB1_memory[3][9]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L4053 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_257_rtl_1003~1
--operation mode is normal

HB1L4053 = HB1L3053 & (HB1_memory[3][9] # !N01_safe_q[0]) # !HB1L3053 & HB1_memory[1][9] & N01_safe_q[0];


--HB1L1053 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_257_rtl_1002~0
--operation mode is normal

HB1L1053 = N01_safe_q[2] & (N01_safe_q[3] # HB1L6053) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L4053;


--HB1_memory[14][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][9]
--operation mode is normal

HB1_memory[14][9]_lut_out = HB1_data_in[9];
HB1_memory[14][9] = DFFEA(HB1_memory[14][9]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][9]
--operation mode is normal

HB1_memory[13][9]_lut_out = HB1_data_in[9];
HB1_memory[13][9] = DFFEA(HB1_memory[13][9]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][9]
--operation mode is normal

HB1_memory[12][9]_lut_out = HB1_data_in[9];
HB1_memory[12][9] = DFFEA(HB1_memory[12][9]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L9053 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_257_rtl_1006~0
--operation mode is normal

HB1L9053 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][9]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][9];


--HB1_memory[15][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][9]
--operation mode is normal

HB1_memory[15][9]_lut_out = HB1_data_in[9];
HB1_memory[15][9] = DFFEA(HB1_memory[15][9]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L0153 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_257_rtl_1006~1
--operation mode is normal

HB1L0153 = HB1L9053 & (HB1_memory[15][9] # !N01_safe_q[1]) # !HB1L9053 & HB1_memory[14][9] & N01_safe_q[1];


--HB1L2053 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_257_rtl_1002~1
--operation mode is normal

HB1L2053 = HB1L1053 & (HB1L0153 # !N01_safe_q[3]) # !HB1L1053 & HB1L8053 & N01_safe_q[3];


--HB1L0053 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_256~0
--operation mode is normal

HB1L0053 = N01_safe_q[5] & (N01_safe_q[4] # HB1L2253) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L2053;


--HB1_memory[54][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][9]
--operation mode is normal

HB1_memory[54][9]_lut_out = HB1_data_in[9];
HB1_memory[54][9] = DFFEA(HB1_memory[54][9]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][9]
--operation mode is normal

HB1_memory[53][9]_lut_out = HB1_data_in[9];
HB1_memory[53][9] = DFFEA(HB1_memory[53][9]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][9]
--operation mode is normal

HB1_memory[52][9]_lut_out = HB1_data_in[9];
HB1_memory[52][9] = DFFEA(HB1_memory[52][9]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L5353 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_260_rtl_1019~0
--operation mode is normal

HB1L5353 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][9]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][9];


--HB1_memory[55][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][9]
--operation mode is normal

HB1_memory[55][9]_lut_out = HB1_data_in[9];
HB1_memory[55][9] = DFFEA(HB1_memory[55][9]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L6353 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_260_rtl_1019~1
--operation mode is normal

HB1L6353 = HB1L5353 & (HB1_memory[55][9] # !N01_safe_q[1]) # !HB1L5353 & HB1_memory[54][9] & N01_safe_q[1];


--HB1_memory[57][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][9]
--operation mode is normal

HB1_memory[57][9]_lut_out = HB1_data_in[9];
HB1_memory[57][9] = DFFEA(HB1_memory[57][9]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][9]
--operation mode is normal

HB1_memory[58][9]_lut_out = HB1_data_in[9];
HB1_memory[58][9] = DFFEA(HB1_memory[58][9]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][9]
--operation mode is normal

HB1_memory[56][9]_lut_out = HB1_data_in[9];
HB1_memory[56][9] = DFFEA(HB1_memory[56][9]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L7353 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_260_rtl_1020~0
--operation mode is normal

HB1L7353 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][9]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][9];


--HB1_memory[59][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][9]
--operation mode is normal

HB1_memory[59][9]_lut_out = HB1_data_in[9];
HB1_memory[59][9] = DFFEA(HB1_memory[59][9]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L8353 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_260_rtl_1020~1
--operation mode is normal

HB1L8353 = HB1L7353 & (HB1_memory[59][9] # !N01_safe_q[0]) # !HB1L7353 & HB1_memory[57][9] & N01_safe_q[0];


--HB1_memory[49][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][9]
--operation mode is normal

HB1_memory[49][9]_lut_out = HB1_data_in[9];
HB1_memory[49][9] = DFFEA(HB1_memory[49][9]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][9]
--operation mode is normal

HB1_memory[50][9]_lut_out = HB1_data_in[9];
HB1_memory[50][9] = DFFEA(HB1_memory[50][9]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][9]
--operation mode is normal

HB1_memory[48][9]_lut_out = HB1_data_in[9];
HB1_memory[48][9] = DFFEA(HB1_memory[48][9]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L3353 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_260_rtl_1018~0
--operation mode is normal

HB1L3353 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][9]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][9];


--HB1_memory[51][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][9]
--operation mode is normal

HB1_memory[51][9]_lut_out = HB1_data_in[9];
HB1_memory[51][9] = DFFEA(HB1_memory[51][9]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L4353 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_260_rtl_1018~1
--operation mode is normal

HB1L4353 = HB1L3353 & (HB1_memory[51][9] # !N01_safe_q[0]) # !HB1L3353 & HB1_memory[49][9] & N01_safe_q[0];


--HB1L1353 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_260_rtl_1017~0
--operation mode is normal

HB1L1353 = N01_safe_q[3] & (N01_safe_q[2] # HB1L8353) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L4353;


--HB1_memory[62][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][9]
--operation mode is normal

HB1_memory[62][9]_lut_out = HB1_data_in[9];
HB1_memory[62][9] = DFFEA(HB1_memory[62][9]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][9]
--operation mode is normal

HB1_memory[61][9]_lut_out = HB1_data_in[9];
HB1_memory[61][9] = DFFEA(HB1_memory[61][9]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][9]
--operation mode is normal

HB1_memory[60][9]_lut_out = HB1_data_in[9];
HB1_memory[60][9] = DFFEA(HB1_memory[60][9]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L9353 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_260_rtl_1021~0
--operation mode is normal

HB1L9353 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][9]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][9];


--HB1_memory[63][9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][9]
--operation mode is normal

HB1_memory[63][9]_lut_out = HB1_data_in[9];
HB1_memory[63][9] = DFFEA(HB1_memory[63][9]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L0453 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_260_rtl_1021~1
--operation mode is normal

HB1L0453 = HB1L9353 & (HB1_memory[63][9] # !N01_safe_q[1]) # !HB1L9353 & HB1_memory[62][9] & N01_safe_q[1];


--HB1L2353 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4861_rtl_260_rtl_1017~1
--operation mode is normal

HB1L2353 = HB1L1353 & (HB1L0453 # !N01_safe_q[2]) # !HB1L1353 & HB1L6353 & N01_safe_q[2];


--HB1_memory[41][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][8]
--operation mode is normal

HB1_memory[41][8]_lut_out = HB1_data_in[8];
HB1_memory[41][8] = DFFEA(HB1_memory[41][8]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][8]
--operation mode is normal

HB1_memory[42][8]_lut_out = HB1_data_in[8];
HB1_memory[42][8] = DFFEA(HB1_memory[42][8]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][8]
--operation mode is normal

HB1_memory[40][8]_lut_out = HB1_data_in[8];
HB1_memory[40][8] = DFFEA(HB1_memory[40][8]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L8653 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_254_rtl_995~0
--operation mode is normal

HB1L8653 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][8]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][8];


--HB1_memory[43][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][8]
--operation mode is normal

HB1_memory[43][8]_lut_out = HB1_data_in[8];
HB1_memory[43][8] = DFFEA(HB1_memory[43][8]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L9653 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_254_rtl_995~1
--operation mode is normal

HB1L9653 = HB1L8653 & (HB1_memory[43][8] # !N01_safe_q[0]) # !HB1L8653 & HB1_memory[41][8] & N01_safe_q[0];


--HB1_memory[38][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][8]
--operation mode is normal

HB1_memory[38][8]_lut_out = HB1_data_in[8];
HB1_memory[38][8] = DFFEA(HB1_memory[38][8]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][8]
--operation mode is normal

HB1_memory[37][8]_lut_out = HB1_data_in[8];
HB1_memory[37][8] = DFFEA(HB1_memory[37][8]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][8]
--operation mode is normal

HB1_memory[36][8]_lut_out = HB1_data_in[8];
HB1_memory[36][8] = DFFEA(HB1_memory[36][8]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L6653 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_254_rtl_994~0
--operation mode is normal

HB1L6653 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][8]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][8];


--HB1_memory[39][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][8]
--operation mode is normal

HB1_memory[39][8]_lut_out = HB1_data_in[8];
HB1_memory[39][8] = DFFEA(HB1_memory[39][8]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L7653 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_254_rtl_994~1
--operation mode is normal

HB1L7653 = HB1L6653 & (HB1_memory[39][8] # !N01_safe_q[1]) # !HB1L6653 & HB1_memory[38][8] & N01_safe_q[1];


--HB1_memory[33][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][8]
--operation mode is normal

HB1_memory[33][8]_lut_out = HB1_data_in[8];
HB1_memory[33][8] = DFFEA(HB1_memory[33][8]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][8]
--operation mode is normal

HB1_memory[34][8]_lut_out = HB1_data_in[8];
HB1_memory[34][8] = DFFEA(HB1_memory[34][8]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][8]
--operation mode is normal

HB1_memory[32][8]_lut_out = HB1_data_in[8];
HB1_memory[32][8] = DFFEA(HB1_memory[32][8]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L4653 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_254_rtl_993~0
--operation mode is normal

HB1L4653 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][8]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][8];


--HB1_memory[35][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][8]
--operation mode is normal

HB1_memory[35][8]_lut_out = HB1_data_in[8];
HB1_memory[35][8] = DFFEA(HB1_memory[35][8]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L5653 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_254_rtl_993~1
--operation mode is normal

HB1L5653 = HB1L4653 & (HB1_memory[35][8] # !N01_safe_q[0]) # !HB1L4653 & HB1_memory[33][8] & N01_safe_q[0];


--HB1L2653 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_254_rtl_992~0
--operation mode is normal

HB1L2653 = N01_safe_q[2] & (N01_safe_q[3] # HB1L7653) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L5653;


--HB1_memory[46][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][8]
--operation mode is normal

HB1_memory[46][8]_lut_out = HB1_data_in[8];
HB1_memory[46][8] = DFFEA(HB1_memory[46][8]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][8]
--operation mode is normal

HB1_memory[45][8]_lut_out = HB1_data_in[8];
HB1_memory[45][8] = DFFEA(HB1_memory[45][8]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][8]
--operation mode is normal

HB1_memory[44][8]_lut_out = HB1_data_in[8];
HB1_memory[44][8] = DFFEA(HB1_memory[44][8]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L0753 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_254_rtl_996~0
--operation mode is normal

HB1L0753 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][8]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][8];


--HB1_memory[47][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][8]
--operation mode is normal

HB1_memory[47][8]_lut_out = HB1_data_in[8];
HB1_memory[47][8] = DFFEA(HB1_memory[47][8]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L1753 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_254_rtl_996~1
--operation mode is normal

HB1L1753 = HB1L0753 & (HB1_memory[47][8] # !N01_safe_q[1]) # !HB1L0753 & HB1_memory[46][8] & N01_safe_q[1];


--HB1L3653 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_254_rtl_992~1
--operation mode is normal

HB1L3653 = HB1L2653 & (HB1L1753 # !N01_safe_q[3]) # !HB1L2653 & HB1L9653 & N01_safe_q[3];


--HB1_memory[22][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][8]
--operation mode is normal

HB1_memory[22][8]_lut_out = HB1_data_in[8];
HB1_memory[22][8] = DFFEA(HB1_memory[22][8]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][8]
--operation mode is normal

HB1_memory[21][8]_lut_out = HB1_data_in[8];
HB1_memory[21][8] = DFFEA(HB1_memory[21][8]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][8]
--operation mode is normal

HB1_memory[20][8]_lut_out = HB1_data_in[8];
HB1_memory[20][8] = DFFEA(HB1_memory[20][8]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L6553 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_253_rtl_989~0
--operation mode is normal

HB1L6553 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][8]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][8];


--HB1_memory[23][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][8]
--operation mode is normal

HB1_memory[23][8]_lut_out = HB1_data_in[8];
HB1_memory[23][8] = DFFEA(HB1_memory[23][8]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L7553 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_253_rtl_989~1
--operation mode is normal

HB1L7553 = HB1L6553 & (HB1_memory[23][8] # !N01_safe_q[1]) # !HB1L6553 & HB1_memory[22][8] & N01_safe_q[1];


--HB1_memory[25][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][8]
--operation mode is normal

HB1_memory[25][8]_lut_out = HB1_data_in[8];
HB1_memory[25][8] = DFFEA(HB1_memory[25][8]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][8]
--operation mode is normal

HB1_memory[26][8]_lut_out = HB1_data_in[8];
HB1_memory[26][8] = DFFEA(HB1_memory[26][8]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][8]
--operation mode is normal

HB1_memory[24][8]_lut_out = HB1_data_in[8];
HB1_memory[24][8] = DFFEA(HB1_memory[24][8]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L8553 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_253_rtl_990~0
--operation mode is normal

HB1L8553 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][8]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][8];


--HB1_memory[27][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][8]
--operation mode is normal

HB1_memory[27][8]_lut_out = HB1_data_in[8];
HB1_memory[27][8] = DFFEA(HB1_memory[27][8]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L9553 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_253_rtl_990~1
--operation mode is normal

HB1L9553 = HB1L8553 & (HB1_memory[27][8] # !N01_safe_q[0]) # !HB1L8553 & HB1_memory[25][8] & N01_safe_q[0];


--HB1_memory[17][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][8]
--operation mode is normal

HB1_memory[17][8]_lut_out = HB1_data_in[8];
HB1_memory[17][8] = DFFEA(HB1_memory[17][8]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][8]
--operation mode is normal

HB1_memory[18][8]_lut_out = HB1_data_in[8];
HB1_memory[18][8] = DFFEA(HB1_memory[18][8]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][8]
--operation mode is normal

HB1_memory[16][8]_lut_out = HB1_data_in[8];
HB1_memory[16][8] = DFFEA(HB1_memory[16][8]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L4553 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_253_rtl_988~0
--operation mode is normal

HB1L4553 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][8]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][8];


--HB1_memory[19][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][8]
--operation mode is normal

HB1_memory[19][8]_lut_out = HB1_data_in[8];
HB1_memory[19][8] = DFFEA(HB1_memory[19][8]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L5553 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_253_rtl_988~1
--operation mode is normal

HB1L5553 = HB1L4553 & (HB1_memory[19][8] # !N01_safe_q[0]) # !HB1L4553 & HB1_memory[17][8] & N01_safe_q[0];


--HB1L2553 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_253_rtl_987~0
--operation mode is normal

HB1L2553 = N01_safe_q[3] & (N01_safe_q[2] # HB1L9553) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L5553;


--HB1_memory[30][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][8]
--operation mode is normal

HB1_memory[30][8]_lut_out = HB1_data_in[8];
HB1_memory[30][8] = DFFEA(HB1_memory[30][8]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][8]
--operation mode is normal

HB1_memory[29][8]_lut_out = HB1_data_in[8];
HB1_memory[29][8] = DFFEA(HB1_memory[29][8]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][8]
--operation mode is normal

HB1_memory[28][8]_lut_out = HB1_data_in[8];
HB1_memory[28][8] = DFFEA(HB1_memory[28][8]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L0653 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_253_rtl_991~0
--operation mode is normal

HB1L0653 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][8]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][8];


--HB1_memory[31][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][8]
--operation mode is normal

HB1_memory[31][8]_lut_out = HB1_data_in[8];
HB1_memory[31][8] = DFFEA(HB1_memory[31][8]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L1653 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_253_rtl_991~1
--operation mode is normal

HB1L1653 = HB1L0653 & (HB1_memory[31][8] # !N01_safe_q[1]) # !HB1L0653 & HB1_memory[30][8] & N01_safe_q[1];


--HB1L3553 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_253_rtl_987~1
--operation mode is normal

HB1L3553 = HB1L2553 & (HB1L1653 # !N01_safe_q[2]) # !HB1L2553 & HB1L7553 & N01_safe_q[2];


--HB1_memory[9][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][8]
--operation mode is normal

HB1_memory[9][8]_lut_out = HB1_data_in[8];
HB1_memory[9][8] = DFFEA(HB1_memory[9][8]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][8]
--operation mode is normal

HB1_memory[10][8]_lut_out = HB1_data_in[8];
HB1_memory[10][8] = DFFEA(HB1_memory[10][8]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][8]
--operation mode is normal

HB1_memory[8][8]_lut_out = HB1_data_in[8];
HB1_memory[8][8] = DFFEA(HB1_memory[8][8]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L8453 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_252_rtl_985~0
--operation mode is normal

HB1L8453 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][8]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][8];


--HB1_memory[11][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][8]
--operation mode is normal

HB1_memory[11][8]_lut_out = HB1_data_in[8];
HB1_memory[11][8] = DFFEA(HB1_memory[11][8]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L9453 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_252_rtl_985~1
--operation mode is normal

HB1L9453 = HB1L8453 & (HB1_memory[11][8] # !N01_safe_q[0]) # !HB1L8453 & HB1_memory[9][8] & N01_safe_q[0];


--HB1_memory[6][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][8]
--operation mode is normal

HB1_memory[6][8]_lut_out = HB1_data_in[8];
HB1_memory[6][8] = DFFEA(HB1_memory[6][8]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][8]
--operation mode is normal

HB1_memory[5][8]_lut_out = HB1_data_in[8];
HB1_memory[5][8] = DFFEA(HB1_memory[5][8]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][8]
--operation mode is normal

HB1_memory[4][8]_lut_out = HB1_data_in[8];
HB1_memory[4][8] = DFFEA(HB1_memory[4][8]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L6453 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_252_rtl_984~0
--operation mode is normal

HB1L6453 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][8]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][8];


--HB1_memory[7][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][8]
--operation mode is normal

HB1_memory[7][8]_lut_out = HB1_data_in[8];
HB1_memory[7][8] = DFFEA(HB1_memory[7][8]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L7453 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_252_rtl_984~1
--operation mode is normal

HB1L7453 = HB1L6453 & (HB1_memory[7][8] # !N01_safe_q[1]) # !HB1L6453 & HB1_memory[6][8] & N01_safe_q[1];


--HB1_memory[1][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][8]
--operation mode is normal

HB1_memory[1][8]_lut_out = HB1_data_in[8];
HB1_memory[1][8] = DFFEA(HB1_memory[1][8]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][8]
--operation mode is normal

HB1_memory[2][8]_lut_out = HB1_data_in[8];
HB1_memory[2][8] = DFFEA(HB1_memory[2][8]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][8]
--operation mode is normal

HB1_memory[0][8]_lut_out = HB1_data_in[8];
HB1_memory[0][8] = DFFEA(HB1_memory[0][8]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L4453 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_252_rtl_983~0
--operation mode is normal

HB1L4453 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][8]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][8];


--HB1_memory[3][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][8]
--operation mode is normal

HB1_memory[3][8]_lut_out = HB1_data_in[8];
HB1_memory[3][8] = DFFEA(HB1_memory[3][8]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L5453 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_252_rtl_983~1
--operation mode is normal

HB1L5453 = HB1L4453 & (HB1_memory[3][8] # !N01_safe_q[0]) # !HB1L4453 & HB1_memory[1][8] & N01_safe_q[0];


--HB1L2453 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_252_rtl_982~0
--operation mode is normal

HB1L2453 = N01_safe_q[2] & (N01_safe_q[3] # HB1L7453) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L5453;


--HB1_memory[14][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][8]
--operation mode is normal

HB1_memory[14][8]_lut_out = HB1_data_in[8];
HB1_memory[14][8] = DFFEA(HB1_memory[14][8]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][8]
--operation mode is normal

HB1_memory[13][8]_lut_out = HB1_data_in[8];
HB1_memory[13][8] = DFFEA(HB1_memory[13][8]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][8]
--operation mode is normal

HB1_memory[12][8]_lut_out = HB1_data_in[8];
HB1_memory[12][8] = DFFEA(HB1_memory[12][8]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L0553 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_252_rtl_986~0
--operation mode is normal

HB1L0553 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][8]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][8];


--HB1_memory[15][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][8]
--operation mode is normal

HB1_memory[15][8]_lut_out = HB1_data_in[8];
HB1_memory[15][8] = DFFEA(HB1_memory[15][8]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L1553 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_252_rtl_986~1
--operation mode is normal

HB1L1553 = HB1L0553 & (HB1_memory[15][8] # !N01_safe_q[1]) # !HB1L0553 & HB1_memory[14][8] & N01_safe_q[1];


--HB1L3453 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_252_rtl_982~1
--operation mode is normal

HB1L3453 = HB1L2453 & (HB1L1553 # !N01_safe_q[3]) # !HB1L2453 & HB1L9453 & N01_safe_q[3];


--HB1L1453 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_251~0
--operation mode is normal

HB1L1453 = N01_safe_q[4] & (N01_safe_q[5] # HB1L3553) # !N01_safe_q[4] & !N01_safe_q[5] & HB1L3453;


--HB1_memory[54][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][8]
--operation mode is normal

HB1_memory[54][8]_lut_out = HB1_data_in[8];
HB1_memory[54][8] = DFFEA(HB1_memory[54][8]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][8]
--operation mode is normal

HB1_memory[53][8]_lut_out = HB1_data_in[8];
HB1_memory[53][8] = DFFEA(HB1_memory[53][8]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][8]
--operation mode is normal

HB1_memory[52][8]_lut_out = HB1_data_in[8];
HB1_memory[52][8] = DFFEA(HB1_memory[52][8]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L6753 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_255_rtl_999~0
--operation mode is normal

HB1L6753 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][8]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][8];


--HB1_memory[55][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][8]
--operation mode is normal

HB1_memory[55][8]_lut_out = HB1_data_in[8];
HB1_memory[55][8] = DFFEA(HB1_memory[55][8]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L7753 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_255_rtl_999~1
--operation mode is normal

HB1L7753 = HB1L6753 & (HB1_memory[55][8] # !N01_safe_q[1]) # !HB1L6753 & HB1_memory[54][8] & N01_safe_q[1];


--HB1_memory[57][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][8]
--operation mode is normal

HB1_memory[57][8]_lut_out = HB1_data_in[8];
HB1_memory[57][8] = DFFEA(HB1_memory[57][8]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][8]
--operation mode is normal

HB1_memory[58][8]_lut_out = HB1_data_in[8];
HB1_memory[58][8] = DFFEA(HB1_memory[58][8]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][8]
--operation mode is normal

HB1_memory[56][8]_lut_out = HB1_data_in[8];
HB1_memory[56][8] = DFFEA(HB1_memory[56][8]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L8753 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_255_rtl_1000~0
--operation mode is normal

HB1L8753 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][8]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][8];


--HB1_memory[59][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][8]
--operation mode is normal

HB1_memory[59][8]_lut_out = HB1_data_in[8];
HB1_memory[59][8] = DFFEA(HB1_memory[59][8]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L9753 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_255_rtl_1000~1
--operation mode is normal

HB1L9753 = HB1L8753 & (HB1_memory[59][8] # !N01_safe_q[0]) # !HB1L8753 & HB1_memory[57][8] & N01_safe_q[0];


--HB1_memory[49][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][8]
--operation mode is normal

HB1_memory[49][8]_lut_out = HB1_data_in[8];
HB1_memory[49][8] = DFFEA(HB1_memory[49][8]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][8]
--operation mode is normal

HB1_memory[50][8]_lut_out = HB1_data_in[8];
HB1_memory[50][8] = DFFEA(HB1_memory[50][8]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][8]
--operation mode is normal

HB1_memory[48][8]_lut_out = HB1_data_in[8];
HB1_memory[48][8] = DFFEA(HB1_memory[48][8]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L4753 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_255_rtl_998~0
--operation mode is normal

HB1L4753 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][8]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][8];


--HB1_memory[51][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][8]
--operation mode is normal

HB1_memory[51][8]_lut_out = HB1_data_in[8];
HB1_memory[51][8] = DFFEA(HB1_memory[51][8]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L5753 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_255_rtl_998~1
--operation mode is normal

HB1L5753 = HB1L4753 & (HB1_memory[51][8] # !N01_safe_q[0]) # !HB1L4753 & HB1_memory[49][8] & N01_safe_q[0];


--HB1L2753 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_255_rtl_997~0
--operation mode is normal

HB1L2753 = N01_safe_q[3] & (N01_safe_q[2] # HB1L9753) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L5753;


--HB1_memory[62][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][8]
--operation mode is normal

HB1_memory[62][8]_lut_out = HB1_data_in[8];
HB1_memory[62][8] = DFFEA(HB1_memory[62][8]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][8]
--operation mode is normal

HB1_memory[61][8]_lut_out = HB1_data_in[8];
HB1_memory[61][8] = DFFEA(HB1_memory[61][8]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][8]
--operation mode is normal

HB1_memory[60][8]_lut_out = HB1_data_in[8];
HB1_memory[60][8] = DFFEA(HB1_memory[60][8]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L0853 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_255_rtl_1001~0
--operation mode is normal

HB1L0853 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][8]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][8];


--HB1_memory[63][8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][8]
--operation mode is normal

HB1_memory[63][8]_lut_out = HB1_data_in[8];
HB1_memory[63][8] = DFFEA(HB1_memory[63][8]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L1853 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_255_rtl_1001~1
--operation mode is normal

HB1L1853 = HB1L0853 & (HB1_memory[63][8] # !N01_safe_q[1]) # !HB1L0853 & HB1_memory[62][8] & N01_safe_q[1];


--HB1L3753 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4862_rtl_255_rtl_997~1
--operation mode is normal

HB1L3753 = HB1L2753 & (HB1L1853 # !N01_safe_q[2]) # !HB1L2753 & HB1L7753 & N01_safe_q[2];


--HB1_memory[22][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[22][7]
--operation mode is normal

HB1_memory[22][7]_lut_out = HB1_data_in[7];
HB1_memory[22][7] = DFFEA(HB1_memory[22][7]_lut_out, HB1L2952, !HB1L7652, , HB1L492, , );


--HB1_memory[21][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[21][7]
--operation mode is normal

HB1_memory[21][7]_lut_out = HB1_data_in[7];
HB1_memory[21][7] = DFFEA(HB1_memory[21][7]_lut_out, HB1L2952, !HB1L7652, , HB1L392, , );


--HB1_memory[20][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[20][7]
--operation mode is normal

HB1_memory[20][7]_lut_out = HB1_data_in[7];
HB1_memory[20][7] = DFFEA(HB1_memory[20][7]_lut_out, HB1L2952, !HB1L7652, , HB1L292, , );


--HB1L7953 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_248_rtl_969~0
--operation mode is normal

HB1L7953 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[21][7]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[20][7];


--HB1_memory[23][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[23][7]
--operation mode is normal

HB1_memory[23][7]_lut_out = HB1_data_in[7];
HB1_memory[23][7] = DFFEA(HB1_memory[23][7]_lut_out, HB1L2952, !HB1L7652, , HB1L592, , );


--HB1L8953 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_248_rtl_969~1
--operation mode is normal

HB1L8953 = HB1L7953 & (HB1_memory[23][7] # !N01_safe_q[1]) # !HB1L7953 & HB1_memory[22][7] & N01_safe_q[1];


--HB1_memory[25][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[25][7]
--operation mode is normal

HB1_memory[25][7]_lut_out = HB1_data_in[7];
HB1_memory[25][7] = DFFEA(HB1_memory[25][7]_lut_out, HB1L2952, !HB1L7652, , HB1L792, , );


--HB1_memory[26][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[26][7]
--operation mode is normal

HB1_memory[26][7]_lut_out = HB1_data_in[7];
HB1_memory[26][7] = DFFEA(HB1_memory[26][7]_lut_out, HB1L2952, !HB1L7652, , HB1L892, , );


--HB1_memory[24][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[24][7]
--operation mode is normal

HB1_memory[24][7]_lut_out = HB1_data_in[7];
HB1_memory[24][7] = DFFEA(HB1_memory[24][7]_lut_out, HB1L2952, !HB1L7652, , HB1L692, , );


--HB1L9953 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_248_rtl_970~0
--operation mode is normal

HB1L9953 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[26][7]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[24][7];


--HB1_memory[27][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][7]
--operation mode is normal

HB1_memory[27][7]_lut_out = HB1_data_in[7];
HB1_memory[27][7] = DFFEA(HB1_memory[27][7]_lut_out, HB1L2952, !HB1L7652, , HB1L992, , );


--HB1L0063 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_248_rtl_970~1
--operation mode is normal

HB1L0063 = HB1L9953 & (HB1_memory[27][7] # !N01_safe_q[0]) # !HB1L9953 & HB1_memory[25][7] & N01_safe_q[0];


--HB1_memory[17][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[17][7]
--operation mode is normal

HB1_memory[17][7]_lut_out = HB1_data_in[7];
HB1_memory[17][7] = DFFEA(HB1_memory[17][7]_lut_out, HB1L2952, !HB1L7652, , HB1L982, , );


--HB1_memory[18][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[18][7]
--operation mode is normal

HB1_memory[18][7]_lut_out = HB1_data_in[7];
HB1_memory[18][7] = DFFEA(HB1_memory[18][7]_lut_out, HB1L2952, !HB1L7652, , HB1L092, , );


--HB1_memory[16][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[16][7]
--operation mode is normal

HB1_memory[16][7]_lut_out = HB1_data_in[7];
HB1_memory[16][7] = DFFEA(HB1_memory[16][7]_lut_out, HB1L2952, !HB1L7652, , HB1L882, , );


--HB1L5953 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_248_rtl_968~0
--operation mode is normal

HB1L5953 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[18][7]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[16][7];


--HB1_memory[19][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[19][7]
--operation mode is normal

HB1_memory[19][7]_lut_out = HB1_data_in[7];
HB1_memory[19][7] = DFFEA(HB1_memory[19][7]_lut_out, HB1L2952, !HB1L7652, , HB1L192, , );


--HB1L6953 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_248_rtl_968~1
--operation mode is normal

HB1L6953 = HB1L5953 & (HB1_memory[19][7] # !N01_safe_q[0]) # !HB1L5953 & HB1_memory[17][7] & N01_safe_q[0];


--HB1L3953 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_248_rtl_967~0
--operation mode is normal

HB1L3953 = N01_safe_q[3] & (N01_safe_q[2] # HB1L0063) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L6953;


--HB1_memory[30][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[30][7]
--operation mode is normal

HB1_memory[30][7]_lut_out = HB1_data_in[7];
HB1_memory[30][7] = DFFEA(HB1_memory[30][7]_lut_out, HB1L2952, !HB1L7652, , HB1L203, , );


--HB1_memory[29][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[29][7]
--operation mode is normal

HB1_memory[29][7]_lut_out = HB1_data_in[7];
HB1_memory[29][7] = DFFEA(HB1_memory[29][7]_lut_out, HB1L2952, !HB1L7652, , HB1L103, , );


--HB1_memory[28][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[28][7]
--operation mode is normal

HB1_memory[28][7]_lut_out = HB1_data_in[7];
HB1_memory[28][7] = DFFEA(HB1_memory[28][7]_lut_out, HB1L2952, !HB1L7652, , HB1L003, , );


--HB1L1063 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_248_rtl_971~0
--operation mode is normal

HB1L1063 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[29][7]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[28][7];


--HB1_memory[31][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[31][7]
--operation mode is normal

HB1_memory[31][7]_lut_out = HB1_data_in[7];
HB1_memory[31][7] = DFFEA(HB1_memory[31][7]_lut_out, HB1L2952, !HB1L7652, , HB1L303, , );


--HB1L2063 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_248_rtl_971~1
--operation mode is normal

HB1L2063 = HB1L1063 & (HB1_memory[31][7] # !N01_safe_q[1]) # !HB1L1063 & HB1_memory[30][7] & N01_safe_q[1];


--HB1L4953 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_248_rtl_967~1
--operation mode is normal

HB1L4953 = HB1L3953 & (HB1L2063 # !N01_safe_q[2]) # !HB1L3953 & HB1L8953 & N01_safe_q[2];


--HB1_memory[41][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[41][7]
--operation mode is normal

HB1_memory[41][7]_lut_out = HB1_data_in[7];
HB1_memory[41][7] = DFFEA(HB1_memory[41][7]_lut_out, HB1L2952, !HB1L7652, , HB1L313, , );


--HB1_memory[42][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[42][7]
--operation mode is normal

HB1_memory[42][7]_lut_out = HB1_data_in[7];
HB1_memory[42][7] = DFFEA(HB1_memory[42][7]_lut_out, HB1L2952, !HB1L7652, , HB1L413, , );


--HB1_memory[40][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][7]
--operation mode is normal

HB1_memory[40][7]_lut_out = HB1_data_in[7];
HB1_memory[40][7] = DFFEA(HB1_memory[40][7]_lut_out, HB1L2952, !HB1L7652, , HB1L213, , );


--HB1L9063 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_249_rtl_975~0
--operation mode is normal

HB1L9063 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[42][7]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[40][7];


--HB1_memory[43][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[43][7]
--operation mode is normal

HB1_memory[43][7]_lut_out = HB1_data_in[7];
HB1_memory[43][7] = DFFEA(HB1_memory[43][7]_lut_out, HB1L2952, !HB1L7652, , HB1L513, , );


--HB1L0163 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_249_rtl_975~1
--operation mode is normal

HB1L0163 = HB1L9063 & (HB1_memory[43][7] # !N01_safe_q[0]) # !HB1L9063 & HB1_memory[41][7] & N01_safe_q[0];


--HB1_memory[38][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[38][7]
--operation mode is normal

HB1_memory[38][7]_lut_out = HB1_data_in[7];
HB1_memory[38][7] = DFFEA(HB1_memory[38][7]_lut_out, HB1L2952, !HB1L7652, , HB1L013, , );


--HB1_memory[37][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[37][7]
--operation mode is normal

HB1_memory[37][7]_lut_out = HB1_data_in[7];
HB1_memory[37][7] = DFFEA(HB1_memory[37][7]_lut_out, HB1L2952, !HB1L7652, , HB1L903, , );


--HB1_memory[36][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[36][7]
--operation mode is normal

HB1_memory[36][7]_lut_out = HB1_data_in[7];
HB1_memory[36][7] = DFFEA(HB1_memory[36][7]_lut_out, HB1L2952, !HB1L7652, , HB1L803, , );


--HB1L7063 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_249_rtl_974~0
--operation mode is normal

HB1L7063 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[37][7]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[36][7];


--HB1_memory[39][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[39][7]
--operation mode is normal

HB1_memory[39][7]_lut_out = HB1_data_in[7];
HB1_memory[39][7] = DFFEA(HB1_memory[39][7]_lut_out, HB1L2952, !HB1L7652, , HB1L113, , );


--HB1L8063 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_249_rtl_974~1
--operation mode is normal

HB1L8063 = HB1L7063 & (HB1_memory[39][7] # !N01_safe_q[1]) # !HB1L7063 & HB1_memory[38][7] & N01_safe_q[1];


--HB1_memory[33][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[33][7]
--operation mode is normal

HB1_memory[33][7]_lut_out = HB1_data_in[7];
HB1_memory[33][7] = DFFEA(HB1_memory[33][7]_lut_out, HB1L2952, !HB1L7652, , HB1L503, , );


--HB1_memory[34][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[34][7]
--operation mode is normal

HB1_memory[34][7]_lut_out = HB1_data_in[7];
HB1_memory[34][7] = DFFEA(HB1_memory[34][7]_lut_out, HB1L2952, !HB1L7652, , HB1L603, , );


--HB1_memory[32][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[32][7]
--operation mode is normal

HB1_memory[32][7]_lut_out = HB1_data_in[7];
HB1_memory[32][7] = DFFEA(HB1_memory[32][7]_lut_out, HB1L2952, !HB1L7652, , HB1L403, , );


--HB1L5063 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_249_rtl_973~0
--operation mode is normal

HB1L5063 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[34][7]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[32][7];


--HB1_memory[35][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[35][7]
--operation mode is normal

HB1_memory[35][7]_lut_out = HB1_data_in[7];
HB1_memory[35][7] = DFFEA(HB1_memory[35][7]_lut_out, HB1L2952, !HB1L7652, , HB1L703, , );


--HB1L6063 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_249_rtl_973~1
--operation mode is normal

HB1L6063 = HB1L5063 & (HB1_memory[35][7] # !N01_safe_q[0]) # !HB1L5063 & HB1_memory[33][7] & N01_safe_q[0];


--HB1L3063 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_249_rtl_972~0
--operation mode is normal

HB1L3063 = N01_safe_q[2] & (N01_safe_q[3] # HB1L8063) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L6063;


--HB1_memory[46][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[46][7]
--operation mode is normal

HB1_memory[46][7]_lut_out = HB1_data_in[7];
HB1_memory[46][7] = DFFEA(HB1_memory[46][7]_lut_out, HB1L2952, !HB1L7652, , HB1L813, , );


--HB1_memory[45][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[45][7]
--operation mode is normal

HB1_memory[45][7]_lut_out = HB1_data_in[7];
HB1_memory[45][7] = DFFEA(HB1_memory[45][7]_lut_out, HB1L2952, !HB1L7652, , HB1L713, , );


--HB1_memory[44][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[44][7]
--operation mode is normal

HB1_memory[44][7]_lut_out = HB1_data_in[7];
HB1_memory[44][7] = DFFEA(HB1_memory[44][7]_lut_out, HB1L2952, !HB1L7652, , HB1L613, , );


--HB1L1163 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_249_rtl_976~0
--operation mode is normal

HB1L1163 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[45][7]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[44][7];


--HB1_memory[47][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[47][7]
--operation mode is normal

HB1_memory[47][7]_lut_out = HB1_data_in[7];
HB1_memory[47][7] = DFFEA(HB1_memory[47][7]_lut_out, HB1L2952, !HB1L7652, , HB1L913, , );


--HB1L2163 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_249_rtl_976~1
--operation mode is normal

HB1L2163 = HB1L1163 & (HB1_memory[47][7] # !N01_safe_q[1]) # !HB1L1163 & HB1_memory[46][7] & N01_safe_q[1];


--HB1L4063 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_249_rtl_972~1
--operation mode is normal

HB1L4063 = HB1L3063 & (HB1L2163 # !N01_safe_q[3]) # !HB1L3063 & HB1L0163 & N01_safe_q[3];


--HB1_memory[9][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[9][7]
--operation mode is normal

HB1_memory[9][7]_lut_out = HB1_data_in[7];
HB1_memory[9][7] = DFFEA(HB1_memory[9][7]_lut_out, HB1L2952, !HB1L7652, , HB1L182, , );


--HB1_memory[10][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[10][7]
--operation mode is normal

HB1_memory[10][7]_lut_out = HB1_data_in[7];
HB1_memory[10][7] = DFFEA(HB1_memory[10][7]_lut_out, HB1L2952, !HB1L7652, , HB1L282, , );


--HB1_memory[8][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[8][7]
--operation mode is normal

HB1_memory[8][7]_lut_out = HB1_data_in[7];
HB1_memory[8][7] = DFFEA(HB1_memory[8][7]_lut_out, HB1L2952, !HB1L7652, , HB1L082, , );


--HB1L9853 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_247_rtl_965~0
--operation mode is normal

HB1L9853 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[10][7]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[8][7];


--HB1_memory[11][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[11][7]
--operation mode is normal

HB1_memory[11][7]_lut_out = HB1_data_in[7];
HB1_memory[11][7] = DFFEA(HB1_memory[11][7]_lut_out, HB1L2952, !HB1L7652, , HB1L382, , );


--HB1L0953 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_247_rtl_965~1
--operation mode is normal

HB1L0953 = HB1L9853 & (HB1_memory[11][7] # !N01_safe_q[0]) # !HB1L9853 & HB1_memory[9][7] & N01_safe_q[0];


--HB1_memory[6][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[6][7]
--operation mode is normal

HB1_memory[6][7]_lut_out = HB1_data_in[7];
HB1_memory[6][7] = DFFEA(HB1_memory[6][7]_lut_out, HB1L2952, !HB1L7652, , HB1L872, , );


--HB1_memory[5][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[5][7]
--operation mode is normal

HB1_memory[5][7]_lut_out = HB1_data_in[7];
HB1_memory[5][7] = DFFEA(HB1_memory[5][7]_lut_out, HB1L2952, !HB1L7652, , HB1L772, , );


--HB1_memory[4][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[4][7]
--operation mode is normal

HB1_memory[4][7]_lut_out = HB1_data_in[7];
HB1_memory[4][7] = DFFEA(HB1_memory[4][7]_lut_out, HB1L2952, !HB1L7652, , HB1L672, , );


--HB1L7853 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_247_rtl_964~0
--operation mode is normal

HB1L7853 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[5][7]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[4][7];


--HB1_memory[7][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][7]
--operation mode is normal

HB1_memory[7][7]_lut_out = HB1_data_in[7];
HB1_memory[7][7] = DFFEA(HB1_memory[7][7]_lut_out, HB1L2952, !HB1L7652, , HB1L972, , );


--HB1L8853 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_247_rtl_964~1
--operation mode is normal

HB1L8853 = HB1L7853 & (HB1_memory[7][7] # !N01_safe_q[1]) # !HB1L7853 & HB1_memory[6][7] & N01_safe_q[1];


--HB1_memory[1][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[1][7]
--operation mode is normal

HB1_memory[1][7]_lut_out = HB1_data_in[7];
HB1_memory[1][7] = DFFEA(HB1_memory[1][7]_lut_out, HB1L2952, !HB1L7652, , HB1L372, , );


--HB1_memory[2][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[2][7]
--operation mode is normal

HB1_memory[2][7]_lut_out = HB1_data_in[7];
HB1_memory[2][7] = DFFEA(HB1_memory[2][7]_lut_out, HB1L2952, !HB1L7652, , HB1L472, , );


--HB1_memory[0][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[0][7]
--operation mode is normal

HB1_memory[0][7]_lut_out = HB1_data_in[7];
HB1_memory[0][7] = DFFEA(HB1_memory[0][7]_lut_out, HB1L2952, !HB1L7652, , HB1L272, , );


--HB1L5853 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_247_rtl_963~0
--operation mode is normal

HB1L5853 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[2][7]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[0][7];


--HB1_memory[3][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[3][7]
--operation mode is normal

HB1_memory[3][7]_lut_out = HB1_data_in[7];
HB1_memory[3][7] = DFFEA(HB1_memory[3][7]_lut_out, HB1L2952, !HB1L7652, , HB1L572, , );


--HB1L6853 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_247_rtl_963~1
--operation mode is normal

HB1L6853 = HB1L5853 & (HB1_memory[3][7] # !N01_safe_q[0]) # !HB1L5853 & HB1_memory[1][7] & N01_safe_q[0];


--HB1L3853 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_247_rtl_962~0
--operation mode is normal

HB1L3853 = N01_safe_q[2] & (N01_safe_q[3] # HB1L8853) # !N01_safe_q[2] & !N01_safe_q[3] & HB1L6853;


--HB1_memory[14][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[14][7]
--operation mode is normal

HB1_memory[14][7]_lut_out = HB1_data_in[7];
HB1_memory[14][7] = DFFEA(HB1_memory[14][7]_lut_out, HB1L2952, !HB1L7652, , HB1L682, , );


--HB1_memory[13][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[13][7]
--operation mode is normal

HB1_memory[13][7]_lut_out = HB1_data_in[7];
HB1_memory[13][7] = DFFEA(HB1_memory[13][7]_lut_out, HB1L2952, !HB1L7652, , HB1L582, , );


--HB1_memory[12][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[12][7]
--operation mode is normal

HB1_memory[12][7]_lut_out = HB1_data_in[7];
HB1_memory[12][7] = DFFEA(HB1_memory[12][7]_lut_out, HB1L2952, !HB1L7652, , HB1L482, , );


--HB1L1953 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_247_rtl_966~0
--operation mode is normal

HB1L1953 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[13][7]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[12][7];


--HB1_memory[15][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[15][7]
--operation mode is normal

HB1_memory[15][7]_lut_out = HB1_data_in[7];
HB1_memory[15][7] = DFFEA(HB1_memory[15][7]_lut_out, HB1L2952, !HB1L7652, , HB1L782, , );


--HB1L2953 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_247_rtl_966~1
--operation mode is normal

HB1L2953 = HB1L1953 & (HB1_memory[15][7] # !N01_safe_q[1]) # !HB1L1953 & HB1_memory[14][7] & N01_safe_q[1];


--HB1L4853 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_247_rtl_962~1
--operation mode is normal

HB1L4853 = HB1L3853 & (HB1L2953 # !N01_safe_q[3]) # !HB1L3853 & HB1L0953 & N01_safe_q[3];


--HB1L2853 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_246~0
--operation mode is normal

HB1L2853 = N01_safe_q[5] & (N01_safe_q[4] # HB1L4063) # !N01_safe_q[5] & !N01_safe_q[4] & HB1L4853;


--HB1_memory[54][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[54][7]
--operation mode is normal

HB1_memory[54][7]_lut_out = HB1_data_in[7];
HB1_memory[54][7] = DFFEA(HB1_memory[54][7]_lut_out, HB1L2952, !HB1L7652, , HB1L623, , );


--HB1_memory[53][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[53][7]
--operation mode is normal

HB1_memory[53][7]_lut_out = HB1_data_in[7];
HB1_memory[53][7] = DFFEA(HB1_memory[53][7]_lut_out, HB1L2952, !HB1L7652, , HB1L523, , );


--HB1_memory[52][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[52][7]
--operation mode is normal

HB1_memory[52][7]_lut_out = HB1_data_in[7];
HB1_memory[52][7] = DFFEA(HB1_memory[52][7]_lut_out, HB1L2952, !HB1L7652, , HB1L423, , );


--HB1L7163 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_250_rtl_979~0
--operation mode is normal

HB1L7163 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[53][7]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[52][7];


--HB1_memory[55][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][7]
--operation mode is normal

HB1_memory[55][7]_lut_out = HB1_data_in[7];
HB1_memory[55][7] = DFFEA(HB1_memory[55][7]_lut_out, HB1L2952, !HB1L7652, , HB1L723, , );


--HB1L8163 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_250_rtl_979~1
--operation mode is normal

HB1L8163 = HB1L7163 & (HB1_memory[55][7] # !N01_safe_q[1]) # !HB1L7163 & HB1_memory[54][7] & N01_safe_q[1];


--HB1_memory[57][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[57][7]
--operation mode is normal

HB1_memory[57][7]_lut_out = HB1_data_in[7];
HB1_memory[57][7] = DFFEA(HB1_memory[57][7]_lut_out, HB1L2952, !HB1L7652, , HB1L923, , );


--HB1_memory[58][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[58][7]
--operation mode is normal

HB1_memory[58][7]_lut_out = HB1_data_in[7];
HB1_memory[58][7] = DFFEA(HB1_memory[58][7]_lut_out, HB1L2952, !HB1L7652, , HB1L033, , );


--HB1_memory[56][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[56][7]
--operation mode is normal

HB1_memory[56][7]_lut_out = HB1_data_in[7];
HB1_memory[56][7] = DFFEA(HB1_memory[56][7]_lut_out, HB1L2952, !HB1L7652, , HB1L823, , );


--HB1L9163 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_250_rtl_980~0
--operation mode is normal

HB1L9163 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[58][7]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[56][7];


--HB1_memory[59][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[59][7]
--operation mode is normal

HB1_memory[59][7]_lut_out = HB1_data_in[7];
HB1_memory[59][7] = DFFEA(HB1_memory[59][7]_lut_out, HB1L2952, !HB1L7652, , HB1L133, , );


--HB1L0263 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_250_rtl_980~1
--operation mode is normal

HB1L0263 = HB1L9163 & (HB1_memory[59][7] # !N01_safe_q[0]) # !HB1L9163 & HB1_memory[57][7] & N01_safe_q[0];


--HB1_memory[49][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[49][7]
--operation mode is normal

HB1_memory[49][7]_lut_out = HB1_data_in[7];
HB1_memory[49][7] = DFFEA(HB1_memory[49][7]_lut_out, HB1L2952, !HB1L7652, , HB1L123, , );


--HB1_memory[50][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[50][7]
--operation mode is normal

HB1_memory[50][7]_lut_out = HB1_data_in[7];
HB1_memory[50][7] = DFFEA(HB1_memory[50][7]_lut_out, HB1L2952, !HB1L7652, , HB1L223, , );


--HB1_memory[48][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[48][7]
--operation mode is normal

HB1_memory[48][7]_lut_out = HB1_data_in[7];
HB1_memory[48][7] = DFFEA(HB1_memory[48][7]_lut_out, HB1L2952, !HB1L7652, , HB1L023, , );


--HB1L5163 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_250_rtl_978~0
--operation mode is normal

HB1L5163 = N01_safe_q[1] & (N01_safe_q[0] # HB1_memory[50][7]) # !N01_safe_q[1] & !N01_safe_q[0] & HB1_memory[48][7];


--HB1_memory[51][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[51][7]
--operation mode is normal

HB1_memory[51][7]_lut_out = HB1_data_in[7];
HB1_memory[51][7] = DFFEA(HB1_memory[51][7]_lut_out, HB1L2952, !HB1L7652, , HB1L323, , );


--HB1L6163 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_250_rtl_978~1
--operation mode is normal

HB1L6163 = HB1L5163 & (HB1_memory[51][7] # !N01_safe_q[0]) # !HB1L5163 & HB1_memory[49][7] & N01_safe_q[0];


--HB1L3163 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_250_rtl_977~0
--operation mode is normal

HB1L3163 = N01_safe_q[3] & (N01_safe_q[2] # HB1L0263) # !N01_safe_q[3] & !N01_safe_q[2] & HB1L6163;


--HB1_memory[62][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[62][7]
--operation mode is normal

HB1_memory[62][7]_lut_out = HB1_data_in[7];
HB1_memory[62][7] = DFFEA(HB1_memory[62][7]_lut_out, HB1L2952, !HB1L7652, , HB1L433, , );


--HB1_memory[61][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[61][7]
--operation mode is normal

HB1_memory[61][7]_lut_out = HB1_data_in[7];
HB1_memory[61][7] = DFFEA(HB1_memory[61][7]_lut_out, HB1L2952, !HB1L7652, , HB1L333, , );


--HB1_memory[60][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[60][7]
--operation mode is normal

HB1_memory[60][7]_lut_out = HB1_data_in[7];
HB1_memory[60][7] = DFFEA(HB1_memory[60][7]_lut_out, HB1L2952, !HB1L7652, , HB1L233, , );


--HB1L1263 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_250_rtl_981~0
--operation mode is normal

HB1L1263 = N01_safe_q[0] & (N01_safe_q[1] # HB1_memory[61][7]) # !N01_safe_q[0] & !N01_safe_q[1] & HB1_memory[60][7];


--HB1_memory[63][7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[63][7]
--operation mode is normal

HB1_memory[63][7]_lut_out = HB1_data_in[7];
HB1_memory[63][7] = DFFEA(HB1_memory[63][7]_lut_out, HB1L2952, !HB1L7652, , HB1L533, , );


--HB1L2263 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_250_rtl_981~1
--operation mode is normal

HB1L2263 = HB1L1263 & (HB1_memory[63][7] # !N01_safe_q[1]) # !HB1L1263 & HB1_memory[62][7] & N01_safe_q[1];


--HB1L4163 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_4863_rtl_250_rtl_977~1
--operation mode is normal

HB1L4163 = HB1L3163 & (HB1L2263 # !N01_safe_q[2]) # !HB1L3163 & HB1L8163 & N01_safe_q[2];


--Y1_dffs[17] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[17]
--operation mode is normal

Y1_dffs[17]_lut_out = Y1_dffs[18];
Y1_dffs[17] = DFFEA(Y1_dffs[17]_lut_out, !A1L3, !B1_reset_all, , V1_trigger_setup_ena, , );


--Y2_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]
--operation mode is normal

Y2_dffs[6]_lut_out = N3_safe_q[5] & (Y2_dffs[7] # A1L5) # !N3_safe_q[5] & Y2_dffs[7] & !A1L5;
Y2_dffs[6] = DFFEA(Y2_dffs[6]_lut_out, !A1L3, !B1_reset_all, , , , );


--A1L201Q is stim_current_state~10
--operation mode is normal

A1L201Q_lut_out = !A1L92 & !N7_safe_q[31] & A1L101Q;
A1L201Q = DFFEA(A1L201Q_lut_out, clk_i, !rst_i, , , , );


--rst_count is rst_count
--operation mode is normal

rst_count = A1L301Q # !A1L001Q;


--TB6_dffe25a[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe20|dffe25a[4]
--operation mode is normal

TB6_dffe25a[4]_lut_out = !RB2_add_sub_cella[4];
TB6_dffe25a[4] = DFFEA(TB6_dffe25a[4]_lut_out, XB1__clk0, !rst_i, , , , );


--TB6_dffe25a[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe20|dffe25a[5]
--operation mode is normal

TB6_dffe25a[5]_lut_out = !RB2_add_sub_cella[5];
TB6_dffe25a[5] = DFFEA(TB6_dffe25a[5]_lut_out, XB1__clk0, !rst_i, , , , );


--RB2_add_sub_cella[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[6]
--operation mode is arithmetic

RB2_add_sub_cella[6]_carry_eqn = RB2L21;
RB2_add_sub_cella[6] = N8_safe_q[6] $ TB2_dffe25a[6] $ !RB2_add_sub_cella[6]_carry_eqn;

--RB2L41 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[6]~COUT
--operation mode is arithmetic

RB2L41 = CARRY(N8_safe_q[6] & (!RB2L21 # !TB2_dffe25a[6]) # !N8_safe_q[6] & !TB2_dffe25a[6] & !RB2L21);


--TB1_dffe25a[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe13|dffe25a[1]
--operation mode is normal

TB1_dffe25a[1]_lut_out = VB1_dffe24a[3] $ VB1_dffe24a[2] $ VB1_dffe24a[1] $ PB1_xor4;
TB1_dffe25a[1] = DFFEA(TB1_dffe25a[1]_lut_out, clk_i, !rst_i, , , , );


--TB1_dffe25a[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe13|dffe25a[4]
--operation mode is normal

TB1_dffe25a[4]_lut_out = PB1_xor4;
TB1_dffe25a[4] = DFFEA(TB1_dffe25a[4]_lut_out, clk_i, !rst_i, , , , );


--TB1_dffe25a[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe13|dffe25a[5]
--operation mode is normal

TB1_dffe25a[5]_lut_out = PB1_xor5;
TB1_dffe25a[5] = DFFEA(TB1_dffe25a[5]_lut_out, clk_i, !rst_i, , , , );


--TB1_dffe25a[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe13|dffe25a[6]
--operation mode is normal

TB1_dffe25a[6]_lut_out = PB1_xor6;
TB1_dffe25a[6] = DFFEA(TB1_dffe25a[6]_lut_out, clk_i, !rst_i, , , , );


--TB1_dffe25a[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe13|dffe25a[7]
--operation mode is normal

TB1_dffe25a[7]_lut_out = VB1_dffe24a[7];
TB1_dffe25a[7] = DFFEA(TB1_dffe25a[7]_lut_out, clk_i, !rst_i, , , , );


--TB1_dffe25a[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe13|dffe25a[2]
--operation mode is normal

TB1_dffe25a[2]_lut_out = VB1_dffe24a[4] $ VB1_dffe24a[3] $ VB1_dffe24a[2] $ PB1_xor5;
TB1_dffe25a[2] = DFFEA(TB1_dffe25a[2]_lut_out, clk_i, !rst_i, , , , );


--TB1_dffe25a[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe13|dffe25a[3]
--operation mode is normal

TB1_dffe25a[3]_lut_out = PB1_xor3;
TB1_dffe25a[3] = DFFEA(TB1_dffe25a[3]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe24a[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe24a[2]
--operation mode is normal

VB1_dffe24a[2]_lut_out = VB1_dffe23a[2];
VB1_dffe24a[2] = DFFEA(VB1_dffe24a[2]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe24a[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe24a[1]
--operation mode is normal

VB1_dffe24a[1]_lut_out = VB1_dffe23a[1];
VB1_dffe24a[1] = DFFEA(VB1_dffe24a[1]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe24a[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe24a[0]
--operation mode is normal

VB1_dffe24a[0]_lut_out = VB1_dffe23a[0];
VB1_dffe24a[0] = DFFEA(VB1_dffe24a[0]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe24a[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe24a[5]
--operation mode is normal

VB1_dffe24a[5]_lut_out = VB1_dffe23a[5];
VB1_dffe24a[5] = DFFEA(VB1_dffe24a[5]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe24a[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe24a[4]
--operation mode is normal

VB1_dffe24a[4]_lut_out = VB1_dffe23a[4];
VB1_dffe24a[4] = DFFEA(VB1_dffe24a[4]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe24a[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe24a[3]
--operation mode is normal

VB1_dffe24a[3]_lut_out = VB1_dffe23a[3];
VB1_dffe24a[3] = DFFEA(VB1_dffe24a[3]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe24a[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe24a[6]
--operation mode is normal

VB1_dffe24a[6]_lut_out = VB1_dffe23a[6];
VB1_dffe24a[6] = DFFEA(VB1_dffe24a[6]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe24a[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe24a[7]
--operation mode is normal

VB1_dffe24a[7]_lut_out = VB1_dffe23a[7];
VB1_dffe24a[7] = DFFEA(VB1_dffe24a[7]_lut_out, clk_i, !rst_i, , , , );


--PB1_xor6 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_gray2bin_ava:a_gray2bin11|xor6
--operation mode is normal

PB1_xor6 = VB1_dffe24a[6] $ VB1_dffe24a[7];


--PB1_xor3 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_gray2bin_ava:a_gray2bin11|xor3
--operation mode is normal

PB1_xor3 = VB1_dffe24a[5] $ VB1_dffe24a[4] $ VB1_dffe24a[3] $ PB1_xor6;


--HB1_data_in[0] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[0]
--operation mode is normal

HB1_data_in[0]_lut_out = WB1_q_b[0];
HB1_data_in[0] = DFFEA(HB1_data_in[0]_lut_out, clk_i, !rst_i, , HB1L3852, , );


--HB1L543 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~73
--operation mode is normal

HB1L543 = N11_safe_q[0] & !N11_safe_q[1] & !N11_safe_q[2] & N11_safe_q[3];


--HB1L313 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~41
--operation mode is normal

HB1L313 = HB1L543 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L643 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~74
--operation mode is normal

HB1L643 = !N11_safe_q[0] & N11_safe_q[1] & !N11_safe_q[2] & N11_safe_q[3];


--HB1L413 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~42
--operation mode is normal

HB1L413 = HB1L643 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L443 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~72
--operation mode is normal

HB1L443 = !N11_safe_q[0] & !N11_safe_q[1] & !N11_safe_q[2] & N11_safe_q[3];


--HB1L213 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~40
--operation mode is normal

HB1L213 = HB1L443 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L743 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~75
--operation mode is normal

HB1L743 = N11_safe_q[0] & N11_safe_q[1] & !N11_safe_q[2] & N11_safe_q[3];


--HB1L513 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~43
--operation mode is normal

HB1L513 = HB1L743 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L243 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~70
--operation mode is normal

HB1L243 = !N11_safe_q[0] & N11_safe_q[1] & N11_safe_q[2] & !N11_safe_q[3];


--HB1L013 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~38
--operation mode is normal

HB1L013 = HB1L243 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L143 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~69
--operation mode is normal

HB1L143 = N11_safe_q[0] & !N11_safe_q[1] & N11_safe_q[2] & !N11_safe_q[3];


--HB1L903 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~37
--operation mode is normal

HB1L903 = HB1L143 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L043 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~68
--operation mode is normal

HB1L043 = !N11_safe_q[0] & !N11_safe_q[1] & N11_safe_q[2] & !N11_safe_q[3];


--HB1L803 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~36
--operation mode is normal

HB1L803 = HB1L043 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L343 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~71
--operation mode is normal

HB1L343 = N11_safe_q[0] & N11_safe_q[1] & N11_safe_q[2] & !N11_safe_q[3];


--HB1L113 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~39
--operation mode is normal

HB1L113 = HB1L343 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L733 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~65
--operation mode is normal

HB1L733 = N11_safe_q[0] & !N11_safe_q[1] & !N11_safe_q[2] & !N11_safe_q[3];


--HB1L503 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~33
--operation mode is normal

HB1L503 = HB1L733 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L833 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~66
--operation mode is normal

HB1L833 = !N11_safe_q[0] & N11_safe_q[1] & !N11_safe_q[2] & !N11_safe_q[3];


--HB1L603 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~34
--operation mode is normal

HB1L603 = HB1L833 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L633 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~64
--operation mode is normal

HB1L633 = !N11_safe_q[0] & !N11_safe_q[1] & !N11_safe_q[2] & !N11_safe_q[3];


--HB1L403 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~32
--operation mode is normal

HB1L403 = HB1L633 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L933 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~67
--operation mode is normal

HB1L933 = N11_safe_q[0] & N11_safe_q[1] & !N11_safe_q[2] & !N11_safe_q[3];


--HB1L703 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~35
--operation mode is normal

HB1L703 = HB1L933 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L053 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~78
--operation mode is normal

HB1L053 = !N11_safe_q[0] & N11_safe_q[1] & N11_safe_q[2] & N11_safe_q[3];


--HB1L813 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~46
--operation mode is normal

HB1L813 = HB1L053 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L943 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~77
--operation mode is normal

HB1L943 = N11_safe_q[0] & !N11_safe_q[1] & N11_safe_q[2] & N11_safe_q[3];


--HB1L713 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~45
--operation mode is normal

HB1L713 = HB1L943 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L843 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~76
--operation mode is normal

HB1L843 = !N11_safe_q[0] & !N11_safe_q[1] & N11_safe_q[2] & N11_safe_q[3];


--HB1L613 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~44
--operation mode is normal

HB1L613 = HB1L843 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L153 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~79
--operation mode is normal

HB1L153 = N11_safe_q[0] & N11_safe_q[1] & N11_safe_q[2] & N11_safe_q[3];


--HB1L913 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~47
--operation mode is normal

HB1L913 = HB1L153 & N11_safe_q[5] & !N11_safe_q[4];


--HB1L492 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~22
--operation mode is normal

HB1L492 = HB1L243 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L392 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~21
--operation mode is normal

HB1L392 = HB1L143 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L292 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~20
--operation mode is normal

HB1L292 = HB1L043 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L592 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~23
--operation mode is normal

HB1L592 = HB1L343 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L792 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~25
--operation mode is normal

HB1L792 = HB1L543 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L892 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~26
--operation mode is normal

HB1L892 = HB1L643 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L692 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~24
--operation mode is normal

HB1L692 = HB1L443 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L992 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~27
--operation mode is normal

HB1L992 = HB1L743 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L982 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~17
--operation mode is normal

HB1L982 = HB1L733 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L092 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~18
--operation mode is normal

HB1L092 = HB1L833 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L882 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~16
--operation mode is normal

HB1L882 = HB1L633 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L192 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~19
--operation mode is normal

HB1L192 = HB1L933 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L203 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~30
--operation mode is normal

HB1L203 = HB1L053 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L103 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~29
--operation mode is normal

HB1L103 = HB1L943 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L003 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~28
--operation mode is normal

HB1L003 = HB1L843 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L303 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~31
--operation mode is normal

HB1L303 = HB1L153 & N11_safe_q[4] & !N11_safe_q[5];


--HB1L182 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~9
--operation mode is normal

HB1L182 = HB1L543 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L282 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~10
--operation mode is normal

HB1L282 = HB1L643 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L082 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~8
--operation mode is normal

HB1L082 = HB1L443 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L382 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~11
--operation mode is normal

HB1L382 = HB1L743 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L872 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~6
--operation mode is normal

HB1L872 = HB1L243 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L772 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~5
--operation mode is normal

HB1L772 = HB1L143 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L672 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~4
--operation mode is normal

HB1L672 = HB1L043 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L972 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~7
--operation mode is normal

HB1L972 = HB1L343 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L372 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~1
--operation mode is normal

HB1L372 = HB1L733 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L472 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~2
--operation mode is normal

HB1L472 = HB1L833 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L272 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~0
--operation mode is normal

HB1L272 = HB1L633 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L572 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~3
--operation mode is normal

HB1L572 = HB1L933 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L682 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~14
--operation mode is normal

HB1L682 = HB1L053 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L582 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~13
--operation mode is normal

HB1L582 = HB1L943 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L482 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~12
--operation mode is normal

HB1L482 = HB1L843 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L782 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~15
--operation mode is normal

HB1L782 = HB1L153 & !N11_safe_q[4] & !N11_safe_q[5];


--HB1L623 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~54
--operation mode is normal

HB1L623 = HB1L243 & N11_safe_q[4] & N11_safe_q[5];


--HB1L523 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~53
--operation mode is normal

HB1L523 = HB1L143 & N11_safe_q[4] & N11_safe_q[5];


--HB1L423 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~52
--operation mode is normal

HB1L423 = HB1L043 & N11_safe_q[4] & N11_safe_q[5];


--HB1L723 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~55
--operation mode is normal

HB1L723 = HB1L343 & N11_safe_q[4] & N11_safe_q[5];


--HB1L923 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~57
--operation mode is normal

HB1L923 = HB1L543 & N11_safe_q[4] & N11_safe_q[5];


--HB1L033 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~58
--operation mode is normal

HB1L033 = HB1L643 & N11_safe_q[4] & N11_safe_q[5];


--HB1L823 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~56
--operation mode is normal

HB1L823 = HB1L443 & N11_safe_q[4] & N11_safe_q[5];


--HB1L133 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~59
--operation mode is normal

HB1L133 = HB1L743 & N11_safe_q[4] & N11_safe_q[5];


--HB1L123 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~49
--operation mode is normal

HB1L123 = HB1L733 & N11_safe_q[4] & N11_safe_q[5];


--HB1L223 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~50
--operation mode is normal

HB1L223 = HB1L833 & N11_safe_q[4] & N11_safe_q[5];


--HB1L023 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~48
--operation mode is normal

HB1L023 = HB1L633 & N11_safe_q[4] & N11_safe_q[5];


--HB1L323 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~51
--operation mode is normal

HB1L323 = HB1L933 & N11_safe_q[4] & N11_safe_q[5];


--HB1L433 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~62
--operation mode is normal

HB1L433 = HB1L053 & N11_safe_q[4] & N11_safe_q[5];


--HB1L333 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~61
--operation mode is normal

HB1L333 = HB1L943 & N11_safe_q[4] & N11_safe_q[5];


--HB1L233 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~60
--operation mode is normal

HB1L233 = HB1L843 & N11_safe_q[4] & N11_safe_q[5];


--HB1L533 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~63
--operation mode is normal

HB1L533 = HB1L153 & N11_safe_q[4] & N11_safe_q[5];


--HB1_data_in[13] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[13]
--operation mode is normal

HB1_data_in[13]_lut_out = WB1_q_b[5];
HB1_data_in[13] = DFFEA(HB1_data_in[13]_lut_out, clk_i, !rst_i, , HB1L4852, , );


--HB1_data_in[12] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[12]
--operation mode is normal

HB1_data_in[12]_lut_out = WB1_q_b[4];
HB1_data_in[12] = DFFEA(HB1_data_in[12]_lut_out, clk_i, !rst_i, , HB1L4852, , );


--HB1_data_in[11] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[11]
--operation mode is normal

HB1_data_in[11]_lut_out = WB1_q_b[3];
HB1_data_in[11] = DFFEA(HB1_data_in[11]_lut_out, clk_i, !rst_i, , HB1L4852, , );


--HB1_data_in[10] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[10]
--operation mode is normal

HB1_data_in[10]_lut_out = WB1_q_b[2];
HB1_data_in[10] = DFFEA(HB1_data_in[10]_lut_out, clk_i, !rst_i, , HB1L4852, , );


--HB1_data_in[17] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[17]
--operation mode is normal

HB1_data_in[17]_lut_out = WB1_q_b[1];
HB1_data_in[17] = DFFEA(HB1_data_in[17]_lut_out, clk_i, !rst_i, , HB1L6852, , );


--HB1_data_in[16] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[16]
--operation mode is normal

HB1_data_in[16]_lut_out = WB1_q_b[0];
HB1_data_in[16] = DFFEA(HB1_data_in[16]_lut_out, clk_i, !rst_i, , HB1L6852, , );


--HB1_data_in[15] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[15]
--operation mode is normal

HB1_data_in[15]_lut_out = WB1_q_b[7];
HB1_data_in[15] = DFFEA(HB1_data_in[15]_lut_out, clk_i, !rst_i, , HB1L4852, , );


--HB1_data_in[14] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[14]
--operation mode is normal

HB1_data_in[14]_lut_out = WB1_q_b[6];
HB1_data_in[14] = DFFEA(HB1_data_in[14]_lut_out, clk_i, !rst_i, , HB1L4852, , );


--HB1_data_in[20] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[20]
--operation mode is normal

HB1_data_in[20]_lut_out = WB1_q_b[4];
HB1_data_in[20] = DFFEA(HB1_data_in[20]_lut_out, clk_i, !rst_i, , HB1L6852, , );


--HB1_data_in[1] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[1]
--operation mode is normal

HB1_data_in[1]_lut_out = WB1_q_b[1];
HB1_data_in[1] = DFFEA(HB1_data_in[1]_lut_out, clk_i, !rst_i, , HB1L3852, , );


--HB1_data_in[19] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[19]
--operation mode is normal

HB1_data_in[19]_lut_out = WB1_q_b[3];
HB1_data_in[19] = DFFEA(HB1_data_in[19]_lut_out, clk_i, !rst_i, , HB1L6852, , );


--HB1_data_in[18] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[18]
--operation mode is normal

HB1_data_in[18]_lut_out = WB1_q_b[2];
HB1_data_in[18] = DFFEA(HB1_data_in[18]_lut_out, clk_i, !rst_i, , HB1L6852, , );


--HB1_data_in[24] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[24]
--operation mode is normal

HB1_data_in[24]_lut_out = WB1_q_b[0];
HB1_data_in[24] = DFFEA(HB1_data_in[24]_lut_out, clk_i, !rst_i, , HB1L7852, , );


--HB1_data_in[23] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[23]
--operation mode is normal

HB1_data_in[23]_lut_out = WB1_q_b[7];
HB1_data_in[23] = DFFEA(HB1_data_in[23]_lut_out, clk_i, !rst_i, , HB1L6852, , );


--HB1_data_in[22] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[22]
--operation mode is normal

HB1_data_in[22]_lut_out = WB1_q_b[6];
HB1_data_in[22] = DFFEA(HB1_data_in[22]_lut_out, clk_i, !rst_i, , HB1L6852, , );


--HB1_data_in[21] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[21]
--operation mode is normal

HB1_data_in[21]_lut_out = WB1_q_b[5];
HB1_data_in[21] = DFFEA(HB1_data_in[21]_lut_out, clk_i, !rst_i, , HB1L6852, , );


--HB1_data_in[28] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[28]
--operation mode is normal

HB1_data_in[28]_lut_out = WB1_q_b[4];
HB1_data_in[28] = DFFEA(HB1_data_in[28]_lut_out, clk_i, !rst_i, , HB1L7852, , );


--HB1_data_in[27] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[27]
--operation mode is normal

HB1_data_in[27]_lut_out = WB1_q_b[3];
HB1_data_in[27] = DFFEA(HB1_data_in[27]_lut_out, clk_i, !rst_i, , HB1L7852, , );


--HB1_data_in[26] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[26]
--operation mode is normal

HB1_data_in[26]_lut_out = WB1_q_b[2];
HB1_data_in[26] = DFFEA(HB1_data_in[26]_lut_out, clk_i, !rst_i, , HB1L7852, , );


--HB1_data_in[25] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[25]
--operation mode is normal

HB1_data_in[25]_lut_out = WB1_q_b[1];
HB1_data_in[25] = DFFEA(HB1_data_in[25]_lut_out, clk_i, !rst_i, , HB1L7852, , );


--HB1_data_in[31] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[31]
--operation mode is normal

HB1_data_in[31]_lut_out = WB1_q_b[7];
HB1_data_in[31] = DFFEA(HB1_data_in[31]_lut_out, clk_i, !rst_i, , HB1L7852, , );


--HB1_data_in[30] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[30]
--operation mode is normal

HB1_data_in[30]_lut_out = WB1_q_b[6];
HB1_data_in[30] = DFFEA(HB1_data_in[30]_lut_out, clk_i, !rst_i, , HB1L7852, , );


--HB1_data_in[2] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[2]
--operation mode is normal

HB1_data_in[2]_lut_out = WB1_q_b[2];
HB1_data_in[2] = DFFEA(HB1_data_in[2]_lut_out, clk_i, !rst_i, , HB1L3852, , );


--HB1_data_in[29] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[29]
--operation mode is normal

HB1_data_in[29]_lut_out = WB1_q_b[5];
HB1_data_in[29] = DFFEA(HB1_data_in[29]_lut_out, clk_i, !rst_i, , HB1L7852, , );


--HB1_data_in[6] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[6]
--operation mode is normal

HB1_data_in[6]_lut_out = WB1_q_b[6];
HB1_data_in[6] = DFFEA(HB1_data_in[6]_lut_out, clk_i, !rst_i, , HB1L3852, , );


--HB1_data_in[5] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[5]
--operation mode is normal

HB1_data_in[5]_lut_out = WB1_q_b[5];
HB1_data_in[5] = DFFEA(HB1_data_in[5]_lut_out, clk_i, !rst_i, , HB1L3852, , );


--HB1_data_in[4] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[4]
--operation mode is normal

HB1_data_in[4]_lut_out = WB1_q_b[4];
HB1_data_in[4] = DFFEA(HB1_data_in[4]_lut_out, clk_i, !rst_i, , HB1L3852, , );


--HB1_data_in[3] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[3]
--operation mode is normal

HB1_data_in[3]_lut_out = WB1_q_b[3];
HB1_data_in[3] = DFFEA(HB1_data_in[3]_lut_out, clk_i, !rst_i, , HB1L3852, , );


--HB1_data_in[9] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[9]
--operation mode is normal

HB1_data_in[9]_lut_out = WB1_q_b[1];
HB1_data_in[9] = DFFEA(HB1_data_in[9]_lut_out, clk_i, !rst_i, , HB1L4852, , );


--HB1_data_in[8] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[8]
--operation mode is normal

HB1_data_in[8]_lut_out = WB1_q_b[0];
HB1_data_in[8] = DFFEA(HB1_data_in[8]_lut_out, clk_i, !rst_i, , HB1L4852, , );


--HB1_data_in[7] is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[7]
--operation mode is normal

HB1_data_in[7]_lut_out = WB1_q_b[7];
HB1_data_in[7] = DFFEA(HB1_data_in[7]_lut_out, clk_i, !rst_i, , HB1L3852, , );


--Y2_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]
--operation mode is normal

Y2_dffs[7]_lut_out = N3_safe_q[6] & (Y2_dffs[8] # A1L5) # !N3_safe_q[6] & Y2_dffs[8] & !A1L5;
Y2_dffs[7] = DFFEA(Y2_dffs[7]_lut_out, !A1L3, !B1_reset_all, , , , );


--TB6_dffe25a[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe20|dffe25a[2]
--operation mode is normal

TB6_dffe25a[2]_lut_out = !RB2_add_sub_cella[2];
TB6_dffe25a[2] = DFFEA(TB6_dffe25a[2]_lut_out, XB1__clk0, !rst_i, , , , );


--TB6_dffe25a[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe20|dffe25a[3]
--operation mode is normal

TB6_dffe25a[3]_lut_out = !RB2_add_sub_cella[3];
TB6_dffe25a[3] = DFFEA(TB6_dffe25a[3]_lut_out, XB1__clk0, !rst_i, , , , );


--RB2_add_sub_cella[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[4]
--operation mode is arithmetic

RB2_add_sub_cella[4]_carry_eqn = RB2L8;
RB2_add_sub_cella[4] = N8_safe_q[4] $ TB2_dffe25a[4] $ !RB2_add_sub_cella[4]_carry_eqn;

--RB2L01 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[4]~COUT
--operation mode is arithmetic

RB2L01 = CARRY(N8_safe_q[4] & (!RB2L8 # !TB2_dffe25a[4]) # !N8_safe_q[4] & !TB2_dffe25a[4] & !RB2L8);


--RB2_add_sub_cella[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[5]
--operation mode is arithmetic

RB2_add_sub_cella[5]_carry_eqn = RB2L01;
RB2_add_sub_cella[5] = N8_safe_q[5] $ TB2_dffe25a[5] $ RB2_add_sub_cella[5]_carry_eqn;

--RB2L21 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[5]~COUT
--operation mode is arithmetic

RB2L21 = CARRY(N8_safe_q[5] & TB2_dffe25a[5] & !RB2L01 # !N8_safe_q[5] & (TB2_dffe25a[5] # !RB2L01));


--TB2_dffe25a[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe14|dffe25a[6]
--operation mode is normal

TB2_dffe25a[6]_lut_out = PB2_xor6;
TB2_dffe25a[6] = DFFEA(TB2_dffe25a[6]_lut_out, XB1__clk0, !rst_i, , , , );


--TB2_dffe25a[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe14|dffe25a[7]
--operation mode is normal

TB2_dffe25a[7]_lut_out = VB2_dffe24a[7];
TB2_dffe25a[7] = DFFEA(TB2_dffe25a[7]_lut_out, XB1__clk0, !rst_i, , , , );


--PB1_xor4 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_gray2bin_ava:a_gray2bin11|xor4
--operation mode is normal

PB1_xor4 = VB1_dffe24a[6] $ VB1_dffe24a[7] $ VB1_dffe24a[5] $ VB1_dffe24a[4];


--PB1_xor5 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_gray2bin_ava:a_gray2bin11|xor5
--operation mode is normal

PB1_xor5 = VB1_dffe24a[6] $ VB1_dffe24a[7] $ VB1_dffe24a[5];


--VB1_dffe23a[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe23a[2]
--operation mode is normal

VB1_dffe23a[2]_lut_out = VB1_dffe22a[2];
VB1_dffe23a[2] = DFFEA(VB1_dffe23a[2]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe23a[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe23a[1]
--operation mode is normal

VB1_dffe23a[1]_lut_out = VB1_dffe22a[1];
VB1_dffe23a[1] = DFFEA(VB1_dffe23a[1]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe23a[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe23a[0]
--operation mode is normal

VB1_dffe23a[0]_lut_out = VB1_dffe22a[0];
VB1_dffe23a[0] = DFFEA(VB1_dffe23a[0]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe23a[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe23a[5]
--operation mode is normal

VB1_dffe23a[5]_lut_out = VB1_dffe22a[5];
VB1_dffe23a[5] = DFFEA(VB1_dffe23a[5]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe23a[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe23a[4]
--operation mode is normal

VB1_dffe23a[4]_lut_out = VB1_dffe22a[4];
VB1_dffe23a[4] = DFFEA(VB1_dffe23a[4]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe23a[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe23a[3]
--operation mode is normal

VB1_dffe23a[3]_lut_out = VB1_dffe22a[3];
VB1_dffe23a[3] = DFFEA(VB1_dffe23a[3]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe23a[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe23a[6]
--operation mode is normal

VB1_dffe23a[6]_lut_out = VB1_dffe22a[6];
VB1_dffe23a[6] = DFFEA(VB1_dffe23a[6]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe23a[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe23a[7]
--operation mode is normal

VB1_dffe23a[7]_lut_out = VB1_dffe22a[7];
VB1_dffe23a[7] = DFFEA(VB1_dffe23a[7]_lut_out, clk_i, !rst_i, , , , );


--HB1L3852 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_381~0
--operation mode is normal

HB1L3852 = HB1L0852 & HB1_current_state[1] & HB1_current_state[4] & !HB1_current_state[2];


--HB1L4852 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_382~0
--operation mode is normal

HB1L4852 = HB1L5852 & !HB1_current_state[1] & !HB1_current_state[3] & !HB1_current_state[0];


--HB1L6852 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_383~0
--operation mode is normal

HB1L6852 = HB1L5852 & HB1_current_state[1] & !HB1_current_state[3] & !HB1_current_state[0];


--HB1L7852 is fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_384~0
--operation mode is normal

HB1L7852 = HB1L3952 & !HB1_current_state[2] & !HB1_current_state[1] & !HB1_current_state[0];


--Y2_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]
--operation mode is normal

Y2_dffs[8]_lut_out = N3_safe_q[7] & (Y2_dffs[9] # A1L5) # !N3_safe_q[7] & Y2_dffs[9] & !A1L5;
Y2_dffs[8] = DFFEA(Y2_dffs[8]_lut_out, !A1L3, !B1_reset_all, , , , );


--TB6_dffe25a[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe20|dffe25a[1]
--operation mode is normal

TB6_dffe25a[1]_lut_out = !RB2_add_sub_cella[1];
TB6_dffe25a[1] = DFFEA(TB6_dffe25a[1]_lut_out, XB1__clk0, !rst_i, , , , );


--TB6_dffe25a[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe20|dffe25a[0]
--operation mode is arithmetic

TB6_dffe25a[0]_lut_out = N8_safe_q[0] $ TB2_dffe25a[0];
TB6_dffe25a[0] = DFFEA(TB6_dffe25a[0]_lut_out, XB1__clk0, !rst_i, , , , );

--RB2L2 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[0]~COUT
--operation mode is arithmetic

RB2L2 = CARRY(N8_safe_q[0] # !TB2_dffe25a[0]);


--RB2_add_sub_cella[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[2]
--operation mode is arithmetic

RB2_add_sub_cella[2]_carry_eqn = RB2L4;
RB2_add_sub_cella[2] = N8_safe_q[2] $ TB2_dffe25a[2] $ !RB2_add_sub_cella[2]_carry_eqn;

--RB2L6 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[2]~COUT
--operation mode is arithmetic

RB2L6 = CARRY(N8_safe_q[2] & (!RB2L4 # !TB2_dffe25a[2]) # !N8_safe_q[2] & !TB2_dffe25a[2] & !RB2L4);


--RB2_add_sub_cella[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[3]
--operation mode is arithmetic

RB2_add_sub_cella[3]_carry_eqn = RB2L6;
RB2_add_sub_cella[3] = N8_safe_q[3] $ TB2_dffe25a[3] $ RB2_add_sub_cella[3]_carry_eqn;

--RB2L8 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[3]~COUT
--operation mode is arithmetic

RB2L8 = CARRY(N8_safe_q[3] & TB2_dffe25a[3] & !RB2L6 # !N8_safe_q[3] & (TB2_dffe25a[3] # !RB2L6));


--TB2_dffe25a[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe14|dffe25a[4]
--operation mode is normal

TB2_dffe25a[4]_lut_out = PB2_xor4;
TB2_dffe25a[4] = DFFEA(TB2_dffe25a[4]_lut_out, XB1__clk0, !rst_i, , , , );


--TB2_dffe25a[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe14|dffe25a[5]
--operation mode is normal

TB2_dffe25a[5]_lut_out = PB2_xor5;
TB2_dffe25a[5] = DFFEA(TB2_dffe25a[5]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe24a[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe24a[6]
--operation mode is normal

VB2_dffe24a[6]_lut_out = VB2_dffe23a[6];
VB2_dffe24a[6] = DFFEA(VB2_dffe24a[6]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe24a[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe24a[7]
--operation mode is normal

VB2_dffe24a[7]_lut_out = VB2_dffe23a[7];
VB2_dffe24a[7] = DFFEA(VB2_dffe24a[7]_lut_out, XB1__clk0, !rst_i, , , , );


--PB2_xor6 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_gray2bin_ava:a_gray2bin12|xor6
--operation mode is normal

PB2_xor6 = VB2_dffe24a[6] $ VB2_dffe24a[7];


--VB1_dffe22a[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe22a[2]
--operation mode is normal

VB1_dffe22a[2]_lut_out = LB1_dffe8a[2];
VB1_dffe22a[2] = DFFEA(VB1_dffe22a[2]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe22a[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe22a[1]
--operation mode is normal

VB1_dffe22a[1]_lut_out = LB1_dffe8a[1];
VB1_dffe22a[1] = DFFEA(VB1_dffe22a[1]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe22a[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe22a[0]
--operation mode is normal

VB1_dffe22a[0]_lut_out = LB1_dffe8a[0];
VB1_dffe22a[0] = DFFEA(VB1_dffe22a[0]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe22a[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe22a[5]
--operation mode is normal

VB1_dffe22a[5]_lut_out = LB1_dffe8a[5];
VB1_dffe22a[5] = DFFEA(VB1_dffe22a[5]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe22a[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe22a[4]
--operation mode is normal

VB1_dffe22a[4]_lut_out = LB1_dffe8a[4];
VB1_dffe22a[4] = DFFEA(VB1_dffe22a[4]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe22a[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe22a[3]
--operation mode is normal

VB1_dffe22a[3]_lut_out = LB1_dffe8a[3];
VB1_dffe22a[3] = DFFEA(VB1_dffe22a[3]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe22a[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe22a[6]
--operation mode is normal

VB1_dffe22a[6]_lut_out = LB1_dffe8a[6];
VB1_dffe22a[6] = DFFEA(VB1_dffe22a[6]_lut_out, clk_i, !rst_i, , , , );


--VB1_dffe22a[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21|dffe22a[7]
--operation mode is normal

VB1_dffe22a[7]_lut_out = LB1_dffe8a[7];
VB1_dffe22a[7] = DFFEA(VB1_dffe22a[7]_lut_out, clk_i, !rst_i, , , , );


--Y2_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]
--operation mode is normal

Y2_dffs[9]_lut_out = N3_safe_q[8] & (Y2_dffs[10] # A1L5) # !N3_safe_q[8] & Y2_dffs[10] & !A1L5;
Y2_dffs[9] = DFFEA(Y2_dffs[9]_lut_out, !A1L3, !B1_reset_all, , , , );


--RB2_add_sub_cella[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[1]
--operation mode is arithmetic

RB2_add_sub_cella[1]_carry_eqn = RB2L2;
RB2_add_sub_cella[1] = N8_safe_q[1] $ TB2_dffe25a[1] $ RB2_add_sub_cella[1]_carry_eqn;

--RB2L4 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16|add_sub_cella[1]~COUT
--operation mode is arithmetic

RB2L4 = CARRY(N8_safe_q[1] & TB2_dffe25a[1] & !RB2L2 # !N8_safe_q[1] & (TB2_dffe25a[1] # !RB2L2));


--TB2_dffe25a[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe14|dffe25a[0]
--operation mode is normal

TB2_dffe25a[0]_lut_out = VB2_dffe24a[1] $ VB2_dffe24a[0] $ VB2_dffe24a[2] $ PB2_xor3;
TB2_dffe25a[0] = DFFEA(TB2_dffe25a[0]_lut_out, XB1__clk0, !rst_i, , , , );


--TB2_dffe25a[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe14|dffe25a[2]
--operation mode is normal

TB2_dffe25a[2]_lut_out = VB2_dffe24a[2] $ PB2_xor5 $ VB2_dffe24a[3] $ VB2_dffe24a[4];
TB2_dffe25a[2] = DFFEA(TB2_dffe25a[2]_lut_out, XB1__clk0, !rst_i, , , , );


--TB2_dffe25a[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe14|dffe25a[3]
--operation mode is normal

TB2_dffe25a[3]_lut_out = PB2_xor3;
TB2_dffe25a[3] = DFFEA(TB2_dffe25a[3]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe24a[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe24a[4]
--operation mode is normal

VB2_dffe24a[4]_lut_out = VB2_dffe23a[4];
VB2_dffe24a[4] = DFFEA(VB2_dffe24a[4]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe24a[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe24a[5]
--operation mode is normal

VB2_dffe24a[5]_lut_out = VB2_dffe23a[5];
VB2_dffe24a[5] = DFFEA(VB2_dffe24a[5]_lut_out, XB1__clk0, !rst_i, , , , );


--PB2_xor4 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_gray2bin_ava:a_gray2bin12|xor4
--operation mode is normal

PB2_xor4 = VB2_dffe24a[4] $ VB2_dffe24a[5] $ VB2_dffe24a[6] $ VB2_dffe24a[7];


--PB2_xor5 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_gray2bin_ava:a_gray2bin12|xor5
--operation mode is normal

PB2_xor5 = VB2_dffe24a[5] $ VB2_dffe24a[6] $ VB2_dffe24a[7];


--VB2_dffe23a[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe23a[6]
--operation mode is normal

VB2_dffe23a[6]_lut_out = VB2_dffe22a[6];
VB2_dffe23a[6] = DFFEA(VB2_dffe23a[6]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe23a[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe23a[7]
--operation mode is normal

VB2_dffe23a[7]_lut_out = VB2_dffe22a[7];
VB2_dffe23a[7] = DFFEA(VB2_dffe23a[7]_lut_out, XB1__clk0, !rst_i, , , , );


--LB1_dffe8a[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffe8a[2]
--operation mode is normal

LB1_dffe8a[2]_lut_out = QB1_power_modified_counter_values[2];
LB1_dffe8a[2] = DFFEA(LB1_dffe8a[2]_lut_out, XB1__clk0, !rst_i, , , , );


--LB1_dffe8a[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffe8a[1]
--operation mode is normal

LB1_dffe8a[1]_lut_out = QB1_power_modified_counter_values[1];
LB1_dffe8a[1] = DFFEA(LB1_dffe8a[1]_lut_out, XB1__clk0, !rst_i, , , , );


--LB1_dffe8a[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffe8a[0]
--operation mode is normal

LB1_dffe8a[0]_lut_out = QB1_power_modified_counter_values[0];
LB1_dffe8a[0] = DFFEA(LB1_dffe8a[0]_lut_out, XB1__clk0, !rst_i, , , , );


--LB1_dffe8a[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffe8a[5]
--operation mode is normal

LB1_dffe8a[5]_lut_out = QB1_power_modified_counter_values[5];
LB1_dffe8a[5] = DFFEA(LB1_dffe8a[5]_lut_out, XB1__clk0, !rst_i, , , , );


--LB1_dffe8a[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffe8a[4]
--operation mode is normal

LB1_dffe8a[4]_lut_out = QB1_power_modified_counter_values[4];
LB1_dffe8a[4] = DFFEA(LB1_dffe8a[4]_lut_out, XB1__clk0, !rst_i, , , , );


--LB1_dffe8a[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffe8a[3]
--operation mode is normal

LB1_dffe8a[3]_lut_out = QB1_power_modified_counter_values[3];
LB1_dffe8a[3] = DFFEA(LB1_dffe8a[3]_lut_out, XB1__clk0, !rst_i, , , , );


--LB1_dffe8a[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffe8a[6]
--operation mode is normal

LB1_dffe8a[6]_lut_out = QB1_power_modified_counter_values[6];
LB1_dffe8a[6] = DFFEA(LB1_dffe8a[6]_lut_out, XB1__clk0, !rst_i, , , , );


--LB1_dffe8a[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffe8a[7]
--operation mode is normal

LB1_dffe8a[7]_lut_out = QB1_power_modified_counter_values[7];
LB1_dffe8a[7] = DFFEA(LB1_dffe8a[7]_lut_out, XB1__clk0, !rst_i, , , , );


--Y2_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]
--operation mode is normal

Y2_dffs[10]_lut_out = Z1_dffs[0] & (Y2_dffs[11] # A1L5) # !Z1_dffs[0] & Y2_dffs[11] & !A1L5;
Y2_dffs[10] = DFFEA(Y2_dffs[10]_lut_out, !A1L3, !B1_reset_all, , , , );


--TB2_dffe25a[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe14|dffe25a[1]
--operation mode is normal

TB2_dffe25a[1]_lut_out = VB2_dffe24a[1] $ VB2_dffe24a[2] $ PB2_xor4 $ VB2_dffe24a[3];
TB2_dffe25a[1] = DFFEA(TB2_dffe25a[1]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe24a[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe24a[1]
--operation mode is normal

VB2_dffe24a[1]_lut_out = VB2_dffe23a[1];
VB2_dffe24a[1] = DFFEA(VB2_dffe24a[1]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe24a[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe24a[0]
--operation mode is normal

VB2_dffe24a[0]_lut_out = VB2_dffe23a[0];
VB2_dffe24a[0] = DFFEA(VB2_dffe24a[0]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe24a[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe24a[2]
--operation mode is normal

VB2_dffe24a[2]_lut_out = VB2_dffe23a[2];
VB2_dffe24a[2] = DFFEA(VB2_dffe24a[2]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe24a[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe24a[3]
--operation mode is normal

VB2_dffe24a[3]_lut_out = VB2_dffe23a[3];
VB2_dffe24a[3] = DFFEA(VB2_dffe24a[3]_lut_out, XB1__clk0, !rst_i, , , , );


--PB2_xor3 is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_gray2bin_ava:a_gray2bin12|xor3
--operation mode is normal

PB2_xor3 = PB2_xor6 $ VB2_dffe24a[3] $ VB2_dffe24a[4] $ VB2_dffe24a[5];


--VB2_dffe23a[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe23a[4]
--operation mode is normal

VB2_dffe23a[4]_lut_out = VB2_dffe22a[4];
VB2_dffe23a[4] = DFFEA(VB2_dffe23a[4]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe23a[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe23a[5]
--operation mode is normal

VB2_dffe23a[5]_lut_out = VB2_dffe22a[5];
VB2_dffe23a[5] = DFFEA(VB2_dffe23a[5]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe22a[6] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe22a[6]
--operation mode is normal

VB2_dffe22a[6]_lut_out = QB2_power_modified_counter_values[6];
VB2_dffe22a[6] = DFFEA(VB2_dffe22a[6]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe22a[7] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe22a[7]
--operation mode is normal

VB2_dffe22a[7]_lut_out = QB2_power_modified_counter_values[7];
VB2_dffe22a[7] = DFFEA(VB2_dffe22a[7]_lut_out, XB1__clk0, !rst_i, , , , );


--Z1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[0]
--operation mode is normal

Z1_dffs[0]_lut_out = N3_safe_q[0];
Z1_dffs[0] = DFFEA(Z1_dffs[0]_lut_out, clk_i, !B1_reset_all, , J1L3, , );


--Y2_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]
--operation mode is normal

Y2_dffs[11]_lut_out = Z1_dffs[1] & (Y2_dffs[12] # A1L5) # !Z1_dffs[1] & Y2_dffs[12] & !A1L5;
Y2_dffs[11] = DFFEA(Y2_dffs[11]_lut_out, !A1L3, !B1_reset_all, , , , );


--VB2_dffe23a[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe23a[1]
--operation mode is normal

VB2_dffe23a[1]_lut_out = VB2_dffe22a[1];
VB2_dffe23a[1] = DFFEA(VB2_dffe23a[1]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe23a[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe23a[0]
--operation mode is normal

VB2_dffe23a[0]_lut_out = VB2_dffe22a[0];
VB2_dffe23a[0] = DFFEA(VB2_dffe23a[0]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe23a[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe23a[2]
--operation mode is normal

VB2_dffe23a[2]_lut_out = VB2_dffe22a[2];
VB2_dffe23a[2] = DFFEA(VB2_dffe23a[2]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe23a[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe23a[3]
--operation mode is normal

VB2_dffe23a[3]_lut_out = VB2_dffe22a[3];
VB2_dffe23a[3] = DFFEA(VB2_dffe23a[3]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe22a[4] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe22a[4]
--operation mode is normal

VB2_dffe22a[4]_lut_out = QB2_power_modified_counter_values[4];
VB2_dffe22a[4] = DFFEA(VB2_dffe22a[4]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe22a[5] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe22a[5]
--operation mode is normal

VB2_dffe22a[5]_lut_out = QB2_power_modified_counter_values[5];
VB2_dffe22a[5] = DFFEA(VB2_dffe22a[5]_lut_out, XB1__clk0, !rst_i, , , , );


--J1L3 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~11
--operation mode is normal

J1L3 = AMPP_FUNCTION(J1L2, Y1_dffs[5], S1L5Q, T1_status_out[0]);


--Z1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[1]
--operation mode is normal

Z1_dffs[1]_lut_out = N3_safe_q[1];
Z1_dffs[1] = DFFEA(Z1_dffs[1]_lut_out, clk_i, !B1_reset_all, , J1L3, , );


--Y2_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]
--operation mode is normal

Y2_dffs[12]_lut_out = Z1_dffs[2] & (Y2_dffs[13] # A1L5) # !Z1_dffs[2] & Y2_dffs[13] & !A1L5;
Y2_dffs[12] = DFFEA(Y2_dffs[12]_lut_out, !A1L3, !B1_reset_all, , , , );


--VB2_dffe22a[1] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe22a[1]
--operation mode is normal

VB2_dffe22a[1]_lut_out = QB2_power_modified_counter_values[1];
VB2_dffe22a[1] = DFFEA(VB2_dffe22a[1]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe22a[0] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe22a[0]
--operation mode is normal

VB2_dffe22a[0]_lut_out = QB2_power_modified_counter_values[0];
VB2_dffe22a[0] = DFFEA(VB2_dffe22a[0]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe22a[2] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe22a[2]
--operation mode is normal

VB2_dffe22a[2]_lut_out = QB2_power_modified_counter_values[2];
VB2_dffe22a[2] = DFFEA(VB2_dffe22a[2]_lut_out, XB1__clk0, !rst_i, , , , );


--VB2_dffe22a[3] is fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21|dffe22a[3]
--operation mode is normal

VB2_dffe22a[3]_lut_out = QB2_power_modified_counter_values[3];
VB2_dffe22a[3] = DFFEA(VB2_dffe22a[3]_lut_out, XB1__clk0, !rst_i, , , , );


--Z1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[2]
--operation mode is normal

Z1_dffs[2]_lut_out = N3_safe_q[2];
Z1_dffs[2] = DFFEA(Z1_dffs[2]_lut_out, clk_i, !B1_reset_all, , J1L3, , );


--Y2_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]
--operation mode is normal

Y2_dffs[13]_lut_out = Z1_dffs[3] & (Y2_dffs[14] # A1L5) # !Z1_dffs[3] & Y2_dffs[14] & !A1L5;
Y2_dffs[13] = DFFEA(Y2_dffs[13]_lut_out, !A1L3, !B1_reset_all, , , , );


--Z1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[3]
--operation mode is normal

Z1_dffs[3]_lut_out = N3_safe_q[3];
Z1_dffs[3] = DFFEA(Z1_dffs[3]_lut_out, clk_i, !B1_reset_all, , J1L3, , );


--Y2_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]
--operation mode is normal

Y2_dffs[14]_lut_out = Z1_dffs[4] & (Y2_dffs[15] # A1L5) # !Z1_dffs[4] & Y2_dffs[15] & !A1L5;
Y2_dffs[14] = DFFEA(Y2_dffs[14]_lut_out, !A1L3, !B1_reset_all, , , , );


--Z1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[4]
--operation mode is normal

Z1_dffs[4]_lut_out = N3_safe_q[4];
Z1_dffs[4] = DFFEA(Z1_dffs[4]_lut_out, clk_i, !B1_reset_all, , J1L3, , );


--Y2_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]
--operation mode is normal

Y2_dffs[15]_lut_out = Z1_dffs[5] & (Y2_dffs[16] # A1L5) # !Z1_dffs[5] & Y2_dffs[16] & !A1L5;
Y2_dffs[15] = DFFEA(Y2_dffs[15]_lut_out, !A1L3, !B1_reset_all, , , , );


--Z1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[5]
--operation mode is normal

Z1_dffs[5]_lut_out = N3_safe_q[5];
Z1_dffs[5] = DFFEA(Z1_dffs[5]_lut_out, clk_i, !B1_reset_all, , J1L3, , );


--Y2_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]
--operation mode is normal

Y2_dffs[16]_lut_out = Z1_dffs[6] & (Y2_dffs[17] # A1L5) # !Z1_dffs[6] & Y2_dffs[17] & !A1L5;
Y2_dffs[16] = DFFEA(Y2_dffs[16]_lut_out, !A1L3, !B1_reset_all, , , , );


--Z1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[6]
--operation mode is normal

Z1_dffs[6]_lut_out = N3_safe_q[6];
Z1_dffs[6] = DFFEA(Z1_dffs[6]_lut_out, clk_i, !B1_reset_all, , J1L3, , );


--Y2_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]
--operation mode is normal

Y2_dffs[17]_lut_out = Z1_dffs[7] & (Y2_dffs[18] # A1L5) # !Z1_dffs[7] & Y2_dffs[18] & !A1L5;
Y2_dffs[17] = DFFEA(Y2_dffs[17]_lut_out, !A1L3, !B1_reset_all, , , , );


--Z1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[7]
--operation mode is normal

Z1_dffs[7]_lut_out = N3_safe_q[7];
Z1_dffs[7] = DFFEA(Z1_dffs[7]_lut_out, clk_i, !B1_reset_all, , J1L3, , );


--Y2_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]
--operation mode is normal

Y2_dffs[18]_lut_out = Z1_dffs[8] & (Y3_dffs[0] # A1L5) # !Z1_dffs[8] & Y3_dffs[0] & !A1L5;
Y2_dffs[18] = DFFEA(Y2_dffs[18]_lut_out, !A1L3, !B1_reset_all, , , , );


--Z1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[8]
--operation mode is normal

Z1_dffs[8]_lut_out = N3_safe_q[8];
Z1_dffs[8] = DFFEA(Z1_dffs[8]_lut_out, clk_i, !B1_reset_all, , J1L3, , );


--Y3_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]
--operation mode is normal

Y3_dffs[0]_lut_out = L1L2 & M1_q_b[0] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[1] # !L1_reduce_nor_15 & M1_q_b[0]);
Y3_dffs[0] = DFFEA(Y3_dffs[0]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]
--operation mode is normal

Y3_dffs[1]_lut_out = L1L2 & M1_q_b[1] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[2] # !L1_reduce_nor_15 & M1_q_b[1]);
Y3_dffs[1] = DFFEA(Y3_dffs[1]_lut_out, !A1L3, !B1_reset_all, , , , );


--L1L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|offload_shift_ena~4
--operation mode is normal

L1L2 = AMPP_FUNCTION(F1L22, B1_offload_instr_on, F1_jtag_debug_mode_usr1, A1L5);


--L1L4 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_9~17
--operation mode is normal

L1L4 = AMPP_FUNCTION(N4_safe_q[3], N4_safe_q[5], N4_safe_q[6], N4_safe_q[4]);


--L1_reduce_nor_15 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_15
--operation mode is normal

L1_reduce_nor_15 = AMPP_FUNCTION(N4_safe_q[0], L1L4, N4_safe_q[1], N4_safe_q[2]);


--Y3_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]
--operation mode is normal

Y3_dffs[2]_lut_out = L1L2 & M1_q_b[2] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[3] # !L1_reduce_nor_15 & M1_q_b[2]);
Y3_dffs[2] = DFFEA(Y3_dffs[2]_lut_out, !A1L3, !B1_reset_all, , , , );


--H1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~2
--operation mode is normal

H1L4 = AMPP_FUNCTION(H1L2, S1L1Q, Y1_dffs[5]);


--Y3_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]
--operation mode is normal

Y3_dffs[3]_lut_out = L1L2 & M1_q_b[3] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[4] # !L1_reduce_nor_15 & M1_q_b[3]);
Y3_dffs[3] = DFFEA(Y3_dffs[3]_lut_out, !A1L3, !B1_reset_all, , , , );


--L1_acq_buf_read_reset is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|acq_buf_read_reset
--operation mode is normal

L1_acq_buf_read_reset = AMPP_FUNCTION(B1_reset_all, B1_run_instr_on, V1L1, B1_offload_instr_on);


--L1_reduce_nor_9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_9
--operation mode is normal

L1_reduce_nor_9 = AMPP_FUNCTION(N4_safe_q[1], L1L4, N4_safe_q[0], N4_safe_q[2]);


--Y3_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]
--operation mode is normal

Y3_dffs[4]_lut_out = L1L2 & M1_q_b[4] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[5] # !L1_reduce_nor_15 & M1_q_b[4]);
Y3_dffs[4] = DFFEA(Y3_dffs[4]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]
--operation mode is normal

Y3_dffs[5]_lut_out = L1L2 & M1_q_b[5] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[6] # !L1_reduce_nor_15 & M1_q_b[5]);
Y3_dffs[5] = DFFEA(Y3_dffs[5]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]
--operation mode is normal

Y3_dffs[6]_lut_out = L1L2 & M1_q_b[6] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[7] # !L1_reduce_nor_15 & M1_q_b[6]);
Y3_dffs[6] = DFFEA(Y3_dffs[6]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]
--operation mode is normal

Y3_dffs[7]_lut_out = L1L2 & M1_q_b[7] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[8] # !L1_reduce_nor_15 & M1_q_b[7]);
Y3_dffs[7] = DFFEA(Y3_dffs[7]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]
--operation mode is normal

Y3_dffs[8]_lut_out = L1L2 & M1_q_b[8] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[9] # !L1_reduce_nor_15 & M1_q_b[8]);
Y3_dffs[8] = DFFEA(Y3_dffs[8]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]
--operation mode is normal

Y3_dffs[9]_lut_out = L1L2 & M1_q_b[9] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[10] # !L1_reduce_nor_15 & M1_q_b[9]);
Y3_dffs[9] = DFFEA(Y3_dffs[9]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]
--operation mode is normal

Y3_dffs[10]_lut_out = L1L2 & M1_q_b[10] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[11] # !L1_reduce_nor_15 & M1_q_b[10]);
Y3_dffs[10] = DFFEA(Y3_dffs[10]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]
--operation mode is normal

Y3_dffs[11]_lut_out = L1L2 & M1_q_b[11] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[12] # !L1_reduce_nor_15 & M1_q_b[11]);
Y3_dffs[11] = DFFEA(Y3_dffs[11]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]
--operation mode is normal

Y3_dffs[12]_lut_out = L1L2 & M1_q_b[12] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[13] # !L1_reduce_nor_15 & M1_q_b[12]);
Y3_dffs[12] = DFFEA(Y3_dffs[12]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]
--operation mode is normal

Y3_dffs[13]_lut_out = L1L2 & M1_q_b[13] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[14] # !L1_reduce_nor_15 & M1_q_b[13]);
Y3_dffs[13] = DFFEA(Y3_dffs[13]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]
--operation mode is normal

Y3_dffs[14]_lut_out = L1L2 & M1_q_b[14] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[15] # !L1_reduce_nor_15 & M1_q_b[14]);
Y3_dffs[14] = DFFEA(Y3_dffs[14]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]
--operation mode is normal

Y3_dffs[15]_lut_out = L1L2 & M1_q_b[15] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[16] # !L1_reduce_nor_15 & M1_q_b[15]);
Y3_dffs[15] = DFFEA(Y3_dffs[15]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]
--operation mode is normal

Y3_dffs[16]_lut_out = L1L2 & M1_q_b[16] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[17] # !L1_reduce_nor_15 & M1_q_b[16]);
Y3_dffs[16] = DFFEA(Y3_dffs[16]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]
--operation mode is normal

Y3_dffs[17]_lut_out = L1L2 & M1_q_b[17] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[18] # !L1_reduce_nor_15 & M1_q_b[17]);
Y3_dffs[17] = DFFEA(Y3_dffs[17]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]
--operation mode is normal

Y3_dffs[18]_lut_out = L1L2 & M1_q_b[18] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[19] # !L1_reduce_nor_15 & M1_q_b[18]);
Y3_dffs[18] = DFFEA(Y3_dffs[18]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[19] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]
--operation mode is normal

Y3_dffs[19]_lut_out = L1L2 & M1_q_b[19] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[20] # !L1_reduce_nor_15 & M1_q_b[19]);
Y3_dffs[19] = DFFEA(Y3_dffs[19]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[20] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]
--operation mode is normal

Y3_dffs[20]_lut_out = L1L2 & M1_q_b[20] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[21] # !L1_reduce_nor_15 & M1_q_b[20]);
Y3_dffs[20] = DFFEA(Y3_dffs[20]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[21] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]
--operation mode is normal

Y3_dffs[21]_lut_out = L1L2 & M1_q_b[21] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[22] # !L1_reduce_nor_15 & M1_q_b[21]);
Y3_dffs[21] = DFFEA(Y3_dffs[21]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[22] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]
--operation mode is normal

Y3_dffs[22]_lut_out = L1L2 & M1_q_b[22] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[23] # !L1_reduce_nor_15 & M1_q_b[22]);
Y3_dffs[22] = DFFEA(Y3_dffs[22]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[23] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]
--operation mode is normal

Y3_dffs[23]_lut_out = L1L2 & M1_q_b[23] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[24] # !L1_reduce_nor_15 & M1_q_b[23]);
Y3_dffs[23] = DFFEA(Y3_dffs[23]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[24] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]
--operation mode is normal

Y3_dffs[24]_lut_out = L1L2 & M1_q_b[24] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[25] # !L1_reduce_nor_15 & M1_q_b[24]);
Y3_dffs[24] = DFFEA(Y3_dffs[24]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[25] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]
--operation mode is normal

Y3_dffs[25]_lut_out = L1L2 & M1_q_b[25] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[26] # !L1_reduce_nor_15 & M1_q_b[25]);
Y3_dffs[25] = DFFEA(Y3_dffs[25]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[26] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]
--operation mode is normal

Y3_dffs[26]_lut_out = L1L2 & M1_q_b[26] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[27] # !L1_reduce_nor_15 & M1_q_b[26]);
Y3_dffs[26] = DFFEA(Y3_dffs[26]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[27] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]
--operation mode is normal

Y3_dffs[27]_lut_out = L1L2 & M1_q_b[27] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[28] # !L1_reduce_nor_15 & M1_q_b[27]);
Y3_dffs[27] = DFFEA(Y3_dffs[27]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[28] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]
--operation mode is normal

Y3_dffs[28]_lut_out = L1L2 & M1_q_b[28] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[29] # !L1_reduce_nor_15 & M1_q_b[28]);
Y3_dffs[28] = DFFEA(Y3_dffs[28]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[29] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]
--operation mode is normal

Y3_dffs[29]_lut_out = L1L2 & M1_q_b[29] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[30] # !L1_reduce_nor_15 & M1_q_b[29]);
Y3_dffs[29] = DFFEA(Y3_dffs[29]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[30] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]
--operation mode is normal

Y3_dffs[30]_lut_out = L1L2 & M1_q_b[30] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[31] # !L1_reduce_nor_15 & M1_q_b[30]);
Y3_dffs[30] = DFFEA(Y3_dffs[30]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[31] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]
--operation mode is normal

Y3_dffs[31]_lut_out = L1L2 & M1_q_b[31] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[32] # !L1_reduce_nor_15 & M1_q_b[31]);
Y3_dffs[31] = DFFEA(Y3_dffs[31]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[32] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]
--operation mode is normal

Y3_dffs[32]_lut_out = L1L2 & M1_q_b[32] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[33] # !L1_reduce_nor_15 & M1_q_b[32]);
Y3_dffs[32] = DFFEA(Y3_dffs[32]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[33] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]
--operation mode is normal

Y3_dffs[33]_lut_out = L1L2 & M1_q_b[33] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[34] # !L1_reduce_nor_15 & M1_q_b[33]);
Y3_dffs[33] = DFFEA(Y3_dffs[33]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[34] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]
--operation mode is normal

Y3_dffs[34]_lut_out = L1L2 & M1_q_b[34] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[35] # !L1_reduce_nor_15 & M1_q_b[34]);
Y3_dffs[34] = DFFEA(Y3_dffs[34]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[35] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]
--operation mode is normal

Y3_dffs[35]_lut_out = L1L2 & M1_q_b[35] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[36] # !L1_reduce_nor_15 & M1_q_b[35]);
Y3_dffs[35] = DFFEA(Y3_dffs[35]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[36] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]
--operation mode is normal

Y3_dffs[36]_lut_out = L1L2 & M1_q_b[36] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[37] # !L1_reduce_nor_15 & M1_q_b[36]);
Y3_dffs[36] = DFFEA(Y3_dffs[36]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[37] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]
--operation mode is normal

Y3_dffs[37]_lut_out = L1L2 & M1_q_b[37] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[38] # !L1_reduce_nor_15 & M1_q_b[37]);
Y3_dffs[37] = DFFEA(Y3_dffs[37]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[38] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]
--operation mode is normal

Y3_dffs[38]_lut_out = L1L2 & M1_q_b[38] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[39] # !L1_reduce_nor_15 & M1_q_b[38]);
Y3_dffs[38] = DFFEA(Y3_dffs[38]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[39] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]
--operation mode is normal

Y3_dffs[39]_lut_out = L1L2 & M1_q_b[39] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[40] # !L1_reduce_nor_15 & M1_q_b[39]);
Y3_dffs[39] = DFFEA(Y3_dffs[39]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[40] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]
--operation mode is normal

Y3_dffs[40]_lut_out = L1L2 & M1_q_b[40] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[41] # !L1_reduce_nor_15 & M1_q_b[40]);
Y3_dffs[40] = DFFEA(Y3_dffs[40]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[41] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]
--operation mode is normal

Y3_dffs[41]_lut_out = L1L2 & M1_q_b[41] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[42] # !L1_reduce_nor_15 & M1_q_b[41]);
Y3_dffs[41] = DFFEA(Y3_dffs[41]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[42] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]
--operation mode is normal

Y3_dffs[42]_lut_out = L1L2 & M1_q_b[42] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[43] # !L1_reduce_nor_15 & M1_q_b[42]);
Y3_dffs[42] = DFFEA(Y3_dffs[42]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[43] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]
--operation mode is normal

Y3_dffs[43]_lut_out = L1L2 & M1_q_b[43] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[44] # !L1_reduce_nor_15 & M1_q_b[43]);
Y3_dffs[43] = DFFEA(Y3_dffs[43]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[44] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]
--operation mode is normal

Y3_dffs[44]_lut_out = L1L2 & M1_q_b[44] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[45] # !L1_reduce_nor_15 & M1_q_b[44]);
Y3_dffs[44] = DFFEA(Y3_dffs[44]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[45] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]
--operation mode is normal

Y3_dffs[45]_lut_out = L1L2 & M1_q_b[45] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[46] # !L1_reduce_nor_15 & M1_q_b[45]);
Y3_dffs[45] = DFFEA(Y3_dffs[45]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[46] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]
--operation mode is normal

Y3_dffs[46]_lut_out = L1L2 & M1_q_b[46] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[47] # !L1_reduce_nor_15 & M1_q_b[46]);
Y3_dffs[46] = DFFEA(Y3_dffs[46]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[47] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]
--operation mode is normal

Y3_dffs[47]_lut_out = L1L2 & M1_q_b[47] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[48] # !L1_reduce_nor_15 & M1_q_b[47]);
Y3_dffs[47] = DFFEA(Y3_dffs[47]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[48] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]
--operation mode is normal

Y3_dffs[48]_lut_out = L1L2 & M1_q_b[48] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[49] # !L1_reduce_nor_15 & M1_q_b[48]);
Y3_dffs[48] = DFFEA(Y3_dffs[48]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[49] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]
--operation mode is normal

Y3_dffs[49]_lut_out = L1L2 & M1_q_b[49] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[50] # !L1_reduce_nor_15 & M1_q_b[49]);
Y3_dffs[49] = DFFEA(Y3_dffs[49]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[50] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]
--operation mode is normal

Y3_dffs[50]_lut_out = L1L2 & M1_q_b[50] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[51] # !L1_reduce_nor_15 & M1_q_b[50]);
Y3_dffs[50] = DFFEA(Y3_dffs[50]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[51] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]
--operation mode is normal

Y3_dffs[51]_lut_out = L1L2 & M1_q_b[51] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[52] # !L1_reduce_nor_15 & M1_q_b[51]);
Y3_dffs[51] = DFFEA(Y3_dffs[51]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[52] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]
--operation mode is normal

Y3_dffs[52]_lut_out = L1L2 & M1_q_b[52] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[53] # !L1_reduce_nor_15 & M1_q_b[52]);
Y3_dffs[52] = DFFEA(Y3_dffs[52]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[53] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]
--operation mode is normal

Y3_dffs[53]_lut_out = L1L2 & M1_q_b[53] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[54] # !L1_reduce_nor_15 & M1_q_b[53]);
Y3_dffs[53] = DFFEA(Y3_dffs[53]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[54] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]
--operation mode is normal

Y3_dffs[54]_lut_out = L1L2 & M1_q_b[54] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[55] # !L1_reduce_nor_15 & M1_q_b[54]);
Y3_dffs[54] = DFFEA(Y3_dffs[54]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[55] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]
--operation mode is normal

Y3_dffs[55]_lut_out = L1L2 & M1_q_b[55] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[56] # !L1_reduce_nor_15 & M1_q_b[55]);
Y3_dffs[55] = DFFEA(Y3_dffs[55]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[56] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]
--operation mode is normal

Y3_dffs[56]_lut_out = L1L2 & M1_q_b[56] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[57] # !L1_reduce_nor_15 & M1_q_b[56]);
Y3_dffs[56] = DFFEA(Y3_dffs[56]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[57] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]
--operation mode is normal

Y3_dffs[57]_lut_out = L1L2 & M1_q_b[57] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[58] # !L1_reduce_nor_15 & M1_q_b[57]);
Y3_dffs[57] = DFFEA(Y3_dffs[57]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[58] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]
--operation mode is normal

Y3_dffs[58]_lut_out = L1L2 & M1_q_b[58] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[59] # !L1_reduce_nor_15 & M1_q_b[58]);
Y3_dffs[58] = DFFEA(Y3_dffs[58]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[59] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]
--operation mode is normal

Y3_dffs[59]_lut_out = L1L2 & M1_q_b[59] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[60] # !L1_reduce_nor_15 & M1_q_b[59]);
Y3_dffs[59] = DFFEA(Y3_dffs[59]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[60] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]
--operation mode is normal

Y3_dffs[60]_lut_out = L1L2 & M1_q_b[60] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[61] # !L1_reduce_nor_15 & M1_q_b[60]);
Y3_dffs[60] = DFFEA(Y3_dffs[60]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[61] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]
--operation mode is normal

Y3_dffs[61]_lut_out = L1L2 & M1_q_b[61] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[62] # !L1_reduce_nor_15 & M1_q_b[61]);
Y3_dffs[61] = DFFEA(Y3_dffs[61]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[62] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]
--operation mode is normal

Y3_dffs[62]_lut_out = L1L2 & M1_q_b[62] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[63] # !L1_reduce_nor_15 & M1_q_b[62]);
Y3_dffs[62] = DFFEA(Y3_dffs[62]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[63] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]
--operation mode is normal

Y3_dffs[63]_lut_out = L1L2 & M1_q_b[63] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[64] # !L1_reduce_nor_15 & M1_q_b[63]);
Y3_dffs[63] = DFFEA(Y3_dffs[63]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[64] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]
--operation mode is normal

Y3_dffs[64]_lut_out = L1L2 & M1_q_b[64] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[65] # !L1_reduce_nor_15 & M1_q_b[64]);
Y3_dffs[64] = DFFEA(Y3_dffs[64]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[65] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]
--operation mode is normal

Y3_dffs[65]_lut_out = L1L2 & M1_q_b[65] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[66] # !L1_reduce_nor_15 & M1_q_b[65]);
Y3_dffs[65] = DFFEA(Y3_dffs[65]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[66] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]
--operation mode is normal

Y3_dffs[66]_lut_out = L1L2 & M1_q_b[66] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[67] # !L1_reduce_nor_15 & M1_q_b[66]);
Y3_dffs[66] = DFFEA(Y3_dffs[66]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[67] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]
--operation mode is normal

Y3_dffs[67]_lut_out = L1L2 & M1_q_b[67] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[68] # !L1_reduce_nor_15 & M1_q_b[67]);
Y3_dffs[67] = DFFEA(Y3_dffs[67]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[68] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]
--operation mode is normal

Y3_dffs[68]_lut_out = L1L2 & M1_q_b[68] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[69] # !L1_reduce_nor_15 & M1_q_b[68]);
Y3_dffs[68] = DFFEA(Y3_dffs[68]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[69] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]
--operation mode is normal

Y3_dffs[69]_lut_out = L1L2 & M1_q_b[69] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[70] # !L1_reduce_nor_15 & M1_q_b[69]);
Y3_dffs[69] = DFFEA(Y3_dffs[69]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[70] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]
--operation mode is normal

Y3_dffs[70]_lut_out = L1L2 & M1_q_b[70] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[71] # !L1_reduce_nor_15 & M1_q_b[70]);
Y3_dffs[70] = DFFEA(Y3_dffs[70]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[71] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]
--operation mode is normal

Y3_dffs[71]_lut_out = L1L2 & M1_q_b[71] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[72] # !L1_reduce_nor_15 & M1_q_b[71]);
Y3_dffs[71] = DFFEA(Y3_dffs[71]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[72] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]
--operation mode is normal

Y3_dffs[72]_lut_out = L1L2 & M1_q_b[72] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[73] # !L1_reduce_nor_15 & M1_q_b[72]);
Y3_dffs[72] = DFFEA(Y3_dffs[72]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[73] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]
--operation mode is normal

Y3_dffs[73]_lut_out = L1L2 & M1_q_b[73] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[74] # !L1_reduce_nor_15 & M1_q_b[73]);
Y3_dffs[73] = DFFEA(Y3_dffs[73]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[74] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]
--operation mode is normal

Y3_dffs[74]_lut_out = L1L2 & M1_q_b[74] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[75] # !L1_reduce_nor_15 & M1_q_b[74]);
Y3_dffs[74] = DFFEA(Y3_dffs[74]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[75] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]
--operation mode is normal

Y3_dffs[75]_lut_out = L1L2 & M1_q_b[75] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[76] # !L1_reduce_nor_15 & M1_q_b[75]);
Y3_dffs[75] = DFFEA(Y3_dffs[75]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[76] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]
--operation mode is normal

Y3_dffs[76]_lut_out = L1L2 & M1_q_b[76] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[77] # !L1_reduce_nor_15 & M1_q_b[76]);
Y3_dffs[76] = DFFEA(Y3_dffs[76]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[77] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]
--operation mode is normal

Y3_dffs[77]_lut_out = L1L2 & M1_q_b[77] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[78] # !L1_reduce_nor_15 & M1_q_b[77]);
Y3_dffs[77] = DFFEA(Y3_dffs[77]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[78] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]
--operation mode is normal

Y3_dffs[78]_lut_out = L1L2 & M1_q_b[78] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[79] # !L1_reduce_nor_15 & M1_q_b[78]);
Y3_dffs[78] = DFFEA(Y3_dffs[78]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[79] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]
--operation mode is normal

Y3_dffs[79]_lut_out = L1L2 & M1_q_b[79] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[80] # !L1_reduce_nor_15 & M1_q_b[79]);
Y3_dffs[79] = DFFEA(Y3_dffs[79]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[80] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]
--operation mode is normal

Y3_dffs[80]_lut_out = L1L2 & M1_q_b[80] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[81] # !L1_reduce_nor_15 & M1_q_b[80]);
Y3_dffs[80] = DFFEA(Y3_dffs[80]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[81] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]
--operation mode is normal

Y3_dffs[81]_lut_out = L1L2 & M1_q_b[81] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[82] # !L1_reduce_nor_15 & M1_q_b[81]);
Y3_dffs[81] = DFFEA(Y3_dffs[81]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[82] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]
--operation mode is normal

Y3_dffs[82]_lut_out = L1L2 & M1_q_b[82] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[83] # !L1_reduce_nor_15 & M1_q_b[82]);
Y3_dffs[82] = DFFEA(Y3_dffs[82]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[83] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]
--operation mode is normal

Y3_dffs[83]_lut_out = L1L2 & M1_q_b[83] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[84] # !L1_reduce_nor_15 & M1_q_b[83]);
Y3_dffs[83] = DFFEA(Y3_dffs[83]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[84] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]
--operation mode is normal

Y3_dffs[84]_lut_out = L1L2 & M1_q_b[84] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[85] # !L1_reduce_nor_15 & M1_q_b[84]);
Y3_dffs[84] = DFFEA(Y3_dffs[84]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[85] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]
--operation mode is normal

Y3_dffs[85]_lut_out = L1L2 & M1_q_b[85] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[86] # !L1_reduce_nor_15 & M1_q_b[85]);
Y3_dffs[85] = DFFEA(Y3_dffs[85]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[86] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]
--operation mode is normal

Y3_dffs[86]_lut_out = L1L2 & M1_q_b[86] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[87] # !L1_reduce_nor_15 & M1_q_b[86]);
Y3_dffs[86] = DFFEA(Y3_dffs[86]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[87] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]
--operation mode is normal

Y3_dffs[87]_lut_out = L1L2 & M1_q_b[87] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[88] # !L1_reduce_nor_15 & M1_q_b[87]);
Y3_dffs[87] = DFFEA(Y3_dffs[87]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[88] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]
--operation mode is normal

Y3_dffs[88]_lut_out = L1L2 & M1_q_b[88] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[89] # !L1_reduce_nor_15 & M1_q_b[88]);
Y3_dffs[88] = DFFEA(Y3_dffs[88]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[89] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]
--operation mode is normal

Y3_dffs[89]_lut_out = L1L2 & M1_q_b[89] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[90] # !L1_reduce_nor_15 & M1_q_b[89]);
Y3_dffs[89] = DFFEA(Y3_dffs[89]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[90] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]
--operation mode is normal

Y3_dffs[90]_lut_out = L1L2 & M1_q_b[90] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[91] # !L1_reduce_nor_15 & M1_q_b[90]);
Y3_dffs[90] = DFFEA(Y3_dffs[90]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[91] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]
--operation mode is normal

Y3_dffs[91]_lut_out = L1L2 & M1_q_b[91] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[92] # !L1_reduce_nor_15 & M1_q_b[91]);
Y3_dffs[91] = DFFEA(Y3_dffs[91]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[92] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]
--operation mode is normal

Y3_dffs[92]_lut_out = L1L2 & M1_q_b[92] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[93] # !L1_reduce_nor_15 & M1_q_b[92]);
Y3_dffs[92] = DFFEA(Y3_dffs[92]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[93] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]
--operation mode is normal

Y3_dffs[93]_lut_out = L1L2 & M1_q_b[93] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[94] # !L1_reduce_nor_15 & M1_q_b[93]);
Y3_dffs[93] = DFFEA(Y3_dffs[93]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[94] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]
--operation mode is normal

Y3_dffs[94]_lut_out = L1L2 & M1_q_b[94] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[95] # !L1_reduce_nor_15 & M1_q_b[94]);
Y3_dffs[94] = DFFEA(Y3_dffs[94]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[95] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]
--operation mode is normal

Y3_dffs[95]_lut_out = L1L2 & M1_q_b[95] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[96] # !L1_reduce_nor_15 & M1_q_b[95]);
Y3_dffs[95] = DFFEA(Y3_dffs[95]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[96] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]
--operation mode is normal

Y3_dffs[96]_lut_out = L1L2 & M1_q_b[96] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[97] # !L1_reduce_nor_15 & M1_q_b[96]);
Y3_dffs[96] = DFFEA(Y3_dffs[96]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[97] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]
--operation mode is normal

Y3_dffs[97]_lut_out = L1L2 & M1_q_b[97] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[98] # !L1_reduce_nor_15 & M1_q_b[97]);
Y3_dffs[97] = DFFEA(Y3_dffs[97]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[98] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]
--operation mode is normal

Y3_dffs[98]_lut_out = L1L2 & M1_q_b[98] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[99] # !L1_reduce_nor_15 & M1_q_b[98]);
Y3_dffs[98] = DFFEA(Y3_dffs[98]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[99] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]
--operation mode is normal

Y3_dffs[99]_lut_out = L1L2 & M1_q_b[99] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[100] # !L1_reduce_nor_15 & M1_q_b[99]);
Y3_dffs[99] = DFFEA(Y3_dffs[99]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[100] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]
--operation mode is normal

Y3_dffs[100]_lut_out = L1L2 & M1_q_b[100] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[101] # !L1_reduce_nor_15 & M1_q_b[100]);
Y3_dffs[100] = DFFEA(Y3_dffs[100]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[101] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]
--operation mode is normal

Y3_dffs[101]_lut_out = L1L2 & M1_q_b[101] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[102] # !L1_reduce_nor_15 & M1_q_b[101]);
Y3_dffs[101] = DFFEA(Y3_dffs[101]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[102] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]
--operation mode is normal

Y3_dffs[102]_lut_out = L1L2 & M1_q_b[102] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[103] # !L1_reduce_nor_15 & M1_q_b[102]);
Y3_dffs[102] = DFFEA(Y3_dffs[102]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[103] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]
--operation mode is normal

Y3_dffs[103]_lut_out = L1L2 & M1_q_b[103] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[104] # !L1_reduce_nor_15 & M1_q_b[103]);
Y3_dffs[103] = DFFEA(Y3_dffs[103]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[104] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]
--operation mode is normal

Y3_dffs[104]_lut_out = L1L2 & M1_q_b[104] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[105] # !L1_reduce_nor_15 & M1_q_b[104]);
Y3_dffs[104] = DFFEA(Y3_dffs[104]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[105] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]
--operation mode is normal

Y3_dffs[105]_lut_out = L1L2 & M1_q_b[105] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[106] # !L1_reduce_nor_15 & M1_q_b[105]);
Y3_dffs[105] = DFFEA(Y3_dffs[105]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[106] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]
--operation mode is normal

Y3_dffs[106]_lut_out = L1L2 & M1_q_b[106] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[107] # !L1_reduce_nor_15 & M1_q_b[106]);
Y3_dffs[106] = DFFEA(Y3_dffs[106]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[107] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]
--operation mode is normal

Y3_dffs[107]_lut_out = L1L2 & M1_q_b[107] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[108] # !L1_reduce_nor_15 & M1_q_b[107]);
Y3_dffs[107] = DFFEA(Y3_dffs[107]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[108] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]
--operation mode is normal

Y3_dffs[108]_lut_out = L1L2 & M1_q_b[108] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[109] # !L1_reduce_nor_15 & M1_q_b[108]);
Y3_dffs[108] = DFFEA(Y3_dffs[108]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[109] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]
--operation mode is normal

Y3_dffs[109]_lut_out = L1L2 & M1_q_b[109] # !L1L2 & (L1_reduce_nor_15 & Y3_dffs[110] # !L1_reduce_nor_15 & M1_q_b[109]);
Y3_dffs[109] = DFFEA(Y3_dffs[109]_lut_out, !A1L3, !B1_reset_all, , , , );


--Y3_dffs[110] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]
--operation mode is normal

Y3_dffs[110]_lut_out = M1_q_b[110] # !L1L2 & L1_reduce_nor_15;
Y3_dffs[110] = DFFEA(Y3_dffs[110]_lut_out, !A1L3, !B1_reset_all, , , , );


--A1L28 is Select_121_rtl_4~207
--operation mode is normal

A1L28 = N6_safe_q[3] & !N6_safe_q[1] & (N6_safe_q[2] $ N6_safe_q[0]) # !N6_safe_q[3] & N6_safe_q[2];


--A1L18 is Select_121_rtl_4~205
--operation mode is normal

A1L18 = A1L28 & !N6_safe_q[7];


--~GND is ~GND
--operation mode is normal

~GND = GND;


--stim1_i is stim1_i
--operation mode is input

stim1_i = INPUT();


--stim2_i is stim2_i
--operation mode is input

stim2_i = INPUT();






--clk_i is clk_i
--operation mode is input

clk_i = INPUT();


--rst_i is rst_i
--operation mode is input

rst_i = INPUT();


--test1_o is test1_o
--operation mode is output

test1_o = OUTPUT(GND);



--X111L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_110_sm1|holdff~0
--operation mode is normal

X111L2 = AMPP_FUNCTION(X111_holdff);


