# ERROR: No extended dataflow license exists
# do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /software/quartus-std-18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 10:29:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 10:29:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 10:29:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 10:29:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 10:29:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 10:29:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 10:29:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 10:29:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 10:29:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 10:29:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:29:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:29:23 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/skcheun2/Desktop/victimcache/simulation/modelsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/skcheun2/Desktop/victimcache/simulation/modelsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/skcheun2/Desktop/victimcache/simulation/modelsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/skcheun2/Desktop/victimcache/simulation/modelsim/wave.do
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:44 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 10:38:44 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:44 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 10:38:44 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:44 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 10:38:44 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:44 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 10:38:44 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:44 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 10:38:44 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:44 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 10:38:44 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:44 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 10:38:44 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:44 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 10:38:44 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:44 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 10:38:44 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:44 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 10:38:45 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:45 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:38:45 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 10:38:46 on Mar 09,2020, Elapsed time: 0:09:23
# Errors: 0, Warnings: 16
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:38:46 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:02 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 10:43:02 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:02 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 10:43:03 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:03 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 10:43:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:03 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 10:43:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:03 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 10:43:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:03 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 10:43:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:03 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 10:43:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:03 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# ** Error: /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv(98): 'RESET' already exists; must not be redefined as a function.
# ** Error: /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv(103): 'idle' already exists; must not be redefined as a function.
# ** Error: /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv(116): 'wr_line' already exists; must not be redefined as a function.
# ** Error: /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv(137): 'rd_line' already exists; must not be redefined as a function.
# End time: 10:43:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /software/quartus-std-18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./victimcache_run_msim_rtl_verilog.do line 15
# /software/quartus-std-18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}"
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:08 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 10:44:08 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:08 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 10:44:09 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 10:44:09 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 10:44:09 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 10:44:09 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 10:44:09 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 10:44:09 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 10:44:09 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 10:44:09 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 10:44:09 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:44:10 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 10:44:10 on Mar 09,2020, Elapsed time: 0:05:24
# Errors: 7, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:44:10 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:30 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 10:47:31 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 10:47:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 10:47:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 10:47:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 10:47:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 10:47:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 10:47:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 10:47:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 10:47:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 10:47:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:47:32 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 10:47:33 on Mar 09,2020, Elapsed time: 0:03:23
# Errors: 0, Warnings: 25
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:47:33 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:49 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 10:48:49 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:49 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 10:48:49 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:49 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 10:48:49 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:49 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 10:48:49 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:49 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 10:48:49 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:49 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 10:48:49 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:49 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 10:48:49 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:49 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 10:48:49 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:49 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 10:48:50 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:50 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 10:48:50 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:50 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:48:50 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 10:48:51 on Mar 09,2020, Elapsed time: 0:01:18
# Errors: 0, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:48:51 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 10:49:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 10:49:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 10:49:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 10:49:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 10:49:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 10:49:22 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 10:49:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 10:49:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 10:49:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 10:49:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:22 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:49:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 10:49:23 on Mar 09,2020, Elapsed time: 0:00:32
# Errors: 0, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:49:23 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:36 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 10:52:37 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:37 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 10:52:37 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:37 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 10:52:37 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:37 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 10:52:37 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:37 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 10:52:37 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:37 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 10:52:37 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:37 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 10:52:37 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:37 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 10:52:37 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:37 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 10:52:37 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:37 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 10:52:38 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:38 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:52:38 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 10:52:39 on Mar 09,2020, Elapsed time: 0:03:16
# Errors: 0, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:52:39 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:27 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 10:54:27 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:27 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 10:54:27 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:27 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 10:54:27 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:27 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 10:54:28 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 10:54:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 10:54:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 10:54:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 10:54:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 10:54:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 10:54:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:54:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 10:54:29 on Mar 09,2020, Elapsed time: 0:01:50
# Errors: 0, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:54:29 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 10:55:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 10:55:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 10:55:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 10:55:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 10:55:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 10:55:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 10:55:28 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:28 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 10:55:29 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:29 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 10:55:29 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:29 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 10:55:29 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:29 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:55:29 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 10:55:30 on Mar 09,2020, Elapsed time: 0:01:01
# Errors: 0, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:55:30 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:52 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 10:59:52 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:53 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 10:59:53 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:53 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 10:59:53 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:53 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 10:59:53 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:53 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 10:59:53 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:53 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 10:59:53 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:53 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 10:59:53 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:53 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 10:59:53 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:53 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 10:59:53 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:53 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 10:59:53 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:53 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:59:54 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 10:59:55 on Mar 09,2020, Elapsed time: 0:04:25
# Errors: 0, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 10:59:55 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:04 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 11:02:04 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:04 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 11:02:04 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:04 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 11:02:05 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:05 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 11:02:05 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:05 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 11:02:05 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:05 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 11:02:05 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:05 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 11:02:05 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:05 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 11:02:05 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:05 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 11:02:05 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:05 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 11:02:05 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:05 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:02:05 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 11:02:06 on Mar 09,2020, Elapsed time: 0:02:11
# Errors: 0, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 11:02:06 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:00 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 11:04:00 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:00 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 11:04:00 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:00 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 11:04:00 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:00 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 11:04:00 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:00 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 11:04:01 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:01 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 11:04:01 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:01 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 11:04:01 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:01 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 11:04:01 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:01 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 11:04:01 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:01 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 11:04:01 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:01 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:04:01 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 11:04:02 on Mar 09,2020, Elapsed time: 0:01:56
# Errors: 0, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 11:04:02 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
add wave -position insertpoint  \
sim:/tb/dut/VCC/vc_valid_mask
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/skcheun2/Desktop/victimcache/simulation/modelsim/wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:15 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 11:21:15 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:15 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 11:21:15 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:15 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 11:21:15 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:15 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 11:21:15 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:15 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 11:21:15 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:15 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 11:21:16 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:16 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 11:21:16 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:16 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# ** Error: (vlog-13069) /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv(77): near "=": syntax error, unexpected '='.
# ** Error: /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv(77): (vlog-13205) Syntax error found in the scope following 'shift_amt'. Is there a missing '::'?
# End time: 11:21:16 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /software/quartus-std-18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./victimcache_run_msim_rtl_verilog.do line 15
# /software/quartus-std-18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}"
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:24 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 11:21:24 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:24 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 11:21:25 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 11:21:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 11:21:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 11:21:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 11:21:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 11:21:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 11:21:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 11:21:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 11:21:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:21:26 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 11:21:26 on Mar 09,2020, Elapsed time: 0:17:24
# Errors: 5, Warnings: 25
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 11:21:26 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
add wave -position insertpoint  \
sim:/tb/dut/VCC/shift_amt
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/skcheun2/Desktop/victimcache/simulation/modelsim/wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:02 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 11:31:03 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:03 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 11:31:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:03 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 11:31:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:03 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 11:31:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:03 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 11:31:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:03 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 11:31:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:03 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 11:31:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:03 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# ** Error: /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv(184): (vlog-2730) Undefined variable: 'vc_vcmem_rdata256'.
# End time: 11:31:03 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /software/quartus-std-18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./victimcache_run_msim_rtl_verilog.do line 15
# /software/quartus-std-18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}"
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:44 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 11:31:44 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:44 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 11:31:44 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:44 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 11:31:45 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:45 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 11:31:45 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:45 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 11:31:45 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:45 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 11:31:45 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:45 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 11:31:45 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:45 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 11:31:45 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:45 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# ** Error: /home/skcheun2/Desktop/victimcache/hdl/stores.sv(71): (vlog-2730) Undefined variable: 'cacheline_addr_mux_sel'.
# End time: 11:31:45 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /software/quartus-std-18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./victimcache_run_msim_rtl_verilog.do line 16
# /software/quartus-std-18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}"
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:11 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 11:32:11 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:11 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 11:32:11 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:11 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 11:32:11 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:11 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 11:32:12 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:12 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 11:32:12 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:12 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 11:32:12 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:12 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 11:32:12 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:12 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 11:32:12 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:12 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 11:32:12 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:12 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 11:32:12 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:12 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:32:12 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 11:32:13 on Mar 09,2020, Elapsed time: 0:10:47
# Errors: 8, Warnings: 25
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 11:32:13 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:20 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 11:35:20 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:20 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 11:35:20 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:20 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 11:35:20 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:20 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 11:35:20 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:20 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 11:35:20 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:20 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 11:35:20 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:20 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 11:35:20 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:20 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 11:35:20 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 11:35:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 11:35:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:35:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 11:35:22 on Mar 09,2020, Elapsed time: 0:03:09
# Errors: 0, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 11:35:22 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:20 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 11:41:20 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:20 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 11:41:20 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 11:41:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 11:41:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 11:41:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 11:41:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 11:41:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 11:41:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 11:41:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 11:41:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:21 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:41:21 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 11:41:23 on Mar 09,2020, Elapsed time: 0:06:01
# Errors: 0, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 11:41:23 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 11:43:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 11:43:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 11:43:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 11:43:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 11:43:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 11:43:25 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:25 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 11:43:26 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:26 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 11:43:26 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:26 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 11:43:26 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:26 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 11:43:26 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:26 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:43:26 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 11:43:27 on Mar 09,2020, Elapsed time: 0:02:04
# Errors: 0, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 11:43:27 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
add wave -position insertpoint sim:/tb/dut/STORES/VC_TS/*
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:54 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 11:51:54 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:54 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 11:51:54 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:54 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 11:51:54 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:54 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 11:51:54 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:54 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 11:51:54 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:54 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 11:51:54 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:54 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 11:51:54 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:54 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 11:51:55 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:55 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 11:51:55 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:55 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 11:51:55 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:55 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:51:55 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 11:51:56 on Mar 09,2020, Elapsed time: 0:08:29
# Errors: 0, Warnings: 25
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 11:51:56 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
do victimcache_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:30 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_tag_store.sv 
# -- Compiling module vc_tag_store
# 
# Top level modules:
# 	vc_tag_store
# End time: 11:53:30 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:30 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_logic.sv 
# -- Compiling module vc_plru_logic
# 
# Top level modules:
# 	vc_plru_logic
# End time: 11:53:30 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:30 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_plru_array.sv 
# -- Compiling module vc_plru_array
# 
# Top level modules:
# 	vc_plru_array
# End time: 11:53:30 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:30 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_array.sv 
# -- Compiling module vc_metadata_array
# 
# Top level modules:
# 	vc_metadata_array
# End time: 11:53:30 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:30 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv 
# -- Compiling module vc_data_array
# 
# Top level modules:
# 	vc_data_array
# End time: 11:53:31 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_metadata_store.sv 
# -- Compiling module vc_metadata_store
# 
# Top level modules:
# 	vc_metadata_store
# End time: 11:53:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv 
# -- Compiling module vc_data_store
# 
# Top level modules:
# 	vc_data_store
# End time: 11:53:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/vc_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/vc_control.sv 
# -- Compiling module vc_control
# 
# Top level modules:
# 	vc_control
# End time: 11:53:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/stores.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/stores.sv 
# -- Compiling module stores
# 
# Top level modules:
# 	stores
# End time: 11:53:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hdl {/home/skcheun2/Desktop/victimcache/hdl/victimcache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hdl" /home/skcheun2/Desktop/victimcache/hdl/victimcache.sv 
# -- Compiling module victimcache
# 
# Top level modules:
# 	victimcache
# End time: 11:53:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/skcheun2/Desktop/victimcache/hvl {/home/skcheun2/Desktop/victimcache/hvl/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:31 on Mar 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/skcheun2/Desktop/victimcache/hvl" /home/skcheun2/Desktop/victimcache/hvl/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:53:31 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 11:53:32 on Mar 09,2020, Elapsed time: 0:01:36
# Errors: 0, Warnings: 25
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 11:53:32 on Mar 09,2020
# Loading sv_std.std
# Loading work.tb
# Loading work.victimcache
# Loading work.stores
# Loading work.vc_data_store
# Loading work.vc_data_array
# Loading work.vc_metadata_store
# Loading work.vc_metadata_array
# Loading work.vc_plru_array
# Loading work.vc_tag_store
# Loading work.vc_control
# Loading work.vc_plru_logic
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do wave.do
do wave.do
restart -f; run 20ns
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(33): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array1 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(36): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array2 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(39): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array3 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(42): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array4 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(45): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array5 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(48): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array6 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(51): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array7 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
# ** Warning: (vsim-3015) /home/skcheun2/Desktop/victimcache/hdl/vc_data_store.sv(54): [PCDPC] - Port size (1) does not match connection size (256) for port 'dataout'. The port definition is at: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/STORES/VC_DS/data_array8 File: /home/skcheun2/Desktop/victimcache/hdl/vc_data_array.sv
