<def f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='185' ll='202'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='247'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1848' c='_ZN4llvm18CodeGenSchedModels20collectRegisterFilesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1849' c='_ZN4llvm18CodeGenSchedModels20collectRegisterFilesEv'/>
<size>80</size>
<doc f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='180'>/// A processor register file.
///
/// This class describes a processor register file. Register file information is
/// currently consumed by external tools like llvm-mca to predict dispatch
/// stalls due to register pressure.</doc>
<mbr r='llvm::CodeGenRegisterFile::Name' o='0' t='std::string'/>
<mbr r='llvm::CodeGenRegisterFile::RegisterFileDef' o='256' t='llvm::Record *'/>
<mbr r='llvm::CodeGenRegisterFile::MaxMovesEliminatedPerCycle' o='320' t='unsigned int'/>
<mbr r='llvm::CodeGenRegisterFile::AllowZeroMoveEliminationOnly' o='352' t='bool'/>
<mbr r='llvm::CodeGenRegisterFile::NumPhysRegs' o='384' t='unsigned int'/>
<mbr r='llvm::CodeGenRegisterFile::Costs' o='448' t='std::vector&lt;CodeGenRegisterCost&gt;'/>
<fun r='_ZN4llvm19CodeGenRegisterFileC1ENS_9StringRefEPNS_6RecordEjb'/>
<fun r='_ZNK4llvm19CodeGenRegisterFile15hasDefaultCostsEv'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='678' c='_ZN12_GLOBAL__N_116SubtargetEmitter22EmitRegisterFileTablesERKN4llvm16CodeGenProcModelERNS1_11raw_ostreamE'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='689' c='_ZN12_GLOBAL__N_116SubtargetEmitter22EmitRegisterFileTablesERKN4llvm16CodeGenProcModelERNS1_11raw_ostreamE'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='714' c='_ZN12_GLOBAL__N_116SubtargetEmitter22EmitRegisterFileTablesERKN4llvm16CodeGenProcModelERNS1_11raw_ostreamE'/>
<size>80</size>
