Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,9152
design__instance__area,78519.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,12
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,108
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.005921117030084133
power__switching__total,0.003062194911763072
power__leakage__total,8.871879941807492E-8
power__total,0.008983400650322437
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.6442301319200342
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6047674754382578
timing__hold__ws__corner:nom_tt_025C_1v80,0.3223474911567958
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.322347
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,192
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,108
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.9925180958031459
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8939437221271563
timing__hold__ws__corner:nom_ss_100C_1v60,0.8618528357150763
timing__setup__ws__corner:nom_ss_100C_1v60,-5.469694185728549
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-440.3230900083367
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-5.469694185728549
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.861853
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,344
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-5.469694
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,335
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,108
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.5086823328761805
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4934078840713967
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11615347901162171
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.116153
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,283
design__max_fanout_violation__count,108
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.504010181189513
clock__skew__worst_setup,0.48261340734228253
timing__hold__ws,0.11298790001197931
timing__setup__ws,-5.7659150197525335
timing__hold__tns,0.0
timing__setup__tns,-525.8120416791058
timing__hold__wns,0
timing__setup__wns,-5.7659150197525335
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112988
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1007
timing__setup_r2r__ws,-5.765915
timing__setup_r2r_vio__count,975
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,9152
design__instance__area__stdcell,78519.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.708184
design__instance__utilization__stdcell,0.708184
design__instance__count__class:buffer,8
design__instance__count__class:inverter,146
design__instance__count__class:clock_gate_cell,37
design__instance__count__class:sequential_cell,1467
design__instance__count__class:multi_input_combinational_cell,3884
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,5119
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,219011
design__violations,0
design__instance__count__class:timing_repair_buffer,1268
design__instance__count__class:clock_buffer,74
design__instance__count__class:clock_inverter,74
design__instance__count__setup_buffer,86
design__instance__count__hold_buffer,770
antenna__violating__nets,10
antenna__violating__pins,13
route__antenna_violation__count,10
design__instance__count__class:antenna_cell,617
antenna_diodes_count,23
route__net,6934
route__net__special,2
route__drc_errors__iter:1,6643
route__wirelength__iter:1,254860
route__drc_errors__iter:2,3871
route__wirelength__iter:2,252019
route__drc_errors__iter:3,4063
route__wirelength__iter:3,251228
route__drc_errors__iter:4,1766
route__wirelength__iter:4,251145
route__drc_errors__iter:5,705
route__wirelength__iter:5,251184
route__drc_errors__iter:6,222
route__wirelength__iter:6,251169
route__drc_errors__iter:7,136
route__wirelength__iter:7,251124
route__drc_errors__iter:8,129
route__wirelength__iter:8,251148
route__drc_errors__iter:9,129
route__wirelength__iter:9,251147
route__drc_errors__iter:10,123
route__wirelength__iter:10,251144
route__drc_errors__iter:11,34
route__wirelength__iter:11,251149
route__drc_errors__iter:12,3
route__wirelength__iter:12,251164
route__drc_errors__iter:13,1
route__wirelength__iter:13,251163
route__drc_errors__iter:14,1
route__wirelength__iter:14,251163
route__drc_errors__iter:15,1
route__wirelength__iter:15,251163
route__drc_errors__iter:16,1
route__wirelength__iter:16,251162
route__drc_errors__iter:17,1
route__wirelength__iter:17,251163
route__drc_errors__iter:18,4
route__wirelength__iter:18,251076
route__drc_errors__iter:19,0
route__wirelength__iter:19,251080
route__drc_errors,0
route__wirelength,251080
route__vias,56338
route__vias__singlecut,56338
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,772.25
timing__unannotated_net__count__corner:nom_tt_025C_1v80,48
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,48
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,48
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,12
design__max_fanout_violation__count__corner:min_tt_025C_1v80,108
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.6358418416202417
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5910486711795754
timing__hold__ws__corner:min_tt_025C_1v80,0.3174980368480812
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.317498
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,48
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,121
design__max_fanout_violation__count__corner:min_ss_100C_1v60,108
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.9742866789109467
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8716794199839484
timing__hold__ws__corner:min_ss_100C_1v60,0.8526695146848648
timing__setup__ws__corner:min_ss_100C_1v60,-5.092603816125301
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-349.40320425917093
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-5.092603816125301
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.852670
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,297
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-5.092604
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,279
timing__unannotated_net__count__corner:min_ss_100C_1v60,48
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,108
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.504010181189513
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.48261340734228253
timing__hold__ws__corner:min_ff_n40C_1v95,0.11298790001197931
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112988
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,48
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,25
design__max_fanout_violation__count__corner:max_tt_025C_1v80,108
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6513679779918263
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6225826697067535
timing__hold__ws__corner:max_tt_025C_1v80,0.3269686836051918
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.326969
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,48
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,283
design__max_fanout_violation__count__corner:max_ss_100C_1v60,108
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.007663980778042
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.9201502042976957
timing__hold__ws__corner:max_ss_100C_1v60,0.8714129664505026
timing__setup__ws__corner:max_ss_100C_1v60,-5.7659150197525335
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-525.8120416791058
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-5.7659150197525335
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.871413
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,366
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-5.765915
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,361
timing__unannotated_net__count__corner:max_ss_100C_1v60,48
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,108
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5125792158028262
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5096383459497231
timing__hold__ws__corner:max_ff_n40C_1v95,0.11963819162871832
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.119638
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,48
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,48
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79985
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000146759
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000155585
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000225837
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000155585
design_powergrid__voltage__worst,0.000155585
design_powergrid__voltage__worst__net:VPWR,1.79985
design_powergrid__drop__worst,0.000155585
design_powergrid__drop__worst__net:VPWR,0.000146759
design_powergrid__voltage__worst__net:VGND,0.000155585
design_powergrid__drop__worst__net:VGND,0.000155585
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000222999999999999999437949593783514501410536468029022216796875
ir__drop__worst,0.0001469999999999999952537965697274557896889746189117431640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
