//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_12,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_13
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<17>;
	.reg .b16 	%rs<11>;
	.reg .b32 	%r<50>;
	.reg .f32 	%f<27>;
	.reg .b64 	%rd<32>;
	.loc	1 19 0                          // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_0];
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_1];
$L__tmp0:
	.loc	1 21 28                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:21:33
	shl.b32 	%r21, %r1, 7;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_2];
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_3];
	.loc	1 22 36                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:22:36
	mov.u32 	%r22, %tid.x;
	and.b32  	%r23, %r22, 127;
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_4];
	.loc	1 22 23                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:22:23
	or.b32  	%r24, %r21, %r23;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_5];
	.loc	1 23 21                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:23:21
	setp.lt.s32 	%p1, %r24, 1024;
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_6];
	.loc	1 25 21                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:25:21
	bfe.s32 	%r25, %r1, 24, 1;
	shr.u32 	%r26, %r25, 26;
	add.s32 	%r27, %r24, %r26;
	shr.s32 	%r28, %r27, 6;
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_7];
	.loc	1 25 27                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:25:27
	shr.u32 	%r29, %r28, 30;
	add.s32 	%r30, %r28, %r29;
	and.b32  	%r31, %r30, -4;
	sub.s32 	%r32, %r28, %r31;
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_8];
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_9];
	.loc	1 27 21                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:27:21
	shr.s32 	%r34, %r24, 31;
	shr.u32 	%r35, %r34, 29;
	add.s32 	%r36, %r24, %r35;
	shr.s32 	%r37, %r36, 3;
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_10];
	.loc	1 26 19                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:26:19
	and.b32  	%r38, %r36, -8;
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_11];
	sub.s32 	%r39, %r24, %r38;
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_relu_threshold_backward_6_param_12];
	.loc	1 27 26                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:27:26
	shr.u32 	%r40, %r37, 29;
	add.s32 	%r41, %r37, %r40;
	and.b32  	%r42, %r41, 65528;
	sub.s32 	%r43, %r37, %r42;
	.loc	1 29 34                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:29:34
	cvt.s64.s32 	%rd28, %r24;
	mul.wide.s32 	%rd29, %r24, 4;
	add.s64 	%rd1, %rd15, %rd29;
	.loc	1 29 39                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:29:39
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 30 30                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:30:30
	mul.wide.s32 	%rd30, %r32, 4;
	add.s64 	%rd2, %rd17, %rd30;
	.loc	1 30 35                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:30:35
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 31 30                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:31:30
	add.s64 	%rd3, %rd18, %rd30;
	.loc	1 31 35                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:31:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 32 30                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:32:30
	add.s64 	%rd4, %rd19, %rd30;
	.loc	1 32 35                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:32:35
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r5;
	.loc	1 33 31                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:33:31
	add.s64 	%rd5, %rd20, %rd30;
	.loc	1 33 36                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:33:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 34 31                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:34:31
	add.s64 	%rd6, %rd21, %rd30;
	.loc	1 34 36                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:34:36
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 35 45                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:35:45
	cvt.u16.u32 	%rs2, %r43;
	and.b16  	%rs3, %rs2, 128;
	shr.u16 	%rs4, %rs3, 7;
	add.s16 	%rs5, %rs2, %rs4;
	cvt.s16.s8 	%rs6, %rs5;
	shr.s16 	%rs7, %rs6, 1;
	.loc	1 35 39                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:35:39
	mul.wide.s16 	%r44, %rs7, 8;
	.loc	1 35 60                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:35:60
	and.b16  	%rs8, %rs5, 254;
	sub.s16 	%rs9, %rs2, %rs8;
	.loc	1 35 55                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:35:55
	cvt.s16.s8 	%rs10, %rs9;
	mul.wide.s16 	%r45, %rs10, 32;
	.loc	1 35 69                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:35:69
	and.b32  	%r46, %r27, -64;
	.loc	1 35 36                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:35:36
	add.s32 	%r47, %r46, %r39;
	.loc	1 35 50                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:35:50
	add.s32 	%r48, %r47, %r44;
	.loc	1 35 66                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:35:66
	add.s32 	%r49, %r48, %r45;
	.loc	1 35 31                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:35:31
	mul.wide.s32 	%rd31, %r49, 4;
	add.s64 	%rd7, %rd22, %rd31;
	.loc	1 35 74                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:35:74
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.b32 { %r8 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 36 31                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:36:31
	add.s64 	%rd8, %rd23, %rd30;
	.loc	1 36 36                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:36:36
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 37 31                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:37:31
	add.s64 	%rd9, %rd24, %rd30;
	.loc	1 37 36                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:37:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r10;
	.loc	1 38 31                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:38:31
	add.s64 	%rd10, %rd25, %rd30;
	.loc	1 38 36                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:38:36
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 39 31                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:39:31
	add.s64 	%rd11, %rd26, %rd30;
	.loc	1 39 36                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:39:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 43 18                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:43:18
	add.f32 	%f3, %f1, 0f3727C5AC;
	.loc	1 44 26                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:44:26
	sqrt.approx.ftz.f32 	%f4, %f3;
	.loc	1 46 19                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:46:19
	mov.b32 	%r15, %f4;
	mov.b32 	%r14, 1065353216;
	// begin inline asm
	div.full.f32 %r13, %r14, %r15;
	// end inline asm
	mov.b32 	%f5, %r13;
	.loc	1 53 20                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:53:20
	add.f32 	%f6, %f2, 0f3727C5AC;
	.loc	1 54 27                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:54:27
	sqrt.approx.ftz.f32 	%f7, %f6;
	.loc	1 35 74                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:35:74
	mov.b32 	%f8, %r8;
	.loc	1 31 35                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:31:35
	mov.b32 	%f9, %r4;
	mov.b32 	%f10, %r9;
	.loc	1 29 39                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:29:39
	mov.b32 	%f11, %r2;
	.loc	1 30 35                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:30:35
	mov.b32 	%f12, %r3;
	.loc	1 40 18                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:40:18
	add.f32 	%f13, %f11, %f12;
	.loc	1 33 36                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:33:36
	mov.b32 	%f14, %r6;
	mov.b32 	%f15, %r11;
	.loc	1 34 36                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:34:36
	mov.b32 	%f16, %r7;
	mov.b32 	%f17, %r12;
	.loc	1 55 19                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:55:19
	mov.b32 	%r18, %f7;
	// begin inline asm
	div.full.f32 %r16, %r14, %r18;
	// end inline asm
	mov.b32 	%f18, %r16;
	.loc	1 41 18                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:41:18
	sub.f32 	%f19, %f8, %f10;
	sub.f32 	%f20, %f13, %f9;
	.loc	1 49 19                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:49:19
	mul.f32 	%f21, %f19, %f18;
	mul.f32 	%f22, %f20, %f5;
	.loc	1 51 20                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:51:20
	fma.rn.f32 	%f23, %f21, %f15, %f17;
	fma.rn.f32 	%f24, %f22, %f14, %f16;
	.loc	1 60 20                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:60:20
	add.f32 	%f25, %f24, %f23;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p15, %f25, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f26, 0f00000000, %f25, %p15;
$L__tmp2:
	.loc	1 64 21                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:64:21
	setp.le.f32 	%p16, %f26, 0f00000000;
	.loc	1 65 39                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:65:39
	mov.b32 	%r19, %f13;
	// begin inline asm
	@%p1 st.global.b32 [ %rd1 + 0 ], { %r19 };
	// end inline asm
	.loc	1 66 28                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:66:28
	add.s64 	%rd13, %rd16, %rd29;
	.loc	1 66 40                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:66:40
	mov.b32 	%r20, %f26;
	// begin inline asm
	@%p1 st.global.b32 [ %rd13 + 0 ], { %r20 };
	// end inline asm
	.loc	1 67 25                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:67:25
	add.s64 	%rd14, %rd27, %rd28;
	.loc	1 67 37                         // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:67:37
	selp.u16 	%rs1, 1, 0, %p16;
	// begin inline asm
	@%p1 st.global.b8 [ %rd14 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 67 4                          // crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py:67:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/rk/crk64xusrm3wzqp565fafpzvhy7qfuxt3sfpq5trqwv63gdbcez7.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 240                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xe9 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 114
.b8 107
.b8 54
.b8 52
.b8 120
.b8 117
.b8 115
.b8 114
.b8 109
.b8 51
.b8 119
.b8 122
.b8 113
.b8 112
.b8 53
.b8 54
.b8 53
.b8 102
.b8 97
.b8 102
.b8 112
.b8 122
.b8 118
.b8 104
.b8 121
.b8 55
.b8 113
.b8 102
.b8 117
.b8 120
.b8 116
.b8 51
.b8 115
.b8 102
.b8 112
.b8 113
.b8 53
.b8 116
.b8 114
.b8 113
.b8 119
.b8 118
.b8 54
.b8 51
.b8 103
.b8 100
.b8 98
.b8 99
.b8 101
.b8 122
.b8 55
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 114
.b8 107
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x62 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 99
.b8 111
.b8 110
.b8 118
.b8 111
.b8 108
.b8 117
.b8 116
.b8 105
.b8 111
.b8 110
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 54
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xc5:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xda:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 62                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
