m255
K3
13
cModel Technology
dC:\Documents and Settings\carlos.lazo\Desktop\ELDP\UNIV\Classes\ECE 574 - Verilog Modeling and Synthesis\Homework\HW5\Pt2
vmult
Ik6_dOL667Ha8`]ZzTgJcA3
ViR4__Qh9i]>Ji542Vko:L2
Z0 dC:\Documents and Settings\carlos.lazo\Desktop\ELDP\UNIV\Classes\ECE 574 - Verilog Modeling and Synthesis\Homework\HW6\Pt1&2
w1269791343
8C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW6/Pt1&2/mult.v
FC:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW6/Pt1&2/mult.v
L0 9
Z1 OV;L;6.5b;42
r1
31
Z2 !s102 -nocovercells
Z3 o-work work -nocovercells -O0
!s100 J3E[XM<Oi7^b^=eU4F@U<0
!s85 0
!s101 -O0
vmultTester
!s100 geWg7Dob@KM4OBLi8@34j0
Ig9aGH1UJ<LT5=F4azkAA61
V;4XYF1BPo5VgKD?TjUClN3
Z4 dC:\Documents and Settings\carlos.lazo\Desktop\ELDP\UNIV\Classes\ECE 574 - Verilog Modeling and Synthesis\Homework\HW6\Pt1&2
w1269795890
8C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW6/Pt1&2/multTester.v
FC:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW6/Pt1&2/multTester.v
L0 9
R1
r1
!s85 0
31
!s101 -O0
R2
R3
nmult@tester
