{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1436105128196 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_7kl1.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf" 65 2 0 } } { "db/dcfifo_7kl1.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf" 69 2 0 } } { "db/a_graycounter_igc.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/a_graycounter_igc.tdf" 37 2 0 } } { "db/a_graycounter_s96.tdf" "" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/a_graycounter_s96.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1436105128356 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1436105128356 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1436105129016 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_addr_pipe_5n18ss1\[0\] " "Logic cell \"mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_addr_pipe_5n18ss1\[0\]\"" {  } { { "top_synthesis.vqm" "ix65383z52923" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 31284 30 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1436105129046 ""} { "Info" "ISCL_SCL_CELL_NAME" "mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe_3n27ss1\[0\] " "Logic cell \"mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe_3n27ss1\[0\]\"" {  } { { "top_synthesis.vqm" "ix45282z52923" { Text "P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm" 37766 30 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1436105129046 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 0 1436105129046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4933 " "Implemented 4933 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1436105129076 ""} { "Info" "ICUT_CUT_TM_OPINS" "246 " "Implemented 246 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1436105129076 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1436105129076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4532 " "Implemented 4532 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1436105129076 ""} { "Info" "ICUT_CUT_TM_RAMS" "108 " "Implemented 108 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1436105129076 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1436105129076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1436105129076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1436105129376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 17:05:29 2015 " "Processing ended: Sun Jul 05 17:05:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1436105129376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1436105129376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1436105129376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1436105129376 ""}
