{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725932491681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725932491681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 22:41:31 2024 " "Processing started: Mon Sep 09 22:41:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725932491681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932491681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP -c SAP " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP -c SAP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932491682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725932492399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725932492399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SAP " "Found entity 1: SAP" {  } { { "SAP.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/SAP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Subtractor " "Found entity 1: Adder_Subtractor" {  } { { "Adder_Subtractor.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/Adder_Subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Half_Adder " "Found entity 1: Half_Adder" {  } { { "Half_Adder.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/Half_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm74ls139.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dm74ls139.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DM74LS139 " "Found entity 1: DM74LS139" {  } { { "DM74LS139.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/DM74LS139.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74ls157.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74ls157.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI_74LS157 " "Found entity 1: CI_74LS157" {  } { { "CI_74LS157.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS157.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm74ls153.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dm74ls153.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DM74LS153 " "Found entity 1: DM74LS153" {  } { { "DM74LS153.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/DM74LS153.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm74ls163a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dm74ls163a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DM74LS163A " "Found entity 1: DM74LS163A" {  } { { "DM74LS163A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/DM74LS163A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm74ls283.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dm74ls283.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DM74LS283 " "Found entity 1: DM74LS283" {  } { { "DM74LS283.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/DM74LS283.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74f189-ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74f189-ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI_74F189-RAM " "Found entity 1: CI_74F189-RAM" {  } { { "CI_74F189-RAM.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74F189-RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74ls173a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74ls173a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI_74LS173A " "Found entity 1: CI_74LS173A" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm74ls245.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dm74ls245.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DM74LS245 " "Found entity 1: DM74LS245" {  } { { "DM74LS245.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/DM74LS245.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_cell_74f189.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_cell_74f189.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_CELL_74F189 " "Found entity 1: RAM_CELL_74F189" {  } { { "RAM_CELL_74F189.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/RAM_CELL_74F189.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_74f189.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_74f189.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_74F189 " "Found entity 1: RAM_74F189" {  } { { "RAM_74F189.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/RAM_74F189.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/Program_Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "octal_buffer_tri_state.bdf 1 1 " "Found 1 design units, including 1 entities, in source file octal_buffer_tri_state.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 octal_buffer_tri_state " "Found entity 1: octal_buffer_tri_state" {  } { { "octal_buffer_tri_state.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/octal_buffer_tri_state.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador_A " "Found entity 1: Registrador_A" {  } { { "Registrador_A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/Registrador_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74244_buffer_tristate_unidirecional.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74244_buffer_tristate_unidirecional.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74244_BUFFER_TRISTATE_UNIDIRECIONAL " "Found entity 1: CI74244_BUFFER_TRISTATE_UNIDIRECIONAL" {  } { { "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador_B " "Found entity 1: Registrador_B" {  } { { "Registrador_B.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/Registrador_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_MAR " "Found entity 1: REGISTRADOR_MAR" {  } { { "REGISTRADOR_MAR.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/REGISTRADOR_MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74f189_cell.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74f189_cell.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74F189_CELL " "Found entity 1: CI74F189_CELL" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74F189_CELL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74f189_bigger_cell.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74f189_bigger_cell.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74F189_BIGGER_CELL " "Found entity 1: CI74F189_BIGGER_CELL" {  } { { "CI74F189_BIGGER_CELL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74F189_BIGGER_CELL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74f189_decodificador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74f189_decodificador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74F189_DECODIFICADOR " "Found entity 1: CI74F189_DECODIFICADOR" {  } { { "CI74F189_DECODIFICADOR.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74F189_DECODIFICADOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoria_ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORIA_RAM " "Found entity 1: MEMORIA_RAM" {  } { { "MEMORIA_RAM.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/MEMORIA_RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_ram_completa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoria_ram_completa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORIA_RAM_COMPLETA " "Found entity 1: MEMORIA_RAM_COMPLETA" {  } { { "MEMORIA_RAM_COMPLETA.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/MEMORIA_RAM_COMPLETA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_de_instrucoes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_de_instrucoes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_DE_INSTRUCOES " "Found entity 1: REGISTRADOR_DE_INSTRUCOES" {  } { { "REGISTRADOR_DE_INSTRUCOES.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/REGISTRADOR_DE_INSTRUCOES.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Controller " "Found entity 1: Clock_Controller" {  } { { "Clock_Controller.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/Clock_Controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CONTROLLER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_em_anel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_em_anel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_EM_ANEL " "Found entity 1: CONTADOR_EM_ANEL" {  } { { "CONTADOR_EM_ANEL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CONTADOR_EM_ANEL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_de_saida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_de_saida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_DE_SAIDA " "Found entity 1: REGISTRADOR_DE_SAIDA" {  } { { "REGISTRADOR_DE_SAIDA.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/REGISTRADOR_DE_SAIDA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725932503650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932503650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAP " "Elaborating entity \"SAP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725932503709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR_MAR REGISTRADOR_MAR:inst6 " "Elaborating entity \"REGISTRADOR_MAR\" for hierarchy \"REGISTRADOR_MAR:inst6\"" {  } { { "SAP.bdf" "inst6" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/SAP.bdf" { { 2040 1456 1656 2296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503729 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst5 " "Block or symbol \"GND\" of instance \"inst5\" overlaps another block or symbol" {  } { { "REGISTRADOR_MAR.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/REGISTRADOR_MAR.bdf" { { 224 1048 1080 256 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725932503730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_74LS157 REGISTRADOR_MAR:inst6\|CI_74LS157:inst " "Elaborating entity \"CI_74LS157\" for hierarchy \"REGISTRADOR_MAR:inst6\|CI_74LS157:inst\"" {  } { { "REGISTRADOR_MAR.bdf" "inst" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/REGISTRADOR_MAR.bdf" { { 192 1104 1200 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_74LS173A REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1 " "Elaborating entity \"CI_74LS173A\" for hierarchy \"REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\"" {  } { { "REGISTRADOR_MAR.bdf" "inst1" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/REGISTRADOR_MAR.bdf" { { 192 672 768 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORIA_RAM_COMPLETA MEMORIA_RAM_COMPLETA:inst2 " "Elaborating entity \"MEMORIA_RAM_COMPLETA\" for hierarchy \"MEMORIA_RAM_COMPLETA:inst2\"" {  } { { "SAP.bdf" "inst2" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/SAP.bdf" { { 2320 1496 1656 2800 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7 " "Elaborating entity \"CI74244_BUFFER_TRISTATE_UNIDIRECIONAL\" for hierarchy \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\"" {  } { { "MEMORIA_RAM_COMPLETA.bdf" "inst7" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/MEMORIA_RAM_COMPLETA.bdf" { { 432 1392 1488 656 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORIA_RAM MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2 " "Elaborating entity \"MEMORIA_RAM\" for hierarchy \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\"" {  } { { "MEMORIA_RAM_COMPLETA.bdf" "inst2" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/MEMORIA_RAM_COMPLETA.bdf" { { 464 1240 1336 752 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74F189_BIGGER_CELL MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17 " "Elaborating entity \"CI74F189_BIGGER_CELL\" for hierarchy \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\"" {  } { { "MEMORIA_RAM.bdf" "inst17" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/MEMORIA_RAM.bdf" { { 3776 944 1064 4000 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74F189_CELL MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst " "Elaborating entity \"CI74F189_CELL\" for hierarchy \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst\"" {  } { { "CI74F189_BIGGER_CELL.bdf" "inst" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74F189_BIGGER_CELL.bdf" { { 256 408 520 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74F189_DECODIFICADOR MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_DECODIFICADOR:inst " "Elaborating entity \"CI74F189_DECODIFICADOR\" for hierarchy \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_DECODIFICADOR:inst\"" {  } { { "MEMORIA_RAM.bdf" "inst" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/MEMORIA_RAM.bdf" { { 360 408 520 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst12 " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst12\"" {  } { { "SAP.bdf" "inst12" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/SAP.bdf" { { 1424 1984 2144 1808 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM74LS153 ULA:inst12\|DM74LS153:inst62 " "Elaborating entity \"DM74LS153\" for hierarchy \"ULA:inst12\|DM74LS153:inst62\"" {  } { { "ULA.bdf" "inst62" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/ULA.bdf" { { 1048 1760 1856 1304 "inst62" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM74LS283 ULA:inst12\|DM74LS283:inst57 " "Elaborating entity \"DM74LS283\" for hierarchy \"ULA:inst12\|DM74LS283:inst57\"" {  } { { "ULA.bdf" "inst57" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/ULA.bdf" { { 1088 1096 1200 1280 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER CONTROLLER:inst98 " "Elaborating entity \"CONTROLLER\" for hierarchy \"CONTROLLER:inst98\"" {  } { { "SAP.bdf" "inst98" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/SAP.bdf" { { 2832 1200 1360 3184 "inst98" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR_EM_ANEL CONTROLLER:inst98\|CONTADOR_EM_ANEL:inst76 " "Elaborating entity \"CONTADOR_EM_ANEL\" for hierarchy \"CONTROLLER:inst98\|CONTADOR_EM_ANEL:inst76\"" {  } { { "CONTROLLER.bdf" "inst76" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CONTROLLER.bdf" { { 968 688 784 1096 "inst76" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR_DE_INSTRUCOES REGISTRADOR_DE_INSTRUCOES:inst7 " "Elaborating entity \"REGISTRADOR_DE_INSTRUCOES\" for hierarchy \"REGISTRADOR_DE_INSTRUCOES:inst7\"" {  } { { "SAP.bdf" "inst7" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/SAP.bdf" { { 2832 1544 1656 3088 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "octal_buffer_tri_state REGISTRADOR_DE_INSTRUCOES:inst7\|octal_buffer_tri_state:inst " "Elaborating entity \"octal_buffer_tri_state\" for hierarchy \"REGISTRADOR_DE_INSTRUCOES:inst7\|octal_buffer_tri_state:inst\"" {  } { { "REGISTRADOR_DE_INSTRUCOES.bdf" "inst" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/REGISTRADOR_DE_INSTRUCOES.bdf" { { 464 1376 1472 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador_A Registrador_A:inst9 " "Elaborating entity \"Registrador_A\" for hierarchy \"Registrador_A:inst9\"" {  } { { "SAP.bdf" "inst9" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/SAP.bdf" { { 1104 1992 2144 1424 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Controller Clock_Controller:inst " "Elaborating entity \"Clock_Controller\" for hierarchy \"Clock_Controller:inst\"" {  } { { "SAP.bdf" "inst" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/SAP.bdf" { { 1560 1496 1608 1688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:inst10 " "Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:inst10\"" {  } { { "SAP.bdf" "inst10" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/SAP.bdf" { { 752 1576 1696 944 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM74LS163A Program_Counter:inst10\|DM74LS163A:inst5 " "Elaborating entity \"DM74LS163A\" for hierarchy \"Program_Counter:inst10\|DM74LS163A:inst5\"" {  } { { "Program_Counter.bdf" "inst5" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/Program_Counter.bdf" { { 176 632 776 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador_B Registrador_B:inst8 " "Elaborating entity \"Registrador_B\" for hierarchy \"Registrador_B:inst8\"" {  } { { "SAP.bdf" "inst8" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/SAP.bdf" { { 1832 1992 2104 2056 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR_DE_SAIDA REGISTRADOR_DE_SAIDA:inst5 " "Elaborating entity \"REGISTRADOR_DE_SAIDA\" for hierarchy \"REGISTRADOR_DE_SAIDA:inst5\"" {  } { { "SAP.bdf" "inst5" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/SAP.bdf" { { 3136 2112 2232 3360 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932503824 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Registrador_B:inst8\|CI_74LS173A:inst6\|inst96 " "Converted tri-state buffer \"Registrador_B:inst8\|CI_74LS173A:inst6\|inst96\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 824 768 800 872 "inst96" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Registrador_B:inst8\|CI_74LS173A:inst6\|inst97 " "Converted tri-state buffer \"Registrador_B:inst8\|CI_74LS173A:inst6\|inst97\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1000 1032 864 "inst97" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Registrador_B:inst8\|CI_74LS173A:inst6\|inst98 " "Converted tri-state buffer \"Registrador_B:inst8\|CI_74LS173A:inst6\|inst98\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1240 1272 864 "inst98" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Registrador_B:inst8\|CI_74LS173A:inst6\|inst99 " "Converted tri-state buffer \"Registrador_B:inst8\|CI_74LS173A:inst6\|inst99\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 808 1488 1520 856 "inst99" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Registrador_B:inst8\|CI_74LS173A:inst5\|inst96 " "Converted tri-state buffer \"Registrador_B:inst8\|CI_74LS173A:inst5\|inst96\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 824 768 800 872 "inst96" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Registrador_B:inst8\|CI_74LS173A:inst5\|inst97 " "Converted tri-state buffer \"Registrador_B:inst8\|CI_74LS173A:inst5\|inst97\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1000 1032 864 "inst97" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Registrador_B:inst8\|CI_74LS173A:inst5\|inst98 " "Converted tri-state buffer \"Registrador_B:inst8\|CI_74LS173A:inst5\|inst98\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1240 1272 864 "inst98" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Registrador_B:inst8\|CI_74LS173A:inst5\|inst99 " "Converted tri-state buffer \"Registrador_B:inst8\|CI_74LS173A:inst5\|inst99\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 808 1488 1520 856 "inst99" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_DE_INSTRUCOES:inst7\|CI_74LS173A:inst5\|inst96 " "Converted tri-state buffer \"REGISTRADOR_DE_INSTRUCOES:inst7\|CI_74LS173A:inst5\|inst96\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 824 768 800 872 "inst96" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_DE_INSTRUCOES:inst7\|CI_74LS173A:inst5\|inst97 " "Converted tri-state buffer \"REGISTRADOR_DE_INSTRUCOES:inst7\|CI_74LS173A:inst5\|inst97\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1000 1032 864 "inst97" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_DE_INSTRUCOES:inst7\|CI_74LS173A:inst5\|inst98 " "Converted tri-state buffer \"REGISTRADOR_DE_INSTRUCOES:inst7\|CI_74LS173A:inst5\|inst98\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1240 1272 864 "inst98" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_DE_INSTRUCOES:inst7\|CI_74LS173A:inst5\|inst99 " "Converted tri-state buffer \"REGISTRADOR_DE_INSTRUCOES:inst7\|CI_74LS173A:inst5\|inst99\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 808 1488 1520 856 "inst99" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst96 " "Converted tri-state buffer \"REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst96\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 824 768 800 872 "inst96" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst97 " "Converted tri-state buffer \"REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst97\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1000 1032 864 "inst97" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst98 " "Converted tri-state buffer \"REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst98\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1240 1272 864 "inst98" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst99 " "Converted tri-state buffer \"REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst99\" feeding internal logic into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 808 1488 1520 856 "inst99" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725932504196 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1725932504196 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Clock_Controller:inst\|inst~0 " "Found clock multiplexer Clock_Controller:inst\|inst~0" {  } { { "Clock_Controller.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/Clock_Controller.bdf" { { 304 800 864 352 "inst" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1725932504259 "|SAP|Clock_Controller:inst|inst~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "REGISTRADOR_MAR:inst6\|CI_74LS157:inst\|inst14~0 " "Found clock multiplexer REGISTRADOR_MAR:inst6\|CI_74LS157:inst\|inst14~0" {  } { { "CI_74LS157.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS157.bdf" { { 608 328 376 672 "inst14" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1725932504259 "|SAP|REGISTRADOR_MAR:inst6|CI_74LS157:inst|inst14~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "REGISTRADOR_MAR:inst6\|CI_74LS157:inst\|inst13~0 " "Found clock multiplexer REGISTRADOR_MAR:inst6\|CI_74LS157:inst\|inst13~0" {  } { { "CI_74LS157.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS157.bdf" { { 608 464 512 672 "inst13" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1725932504259 "|SAP|REGISTRADOR_MAR:inst6|CI_74LS157:inst|inst13~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "REGISTRADOR_MAR:inst6\|CI_74LS157:inst\|inst12~0 " "Found clock multiplexer REGISTRADOR_MAR:inst6\|CI_74LS157:inst\|inst12~0" {  } { { "CI_74LS157.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS157.bdf" { { 600 600 648 664 "inst12" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1725932504259 "|SAP|REGISTRADOR_MAR:inst6|CI_74LS157:inst|inst12~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "REGISTRADOR_MAR:inst6\|CI_74LS157:inst\|inst11~0 " "Found clock multiplexer REGISTRADOR_MAR:inst6\|CI_74LS157:inst\|inst11~0" {  } { { "CI_74LS157.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS157.bdf" { { 600 736 784 664 "inst11" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1725932504259 "|SAP|REGISTRADOR_MAR:inst6|CI_74LS157:inst|inst11~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1725932504259 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst5\|inst99 LED0 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst5\|inst99\" to the node \"LED0\" into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 808 1488 1520 856 "inst99" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1725932504751 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst5\|inst98 LED1 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst5\|inst98\" to the node \"LED1\" into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1240 1272 864 "inst98" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1725932504751 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst5\|inst97 LED2 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst5\|inst97\" to the node \"LED2\" into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1000 1032 864 "inst97" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1725932504751 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst5\|inst96 LED3 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst5\|inst96\" to the node \"LED3\" into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 824 768 800 872 "inst96" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1725932504751 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst99 LED4 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst99\" to the node \"LED4\" into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 808 1488 1520 856 "inst99" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1725932504751 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst98 LED5 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst98\" to the node \"LED5\" into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1240 1272 864 "inst98" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1725932504751 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst97 LED6 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst97\" to the node \"LED6\" into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1000 1032 864 "inst97" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1725932504751 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst96 LED7 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst96\" to the node \"LED7\" into a wire" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 824 768 800 872 "inst96" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1725932504751 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1725932504751 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Registrador_A:inst9\|CI_74LS173A:inst2\|inst96 ULA:inst12\|inst20 " "Converted the fan-out from the tri-state buffer \"Registrador_A:inst9\|CI_74LS173A:inst2\|inst96\" to the node \"ULA:inst12\|inst20\" into an OR gate" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 824 768 800 872 "inst96" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504752 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Registrador_A:inst9\|CI_74LS173A:inst2\|inst97 ULA:inst12\|inst19 " "Converted the fan-out from the tri-state buffer \"Registrador_A:inst9\|CI_74LS173A:inst2\|inst97\" to the node \"ULA:inst12\|inst19\" into an OR gate" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1000 1032 864 "inst97" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504752 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Registrador_A:inst9\|CI_74LS173A:inst2\|inst98 ULA:inst12\|inst18 " "Converted the fan-out from the tri-state buffer \"Registrador_A:inst9\|CI_74LS173A:inst2\|inst98\" to the node \"ULA:inst12\|inst18\" into an OR gate" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1240 1272 864 "inst98" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504752 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Registrador_A:inst9\|CI_74LS173A:inst2\|inst99 ULA:inst12\|inst17 " "Converted the fan-out from the tri-state buffer \"Registrador_A:inst9\|CI_74LS173A:inst2\|inst99\" to the node \"ULA:inst12\|inst17\" into an OR gate" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 808 1488 1520 856 "inst99" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504752 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Registrador_A:inst9\|CI_74LS173A:inst\|inst99 ULA:inst12\|inst21 " "Converted the fan-out from the tri-state buffer \"Registrador_A:inst9\|CI_74LS173A:inst\|inst99\" to the node \"ULA:inst12\|inst21\" into an OR gate" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 808 1488 1520 856 "inst99" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504752 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Registrador_A:inst9\|CI_74LS173A:inst\|inst98 ULA:inst12\|inst22 " "Converted the fan-out from the tri-state buffer \"Registrador_A:inst9\|CI_74LS173A:inst\|inst98\" to the node \"ULA:inst12\|inst22\" into an OR gate" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1240 1272 864 "inst98" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504752 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Registrador_A:inst9\|CI_74LS173A:inst\|inst97 ULA:inst12\|inst23 " "Converted the fan-out from the tri-state buffer \"Registrador_A:inst9\|CI_74LS173A:inst\|inst97\" to the node \"ULA:inst12\|inst23\" into an OR gate" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 816 1000 1032 864 "inst97" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504752 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Registrador_A:inst9\|CI_74LS173A:inst\|inst96 ULA:inst12\|inst24 " "Converted the fan-out from the tri-state buffer \"Registrador_A:inst9\|CI_74LS173A:inst\|inst96\" to the node \"ULA:inst12\|inst24\" into an OR gate" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 824 768 800 872 "inst96" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504752 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1725932504752 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst3 REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst15 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst3\" to the node \"REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst15\" into an OR gate" {  } { { "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" { { 464 776 824 496 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst2 REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst16 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst2\" to the node \"REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst16\" into an OR gate" {  } { { "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" { { 368 776 824 400 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REGISTRADOR_DE_INSTRUCOES:inst7\|octal_buffer_tri_state:inst\|inst64 REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst17 " "Converted the fan-out from the tri-state buffer \"REGISTRADOR_DE_INSTRUCOES:inst7\|octal_buffer_tri_state:inst\|inst64\" to the node \"REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst17\" into an OR gate" {  } { { "octal_buffer_tri_state.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/octal_buffer_tri_state.bdf" { { 368 1096 1144 400 "inst64" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REGISTRADOR_DE_INSTRUCOES:inst7\|octal_buffer_tri_state:inst\|inst65 REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst18 " "Converted the fan-out from the tri-state buffer \"REGISTRADOR_DE_INSTRUCOES:inst7\|octal_buffer_tri_state:inst\|inst65\" to the node \"REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst18\" into an OR gate" {  } { { "octal_buffer_tri_state.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/octal_buffer_tri_state.bdf" { { 392 1160 1208 424 "inst65" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst5 REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst18 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst5\" to the node \"REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst18\" into an OR gate" {  } { { "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" { { 616 752 800 648 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst99 REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst17 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst99\" to the node \"REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst17\" into an OR gate" {  } { { "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" { { 696 752 800 728 "inst99" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst7 REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst16 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst7\" to the node \"REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst16\" into an OR gate" {  } { { "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" { { 792 752 800 824 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst4 REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst15 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst4\" to the node \"REGISTRADOR_DE_SAIDA:inst5\|CI_74LS173A:inst3\|inst15\" into an OR gate" {  } { { "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" { { 872 752 800 904 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst5\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst3 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst5\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst3\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74F189_CELL.bdf" { { 296 1088 1136 328 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst4\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst2 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst4\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst2\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74F189_CELL.bdf" { { 296 1088 1136 328 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst2\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst1 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst2\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst1\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74F189_CELL.bdf" { { 296 1088 1136 328 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74F189_CELL.bdf" { { 296 1088 1136 328 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst7\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst7\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst5\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74F189_CELL.bdf" { { 296 1088 1136 328 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst8\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst99 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst8\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst99\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74F189_CELL.bdf" { { 296 1088 1136 328 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst6\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst7 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst6\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst7\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74F189_CELL.bdf" { { 296 1088 1136 328 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst3\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst4 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst3\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst4\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI74F189_CELL.bdf" { { 296 1088 1136 328 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1725932504754 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1725932504754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725932505173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725932506220 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725932506220 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "587 " "Implemented 587 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725932506306 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725932506306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "557 " "Implemented 557 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725932506306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725932506306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725932506335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 22:41:46 2024 " "Processing ended: Mon Sep 09 22:41:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725932506335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725932506335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725932506335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725932506335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1725932507999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725932507999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 22:41:47 2024 " "Processing started: Mon Sep 09 22:41:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725932507999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1725932507999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SAP -c SAP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SAP -c SAP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1725932508000 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1725932508191 ""}
{ "Info" "0" "" "Project  = SAP" {  } {  } 0 0 "Project  = SAP" 0 0 "Fitter" 0 0 1725932508191 ""}
{ "Info" "0" "" "Revision = SAP" {  } {  } 0 0 "Revision = SAP" 0 0 "Fitter" 0 0 1725932508192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1725932508337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1725932508338 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SAP 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SAP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1725932508363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725932508419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725932508420 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1725932508714 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1725932508725 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725932508973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725932508973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725932508973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725932508973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725932508973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725932508973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725932508973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725932508973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725932508973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725932508973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725932508973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725932508973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725932508973 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1725932508973 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725932508978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725932508978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725932508978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725932508978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725932508978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725932508978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725932508978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725932508978 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1725932508978 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1725932508979 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1725932508979 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1725932508979 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1725932508979 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1725932508980 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1725932509349 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAP.sdc " "Synopsys Design Constraints File file not found: 'SAP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1725932509927 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1725932509928 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1725932509936 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1725932509936 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1725932509937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Controller:inst\|inst5  " "Automatically promoted node Clock_Controller:inst\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725932510024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst15 " "Destination node REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst15" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 672 728 808 736 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725932510024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst16 " "Destination node REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst16" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 672 960 1040 736 "inst16" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725932510024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst17 " "Destination node REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst17" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 672 1224 1304 736 "inst17" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725932510024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst18 " "Destination node REGISTRADOR_MAR:inst6\|CI_74LS173A:inst1\|inst18" {  } { { "CI_74LS173A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CI_74LS173A.bdf" { { 672 1448 1528 736 "inst18" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725932510024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLLER:inst98\|CONTADOR_EM_ANEL:inst76\|inst2 " "Destination node CONTROLLER:inst98\|CONTADOR_EM_ANEL:inst76\|inst2" {  } { { "CONTADOR_EM_ANEL.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/CONTADOR_EM_ANEL.bdf" { { 280 728 792 360 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725932510024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORIA_RAM_COMPLETA:inst2\|inst3 " "Destination node MEMORIA_RAM_COMPLETA:inst2\|inst3" {  } { { "MEMORIA_RAM_COMPLETA.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/MEMORIA_RAM_COMPLETA.bdf" { { 696 1336 1400 744 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725932510024 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1725932510024 ""}  } { { "Clock_Controller.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/Clock_Controller.bdf" { { 368 920 984 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725932510024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node RESET~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725932510025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Program_Counter:inst10\|DM74LS163A:inst5\|inst11 " "Destination node Program_Counter:inst10\|DM74LS163A:inst5\|inst11" {  } { { "DM74LS163A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/DM74LS163A.bdf" { { 464 992 1056 544 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725932510025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Program_Counter:inst10\|DM74LS163A:inst5\|inst7 " "Destination node Program_Counter:inst10\|DM74LS163A:inst5\|inst7" {  } { { "DM74LS163A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/DM74LS163A.bdf" { { 144 992 1056 224 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725932510025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Program_Counter:inst10\|DM74LS163A:inst5\|inst19~2 " "Destination node Program_Counter:inst10\|DM74LS163A:inst5\|inst19~2" {  } { { "DM74LS163A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/DM74LS163A.bdf" { { 1168 992 1056 1248 "inst19" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725932510025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Program_Counter:inst10\|DM74LS163A:inst5\|inst15~1 " "Destination node Program_Counter:inst10\|DM74LS163A:inst5\|inst15~1" {  } { { "DM74LS163A.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/DM74LS163A.bdf" { { 808 992 1056 888 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725932510025 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1725932510025 ""}  } { { "SAP.bdf" "" { Schematic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/SAP.bdf" { { 1536 1088 1256 1552 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725932510025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1725932510565 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725932510567 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725932510567 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725932510570 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725932510574 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1725932510578 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1725932510578 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1725932510580 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1725932510635 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1725932510636 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1725932510636 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 2.5V 17 12 0 " "Number of I/O pins in group: 29 (unused VREF, 2.5V VCCIO, 17 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1725932510641 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1725932510641 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1725932510641 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725932510643 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725932510643 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725932510643 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725932510643 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725932510643 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725932510643 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725932510643 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725932510643 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725932510643 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1725932510643 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1725932510643 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725932510767 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1725932510774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1725932512392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725932512552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1725932512583 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1725932520293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725932520293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1725932520988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1725932524243 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1725932524243 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1725932528755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1725932531300 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1725932531300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725932531305 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.02 " "Total time spent on timing analysis during the Fitter is 1.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1725932531559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725932531573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725932532093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725932532094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725932532945 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725932534436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/output_files/SAP.fit.smsg " "Generated suppressed messages file C:/Users/kevin/Documents/Sistemas-Embarcados/SAP1-BR - Diagramas de Blocos/SAP/output_files/SAP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1725932534945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5926 " "Peak virtual memory: 5926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725932535593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 22:42:15 2024 " "Processing ended: Mon Sep 09 22:42:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725932535593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725932535593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725932535593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1725932535593 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1725932536924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725932536924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 22:42:16 2024 " "Processing started: Mon Sep 09 22:42:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725932536924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1725932536924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SAP -c SAP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SAP -c SAP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1725932536924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1725932537441 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1725932540082 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1725932540261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725932541450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 22:42:21 2024 " "Processing ended: Mon Sep 09 22:42:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725932541450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725932541450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725932541450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1725932541450 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1725932542097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1725932543112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725932543112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 22:42:22 2024 " "Processing started: Mon Sep 09 22:42:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725932543112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1725932543112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SAP -c SAP " "Command: quartus_sta SAP -c SAP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1725932543113 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1725932543323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1725932543662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1725932543663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725932543720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725932543721 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAP.sdc " "Synopsys Design Constraints File file not found: 'SAP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1725932544105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1725932544105 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUTO AUTO " "create_clock -period 1.000 -name AUTO AUTO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725932544108 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725932544108 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1725932544112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725932544113 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1725932544114 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1725932544129 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1725932544140 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725932544143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.492 " "Worst-case setup slack is -11.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932544152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932544152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.492           -1632.914 AUTO  " "  -11.492           -1632.914 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932544152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725932544152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932544158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932544158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 AUTO  " "    0.341               0.000 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932544158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725932544158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725932544167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725932544171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932544185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932544185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -245.719 AUTO  " "   -3.000            -245.719 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932544185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725932544185 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725932544203 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1725932544236 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1725932545071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725932545177 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725932545190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.616 " "Worst-case setup slack is -10.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.616           -1489.011 AUTO  " "  -10.616           -1489.011 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725932545196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 AUTO  " "    0.305               0.000 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725932545203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725932545214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725932545218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -245.719 AUTO  " "   -3.000            -245.719 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725932545227 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725932545245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725932545474 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725932545477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.736 " "Worst-case setup slack is -4.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.736            -646.180 AUTO  " "   -4.736            -646.180 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725932545480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 AUTO  " "    0.148               0.000 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725932545492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725932545499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725932545514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -215.221 AUTO  " "   -3.000            -215.221 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725932545517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725932545517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725932546584 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725932546589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725932546665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 22:42:26 2024 " "Processing ended: Mon Sep 09 22:42:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725932546665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725932546665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725932546665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1725932546665 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1725932547360 ""}
