# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 710 0.000512 1024 0 730 35648 1.73917 32.4058 52.4813 86.6753 86.7398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 0.000512 1024 0 730 35640 1.7408 37.5964 52.4692 91.8563 91.9199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 0.000512 1024 0 730 35600 1.73632 39.7025 52.4276 93.9152 93.9785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 0.000512 1024 0 730 35616 1.74045 36.6469 52.4685 90.9088 90.9735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 0.000512 1024 0 730 35600 1.73837 37.0586 52.4476 91.2961 91.3596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 0.000512 1024 0 730 35616 1.73466 37.9187 52.4919 92.1967 92.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 0.000512 1024 0 730 35520 1.73139 38.3995 52.3724 92.5549 92.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 0.000512 1024 0 730 35584 1.73827 37.4862 52.4759 91.7509 91.8145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 0.000512 1024 0 730 35520 1.73555 37.1631 52.4774 91.4259 91.4899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 0.000512 1024 0 730 35400 1.72835 39.6686 52.317 93.7659 93.8291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 0.000512 1024 0 730 35328 1.73149 45.5056 52.3055 99.5933 99.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 710 0.000512 1024 0 735 35680 1.74186 31.6599 52.4921 85.9474 86.0119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 710 0.000512 1024 0 735 35680 1.7408 32.0494 52.5521 86.3941 86.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 0.000512 1024 0 735 35664 1.73875 32.2173 52.4882 86.4933 86.5556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 0.000512 1024 0 735 35672 1.74 32.3968 52.5654 86.7557 86.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 0.000512 1024 0 735 35648 1.74349 34.623 52.5058 88.9223 88.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 0.000512 1024 0 735 35640 1.73875 38.2587 52.507 92.5562 92.6228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 0.000512 1024 0 735 35600 1.73856 37.8355 52.4939 92.1207 92.1847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 0.000512 1024 0 735 35616 1.73805 39.7713 52.5467 94.1071 94.1731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 0.000512 1024 0 735 35600 1.7351 40.7839 52.5227 95.0931 95.1588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 0.000512 1024 0 735 35616 1.74122 40.1491 52.5226 94.4663 94.5318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 0.000512 1024 0 735 35520 1.73363 39.9442 52.3976 94.124 94.1878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 0.000512 1024 0 735 35584 1.74061 38.0804 52.4963 92.3699 92.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 0.000512 1024 0 735 35520 1.7351 41.6461 52.4988 95.9324 95.9959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 0.000512 1024 0 735 35400 1.72858 43.8199 52.3967 97.9995 98.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 0.000512 1024 0 735 35328 1.73296 40.6469 52.3696 94.8006 94.8673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 710 0.000512 1024 0 740 35648 1.73731 30.1687 52.5318 84.4921 84.5559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 710 0.000512 1024 0 740 35640 1.73466 33.9391 52.4868 88.2127 88.2746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 0.000512 1024 0 740 35616 1.7367 32.1112 52.4598 86.3581 86.4219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 0.000512 1024 0 740 35616 1.73354 32.3671 52.5268 86.6775 86.7368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 0.000512 1024 0 740 35584 1.73549 33.0553 52.4884 87.331 87.3943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 0.000512 1024 0 740 35568 1.73558 40.8653 52.4328 95.0835 95.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 710 0.000512 1024 0 740 35424 1.73594 28.9443 52.3852 83.1148 83.1775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 0.000512 1024 0 740 35600 1.73936 40.5832 52.5312 94.9037 94.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 0.000512 1024 0 740 35520 1.74054 28.2911 52.5316 82.6156 82.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 0.000512 1024 0 740 35520 1.73302 37.2815 52.4037 91.4678 91.5315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 710 0.000512 1024 0 740 35328 1.72838 26.6179 52.2566 80.6531 80.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 0.000512 1024 0 740 35600 1.7367 38.4016 52.5115 92.7035 92.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 0.000512 1024 0 740 35400 1.72938 27.4225 52.4308 81.6338 81.6977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 0.000512 1024 0 740 35504 1.73056 47.9755 52.448 102.206 102.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 710 0.000512 1024 0 740 35392 1.73088 31.1009 52.4453 85.3291 85.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 0.000512 1024 0 740 35520 1.73504 46.7087 52.4308 100.928 100.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 0.000512 1024 0 740 35280 1.72294 31.6909 52.3206 85.7895 85.8522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 710 0.000512 1024 0 740 35456 1.73235 45.5624 52.3591 99.7075 99.7712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 710 0.000512 1024 0 740 35328 1.73254 30.9776 52.4088 85.1683 85.2316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 710 0.000512 1024 0 740 35328 1.728 39.9842 52.2573 94.0202 94.0872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 710 0.000512 1024 0 740 34944 1.71786 27.5531 52.057 81.3808 81.4449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 0.000512 1024 0 740 35400 1.73155 41.6052 52.4264 95.8136 95.8774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 0.000512 1024 0 740 35200 1.73331 30.5075 52.4226 84.7172 84.7823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 710 0.000512 1024 0 744 35648 1.74051 30.5005 52.5079 84.8001 84.8681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 710 0.000512 1024 0 744 35640 1.74157 32.1824 52.51 86.4856 86.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 0.000512 1024 0 744 35616 1.73862 31.8286 52.4951 86.1141 86.1778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 710 0.000512 1024 0 744 35520 1.73491 21.2762 52.4209 75.4852 75.5511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 0.000512 1024 0 744 35616 1.7344 36.5198 52.5494 90.8551 90.9197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 0.000512 1024 0 744 35504 1.73261 23.8637 52.4314 78.0792 78.1453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 0.000512 1024 0 744 35584 1.7399 35.4776 52.5152 89.7845 89.8478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 710 0.000512 1024 0 744 35456 1.73402 24.2216 52.4287 78.4359 78.5008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 0.000512 1024 0 744 35568 1.73875 39.3884 52.9553 94.1328 94.1989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 710 0.000512 1024 0 744 35424 1.73219 28.0678 52.3979 82.2498 82.3137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 0.000512 1024 0 744 35600 1.73936 38.0952 52.5616 92.4473 92.5088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 0.000512 1024 0 744 35520 1.73891 27.0608 52.5617 81.4135 81.4771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 0.000512 1024 0 744 35520 1.73747 46.267 52.4652 100.522 100.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 710 0.000512 1024 0 744 35328 1.7287 30.1711 52.2909 84.245 84.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 0.000512 1024 0 744 35500 1.73315 46.4507 52.4112 100.65 100.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 0.000512 1024 0 744 35400 1.73056 31.7768 52.4071 85.9664 86.0285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 0.000512 1024 0 744 35504 1.73475 44.7766 52.4668 99.0304 99.0925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 710 0.000512 1024 0 744 35392 1.73658 30.0263 52.4308 84.2453 84.3181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 0.000512 1024 0 744 35520 1.73306 42.1217 52.457 96.3651 96.4301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 0.000512 1024 0 744 35280 1.72512 29.4362 52.2834 83.4951 83.5601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 710 0.000512 1024 0 744 35456 1.73018 41.0822 52.3817 95.2452 95.3078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 710 0.000512 1024 0 744 35328 1.73053 28.7749 52.3816 82.9389 83.0053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 710 0.000512 1024 0 750 35616 1.7408 34.2627 52.5525 88.6082 88.6723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 710 0.000512 1024 0 750 35600 1.7408 31.1375 52.5434 85.4733 85.5369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 710 0.000512 1024 0 750 35520 1.73722 20.4943 52.4467 74.7312 74.8007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 0.000512 1024 0 750 35568 1.7408 33.322 52.4527 87.5642 87.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 710 0.000512 1024 0 750 35520 1.73738 22.2397 52.5121 76.5402 76.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 0.000512 1024 0 750 35560 1.73475 35.3829 52.5113 89.683 89.7455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 0.000512 1024 0 750 35504 1.73453 23.2484 52.4972 77.5335 77.6019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 0.000512 1024 0 750 35584 1.74 36.9766 52.5543 91.3241 91.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 710 0.000512 1024 0 750 35456 1.7359 25.2132 52.4588 79.4627 79.5259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 0.000512 1024 0 750 35568 1.73958 40.4917 52.4925 94.7766 94.8406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 710 0.000512 1024 0 750 35424 1.73734 28.7069 52.3954 82.8911 82.9564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 0.000512 1024 0 750 35520 1.73875 38.5886 52.4881 92.8686 92.9327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 0.000512 1024 0 750 35360 1.73123 27.3715 52.3717 81.528 81.5923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 0.000512 1024 0 750 35520 1.73389 46.1189 52.5023 100.409 100.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 710 0.000512 1024 0 750 35328 1.73133 30.2161 52.331 84.3298 84.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 0.000512 1024 0 750 35500 1.73306 47.1552 52.4823 101.423 101.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 0.000512 1024 0 750 35400 1.73466 32.0451 52.4508 86.2802 86.3441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 0.000512 1024 0 750 35504 1.7368 43.409 52.5504 97.7486 97.8125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 710 0.000512 1024 0 750 35392 1.7367 29.2505 52.5027 83.5436 83.6077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 0.000512 1024 0 750 35520 1.73667 41.8265 52.4813 96.0935 96.1564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 0.000512 1024 0 750 35280 1.73037 29.3705 52.3329 83.4843 83.5492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 710 0.000512 1024 0 750 35456 1.7367 42.1649 52.4137 96.3646 96.4268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 710 0.000512 1024 0 750 35328 1.73875 29.3404 52.4615 83.5917 83.6567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 710 0.000512 1024 0 736 35680 1.74064 29.8172 52.5483 84.1581 84.2219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 710 0.000512 1024 0 736 35648 1.73875 19.6537 52.5514 73.9952 74.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 710 0.000512 1024 0 736 35680 1.7408 30.7652 52.5594 85.1149 85.1769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 710 0.000512 1024 0 736 35600 1.74797 20.4554 52.4716 74.7287 74.7908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 710 0.000512 1024 0 736 35664 1.73875 34.072 52.5123 88.3729 88.4362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 710 0.000512 1024 0 736 35616 1.74182 21.4753 52.5555 75.8234 75.8866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 710 0.000512 1024 0 736 35616 1.73555 32.1693 52.4604 86.4205 86.4891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 710 0.000512 1024 0 736 35504 1.73027 21.0234 52.4308 75.2359 75.2983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 710 0.000512 1024 0 736 35448 1.73011 17.7848 52.4141 71.9816 72.0445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 710 0.000512 1024 0 736 35648 1.73869 33.9763 52.5537 88.3205 88.3835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 710 0.000512 1024 0 736 35584 1.73875 23.0339 52.5048 77.3299 77.3939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 710 0.000512 1024 0 736 35520 1.74019 19.5369 52.5069 73.835 73.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 710 0.000512 1024 0 736 35640 1.73885 45.7748 52.5496 100.118 100.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 710 0.000512 1024 0 736 35568 1.74538 29.8592 52.5034 84.1605 84.2262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 710 0.000512 1024 0 736 35424 1.73379 25.1321 52.4499 79.3686 79.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 710 0.000512 1024 0 736 35600 1.74166 44.5735 52.4615 98.8284 98.8918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 710 0.000512 1024 0 736 35520 1.74285 30.4707 52.512 84.7784 84.8446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 710 0.000512 1024 0 736 35280 1.72474 24.2508 52.2832 78.3129 78.3766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 710 0.000512 1024 0 736 35616 1.74653 39.8114 52.5548 94.1647 94.2316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 710 0.000512 1024 0 736 35520 1.74147 27.8124 52.5541 82.1617 82.2247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 710 0.000512 1024 0 736 35424 1.73805 25.1883 52.5044 79.4828 79.5483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 710 0.000512 1024 0 736 35600 1.7367 41.7398 52.5247 96.0532 96.1178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 710 0.000512 1024 0 736 35400 1.72832 28.7893 52.3628 82.9343 83.0044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 710 0.000512 1024 0 736 35400 1.73466 24.8832 52.4965 79.166 79.2297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 710 0.000512 1024 0 736 35504 1.73098 39.4285 52.373 93.5844 93.6489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 710 0.000512 1024 0 736 35392 1.7345 27.966 52.4247 82.1785 82.2471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 710 0.000512 1024 0 736 35280 1.73056 23.7752 52.3784 77.9327 77.9965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 710 0.000512 1024 0 736 35520 1.73514 40.7006 52.4119 94.9002 94.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 710 0.000512 1024 0 736 35280 1.72557 28.2432 52.2454 82.2648 82.3309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 710 0.000512 1024 0 736 35280 1.73056 24.2934 52.4063 78.4841 78.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 710 0.000512 1024 0 736 35584 1.73946 39.1328 52.4949 93.4188 93.4807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 710 0.000512 1024 0 736 35328 1.73197 28.7573 52.3416 82.881 82.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 710 0.000512 1024 0 736 35328 1.73843 24.4522 52.5423 78.786 78.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 710 0.000512 1024 0 760 35552 1.74019 31.3168 52.4782 85.5885 85.6514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 710 0.000512 1024 0 760 35520 1.7383 21.0486 52.5244 75.364 75.4254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 710 0.000512 1024 0 760 35560 1.74102 34.8897 52.5378 89.2209 89.2841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 710 0.000512 1024 0 760 35520 1.7408 23.2695 52.4989 77.5589 77.6306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 710 0.000512 1024 0 760 35400 1.7329 19.402 52.4365 73.6227 73.6851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 710 0.000512 1024 0 760 35520 1.74243 33.2549 52.5095 87.5593 87.6215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 710 0.000512 1024 0 760 35424 1.73581 21.6921 52.4374 75.9175 75.9866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 710 0.000512 1024 0 760 35424 1.73875 18.2606 52.4503 72.5015 72.5668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 0.000512 1024 0 760 35504 1.73642 44.6728 52.4389 98.9023 98.9655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 710 0.000512 1024 0 760 35392 1.7288 28.5324 52.3683 82.6813 82.7458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 710 0.000512 1024 0 760 35280 1.72995 24.1541 52.3016 78.2366 78.3012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 710 0.000512 1024 0 760 35520 1.7408 42.7156 52.5171 97.0244 97.0872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 710 0.000512 1024 0 760 35456 1.73856 28.302 52.4806 82.5717 82.6373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 710 0.000512 1024 0 760 35328 1.74013 22.9417 52.4021 77.1343 77.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 0.000512 1024 0 760 35496 1.73904 42.7935 52.4596 97.0447 97.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 710 0.000512 1024 0 760 35424 1.73875 29.6648 52.4466 83.9007 83.9694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 710 0.000512 1024 0 760 35208 1.7249 26.3045 52.3089 80.3922 80.4584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 710 0.000512 1024 0 760 35136 1.72538 23.5896 52.3132 77.6765 77.7242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 710 0.000512 1024 0 760 35520 1.73718 42.1615 52.5516 96.5022 96.5673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 710 0.000512 1024 0 760 35360 1.73405 29.1484 52.4436 83.3766 83.4408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 710 0.000512 1024 0 760 35280 1.73466 25.7944 52.397 79.9764 80.0422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 710 0.000512 1024 0 760 35200 1.73674 23.1711 52.4053 77.3668 77.4302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 710 0.000512 1024 0 760 35424 1.7352 40.5869 52.4267 94.8 94.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 710 0.000512 1024 0 760 35328 1.73267 28.2236 52.396 82.4033 82.4733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 710 0.000512 1024 0 760 35136 1.72608 24.3302 52.3163 78.423 78.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 710 0.000512 1024 0 760 34944 1.72115 22.274 52.1347 76.1842 76.2491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 710 0.000512 1024 0 760 35500 1.7367 41.2252 52.5036 95.5175 95.5822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 710 0.000512 1024 0 760 35400 1.73466 30.3131 52.5431 84.6403 84.6991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 710 0.000512 1024 0 760 35100 1.72323 24.9036 52.2809 78.9597 79.0238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 710 0.000512 1024 0 760 35200 1.73776 23.595 52.5437 77.9299 77.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 710 0.000512 1024 0 768 35520 1.73635 34.9733 52.4904 89.2537 89.3176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 710 0.000512 1024 0 768 35456 1.7367 22.1165 52.451 76.3558 76.4227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 710 0.000512 1024 0 768 35424 1.73674 18.4487 52.4307 72.667 72.7317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 710 0.000512 1024 0 768 35520 1.73712 33.1302 52.5392 87.4581 87.5212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 710 0.000512 1024 0 768 35440 1.73869 21.8652 52.4546 76.1081 76.1774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 710 0.000512 1024 0 768 35400 1.73616 18.2851 52.4434 72.5174 72.5811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 710 0.000512 1024 0 768 35520 1.74122 43.6881 52.5517 98.0316 98.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 710 0.000512 1024 0 768 35424 1.73686 28.038 52.4327 82.2611 82.3255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 710 0.000512 1024 0 768 35424 1.73942 23.7658 52.4938 78.0496 78.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 710 0.000512 1024 0 768 35328 1.73798 20.3653 52.4914 74.6483 74.7122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 710 0.000512 1024 0 768 35504 1.73853 42.7469 52.504 97.041 97.1063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 710 0.000512 1024 0 768 35392 1.73475 27.0841 52.4268 81.2982 81.3614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 710 0.000512 1024 0 768 35280 1.7297 22.6447 52.3322 76.7584 76.8229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 710 0.000512 1024 0 768 35168 1.72819 19.9913 52.3162 74.0891 74.1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 710 0.000512 1024 0 768 35456 1.73408 40.3846 52.4492 94.621 94.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 710 0.000512 1024 0 768 35328 1.73466 27.2505 52.4016 81.4361 81.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 710 0.000512 1024 0 768 35328 1.73613 23.2047 52.4914 77.4829 77.5475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 710 0.000512 1024 0 768 35072 1.72042 20.8246 52.1933 74.7915 74.8564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 710 0.000512 1024 0 768 35496 1.73987 41.3121 52.5446 95.6502 95.7149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 710 0.000512 1024 0 768 35424 1.7408 29.3244 52.4928 83.6112 83.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 710 0.000512 1024 0 768 35208 1.72646 24.7434 52.3604 78.8803 78.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 710 0.000512 1024 0 768 35136 1.72973 23.3228 52.3141 77.4166 77.4807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 710 0.000512 1024 0 768 35440 1.73661 41.5297 52.4452 95.762 95.8267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 710 0.000512 1024 0 768 35360 1.73702 28.9892 52.4427 83.2208 83.2842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 710 0.000512 1024 0 768 35280 1.73261 24.8215 52.443 79.0467 79.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 710 0.000512 1024 0 768 35200 1.73478 23.2628 52.4313 77.481 77.5461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 710 0.000512 1024 0 750 35616 1.74925 34.3378 52.5038 88.6437 88.7093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 710 0.000512 1024 0 750 35584 1.73955 22.8822 52.543 77.2175 77.2859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 710 0.000512 1024 0 750 35520 1.73824 19.1549 52.4641 73.4086 73.4719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 710 0.000512 1024 0 750 35600 1.73939 32.3914 52.5442 86.7284 86.7901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 710 0.000512 1024 0 750 35520 1.74 21.4186 52.4346 75.6432 75.7101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 710 0.000512 1024 0 750 35520 1.7408 18.0428 52.5335 72.3668 72.4314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 710 0.000512 1024 0 750 35360 1.73232 15.8148 52.3325 69.9315 69.9965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 710 0.000512 1024 0 750 35568 1.73466 42.8216 52.4675 97.0762 97.1404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 710 0.000512 1024 0 750 35520 1.74042 26.8923 52.464 81.1475 81.2109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 710 0.000512 1024 0 750 35424 1.73658 22.7028 52.4031 76.8944 76.9586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 710 0.000512 1024 0 750 35328 1.73261 19.5381 52.3384 73.6589 73.7259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 710 0.000512 1024 0 750 35560 1.74067 41.0488 52.4513 95.2941 95.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 710 0.000512 1024 0 750 35504 1.73683 26.2711 52.5023 80.5631 80.6339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 710 0.000512 1024 0 750 35448 1.73674 21.7419 52.5096 76.0406 76.1042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 710 0.000512 1024 0 750 35392 1.73629 19.1537 52.4629 73.4044 73.4683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 710 0.000512 1024 0 750 35584 1.73875 39.3397 52.5134 93.6431 93.7083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 710 0.000512 1024 0 750 35456 1.73875 26.8104 52.4678 81.0699 81.1414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 710 0.000512 1024 0 750 35328 1.73184 23.1825 52.3732 77.34 77.4029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 710 0.000512 1024 0 750 35328 1.73706 20.5812 52.4321 74.8025 74.8672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 710 0.000512 1024 0 750 35568 1.73914 41.9998 52.5488 96.3378 96.4014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 710 0.000512 1024 0 750 35424 1.7369 29.2594 52.401 83.4496 83.5195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 710 0.000512 1024 0 750 35424 1.73875 25.2498 52.4961 79.5355 79.6017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 710 0.000512 1024 0 750 35136 1.72131 23.1039 52.2021 77.0785 77.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 710 0.000512 1024 0 750 35280 1.7367 22.1795 52.4953 76.4621 76.5275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 710 0.000512 1024 0 750 35520 1.73491 40.6363 52.4409 94.8614 94.9255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 710 0.000512 1024 0 750 35360 1.73334 29.186 52.3878 83.3578 83.4217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 710 0.000512 1024 0 750 35280 1.72842 24.3932 52.3725 78.5456 78.6084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 710 0.000512 1024 0 750 35200 1.73242 23.0175 52.3674 77.169 77.2321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 710 0.000512 1024 0 750 35200 1.7352 23.4736 52.4483 77.7089 77.7728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 710 0.000512 1024 0 780 35488 1.73971 33.6181 52.5147 87.9252 87.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 710 0.000512 1024 0 780 35456 1.74275 22.1813 52.5651 76.5401 76.6084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 710 0.000512 1024 0 780 35424 1.73565 18.3996 52.5212 72.7101 72.7751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 710 0.000512 1024 0 780 35328 1.7367 16.1053 52.4772 70.3708 70.4354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 710 0.000512 1024 0 780 35480 1.74285 44.4609 52.5162 98.7734 98.8385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 710 0.000512 1024 0 780 35440 1.73664 27.9489 52.5517 82.2866 82.3519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 710 0.000512 1024 0 780 35400 1.73875 23.5378 52.5124 77.8424 77.9095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 710 0.000512 1024 0 780 35360 1.7399 20.4227 52.5634 74.7789 74.8443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 710 0.000512 1024 0 780 35472 1.73827 42.5388 52.5632 96.8933 96.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 710 0.000512 1024 0 780 35424 1.74096 27.05 52.5118 81.3564 81.4224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 710 0.000512 1024 0 780 35280 1.73245 22.2638 52.3903 76.4381 76.5015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 710 0.000512 1024 0 780 35328 1.74198 20.01 52.5265 74.3284 74.3921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 710 0.000512 1024 0 780 35280 1.74099 17.9757 52.5569 72.3259 72.3948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 710 0.000512 1024 0 780 35448 1.73904 39.3716 52.5396 93.7036 93.7657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 710 0.000512 1024 0 780 35392 1.73888 26.0383 52.4956 80.3252 80.3937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 710 0.000512 1024 0 780 35280 1.73654 22.0918 52.4127 76.2937 76.3578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 710 0.000512 1024 0 780 35168 1.73187 19.5359 52.3409 73.6629 73.7256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 710 0.000512 1024 0 780 35000 1.71613 17.0885 52.246 71.101 71.1696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 710 0.000512 1024 0 780 35456 1.73875 39.2711 52.5657 93.6291 93.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 710 0.000512 1024 0 780 35328 1.73907 26.6756 52.4269 80.8945 80.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 710 0.000512 1024 0 780 35328 1.73811 23.0731 52.5625 77.4256 77.4884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 710 0.000512 1024 0 780 35072 1.72848 20.8422 52.2945 74.9169 74.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 710 0.000512 1024 0 780 35200 1.73696 19.7254 52.5597 74.0729 74.1366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 710 0.000512 1024 0 768 35520 1.7367 32.3784 52.5294 86.6964 86.7615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 710 0.000512 1024 0 768 35456 1.73728 21.3443 52.4425 75.5744 75.6408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 710 0.000512 1024 0 768 35424 1.73859 17.9455 52.4406 72.1761 72.2409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 710 0.000512 1024 0 768 35328 1.73392 15.6382 52.3579 69.7808 69.8434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 710 0.000512 1024 0 768 35520 1.7408 42.6378 52.5378 96.9687 97.0339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 710 0.000512 1024 0 768 35440 1.73466 26.6465 52.4431 80.8759 80.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 710 0.000512 1024 0 768 35400 1.73261 21.9648 52.488 76.2376 76.3019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 710 0.000512 1024 0 768 35360 1.73274 19.4255 52.4959 73.708 73.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 710 0.000512 1024 0 768 35200 1.73088 17.4408 52.3203 71.5433 71.6061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 710 0.000512 1024 0 768 35520 1.7456 40.2944 52.5497 94.6417 94.7077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 710 0.000512 1024 0 768 35424 1.73875 25.7249 52.4404 79.956 80.0207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 710 0.000512 1024 0 768 35424 1.7393 21.351 52.5583 75.7002 75.7637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 710 0.000512 1024 0 768 35328 1.73786 19.0615 52.4385 73.2887 73.3532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 710 0.000512 1024 0 768 35280 1.73059 16.514 52.4444 70.7398 70.8055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 710 0.000512 1024 0 768 35504 1.7408 37.4674 52.4953 91.7531 91.8159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 710 0.000512 1024 0 768 35392 1.7367 24.5558 52.4592 78.8047 78.8729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 710 0.000512 1024 0 768 35280 1.73066 20.9536 52.3324 75.0699 75.1329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 710 0.000512 1024 0 768 35168 1.72851 18.1719 52.3043 72.2548 72.3194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 710 0.000512 1024 0 768 35280 1.73558 16.6728 52.5326 70.9911 71.0597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 710 0.000512 1024 0 768 35456 1.73795 38.0744 52.4929 92.3606 92.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 710 0.000512 1024 0 768 35328 1.73635 25.7741 52.3563 79.9164 79.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 710 0.000512 1024 0 768 35328 1.73632 21.9264 52.4807 76.1944 76.2605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 710 0.000512 1024 0 768 35072 1.72237 20.0738 52.2175 74.0678 74.1329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 710 0.000512 1024 0 768 35200 1.73466 18.9468 52.4913 73.2241 73.2902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 710 0.000512 1024 0 768 34944 1.72381 18.5218 52.1815 72.4799 72.5411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 710 0.000512 1024 0 768 35552 1.74096 50.8255 52.5054 105.125 105.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 710 0.000512 1024 0 768 35520 1.7367 36.0046 52.4837 90.2784 90.3427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 710 0.000512 1024 0 768 35456 1.73347 24.0219 52.4968 78.3037 78.3669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 710 0.000512 1024 0 768 35424 1.73597 20.1058 52.4358 74.3283 74.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 710 0.000512 1024 0 768 35328 1.7319 17.9649 52.3537 72.1031 72.1672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 710 0.000512 1024 0 768 35360 1.73466 16.3228 52.4464 70.5536 70.6191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 710 0.000512 1024 0 768 35328 1.7353 15.6575 52.4807 69.9277 69.9921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 710 0.000512 1024 0 768 35168 1.72237 14.0329 52.3117 68.1154 68.1818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 710 0.000512 1024 0 768 35072 1.72243 14.1442 52.229 68.1464 68.2121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 710 0.000512 1024 0 780 35168 1.72851 52.9946 52.3923 107.168 107.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 710 0.000512 1024 0 768 35168 1.72493 13.1074 52.3041 67.1863 67.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 710 0.000512 1024 0 750 35280 1.73261 51.2389 52.3837 105.406 105.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 710 0.000512 1024 0 768 35280 1.73741 52.6349 52.4987 106.923 106.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 710 0.000512 1024 0 736 35584 1.73683 49.8305 52.5056 104.122 104.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 710 0.000512 1024 0 736 35040 1.72291 20.6147 52.2339 74.6202 74.6844
