Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon May 27 09:14:50 2024

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 13.53 sec.

Routing started.
Building routing graph takes 1.69 sec.
Processing design graph takes 0.38 sec.
Total nets for routing : 3164.
Global routing takes 0.86 sec.
Detailed routing takes 5.05 sec.
Hold Violation Fix in router takes 6.33 sec.
Finish routing takes 0.22 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 15.02 sec.

IO Port Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC      | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| adc_dac_int            | output        | B3       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| es0_alrck              | input         | AB11     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| es0_dsclk              | input         | Y11      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| es0_mclk               | output        | V11      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| es0_sdin               | input         | W11      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| es1_dlrc               | input         | Y5       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| es1_dsclk              | input         | W6       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| es1_mclk               | output        | Y6       | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| es1_sdout              | output        | AB5      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| es7243_scl             | output        | AA10     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| es7243_sda             | inout         | AB10     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| es8156_scl             | output        | AA8      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| es8156_sda             | inout         | AB8      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rgmii_rx_ctl_0     | input         | F9       | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rgmii_rxc_0        | input         | F14      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rgmii_rxd_0[0]     | input         | H10      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rgmii_rxd_0[1]     | input         | H11      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rgmii_rxd_0[2]     | input         | G13      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rgmii_rxd_0[3]     | input         | H13      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rgmii_tx_ctl_0     | output        | B18      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_rgmii_txc_0        | output        | G16      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_rgmii_txd_0[0]     | output        | F17      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_rgmii_txd_0[1]     | output        | D17      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_rgmii_txd_0[2]     | output        | C18      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_rgmii_txd_0[3]     | output        | A18      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_rst_n_0            | output        | B20      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| key                    | input         | K18      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key1                   | input         | L15      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| led[0]                 | output        | F8       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[1]                 | output        | A3       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[2]                 | output        | C5       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[3]                 | output        | A5       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lin_led                | output        | B2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lin_test               | input         | Y13      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| lout_led               | output        | A2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| lout_test              | input         | V7       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_clk                | input         | P20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| uart_rx                | input         | R8       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| uart_tx                | output        | R9       | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 7        | 84            | 9                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 347      | 6450          | 6                  
|   FF                     | 880      | 38700         | 3                  
|   LUT                    | 1084     | 25800         | 5                  
|   LUT-FF pairs           | 311      | 25800         | 2                  
| Use of CLMS              | 345      | 4250          | 9                  
|   FF                     | 158      | 25500         | 1                  
|   LUT                    | 919      | 17000         | 6                  
|   LUT-FF pairs           | 48       | 17000         | 1                  
|   Distributed RAM        | 512      | 17000         | 4                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 2.5      | 134           | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 128      | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 39       | 296           | 14                 
|   IOBD                   | 19       | 64            | 30                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 3        | 8             | 38                 
|   IOBS_LR                | 3        | 161           | 2                  
|   IOBS_TB                | 14       | 56            | 25                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 1        | 40            | 3                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 39       | 400           | 10                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 6        | 30            | 20                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                                                         | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                                                | Driver Pin     | Site Of Driver Inst     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg                                              | USCM_84_108           | ntclkbufg_0         | 828             | 0                   | voice_loop_test_inst/pll1/u_pll_e3/goppll                  | CLKOUT0        | PLL_158_55              
| clkbufg_1/gopclkbufg                                              | USCM_84_110           | ntclkbufg_1         | 103             | 0                   | sys_clk_ibuf/opit_1                                        | INCK           | IOL_327_210             
| clkbufg_2/gopclkbufg                                              | USCM_84_111           | ntclkbufg_2         | 74              | 0                   | es0_dsclk_ibuf/opit_1                                      | INCK           | IOL_159_6               
| clkbufg_3/gopclkbufg                                              | USCM_84_112           | ntclkbufg_3         | 18              | 0                   | es1_dsclk_ibuf/opit_1                                      | OUT            | IOL_39_6                
| udp_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg     | USCM_84_109           | rgmii_clk           | 368             | 0                   | udp_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0     | CLKOUT         | IOCKDLY_84_360          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                      | Site Of Pll Inst     | Pin         | Net Of Pin                                     | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                             | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| voice_loop_test_inst/pll1/u_pll_e3/goppll     | PLL_158_55           | CLKFB       | voice_loop_test_inst/pll1/u_pll_e3/ntCLKFB     |  -              |  -                  | voice_loop_test_inst/pll1/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_55                    
| voice_loop_test_inst/pll1/u_pll_e3/goppll     | PLL_158_55           | CLKIN1      | _N7                                            |  -              |  -                  | sys_clk_ibuf/opit_1                           | INCK                 | IOL_327_210                   
| voice_loop_test_inst/pll1/u_pll_e3/goppll     | PLL_158_55           | CLKIN2      | ntR318                                         |  -              |  -                  | GND_120                                       | Z                    | HARD0N1_156_57                
| voice_loop_test_inst/pll1/u_pll_e3/goppll     | PLL_158_55           | CLKOUT0     | audio_clk                                      | 828             | 2                   |  ...                                          |  ...                 |  ...                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                      | LUT      | FF       | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| audio_lms_test                                        | 1995     | 1038     | 512                 | 7       | 2.5     | 0           | 1       | 0        | 0            | 0        | 39     | 0           | 1           | 0            | 0        | 0       | 0        | 1       | 1        | 0          | 0             | 0         | 0        | 6        
| + key_filter_inst                                     | 32       | 21       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + lms_top_inst                                        | 277      | 279      | 0                   | 7       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + LMS_inst                                          | 92       | 96       | 0                   | 7       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Data_reg_1                                      | 1        | 16       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Data_reg_2                                      | 0        | 16       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + LMSX_selfdefine_inst                            | 75       | 64       | 0                   | 6       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + class1[0].genblk1.LMS_tap_1                   | 16       | 32       | 0                   | 2       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Data_reg                                    | 16       | 16       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Delay_reg                                   | 0        | 16       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + class1[1].genblk1.LMS_tap_2                   | 16       | 16       | 0                   | 2       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Data_reg                                    | 16       | 16       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + class1[2].genblk1.LMS_tap_2                   | 16       | 16       | 0                   | 2       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Data_reg                                    | 16       | 16       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + lms_fifo1                                         | 92       | 90       | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_lms_fifos                           | 92       | 90       | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                              | 92       | 90       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                 | 0        | 0        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + lms_fifo2                                         | 92       | 90       | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_lms_fifos                           | 92       | 90       | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                              | 92       | 90       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                 | 0        | 0        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + uart_top_inst                                       | 127      | 110      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_uart_rx                                         | 35       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_uart_tx                                         | 28       | 20       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + uart_data_gen                                     | 64       | 47       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + udp_top_inst                                        | 1352     | 454      | 512                 | 0       | 0       | 0           | 1       | 0        | 0            | 0        | 11     | 0           | 1           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|   + audio_data_pkt1_revised_inst                      | 783      | 92       | 512                 | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + the_instance_name                               | 763      | 73       | 512                 | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipm_distributed_fifo_fifo_audo_data_pkt     | 763      | 73       | 512                 | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipm_distributed_sdpram_fifo_audo_data_pkt   | 674      | 0        | 512                 | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_ctr                  | 88       | 73       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + eth0_gmii_to_rgmii                                | 0        | 9        | 0                   | 0       | 0       | 0           | 1       | 0        | 0            | 0        | 11     | 0           | 1           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|   + u_udp                                             | 537      | 303      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                      | 54       | 32       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_rx                                        | 156      | 165      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_tx                                        | 327      | 106      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + voice_loop_test_inst                                | 205      | 173      | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ES7243E_reg_config                                | 58       | 27       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_i2c_com                                       | 37       | 11       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ES7243_i2s_rx                                     | 26       | 42       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ES8156_i2s_tx                                     | 16       | 18       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ES8156_reg_config                                 | 61       | 35       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_i2c_com                                       | 36       | 11       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + i2s_loop                                          | 16       | 32       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + pll1                                              | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                      
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_lms_test/device_map/audio_lms_test_map.adf          
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_lms_test/device_map/audio_lms_test.pcf              
| Output     | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_lms_test/place_route/audio_lms_test_pnr.adf         
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_lms_test/place_route/clock_utilization.txt          
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_lms_test/place_route/audio_lms_test_plc.adf         
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_lms_test/place_route/audio_lms_test.prr             
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_lms_test/place_route/audio_lms_test_prr.prt         
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_lms_test/place_route/audio_lms_test_pnr.netlist     
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_lms_test/place_route/prr.db                         
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 855 MB
Total CPU  time to pnr completion : 0h:0m:37s
Process Total CPU  time to pnr completion : 0h:0m:37s
Total real time to pnr completion : 0h:0m:39s
