#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ae9bc76870 .scope module, "clock_divider_100MHz_to_1Hz" "clock_divider_100MHz_to_1Hz" 2 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "clk_out";
o000001ae9bd06fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ae9bc76fe0_0 .net "clk", 0 0, o000001ae9bd06fd8;  0 drivers
v000001ae9bc76a00_0 .var "clk_out", 0 0;
v000001ae9bc76aa0_0 .var "counter", 32 0;
o000001ae9bd07068 .functor BUFZ 1, C4<z>; HiZ drive
v000001ae9bc76b40_0 .net "rst", 0 0, o000001ae9bd07068;  0 drivers
E_000001ae9bc7cbf0 .event posedge, v000001ae9bc76b40_0, v000001ae9bc76fe0_0;
    .scope S_000001ae9bc76870;
T_0 ;
    %wait E_000001ae9bc7cbf0;
    %vpi_call 2 17 "$display", "counter = %d", v000001ae9bc76aa0_0 {0 0 0};
    %vpi_call 2 18 "$display", "clk_out = %d", v000001ae9bc76a00_0 {0 0 0};
    %load/vec4 v000001ae9bc76b40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ae9bc76a00_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v000001ae9bc76aa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ae9bc76aa0_0;
    %cmpi/e 50000000, 0, 33;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v000001ae9bc76aa0_0, 0;
    %load/vec4 v000001ae9bc76a00_0;
    %inv;
    %assign/vec4 v000001ae9bc76a00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001ae9bc76aa0_0;
    %addi 1, 0, 33;
    %assign/vec4 v000001ae9bc76aa0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "clock_divider.v";
