## Announcement

## Assignment 6
### Due Date: 14.12.2023 @ 23:50

## Tasks
1- Implement full adder by using minimum amount of logic gates.  
2- Run the simulator and simulate every case of truth table in order. (Gif or video)  
3- Save and Upload your circuit Digital design file to the repo like **Assignment5.dig**. 

### Screenshots
![javaw_swmGe4sTQK](https://github.com/abbaselmas/Assignment/assets/147322685/346ed460-011b-491b-ab6a-60715daf4f94)
![Ekran görüntüsü 2023-12-14 215010](https://github.com/abbaselmas/Assignment/assets/147322685/8b6b15eb-8250-485e-a59f-cb7af73cea21)



### Equipments List

- 74LS32 TTL OR GATE IC
- 74LS08 TTL AND GATE IC
- 74LS86 TTL XOR GATE IC
- Standard set equipments
