{"Source Block": ["hdl/library/common/ad_pack.v@86:110@HdlStmIf", "wire [SH_W*UNIT_W-1:0] idata_dd_nx;\nwire [SH_W-1:0] in_use_nx;\nwire pack_wr;\n\ngenerate\n  if (I_REG) begin : i_reg\n\n    always @(posedge clk) begin\n      ivalid_d <= ivalid;\n      idata_d <= idata;\n    end\n\n  end else begin\n\n    always @(*) begin\n      ivalid_d = ivalid;\n      idata_d = idata;\n    end\n\n  end\nendgenerate\n\nassign idata_dd_nx = {idata_d,idata_dd[SH_W*UNIT_W-1:I_W*UNIT_W]};\nassign in_use_nx = {{I_W{ivalid_d}},in_use[SH_W-1:I_W]};\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[91, "  if (I_REG) begin : i_reg\n"], [93, "    always @(posedge clk) begin\n"], [94, "      ivalid_d <= ivalid;\n"], [95, "      idata_d <= idata;\n"], [96, "    end\n"], [98, "  end else begin\n"], [100, "    always @(*) begin\n"], [101, "      ivalid_d = ivalid;\n"], [102, "      idata_d = idata;\n"], [103, "    end\n"], [105, "  end\n"]], "Add": [[91, "  generate\n"], [91, "    if (I_REG) begin : i_reg\n"], [96, "      always @(posedge clk) begin\n"], [96, "        ivalid_d <= ivalid;\n"], [96, "        idata_d <= idata;\n"], [96, "      end\n"], [98, "    end else begin\n"], [103, "      always @(*) begin\n"], [103, "        ivalid_d = ivalid;\n"], [103, "        idata_d = idata;\n"], [103, "      end\n"]]}}