// Seed: 2260559852
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  always @(posedge 1);
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  final force id_2[1] = 1;
  tri1 id_3;
  module_0(
      id_3, id_2, id_2, id_2, id_3, id_2, id_3
  );
  assign id_2 = id_2;
  assign id_3 = 1;
  assign id_3 = 1;
endmodule
