
*** Running vivado
    with args -log game_topshell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game_topshell.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source game_topshell.tcl -notrace
Command: synth_design -top game_topshell -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 485.406 ; gain = 99.293
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'game_topshell' [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/topshell1.vhd:53]
INFO: [Synth 8-3491] module 'vga_working' declared at 'O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/vga_working.vhd:8' bound to instance 'display_to_vga2' of component 'vga_working' [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/topshell1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'vga_working' [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/vga_working.vhd:21]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/vga_working.vhd:133]
INFO: [Synth 8-226] default block is never used [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/vga_working.vhd:145]
INFO: [Synth 8-226] default block is never used [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/vga_working.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'vga_working' (1#1) [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/vga_working.vhd:21]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'O:/engs31/finalproject/final_redo/final_redo.runs/synth_1/.Xil/Vivado-1940-MECHA-4/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'RAM_0_Port' of component 'blk_mem_gen_1' [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/topshell1.vhd:117]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [O:/engs31/finalproject/final_redo/final_redo.runs/synth_1/.Xil/Vivado-1940-MECHA-4/realtime/blk_mem_gen_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'button_control' declared at 'O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/button_control.vhd:7' bound to instance 'button_control_port' of component 'button_control' [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/topshell1.vhd:129]
INFO: [Synth 8-638] synthesizing module 'button_control' [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/button_control.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'button_control' (2#1) [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/button_control.vhd:21]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/topshell1.vhd:153]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer2' to cell 'BUFG' [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/topshell1.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'game_topshell' (3#1) [O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/topshell1.vhd:53]
WARNING: [Synth 8-3331] design vga_working has unconnected port doutb1[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 542.043 ; gain = 155.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 542.043 ; gain = 155.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 542.043 ; gain = 155.930
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [o:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_0_in_context.xdc] for cell 'RAM_0_Port'
Finished Parsing XDC File [o:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_0_in_context.xdc] for cell 'RAM_0_Port'
Parsing XDC File [O:/engs31/finalproject/final_redo/final_redo.srcs/constrs_1/new/finalworking_xdc.xdc]
Finished Parsing XDC File [O:/engs31/finalproject/final_redo/final_redo.srcs/constrs_1/new/finalworking_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/engs31/finalproject/final_redo/final_redo.srcs/constrs_1/new/finalworking_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_topshell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_topshell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [O:/engs31/finalproject/final_redo/final_redo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [O:/engs31/finalproject/final_redo/final_redo.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.473 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.473 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 857.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 857.473 ; gain = 471.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 857.473 ; gain = 471.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for RAM_0_Port. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 857.473 ; gain = 471.359
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "posH" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk25_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "counterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'button_control'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1MHz_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
          update_current |                              010 |                               01
             update_next |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'button_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 857.473 ; gain = 471.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game_topshell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module vga_working 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module button_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "display_to_vga2/posH" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_to_vga2/posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_to_vga2/posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "display_to_vga2/counterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "display_to_vga2/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_to_vga2/clk25_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1MHz_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'display_to_vga2/color_reg[0]' (FDR) to 'display_to_vga2/color_reg[1]'
INFO: [Synth 8-3886] merging instance 'display_to_vga2/color_reg[1]' (FDR) to 'display_to_vga2/color_reg[2]'
INFO: [Synth 8-3886] merging instance 'display_to_vga2/color_reg[2]' (FDR) to 'display_to_vga2/color_reg[3]'
INFO: [Synth 8-3886] merging instance 'display_to_vga2/color_reg[3]' (FDR) to 'display_to_vga2/color_reg[4]'
INFO: [Synth 8-3886] merging instance 'display_to_vga2/color_reg[4]' (FDR) to 'display_to_vga2/color_reg[5]'
INFO: [Synth 8-3886] merging instance 'display_to_vga2/color_reg[5]' (FDR) to 'display_to_vga2/color_reg[6]'
INFO: [Synth 8-3886] merging instance 'display_to_vga2/color_reg[6]' (FDR) to 'display_to_vga2/color_reg[7]'
INFO: [Synth 8-3886] merging instance 'display_to_vga2/color_reg[8]' (FDR) to 'display_to_vga2/color_reg[9]'
INFO: [Synth 8-3886] merging instance 'display_to_vga2/color_reg[9]' (FDR) to 'display_to_vga2/color_reg[10]'
INFO: [Synth 8-3886] merging instance 'display_to_vga2/color_reg[10]' (FDR) to 'display_to_vga2/color_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 857.473 ; gain = 471.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 865.363 ; gain = 479.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 885.977 ; gain = 499.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 885.977 ; gain = 499.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 885.977 ; gain = 499.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 885.977 ; gain = 499.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 885.977 ; gain = 499.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 885.977 ; gain = 499.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 885.977 ; gain = 499.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 885.977 ; gain = 499.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_1_bbox_0 |     1|
|2     |BUFG                 |     4|
|3     |CARRY4               |    64|
|4     |LUT1                 |    13|
|5     |LUT2                 |   167|
|6     |LUT3                 |     7|
|7     |LUT4                 |    32|
|8     |LUT5                 |    29|
|9     |LUT6                 |    31|
|10    |FDRE                 |   211|
|11    |FDSE                 |     8|
|12    |IBUF                 |     7|
|13    |OBUF                 |    14|
+------+---------------------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   589|
|2     |  button_control_port |button_control |    70|
|3     |  display_to_vga2     |vga_working    |   387|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 885.977 ; gain = 499.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 885.977 ; gain = 184.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 885.977 ; gain = 499.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 889.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 889.734 ; gain = 515.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 889.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'O:/engs31/finalproject/final_redo/final_redo.runs/synth_1/game_topshell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_topshell_utilization_synth.rpt -pb game_topshell_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 17:43:46 2019...
