Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 24 02:17:23 2020
| Host         : tongplw running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file undertale_timing_summary_routed.rpt -pb undertale_timing_summary_routed.pb -rpx undertale_timing_summary_routed.rpx -warn_on_violation
| Design       : undertale
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: controller/page_num_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/line_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/pix_stb_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.123        0.000                      0                  125        0.079        0.000                      0                  125        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.123        0.000                      0                  125        0.079        0.000                      0                  125        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 2.218ns (35.705%)  route 3.994ns (64.295%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    controller/CLK
    SLICE_X7Y47          FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  controller/down_reg/Q
                         net (fo=4, routed)           1.120     6.733    controller/down
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.857 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.857    game_page/S[1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.255 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    game_page/pos_y0__0_carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    game_page/pos_y0__0_carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.625 f  game_page/pos_y0__0_carry__1/O[2]
                         net (fo=3, routed)           0.822     8.448    game_page/pos_y[10]
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.302     8.750 r  game_page/pos_y[11]_i_4/O
                         net (fo=2, routed)           0.436     9.186    game_page/pos_y[11]_i_4_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  game_page/pos_y[7]_i_2/O
                         net (fo=8, routed)           0.617     9.927    game_page/pos_y[7]_i_2_n_0
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.118    10.045 r  game_page/pos_y[6]_i_1/O
                         net (fo=2, routed)           0.348    10.393    game_page/p_1_in[6]
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.326    10.719 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.651    11.369    game_page/pos_y[11]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  game_page/pos_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.450    14.791    game_page/CLK
    SLICE_X8Y44          FDRE                                         r  game_page/pos_y_reg[5]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y44          FDRE (Setup_fdre_C_R)       -0.524    14.492    game_page/pos_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 2.218ns (35.705%)  route 3.994ns (64.295%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    controller/CLK
    SLICE_X7Y47          FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  controller/down_reg/Q
                         net (fo=4, routed)           1.120     6.733    controller/down
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.857 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.857    game_page/S[1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.255 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    game_page/pos_y0__0_carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    game_page/pos_y0__0_carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.625 f  game_page/pos_y0__0_carry__1/O[2]
                         net (fo=3, routed)           0.822     8.448    game_page/pos_y[10]
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.302     8.750 r  game_page/pos_y[11]_i_4/O
                         net (fo=2, routed)           0.436     9.186    game_page/pos_y[11]_i_4_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  game_page/pos_y[7]_i_2/O
                         net (fo=8, routed)           0.617     9.927    game_page/pos_y[7]_i_2_n_0
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.118    10.045 r  game_page/pos_y[6]_i_1/O
                         net (fo=2, routed)           0.348    10.393    game_page/p_1_in[6]
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.326    10.719 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.651    11.369    game_page/pos_y[11]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  game_page/pos_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.450    14.791    game_page/CLK
    SLICE_X8Y44          FDRE                                         r  game_page/pos_y_reg[7]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y44          FDRE (Setup_fdre_C_R)       -0.524    14.492    game_page/pos_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 2.218ns (35.705%)  route 3.994ns (64.295%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    controller/CLK
    SLICE_X7Y47          FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  controller/down_reg/Q
                         net (fo=4, routed)           1.120     6.733    controller/down
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.857 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.857    game_page/S[1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.255 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    game_page/pos_y0__0_carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    game_page/pos_y0__0_carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.625 f  game_page/pos_y0__0_carry__1/O[2]
                         net (fo=3, routed)           0.822     8.448    game_page/pos_y[10]
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.302     8.750 r  game_page/pos_y[11]_i_4/O
                         net (fo=2, routed)           0.436     9.186    game_page/pos_y[11]_i_4_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  game_page/pos_y[7]_i_2/O
                         net (fo=8, routed)           0.617     9.927    game_page/pos_y[7]_i_2_n_0
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.118    10.045 r  game_page/pos_y[6]_i_1/O
                         net (fo=2, routed)           0.348    10.393    game_page/p_1_in[6]
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.326    10.719 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.651    11.369    game_page/pos_y[11]_i_1_n_0
    SLICE_X9Y44          FDRE                                         r  game_page/pos_y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.450    14.791    game_page/CLK
    SLICE_X9Y44          FDRE                                         r  game_page/pos_y_reg[10]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y44          FDRE (Setup_fdre_C_R)       -0.429    14.587    game_page/pos_y_reg[10]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 2.218ns (35.705%)  route 3.994ns (64.295%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    controller/CLK
    SLICE_X7Y47          FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  controller/down_reg/Q
                         net (fo=4, routed)           1.120     6.733    controller/down
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.857 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.857    game_page/S[1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.255 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    game_page/pos_y0__0_carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    game_page/pos_y0__0_carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.625 f  game_page/pos_y0__0_carry__1/O[2]
                         net (fo=3, routed)           0.822     8.448    game_page/pos_y[10]
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.302     8.750 r  game_page/pos_y[11]_i_4/O
                         net (fo=2, routed)           0.436     9.186    game_page/pos_y[11]_i_4_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  game_page/pos_y[7]_i_2/O
                         net (fo=8, routed)           0.617     9.927    game_page/pos_y[7]_i_2_n_0
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.118    10.045 r  game_page/pos_y[6]_i_1/O
                         net (fo=2, routed)           0.348    10.393    game_page/p_1_in[6]
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.326    10.719 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.651    11.369    game_page/pos_y[11]_i_1_n_0
    SLICE_X9Y44          FDRE                                         r  game_page/pos_y_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.450    14.791    game_page/CLK
    SLICE_X9Y44          FDRE                                         r  game_page/pos_y_reg[11]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y44          FDRE (Setup_fdre_C_R)       -0.429    14.587    game_page/pos_y_reg[11]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 2.218ns (35.705%)  route 3.994ns (64.295%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    controller/CLK
    SLICE_X7Y47          FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  controller/down_reg/Q
                         net (fo=4, routed)           1.120     6.733    controller/down
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.857 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.857    game_page/S[1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.255 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    game_page/pos_y0__0_carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    game_page/pos_y0__0_carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.625 f  game_page/pos_y0__0_carry__1/O[2]
                         net (fo=3, routed)           0.822     8.448    game_page/pos_y[10]
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.302     8.750 r  game_page/pos_y[11]_i_4/O
                         net (fo=2, routed)           0.436     9.186    game_page/pos_y[11]_i_4_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  game_page/pos_y[7]_i_2/O
                         net (fo=8, routed)           0.617     9.927    game_page/pos_y[7]_i_2_n_0
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.118    10.045 r  game_page/pos_y[6]_i_1/O
                         net (fo=2, routed)           0.348    10.393    game_page/p_1_in[6]
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.326    10.719 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.651    11.369    game_page/pos_y[11]_i_1_n_0
    SLICE_X9Y44          FDSE                                         r  game_page/pos_y_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.450    14.791    game_page/CLK
    SLICE_X9Y44          FDSE                                         r  game_page/pos_y_reg[8]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y44          FDSE (Setup_fdse_C_S)       -0.429    14.587    game_page/pos_y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 2.218ns (35.705%)  route 3.994ns (64.295%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    controller/CLK
    SLICE_X7Y47          FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  controller/down_reg/Q
                         net (fo=4, routed)           1.120     6.733    controller/down
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.857 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.857    game_page/S[1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.255 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    game_page/pos_y0__0_carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    game_page/pos_y0__0_carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.625 f  game_page/pos_y0__0_carry__1/O[2]
                         net (fo=3, routed)           0.822     8.448    game_page/pos_y[10]
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.302     8.750 r  game_page/pos_y[11]_i_4/O
                         net (fo=2, routed)           0.436     9.186    game_page/pos_y[11]_i_4_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  game_page/pos_y[7]_i_2/O
                         net (fo=8, routed)           0.617     9.927    game_page/pos_y[7]_i_2_n_0
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.118    10.045 r  game_page/pos_y[6]_i_1/O
                         net (fo=2, routed)           0.348    10.393    game_page/p_1_in[6]
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.326    10.719 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.651    11.369    game_page/pos_y[11]_i_1_n_0
    SLICE_X9Y44          FDRE                                         r  game_page/pos_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.450    14.791    game_page/CLK
    SLICE_X9Y44          FDRE                                         r  game_page/pos_y_reg[9]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y44          FDRE (Setup_fdre_C_R)       -0.429    14.587    game_page/pos_y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 2.218ns (36.533%)  route 3.853ns (63.467%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    controller/CLK
    SLICE_X7Y47          FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  controller/down_reg/Q
                         net (fo=4, routed)           1.120     6.733    controller/down
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.857 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.857    game_page/S[1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.255 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    game_page/pos_y0__0_carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    game_page/pos_y0__0_carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.625 f  game_page/pos_y0__0_carry__1/O[2]
                         net (fo=3, routed)           0.822     8.448    game_page/pos_y[10]
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.302     8.750 r  game_page/pos_y[11]_i_4/O
                         net (fo=2, routed)           0.436     9.186    game_page/pos_y[11]_i_4_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  game_page/pos_y[7]_i_2/O
                         net (fo=8, routed)           0.617     9.927    game_page/pos_y[7]_i_2_n_0
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.118    10.045 r  game_page/pos_y[6]_i_1/O
                         net (fo=2, routed)           0.348    10.393    game_page/p_1_in[6]
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.326    10.719 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.510    11.228    game_page/pos_y[11]_i_1_n_0
    SLICE_X11Y43         FDSE                                         r  game_page/pos_y_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.451    14.792    game_page/CLK
    SLICE_X11Y43         FDSE                                         r  game_page/pos_y_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y43         FDSE (Setup_fdse_C_S)       -0.429    14.588    game_page/pos_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 2.218ns (36.533%)  route 3.853ns (63.467%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    controller/CLK
    SLICE_X7Y47          FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  controller/down_reg/Q
                         net (fo=4, routed)           1.120     6.733    controller/down
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.857 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.857    game_page/S[1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.255 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    game_page/pos_y0__0_carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    game_page/pos_y0__0_carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.625 f  game_page/pos_y0__0_carry__1/O[2]
                         net (fo=3, routed)           0.822     8.448    game_page/pos_y[10]
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.302     8.750 r  game_page/pos_y[11]_i_4/O
                         net (fo=2, routed)           0.436     9.186    game_page/pos_y[11]_i_4_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  game_page/pos_y[7]_i_2/O
                         net (fo=8, routed)           0.617     9.927    game_page/pos_y[7]_i_2_n_0
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.118    10.045 r  game_page/pos_y[6]_i_1/O
                         net (fo=2, routed)           0.348    10.393    game_page/p_1_in[6]
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.326    10.719 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.510    11.228    game_page/pos_y[11]_i_1_n_0
    SLICE_X11Y43         FDSE                                         r  game_page/pos_y_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.451    14.792    game_page/CLK
    SLICE_X11Y43         FDSE                                         r  game_page/pos_y_reg[3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y43         FDSE (Setup_fdse_C_S)       -0.429    14.588    game_page/pos_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 2.218ns (37.334%)  route 3.723ns (62.666%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    controller/CLK
    SLICE_X7Y47          FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  controller/down_reg/Q
                         net (fo=4, routed)           1.120     6.733    controller/down
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.857 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.857    game_page/S[1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.255 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    game_page/pos_y0__0_carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    game_page/pos_y0__0_carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.625 f  game_page/pos_y0__0_carry__1/O[2]
                         net (fo=3, routed)           0.822     8.448    game_page/pos_y[10]
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.302     8.750 r  game_page/pos_y[11]_i_4/O
                         net (fo=2, routed)           0.436     9.186    game_page/pos_y[11]_i_4_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  game_page/pos_y[7]_i_2/O
                         net (fo=8, routed)           0.617     9.927    game_page/pos_y[7]_i_2_n_0
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.118    10.045 r  game_page/pos_y[6]_i_1/O
                         net (fo=2, routed)           0.348    10.393    game_page/p_1_in[6]
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.326    10.719 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.380    11.098    game_page/pos_y[11]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  game_page/pos_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.450    14.791    game_page/CLK
    SLICE_X8Y43          FDRE                                         r  game_page/pos_y_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524    14.492    game_page/pos_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.098    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 2.218ns (37.334%)  route 3.723ns (62.666%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.636     5.157    controller/CLK
    SLICE_X7Y47          FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  controller/down_reg/Q
                         net (fo=4, routed)           1.120     6.733    controller/down
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.124     6.857 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.857    game_page/S[1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.255 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.255    game_page/pos_y0__0_carry_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.369    game_page/pos_y0__0_carry__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.625 f  game_page/pos_y0__0_carry__1/O[2]
                         net (fo=3, routed)           0.822     8.448    game_page/pos_y[10]
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.302     8.750 r  game_page/pos_y[11]_i_4/O
                         net (fo=2, routed)           0.436     9.186    game_page/pos_y[11]_i_4_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     9.310 r  game_page/pos_y[7]_i_2/O
                         net (fo=8, routed)           0.617     9.927    game_page/pos_y[7]_i_2_n_0
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.118    10.045 r  game_page/pos_y[6]_i_1/O
                         net (fo=2, routed)           0.348    10.393    game_page/p_1_in[6]
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.326    10.719 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.380    11.098    game_page/pos_y[11]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  game_page/pos_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.450    14.791    game_page/CLK
    SLICE_X8Y43          FDRE                                         r  game_page/pos_y_reg[2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y43          FDRE (Setup_fdre_C_R)       -0.524    14.492    game_page/pos_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.098    
  -------------------------------------------------------------------
                         slack                                  3.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 game_page/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.401ns (84.097%)  route 0.076ns (15.903%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.450    game_page/CLK
    SLICE_X9Y49          FDRE                                         r  game_page/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  game_page/pos_x_reg[2]/Q
                         net (fo=4, routed)           0.075     1.666    game_page/pos_x_reg[9]_0[2]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.045     1.711 r  game_page/pos_x0__0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.711    game_page/pos_x0__0_carry_i_2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.820 r  game_page/pos_x0__0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.821    game_page/pos_x0__0_carry_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.861 r  game_page/pos_x0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.861    game_page/pos_x0__0_carry__0_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.927 r  game_page/pos_x0__0_carry__1/O[2]
                         net (fo=3, routed)           0.000     1.927    game_page/pos_x[10]
    SLICE_X8Y51          FDRE                                         r  game_page/pos_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.962    game_page/CLK
    SLICE_X8Y51          FDRE                                         r  game_page/pos_x_reg[10]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.130     1.848    game_page/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 game_page/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.424ns (84.829%)  route 0.076ns (15.171%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.450    game_page/CLK
    SLICE_X9Y49          FDRE                                         r  game_page/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  game_page/pos_x_reg[2]/Q
                         net (fo=4, routed)           0.075     1.666    game_page/pos_x_reg[9]_0[2]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.045     1.711 r  game_page/pos_x0__0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.711    game_page/pos_x0__0_carry_i_2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.820 r  game_page/pos_x0__0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.821    game_page/pos_x0__0_carry_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.861 r  game_page/pos_x0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.861    game_page/pos_x0__0_carry__0_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.950 r  game_page/pos_x0__0_carry__1/O[1]
                         net (fo=3, routed)           0.000     1.950    game_page/pos_x[9]
    SLICE_X8Y51          FDRE                                         r  game_page/pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.962    game_page/CLK
    SLICE_X8Y51          FDRE                                         r  game_page/pos_x_reg[9]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.130     1.848    game_page/pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 game_page/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.426ns (84.889%)  route 0.076ns (15.111%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.450    game_page/CLK
    SLICE_X9Y49          FDRE                                         r  game_page/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  game_page/pos_x_reg[2]/Q
                         net (fo=4, routed)           0.075     1.666    game_page/pos_x_reg[9]_0[2]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.045     1.711 r  game_page/pos_x0__0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.711    game_page/pos_x0__0_carry_i_2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.820 r  game_page/pos_x0__0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.821    game_page/pos_x0__0_carry_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.861 r  game_page/pos_x0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.861    game_page/pos_x0__0_carry__0_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.952 r  game_page/pos_x0__0_carry__1/O[3]
                         net (fo=3, routed)           0.000     1.952    game_page/pos_x[11]
    SLICE_X8Y51          FDRE                                         r  game_page/pos_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.962    game_page/CLK
    SLICE_X8Y51          FDRE                                         r  game_page/pos_x_reg[11]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.130     1.848    game_page/pos_x_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.450    vga/cnt_reg[15]_0
    SLICE_X11Y48         FDRE                                         r  vga/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  vga/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.658    vga/cnt[14]
    SLICE_X11Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.804 r  vga/cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.804    vga/cnt_reg[15]_i_1_n_5
    SLICE_X11Y48         FDRE                                         r  vga/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     1.964    vga/cnt_reg[15]_0
    SLICE_X11Y48         FDRE                                         r  vga/cnt_reg[15]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.105     1.555    vga/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.450    vga/cnt_reg[15]_0
    SLICE_X11Y48         FDRE                                         r  vga/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  vga/cnt_reg[13]/Q
                         net (fo=1, routed)           0.105     1.696    vga/cnt[13]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  vga/cnt_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.811    vga/cnt_reg[15]_i_1_n_7
    SLICE_X11Y48         FDRE                                         r  vga/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     1.964    vga/cnt_reg[15]_0
    SLICE_X11Y48         FDRE                                         r  vga/cnt_reg[13]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.105     1.555    vga/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.559     1.442    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  uart/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.702    uart/baudrate_gen/counter_reg[15]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  uart/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    uart/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.827     1.954    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    uart/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.441    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y36         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  uart/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.701    uart/baudrate_gen/counter_reg[11]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  uart/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    uart/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X35Y36         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     1.953    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y36         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.105     1.546    uart/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.560     1.443    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y38         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.703    uart/baudrate_gen/counter_reg[19]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  uart/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    uart/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X35Y38         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.829     1.956    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y38         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.105     1.548    uart/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.560     1.443    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.703    uart/baudrate_gen/counter_reg[23]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  uart/baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    uart/baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.829     1.956    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     1.548    uart/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.441    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  uart/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.701    uart/baudrate_gen/counter_reg[7]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  uart/baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    uart/baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X35Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     1.953    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y35         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.105     1.546    uart/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y46    controller/change_page_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y47    controller/down_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y47    controller/left_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y46    controller/page_num_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y48    controller/push_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   uart/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y34   uart/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y47    controller/right_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y47    controller/up_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46    controller/change_page_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   uart/baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   uart/baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   uart/baudrate_gen/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   uart/baudrate_gen/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   uart/baudrate_gen/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   uart/baudrate_gen/counter_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   uart/baudrate_gen/counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   uart/baudrate_gen/counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y41   uart/baudrate_gen/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46    controller/page_num_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y34   uart/baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   uart/baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y36   uart/baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   uart/baudrate_gen/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   uart/baudrate_gen/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   uart/baudrate_gen/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   uart/baudrate_gen/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y34   uart/baudrate_gen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   uart/baudrate_gen/counter_reg[20]/C



