Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1421a15a4d9940499a037e72b149f99d --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L xbip_utils_v3_0_6 -L c_reg_fd_v12_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_2 -L xbip_dsp48_addsub_v3_0_2 -L xbip_addsub_v3_0_2 -L c_addsub_v12_0_9 -L c_gate_bit_v12_0_2 -L xbip_counter_v3_0_2 -L c_counter_binary_v12_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_counter_binary_v12_0_9.c_counter_binary_v12_0_9_viv_com...
Compiling package std.textio
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package xbip_counter_v3_0_2.xbip_counter_v3_0_2_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_2.xbip_counter_v3_0_2_pkg
Compiling package c_counter_binary_v12_0_9.c_counter_binary_v12_0_9_pkg
Compiling package c_addsub_v12_0_9.c_addsub_v12_0_9_pkg_legacy
Compiling package c_reg_fd_v12_0_2.c_reg_fd_v12_0_2_viv_comp
Compiling package c_addsub_v12_0_9.c_addsub_v12_0_9_pkg
Compiling package unisim.vcomponents
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture structural of entity c_reg_fd_v12_0_2.c_reg_fd_v12_0_2_viv [\c_reg_fd_v12_0_2_viv(c_width=4,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_9.c_addsub_v12_0_9_lut6_legacy [\c_addsub_v12_0_9_lut6_legacy(c_...]
Compiling architecture synth of entity c_addsub_v12_0_9.c_addsub_v12_0_9_fabric_legacy [\c_addsub_v12_0_9_fabric_legacy(...]
Compiling architecture synth of entity c_addsub_v12_0_9.c_addsub_v12_0_9_legacy [\c_addsub_v12_0_9_legacy(c_famil...]
Compiling architecture synth of entity c_counter_binary_v12_0_9.c_counter_binary_v12_0_9_legacy [\c_counter_binary_v12_0_9_legacy...]
Compiling architecture synth of entity c_counter_binary_v12_0_9.c_counter_binary_v12_0_9_viv [\c_counter_binary_v12_0_9_viv(c_...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_9.c_counter_binary_v12_0_9 [\c_counter_binary_v12_0_9(c_xdev...]
Compiling architecture c_counter_binary_0_arch of entity xil_defaultlib.c_counter_binary_0 [c_counter_binary_0_default]
Compiling architecture c_counter_binary_1_arch of entity xil_defaultlib.c_counter_binary_1 [c_counter_binary_1_default]
Compiling module xil_defaultlib.lab8_2
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
