
*** Running vivado
    with args -log top_loop_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_loop_test.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_loop_test.tcl -notrace
Command: synth_design -top top_loop_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 74646
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2387.969 ; gain = 0.000 ; free physical = 1161 ; free virtual = 5374
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_loop_test' [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/new/top_loop_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo' [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/new/uart_fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240523_FIFO_SV_verification/20240523_FIFO_SV_verification.srcs/sources_1/new/FIFO.v:2]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240523_FIFO_SV_verification/20240523_FIFO_SV_verification.srcs/sources_1/new/FIFO.v:47]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240523_FIFO_SV_verification/20240523_FIFO_SV_verification.srcs/sources_1/new/FIFO.v:47]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240523_FIFO_SV_verification/20240523_FIFO_SV_verification.srcs/sources_1/new/FIFO.v:68]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240523_FIFO_SV_verification/20240523_FIFO_SV_verification.srcs/sources_1/new/FIFO.v:111]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (2#1) [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240523_FIFO_SV_verification/20240523_FIFO_SV_verification.srcs/sources_1/new/FIFO.v:68]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (3#1) [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240523_FIFO_SV_verification/20240523_FIFO_SV_verification.srcs/sources_1/new/FIFO.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240520_UARTLED/20240520_UARTLED.srcs/sources_1/imports/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240520_UARTLED/20240520_UARTLED.srcs/sources_1/imports/new/uart.v:46]
WARNING: [Synth 8-6090] variable 'counter_next' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240520_UARTLED/20240520_UARTLED.srcs/sources_1/imports/new/uart.v:73]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (4#1) [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240520_UARTLED/20240520_UARTLED.srcs/sources_1/imports/new/uart.v:46]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240520_UARTLED/20240520_UARTLED.srcs/sources_1/imports/new/uart.v:80]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (5#1) [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240520_UARTLED/20240520_UARTLED.srcs/sources_1/imports/new/uart.v:80]
INFO: [Synth 8-6157] synthesizing module 'receiver' [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240520_UARTLED/20240520_UARTLED.srcs/sources_1/imports/new/uart.v:182]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'receiver' (6#1) [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240520_UARTLED/20240520_UARTLED.srcs/sources_1/imports/new/uart.v:182]
INFO: [Synth 8-6155] done synthesizing module 'uart' (7#1) [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240520_UARTLED/20240520_UARTLED.srcs/sources_1/imports/new/uart.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo' (8#1) [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/new/uart_fifo.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_loop_test' (9#1) [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/new/top_loop_test.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.969 ; gain = 0.000 ; free physical = 1141 ; free virtual = 5355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.969 ; gain = 0.000 ; free physical = 1827 ; free virtual = 6040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.969 ; gain = 0.000 ; free physical = 1827 ; free virtual = 6040
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.969 ; gain = 0.000 ; free physical = 1819 ; free virtual = 6032
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_loop_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_loop_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.000 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5928
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.000 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5928
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1852 ; free virtual = 6066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1852 ; free virtual = 6066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1852 ; free virtual = 6066
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmitter'
WARNING: [Synth 8-327] inferring latch for variable 'tx_done_reg_reg' [/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.srcs/sources_1/imports/vivado_project/20240520_UARTLED/20240520_UARTLED.srcs/sources_1/imports/new/uart.v:99]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1846 ; free virtual = 6060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 6     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 24    
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1836 ; free virtual = 6054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------+----------------------------------------------+-----------+----------------------+-------------+
|Module Name   | RTL Object                                   | Inference | Size (Depth x Width) | Primitives  | 
+--------------+----------------------------------------------+-----------+----------------------+-------------+
|top_loop_test | U_uart_fifo/U_rxfifo/U_register_file/mem_reg | Implied   | 8 x 8                | RAM32M x 2	 | 
|top_loop_test | U_uart_fifo/U_txfifo/U_register_file/mem_reg | Implied   | 8 x 8                | RAM32M x 2	 | 
+--------------+----------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1715 ; free virtual = 5932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1712 ; free virtual = 5930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+--------------+----------------------------------------------+-----------+----------------------+-------------+
|Module Name   | RTL Object                                   | Inference | Size (Depth x Width) | Primitives  | 
+--------------+----------------------------------------------+-----------+----------------------+-------------+
|top_loop_test | U_uart_fifo/U_rxfifo/U_register_file/mem_reg | Implied   | 8 x 8                | RAM32M x 2	 | 
|top_loop_test | U_uart_fifo/U_txfifo/U_register_file/mem_reg | Implied   | 8 x 8                | RAM32M x 2	 | 
+--------------+----------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1712 ; free virtual = 5929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1714 ; free virtual = 5931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1714 ; free virtual = 5931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1714 ; free virtual = 5931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1714 ; free virtual = 5931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1714 ; free virtual = 5931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1714 ; free virtual = 5931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT2   |     6|
|3     |LUT3   |    27|
|4     |LUT4   |    19|
|5     |LUT5   |    18|
|6     |LUT6   |    25|
|7     |RAM32M |     4|
|8     |FDCE   |    61|
|9     |FDPE   |     3|
|10    |LD     |     1|
|11    |IBUF   |     3|
|12    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1714 ; free virtual = 5931
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2452.000 ; gain = 0.000 ; free physical = 1763 ; free virtual = 5980
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2452.000 ; gain = 64.031 ; free physical = 1763 ; free virtual = 5980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.000 ; gain = 0.000 ; free physical = 1851 ; free virtual = 6069
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.000 ; gain = 0.000 ; free physical = 1800 ; free virtual = 6017
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2452.000 ; gain = 159.562 ; free physical = 1856 ; free virtual = 6073
INFO: [Common 17-1381] The checkpoint '/home/yonn/vivado_project/20240524_UART_FIFO/20240524_UART_FIFO.runs/synth_1/top_loop_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_loop_test_utilization_synth.rpt -pb top_loop_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 24 11:54:19 2024...
