// Seed: 4161825454
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2
);
  assign id_0 = 1'b0;
endmodule
