Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Fri Sep 02 01:17:17 2016
| Host         : DESKTOP-I329812 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/ANN_timing_synth.rpt
| Design       : ANN
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/FULL_MANT_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 4.013ns (46.719%)  route 4.577ns (53.281%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7906, unset)         1.677     1.677    ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/FULL_MANT_RND1_DEL/i_pipe/aclk
                         FDRE                                         r  ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/FULL_MANT_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     2.173 r  ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/FULL_MANT_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=4, unplaced)         0.494     2.667    ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/FULL_MANT_RND1_DEL/i_pipe/first_q[46]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.962 r  ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/FULL_MANT_RND1_DEL/i_pipe/DSP_i_1__3/O
                         net (fo=1, unplaced)         0.800     3.762    ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/C[46]
                         DSP48E1 (Prop_dsp48e1_C[46]_P[47])
                                                      1.820     5.582 r  ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=12, unplaced)        0.800     6.382    ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     6.506 r  ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, unplaced)         0.334     6.840    ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/B[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.366 r  ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     7.366    ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_7
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.544 r  ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=13, unplaced)        0.362     7.906    ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/CARRYS_OUT[0]
                         LUT2 (Prop_lut2_I1_O)        0.326     8.232 r  ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_3__0/O
                         net (fo=1, unplaced)         0.449     8.681    ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/output_is_underflow
                         LUT6 (Prop_lut6_I1_O)        0.124     8.805 f  ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_2__0/O
                         net (fo=6, unplaced)         0.481     9.286    ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0
                         LUT2 (Prop_lut2_I1_O)        0.124     9.410 r  ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[45]_i_1__0/O
                         net (fo=46, unplaced)        0.857    10.267    ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]
                         FDRE                                         r  ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7906, unset)         1.503    11.503    ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
                         FDRE                                         r  ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    11.503    
                         clock uncertainty           -0.035    11.468    
                         FDRE (Setup_fdre_C_R)       -0.400    11.068    ANN_dexp_64ns_64ns_64_18_full_dsp_U9/ANN_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  0.801    




