INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_1/lab_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_1/lab_1.srcs/sim_1/new/sim_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_alu
