<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p808" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_808{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_808{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_808{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_808{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_808{left:145px;bottom:879px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t6_808{left:169px;bottom:853px;letter-spacing:-0.24px;word-spacing:0.02px;}
#t7_808{left:145px;bottom:825px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t8_808{left:145px;bottom:686px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t9_808{left:232px;bottom:686px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ta_808{left:232px;bottom:663px;}
#tb_808{left:297px;bottom:663px;letter-spacing:-0.1px;word-spacing:-0.72px;}
#tc_808{left:297px;bottom:646px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#td_808{left:232px;bottom:623px;}
#te_808{left:297px;bottom:623px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tf_808{left:145px;bottom:596px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tg_808{left:145px;bottom:579px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#th_808{left:145px;bottom:562px;letter-spacing:-0.1px;word-spacing:0.02px;}
#ti_808{left:193px;bottom:535px;letter-spacing:-0.24px;word-spacing:0.01px;}
#tj_808{left:145px;bottom:506px;letter-spacing:-0.22px;}
#tk_808{left:193px;bottom:506px;letter-spacing:-0.26px;word-spacing:0.05px;}
#tl_808{left:193px;bottom:491px;letter-spacing:-0.25px;word-spacing:0.02px;}
#tm_808{left:365px;bottom:491px;letter-spacing:-0.24px;word-spacing:0.04px;}
#tn_808{left:365px;bottom:476px;letter-spacing:-0.25px;word-spacing:0.01px;}
#to_808{left:193px;bottom:462px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tp_808{left:365px;bottom:462px;letter-spacing:-0.26px;word-spacing:0.05px;}
#tq_808{left:193px;bottom:447px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tr_808{left:365px;bottom:447px;letter-spacing:-0.24px;word-spacing:-0.02px;}
#ts_808{left:193px;bottom:432px;letter-spacing:-0.25px;word-spacing:0.02px;}
#tt_808{left:365px;bottom:432px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tu_808{left:193px;bottom:417px;letter-spacing:-0.23px;word-spacing:-0.05px;}
#tv_808{left:365px;bottom:417px;letter-spacing:-0.24px;}
#tw_808{left:193px;bottom:403px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tx_808{left:193px;bottom:388px;letter-spacing:-0.25px;word-spacing:0.04px;}
#ty_808{left:365px;bottom:388px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tz_808{left:193px;bottom:373px;letter-spacing:-0.26px;word-spacing:0.05px;}
#t10_808{left:365px;bottom:373px;letter-spacing:-0.24px;word-spacing:0.01px;}
#t11_808{left:145px;bottom:358px;letter-spacing:-0.23px;}
#t12_808{left:216px;bottom:358px;letter-spacing:-0.24px;}
#t13_808{left:365px;bottom:358px;letter-spacing:-0.24px;word-spacing:0.01px;}
#t14_808{left:365px;bottom:344px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#t15_808{left:365px;bottom:329px;letter-spacing:-0.24px;word-spacing:0.01px;}
#t16_808{left:365px;bottom:314px;letter-spacing:-0.24px;word-spacing:0.01px;}
#t17_808{left:193px;bottom:300px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t18_808{left:365px;bottom:300px;letter-spacing:-0.23px;word-spacing:-0.02px;}
#t19_808{left:365px;bottom:285px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t1a_808{left:193px;bottom:270px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t1b_808{left:365px;bottom:270px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t1c_808{left:193px;bottom:237px;letter-spacing:0.13px;}
#t1d_808{left:145px;bottom:216px;letter-spacing:-0.11px;}
#t1e_808{left:145px;bottom:156px;letter-spacing:0.08px;word-spacing:0.08px;}
#t1f_808{left:145px;bottom:129px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_808{left:145px;bottom:112px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1h_808{left:681px;bottom:113px;letter-spacing:-0.22px;}
#t1i_808{left:145px;bottom:95px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1j_808{left:481px;bottom:802px;letter-spacing:-0.17px;word-spacing:0.04px;}
#t1k_808{left:147px;bottom:766px;letter-spacing:0.14px;}
#t1l_808{left:698px;bottom:766px;}
#t1m_808{left:717px;bottom:766px;}
#t1n_808{left:399px;bottom:736px;letter-spacing:-0.15px;}
#t1o_808{left:716px;bottom:736px;}

.s1_808{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_808{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_808{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_808{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s5_808{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s6_808{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.s7_808{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s8_808{font-size:14px;font-family:Helvetica-Bold_4ft;color:#000;}
.s9_808{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_808{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts808" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg808Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg808" style="-webkit-user-select: none;"><object width="825" height="990" data="808/808.svg" type="image/svg+xml" id="pdf808" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_808" class="t s1_808">Caches and Write Buffers </span>
<span id="t2_808" class="t s2_808">B6-24 </span><span id="t3_808" class="t s1_808">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_808" class="t s2_808">ARM DDI 0100I </span>
<span id="t5_808" class="t s3_808">The Cache Dirty Status register is a read-only register. To access it, use the following instruction: </span>
<span id="t6_808" class="t v0_808 s4_808">MRC p15, 0, Rd, c7, c10, 6 </span>
<span id="t7_808" class="t s3_808">The format of the Cache Dirty Status register is shown in Table B6-7. </span>
<span id="t8_808" class="t s5_808">C (bit[0]) </span><span id="t9_808" class="t s3_808">Cache Dirty Status </span>
<span id="ta_808" class="t s5_808">0 </span><span id="tb_808" class="t s3_808">No write has hit the cache since the last cache clean or reset successfully left the </span>
<span id="tc_808" class="t s3_808">cache clean </span>
<span id="td_808" class="t s5_808">1 </span><span id="te_808" class="t s3_808">The cache might contain dirty data. </span>
<span id="tf_808" class="t s3_808">The Cache Dirty Status register can be interrogated to determine whether the cache is clean, and if this is </span>
<span id="tg_808" class="t s3_808">done while interrupts are disabled, subsequent operation(s) can rely on having a clean cache. The following </span>
<span id="th_808" class="t s3_808">sequence illustrates this approach. </span>
<span id="ti_808" class="t v0_808 s4_808">; interrupts are assumed to be enabled at this point </span>
<span id="tj_808" class="t v0_808 s4_808">Loop1 </span><span id="tk_808" class="t v0_808 s4_808">MOV R1, #0 </span>
<span id="tl_808" class="t v0_808 s4_808">MCR CP15, 0, R1, C7, C10, 0 </span><span id="tm_808" class="t v0_808 s4_808">; Clean (for Clean &amp; Invalidate </span>
<span id="tn_808" class="t v0_808 s4_808">; use "C7, C14, 0") </span>
<span id="to_808" class="t v0_808 s4_808">MRS R2, CPSR </span><span id="tp_808" class="t v0_808 s4_808">; Cache </span>
<span id="tq_808" class="t v0_808 s4_808">CPSID iaf </span><span id="tr_808" class="t v0_808 s4_808">; Disable interrupts </span>
<span id="ts_808" class="t v0_808 s4_808">MRC CP15, 0, R1, C7, C10, 6 </span><span id="tt_808" class="t v0_808 s4_808">; Read Cache Dirty Status Register </span>
<span id="tu_808" class="t v0_808 s4_808">ANDS R1, R1, #01 </span><span id="tv_808" class="t v0_808 s4_808">; Check if it is clean </span>
<span id="tw_808" class="t v0_808 s4_808">BEQ UseClean </span>
<span id="tx_808" class="t v0_808 s4_808">MSR CPSR, R2 </span><span id="ty_808" class="t v0_808 s4_808">; Re-enable interrupts </span>
<span id="tz_808" class="t v0_808 s4_808">B Loop1 </span><span id="t10_808" class="t v0_808 s4_808">; Clean the cache again </span>
<span id="t11_808" class="t v0_808 s4_808">UseClean </span><span id="t12_808" class="t v0_808 s4_808">Do_Clean_Operations </span><span id="t13_808" class="t v0_808 s4_808">; Perform whatever operation relies on </span>
<span id="t14_808" class="t v0_808 s4_808">; the cache being clean/invalid. </span>
<span id="t15_808" class="t v0_808 s4_808">; To reduce impact on interrupt latency, </span>
<span id="t16_808" class="t v0_808 s4_808">; this sequence should be short </span>
<span id="t17_808" class="t v0_808 s4_808">MCR CP15, 0, R1, C7, C6, 0 </span><span id="t18_808" class="t v0_808 s4_808">; can use this "invalidate all" command to </span>
<span id="t19_808" class="t v0_808 s4_808">; optionally invalidate a "clean" loop. </span>
<span id="t1a_808" class="t v0_808 s4_808">MSR CPSR, R2 </span><span id="t1b_808" class="t v0_808 s4_808">; Re-enable interrupts </span>
<span id="t1c_808" class="t s6_808">Note </span>
<span id="t1d_808" class="t s3_808">The long Cache Clean operation is performed with interrupts enabled throughout this routine. </span>
<span id="t1e_808" class="t s7_808">Test and clean operations </span>
<span id="t1f_808" class="t s3_808">An alternative cleaning (and cleaning with invalidation) scheme is optional in ARMv5. The scheme </span>
<span id="t1g_808" class="t s3_808">provides an efficient way to clean, or clean and invalidate, a complete data cache by executing an </span><span id="t1h_808" class="t v0_808 s4_808">MRC </span>
<span id="t1i_808" class="t s3_808">instruction with the program counter as the destination. A global cache dirty status bit is written to the </span>
<span id="t1j_808" class="t s8_808">Table B6-7 Cache Dirty Status register </span>
<span id="t1k_808" class="t s9_808">31 </span><span id="t1l_808" class="t s9_808">1 </span><span id="t1m_808" class="t s9_808">0 </span>
<span id="t1n_808" class="t s3_808">SBZ/UNP </span><span id="t1o_808" class="t s3_808">C </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
