

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Wed Apr 12 21:37:41 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        blur_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.42|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  545000|    1|  545000|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  544962|  544962|        66|         66|          1|  8257|    yes   |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     658|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      8|     576|     640|
|Memory           |        2|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    1537|
|Register         |        -|      -|    2778|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      8|    3354|    2835|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |blur_kernel_mul_16ns_18ns_34_3_U9        |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U10       |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U11       |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U12       |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U13       |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U14       |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U15       |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_mul_16ns_18ns_34_3_U16       |blur_kernel_mul_16ns_18ns_34_3        |        0|      1|    0|    0|
    |blur_kernel_sdiv_32ns_32ns_32_36_seq_U8  |blur_kernel_sdiv_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    |blur_kernel_srem_32ns_32ns_32_36_seq_U7  |blur_kernel_srem_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|      8|  576|  640|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |stencil_buf_0_U  |compute_stencil_buf_0  |        1|  0|   0|    66|   16|     1|         1056|
    |stencil_buf_1_U  |compute_stencil_buf_0  |        1|  0|   0|    66|   16|     1|         1056|
    +-----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                       |        2|  0|   0|   132|   32|     2|         2112|
    +-----------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |assign_105_1_fu_1774_p2          |     +    |      0|  0|   8|          16|          16|
    |assign_115_1_fu_1813_p2          |     +    |      0|  0|   8|          16|          16|
    |assign_125_1_fu_1843_p2          |     +    |      0|  0|   8|          16|          16|
    |assign_127_1_fu_1919_p2          |     +    |      0|  0|   8|          16|          16|
    |assign_1_fu_1661_p2              |     +    |      0|  0|   8|          16|          16|
    |assign_4_fu_1594_p2              |     +    |      0|  0|   8|          16|          16|
    |assign_7_fu_1579_p2              |     +    |      0|  0|   8|          16|          16|
    |assign_s_fu_1852_p2              |     +    |      0|  0|   8|          16|          16|
    |input_index_1_fu_1390_p2         |     +    |      0|  0|  14|          14|           1|
    |output_index_1_cast1_fu_1619_p2  |     +    |      0|  0|   6|           6|           2|
    |output_index_1_cast_fu_1737_p2   |     +    |      0|  0|  14|          14|           9|
    |output_index_cast1_fu_1441_p2    |     +    |      0|  0|   6|           3|           6|
    |output_index_cast_fu_1585_p2     |     +    |      0|  0|  14|           9|          14|
    |p_1_fu_1693_p2                   |     +    |      0|  0|  32|          32|          32|
    |p_fu_1512_p2                     |     +    |      0|  0|  32|          32|          32|
    |q_1_fu_1688_p2                   |     +    |      0|  0|  32|          32|          32|
    |q_fu_1507_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp10_fu_1809_p2                 |     +    |      0|  0|   8|          16|          16|
    |tmp11_fu_1837_p2                 |     +    |      0|  0|   8|          16|          16|
    |tmp12_fu_1915_p2                 |     +    |      0|  0|   8|          16|          16|
    |tmp3_fu_1655_p2                  |     +    |      0|  0|   8|          16|          16|
    |tmp4_fu_1590_p2                  |     +    |      0|  0|   8|          16|          16|
    |tmp5_fu_1574_p2                  |     +    |      0|  0|   8|          16|          16|
    |tmp6_fu_1848_p2                  |     +    |      0|  0|   8|          16|          16|
    |tmp9_fu_1768_p2                  |     +    |      0|  0|   8|          16|          16|
    |tmp_3_fu_1427_p2                 |     +    |      0|  0|  15|           9|          15|
    |tmp_5_fu_1376_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp_6_fu_1380_p2                 |     +    |      0|  0|  32|          32|          32|
    |p_neg_1_fu_1629_p2               |     -    |      0|  0|  15|           1|          15|
    |p_neg_fu_1455_p2                 |     -    |      0|  0|  15|           8|          15|
    |p_neg_t_1_fu_1649_p2             |     -    |      0|  0|  10|           1|          10|
    |p_neg_t_fu_1475_p2               |     -    |      0|  0|  10|           1|          10|
    |tmp_fu_1354_p2                   |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_1370_p2                 |     -    |      0|  0|  32|          32|          32|
    |or_cond1_1_fu_1762_p2            |    and   |      0|  0|   1|           1|           1|
    |or_cond1_fu_1568_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_1558_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_1564_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp7_fu_1752_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp8_fu_1758_p2                  |    and   |      0|  0|   1|           1|           1|
    |exitcond6_fu_1384_p2             |   icmp   |      0|  0|   5|          14|          14|
    |slt1_fu_1522_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |slt2_fu_1698_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |slt3_fu_1703_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |slt_fu_1517_p2                   |   icmp   |      0|  0|  11|          32|          32|
    |tmp_10_fu_1527_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_11_fu_1532_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_52_1_fu_1708_p2              |   icmp   |      0|  0|  11|          32|          32|
    |tmp_53_1_fu_1713_p2              |   icmp   |      0|  0|  11|          32|          32|
    |tmp_8_fu_1421_p2                 |   icmp   |      0|  0|   5|          14|           7|
    |output_index_tr_s_fu_1624_p2     |    or    |      0|  0|  23|          15|           1|
    |tmp_12_fu_1679_p3                |  select  |      0|  0|  10|           1|          10|
    |tmp_4_fu_1497_p3                 |  select  |      0|  0|  10|           1|          10|
    |rev1_fu_1553_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_1742_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_1747_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_1548_p2                   |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 658|         889|         921|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  231|        105|    1|        105|
    |gep408_loc_reg_1295     |   16|          2|   16|         32|
    |gep411_loc_reg_1284     |   16|          2|   16|         32|
    |input_index_reg_1272    |   14|          2|   14|         28|
    |reg_1320                |   16|          2|   16|         32|
    |reg_1326                |   16|          2|   16|         32|
    |stencil_buf_0_address0  |  147|         65|    7|        455|
    |stencil_buf_0_address1  |  147|         65|    7|        455|
    |stencil_buf_0_d0        |  160|         34|   16|        544|
    |stencil_buf_0_d1        |  160|         34|   16|        544|
    |stencil_buf_1_address0  |  147|         64|    7|        448|
    |stencil_buf_1_address1  |  147|         64|    7|        448|
    |stencil_buf_1_d0        |  160|         34|   16|        544|
    |stencil_buf_1_d1        |  160|         34|   16|        544|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   | 1537|        509|  171|       4243|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                       |  104|   0|  104|          0|
    |assign_105_1_reg_3044           |   16|   0|   16|          0|
    |assign_107_1_reg_3144           |   16|   0|   16|          0|
    |assign_115_1_reg_3079           |   16|   0|   16|          0|
    |assign_116_1_reg_3179           |   16|   0|   16|          0|
    |assign_125_1_reg_3114           |   16|   0|   16|          0|
    |assign_126_1_reg_3204           |   16|   0|   16|          0|
    |assign_127_1_reg_3234           |   16|   0|   16|          0|
    |assign_128_1_reg_3304           |   16|   0|   16|          0|
    |assign_1_reg_2985               |   16|   0|   16|          0|
    |assign_2_reg_3104               |   16|   0|   16|          0|
    |assign_3_reg_3229               |   16|   0|   16|          0|
    |assign_4_reg_2960               |   16|   0|   16|          0|
    |assign_5_reg_3069               |   16|   0|   16|          0|
    |assign_7_reg_2945               |   16|   0|   16|          0|
    |assign_8_reg_3035               |   16|   0|   16|          0|
    |assign_s_reg_3139               |   16|   0|   16|          0|
    |exitcond6_reg_2809              |    1|   0|    1|          0|
    |gep408_loc_reg_1295             |   16|   0|   16|          0|
    |gep411_loc_reg_1284             |   16|   0|   16|          0|
    |input_0_load_reg_2867           |   16|   0|   16|          0|
    |input_1_load_reg_2950           |   16|   0|   16|          0|
    |input_index_1_reg_2813          |   14|   0|   14|          0|
    |input_index_reg_1272            |   14|   0|   14|          0|
    |newIndex7_reg_2970              |   13|   0|   13|          0|
    |newIndex_reg_3049               |   13|   0|   13|          0|
    |or_cond1_1_reg_3040             |    1|   0|    1|          0|
    |or_cond1_reg_2941               |    1|   0|    1|          0|
    |output_index_1_cast1_reg_2975   |    5|   0|    6|          1|
    |output_index_cast1_reg_2841     |    5|   0|    6|          1|
    |p_lshr_f_cast_reg_2887          |    9|   0|   10|          1|
    |p_neg_t_1_reg_2980              |   10|   0|   10|          0|
    |p_neg_t_reg_2852                |   10|   0|   10|          0|
    |reg_1307                        |   16|   0|   16|          0|
    |reg_1314                        |   16|   0|   16|          0|
    |reg_1320                        |   16|   0|   16|          0|
    |reg_1326                        |   16|   0|   16|          0|
    |slt1_reg_2897                   |    1|   0|    1|          0|
    |slt2_reg_2995                   |    1|   0|    1|          0|
    |slt3_reg_3000                   |    1|   0|    1|          0|
    |slt_reg_2892                    |    1|   0|    1|          0|
    |stencil_buf_0_load_10_reg_3084  |   16|   0|   16|          0|
    |stencil_buf_0_load_11_reg_3094  |   16|   0|   16|          0|
    |stencil_buf_0_load_12_reg_3119  |   16|   0|   16|          0|
    |stencil_buf_0_load_13_reg_3129  |   16|   0|   16|          0|
    |stencil_buf_0_load_14_reg_3154  |   16|   0|   16|          0|
    |stencil_buf_0_load_15_reg_3164  |   16|   0|   16|          0|
    |stencil_buf_0_load_16_reg_3184  |   16|   0|   16|          0|
    |stencil_buf_0_load_17_reg_3194  |   16|   0|   16|          0|
    |stencil_buf_0_load_18_reg_3209  |   16|   0|   16|          0|
    |stencil_buf_0_load_19_reg_3219  |   16|   0|   16|          0|
    |stencil_buf_0_load_1_reg_2873   |   16|   0|   16|          0|
    |stencil_buf_0_load_20_reg_3239  |   16|   0|   16|          0|
    |stencil_buf_0_load_21_reg_3249  |   16|   0|   16|          0|
    |stencil_buf_0_load_22_reg_3264  |   16|   0|   16|          0|
    |stencil_buf_0_load_23_reg_3274  |   16|   0|   16|          0|
    |stencil_buf_0_load_24_reg_3284  |   16|   0|   16|          0|
    |stencil_buf_0_load_25_reg_3294  |   16|   0|   16|          0|
    |stencil_buf_0_load_26_reg_3309  |   16|   0|   16|          0|
    |stencil_buf_0_load_27_reg_3319  |   16|   0|   16|          0|
    |stencil_buf_0_load_28_reg_3329  |   16|   0|   16|          0|
    |stencil_buf_0_load_29_reg_3339  |   16|   0|   16|          0|
    |stencil_buf_0_load_30_reg_3349  |   16|   0|   16|          0|
    |stencil_buf_0_load_31_reg_3359  |   16|   0|   16|          0|
    |stencil_buf_0_load_32_reg_3369  |   16|   0|   16|          0|
    |stencil_buf_0_load_33_reg_3379  |   16|   0|   16|          0|
    |stencil_buf_0_load_34_reg_3389  |   16|   0|   16|          0|
    |stencil_buf_0_load_35_reg_3399  |   16|   0|   16|          0|
    |stencil_buf_0_load_36_reg_3409  |   16|   0|   16|          0|
    |stencil_buf_0_load_37_reg_3419  |   16|   0|   16|          0|
    |stencil_buf_0_load_38_reg_3429  |   16|   0|   16|          0|
    |stencil_buf_0_load_39_reg_3439  |   16|   0|   16|          0|
    |stencil_buf_0_load_3_reg_2917   |   16|   0|   16|          0|
    |stencil_buf_0_load_40_reg_3449  |   16|   0|   16|          0|
    |stencil_buf_0_load_41_reg_3459  |   16|   0|   16|          0|
    |stencil_buf_0_load_42_reg_3469  |   16|   0|   16|          0|
    |stencil_buf_0_load_43_reg_3479  |   16|   0|   16|          0|
    |stencil_buf_0_load_44_reg_3489  |   16|   0|   16|          0|
    |stencil_buf_0_load_45_reg_3499  |   16|   0|   16|          0|
    |stencil_buf_0_load_46_reg_3509  |   16|   0|   16|          0|
    |stencil_buf_0_load_47_reg_3519  |   16|   0|   16|          0|
    |stencil_buf_0_load_48_reg_3529  |   16|   0|   16|          0|
    |stencil_buf_0_load_49_reg_3539  |   16|   0|   16|          0|
    |stencil_buf_0_load_4_reg_2955   |   16|   0|   16|          0|
    |stencil_buf_0_load_50_reg_3549  |   16|   0|   16|          0|
    |stencil_buf_0_load_51_reg_3559  |   16|   0|   16|          0|
    |stencil_buf_0_load_52_reg_3569  |   16|   0|   16|          0|
    |stencil_buf_0_load_53_reg_3579  |   16|   0|   16|          0|
    |stencil_buf_0_load_54_reg_3589  |   16|   0|   16|          0|
    |stencil_buf_0_load_55_reg_3599  |   16|   0|   16|          0|
    |stencil_buf_0_load_56_reg_3609  |   16|   0|   16|          0|
    |stencil_buf_0_load_57_reg_3619  |   16|   0|   16|          0|
    |stencil_buf_0_load_58_reg_3629  |   16|   0|   16|          0|
    |stencil_buf_0_load_59_reg_3639  |   16|   0|   16|          0|
    |stencil_buf_0_load_60_reg_3649  |   16|   0|   16|          0|
    |stencil_buf_0_load_61_reg_3659  |   16|   0|   16|          0|
    |stencil_buf_0_load_62_reg_3669  |   16|   0|   16|          0|
    |stencil_buf_0_load_63_reg_3679  |   16|   0|   16|          0|
    |stencil_buf_0_load_65_reg_3689  |   16|   0|   16|          0|
    |stencil_buf_0_load_7_reg_3020   |   16|   0|   16|          0|
    |stencil_buf_0_load_8_reg_3054   |   16|   0|   16|          0|
    |stencil_buf_0_load_9_reg_3059   |   16|   0|   16|          0|
    |stencil_buf_1_load_10_reg_3089  |   16|   0|   16|          0|
    |stencil_buf_1_load_11_reg_3099  |   16|   0|   16|          0|
    |stencil_buf_1_load_12_reg_3124  |   16|   0|   16|          0|
    |stencil_buf_1_load_13_reg_3134  |   16|   0|   16|          0|
    |stencil_buf_1_load_14_reg_3159  |   16|   0|   16|          0|
    |stencil_buf_1_load_15_reg_3169  |   16|   0|   16|          0|
    |stencil_buf_1_load_16_reg_3189  |   16|   0|   16|          0|
    |stencil_buf_1_load_17_reg_3199  |   16|   0|   16|          0|
    |stencil_buf_1_load_18_reg_3214  |   16|   0|   16|          0|
    |stencil_buf_1_load_19_reg_3224  |   16|   0|   16|          0|
    |stencil_buf_1_load_1_reg_2880   |   16|   0|   16|          0|
    |stencil_buf_1_load_20_reg_3244  |   16|   0|   16|          0|
    |stencil_buf_1_load_21_reg_3254  |   16|   0|   16|          0|
    |stencil_buf_1_load_22_reg_3269  |   16|   0|   16|          0|
    |stencil_buf_1_load_23_reg_3279  |   16|   0|   16|          0|
    |stencil_buf_1_load_24_reg_3289  |   16|   0|   16|          0|
    |stencil_buf_1_load_25_reg_3299  |   16|   0|   16|          0|
    |stencil_buf_1_load_26_reg_3314  |   16|   0|   16|          0|
    |stencil_buf_1_load_27_reg_3324  |   16|   0|   16|          0|
    |stencil_buf_1_load_28_reg_3334  |   16|   0|   16|          0|
    |stencil_buf_1_load_29_reg_3344  |   16|   0|   16|          0|
    |stencil_buf_1_load_2_reg_2922   |   16|   0|   16|          0|
    |stencil_buf_1_load_30_reg_3354  |   16|   0|   16|          0|
    |stencil_buf_1_load_31_reg_3364  |   16|   0|   16|          0|
    |stencil_buf_1_load_32_reg_3374  |   16|   0|   16|          0|
    |stencil_buf_1_load_33_reg_3384  |   16|   0|   16|          0|
    |stencil_buf_1_load_34_reg_3394  |   16|   0|   16|          0|
    |stencil_buf_1_load_35_reg_3404  |   16|   0|   16|          0|
    |stencil_buf_1_load_36_reg_3414  |   16|   0|   16|          0|
    |stencil_buf_1_load_37_reg_3424  |   16|   0|   16|          0|
    |stencil_buf_1_load_38_reg_3434  |   16|   0|   16|          0|
    |stencil_buf_1_load_39_reg_3444  |   16|   0|   16|          0|
    |stencil_buf_1_load_3_reg_2928   |   16|   0|   16|          0|
    |stencil_buf_1_load_40_reg_3454  |   16|   0|   16|          0|
    |stencil_buf_1_load_41_reg_3464  |   16|   0|   16|          0|
    |stencil_buf_1_load_42_reg_3474  |   16|   0|   16|          0|
    |stencil_buf_1_load_43_reg_3484  |   16|   0|   16|          0|
    |stencil_buf_1_load_44_reg_3494  |   16|   0|   16|          0|
    |stencil_buf_1_load_45_reg_3504  |   16|   0|   16|          0|
    |stencil_buf_1_load_46_reg_3514  |   16|   0|   16|          0|
    |stencil_buf_1_load_47_reg_3524  |   16|   0|   16|          0|
    |stencil_buf_1_load_48_reg_3534  |   16|   0|   16|          0|
    |stencil_buf_1_load_49_reg_3544  |   16|   0|   16|          0|
    |stencil_buf_1_load_50_reg_3554  |   16|   0|   16|          0|
    |stencil_buf_1_load_51_reg_3564  |   16|   0|   16|          0|
    |stencil_buf_1_load_52_reg_3574  |   16|   0|   16|          0|
    |stencil_buf_1_load_53_reg_3584  |   16|   0|   16|          0|
    |stencil_buf_1_load_54_reg_3594  |   16|   0|   16|          0|
    |stencil_buf_1_load_55_reg_3604  |   16|   0|   16|          0|
    |stencil_buf_1_load_56_reg_3614  |   16|   0|   16|          0|
    |stencil_buf_1_load_57_reg_3624  |   16|   0|   16|          0|
    |stencil_buf_1_load_58_reg_3634  |   16|   0|   16|          0|
    |stencil_buf_1_load_59_reg_3644  |   16|   0|   16|          0|
    |stencil_buf_1_load_60_reg_3654  |   16|   0|   16|          0|
    |stencil_buf_1_load_61_reg_3664  |   16|   0|   16|          0|
    |stencil_buf_1_load_62_reg_3674  |   16|   0|   16|          0|
    |stencil_buf_1_load_63_reg_3684  |   16|   0|   16|          0|
    |stencil_buf_1_load_65_reg_3694  |   16|   0|   16|          0|
    |stencil_buf_1_load_6_reg_3015   |   16|   0|   16|          0|
    |stencil_buf_1_load_7_reg_3025   |   16|   0|   16|          0|
    |stencil_buf_1_load_9_reg_3064   |   16|   0|   16|          0|
    |tile_index_dim0_reg_1991        |   32|   0|   32|          0|
    |tile_index_dim1_reg_1997        |   32|   0|   32|          0|
    |tmp_10_reg_2902                 |    1|   0|    1|          0|
    |tmp_11_reg_2907                 |    1|   0|    1|          0|
    |tmp_19_reg_2818                 |    1|   0|    1|          0|
    |tmp_20_reg_2935                 |   13|   0|   14|          1|
    |tmp_21_reg_2857                 |    9|   0|    9|          0|
    |tmp_24_reg_2846                 |    1|   0|    1|          0|
    |tmp_2_reg_2836                  |    5|   0|    6|          1|
    |tmp_3_reg_2831                  |   14|   0|   15|          1|
    |tmp_52_1_reg_3005               |    1|   0|    1|          0|
    |tmp_53_1_reg_3010               |    1|   0|    1|          0|
    |tmp_5_reg_2015                  |   32|   0|   32|          0|
    |tmp_6_reg_2021                  |   32|   0|   32|          0|
    |tmp_8_reg_2827                  |    1|   0|    1|          0|
    |tmp_reg_2003                    |   31|   0|   32|          1|
    |tmp_s_reg_2009                  |   31|   0|   32|          1|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 2778|   0| 2786|          8|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_start             |  in |    1| ap_ctrl_hs |       compute       | return value |
|ap_done              | out |    1| ap_ctrl_hs |       compute       | return value |
|ap_idle              | out |    1| ap_ctrl_hs |       compute       | return value |
|ap_ready             | out |    1| ap_ctrl_hs |       compute       | return value |
|compute_flag         |  in |    1|   ap_none  |     compute_flag    |    scalar    |
|output_0_address0    | out |   13|  ap_memory |       output_0      |     array    |
|output_0_ce0         | out |    1|  ap_memory |       output_0      |     array    |
|output_0_we0         | out |    1|  ap_memory |       output_0      |     array    |
|output_0_d0          | out |   16|  ap_memory |       output_0      |     array    |
|output_1_address0    | out |   13|  ap_memory |       output_1      |     array    |
|output_1_ce0         | out |    1|  ap_memory |       output_1      |     array    |
|output_1_we0         | out |    1|  ap_memory |       output_1      |     array    |
|output_1_d0          | out |   16|  ap_memory |       output_1      |     array    |
|input_0_address0     | out |   13|  ap_memory |       input_0       |     array    |
|input_0_ce0          | out |    1|  ap_memory |       input_0       |     array    |
|input_0_q0           |  in |   16|  ap_memory |       input_0       |     array    |
|input_1_address0     | out |   13|  ap_memory |       input_1       |     array    |
|input_1_ce0          | out |    1|  ap_memory |       input_1       |     array    |
|input_1_q0           |  in |   16|  ap_memory |       input_1       |     array    |
|tile_index           |  in |   32|   ap_none  |      tile_index     |    scalar    |
|tile_num_dim0        |  in |   32|   ap_none  |    tile_num_dim0    |    scalar    |
|var_blur_y_extent_0  |  in |   32|   ap_none  | var_blur_y_extent_0 |    scalar    |
|var_blur_y_extent_1  |  in |   32|   ap_none  | var_blur_y_extent_1 |    scalar    |
|var_blur_y_min_0     |  in |   32|   ap_none  |   var_blur_y_min_0  |    scalar    |
|var_blur_y_min_1     |  in |   32|   ap_none  |   var_blur_y_min_1  |    scalar    |
+---------------------+-----+-----+------------+---------------------+--------------+

