<h4><strong>Step 1:</strong></h4><div class="answer"> <p>(a)</p> <p>Refer to Figure 15.4 in the textbook for CMOS implementation of a clocked SR flip-flop.</p> <p>Refer to Figure 15.5 (a) in the textbook for the relevant portion of the flip-flop circuit.</p> <p>Consider that the series connection of transistors, <img src="images/3657-15-6P-i1.png" /> is equivalent to a single transistor whose width to length ratio is half the width to length ratio of each of <img src="images/3657-15-6P-i2.png" />. Refer to Figure 15.5 (b) in the textbook for the equivalent circuit.</p> <p>The equivalent transistor, <img src="images/3657-15-6P-i3.png" /> and transistor, <img src="images/3657-15-6P-i4.png" /> both operate in triode region at <img src="images/3657-15-6P-i5.png" />.</p> <p>Equate the current supplied by <img src="images/3657-15-6P-i6.png" /> to the current supplied by <img src="images/3657-15-6P-i7.png" /> at <img src="images/3657-15-6P-i8.png" />, to find the minimum required width to length ratio for transistors, <img src="images/3657-15-6P-i9.png" />.</p> <p> <img src="images/3657-15-6P-i10.png" /> </p> <p>Substitute <img src="images/3657-15-6P-i11.png" /> for <img src="images/3657-15-6P-i12.png" />, and <img src="images/3657-15-6P-i13.png" /> for <img src="images/3657-15-6P-i14.png" />.</p> <p> <img src="images/3657-15-6P-i15.png" /> </p> <p>Thus, the minimum required width to length ratio for the set-reset transistors is, <img src="images/3657-15-6P-i16.png" />.</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>(b)</p> <p>Consider that the width to length ratios of transistors is selected twice the minimum value. Therefore,</p> <p> <img src="images/3657-15-6P-i17.png" /> </p> <p>The time taken by <img src="images/3657-15-6P-i18.png" /> to fall from <img src="images/3657-15-6P-i19.png" /> to <img src="images/3657-15-6P-i20.png" /> and by the output transistors, <img src="images/3657-15-6P-i21.png" /> inverter to rise from 0 to <img src="images/3657-15-6P-i22.png" /> is the propagation delay from high to low transition, <img src="images/3657-15-6P-i23.png" />.</p> <p>Refer to Figure 15.6 in the textbook to find the value of <img src="images/3657-15-6P-i24.png" />.</p> <p>Apply Kirchhoffâ€™s current law at output node of the circuit.</p> <p> <img src="images/3657-15-6P-i25.png" /> </p> <p>Calculate <img src="images/3657-15-6P-i26.png" /> at <img src="images/3657-15-6P-i27.png" /> and <img src="images/3657-15-6P-i28.png" /> to determine the average discharge current, <img src="images/3657-15-6P-i29.png" />.</p> <p>At <img src="images/3657-15-6P-i30.png" />, <img src="images/3657-15-6P-i31.png" />, thus the transistor, <img src="images/3657-15-6P-i32.png" /> is off and <img src="images/3657-15-6P-i33.png" /> is in saturation.</p> <p>Since, transistor, <img src="images/3657-15-6P-i34.png" /> is off, <img src="images/3657-15-6P-i35.png" />.</p> <p>Obtain the value of <img src="images/3657-15-6P-i36.png" />.</p> <p> <img src="images/3657-15-6P-i37.png" /> </p> <p>Find the value of <img src="images/3657-15-6P-i38.png" />.</p> <p> <img src="images/3657-15-6P-i39.png" /> </p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>At <img src="images/3657-15-6P-i40.png" />, <img src="images/3657-15-6P-i41.png" />, thus both <img src="images/3657-15-6P-i42.png" /> and <img src="images/3657-15-6P-i43.png" /> are in triode region.</p> <p>Obtain the value of <img src="images/3657-15-6P-i44.png" />.</p> <p> <img src="images/3657-15-6P-i45.png" /> </p> <p>Calculate the value of <img src="images/3657-15-6P-i46.png" />.</p> <p> <img src="images/3657-15-6P-i47.png" /> </p> <p> </div><h4><strong>Step 4:</strong></h4><div class="answer">Find the value of <img src="images/3657-15-6P-i48.png" />.</p> <p> <img src="images/3657-15-6P-i49.png" /> </p> <p>Obtain the average value of <img src="images/3657-15-6P-i50.png" /> over the interval, <img src="images/3657-15-6P-i51.png" /> from 0 to <img src="images/3657-15-6P-i52.png" />.</p> <p> <img src="images/3657-15-6P-i53.png" /> </p> <p>Calculate the value of <img src="images/3657-15-6P-i54.png" />.</p> <p> <img src="images/3657-15-6P-i55.png" /> </p> </div><h4><strong>Step 5:</strong></h4><div class="answer"> <p>The time taken by the output transistors, <img src="images/3657-15-6P-i56.png" /> inverter to rise from 0 to <img src="images/3657-15-6P-i57.png" /> is the propagation delay from low to high transition, <img src="images/3657-15-6P-i58.png" />.</p> <p> <img src="images/3657-15-6P-i59.png" /> </p> <p>Find the value of <img src="images/3657-15-6P-i60.png" />.</p> <p> <img src="images/3657-15-6P-i61.png" /> </p> <p>Find the value of <img src="images/3657-15-6P-i62.png" />.</p> <p> <img src="images/3657-15-6P-i63.png" /> </p> <p>Calculate the minimum required width of set pulse.</p> <p> <img src="images/3657-15-6P-i64.png" /> </p> <p>Since the set-reset transistors are having same width to length ratios, the pulse rate for the both is same.</p> <p>Thus, the minimum required width of set and reset pulses is, <img src="images/3657-15-6P-i65.png" />.</p></div>