{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764961874001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764961874001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 02:11:13 2025 " "Processing started: Sat Dec 06 02:11:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764961874001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764961874001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lr3 -c lr3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lr3 -c lr3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764961874001 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764961874215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_caesar_cipher.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_caesar_cipher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_caesar_cipher " "Found entity 1: uart_caesar_cipher" {  } { { "uart_caesar_cipher.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_caesar_cipher.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flow_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file flow_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flow_control " "Found entity 1: flow_control" {  } { { "flow_control.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/flow_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_echo.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_echo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_echo " "Found entity 1: uart_echo" {  } { { "uart_echo.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_echo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uartrx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uartrx " "Found entity 1: uartrx" {  } { { "uartrx.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uartrx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uarttx.sv(59) " "Verilog HDL information at uarttx.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "uarttx.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uarttx.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1764961874251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uarttx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "uarttx.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uarttx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_uart " "Found entity 1: top_uart" {  } { { "top_uart.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/top_uart.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uart_full.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_uart_full.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_full " "Found entity 1: tb_uart_full" {  } { { "tb_uart_full.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/tb_uart_full.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caesar_cipher.sv 1 1 " "Found 1 design units, including 1 entities, in source file caesar_cipher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 caesar_cipher " "Found entity 1: caesar_cipher" {  } { { "caesar_cipher.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/caesar_cipher.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_caesar.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_caesar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_caesar " "Found entity 1: uart_caesar" {  } { { "uart_caesar.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_caesar.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uart_caesar.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_uart_caesar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_caesar " "Found entity 1: tb_uart_caesar" {  } { { "tb_uart_caesar.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/tb_uart_caesar.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_uart_caesar.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_uart_caesar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_uart_caesar " "Found entity 1: top_uart_caesar" {  } { { "top_uart_caesar.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/top_uart_caesar.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart_receiver.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_receiver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874260 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_transmitter.sv(53) " "Verilog HDL information at uart_transmitter.sv(53): always construct contains both blocking and non-blocking assignments" {  } { { "uart_transmitter.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_transmitter.sv" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1764961874263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart_transmitter.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_transmitter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_echo_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_echo_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_echo_top " "Found entity 1: uart_echo_top" {  } { { "uart_echo_top.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_echo_top.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764961874263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764961874263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_echo_top " "Elaborating entity \"uart_echo_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764961874286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_echo uart_echo:uart_echo_controller " "Elaborating entity \"uart_echo\" for hierarchy \"uart_echo:uart_echo_controller\"" {  } { { "uart_echo_top.sv" "uart_echo_controller" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_echo_top.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764961874286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_echo:uart_echo_controller\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_echo:uart_echo_controller\|uart_receiver:receiver\"" {  } { { "uart_echo.sv" "receiver" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_echo.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764961874286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_receiver.sv(100) " "Verilog HDL assignment warning at uart_receiver.sv(100): truncated value with size 32 to match size of target (9)" {  } { { "uart_receiver.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_receiver.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764961874286 "|uart_echo_top|uart_echo:uart_echo_controller|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.sv(174) " "Verilog HDL assignment warning at uart_receiver.sv(174): truncated value with size 32 to match size of target (4)" {  } { { "uart_receiver.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_receiver.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764961874291 "|uart_echo_top|uart_echo:uart_echo_controller|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_control uart_echo:uart_echo_controller\|flow_control:flow_ctrl " "Elaborating entity \"flow_control\" for hierarchy \"uart_echo:uart_echo_controller\|flow_control:flow_ctrl\"" {  } { { "uart_echo.sv" "flow_ctrl" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_echo.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764961874295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_caesar_cipher uart_echo:uart_echo_controller\|uart_caesar_cipher:cipher " "Elaborating entity \"uart_caesar_cipher\" for hierarchy \"uart_echo:uart_echo_controller\|uart_caesar_cipher:cipher\"" {  } { { "uart_echo.sv" "cipher" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_echo.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764961874301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_caesar_cipher.sv(11) " "Verilog HDL assignment warning at uart_caesar_cipher.sv(11): truncated value with size 32 to match size of target (8)" {  } { { "uart_caesar_cipher.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_caesar_cipher.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764961874301 "|uart_echo_top|uart_echo:uart_echo_controller|uart_caesar_cipher:cipher"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_caesar_cipher.sv(13) " "Verilog HDL assignment warning at uart_caesar_cipher.sv(13): truncated value with size 32 to match size of target (8)" {  } { { "uart_caesar_cipher.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_caesar_cipher.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764961874301 "|uart_echo_top|uart_echo:uart_echo_controller|uart_caesar_cipher:cipher"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_echo:uart_echo_controller\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_echo:uart_echo_controller\|uart_transmitter:transmitter\"" {  } { { "uart_echo.sv" "transmitter" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_echo.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764961874301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_transmitter.sv(82) " "Verilog HDL assignment warning at uart_transmitter.sv(82): truncated value with size 32 to match size of target (9)" {  } { { "uart_transmitter.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_transmitter.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764961874301 "|uart_echo_top|uart_echo:uart_echo_controller|uart_transmitter:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.sv(87) " "Verilog HDL assignment warning at uart_transmitter.sv(87): truncated value with size 32 to match size of target (4)" {  } { { "uart_transmitter.sv" "" { Text "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/uart_transmitter.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764961874301 "|uart_echo_top|uart_echo:uart_echo_controller|uart_transmitter:transmitter"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1764961874411 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1764961874411 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764961874778 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/output_files/lr3.map.smsg " "Generated suppressed messages file C:/Users/Ula/Documents/GitHub/Alekseychik_MobileApplicationDevelopment/lr3/output_files/lr3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1764961874971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764961875034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764961875034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764961875050 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764961875050 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764961875050 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764961875050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764961875066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 02:11:15 2025 " "Processing ended: Sat Dec 06 02:11:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764961875066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764961875066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764961875066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764961875066 ""}
