// Seed: 3222242584
module module_0 #(
    parameter id_4 = 32'd37
) (
    output wor id_0,
    input wand id_1[id_4 : -1 'b0],
    output tri0 id_2,
    input uwire id_3,
    input wire _id_4,
    output supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    input wand id_10,
    input supply0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input uwire id_14
);
  logic id_16;
  parameter id_17 = 1;
  assign id_13 = $clog2(85);
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd36,
    parameter id_4  = 32'd11,
    parameter id_7  = 32'd68
) (
    output uwire id_0,
    output supply0 id_1,
    input tri id_2,
    output tri id_3,
    input uwire _id_4,
    output uwire id_5,
    output wor id_6,
    input wor _id_7
);
  assign id_3 = id_2;
  wire [1  |  id_4 : id_7] id_9;
  parameter id_10 = 1;
  assign id_0 = id_10;
  integer [1 : id_7] id_11;
  ;
  defparam id_10 = 'b0, id_10 = id_10, id_10 = 1'h0 - 1, id_10 = -1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_2,
      id_10,
      id_3,
      id_5,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2
  );
  logic id_12;
  wire  id_13;
endmodule
