##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Encoder_24Mhz
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPIM_IntClock
		4.4::Critical Path Report for UART_PCB_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_Encoder_24Mhz:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PCB_LOG_IntClock:R)
		5.3::Critical Path Report for (Clock_Encoder_24Mhz:R vs. Clock_Encoder_24Mhz:R)
		5.4::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
		5.5::Critical Path Report for (UART_PCB_LOG_IntClock:R vs. UART_PCB_LOG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_Encoder_24Mhz          | Frequency: 37.50 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK                    | Frequency: 74.82 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 48.00 MHz  | 
Clock: PWM_CLK                      | N/A                   | Target: 24.00 MHz  | 
Clock: PWM_CLK(fixed-function)      | N/A                   | Target: 24.00 MHz  | 
Clock: SPIM_IntClock                | Frequency: 58.76 MHz  | Target: 2.00 MHz   | 
Clock: UART_PCB_LOG_IntClock        | Frequency: 50.83 MHz  | Target: 0.92 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 24.00 MHz  | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Encoder_24Mhz    Clock_Encoder_24Mhz    41666.7          15003       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_Encoder_24Mhz    20833.3          13019       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_PCB_LOG_IntClock  20833.3          7469        N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IntClock          SPIM_IntClock          500000           482983      N/A              N/A         N/A              N/A         N/A              N/A         
UART_PCB_LOG_IntClock  UART_PCB_LOG_IntClock  1.08333e+006     1063660     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase       
----------------------  ------------  ---------------------  
Pin_Encoder_T_A(0)_PAD  14377         Clock_Encoder_24Mhz:R  
Pin_Encoder_T_B(0)_PAD  14780         Clock_Encoder_24Mhz:R  
Pin_OptDec_X_A(0)_PAD   15667         Clock_Encoder_24Mhz:R  
Pin_OptDec_X_B(0)_PAD   17870         Clock_Encoder_24Mhz:R  
Pin_OptDec_Y_A(0)_PAD   15889         Clock_Encoder_24Mhz:R  
Pin_OptDec_Y_B(0)_PAD   16783         Clock_Encoder_24Mhz:R  
Pin_OptDec_Z_A(0)_PAD   15948         Clock_Encoder_24Mhz:R  
Pin_OptDec_Z_B(0)_PAD   14830         Clock_Encoder_24Mhz:R  
Pin_SDO(0)_PAD          18944         SPIM_IntClock:R        


                       3.2::Clock to Out
                       -----------------

Port Name                Clock to Out  Clock Name:Phase           
-----------------------  ------------  -------------------------  
Pin_BC_LED(0)_PAD        20696         PWM_CLK(fixed-function):R  
Pin_Buzzer(0)_PAD        21278         PWM_CLK(fixed-function):R  
Pin_CondenserLED(0)_PAD  20156         PWM_CLK(fixed-function):R  
Pin_SCK(0)_PAD           24072         SPIM_IntClock:R            
Pin_SDI(0)_PAD           23597         SPIM_IntClock:R            
UART_TX(0)_PAD           31932         UART_PCB_LOG_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Encoder_24Mhz
*************************************************
Clock: Clock_Encoder_24Mhz
Frequency: 37.50 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 15003p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22434
-------------------------------------   ----- 
End-of-path arrival time (ps)           22434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      9545  10795  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14145  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3159  17304  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22434  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22434  15003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 74.82 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7469p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9895
-------------------------------------   ---- 
End-of-path arrival time (ps)           9895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                             synccell         1020   1020   7469  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/main_2         macrocell32      3216   4236   7469  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/q              macrocell32      3350   7586   7469  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2309   9895   7469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIM_IntClock
*******************************************
Clock: SPIM_IntClock
Frequency: 58.76 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 482983p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16517
-------------------------------------   ----- 
End-of-path arrival time (ps)           16517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q           macrocell100   1250   1250  482983  RISE       1
\SPIM:BSPIM:tx_status_0\/main_2  macrocell24    7390   8640  482983  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell24    3350  11990  482983  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell7   4527  16517  482983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell7        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_PCB_LOG_IntClock
***************************************************
Clock: UART_PCB_LOG_IntClock
Frequency: 50.83 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063660p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14313
-------------------------------------   ----- 
End-of-path arrival time (ps)           14313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q            macrocell114   1250   1250  1063660  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/main_3  macrocell31    6816   8066  1063660  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/q       macrocell31    3350  11416  1063660  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/load   count7cell     2897  14313  1063660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_Encoder_24Mhz:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_T_Z_Select:Sync:ctrl_reg\/control_0
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 13019p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_Encoder_24Mhz:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Encoder_T_Z_Select:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Encoder_T_Z_Select:Sync:ctrl_reg\/control_0   controlcell4   2050   2050  13019  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1  macrocell36    2254   4304  13019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PCB_LOG_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7469p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9895
-------------------------------------   ---- 
End-of-path arrival time (ps)           9895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                             synccell         1020   1020   7469  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/main_2         macrocell32      3216   4236   7469  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/q              macrocell32      3350   7586   7469  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2309   9895   7469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1


5.3::Critical Path Report for (Clock_Encoder_24Mhz:R vs. Clock_Encoder_24Mhz:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 15003p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22434
-------------------------------------   ----- 
End-of-path arrival time (ps)           22434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      9545  10795  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14145  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3159  17304  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22434  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22434  15003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 482983p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16517
-------------------------------------   ----- 
End-of-path arrival time (ps)           16517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q           macrocell100   1250   1250  482983  RISE       1
\SPIM:BSPIM:tx_status_0\/main_2  macrocell24    7390   8640  482983  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell24    3350  11990  482983  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell7   4527  16517  482983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell7        0      0  RISE       1


5.5::Critical Path Report for (UART_PCB_LOG_IntClock:R vs. UART_PCB_LOG_IntClock:R)
***********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063660p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14313
-------------------------------------   ----- 
End-of-path arrival time (ps)           14313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q            macrocell114   1250   1250  1063660  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/main_3  macrocell31    6816   8066  1063660  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/q       macrocell31    3350  11416  1063660  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/load   count7cell     2897  14313  1063660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7469p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9895
-------------------------------------   ---- 
End-of-path arrival time (ps)           9895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                             synccell         1020   1020   7469  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/main_2         macrocell32      3216   4236   7469  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/q              macrocell32      3350   7586   7469  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2309   9895   7469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 12162p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7469  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_7  macrocell120   4141   5161  12162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_last\/clock_0
Path slack     : 12162p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                  synccell       1020   1020   7469  RISE       1
\UART_PCB_LOG:BUART:rx_last\/main_0  macrocell121   4141   5161  12162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_last\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_T_Z_Select:Sync:ctrl_reg\/control_0
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 13019p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_Encoder_24Mhz:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Encoder_T_Z_Select:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Encoder_T_Z_Select:Sync:ctrl_reg\/control_0   controlcell4   2050   2050  13019  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1  macrocell36    2254   4304  13019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_T_Z_Select:Sync:ctrl_reg\/control_0
Path End       : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 13019p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_Encoder_24Mhz:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Encoder_T_Z_Select:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Encoder_T_Z_Select:Sync:ctrl_reg\/control_0   controlcell4   2050   2050  13019  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/main_1  macrocell39    2254   4304  13019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 13048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7469  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_10  macrocell111   3256   4276  13048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 13048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                     synccell       1020   1020   7469  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_9  macrocell114   3256   4276  13048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 13088p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7469  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_4  macrocell117   3216   4236  13088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 13088p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7469  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_3  macrocell118   3216   4236  13088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 15003p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22434
-------------------------------------   ----- 
End-of-path arrival time (ps)           22434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      9545  10795  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14145  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3159  17304  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22434  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22434  15003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 16015p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21421
-------------------------------------   ----- 
End-of-path arrival time (ps)           21421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/main_1                macrocell16     5610   9110  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12460  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   3831  16291  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  21421  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  21421  16015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 18303p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17304
-------------------------------------   ----- 
End-of-path arrival time (ps)           17304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      9545  10795  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14145  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3159  17304  18303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19160p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16447
-------------------------------------   ----- 
End-of-path arrival time (ps)           16447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      9545  10795  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14145  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2302  16447  19160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 19315p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16291
-------------------------------------   ----- 
End-of-path arrival time (ps)           16291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/main_1                macrocell16     5610   9110  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12460  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   3831  16291  19315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19664p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17772
-------------------------------------   ----- 
End-of-path arrival time (ps)           17772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_1                macrocell2      3182   6682  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10032  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2610  12642  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17772  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17772  19664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20232p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15375
-------------------------------------   ----- 
End-of-path arrival time (ps)           15375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/main_1                macrocell16     5610   9110  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12460  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   2914  15375  20232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 20861p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20306
-------------------------------------   ----- 
End-of-path arrival time (ps)           20306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  18212  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  18212  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  18212  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_3\/main_0            macrocell12     7177  10677  20861  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  14027  20861  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    6279  20306  20861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 20919p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14688
-------------------------------------   ----- 
End-of-path arrival time (ps)           14688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                                    macrocell75     1250   1250  17619  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     6905   8155  17619  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  11505  17619  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3183  14688  20919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21783p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13823
-------------------------------------   ----- 
End-of-path arrival time (ps)           13823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                                    macrocell75     1250   1250  17619  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     6905   8155  17619  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  11505  17619  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   2318  13823  21783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:Net_1203\/main_5
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 22381p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15775
-------------------------------------   ----- 
End-of-path arrival time (ps)           15775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  22381  RISE       1
\QuadDec_TZ:Net_1203_split\/main_3   macrocell73   8872  10122  22381  RISE       1
\QuadDec_TZ:Net_1203_split\/q        macrocell73   3350  13472  22381  RISE       1
\QuadDec_TZ:Net_1203\/main_5         macrocell61   2304  15775  22381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:Net_1251\/main_7
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 22641p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15515
-------------------------------------   ----- 
End-of-path arrival time (ps)           15515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  22381  RISE       1
\QuadDec_TZ:Net_1251_split\/main_3   macrocell59   8009   9259  22641  RISE       1
\QuadDec_TZ:Net_1251_split\/q        macrocell59   3350  12609  22641  RISE       1
\QuadDec_TZ:Net_1251\/main_7         macrocell54   2907  15515  22641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22964p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12642
-------------------------------------   ----- 
End-of-path arrival time (ps)           12642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_1                macrocell2      3182   6682  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10032  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2610  12642  22964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22965p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12642
-------------------------------------   ----- 
End-of-path arrival time (ps)           12642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_1                macrocell2      3182   6682  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10032  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2610  12642  22965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:Net_1251\/main_7
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 23358p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14799
-------------------------------------   ----- 
End-of-path arrival time (ps)           14799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90    1250   1250  23358  RISE       1
\QuadDec_Y:Net_1251_split\/main_2   macrocell119   7903   9153  23358  RISE       1
\QuadDec_Y:Net_1251_split\/q        macrocell119   3350  12503  23358  RISE       1
\QuadDec_Y:Net_1251\/main_7         macrocell82    2296  14799  23358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:Net_1203\/main_5
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 23661p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14496
-------------------------------------   ----- 
End-of-path arrival time (ps)           14496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90    1250   1250  23358  RISE       1
\QuadDec_Y:Net_1203_split\/main_2   macrocell104   6996   8246  23661  RISE       1
\QuadDec_Y:Net_1203_split\/q        macrocell104   3350  11596  23661  RISE       1
\QuadDec_Y:Net_1203\/main_5         macrocell89    2900  14496  23661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:Net_1251\/main_7
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 23912p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14245
-------------------------------------   ----- 
End-of-path arrival time (ps)           14245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q  macrocell77   1250   1250  23912  RISE       1
\QuadDec_X:Net_1251_split\/main_3   macrocell87   6728   7978  23912  RISE       1
\QuadDec_X:Net_1251_split\/q        macrocell87   3350  11328  23912  RISE       1
\QuadDec_X:Net_1251\/main_7         macrocell68   2916  14245  23912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24135p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11471
-------------------------------------   ----- 
End-of-path arrival time (ps)           11471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  21753  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/main_0          macrocell20     3681   4891  21753  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/q               macrocell20     3350   8241  21753  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   3231  11471  24135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Net_1203\/main_5
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 24439p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13718
-------------------------------------   ----- 
End-of-path arrival time (ps)           13718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q             macrocell78   1250   1250  15003  RISE       1
\QuadDec_X:Net_1203_split\/main_0  macrocell1    6205   7455  24439  RISE       1
\QuadDec_X:Net_1203_split\/q       macrocell1    3350  10805  24439  RISE       1
\QuadDec_X:Net_1203\/main_5        macrocell75   2913  13718  24439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1203\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 24983p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10624
-------------------------------------   ----- 
End-of-path arrival time (ps)           10624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1203\/q                                    macrocell61     1250   1250  21683  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      3402   4652  21683  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8002  21683  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   2622  10624  24983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1203\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24984p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10622
-------------------------------------   ----- 
End-of-path arrival time (ps)           10622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1203\/q                                    macrocell61     1250   1250  21683  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      3402   4652  21683  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8002  21683  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   2620  10622  24984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25053p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10553
-------------------------------------   ----- 
End-of-path arrival time (ps)           10553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  21753  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/main_0          macrocell20     3681   4891  21753  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/q               macrocell20     3350   8241  21753  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   2313  10553  25053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 25816p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15351
-------------------------------------   ----- 
End-of-path arrival time (ps)           15351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell72         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:prevCompare\/q  macrocell72    1250   1250  25816  RISE       1
\QuadDec_X:Net_611\/main_2                  macrocell15    6574   7824  25816  RISE       1
\QuadDec_X:Net_611\/q                       macrocell15    3350  11174  25816  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_1        statusicell4   4177  15351  25816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25866p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15301
-------------------------------------   ----- 
End-of-path arrival time (ps)           15301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_3\/main_0            macrocell5      4082   7582  25866  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  10932  25866  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    4368  15301  25866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 26406p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                                    macrocell68     1250   1250  23106  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   7950   9200  26406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26909p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14258
-------------------------------------   ----- 
End-of-path arrival time (ps)           14258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  20660  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  20660  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  20660  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2297   5687  26909  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9037  26909  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    5221  14258  26909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 27243p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                                    macrocell68     1250   1250  23106  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   7113   8363  27243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27327p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13840
-------------------------------------   ----- 
End-of-path arrival time (ps)           13840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_3\/main_0            macrocell19     4673   8173  27327  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_3\/q                 macrocell19     3350  11523  27327  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell5    2317  13840  27327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 27480p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10677
-------------------------------------   ----- 
End-of-path arrival time (ps)           10677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  18212  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  18212  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  18212  RISE       1
\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell70     7177  10677  27480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell70         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:Net_1203\/main_1
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 27481p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10676
-------------------------------------   ----- 
End-of-path arrival time (ps)           10676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  22381  RISE       1
\QuadDec_TZ:Net_1203\/main_1         macrocell61   9426  10676  27481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Net_1275\/main_0
Capture Clock  : \QuadDec_X:Net_1275\/clock_0
Path slack     : 27493p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10663
-------------------------------------   ----- 
End-of-path arrival time (ps)           10663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  18212  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  18212  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  18212  RISE       1
\QuadDec_X:Net_1275\/main_0                             macrocell71     7163  10663  27493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1275\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 27669p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13498
-------------------------------------   ----- 
End-of-path arrival time (ps)           13498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell72         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:prevCompare\/q  macrocell72    1250   1250  25816  RISE       1
\QuadDec_X:Net_530\/main_2                  macrocell14    6574   7824  27669  RISE       1
\QuadDec_X:Net_530\/q                       macrocell14    3350  11174  27669  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_0        statusicell4   2323  13498  27669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 27702p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10455
-------------------------------------   ----- 
End-of-path arrival time (ps)           10455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  18096  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  18096  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  18096  RISE       1
\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell69     7065  10455  27702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell69         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_X:Net_1275\/main_1
Capture Clock  : \QuadDec_X:Net_1275\/clock_0
Path slack     : 27702p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10455
-------------------------------------   ----- 
End-of-path arrival time (ps)           10455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  18096  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  18096  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  18096  RISE       1
\QuadDec_X:Net_1275\/main_1                             macrocell71     7065  10455  27702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1275\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28007p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13160
-------------------------------------   ----- 
End-of-path arrival time (ps)           13160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell69         0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/q         macrocell69    1250   1250  28007  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_2\/main_1          macrocell11    6241   7491  28007  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_2\/q               macrocell11    3350  10841  28007  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2  statusicell3   2318  13160  28007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 28018p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10139
-------------------------------------   ----- 
End-of-path arrival time (ps)           10139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q   macrocell63   1250   1250  22381  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_2  macrocell67   8889  10139  28018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 28151p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q         macrocell93   1250   1250  23894  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_3  macrocell95   8755  10005  28151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28254p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12913
-------------------------------------   ----- 
End-of-path arrival time (ps)           12913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  28254  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  28254  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  28254  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2321   5951  28254  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9301  28254  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    3612  12913  28254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 28331p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9826
-------------------------------------   ---- 
End-of-path arrival time (ps)           9826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  22381  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_2   macrocell65   8576   9826  28331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 28331p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9826
-------------------------------------   ---- 
End-of-path arrival time (ps)           9826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q   macrocell63   1250   1250  22381  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_2  macrocell66   8576   9826  28331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28394p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12772
-------------------------------------   ----- 
End-of-path arrival time (ps)           12772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  28394  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  28394  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  28394  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_0\/main_0             macrocell10     2884   6514  28394  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350   9864  28394  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2909  12772  28394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:Net_1251\/main_3
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 28708p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9449
-------------------------------------   ---- 
End-of-path arrival time (ps)           9449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q  macrocell77   1250   1250  23912  RISE       1
\QuadDec_X:Net_1251\/main_3         macrocell68   8199   9449  28708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:Net_1251\/main_2
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 28775p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  23358  RISE       1
\QuadDec_Y:Net_1251\/main_2         macrocell82   8132   9382  28775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 28783p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9374
-------------------------------------   ---- 
End-of-path arrival time (ps)           9374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q   macrocell90   1250   1250  23358  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_1  macrocell95   8124   9374  28783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Net_1251\/main_1
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 28824p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9333
-------------------------------------   ---- 
End-of-path arrival time (ps)           9333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q       macrocell78   1250   1250  15003  RISE       1
\QuadDec_X:Net_1251\/main_1  macrocell68   8083   9333  28824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:Net_1203\/main_0
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 28965p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9192
-------------------------------------   ---- 
End-of-path arrival time (ps)           9192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  23358  RISE       1
\QuadDec_Y:Net_1203\/main_0         macrocell89   7942   9192  28965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 28965p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9192
-------------------------------------   ---- 
End-of-path arrival time (ps)           9192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  23358  RISE       1
\QuadDec_Y:bQuadDec:error\/main_1   macrocell93   7942   9192  28965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:Net_1251\/main_4
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 28984p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9173
-------------------------------------   ---- 
End-of-path arrival time (ps)           9173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q  macrocell93   1250   1250  23894  RISE       1
\QuadDec_Y:Net_1251\/main_4   macrocell82   7923   9173  28984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Net_1275\/main_0
Capture Clock  : \QuadDec_Y:Net_1275\/clock_0
Path slack     : 29046p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  16015  RISE       1
\QuadDec_Y:Net_1275\/main_0                             macrocell85     5610   9110  29046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1275\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 29175p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11991
-------------------------------------   ----- 
End-of-path arrival time (ps)           11991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell86         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:prevCompare\/q  macrocell86    1250   1250  29175  RISE       1
\QuadDec_Y:Net_530\/main_2                  macrocell21    3223   4473  29175  RISE       1
\QuadDec_Y:Net_530\/q                       macrocell21    3350   7823  29175  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_0        statusicell6   4168  11991  29175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29231p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11936
-------------------------------------   ----- 
End-of-path arrival time (ps)           11936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  29231  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  29231  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  29231  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_0\/main_0             macrocell17     2626   6256  29231  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_0\/q                  macrocell17     3350   9606  29231  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    2330  11936  29231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 29309p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_0\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_0\/q       macrocell42   1250   1250  29309  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/main_0  macrocell43   7597   8847  29309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0              macrocell43         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 29309p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_0\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_0\/q  macrocell42   1250   1250  29309  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_0  macrocell76   7597   8847  29309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29476p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11690
-------------------------------------   ----- 
End-of-path arrival time (ps)           11690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  18348  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  18348  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  18348  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_2\/main_0            macrocell18     2635   6025  29476  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_2\/q                 macrocell18     3350   9375  29476  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5    2315  11690  29476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 29508p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8648
-------------------------------------   ---- 
End-of-path arrival time (ps)           8648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q               macrocell64   1250   1250  20543  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_0  macrocell67   7398   8648  29508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Net_1251\/main_1
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 29586p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8571
-------------------------------------   ---- 
End-of-path arrival time (ps)           8571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q       macrocell92   1250   1250  19707  RISE       1
\QuadDec_Y:Net_1251\/main_1  macrocell82   7321   8571  29586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:Net_1203\/main_1
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 29605p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q  macrocell77   1250   1250  23912  RISE       1
\QuadDec_X:Net_1203\/main_1         macrocell75   7302   8552  29605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 29605p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q   macrocell77   1250   1250  23912  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_2  macrocell81   7302   8552  29605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 29621p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8535
-------------------------------------   ---- 
End-of-path arrival time (ps)           8535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  29621  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   7285   8535  29621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 29621p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8535
-------------------------------------   ---- 
End-of-path arrival time (ps)           8535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  29621  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_0  macrocell63   7285   8535  29621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1203\/main_2
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 29669p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8488
-------------------------------------   ---- 
End-of-path arrival time (ps)           8488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q  macrocell65   1250   1250  24011  RISE       1
\QuadDec_TZ:Net_1203\/main_2   macrocell61   7238   8488  29669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1260\/main_1
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 29669p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8488
-------------------------------------   ---- 
End-of-path arrival time (ps)           8488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q  macrocell65   1250   1250  24011  RISE       1
\QuadDec_TZ:Net_1260\/main_1   macrocell64   7238   8488  29669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1251\/main_4
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 29775p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8381
-------------------------------------   ---- 
End-of-path arrival time (ps)           8381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q  macrocell65   1250   1250  24011  RISE       1
\QuadDec_TZ:Net_1251\/main_4   macrocell54   7131   8381  29775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:Net_1251\/main_3
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 29828p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  22381  RISE       1
\QuadDec_TZ:Net_1251\/main_3         macrocell54   7078   8328  29828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 29850p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q   macrocell90   1250   1250  23358  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_1  macrocell94   7056   8306  29850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 29876p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q             macrocell64   1250   1250  20543  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_0  macrocell65   7030   8280  29876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 29876p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q               macrocell64   1250   1250  20543  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_0  macrocell66   7030   8280  29876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 29922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q                                    macrocell82     1250   1250  26622  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   4435   5685  29922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 29984p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell84     4673   8173  29984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell84         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 30002p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8155
-------------------------------------   ---- 
End-of-path arrival time (ps)           8155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                              macrocell75   1250   1250  17619  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell74   6905   8155  30002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell74         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:Net_1203\/main_4
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 30003p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q  macrocell67   1250   1250  24909  RISE       1
\QuadDec_TZ:Net_1203\/main_4     macrocell61   6903   8153  30003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:Net_1260\/main_3
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 30003p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q  macrocell67   1250   1250  24909  RISE       1
\QuadDec_TZ:Net_1260\/main_3     macrocell64   6903   8153  30003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:Net_1251\/main_5
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 30481p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q  macrocell80   1250   1250  25677  RISE       1
\QuadDec_X:Net_1251\/main_5     macrocell68   6426   7676  30481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 30561p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7596
-------------------------------------   ---- 
End-of-path arrival time (ps)           7596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q   macrocell77   1250   1250  23912  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_2  macrocell80   6346   7596  30561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 30574p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7582
-------------------------------------   ---- 
End-of-path arrival time (ps)           7582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell56     4082   7582  30574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell56         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 30583p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10584
-------------------------------------   ----- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q          macrocell93    1250   1250  23894  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_3  statusicell6   9334  10584  30583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:Net_1251\/main_2
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 30624p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q  macrocell76   1250   1250  25817  RISE       1
\QuadDec_X:Net_1251\/main_2         macrocell68   6283   7533  30624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 30676p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q             macrocell78   1250   1250  15003  RISE       1
\QuadDec_X:bQuadDec:error\/main_0  macrocell79   6231   7481  30676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 30698p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7459
-------------------------------------   ---- 
End-of-path arrival time (ps)           7459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q               macrocell78   1250   1250  15003  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_0  macrocell80   6209   7459  30698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 30838p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q                                    macrocell82     1250   1250  26622  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   3519   4769  30838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30910p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                             macrocell78    1250   1250  15003  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   9507  10757  30910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 31023p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell86         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:prevCompare\/q  macrocell86    1250   1250  29175  RISE       1
\QuadDec_Y:Net_611\/main_2                  macrocell22    3223   4473  31023  RISE       1
\QuadDec_Y:Net_611\/q                       macrocell22    3350   7823  31023  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_1        statusicell6   2321  10144  31023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 31166p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                macrocell54    1250   1250  26659  RISE       1
\QuadDec_TZ:Net_530\/main_1            macrocell7     3076   4326  31166  RISE       1
\QuadDec_TZ:Net_530\/q                 macrocell7     3350   7676  31166  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_0  statusicell2   2324  10001  31166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:Net_1203\/main_0
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 31191p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  25545  RISE       1
\QuadDec_TZ:Net_1203\/main_0         macrocell61   5716   6966  31191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 31191p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9976
-------------------------------------   ---- 
End-of-path arrival time (ps)           9976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                macrocell54    1250   1250  26659  RISE       1
\QuadDec_TZ:Net_611\/main_1            macrocell8     3076   4326  31191  RISE       1
\QuadDec_TZ:Net_611\/q                 macrocell8     3350   7676  31191  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_1  statusicell2   2299   9976  31191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31213p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6944
-------------------------------------   ---- 
End-of-path arrival time (ps)           6944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  18348  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  18348  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  18348  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell83     3554   6944  31213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell83         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 31273p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                                    macrocell54     1250   1250  26659  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   3084   4334  31273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:Net_1203\/main_3
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 31309p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q  macrocell66   1250   1250  25663  RISE       1
\QuadDec_TZ:Net_1203\/main_3     macrocell61   5597   6847  31309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:Net_1260\/main_2
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 31309p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q  macrocell66   1250   1250  25663  RISE       1
\QuadDec_TZ:Net_1260\/main_2     macrocell64   5597   6847  31309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:Net_1260\/main_1
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 31348p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6809
-------------------------------------   ---- 
End-of-path arrival time (ps)           6809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q  macrocell79   1250   1250  25640  RISE       1
\QuadDec_X:Net_1260\/main_1   macrocell78   5559   6809  31348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Y:Net_1275\/main_1
Capture Clock  : \QuadDec_Y:Net_1275\/clock_0
Path slack     : 31379p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  18348  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  18348  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  18348  RISE       1
\QuadDec_Y:Net_1275\/main_1                             macrocell85     3388   6778  31379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1275\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:Net_1203\/main_3
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 31386p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6770
-------------------------------------   ---- 
End-of-path arrival time (ps)           6770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q  macrocell80   1250   1250  25677  RISE       1
\QuadDec_X:Net_1203\/main_3     macrocell75   5520   6770  31386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 31386p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6770
-------------------------------------   ---- 
End-of-path arrival time (ps)           6770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q       macrocell80   1250   1250  25677  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_4  macrocell81   5520   6770  31386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 31386p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                                    macrocell54     1250   1250  26659  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   2970   4220  31386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:Net_1203\/main_4
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 31409p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6748
-------------------------------------   ---- 
End-of-path arrival time (ps)           6748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q  macrocell95   1250   1250  26072  RISE       1
\QuadDec_Y:Net_1203\/main_4     macrocell89   5498   6748  31409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 31409p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6748
-------------------------------------   ---- 
End-of-path arrival time (ps)           6748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q     macrocell95   1250   1250  26072  RISE       1
\QuadDec_Y:bQuadDec:error\/main_5  macrocell93   5498   6748  31409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:Net_1251\/main_4
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 31412p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q  macrocell79   1250   1250  25640  RISE       1
\QuadDec_X:Net_1251\/main_4   macrocell68   5495   6745  31412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31422p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9745
-------------------------------------   ---- 
End-of-path arrival time (ps)           9745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  16015  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    6245   9745  31422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:Net_1251\/main_5
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 31428p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6729
-------------------------------------   ---- 
End-of-path arrival time (ps)           6729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q  macrocell94   1250   1250  26364  RISE       1
\QuadDec_Y:Net_1251\/main_5     macrocell82   5479   6729  31428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Net_1275\/main_0
Capture Clock  : \QuadDec_TZ:Net_1275\/clock_0
Path slack     : 31474p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  19664  RISE       1
\QuadDec_TZ:Net_1275\/main_0                             macrocell57     3182   6682  31474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1275\/clock_0                              macrocell57         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:Net_1203\/main_0
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 31527p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q  macrocell76   1250   1250  25817  RISE       1
\QuadDec_X:Net_1203\/main_0         macrocell75   5380   6630  31527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 31527p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q   macrocell76   1250   1250  25817  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_1  macrocell81   5380   6630  31527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_X:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 31643p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6514
-------------------------------------   ---- 
End-of-path arrival time (ps)           6514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  28394  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  28394  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  28394  RISE       1
\QuadDec_X:Cnt16:CounterUDB:prevCompare\/main_0          macrocell72     2884   6514  31643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell72         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:Net_1203\/main_1
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 31884p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  26458  RISE       1
\QuadDec_Y:Net_1203\/main_1         macrocell89   5023   6273  31884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 31884p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  26458  RISE       1
\QuadDec_Y:bQuadDec:error\/main_2   macrocell93   5023   6273  31884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Y:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 31914p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  29231  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  29231  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  29231  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:prevCompare\/main_0          macrocell86     2613   6243  31914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell86         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Net_1260\/main_0
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 31915p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           6242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q       macrocell78   1250   1250  15003  RISE       1
\QuadDec_X:Net_1260\/main_0  macrocell78   4992   6242  31915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 31918p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q               macrocell78   1250   1250  15003  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_0  macrocell81   4988   6238  31918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 32078p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6079
-------------------------------------   ---- 
End-of-path arrival time (ps)           6079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q  macrocell77   1250   1250  23912  RISE       1
\QuadDec_X:bQuadDec:error\/main_2   macrocell79   4829   6079  32078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:Net_1251\/main_6
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 32156p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q  macrocell95   1250   1250  26072  RISE       1
\QuadDec_Y:Net_1251\/main_6     macrocell82   4750   6000  32156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 32161p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q       macrocell95   1250   1250  26072  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_5  macrocell95   4745   5995  32161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32176p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  19664  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    5491   8991  32176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 32206p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  28254  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  28254  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  28254  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/main_0          macrocell58     2321   5951  32206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell58         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:Net_1251\/main_2
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 32281p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5875
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  25545  RISE       1
\QuadDec_TZ:Net_1251\/main_2         macrocell54   4625   5875  32281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:Net_1260\/main_3
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 32335p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q  macrocell95   1250   1250  26072  RISE       1
\QuadDec_Y:Net_1260\/main_3     macrocell92   4572   5822  32335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 32335p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q       macrocell95   1250   1250  26072  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_5  macrocell94   4572   5822  32335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:Net_1203\/main_2
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 32354p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q  macrocell79   1250   1250  25640  RISE       1
\QuadDec_X:Net_1203\/main_2   macrocell75   4553   5803  32354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 32354p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q         macrocell79   1250   1250  25640  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_3  macrocell81   4553   5803  32354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Net_1251\/main_1
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 32357p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5800
-------------------------------------   ---- 
End-of-path arrival time (ps)           5800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q       macrocell64   1250   1250  20543  RISE       1
\QuadDec_TZ:Net_1251\/main_1  macrocell54   4550   5800  32357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:Net_1251\/main_6
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 32396p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q  macrocell67   1250   1250  24909  RISE       1
\QuadDec_TZ:Net_1251\/main_6     macrocell54   4510   5760  32396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:Net_1260\/main_2
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 32397p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q  macrocell80   1250   1250  25677  RISE       1
\QuadDec_X:Net_1260\/main_2     macrocell78   4509   5759  32397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:Net_1251\/main_5
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 32398p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q  macrocell66   1250   1250  25663  RISE       1
\QuadDec_TZ:Net_1251\/main_5     macrocell54   4509   5759  32398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 32415p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q       macrocell94   1250   1250  26364  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_4  macrocell95   4491   5741  32415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 32429p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8738
-------------------------------------   ---- 
End-of-path arrival time (ps)           8738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q          macrocell65    1250   1250  24011  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_3  statusicell2   7488   8738  32429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 32442p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q     macrocell81   1250   1250  26207  RISE       1
\QuadDec_X:bQuadDec:error\/main_5  macrocell79   4465   5715  32442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32468p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9198
-------------------------------------   ---- 
End-of-path arrival time (ps)           9198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                             macrocell64    1250   1250  20543  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   7948   9198  32468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 32470p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  20660  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  20660  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  20660  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell55     2297   5687  32470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell55         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TZ:Net_1275\/main_1
Capture Clock  : \QuadDec_TZ:Net_1275\/clock_0
Path slack     : 32470p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  20660  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  20660  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  20660  RISE       1
\QuadDec_TZ:Net_1275\/main_1                             macrocell57     2297   5687  32470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1275\/clock_0                              macrocell57         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 32577p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                macrocell78    1250   1250  15003  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_2  statusicell4   7339   8589  32577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 32693p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_1\/q  macrocell43   1250   1250  32693  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_1  macrocell76   4214   5464  32693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 32718p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5438
-------------------------------------   ---- 
End-of-path arrival time (ps)           5438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q   macrocell91   1250   1250  26458  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_2  macrocell94   4188   5438  32718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 32738p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q               macrocell92   1250   1250  19707  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_0  macrocell95   4168   5418  32738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 32843p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q             macrocell92   1250   1250  19707  RISE       1
\QuadDec_Y:bQuadDec:error\/main_0  macrocell93   4064   5314  32843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:Net_1251\/main_6
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 32879p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q  macrocell81   1250   1250  26207  RISE       1
\QuadDec_X:Net_1251\/main_6     macrocell68   4027   5277  32879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 32890p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q       macrocell81   1250   1250  26207  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_5  macrocell80   4016   5266  32890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 32983p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                macrocell92    1250   1250  19707  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_2  statusicell6   6934   8184  32983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33124p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q       macrocell90   1250   1250  23358  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_3  macrocell90   3782   5032  33124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:Net_1251\/main_0
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 33125p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q       macrocell68   1250   1250  23106  RISE       1
\QuadDec_X:Net_1251\/main_0  macrocell68   3782   5032  33125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 33254p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_1\/q       macrocell43   1250   1250  32693  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_2\/main_0  macrocell44   3653   4903  33254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_2\/clock_0              macrocell44         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:Net_1203\/main_3
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 33330p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q  macrocell94   1250   1250  26364  RISE       1
\QuadDec_Y:Net_1203\/main_3     macrocell89   3576   4826  33330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 33330p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q     macrocell94   1250   1250  26364  RISE       1
\QuadDec_Y:bQuadDec:error\/main_4  macrocell93   3576   4826  33330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:Net_1260\/main_1
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 33349p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q  macrocell93   1250   1250  23894  RISE       1
\QuadDec_Y:Net_1260\/main_1   macrocell92   3557   4807  33349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 33349p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q         macrocell93   1250   1250  23894  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_3  macrocell94   3557   4807  33349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1203\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 33504p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1203\/q                              macrocell61   1250   1250  21683  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell60   3402   4652  33504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell60         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:Net_1260\/main_3
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 33520p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q  macrocell81   1250   1250  26207  RISE       1
\QuadDec_X:Net_1260\/main_3     macrocell78   3387   4637  33520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:Net_1251\/main_3
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 33547p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  26458  RISE       1
\QuadDec_Y:Net_1251\/main_3         macrocell82   3359   4609  33547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 33549p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q   macrocell91   1250   1250  26458  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_2  macrocell95   3357   4607  33549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33550p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q       macrocell91   1250   1250  26458  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_3  macrocell91   3356   4606  33550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33587p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  18212  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  18212  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  18212  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4080   7580  33587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33622p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q       macrocell63   1250   1250  22381  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_3  macrocell63   3285   4535  33622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Net_1260\/main_0
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 33637p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q       macrocell92   1250   1250  19707  RISE       1
\QuadDec_Y:Net_1260\/main_0  macrocell92   3269   4519  33637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 33637p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q               macrocell92   1250   1250  19707  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_0  macrocell94   3269   4519  33637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:Net_1203\/main_4
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 33660p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q  macrocell81   1250   1250  26207  RISE       1
\QuadDec_X:Net_1203\/main_4     macrocell75   3247   4497  33660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 33660p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q       macrocell81   1250   1250  26207  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_5  macrocell81   3247   4497  33660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:Net_1251\/main_0
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 33830p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q       macrocell54   1250   1250  26659  RISE       1
\QuadDec_TZ:Net_1251\/main_0  macrocell54   3076   4326  33830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 33834p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q       macrocell79   1250   1250  25640  RISE       1
\QuadDec_X:bQuadDec:error\/main_3  macrocell79   3073   4323  33834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 33838p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q         macrocell79   1250   1250  25640  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_3  macrocell80   3068   4318  33838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33842p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q       macrocell76   1250   1250  25817  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_3  macrocell76   3064   4314  33842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 33842p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q  macrocell76   1250   1250  25817  RISE       1
\QuadDec_X:bQuadDec:error\/main_1   macrocell79   3064   4314  33842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 33845p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q   macrocell76   1250   1250  25817  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_1  macrocell80   3062   4312  33845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 33924p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q       macrocell66   1250   1250  25663  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_4  macrocell67   2983   4233  33924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 33938p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q     macrocell66   1250   1250  25663  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_4  macrocell65   2968   4218  33938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 33938p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q       macrocell66   1250   1250  25663  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_4  macrocell66   2968   4218  33938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 33940p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  25545  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_1   macrocell65   2967   4217  33940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 33940p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q   macrocell62   1250   1250  25545  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_1  macrocell66   2967   4217  33940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 33942p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q   macrocell62   1250   1250  25545  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_1  macrocell67   2964   4214  33942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:Net_1260\/main_2
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 33958p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q  macrocell94   1250   1250  26364  RISE       1
\QuadDec_Y:Net_1260\/main_2     macrocell92   2949   4199  33958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 33958p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q       macrocell94   1250   1250  26364  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_4  macrocell94   2949   4199  33958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 33993p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_0\/clock_0              macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_0\/q       macrocell45   1250   1250  33993  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/main_0  macrocell46   2914   4164  33993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0              macrocell46         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33993p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_0\/clock_0              macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_0\/q  macrocell45   1250   1250  33993  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_0  macrocell77   2914   4164  33993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 34020p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q       macrocell80   1250   1250  25677  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_4  macrocell80   2886   4136  34020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 34020p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q     macrocell80   1250   1250  25677  RISE       1
\QuadDec_X:bQuadDec:error\/main_4  macrocell79   2886   4136  34020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34065p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q       macrocell62   1250   1250  25545  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_3  macrocell62   2842   4092  34065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Net_1260\/main_0
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 34108p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q       macrocell64   1250   1250  20543  RISE       1
\QuadDec_TZ:Net_1260\/main_0  macrocell64   2798   4048  34108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 34210p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q         macrocell65   1250   1250  24011  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_3  macrocell67   2696   3946  34210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 34211p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q       macrocell65   1250   1250  24011  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_3  macrocell65   2696   3946  34211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 34211p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q         macrocell65   1250   1250  24011  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_3  macrocell66   2696   3946  34211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 34215p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q     macrocell67   1250   1250  24909  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_5  macrocell65   2691   3941  34215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 34215p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q       macrocell67   1250   1250  24909  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_5  macrocell66   2691   3941  34215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 34220p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q       macrocell67   1250   1250  24909  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_5  macrocell67   2687   3937  34220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:Net_1203\/main_2
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 34265p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q  macrocell93   1250   1250  23894  RISE       1
\QuadDec_Y:Net_1203\/main_2   macrocell89   2642   3892  34265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 34265p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q       macrocell93   1250   1250  23894  RISE       1
\QuadDec_Y:bQuadDec:error\/main_3  macrocell93   2642   3892  34265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34277p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q       macrocell77   1250   1250  23912  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_3  macrocell77   2630   3880  34277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1203\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 34281p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1203\/q                              macrocell89   1250   1250  22769  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell88   2625   3875  34281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell88         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:Net_1251\/main_0
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q       macrocell82   1250   1250  26622  RISE       1
\QuadDec_Y:Net_1251\/main_0  macrocell82   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 34416p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6751
-------------------------------------   ---- 
End-of-path arrival time (ps)           6751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                macrocell64    1250   1250  20543  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_2  statusicell2   5501   6751  34416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34594p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  34594  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_2  macrocell63   2313   3563  34594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34594p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/q  macrocell53   1250   1250  34594  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_2  macrocell91   2313   3563  34594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/q  macrocell50   1250   1250  34597  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_2  macrocell90   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_2\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_2\/q  macrocell47   1250   1250  34601  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_2  macrocell77   2305   3555  34601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/q       macrocell49   1250   1250  34601  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/main_0  macrocell50   2305   3555  34601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/clock_0              macrocell50         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/q  macrocell49   1250   1250  34601  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_1  macrocell90   2305   3555  34601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/q       macrocell48   1250   1250  34609  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/main_0  macrocell49   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0              macrocell49         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/q  macrocell48   1250   1250  34609  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_0  macrocell90   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  34611  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   2296   3546  34611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  34611  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_1  macrocell63   2296   3546  34611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/q       macrocell52   1250   1250  34612  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/main_0  macrocell53   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/clock_0              macrocell53         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/q  macrocell52   1250   1250  34612  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_1  macrocell91   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/q       macrocell51   1250   1250  34616  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/main_0  macrocell52   2291   3541  34616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0              macrocell52         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/q  macrocell51   1250   1250  34616  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_0  macrocell91   2291   3541  34616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_1\/q       macrocell46   1250   1250  34617  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_2\/main_0  macrocell47   2290   3540  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_2\/clock_0              macrocell47         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_1\/q  macrocell46   1250   1250  34617  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_1  macrocell77   2290   3540  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34621p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_2\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_2\/q  macrocell44   1250   1250  34621  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_2  macrocell76   2285   3535  34621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34651p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  34651  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_2  macrocell62   2256   3506  34651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34673p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  34673  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   2234   3484  34673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34673p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  34673  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_1  macrocell62   2234   3484  34673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 34683p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  34683  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   2224   3474  34683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34683p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  34683  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_0  macrocell62   2224   3474  34683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 35945p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q          macrocell79    1250   1250  25640  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_3  statusicell4   3972   5222  35945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36975p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                             macrocell92    1250   1250  19707  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   3441   4691  36975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 482983p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16517
-------------------------------------   ----- 
End-of-path arrival time (ps)           16517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q           macrocell100   1250   1250  482983  RISE       1
\SPIM:BSPIM:tx_status_0\/main_2  macrocell24    7390   8640  482983  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell24    3350  11990  482983  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell7   4527  16517  482983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell7        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483027p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14123
-------------------------------------   ----- 
End-of-path arrival time (ps)           14123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell      1940   1940  483027  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell23     4458   6398  483027  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell23     3350   9748  483027  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   4375  14123  483027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 484202p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15298
-------------------------------------   ----- 
End-of-path arrival time (ps)           15298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  484202  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell26     4719   8299  484202  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell26     3350  11649  484202  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell8    3649  15298  484202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell8        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 484404p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12086
-------------------------------------   ----- 
End-of-path arrival time (ps)           12086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  483027  RISE       1
\SPIM:BSPIM:cnt_enable\/main_7   macrocell103  10146  12086  484404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 484503p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11987
-------------------------------------   ----- 
End-of-path arrival time (ps)           11987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  483952  RISE       1
\SPIM:BSPIM:cnt_enable\/main_6   macrocell103  10047  11987  484503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 485789p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  483027  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell100   8761  10701  485789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 485789p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  483027  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell102   8761  10701  485789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485826p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell100    1250   1250  482983  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   4444   5694  485826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 485947p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13553
-------------------------------------   ----- 
End-of-path arrival time (ps)           13553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell     1940   1940  483027  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell23    4458   6398  483027  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell23    3350   9748  483027  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell7   3805  13553  485947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell7        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486083p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell99     1250   1250  486083  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   4187   5437  486083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486554p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell98     1250   1250  486554  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7   3716   4966  486554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 486594p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9896
-------------------------------------   ---- 
End-of-path arrival time (ps)           9896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  484673  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3   macrocell103   7956   9896  486594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 486939p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  484866  RISE       1
\SPIM:BSPIM:cnt_enable\/main_5   macrocell103   7611   9551  486939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_9517/main_1
Capture Clock  : Net_9517/clock_0
Path slack     : 487010p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell99    1250   1250  486083  RISE       1
Net_9517/main_1         macrocell101   8230   9480  487010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 487010p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell99    1250   1250  486083  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell103   8230   9480  487010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 487016p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9474
-------------------------------------   ---- 
End-of-path arrival time (ps)           9474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  487016  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell99     5894   9474  487016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 487032p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9458
-------------------------------------   ---- 
End-of-path arrival time (ps)           9458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  487016  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell98     5878   9458  487032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_6050/main_2
Capture Clock  : Net_6050/clock_0
Path slack     : 487288p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9202
-------------------------------------   ---- 
End-of-path arrival time (ps)           9202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  482983  RISE       1
Net_6050/main_2         macrocell96    7952   9202  487288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6050/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 487288p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9202
-------------------------------------   ---- 
End-of-path arrival time (ps)           9202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  482983  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell99    7952   9202  487288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 487559p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8931
-------------------------------------   ---- 
End-of-path arrival time (ps)           8931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  484673  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell100   6991   8931  487559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 487559p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8931
-------------------------------------   ---- 
End-of-path arrival time (ps)           8931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  484673  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell102   6991   8931  487559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 487845p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8645
-------------------------------------   ---- 
End-of-path arrival time (ps)           8645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  484536  RISE       1
\SPIM:BSPIM:cnt_enable\/main_4   macrocell103   6705   8645  487845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_6749/main_3
Capture Clock  : Net_6749/clock_0
Path slack     : 487850p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8640
-------------------------------------   ---- 
End-of-path arrival time (ps)           8640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  482983  RISE       1
Net_6749/main_3         macrocell97    7390   8640  487850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 487850p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8640
-------------------------------------   ---- 
End-of-path arrival time (ps)           8640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  482983  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell98    7390   8640  487850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 487934p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  484866  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell100   6616   8556  487934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 487934p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  484866  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell102   6616   8556  487934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_9517/main_0
Capture Clock  : Net_9517/clock_0
Path slack     : 488214p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell98    1250   1250  486554  RISE       1
Net_9517/main_0         macrocell101   7026   8276  488214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 488214p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell98    1250   1250  486554  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell103   7026   8276  488214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_6749/main_4
Capture Clock  : Net_6749/clock_0
Path slack     : 488226p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell7   5360   5360  488226  RISE       1
Net_6749/main_4                 macrocell97     2904   8264  488226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 488306p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  487016  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell100    4604   8184  488306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 488519p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -4060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell103   1250   1250  488519  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell     6171   7421  488519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 488937p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  483952  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell100   5613   7553  488937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 488937p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  483952  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell102   5613   7553  488937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 489386p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell99    1250   1250  486083  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell100   5854   7104  489386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 489386p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell99    1250   1250  486083  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell102   5854   7104  489386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490092p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  483027  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell98   4458   6398  490092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490134p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  483027  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell99   4416   6356  490134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490218p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  484536  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell100   4332   6272  490218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490218p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  484536  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell102   4332   6272  490218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_9517/main_2
Capture Clock  : Net_9517/clock_0
Path slack     : 490235p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  482983  RISE       1
Net_9517/main_2         macrocell101   5005   6255  490235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 490235p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell100   1250   1250  482983  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell103   5005   6255  490235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490590p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5900
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell98    1250   1250  486554  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell100   4650   5900  490590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490590p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5900
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell98    1250   1250  486554  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell102   4650   5900  490590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491017p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483952  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell98   3533   5473  491017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491320p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483952  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell99   3230   5170  491320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491601p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484536  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell98   2949   4889  491601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491618p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484536  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell99   2932   4872  491618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491738p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484673  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell98   2812   4752  491738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491760p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484673  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell99   2790   4730  491760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491932p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484866  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell98   2618   4558  491932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491940p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484866  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell99   2610   4550  491940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_6050/main_0
Capture Clock  : Net_6050/clock_0
Path slack     : 492430p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell98   1250   1250  486554  RISE       1
Net_6050/main_0         macrocell96   2810   4060  492430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6050/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492430p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell98   1250   1250  486554  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell99   2810   4060  492430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_6749/main_1
Capture Clock  : Net_6749/clock_0
Path slack     : 492446p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell98   1250   1250  486554  RISE       1
Net_6749/main_1         macrocell97   2794   4044  492446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492446p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell98   1250   1250  486554  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell98   2794   4044  492446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_6050/main_1
Capture Clock  : Net_6050/clock_0
Path slack     : 492472p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell99   1250   1250  486083  RISE       1
Net_6050/main_1         macrocell96   2768   4018  492472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6050/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492472p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell99   1250   1250  486083  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell99   2768   4018  492472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_6749/main_2
Capture Clock  : Net_6749/clock_0
Path slack     : 492473p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell99   1250   1250  486083  RISE       1
Net_6749/main_2         macrocell97   2767   4017  492473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492473p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell99   1250   1250  486083  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell98   2767   4017  492473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 492611p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  482983  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell100   2629   3879  492611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 492611p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell100   1250   1250  482983  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell102   2629   3879  492611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6749/q
Path End       : Net_6749/main_0
Capture Clock  : Net_6749/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_6749/q       macrocell97   1250   1250  492936  RISE       1
Net_6749/main_0  macrocell97   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 492946p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell102   1250   1250  492946  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell102   2294   3544  492946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 492984p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell103   1250   1250  488519  RISE       1
\SPIM:BSPIM:cnt_enable\/main_8  macrocell103   2256   3506  492984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_9517/q
Path End       : Net_9517/main_3
Capture Clock  : Net_9517/clock_0
Path slack     : 492994p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_9517/q       macrocell101   1250   1250  492994  RISE       1
Net_9517/main_3  macrocell101   2246   3496  492994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063660p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14313
-------------------------------------   ----- 
End-of-path arrival time (ps)           14313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q            macrocell114   1250   1250  1063660  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/main_3  macrocell31    6816   8066  1063660  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/q       macrocell31    3350  11416  1063660  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/load   count7cell     2897  14313  1063660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066056p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11087
-------------------------------------   ----- 
End-of-path arrival time (ps)           11087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q                      macrocell106    1250   1250  1066056  RISE       1
\UART_PCB_LOG:BUART:counter_load_not\/main_0           macrocell28     4175   5425  1066056  RISE       1
\UART_PCB_LOG:BUART:counter_load_not\/q                macrocell28     3350   8775  1066056  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2313  11087  1066056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PCB_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1066684p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16150
-------------------------------------   ----- 
End-of-path arrival time (ps)           16150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1066684  RISE       1
\UART_PCB_LOG:BUART:tx_status_0\/main_3                 macrocell29     3661   7241  1066684  RISE       1
\UART_PCB_LOG:BUART:tx_status_0\/q                      macrocell29     3350  10591  1066684  RISE       1
\UART_PCB_LOG:BUART:sTX:TxSts\/status_0                 statusicell9    5559  16150  1066684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxSts\/clock                       statusicell9        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PCB_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1070094p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12739
-------------------------------------   ----- 
End-of-path arrival time (ps)           12739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT    slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  1070094  RISE       1
\UART_PCB_LOG:BUART:rx_status_4\/main_1                 macrocell33      2882   6462  1070094  RISE       1
\UART_PCB_LOG:BUART:rx_status_4\/q                      macrocell33      3350   9812  1070094  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/status_4                 statusicell10    2927  12739  1070094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/clock                       statusicell10       0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070604p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6720
-------------------------------------   ---- 
End-of-path arrival time (ps)           6720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q                macrocell111     1250   1250  1064148  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   5470   6720  1070604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071274p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q                macrocell107    1250   1250  1066194  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   4799   6049  1071274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071758p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q               macrocell114   1250   1250  1063660  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell116   6816   8066  1071758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072194p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1068984  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   4940   5130  1072194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072204p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q         macrocell110     1250   1250  1067230  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   3869   5119  1072204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072246p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7578
-------------------------------------   ---- 
End-of-path arrival time (ps)           7578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q               macrocell111   1250   1250  1064148  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell116   6328   7578  1072246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072542p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7281
-------------------------------------   ---- 
End-of-path arrival time (ps)           7281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_last\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_last\/q          macrocell121   1250   1250  1072542  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_8  macrocell114   6031   7281  1072542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072563p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q       macrocell114   1250   1250  1063660  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_4  macrocell111   6011   7261  1072563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072563p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q       macrocell114   1250   1250  1063660  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_4  macrocell113   6011   7261  1072563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072563p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q       macrocell114   1250   1250  1063660  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_4  macrocell114   6011   7261  1072563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1072582p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1066684  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_3                  macrocell107    3661   7241  1072582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072623p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1067230  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_0    macrocell111   5951   7201  1072623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072623p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1067230  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_0    macrocell113   5951   7201  1072623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072623p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1067230  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_0    macrocell114   5951   7201  1072623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1072675p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7149
-------------------------------------   ---- 
End-of-path arrival time (ps)           7149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q         macrocell114   1250   1250  1063660  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_4  macrocell112   5899   7149  1072675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1072675p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7149
-------------------------------------   ---- 
End-of-path arrival time (ps)           7149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q        macrocell114   1250   1250  1063660  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_4  macrocell120   5899   7149  1072675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072821p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q                macrocell106    1250   1250  1066056  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   3253   4503  1072821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072941p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q               macrocell113   1250   1250  1064844  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell116   5632   6882  1072941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072977p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1072977  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_6         macrocell111   4906   6846  1072977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072977p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1072977  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_6         macrocell113   4906   6846  1072977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072977p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1072977  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_6         macrocell114   4906   6846  1072977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073152p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1073152  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_5         macrocell111   4732   6672  1073152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073152p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1073152  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_5         macrocell113   4732   6672  1073152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073152p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1073152  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_5         macrocell114   4732   6672  1073152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073153p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1073153  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_7         macrocell111   4730   6670  1073153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073153p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1073153  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_7         macrocell113   4730   6670  1073153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073153p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1073153  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_7         macrocell114   4730   6670  1073153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073161p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q         macrocell111   1250   1250  1064148  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_1  macrocell112   5412   6662  1073161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073161p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q        macrocell111   1250   1250  1064148  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_1  macrocell120   5412   6662  1073161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_PCB_LOG:BUART:txn\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1073163p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  1073163  RISE       1
\UART_PCB_LOG:BUART:txn\/main_3                macrocell105    2290   6660  1073163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073387p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1067230  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_0  macrocell112   5186   6436  1073387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073387p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1067230  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_0   macrocell120   5186   6436  1073387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073426p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3897
-------------------------------------   ---- 
End-of-path arrival time (ps)           3897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q          macrocell115     1250   1250  1073426  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   2647   3897  1073426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073548p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q       macrocell108   1250   1250  1067045  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_4  macrocell107   5025   6275  1073548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1073548p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q      macrocell108   1250   1250  1067045  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_3  macrocell109   5025   6275  1073548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1073553p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q  macrocell108   1250   1250  1067045  RISE       1
\UART_PCB_LOG:BUART:txn\/main_4    macrocell105   5020   6270  1073553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1073553p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q       macrocell108   1250   1250  1067045  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_3  macrocell106   5020   6270  1073553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073857p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q         macrocell113   1250   1250  1064844  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_3  macrocell112   4716   5966  1073857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073857p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q        macrocell113   1250   1250  1064844  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_3  macrocell120   4716   5966  1073857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074343p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5481
-------------------------------------   ---- 
End-of-path arrival time (ps)           5481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q       macrocell107   1250   1250  1066194  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_1  macrocell107   4231   5481  1074343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074343p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5481
-------------------------------------   ---- 
End-of-path arrival time (ps)           5481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q      macrocell107   1250   1250  1066194  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_1  macrocell109   4231   5481  1074343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074399p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q       macrocell106   1250   1250  1066056  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_0  macrocell108   4175   5425  1074399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074410p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1073426  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_2   macrocell111   4164   5414  1074410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074410p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1073426  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_2   macrocell113   4164   5414  1074410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074410p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1073426  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_2   macrocell114   4164   5414  1074410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074537p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q       macrocell107   1250   1250  1066194  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_1  macrocell108   4036   5286  1074537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_1\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074603p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_1\/q      macrocell117   1250   1250  1070644  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_8  macrocell111   3971   5221  1074603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074617p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q      macrocell118   1250   1250  1070657  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_9  macrocell111   3957   5207  1074617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1074758p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q  macrocell107   1250   1250  1066194  RISE       1
\UART_PCB_LOG:BUART:txn\/main_2    macrocell105   3816   5066  1074758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074758p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q       macrocell107   1250   1250  1066194  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_1  macrocell106   3816   5066  1074758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PCB_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074939p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074939  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/main_0   macrocell115   2945   4885  1074939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074939p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074939  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_0        macrocell117   2945   4885  1074939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074939p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074939  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_0        macrocell118   2945   4885  1074939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PCB_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074941p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074941  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/main_1   macrocell115   2942   4882  1074941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074941p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074941  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_1        macrocell117   2942   4882  1074941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074941p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074941  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_1        macrocell118   2942   4882  1074941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PCB_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074944p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1074944  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/main_2   macrocell115   2939   4879  1074944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075073p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q        macrocell109   1250   1250  1075073  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_5  macrocell108   3500   4750  1075073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075147p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q   macrocell115   1250   1250  1073426  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_2  macrocell112   3426   4676  1075147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075147p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1073426  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_2  macrocell120   3426   4676  1075147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075253p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1072977  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_6       macrocell112   2630   4570  1075253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075279p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1068984  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_2               macrocell107    4354   4544  1075279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075279p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1068984  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_2                macrocell109    4354   4544  1075279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075290p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q       macrocell106   1250   1250  1066056  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_0  macrocell107   3283   4533  1075290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075290p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q      macrocell106   1250   1250  1066056  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_0  macrocell109   3283   4533  1075290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1075308p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q  macrocell106   1250   1250  1066056  RISE       1
\UART_PCB_LOG:BUART:txn\/main_1    macrocell105   3265   4515  1075308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075308p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q       macrocell106   1250   1250  1066056  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_0  macrocell106   3265   4515  1075308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075328p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q        macrocell110   1250   1250  1067230  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell116   3246   4496  1075328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_1\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075346p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_1\/q       macrocell117   1250   1250  1070644  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_5  macrocell120   3227   4477  1075346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075362p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q       macrocell118   1250   1250  1070657  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_6  macrocell120   3212   4462  1075362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075388p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q       macrocell108   1250   1250  1067045  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_3  macrocell108   3185   4435  1075388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:txn\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1075398p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:txn\/q       macrocell105   1250   1250  1075398  RISE       1
\UART_PCB_LOG:BUART:txn\/main_0  macrocell105   3175   4425  1075398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075566p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1073152  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_5       macrocell112   2318   4258  1075566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1073153  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_7       macrocell112   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075726p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1068984  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_2               macrocell106    3908   4098  1075726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075756p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3130
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_load_fifo\/q            macrocell112     1250   1250  1073020  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   3197   4447  1075756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1075971p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q  macrocell109   1250   1250  1075073  RISE       1
\UART_PCB_LOG:BUART:txn\/main_6   macrocell105   2602   3852  1075971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075971p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q        macrocell109   1250   1250  1075073  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_5  macrocell106   2602   3852  1075971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q        macrocell109   1250   1250  1075073  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_5  macrocell107   2601   3851  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PCB_LOG:BUART:txn\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1076240p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3583
-------------------------------------   ---- 
End-of-path arrival time (ps)           3583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076240  RISE       1
\UART_PCB_LOG:BUART:txn\/main_5                      macrocell105    3393   3583  1076240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1076240p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3583
-------------------------------------   ---- 
End-of-path arrival time (ps)           3583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076240  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_4               macrocell106    3393   3583  1076240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_1\/q
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076263p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_1\/q       macrocell117   1250   1250  1070644  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_2  macrocell117   2310   3560  1076263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q       macrocell113   1250   1250  1064844  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_3  macrocell111   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q       macrocell113   1250   1250  1064844  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_3  macrocell113   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q       macrocell113   1250   1250  1064844  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_3  macrocell114   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q       macrocell118   1250   1250  1070657  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_3  macrocell117   2298   3548  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q       macrocell118   1250   1250  1070657  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_2  macrocell118   2298   3548  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1076277p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q       macrocell111   1250   1250  1064148  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_1  macrocell111   2297   3547  1076277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076277p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q       macrocell111   1250   1250  1064148  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_1  macrocell113   2297   3547  1076277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076277p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q       macrocell111   1250   1250  1064148  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_1  macrocell114   2297   3547  1076277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076999p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2824
-------------------------------------   ---- 
End-of-path arrival time (ps)           2824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076240  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_4               macrocell108    2634   2824  1076999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1077327p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2496
-------------------------------------   ---- 
End-of-path arrival time (ps)           2496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1068984  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_2               macrocell108    2306   2496  1077327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_status_3\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1078659p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_status_3\/q       macrocell120    1250   1250  1078659  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/status_3  statusicell10   2924   4174  1078659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/clock                       statusicell10       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

