INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:02:19 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 mem_controller0/counter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            return1/tehb/data_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.438ns (15.135%)  route 2.456ns (84.865%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 5.204 - 4.000 ) 
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=535, unset)          1.512     1.512    mem_controller0/clk
    SLICE_X1Y97          FDRE                                         r  mem_controller0/counter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.223     1.735 r  mem_controller0/counter1_reg[4]/Q
                         net (fo=1, routed)           0.555     2.290    mem_controller0/counter1[4]
    SLICE_X0Y97          LUT5 (Prop_lut5_I1_O)        0.043     2.333 r  mem_controller0/end_valid_INST_0_i_7/O
                         net (fo=1, routed)           0.360     2.694    mem_controller0/end_valid_INST_0_i_7_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I5_O)        0.043     2.737 r  mem_controller0/end_valid_INST_0_i_2/O
                         net (fo=1, routed)           0.546     3.282    mem_controller0/end_valid_INST_0_i_2_n_0
    SLICE_X2Y103         LUT4 (Prop_lut4_I0_O)        0.043     3.325 f  mem_controller0/end_valid_INST_0_i_1/O
                         net (fo=2, routed)           0.375     3.700    mem_controller0/mem_valid
    SLICE_X6Y107         LUT2 (Prop_lut2_I0_O)        0.043     3.743 f  mem_controller0/full_reg_i_2__2/O
                         net (fo=2, routed)           0.185     3.928    tehb4/return1_nReadyArray_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I0_O)        0.043     3.971 r  tehb4/data_reg[31]_i_1__6/O
                         net (fo=32, routed)          0.435     4.406    return1/tehb/E[0]
    SLICE_X3Y113         FDCE                                         r  return1/tehb/data_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=535, unset)          1.204     5.204    return1/tehb/clk
    SLICE_X3Y113         FDCE                                         r  return1/tehb/data_reg_reg[28]/C
                         clock pessimism              0.013     5.217    
                         clock uncertainty           -0.035     5.182    
    SLICE_X3Y113         FDCE (Setup_fdce_C_CE)      -0.201     4.981    return1/tehb/data_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          4.981    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                  0.575    




