{"vcs1":{"timestamp_begin":1727429603.209238750, "rt":1.39, "ut":0.60, "st":0.21}}
{"vcselab":{"timestamp_begin":1727429604.689970954, "rt":0.91, "ut":0.38, "st":0.13}}
{"link":{"timestamp_begin":1727429605.664189611, "rt":0.41, "ut":0.17, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727429602.658707002}
{"VCS_COMP_START_TIME": 1727429602.658707002}
{"VCS_COMP_END_TIME": 1727429607.604079119}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src/AXI+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim +define+prog2 +prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog2 +notimingcheck"}
{"vcs1": {"peak_mem": 350496}}
{"vcselab": {"peak_mem": 225796}}
