[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2012-03-03 16:30:57","objective":"1. Introduction\n2. Foundry Process\n3. Logic gate design\n4. Logic network design\n5. VLSI packaging","schedule":"01. 02/23/12 Chapter 1 Introduction (Moore’s rule)\n02. 03/01/12 Chapter 1 Introduction (Cost and TW)\n03. 03/08/12 Chapter 2 (Mask)\n04. 03/15/12 Chapter 2 (Processing)\n05. 03/22/12 Chapter 2 (Transistors)\n06. 03/29/12 Quiz 1, Chapter 2 (Cross-section, latch up)\n07. 04/05/12 運動會補假\n08. 04/12/12 Chapter 2 (Layout, Reverse Engineering)\n09. 04/19/12 Midterm Examination\n10. 04/26/12 Review; Chapter 2 (Electro-Migration &amp; RC)\n11. 05/03/12 Chapter 2 ( CMP &amp; Design Rule)\n12. 05/10/12 Chapter 3 (Logic Gates, Noise Margin)\n13. 05/17/12 Chapter 3 (Timing of Logic Networks)\n14. 05/24/12 Chapter 4 (Logic simulation, Cross Talk)\n15. 05/31/12 Quiz 2, Chapter 4 (TPG &amp; DFT)\n16. 06/07/12 Packaging + Q&amp;A\n17. 06/14/12 Final Examination\n18. 06/21/12 Exam review and “Color”","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"Textbook:\nModern VLSI Design\nSystem-on-Chip Design,\nThird edition, Prentice Hall,\nby: Wayne Wolf\n=========================\nULSI 製程技術 (新文京開發出版)\nby: 劉博文\n=========================\nDigital Integrated Circuits\nA Design Perspective\nBy: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolić\n=========================\nNotes: http://www.cc.ntut.edu.tw/~dkao/","foreignLanguageTextbooks":false}]
