# A random example of each ARMv4 instruction preceded by its little-endian encoding and instruction name.

0x0710a2e2 [ADC] ADC R1, R2, #7
0x071082e2 [ADD] ADD R1, R2, #7
0x071002e2 [AND] AND R1, R2, #7
0xfe0100ea [B] B #2048
0xfe0100eb [BL] BL #2048
0x0310c2e1 [BIC] BIC R1, R2, R3
0x740620e1 [BKPT] BKPT #100
0xf80000fa [BLX (1)] BLX #1000
0x33ff2fe1 [BLX (2)] BLX R3
0x13ff2fe1 [BX] BX R3
0x4311a2ee [CDP] CDP P1, #0xA, C1, C2, C3, #2
0x121f6fe1 [CLZ] CLZ R1, R2
0x000071e3 [CMN] CMN R1, #0
0x000051e3 [CMP] CMP R1, #0
0x001022e2 [EOR] EOR R1, R2, #0
0x001191ed [LDC] LDC P1, C1, [R1]
0x020090e8 [LDM (1)] LDM R0, {R1}
0x0200d0e8 [LDM (2)] LDM R0, {R1}^
0x0080d0e8 [LDM (3)] LDM R0, {R15}^
0x100091e5 [LDR] LDR R0, [R1, #16]
0x1000d1e5 [LDRB] LDRB R0, [R1, #16]
0x1000f1e4 [LDRBT] LDRBT R0, [R1], #16
0xb001d1e1 [LDRH] LDRH R0, [R1, #16]
0xd001d1e1 [LDRSB] LDRSB R0, [R1, #16]
0xf001d1e1 [LDRSH] LDRSH R0, [R1, #16]
0x1000b1e4 [LDRT] LDRT R0, [R1], #16
0x5f1120ee [MCR] MCR P1, #1, R1, C0, C15, #2
0x924321e0 [MLA] MLA R1, R2, R3, R4
0x0000a0e3 [MOV] MOV R0, #0
0x5f1130ee [MRC] MRC P1, #1, R1, C0, C15, #2
0x00000fe1 [MRS] MRS R0, CPSR
0x00f021e1 [MSR] MSR CPSR_c, R0
0x910200e0 [MUL] MUL R0, R1, R2
0x0000e0e3 [MVN] MVN R0, #0
0x000081e3 [ORR] ORR R0, R1, #0
0x000061e2 [RSB] RSB R0, R1, #0
0x0000e1e2 [RSC] RSC R0, R1, #0
0x0000c1e2 [SBC] SBC R0, R1, #0
0x9203e1e0 [SMLAL] SMLAL R0, R1, R2, R3
0x9203c1e0 [SMULL] SMULL R0, R1, R2, R3
0x000080ed [STC] STC P0, C0, [R0]
0x020080e8 [STM (1)] STMIA R0, {R1}
0x0200c0e8 [STM (2)] STMIA R0, {R1}^
0x100081e5 [STR] STR R0, [R1, #16]
0x1000c1e5 [STRB] STRB R0, [R1, #16]
0x1000e1e4 [STRBT] STRBT R0, [R1], #16
0xb001c1e1 [STRH] STRH R0, [R1, #16]
0x1000a1e4 [STRT] STRT R0, [R1], #16
0x020041e0 [SUB] SUB R0, R1, R2
0x010000ef [SWI] SWI #1
0x910002e1 [SWP] SWP R0, R1, [R2]
0x910042e1 [SWPB] SWPB R0, R1, [R2]
0x010030e1 [TEQ] TEQ R0, R1
0x010010e1 [TST] TST R0, R1
0x9203a1e0 [UMLAL] UMLAL R0, R1, R2, R3
0x920381e0 [UMULL] UMULL R0, R1, R2, R3
