// Seed: 3162024855
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_0 = 0;
  output wire id_2;
  output wire id_1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd59,
    parameter id_9 = 32'd63
) (
    input wor id_0,
    output wor id_1,
    output uwire id_2,
    input uwire id_3,
    output tri id_4,
    output wand id_5,
    input wire _id_6,
    output uwire id_7,
    output uwire id_8,
    input uwire _id_9,
    input supply0 id_10,
    input tri id_11,
    output tri id_12,
    input supply1 id_13,
    output wire id_14,
    output wire id_15,
    output tri1 id_16,
    output wor id_17,
    input supply0 id_18
);
  wire [ 1 : id_9] id_20;
  wire [-1 : id_6] id_21;
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21,
      id_21,
      id_20
  );
endmodule
