Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Feb 05 21:30:34 2018
| Host         : JPANG-ThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file spkr_drvr_timing_summary_routed.rpt -rpx spkr_drvr_timing_summary_routed.rpx
| Design       : spkr_drvr
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.751        0.000                      0                   65        0.262        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.751        0.000                      0                   65        0.262        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.454ns (37.704%)  route 2.402ns (62.296%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk1/clk
    SLICE_X55Y90         FDRE                                         r  clk1/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk1/div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.125     6.659    clk1/div_cnt_reg[0]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  clk1/tmp_clks0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.783    clk1/tmp_clks0_carry_i_8_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.315 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk1/tmp_clks0_carry_n_1
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk1/tmp_clks0_carry__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk1/tmp_clks0_carry__1_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.277     8.934    clk1/clear
    SLICE_X55Y97         FDRE                                         r  clk1/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    clk1/clk
    SLICE_X55Y97         FDRE                                         r  clk1/div_cnt_reg[28]/C
                         clock pessimism              0.272    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y97         FDRE (Setup_fdre_C_R)       -0.335    14.686    clk1/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.454ns (37.704%)  route 2.402ns (62.296%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk1/clk
    SLICE_X55Y90         FDRE                                         r  clk1/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk1/div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.125     6.659    clk1/div_cnt_reg[0]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  clk1/tmp_clks0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.783    clk1/tmp_clks0_carry_i_8_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.315 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk1/tmp_clks0_carry_n_1
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk1/tmp_clks0_carry__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk1/tmp_clks0_carry__1_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.277     8.934    clk1/clear
    SLICE_X55Y97         FDRE                                         r  clk1/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    clk1/clk
    SLICE_X55Y97         FDRE                                         r  clk1/div_cnt_reg[29]/C
                         clock pessimism              0.272    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y97         FDRE (Setup_fdre_C_R)       -0.335    14.686    clk1/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.454ns (37.704%)  route 2.402ns (62.296%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk1/clk
    SLICE_X55Y90         FDRE                                         r  clk1/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk1/div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.125     6.659    clk1/div_cnt_reg[0]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  clk1/tmp_clks0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.783    clk1/tmp_clks0_carry_i_8_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.315 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk1/tmp_clks0_carry_n_1
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk1/tmp_clks0_carry__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk1/tmp_clks0_carry__1_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.277     8.934    clk1/clear
    SLICE_X55Y97         FDRE                                         r  clk1/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    clk1/clk
    SLICE_X55Y97         FDRE                                         r  clk1/div_cnt_reg[30]/C
                         clock pessimism              0.272    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y97         FDRE (Setup_fdre_C_R)       -0.335    14.686    clk1/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.454ns (37.704%)  route 2.402ns (62.296%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk1/clk
    SLICE_X55Y90         FDRE                                         r  clk1/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk1/div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.125     6.659    clk1/div_cnt_reg[0]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  clk1/tmp_clks0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.783    clk1/tmp_clks0_carry_i_8_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.315 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk1/tmp_clks0_carry_n_1
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk1/tmp_clks0_carry__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk1/tmp_clks0_carry__1_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.277     8.934    clk1/clear
    SLICE_X55Y97         FDRE                                         r  clk1/div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    clk1/clk
    SLICE_X55Y97         FDRE                                         r  clk1/div_cnt_reg[31]/C
                         clock pessimism              0.272    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y97         FDRE (Setup_fdre_C_R)       -0.335    14.686    clk1/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/tmp_clks_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.578ns (37.981%)  route 2.577ns (62.019%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk1/clk
    SLICE_X55Y90         FDRE                                         r  clk1/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk1/div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.125     6.659    clk1/div_cnt_reg[0]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  clk1/tmp_clks0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.783    clk1/tmp_clks0_carry_i_8_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.315 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk1/tmp_clks0_carry_n_1
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk1/tmp_clks0_carry__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk1/tmp_clks0_carry__1_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.452     9.109    clk1/clear
    SLICE_X65Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.233 r  clk1/tmp_clks_i_1/O
                         net (fo=1, routed)           0.000     9.233    clk1/tmp_clks_i_1_n_1
    SLICE_X65Y93         FDRE                                         r  clk1/tmp_clks_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    clk1/clk
    SLICE_X65Y93         FDRE                                         r  clk1/tmp_clks_reg/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)        0.029    15.102    clk1/tmp_clks_reg
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.454ns (39.108%)  route 2.264ns (60.892%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk1/clk
    SLICE_X55Y90         FDRE                                         r  clk1/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk1/div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.125     6.659    clk1/div_cnt_reg[0]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  clk1/tmp_clks0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.783    clk1/tmp_clks0_carry_i_8_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.315 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk1/tmp_clks0_carry_n_1
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk1/tmp_clks0_carry__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk1/tmp_clks0_carry__1_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.139     8.796    clk1/clear
    SLICE_X55Y96         FDRE                                         r  clk1/div_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    clk1/clk
    SLICE_X55Y96         FDRE                                         r  clk1/div_cnt_reg[24]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X55Y96         FDRE (Setup_fdre_C_R)       -0.335    14.685    clk1/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.454ns (39.108%)  route 2.264ns (60.892%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk1/clk
    SLICE_X55Y90         FDRE                                         r  clk1/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk1/div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.125     6.659    clk1/div_cnt_reg[0]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  clk1/tmp_clks0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.783    clk1/tmp_clks0_carry_i_8_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.315 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk1/tmp_clks0_carry_n_1
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk1/tmp_clks0_carry__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk1/tmp_clks0_carry__1_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.139     8.796    clk1/clear
    SLICE_X55Y96         FDRE                                         r  clk1/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    clk1/clk
    SLICE_X55Y96         FDRE                                         r  clk1/div_cnt_reg[25]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X55Y96         FDRE (Setup_fdre_C_R)       -0.335    14.685    clk1/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.454ns (39.108%)  route 2.264ns (60.892%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk1/clk
    SLICE_X55Y90         FDRE                                         r  clk1/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk1/div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.125     6.659    clk1/div_cnt_reg[0]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  clk1/tmp_clks0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.783    clk1/tmp_clks0_carry_i_8_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.315 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk1/tmp_clks0_carry_n_1
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk1/tmp_clks0_carry__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk1/tmp_clks0_carry__1_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.139     8.796    clk1/clear
    SLICE_X55Y96         FDRE                                         r  clk1/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    clk1/clk
    SLICE_X55Y96         FDRE                                         r  clk1/div_cnt_reg[26]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X55Y96         FDRE (Setup_fdre_C_R)       -0.335    14.685    clk1/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.454ns (39.108%)  route 2.264ns (60.892%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk1/clk
    SLICE_X55Y90         FDRE                                         r  clk1/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk1/div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.125     6.659    clk1/div_cnt_reg[0]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  clk1/tmp_clks0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.783    clk1/tmp_clks0_carry_i_8_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.315 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk1/tmp_clks0_carry_n_1
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk1/tmp_clks0_carry__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk1/tmp_clks0_carry__1_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.139     8.796    clk1/clear
    SLICE_X55Y96         FDRE                                         r  clk1/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    clk1/clk
    SLICE_X55Y96         FDRE                                         r  clk1/div_cnt_reg[27]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X55Y96         FDRE (Setup_fdre_C_R)       -0.335    14.685    clk1/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 clk1/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.454ns (39.122%)  route 2.263ns (60.878%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    clk1/clk
    SLICE_X55Y90         FDRE                                         r  clk1/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  clk1/div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.125     6.659    clk1/div_cnt_reg[0]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  clk1/tmp_clks0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.783    clk1/tmp_clks0_carry_i_8_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.315 r  clk1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk1/tmp_clks0_carry_n_1
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk1/tmp_clks0_carry__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk1/tmp_clks0_carry__1_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  clk1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.138     8.794    clk1/clear
    SLICE_X55Y91         FDRE                                         r  clk1/div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.441    14.782    clk1/clk
    SLICE_X55Y91         FDRE                                         r  clk1/div_cnt_reg[4]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y91         FDRE (Setup_fdre_C_R)       -0.335    14.684    clk1/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  5.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk1/clk
    SLICE_X55Y94         FDRE                                         r  clk1/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1/div_cnt_reg[19]/Q
                         net (fo=3, routed)           0.118     1.706    clk1/div_cnt_reg[19]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk1/div_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk1/div_cnt_reg[16]_i_1_n_5
    SLICE_X55Y94         FDRE                                         r  clk1/div_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.962    clk1/clk
    SLICE_X55Y94         FDRE                                         r  clk1/div_cnt_reg[19]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.105     1.552    clk1/div_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk1/clk
    SLICE_X55Y95         FDRE                                         r  clk1/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1/div_cnt_reg[23]/Q
                         net (fo=3, routed)           0.118     1.706    clk1/div_cnt_reg[23]
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk1/div_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk1/div_cnt_reg[20]_i_1_n_5
    SLICE_X55Y95         FDRE                                         r  clk1/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.962    clk1/clk
    SLICE_X55Y95         FDRE                                         r  clk1/div_cnt_reg[23]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.105     1.552    clk1/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk1/clk
    SLICE_X55Y97         FDRE                                         r  clk1/div_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk1/div_cnt_reg[31]/Q
                         net (fo=3, routed)           0.118     1.707    clk1/div_cnt_reg[31]
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk1/div_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    clk1/div_cnt_reg[28]_i_1_n_5
    SLICE_X55Y97         FDRE                                         r  clk1/div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.963    clk1/clk
    SLICE_X55Y97         FDRE                                         r  clk1/div_cnt_reg[31]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y97         FDRE (Hold_fdre_C_D)         0.105     1.553    clk1/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk1/clk
    SLICE_X55Y93         FDRE                                         r  clk1/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1/div_cnt_reg[15]/Q
                         net (fo=3, routed)           0.118     1.706    clk1/div_cnt_reg[15]
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk1/div_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk1/div_cnt_reg[12]_i_1_n_5
    SLICE_X55Y93         FDRE                                         r  clk1/div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.962    clk1/clk
    SLICE_X55Y93         FDRE                                         r  clk1/div_cnt_reg[15]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.105     1.552    clk1/div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk1/tmp_clks_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/tmp_clks_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    clk1/clk
    SLICE_X65Y93         FDRE                                         r  clk1/tmp_clks_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk1/tmp_clks_reg/Q
                         net (fo=2, routed)           0.168     1.786    clk1/freq_OBUF
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  clk1/tmp_clks_i_1/O
                         net (fo=1, routed)           0.000     1.831    clk1/tmp_clks_i_1_n_1
    SLICE_X65Y93         FDRE                                         r  clk1/tmp_clks_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.991    clk1/clk
    SLICE_X65Y93         FDRE                                         r  clk1/tmp_clks_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y93         FDRE (Hold_fdre_C_D)         0.091     1.567    clk1/tmp_clks_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk1/clk
    SLICE_X55Y92         FDRE                                         r  clk1/div_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1/div_cnt_reg[11]/Q
                         net (fo=3, routed)           0.120     1.708    clk1/div_cnt_reg[11]
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clk1/div_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    clk1/div_cnt_reg[8]_i_1_n_5
    SLICE_X55Y92         FDRE                                         r  clk1/div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.961    clk1/clk
    SLICE_X55Y92         FDRE                                         r  clk1/div_cnt_reg[11]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X55Y92         FDRE (Hold_fdre_C_D)         0.105     1.551    clk1/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk1/clk
    SLICE_X55Y90         FDRE                                         r  clk1/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1/div_cnt_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clk1/div_cnt_reg[3]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clk1/div_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    clk1/div_cnt_reg[0]_i_1_n_5
    SLICE_X55Y90         FDRE                                         r  clk1/div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.961    clk1/clk
    SLICE_X55Y90         FDRE                                         r  clk1/div_cnt_reg[3]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X55Y90         FDRE (Hold_fdre_C_D)         0.105     1.551    clk1/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk1/clk
    SLICE_X55Y91         FDRE                                         r  clk1/div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1/div_cnt_reg[7]/Q
                         net (fo=3, routed)           0.120     1.708    clk1/div_cnt_reg[7]
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clk1/div_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    clk1/div_cnt_reg[4]_i_1_n_5
    SLICE_X55Y91         FDRE                                         r  clk1/div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.961    clk1/clk
    SLICE_X55Y91         FDRE                                         r  clk1/div_cnt_reg[7]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.105     1.551    clk1/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk1/clk
    SLICE_X55Y96         FDRE                                         r  clk1/div_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1/div_cnt_reg[27]/Q
                         net (fo=3, routed)           0.120     1.709    clk1/div_cnt_reg[27]
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  clk1/div_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    clk1/div_cnt_reg[24]_i_1_n_5
    SLICE_X55Y96         FDRE                                         r  clk1/div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.962    clk1/clk
    SLICE_X55Y96         FDRE                                         r  clk1/div_cnt_reg[27]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.105     1.552    clk1/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk1/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk1/clk
    SLICE_X55Y93         FDRE                                         r  clk1/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk1/div_cnt_reg[12]/Q
                         net (fo=3, routed)           0.115     1.703    clk1/div_cnt_reg[12]
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  clk1/div_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    clk1/div_cnt_reg[12]_i_1_n_8
    SLICE_X55Y93         FDRE                                         r  clk1/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.962    clk1/clk
    SLICE_X55Y93         FDRE                                         r  clk1/div_cnt_reg[12]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.105     1.552    clk1/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y90   clk1/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y92   clk1/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y92   clk1/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y93   clk1/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y93   clk1/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y93   clk1/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y93   clk1/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y94   clk1/div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y94   clk1/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y92   clk1/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y92   clk1/div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   clk1/div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   clk1/div_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   clk1/div_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y93   clk1/div_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94   clk1/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94   clk1/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94   clk1/div_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y94   clk1/div_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y90   clk1/div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y90   clk1/div_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y90   clk1/div_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y90   clk1/div_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   clk1/tmp_clks_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y90   clk1/div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y92   clk1/div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y92   clk1/div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y92   clk1/div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y92   clk1/div_cnt_reg[11]/C



