ARM GAS  /tmp/ccAlxUot.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f10x_pwr.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.PWR_DeInit,"ax",%progbits
  16              		.align	1
  17              		.global	PWR_DeInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	PWR_DeInit:
  25              	.LFB29:
  26              		.file 1 "./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c"
   1:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
   2:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   ******************************************************************************
   3:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @file    stm32f10x_pwr.c
   4:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @author  MCD Application Team
   5:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @version V3.5.0
   6:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @date    11-March-2011
   7:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief   This file provides all the PWR firmware functions.
   8:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   ******************************************************************************
   9:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @attention
  10:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *
  11:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *
  18:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   ******************************************************************************
  20:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  21:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  22:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* Includes ------------------------------------------------------------------*/
  23:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #include "stm32f10x_pwr.h"
  24:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #include "stm32f10x_rcc.h"
  25:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  26:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  28:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  29:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  30:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR 
  31:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief PWR driver modules
  32:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
ARM GAS  /tmp/ccAlxUot.s 			page 2


  33:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */ 
  34:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  35:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_TypesDefinitions
  36:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  37:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  38:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  39:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
  40:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
  41:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  42:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  43:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Defines
  44:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  45:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  46:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  47:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* --------- PWR registers bit address in the alias region ---------- */
  48:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)
  49:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  50:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* --- CR Register ---*/
  51:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  52:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* Alias word address of DBP bit */
  53:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_OFFSET                (PWR_OFFSET + 0x00)
  54:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define DBP_BitNumber            0x08
  55:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_DBP_BB                (PERIPH_BB_BASE + (CR_OFFSET * 32) + (DBP_BitNumber * 4))
  56:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  57:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* Alias word address of PVDE bit */
  58:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define PVDE_BitNumber           0x04
  59:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_PVDE_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PVDE_BitNumber * 4))
  60:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  61:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* --- CSR Register ---*/
  62:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  63:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* Alias word address of EWUP bit */
  64:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CSR_OFFSET               (PWR_OFFSET + 0x04)
  65:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define EWUP_BitNumber           0x08
  66:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CSR_EWUP_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP_BitNumber * 4))
  67:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  68:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* ------------------ PWR registers bit mask ------------------------ */
  69:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  70:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* CR register bit mask */
  71:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_DS_MASK               ((uint32_t)0xFFFFFFFC)
  72:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_PLS_MASK              ((uint32_t)0xFFFFFF1F)
  73:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  74:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  75:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
  76:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
  77:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  78:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  79:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Macros
  80:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  81:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  82:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  83:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
  84:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
  85:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  86:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  87:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Variables
  88:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  89:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
ARM GAS  /tmp/ccAlxUot.s 			page 3


  90:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  91:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
  92:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
  93:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  94:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  95:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_FunctionPrototypes
  96:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  97:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  98:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  99:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 100:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
 101:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 102:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 103:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Functions
 104:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
 105:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 106:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 107:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 108:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Deinitializes the PWR peripheral registers to their default reset values.
 109:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  None
 110:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 111:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 112:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_DeInit(void)
 113:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
  27              		.loc 1 113 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
 114:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  36              		.loc 1 114 3 view .LVU1
  37 0002 0121     		movs	r1, #1
  38 0004 4FF08050 		mov	r0, #268435456
  39 0008 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  40              	.LVL0:
 115:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
  41              		.loc 1 115 3 view .LVU2
  42 000c 0021     		movs	r1, #0
  43 000e 4FF08050 		mov	r0, #268435456
  44 0012 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  45              	.LVL1:
 116:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
  46              		.loc 1 116 1 is_stmt 0 view .LVU3
  47 0016 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE29:
  51              		.section	.text.PWR_BackupAccessCmd,"ax",%progbits
  52              		.align	1
  53              		.global	PWR_BackupAccessCmd
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  57              		.fpu softvfp
ARM GAS  /tmp/ccAlxUot.s 			page 4


  59              	PWR_BackupAccessCmd:
  60              	.LVL2:
  61              	.LFB30:
 117:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 118:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 119:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables access to the RTC and backup registers.
 120:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the access to the RTC and backup registers.
 121:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 122:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 123:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 124:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_BackupAccessCmd(FunctionalState NewState)
 125:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
  62              		.loc 1 125 1 is_stmt 1 view -0
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 0, uses_anonymous_args = 0
  66              		@ link register save eliminated.
 126:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 127:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
  67              		.loc 1 127 3 view .LVU5
 128:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
  68              		.loc 1 128 3 view .LVU6
  69              		.loc 1 128 32 is_stmt 0 view .LVU7
  70 0000 014B     		ldr	r3, .L4
  71 0002 1862     		str	r0, [r3, #32]
 129:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
  72              		.loc 1 129 1 view .LVU8
  73 0004 7047     		bx	lr
  74              	.L5:
  75 0006 00BF     		.align	2
  76              	.L4:
  77 0008 00000E42 		.word	1108213760
  78              		.cfi_endproc
  79              	.LFE30:
  81              		.section	.text.PWR_PVDCmd,"ax",%progbits
  82              		.align	1
  83              		.global	PWR_PVDCmd
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu softvfp
  89              	PWR_PVDCmd:
  90              	.LVL3:
  91              	.LFB31:
 130:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 131:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 132:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the Power Voltage Detector(PVD).
 133:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the PVD.
 134:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 135:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 136:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 137:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_PVDCmd(FunctionalState NewState)
 138:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
  92              		.loc 1 138 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccAlxUot.s 			page 5


  96              		@ link register save eliminated.
 139:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 140:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
  97              		.loc 1 140 3 view .LVU10
 141:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
  98              		.loc 1 141 3 view .LVU11
  99              		.loc 1 141 33 is_stmt 0 view .LVU12
 100 0000 014B     		ldr	r3, .L7
 101 0002 1861     		str	r0, [r3, #16]
 142:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 102              		.loc 1 142 1 view .LVU13
 103 0004 7047     		bx	lr
 104              	.L8:
 105 0006 00BF     		.align	2
 106              	.L7:
 107 0008 00000E42 		.word	1108213760
 108              		.cfi_endproc
 109              	.LFE31:
 111              		.section	.text.PWR_PVDLevelConfig,"ax",%progbits
 112              		.align	1
 113              		.global	PWR_PVDLevelConfig
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 117              		.fpu softvfp
 119              	PWR_PVDLevelConfig:
 120              	.LVL4:
 121              	.LFB32:
 143:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 144:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 145:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Configures the voltage threshold detected by the Power Voltage Detector(PVD).
 146:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_PVDLevel: specifies the PVD detection level
 147:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 148:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V2: PVD detection level set to 2.2V
 149:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V3: PVD detection level set to 2.3V
 150:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V4: PVD detection level set to 2.4V
 151:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V5: PVD detection level set to 2.5V
 152:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V6: PVD detection level set to 2.6V
 153:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V7: PVD detection level set to 2.7V
 154:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V8: PVD detection level set to 2.8V
 155:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V9: PVD detection level set to 2.9V
 156:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 157:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 158:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
 159:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 122              		.loc 1 159 1 is_stmt 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 160:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 127              		.loc 1 160 3 view .LVU15
 161:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 162:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
 128              		.loc 1 162 3 view .LVU16
 163:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 129              		.loc 1 163 3 view .LVU17
ARM GAS  /tmp/ccAlxUot.s 			page 6


 130              		.loc 1 163 10 is_stmt 0 view .LVU18
 131 0000 034A     		ldr	r2, .L10
 132 0002 1368     		ldr	r3, [r2]
 133              	.LVL5:
 164:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Clear PLS[7:5] bits */
 165:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg &= CR_PLS_MASK;
 134              		.loc 1 165 3 is_stmt 1 view .LVU19
 135              		.loc 1 165 10 is_stmt 0 view .LVU20
 136 0004 23F0E003 		bic	r3, r3, #224
 137              	.LVL6:
 166:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Set PLS[7:5] bits according to PWR_PVDLevel value */
 167:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg |= PWR_PVDLevel;
 138              		.loc 1 167 3 is_stmt 1 view .LVU21
 139              		.loc 1 167 10 is_stmt 0 view .LVU22
 140 0008 0343     		orrs	r3, r3, r0
 141              	.LVL7:
 168:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Store the new value */
 169:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 142              		.loc 1 169 3 is_stmt 1 view .LVU23
 143              		.loc 1 169 11 is_stmt 0 view .LVU24
 144 000a 1360     		str	r3, [r2]
 170:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 145              		.loc 1 170 1 view .LVU25
 146 000c 7047     		bx	lr
 147              	.L11:
 148 000e 00BF     		.align	2
 149              	.L10:
 150 0010 00700040 		.word	1073770496
 151              		.cfi_endproc
 152              	.LFE32:
 154              		.section	.text.PWR_WakeUpPinCmd,"ax",%progbits
 155              		.align	1
 156              		.global	PWR_WakeUpPinCmd
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 160              		.fpu softvfp
 162              	PWR_WakeUpPinCmd:
 163              	.LVL8:
 164              	.LFB33:
 171:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 172:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 173:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the WakeUp Pin functionality.
 174:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the WakeUp Pin functionality.
 175:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 176:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 177:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 178:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_WakeUpPinCmd(FunctionalState NewState)
 179:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 165              		.loc 1 179 1 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		@ link register save eliminated.
 180:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 181:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 170              		.loc 1 181 3 view .LVU27
ARM GAS  /tmp/ccAlxUot.s 			page 7


 182:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 171              		.loc 1 182 3 view .LVU28
 172              		.loc 1 182 34 is_stmt 0 view .LVU29
 173 0000 014B     		ldr	r3, .L13
 174 0002 C3F8A000 		str	r0, [r3, #160]
 183:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 175              		.loc 1 183 1 view .LVU30
 176 0006 7047     		bx	lr
 177              	.L14:
 178              		.align	2
 179              	.L13:
 180 0008 00000E42 		.word	1108213760
 181              		.cfi_endproc
 182              	.LFE33:
 184              		.section	.text.PWR_EnterSTOPMode,"ax",%progbits
 185              		.align	1
 186              		.global	PWR_EnterSTOPMode
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 190              		.fpu softvfp
 192              	PWR_EnterSTOPMode:
 193              	.LVL9:
 194              	.LFB34:
 184:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 185:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 186:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enters STOP mode.
 187:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_Regulator: specifies the regulator state in STOP mode.
 188:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 189:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_ON: STOP mode with regulator ON
 190:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_LowPower: STOP mode with regulator in low power mode
 191:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_STOPEntry: specifies if STOP mode in entered with WFI or WFE instruction.
 192:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 193:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
 194:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
 195:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 196:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 197:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
 198:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 195              		.loc 1 198 1 is_stmt 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 0
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199              		@ link register save eliminated.
 199:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 200              		.loc 1 199 3 view .LVU32
 200:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 201:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_REGULATOR(PWR_Regulator));
 201              		.loc 1 201 3 view .LVU33
 202:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
 202              		.loc 1 202 3 view .LVU34
 203:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   
 204:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Select the regulator state in STOP mode ---------------------------------*/
 205:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 203              		.loc 1 205 3 view .LVU35
 204              		.loc 1 205 10 is_stmt 0 view .LVU36
 205 0000 0A4A     		ldr	r2, .L19
ARM GAS  /tmp/ccAlxUot.s 			page 8


 206 0002 1368     		ldr	r3, [r2]
 207              	.LVL10:
 206:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Clear PDDS and LPDS bits */
 207:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg &= CR_DS_MASK;
 208              		.loc 1 207 3 is_stmt 1 view .LVU37
 209              		.loc 1 207 10 is_stmt 0 view .LVU38
 210 0004 23F00303 		bic	r3, r3, #3
 211              	.LVL11:
 208:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Set LPDS bit according to PWR_Regulator value */
 209:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg |= PWR_Regulator;
 212              		.loc 1 209 3 is_stmt 1 view .LVU39
 213              		.loc 1 209 10 is_stmt 0 view .LVU40
 214 0008 0343     		orrs	r3, r3, r0
 215              	.LVL12:
 210:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Store the new value */
 211:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 216              		.loc 1 211 3 is_stmt 1 view .LVU41
 217              		.loc 1 211 11 is_stmt 0 view .LVU42
 218 000a 1360     		str	r3, [r2]
 212:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 213:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 219              		.loc 1 213 3 is_stmt 1 view .LVU43
 220              		.loc 1 213 12 is_stmt 0 view .LVU44
 221 000c 084A     		ldr	r2, .L19+4
 222 000e 1369     		ldr	r3, [r2, #16]
 223              	.LVL13:
 224              		.loc 1 213 12 view .LVU45
 225 0010 43F00403 		orr	r3, r3, #4
 226 0014 1361     		str	r3, [r2, #16]
 227              	.LVL14:
 214:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   
 215:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Select STOP mode entry --------------------------------------------------*/
 216:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 228              		.loc 1 216 3 is_stmt 1 view .LVU46
 229              		.loc 1 216 5 is_stmt 0 view .LVU47
 230 0016 0129     		cmp	r1, #1
 231 0018 06D0     		beq	.L18
 217:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   {   
 218:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     /* Request Wait For Interrupt */
 219:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     __WFI();
 220:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   }
 221:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   else
 222:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   {
 223:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     /* Request Wait For Event */
 224:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     __WFE();
 232              		.loc 1 224 5 is_stmt 1 view .LVU48
 233              	.LBB8:
 234              	.LBI8:
 235              		.file 2 "./Libraries/CMSIS/core_cm3.h"
   1:./Libraries/CMSIS/core_cm3.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/core_cm3.h ****  * @file     core_cm3.h
   3:./Libraries/CMSIS/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:./Libraries/CMSIS/core_cm3.h ****  * @version  V1.30
   5:./Libraries/CMSIS/core_cm3.h ****  * @date     30. October 2009
   6:./Libraries/CMSIS/core_cm3.h ****  *
   7:./Libraries/CMSIS/core_cm3.h ****  * @note
   8:./Libraries/CMSIS/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
ARM GAS  /tmp/ccAlxUot.s 			page 9


   9:./Libraries/CMSIS/core_cm3.h ****  *
  10:./Libraries/CMSIS/core_cm3.h ****  * @par
  11:./Libraries/CMSIS/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:./Libraries/CMSIS/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:./Libraries/CMSIS/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:./Libraries/CMSIS/core_cm3.h ****  *
  15:./Libraries/CMSIS/core_cm3.h ****  * @par
  16:./Libraries/CMSIS/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:./Libraries/CMSIS/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:./Libraries/CMSIS/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:./Libraries/CMSIS/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:./Libraries/CMSIS/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:./Libraries/CMSIS/core_cm3.h ****  *
  22:./Libraries/CMSIS/core_cm3.h ****  ******************************************************************************/
  23:./Libraries/CMSIS/core_cm3.h **** 
  24:./Libraries/CMSIS/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:./Libraries/CMSIS/core_cm3.h **** #define __CM3_CORE_H__
  26:./Libraries/CMSIS/core_cm3.h **** 
  27:./Libraries/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:./Libraries/CMSIS/core_cm3.h ****  *
  29:./Libraries/CMSIS/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:./Libraries/CMSIS/core_cm3.h ****  *   - Error 10: \n
  31:./Libraries/CMSIS/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:./Libraries/CMSIS/core_cm3.h ****  *     Error 10: Expecting ';'
  33:./Libraries/CMSIS/core_cm3.h ****  * .
  34:./Libraries/CMSIS/core_cm3.h ****  *   - Error 530: \n
  35:./Libraries/CMSIS/core_cm3.h ****  *     return(__regBasePri); \n
  36:./Libraries/CMSIS/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:./Libraries/CMSIS/core_cm3.h ****  * . 
  38:./Libraries/CMSIS/core_cm3.h ****  *   - Error 550: \n
  39:./Libraries/CMSIS/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:./Libraries/CMSIS/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:./Libraries/CMSIS/core_cm3.h ****  * .
  42:./Libraries/CMSIS/core_cm3.h ****  *   - Error 754: \n
  43:./Libraries/CMSIS/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:./Libraries/CMSIS/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:./Libraries/CMSIS/core_cm3.h ****  * .
  46:./Libraries/CMSIS/core_cm3.h ****  *   - Error 750: \n
  47:./Libraries/CMSIS/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:./Libraries/CMSIS/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:./Libraries/CMSIS/core_cm3.h ****  * .
  50:./Libraries/CMSIS/core_cm3.h ****  *   - Error 528: \n
  51:./Libraries/CMSIS/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:./Libraries/CMSIS/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:./Libraries/CMSIS/core_cm3.h ****  * .
  54:./Libraries/CMSIS/core_cm3.h ****  *   - Error 751: \n
  55:./Libraries/CMSIS/core_cm3.h ****  *     } InterruptType_Type; \n
  56:./Libraries/CMSIS/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:./Libraries/CMSIS/core_cm3.h ****  * .
  58:./Libraries/CMSIS/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:./Libraries/CMSIS/core_cm3.h ****  *
  60:./Libraries/CMSIS/core_cm3.h ****  */
  61:./Libraries/CMSIS/core_cm3.h **** 
  62:./Libraries/CMSIS/core_cm3.h **** /*lint -save */
  63:./Libraries/CMSIS/core_cm3.h **** /*lint -e10  */
  64:./Libraries/CMSIS/core_cm3.h **** /*lint -e530 */
  65:./Libraries/CMSIS/core_cm3.h **** /*lint -e550 */
ARM GAS  /tmp/ccAlxUot.s 			page 10


  66:./Libraries/CMSIS/core_cm3.h **** /*lint -e754 */
  67:./Libraries/CMSIS/core_cm3.h **** /*lint -e750 */
  68:./Libraries/CMSIS/core_cm3.h **** /*lint -e528 */
  69:./Libraries/CMSIS/core_cm3.h **** /*lint -e751 */
  70:./Libraries/CMSIS/core_cm3.h **** 
  71:./Libraries/CMSIS/core_cm3.h **** 
  72:./Libraries/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:./Libraries/CMSIS/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:./Libraries/CMSIS/core_cm3.h ****     - CMSIS version number
  75:./Libraries/CMSIS/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:./Libraries/CMSIS/core_cm3.h ****     - Cortex-M core peripheral base address
  77:./Libraries/CMSIS/core_cm3.h ****   @{
  78:./Libraries/CMSIS/core_cm3.h ****  */
  79:./Libraries/CMSIS/core_cm3.h **** 
  80:./Libraries/CMSIS/core_cm3.h **** #ifdef __cplusplus
  81:./Libraries/CMSIS/core_cm3.h ****  extern "C" {
  82:./Libraries/CMSIS/core_cm3.h **** #endif 
  83:./Libraries/CMSIS/core_cm3.h **** 
  84:./Libraries/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:./Libraries/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:./Libraries/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:./Libraries/CMSIS/core_cm3.h **** 
  88:./Libraries/CMSIS/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:./Libraries/CMSIS/core_cm3.h **** 
  90:./Libraries/CMSIS/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:./Libraries/CMSIS/core_cm3.h **** 
  92:./Libraries/CMSIS/core_cm3.h **** #if defined (__ICCARM__)
  93:./Libraries/CMSIS/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:./Libraries/CMSIS/core_cm3.h **** #endif
  95:./Libraries/CMSIS/core_cm3.h **** 
  96:./Libraries/CMSIS/core_cm3.h **** 
  97:./Libraries/CMSIS/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:./Libraries/CMSIS/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:./Libraries/CMSIS/core_cm3.h **** #endif
 100:./Libraries/CMSIS/core_cm3.h **** 
 101:./Libraries/CMSIS/core_cm3.h **** 
 102:./Libraries/CMSIS/core_cm3.h **** 
 103:./Libraries/CMSIS/core_cm3.h **** 
 104:./Libraries/CMSIS/core_cm3.h **** /**
 105:./Libraries/CMSIS/core_cm3.h ****  * IO definitions
 106:./Libraries/CMSIS/core_cm3.h ****  *
 107:./Libraries/CMSIS/core_cm3.h ****  * define access restrictions to peripheral registers
 108:./Libraries/CMSIS/core_cm3.h ****  */
 109:./Libraries/CMSIS/core_cm3.h **** 
 110:./Libraries/CMSIS/core_cm3.h **** #ifdef __cplusplus
 111:./Libraries/CMSIS/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:./Libraries/CMSIS/core_cm3.h **** #else
 113:./Libraries/CMSIS/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:./Libraries/CMSIS/core_cm3.h **** #endif
 115:./Libraries/CMSIS/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:./Libraries/CMSIS/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:./Libraries/CMSIS/core_cm3.h **** 
 118:./Libraries/CMSIS/core_cm3.h **** 
 119:./Libraries/CMSIS/core_cm3.h **** 
 120:./Libraries/CMSIS/core_cm3.h **** /*******************************************************************************
 121:./Libraries/CMSIS/core_cm3.h ****  *                 Register Abstraction
 122:./Libraries/CMSIS/core_cm3.h ****  ******************************************************************************/
ARM GAS  /tmp/ccAlxUot.s 			page 11


 123:./Libraries/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:./Libraries/CMSIS/core_cm3.h ****  @{
 125:./Libraries/CMSIS/core_cm3.h **** */
 126:./Libraries/CMSIS/core_cm3.h **** 
 127:./Libraries/CMSIS/core_cm3.h **** 
 128:./Libraries/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:./Libraries/CMSIS/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:./Libraries/CMSIS/core_cm3.h ****   @{
 131:./Libraries/CMSIS/core_cm3.h ****  */
 132:./Libraries/CMSIS/core_cm3.h **** typedef struct
 133:./Libraries/CMSIS/core_cm3.h **** {
 134:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:./Libraries/CMSIS/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:./Libraries/CMSIS/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:./Libraries/CMSIS/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:./Libraries/CMSIS/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:./Libraries/CMSIS/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:./Libraries/CMSIS/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:./Libraries/CMSIS/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:./Libraries/CMSIS/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:./Libraries/CMSIS/core_cm3.h **** }  NVIC_Type;                                               
 148:./Libraries/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:./Libraries/CMSIS/core_cm3.h **** 
 150:./Libraries/CMSIS/core_cm3.h **** 
 151:./Libraries/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:./Libraries/CMSIS/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:./Libraries/CMSIS/core_cm3.h ****   @{
 154:./Libraries/CMSIS/core_cm3.h ****  */
 155:./Libraries/CMSIS/core_cm3.h **** typedef struct
 156:./Libraries/CMSIS/core_cm3.h **** {
 157:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:./Libraries/CMSIS/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:./Libraries/CMSIS/core_cm3.h **** } SCB_Type;                                                
 177:./Libraries/CMSIS/core_cm3.h **** 
 178:./Libraries/CMSIS/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:./Libraries/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
ARM GAS  /tmp/ccAlxUot.s 			page 12


 180:./Libraries/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:./Libraries/CMSIS/core_cm3.h **** 
 182:./Libraries/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:./Libraries/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:./Libraries/CMSIS/core_cm3.h **** 
 185:./Libraries/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:./Libraries/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:./Libraries/CMSIS/core_cm3.h **** 
 188:./Libraries/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:./Libraries/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:./Libraries/CMSIS/core_cm3.h **** 
 191:./Libraries/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:./Libraries/CMSIS/core_cm3.h **** 
 195:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:./Libraries/CMSIS/core_cm3.h **** 
 198:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:./Libraries/CMSIS/core_cm3.h **** 
 201:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:./Libraries/CMSIS/core_cm3.h **** 
 204:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:./Libraries/CMSIS/core_cm3.h **** 
 207:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:./Libraries/CMSIS/core_cm3.h **** 
 210:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:./Libraries/CMSIS/core_cm3.h **** 
 213:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:./Libraries/CMSIS/core_cm3.h **** 
 216:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:./Libraries/CMSIS/core_cm3.h **** 
 219:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:./Libraries/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:./Libraries/CMSIS/core_cm3.h **** 
 222:./Libraries/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:./Libraries/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:./Libraries/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:./Libraries/CMSIS/core_cm3.h **** 
 226:./Libraries/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:./Libraries/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:./Libraries/CMSIS/core_cm3.h **** 
 229:./Libraries/CMSIS/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:./Libraries/CMSIS/core_cm3.h **** 
 233:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:./Libraries/CMSIS/core_cm3.h **** 
 236:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
ARM GAS  /tmp/ccAlxUot.s 			page 13


 237:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:./Libraries/CMSIS/core_cm3.h **** 
 239:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:./Libraries/CMSIS/core_cm3.h **** 
 242:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:./Libraries/CMSIS/core_cm3.h **** 
 245:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:./Libraries/CMSIS/core_cm3.h **** 
 248:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:./Libraries/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:./Libraries/CMSIS/core_cm3.h **** 
 251:./Libraries/CMSIS/core_cm3.h **** /* SCB System Control Register Definitions */
 252:./Libraries/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:./Libraries/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:./Libraries/CMSIS/core_cm3.h **** 
 255:./Libraries/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:./Libraries/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:./Libraries/CMSIS/core_cm3.h **** 
 258:./Libraries/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:./Libraries/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:./Libraries/CMSIS/core_cm3.h **** 
 261:./Libraries/CMSIS/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:./Libraries/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:./Libraries/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:./Libraries/CMSIS/core_cm3.h **** 
 265:./Libraries/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:./Libraries/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:./Libraries/CMSIS/core_cm3.h **** 
 268:./Libraries/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:./Libraries/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:./Libraries/CMSIS/core_cm3.h **** 
 271:./Libraries/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:./Libraries/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:./Libraries/CMSIS/core_cm3.h **** 
 274:./Libraries/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:./Libraries/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:./Libraries/CMSIS/core_cm3.h **** 
 277:./Libraries/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:./Libraries/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:./Libraries/CMSIS/core_cm3.h **** 
 280:./Libraries/CMSIS/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:./Libraries/CMSIS/core_cm3.h **** 
 284:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:./Libraries/CMSIS/core_cm3.h **** 
 287:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:./Libraries/CMSIS/core_cm3.h **** 
 290:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:./Libraries/CMSIS/core_cm3.h **** 
 293:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
ARM GAS  /tmp/ccAlxUot.s 			page 14


 294:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:./Libraries/CMSIS/core_cm3.h **** 
 296:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:./Libraries/CMSIS/core_cm3.h **** 
 299:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:./Libraries/CMSIS/core_cm3.h **** 
 302:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:./Libraries/CMSIS/core_cm3.h **** 
 305:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:./Libraries/CMSIS/core_cm3.h **** 
 308:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:./Libraries/CMSIS/core_cm3.h **** 
 311:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:./Libraries/CMSIS/core_cm3.h ****                                      
 314:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:./Libraries/CMSIS/core_cm3.h **** 
 317:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:./Libraries/CMSIS/core_cm3.h **** 
 320:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:./Libraries/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:./Libraries/CMSIS/core_cm3.h **** 
 323:./Libraries/CMSIS/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:./Libraries/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:./Libraries/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:./Libraries/CMSIS/core_cm3.h **** 
 327:./Libraries/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:./Libraries/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:./Libraries/CMSIS/core_cm3.h **** 
 330:./Libraries/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:./Libraries/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:./Libraries/CMSIS/core_cm3.h **** 
 333:./Libraries/CMSIS/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:./Libraries/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:./Libraries/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:./Libraries/CMSIS/core_cm3.h **** 
 337:./Libraries/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:./Libraries/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:./Libraries/CMSIS/core_cm3.h **** 
 340:./Libraries/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:./Libraries/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:./Libraries/CMSIS/core_cm3.h **** 
 343:./Libraries/CMSIS/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:./Libraries/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:./Libraries/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:./Libraries/CMSIS/core_cm3.h **** 
 347:./Libraries/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:./Libraries/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:./Libraries/CMSIS/core_cm3.h **** 
 350:./Libraries/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
ARM GAS  /tmp/ccAlxUot.s 			page 15


 351:./Libraries/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:./Libraries/CMSIS/core_cm3.h **** 
 353:./Libraries/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:./Libraries/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:./Libraries/CMSIS/core_cm3.h **** 
 356:./Libraries/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:./Libraries/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:./Libraries/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:./Libraries/CMSIS/core_cm3.h **** 
 360:./Libraries/CMSIS/core_cm3.h **** 
 361:./Libraries/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:./Libraries/CMSIS/core_cm3.h ****   memory mapped structure for SysTick
 363:./Libraries/CMSIS/core_cm3.h ****   @{
 364:./Libraries/CMSIS/core_cm3.h ****  */
 365:./Libraries/CMSIS/core_cm3.h **** typedef struct
 366:./Libraries/CMSIS/core_cm3.h **** {
 367:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:./Libraries/CMSIS/core_cm3.h **** } SysTick_Type;
 372:./Libraries/CMSIS/core_cm3.h **** 
 373:./Libraries/CMSIS/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:./Libraries/CMSIS/core_cm3.h **** 
 377:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:./Libraries/CMSIS/core_cm3.h **** 
 380:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:./Libraries/CMSIS/core_cm3.h **** 
 383:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:./Libraries/CMSIS/core_cm3.h **** 
 386:./Libraries/CMSIS/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:./Libraries/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:./Libraries/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:./Libraries/CMSIS/core_cm3.h **** 
 390:./Libraries/CMSIS/core_cm3.h **** /* SysTick Current Register Definitions */
 391:./Libraries/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:./Libraries/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:./Libraries/CMSIS/core_cm3.h **** 
 394:./Libraries/CMSIS/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:./Libraries/CMSIS/core_cm3.h **** 
 398:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:./Libraries/CMSIS/core_cm3.h **** 
 401:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:./Libraries/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:./Libraries/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:./Libraries/CMSIS/core_cm3.h **** 
 405:./Libraries/CMSIS/core_cm3.h **** 
 406:./Libraries/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:./Libraries/CMSIS/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
ARM GAS  /tmp/ccAlxUot.s 			page 16


 408:./Libraries/CMSIS/core_cm3.h ****   @{
 409:./Libraries/CMSIS/core_cm3.h ****  */
 410:./Libraries/CMSIS/core_cm3.h **** typedef struct
 411:./Libraries/CMSIS/core_cm3.h **** {
 412:./Libraries/CMSIS/core_cm3.h ****   __O  union  
 413:./Libraries/CMSIS/core_cm3.h ****   {
 414:./Libraries/CMSIS/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:./Libraries/CMSIS/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:./Libraries/CMSIS/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:./Libraries/CMSIS/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:./Libraries/CMSIS/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:./Libraries/CMSIS/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:./Libraries/CMSIS/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:./Libraries/CMSIS/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:./Libraries/CMSIS/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:./Libraries/CMSIS/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:./Libraries/CMSIS/core_cm3.h **** } ITM_Type;                                                
 445:./Libraries/CMSIS/core_cm3.h **** 
 446:./Libraries/CMSIS/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:./Libraries/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:./Libraries/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:./Libraries/CMSIS/core_cm3.h **** 
 450:./Libraries/CMSIS/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:./Libraries/CMSIS/core_cm3.h **** 
 454:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:./Libraries/CMSIS/core_cm3.h **** 
 457:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:./Libraries/CMSIS/core_cm3.h **** 
 460:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:./Libraries/CMSIS/core_cm3.h **** 
 463:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
ARM GAS  /tmp/ccAlxUot.s 			page 17


 465:./Libraries/CMSIS/core_cm3.h **** 
 466:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:./Libraries/CMSIS/core_cm3.h **** 
 469:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:./Libraries/CMSIS/core_cm3.h **** 
 472:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:./Libraries/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:./Libraries/CMSIS/core_cm3.h **** 
 475:./Libraries/CMSIS/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:./Libraries/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:./Libraries/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:./Libraries/CMSIS/core_cm3.h **** 
 479:./Libraries/CMSIS/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:./Libraries/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:./Libraries/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:./Libraries/CMSIS/core_cm3.h **** 
 483:./Libraries/CMSIS/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:./Libraries/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:./Libraries/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:./Libraries/CMSIS/core_cm3.h **** 
 487:./Libraries/CMSIS/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:./Libraries/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:./Libraries/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:./Libraries/CMSIS/core_cm3.h **** 
 491:./Libraries/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:./Libraries/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:./Libraries/CMSIS/core_cm3.h **** 
 494:./Libraries/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:./Libraries/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:./Libraries/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:./Libraries/CMSIS/core_cm3.h **** 
 498:./Libraries/CMSIS/core_cm3.h **** 
 499:./Libraries/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:./Libraries/CMSIS/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:./Libraries/CMSIS/core_cm3.h ****   @{
 502:./Libraries/CMSIS/core_cm3.h ****  */
 503:./Libraries/CMSIS/core_cm3.h **** typedef struct
 504:./Libraries/CMSIS/core_cm3.h **** {
 505:./Libraries/CMSIS/core_cm3.h ****        uint32_t RESERVED0;
 506:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:./Libraries/CMSIS/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:./Libraries/CMSIS/core_cm3.h **** #else
 510:./Libraries/CMSIS/core_cm3.h ****        uint32_t RESERVED1;
 511:./Libraries/CMSIS/core_cm3.h **** #endif
 512:./Libraries/CMSIS/core_cm3.h **** } InterruptType_Type;
 513:./Libraries/CMSIS/core_cm3.h **** 
 514:./Libraries/CMSIS/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:./Libraries/CMSIS/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:./Libraries/CMSIS/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:./Libraries/CMSIS/core_cm3.h **** 
 518:./Libraries/CMSIS/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:./Libraries/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:./Libraries/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:./Libraries/CMSIS/core_cm3.h **** 
ARM GAS  /tmp/ccAlxUot.s 			page 18


 522:./Libraries/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:./Libraries/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:./Libraries/CMSIS/core_cm3.h **** 
 525:./Libraries/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:./Libraries/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:./Libraries/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:./Libraries/CMSIS/core_cm3.h **** 
 529:./Libraries/CMSIS/core_cm3.h **** 
 530:./Libraries/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:./Libraries/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:./Libraries/CMSIS/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:./Libraries/CMSIS/core_cm3.h ****   @{
 534:./Libraries/CMSIS/core_cm3.h ****  */
 535:./Libraries/CMSIS/core_cm3.h **** typedef struct
 536:./Libraries/CMSIS/core_cm3.h **** {
 537:./Libraries/CMSIS/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:./Libraries/CMSIS/core_cm3.h **** } MPU_Type;                                                
 549:./Libraries/CMSIS/core_cm3.h **** 
 550:./Libraries/CMSIS/core_cm3.h **** /* MPU Type Register */
 551:./Libraries/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:./Libraries/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:./Libraries/CMSIS/core_cm3.h **** 
 554:./Libraries/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:./Libraries/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:./Libraries/CMSIS/core_cm3.h **** 
 557:./Libraries/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:./Libraries/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:./Libraries/CMSIS/core_cm3.h **** 
 560:./Libraries/CMSIS/core_cm3.h **** /* MPU Control Register */
 561:./Libraries/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:./Libraries/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:./Libraries/CMSIS/core_cm3.h **** 
 564:./Libraries/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:./Libraries/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:./Libraries/CMSIS/core_cm3.h **** 
 567:./Libraries/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:./Libraries/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:./Libraries/CMSIS/core_cm3.h **** 
 570:./Libraries/CMSIS/core_cm3.h **** /* MPU Region Number Register */
 571:./Libraries/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:./Libraries/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:./Libraries/CMSIS/core_cm3.h **** 
 574:./Libraries/CMSIS/core_cm3.h **** /* MPU Region Base Address Register */
 575:./Libraries/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:./Libraries/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:./Libraries/CMSIS/core_cm3.h **** 
 578:./Libraries/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
ARM GAS  /tmp/ccAlxUot.s 			page 19


 579:./Libraries/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:./Libraries/CMSIS/core_cm3.h **** 
 581:./Libraries/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:./Libraries/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:./Libraries/CMSIS/core_cm3.h **** 
 584:./Libraries/CMSIS/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:./Libraries/CMSIS/core_cm3.h **** 
 588:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:./Libraries/CMSIS/core_cm3.h **** 
 591:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:./Libraries/CMSIS/core_cm3.h **** 
 594:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:./Libraries/CMSIS/core_cm3.h **** 
 597:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:./Libraries/CMSIS/core_cm3.h **** 
 600:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:./Libraries/CMSIS/core_cm3.h **** 
 603:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:./Libraries/CMSIS/core_cm3.h **** 
 606:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:./Libraries/CMSIS/core_cm3.h **** 
 609:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:./Libraries/CMSIS/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:./Libraries/CMSIS/core_cm3.h **** 
 612:./Libraries/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:./Libraries/CMSIS/core_cm3.h **** #endif
 614:./Libraries/CMSIS/core_cm3.h **** 
 615:./Libraries/CMSIS/core_cm3.h **** 
 616:./Libraries/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:./Libraries/CMSIS/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:./Libraries/CMSIS/core_cm3.h ****   @{
 619:./Libraries/CMSIS/core_cm3.h ****  */
 620:./Libraries/CMSIS/core_cm3.h **** typedef struct
 621:./Libraries/CMSIS/core_cm3.h **** {
 622:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:./Libraries/CMSIS/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:./Libraries/CMSIS/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:./Libraries/CMSIS/core_cm3.h **** } CoreDebug_Type;
 627:./Libraries/CMSIS/core_cm3.h **** 
 628:./Libraries/CMSIS/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:./Libraries/CMSIS/core_cm3.h **** 
 632:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:./Libraries/CMSIS/core_cm3.h **** 
 635:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
ARM GAS  /tmp/ccAlxUot.s 			page 20


 636:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:./Libraries/CMSIS/core_cm3.h **** 
 638:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:./Libraries/CMSIS/core_cm3.h **** 
 641:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:./Libraries/CMSIS/core_cm3.h **** 
 644:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:./Libraries/CMSIS/core_cm3.h **** 
 647:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:./Libraries/CMSIS/core_cm3.h **** 
 650:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:./Libraries/CMSIS/core_cm3.h **** 
 653:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:./Libraries/CMSIS/core_cm3.h **** 
 656:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:./Libraries/CMSIS/core_cm3.h **** 
 659:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:./Libraries/CMSIS/core_cm3.h **** 
 662:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:./Libraries/CMSIS/core_cm3.h **** 
 665:./Libraries/CMSIS/core_cm3.h **** /* Debug Core Register Selector Register */
 666:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:./Libraries/CMSIS/core_cm3.h **** 
 669:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:./Libraries/CMSIS/core_cm3.h **** 
 672:./Libraries/CMSIS/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:./Libraries/CMSIS/core_cm3.h **** 
 676:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:./Libraries/CMSIS/core_cm3.h **** 
 679:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:./Libraries/CMSIS/core_cm3.h **** 
 682:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:./Libraries/CMSIS/core_cm3.h **** 
 685:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:./Libraries/CMSIS/core_cm3.h **** 
 688:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:./Libraries/CMSIS/core_cm3.h **** 
 691:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
ARM GAS  /tmp/ccAlxUot.s 			page 21


 693:./Libraries/CMSIS/core_cm3.h **** 
 694:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:./Libraries/CMSIS/core_cm3.h **** 
 697:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:./Libraries/CMSIS/core_cm3.h **** 
 700:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:./Libraries/CMSIS/core_cm3.h **** 
 703:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:./Libraries/CMSIS/core_cm3.h **** 
 706:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:./Libraries/CMSIS/core_cm3.h **** 
 709:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:./Libraries/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:./Libraries/CMSIS/core_cm3.h **** 
 713:./Libraries/CMSIS/core_cm3.h **** 
 714:./Libraries/CMSIS/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:./Libraries/CMSIS/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:./Libraries/CMSIS/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:./Libraries/CMSIS/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:./Libraries/CMSIS/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:./Libraries/CMSIS/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:./Libraries/CMSIS/core_cm3.h **** 
 722:./Libraries/CMSIS/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:./Libraries/CMSIS/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:./Libraries/CMSIS/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:./Libraries/CMSIS/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:./Libraries/CMSIS/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:./Libraries/CMSIS/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:./Libraries/CMSIS/core_cm3.h **** 
 729:./Libraries/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:./Libraries/CMSIS/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:./Libraries/CMSIS/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:./Libraries/CMSIS/core_cm3.h **** #endif
 733:./Libraries/CMSIS/core_cm3.h **** 
 734:./Libraries/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:./Libraries/CMSIS/core_cm3.h **** 
 736:./Libraries/CMSIS/core_cm3.h **** 
 737:./Libraries/CMSIS/core_cm3.h **** /*******************************************************************************
 738:./Libraries/CMSIS/core_cm3.h ****  *                Hardware Abstraction Layer
 739:./Libraries/CMSIS/core_cm3.h ****  ******************************************************************************/
 740:./Libraries/CMSIS/core_cm3.h **** 
 741:./Libraries/CMSIS/core_cm3.h **** #if defined ( __CC_ARM   )
 742:./Libraries/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:./Libraries/CMSIS/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:./Libraries/CMSIS/core_cm3.h **** 
 745:./Libraries/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:./Libraries/CMSIS/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:./Libraries/CMSIS/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:./Libraries/CMSIS/core_cm3.h **** 
 749:./Libraries/CMSIS/core_cm3.h **** #elif defined   (  __GNUC__  )
ARM GAS  /tmp/ccAlxUot.s 			page 22


 750:./Libraries/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:./Libraries/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:./Libraries/CMSIS/core_cm3.h **** 
 753:./Libraries/CMSIS/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:./Libraries/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:./Libraries/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:./Libraries/CMSIS/core_cm3.h **** 
 757:./Libraries/CMSIS/core_cm3.h **** #endif
 758:./Libraries/CMSIS/core_cm3.h **** 
 759:./Libraries/CMSIS/core_cm3.h **** 
 760:./Libraries/CMSIS/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:./Libraries/CMSIS/core_cm3.h **** 
 762:./Libraries/CMSIS/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:./Libraries/CMSIS/core_cm3.h **** /* ARM armcc specific functions */
 764:./Libraries/CMSIS/core_cm3.h **** 
 765:./Libraries/CMSIS/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:./Libraries/CMSIS/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:./Libraries/CMSIS/core_cm3.h **** 
 768:./Libraries/CMSIS/core_cm3.h **** #define __NOP                             __nop
 769:./Libraries/CMSIS/core_cm3.h **** #define __WFI                             __wfi
 770:./Libraries/CMSIS/core_cm3.h **** #define __WFE                             __wfe
 771:./Libraries/CMSIS/core_cm3.h **** #define __SEV                             __sev
 772:./Libraries/CMSIS/core_cm3.h **** #define __ISB()                           __isb(0)
 773:./Libraries/CMSIS/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:./Libraries/CMSIS/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:./Libraries/CMSIS/core_cm3.h **** #define __REV                             __rev
 776:./Libraries/CMSIS/core_cm3.h **** #define __RBIT                            __rbit
 777:./Libraries/CMSIS/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:./Libraries/CMSIS/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:./Libraries/CMSIS/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:./Libraries/CMSIS/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:./Libraries/CMSIS/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:./Libraries/CMSIS/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:./Libraries/CMSIS/core_cm3.h **** 
 784:./Libraries/CMSIS/core_cm3.h **** 
 785:./Libraries/CMSIS/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:./Libraries/CMSIS/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:./Libraries/CMSIS/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:./Libraries/CMSIS/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:./Libraries/CMSIS/core_cm3.h **** 
 790:./Libraries/CMSIS/core_cm3.h **** 
 791:./Libraries/CMSIS/core_cm3.h **** /**
 792:./Libraries/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:./Libraries/CMSIS/core_cm3.h ****  *
 794:./Libraries/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
 795:./Libraries/CMSIS/core_cm3.h ****  *
 796:./Libraries/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
 797:./Libraries/CMSIS/core_cm3.h ****  */
 798:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:./Libraries/CMSIS/core_cm3.h **** 
 800:./Libraries/CMSIS/core_cm3.h **** /**
 801:./Libraries/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:./Libraries/CMSIS/core_cm3.h ****  *
 803:./Libraries/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:./Libraries/CMSIS/core_cm3.h ****  *
 805:./Libraries/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:./Libraries/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
ARM GAS  /tmp/ccAlxUot.s 			page 23


 807:./Libraries/CMSIS/core_cm3.h ****  */
 808:./Libraries/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:./Libraries/CMSIS/core_cm3.h **** 
 810:./Libraries/CMSIS/core_cm3.h **** /**
 811:./Libraries/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:./Libraries/CMSIS/core_cm3.h ****  *
 813:./Libraries/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
 814:./Libraries/CMSIS/core_cm3.h ****  *
 815:./Libraries/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:./Libraries/CMSIS/core_cm3.h ****  * Cortex processor register
 817:./Libraries/CMSIS/core_cm3.h ****  */
 818:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:./Libraries/CMSIS/core_cm3.h **** 
 820:./Libraries/CMSIS/core_cm3.h **** /**
 821:./Libraries/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:./Libraries/CMSIS/core_cm3.h ****  *
 823:./Libraries/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:./Libraries/CMSIS/core_cm3.h ****  *
 825:./Libraries/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:./Libraries/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:./Libraries/CMSIS/core_cm3.h ****  */
 828:./Libraries/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:./Libraries/CMSIS/core_cm3.h **** 
 830:./Libraries/CMSIS/core_cm3.h **** /**
 831:./Libraries/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:./Libraries/CMSIS/core_cm3.h ****  *
 833:./Libraries/CMSIS/core_cm3.h ****  * @param   value  value to reverse
 834:./Libraries/CMSIS/core_cm3.h ****  * @return         reversed value
 835:./Libraries/CMSIS/core_cm3.h ****  *
 836:./Libraries/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:./Libraries/CMSIS/core_cm3.h ****  */
 838:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:./Libraries/CMSIS/core_cm3.h **** 
 840:./Libraries/CMSIS/core_cm3.h **** /**
 841:./Libraries/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:./Libraries/CMSIS/core_cm3.h ****  *
 843:./Libraries/CMSIS/core_cm3.h ****  * @param   value  value to reverse
 844:./Libraries/CMSIS/core_cm3.h ****  * @return         reversed value
 845:./Libraries/CMSIS/core_cm3.h ****  *
 846:./Libraries/CMSIS/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:./Libraries/CMSIS/core_cm3.h ****  */
 848:./Libraries/CMSIS/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:./Libraries/CMSIS/core_cm3.h **** 
 850:./Libraries/CMSIS/core_cm3.h **** 
 851:./Libraries/CMSIS/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:./Libraries/CMSIS/core_cm3.h **** 
 853:./Libraries/CMSIS/core_cm3.h **** /**
 854:./Libraries/CMSIS/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:./Libraries/CMSIS/core_cm3.h ****  *
 856:./Libraries/CMSIS/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:./Libraries/CMSIS/core_cm3.h ****  */
 858:./Libraries/CMSIS/core_cm3.h **** extern void __CLREX(void);
 859:./Libraries/CMSIS/core_cm3.h **** 
 860:./Libraries/CMSIS/core_cm3.h **** /**
 861:./Libraries/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
 862:./Libraries/CMSIS/core_cm3.h ****  *
 863:./Libraries/CMSIS/core_cm3.h ****  * @return BasePriority
ARM GAS  /tmp/ccAlxUot.s 			page 24


 864:./Libraries/CMSIS/core_cm3.h ****  *
 865:./Libraries/CMSIS/core_cm3.h ****  * Return the content of the base priority register
 866:./Libraries/CMSIS/core_cm3.h ****  */
 867:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:./Libraries/CMSIS/core_cm3.h **** 
 869:./Libraries/CMSIS/core_cm3.h **** /**
 870:./Libraries/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
 871:./Libraries/CMSIS/core_cm3.h ****  *
 872:./Libraries/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
 873:./Libraries/CMSIS/core_cm3.h ****  *
 874:./Libraries/CMSIS/core_cm3.h ****  * Set the base priority register
 875:./Libraries/CMSIS/core_cm3.h ****  */
 876:./Libraries/CMSIS/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:./Libraries/CMSIS/core_cm3.h **** 
 878:./Libraries/CMSIS/core_cm3.h **** /**
 879:./Libraries/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:./Libraries/CMSIS/core_cm3.h ****  *
 881:./Libraries/CMSIS/core_cm3.h ****  * @return PriMask
 882:./Libraries/CMSIS/core_cm3.h ****  *
 883:./Libraries/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:./Libraries/CMSIS/core_cm3.h ****  */
 885:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:./Libraries/CMSIS/core_cm3.h **** 
 887:./Libraries/CMSIS/core_cm3.h **** /**
 888:./Libraries/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:./Libraries/CMSIS/core_cm3.h ****  *
 890:./Libraries/CMSIS/core_cm3.h ****  * @param   priMask  PriMask
 891:./Libraries/CMSIS/core_cm3.h ****  *
 892:./Libraries/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:./Libraries/CMSIS/core_cm3.h ****  */
 894:./Libraries/CMSIS/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:./Libraries/CMSIS/core_cm3.h **** 
 896:./Libraries/CMSIS/core_cm3.h **** /**
 897:./Libraries/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:./Libraries/CMSIS/core_cm3.h ****  *
 899:./Libraries/CMSIS/core_cm3.h ****  * @return FaultMask
 900:./Libraries/CMSIS/core_cm3.h ****  *
 901:./Libraries/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
 902:./Libraries/CMSIS/core_cm3.h ****  */
 903:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:./Libraries/CMSIS/core_cm3.h **** 
 905:./Libraries/CMSIS/core_cm3.h **** /**
 906:./Libraries/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:./Libraries/CMSIS/core_cm3.h ****  *
 908:./Libraries/CMSIS/core_cm3.h ****  * @param  faultMask faultMask value
 909:./Libraries/CMSIS/core_cm3.h ****  *
 910:./Libraries/CMSIS/core_cm3.h ****  * Set the fault mask register
 911:./Libraries/CMSIS/core_cm3.h ****  */
 912:./Libraries/CMSIS/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:./Libraries/CMSIS/core_cm3.h **** 
 914:./Libraries/CMSIS/core_cm3.h **** /**
 915:./Libraries/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
 916:./Libraries/CMSIS/core_cm3.h ****  * 
 917:./Libraries/CMSIS/core_cm3.h ****  * @return Control value
 918:./Libraries/CMSIS/core_cm3.h ****  *
 919:./Libraries/CMSIS/core_cm3.h ****  * Return the content of the control register
 920:./Libraries/CMSIS/core_cm3.h ****  */
ARM GAS  /tmp/ccAlxUot.s 			page 25


 921:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:./Libraries/CMSIS/core_cm3.h **** 
 923:./Libraries/CMSIS/core_cm3.h **** /**
 924:./Libraries/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
 925:./Libraries/CMSIS/core_cm3.h ****  *
 926:./Libraries/CMSIS/core_cm3.h ****  * @param  control  Control value
 927:./Libraries/CMSIS/core_cm3.h ****  *
 928:./Libraries/CMSIS/core_cm3.h ****  * Set the control register
 929:./Libraries/CMSIS/core_cm3.h ****  */
 930:./Libraries/CMSIS/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:./Libraries/CMSIS/core_cm3.h **** 
 932:./Libraries/CMSIS/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:./Libraries/CMSIS/core_cm3.h **** 
 934:./Libraries/CMSIS/core_cm3.h **** /**
 935:./Libraries/CMSIS/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:./Libraries/CMSIS/core_cm3.h ****  *
 937:./Libraries/CMSIS/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:./Libraries/CMSIS/core_cm3.h ****  */
 939:./Libraries/CMSIS/core_cm3.h **** #define __CLREX                           __clrex
 940:./Libraries/CMSIS/core_cm3.h **** 
 941:./Libraries/CMSIS/core_cm3.h **** /**
 942:./Libraries/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
 943:./Libraries/CMSIS/core_cm3.h ****  *
 944:./Libraries/CMSIS/core_cm3.h ****  * @return BasePriority
 945:./Libraries/CMSIS/core_cm3.h ****  *
 946:./Libraries/CMSIS/core_cm3.h ****  * Return the content of the base priority register
 947:./Libraries/CMSIS/core_cm3.h ****  */
 948:./Libraries/CMSIS/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:./Libraries/CMSIS/core_cm3.h **** {
 950:./Libraries/CMSIS/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:./Libraries/CMSIS/core_cm3.h ****   return(__regBasePri);
 952:./Libraries/CMSIS/core_cm3.h **** }
 953:./Libraries/CMSIS/core_cm3.h **** 
 954:./Libraries/CMSIS/core_cm3.h **** /**
 955:./Libraries/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
 956:./Libraries/CMSIS/core_cm3.h ****  *
 957:./Libraries/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
 958:./Libraries/CMSIS/core_cm3.h ****  *
 959:./Libraries/CMSIS/core_cm3.h ****  * Set the base priority register
 960:./Libraries/CMSIS/core_cm3.h ****  */
 961:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:./Libraries/CMSIS/core_cm3.h **** {
 963:./Libraries/CMSIS/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:./Libraries/CMSIS/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:./Libraries/CMSIS/core_cm3.h **** }
 966:./Libraries/CMSIS/core_cm3.h **** 
 967:./Libraries/CMSIS/core_cm3.h **** /**
 968:./Libraries/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:./Libraries/CMSIS/core_cm3.h ****  *
 970:./Libraries/CMSIS/core_cm3.h ****  * @return PriMask
 971:./Libraries/CMSIS/core_cm3.h ****  *
 972:./Libraries/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:./Libraries/CMSIS/core_cm3.h ****  */
 974:./Libraries/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:./Libraries/CMSIS/core_cm3.h **** {
 976:./Libraries/CMSIS/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:./Libraries/CMSIS/core_cm3.h ****   return(__regPriMask);
ARM GAS  /tmp/ccAlxUot.s 			page 26


 978:./Libraries/CMSIS/core_cm3.h **** }
 979:./Libraries/CMSIS/core_cm3.h **** 
 980:./Libraries/CMSIS/core_cm3.h **** /**
 981:./Libraries/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:./Libraries/CMSIS/core_cm3.h ****  *
 983:./Libraries/CMSIS/core_cm3.h ****  * @param  priMask  PriMask
 984:./Libraries/CMSIS/core_cm3.h ****  *
 985:./Libraries/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:./Libraries/CMSIS/core_cm3.h ****  */
 987:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:./Libraries/CMSIS/core_cm3.h **** {
 989:./Libraries/CMSIS/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:./Libraries/CMSIS/core_cm3.h ****   __regPriMask = (priMask);
 991:./Libraries/CMSIS/core_cm3.h **** }
 992:./Libraries/CMSIS/core_cm3.h **** 
 993:./Libraries/CMSIS/core_cm3.h **** /**
 994:./Libraries/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:./Libraries/CMSIS/core_cm3.h ****  *
 996:./Libraries/CMSIS/core_cm3.h ****  * @return FaultMask
 997:./Libraries/CMSIS/core_cm3.h ****  *
 998:./Libraries/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
 999:./Libraries/CMSIS/core_cm3.h ****  */
1000:./Libraries/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:./Libraries/CMSIS/core_cm3.h **** {
1002:./Libraries/CMSIS/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:./Libraries/CMSIS/core_cm3.h ****   return(__regFaultMask);
1004:./Libraries/CMSIS/core_cm3.h **** }
1005:./Libraries/CMSIS/core_cm3.h **** 
1006:./Libraries/CMSIS/core_cm3.h **** /**
1007:./Libraries/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:./Libraries/CMSIS/core_cm3.h ****  *
1009:./Libraries/CMSIS/core_cm3.h ****  * @param  faultMask  faultMask value
1010:./Libraries/CMSIS/core_cm3.h ****  *
1011:./Libraries/CMSIS/core_cm3.h ****  * Set the fault mask register
1012:./Libraries/CMSIS/core_cm3.h ****  */
1013:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:./Libraries/CMSIS/core_cm3.h **** {
1015:./Libraries/CMSIS/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:./Libraries/CMSIS/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:./Libraries/CMSIS/core_cm3.h **** }
1018:./Libraries/CMSIS/core_cm3.h **** 
1019:./Libraries/CMSIS/core_cm3.h **** /**
1020:./Libraries/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
1021:./Libraries/CMSIS/core_cm3.h ****  * 
1022:./Libraries/CMSIS/core_cm3.h ****  * @return Control value
1023:./Libraries/CMSIS/core_cm3.h ****  *
1024:./Libraries/CMSIS/core_cm3.h ****  * Return the content of the control register
1025:./Libraries/CMSIS/core_cm3.h ****  */
1026:./Libraries/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:./Libraries/CMSIS/core_cm3.h **** {
1028:./Libraries/CMSIS/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:./Libraries/CMSIS/core_cm3.h ****   return(__regControl);
1030:./Libraries/CMSIS/core_cm3.h **** }
1031:./Libraries/CMSIS/core_cm3.h **** 
1032:./Libraries/CMSIS/core_cm3.h **** /**
1033:./Libraries/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
1034:./Libraries/CMSIS/core_cm3.h ****  *
ARM GAS  /tmp/ccAlxUot.s 			page 27


1035:./Libraries/CMSIS/core_cm3.h ****  * @param  control  Control value
1036:./Libraries/CMSIS/core_cm3.h ****  *
1037:./Libraries/CMSIS/core_cm3.h ****  * Set the control register
1038:./Libraries/CMSIS/core_cm3.h ****  */
1039:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:./Libraries/CMSIS/core_cm3.h **** {
1041:./Libraries/CMSIS/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:./Libraries/CMSIS/core_cm3.h ****   __regControl = control;
1043:./Libraries/CMSIS/core_cm3.h **** }
1044:./Libraries/CMSIS/core_cm3.h **** 
1045:./Libraries/CMSIS/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:./Libraries/CMSIS/core_cm3.h **** 
1047:./Libraries/CMSIS/core_cm3.h **** 
1048:./Libraries/CMSIS/core_cm3.h **** 
1049:./Libraries/CMSIS/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:./Libraries/CMSIS/core_cm3.h **** /* IAR iccarm specific functions */
1051:./Libraries/CMSIS/core_cm3.h **** 
1052:./Libraries/CMSIS/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:./Libraries/CMSIS/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:./Libraries/CMSIS/core_cm3.h **** 
1055:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:./Libraries/CMSIS/core_cm3.h **** 
1058:./Libraries/CMSIS/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:./Libraries/CMSIS/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:./Libraries/CMSIS/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:./Libraries/CMSIS/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:./Libraries/CMSIS/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:./Libraries/CMSIS/core_cm3.h **** 
1064:./Libraries/CMSIS/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:./Libraries/CMSIS/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:./Libraries/CMSIS/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:./Libraries/CMSIS/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:./Libraries/CMSIS/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:./Libraries/CMSIS/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:./Libraries/CMSIS/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:./Libraries/CMSIS/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:./Libraries/CMSIS/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:./Libraries/CMSIS/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:./Libraries/CMSIS/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:./Libraries/CMSIS/core_cm3.h **** 
1076:./Libraries/CMSIS/core_cm3.h **** 
1077:./Libraries/CMSIS/core_cm3.h **** /**
1078:./Libraries/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:./Libraries/CMSIS/core_cm3.h ****  *
1080:./Libraries/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
1081:./Libraries/CMSIS/core_cm3.h ****  *
1082:./Libraries/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
1083:./Libraries/CMSIS/core_cm3.h ****  */
1084:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:./Libraries/CMSIS/core_cm3.h **** 
1086:./Libraries/CMSIS/core_cm3.h **** /**
1087:./Libraries/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:./Libraries/CMSIS/core_cm3.h ****  *
1089:./Libraries/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:./Libraries/CMSIS/core_cm3.h ****  *
1091:./Libraries/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
ARM GAS  /tmp/ccAlxUot.s 			page 28


1092:./Libraries/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:./Libraries/CMSIS/core_cm3.h ****  */
1094:./Libraries/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:./Libraries/CMSIS/core_cm3.h **** 
1096:./Libraries/CMSIS/core_cm3.h **** /**
1097:./Libraries/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:./Libraries/CMSIS/core_cm3.h ****  *
1099:./Libraries/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
1100:./Libraries/CMSIS/core_cm3.h ****  *
1101:./Libraries/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:./Libraries/CMSIS/core_cm3.h ****  * Cortex processor register
1103:./Libraries/CMSIS/core_cm3.h ****  */
1104:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:./Libraries/CMSIS/core_cm3.h **** 
1106:./Libraries/CMSIS/core_cm3.h **** /**
1107:./Libraries/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:./Libraries/CMSIS/core_cm3.h ****  *
1109:./Libraries/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:./Libraries/CMSIS/core_cm3.h ****  *
1111:./Libraries/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:./Libraries/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:./Libraries/CMSIS/core_cm3.h ****  */
1114:./Libraries/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:./Libraries/CMSIS/core_cm3.h **** 
1116:./Libraries/CMSIS/core_cm3.h **** /**
1117:./Libraries/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:./Libraries/CMSIS/core_cm3.h ****  *
1119:./Libraries/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1120:./Libraries/CMSIS/core_cm3.h ****  * @return        reversed value
1121:./Libraries/CMSIS/core_cm3.h ****  *
1122:./Libraries/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:./Libraries/CMSIS/core_cm3.h ****  */
1124:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:./Libraries/CMSIS/core_cm3.h **** 
1126:./Libraries/CMSIS/core_cm3.h **** /**
1127:./Libraries/CMSIS/core_cm3.h ****  * @brief  Reverse bit order of value
1128:./Libraries/CMSIS/core_cm3.h ****  *
1129:./Libraries/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1130:./Libraries/CMSIS/core_cm3.h ****  * @return        reversed value
1131:./Libraries/CMSIS/core_cm3.h ****  *
1132:./Libraries/CMSIS/core_cm3.h ****  * Reverse bit order of value
1133:./Libraries/CMSIS/core_cm3.h ****  */
1134:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:./Libraries/CMSIS/core_cm3.h **** 
1136:./Libraries/CMSIS/core_cm3.h **** /**
1137:./Libraries/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:./Libraries/CMSIS/core_cm3.h ****  *
1139:./Libraries/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1140:./Libraries/CMSIS/core_cm3.h ****  * @return        value of (*address)
1141:./Libraries/CMSIS/core_cm3.h ****  *
1142:./Libraries/CMSIS/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:./Libraries/CMSIS/core_cm3.h ****  */
1144:./Libraries/CMSIS/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:./Libraries/CMSIS/core_cm3.h **** 
1146:./Libraries/CMSIS/core_cm3.h **** /**
1147:./Libraries/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:./Libraries/CMSIS/core_cm3.h ****  *
ARM GAS  /tmp/ccAlxUot.s 			page 29


1149:./Libraries/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1150:./Libraries/CMSIS/core_cm3.h ****  * @return        value of (*address)
1151:./Libraries/CMSIS/core_cm3.h ****  *
1152:./Libraries/CMSIS/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:./Libraries/CMSIS/core_cm3.h ****  */
1154:./Libraries/CMSIS/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:./Libraries/CMSIS/core_cm3.h **** 
1156:./Libraries/CMSIS/core_cm3.h **** /**
1157:./Libraries/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:./Libraries/CMSIS/core_cm3.h ****  *
1159:./Libraries/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1160:./Libraries/CMSIS/core_cm3.h ****  * @return        value of (*address)
1161:./Libraries/CMSIS/core_cm3.h ****  *
1162:./Libraries/CMSIS/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:./Libraries/CMSIS/core_cm3.h ****  */
1164:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:./Libraries/CMSIS/core_cm3.h **** 
1166:./Libraries/CMSIS/core_cm3.h **** /**
1167:./Libraries/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:./Libraries/CMSIS/core_cm3.h ****  *
1169:./Libraries/CMSIS/core_cm3.h ****  * @param  value  value to store
1170:./Libraries/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1171:./Libraries/CMSIS/core_cm3.h ****  * @return        successful / failed
1172:./Libraries/CMSIS/core_cm3.h ****  *
1173:./Libraries/CMSIS/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:./Libraries/CMSIS/core_cm3.h ****  */
1175:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:./Libraries/CMSIS/core_cm3.h **** 
1177:./Libraries/CMSIS/core_cm3.h **** /**
1178:./Libraries/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:./Libraries/CMSIS/core_cm3.h ****  *
1180:./Libraries/CMSIS/core_cm3.h ****  * @param  value  value to store
1181:./Libraries/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1182:./Libraries/CMSIS/core_cm3.h ****  * @return        successful / failed
1183:./Libraries/CMSIS/core_cm3.h ****  *
1184:./Libraries/CMSIS/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:./Libraries/CMSIS/core_cm3.h ****  */
1186:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:./Libraries/CMSIS/core_cm3.h **** 
1188:./Libraries/CMSIS/core_cm3.h **** /**
1189:./Libraries/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:./Libraries/CMSIS/core_cm3.h ****  *
1191:./Libraries/CMSIS/core_cm3.h ****  * @param  value  value to store
1192:./Libraries/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1193:./Libraries/CMSIS/core_cm3.h ****  * @return        successful / failed
1194:./Libraries/CMSIS/core_cm3.h ****  *
1195:./Libraries/CMSIS/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:./Libraries/CMSIS/core_cm3.h ****  */
1197:./Libraries/CMSIS/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:./Libraries/CMSIS/core_cm3.h **** 
1199:./Libraries/CMSIS/core_cm3.h **** 
1200:./Libraries/CMSIS/core_cm3.h **** 
1201:./Libraries/CMSIS/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:./Libraries/CMSIS/core_cm3.h **** /* GNU gcc specific functions */
1203:./Libraries/CMSIS/core_cm3.h **** 
1204:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
ARM GAS  /tmp/ccAlxUot.s 			page 30


1206:./Libraries/CMSIS/core_cm3.h **** 
1207:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:./Libraries/CMSIS/core_cm3.h **** 
1210:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 236              		.loc 2 1212 22 view .LVU49
 237              	.LBB9:
 238              		.loc 2 1212 53 view .LVU50
 239              		.syntax unified
 240              	@ 1212 "./Libraries/CMSIS/core_cm3.h" 1
 241 001a 20BF     		wfe
 242              	@ 0 "" 2
 243              		.thumb
 244              		.syntax unified
 245              	.L17:
 246              	.LBE9:
 247              	.LBE8:
 225:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   }
 226:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   
 227:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 228:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);  
 248              		.loc 1 228 3 view .LVU51
 249              		.loc 1 228 12 is_stmt 0 view .LVU52
 250 001c 044A     		ldr	r2, .L19+4
 251 001e 1369     		ldr	r3, [r2, #16]
 252 0020 23F00403 		bic	r3, r3, #4
 253 0024 1361     		str	r3, [r2, #16]
 229:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 254              		.loc 1 229 1 view .LVU53
 255 0026 7047     		bx	lr
 256              	.L18:
 219:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   }
 257              		.loc 1 219 5 is_stmt 1 view .LVU54
 258              	.LBB10:
 259              	.LBI10:
1211:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 260              		.loc 2 1211 22 view .LVU55
 261              	.LBB11:
1211:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 262              		.loc 2 1211 53 view .LVU56
 263              		.syntax unified
 264              	@ 1211 "./Libraries/CMSIS/core_cm3.h" 1
 265 0028 30BF     		wfi
 266              	@ 0 "" 2
1211:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 267              		.loc 2 1211 77 is_stmt 0 view .LVU57
 268              		.thumb
 269              		.syntax unified
 270 002a F7E7     		b	.L17
 271              	.L20:
 272              		.align	2
 273              	.L19:
 274 002c 00700040 		.word	1073770496
 275 0030 00ED00E0 		.word	-536810240
 276              	.LBE11:
ARM GAS  /tmp/ccAlxUot.s 			page 31


 277              	.LBE10:
 278              		.cfi_endproc
 279              	.LFE34:
 281              		.section	.text.PWR_EnterSTANDBYMode,"ax",%progbits
 282              		.align	1
 283              		.global	PWR_EnterSTANDBYMode
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 287              		.fpu softvfp
 289              	PWR_EnterSTANDBYMode:
 290              	.LFB35:
 230:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 231:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 232:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enters STANDBY mode.
 233:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  None
 234:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 235:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 236:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_EnterSTANDBYMode(void)
 237:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 291              		.loc 1 237 1 is_stmt 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		@ link register save eliminated.
 238:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Clear Wake-up flag */
 239:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_CWUF;
 296              		.loc 1 239 3 view .LVU59
 297              		.loc 1 239 11 is_stmt 0 view .LVU60
 298 0000 074B     		ldr	r3, .L22
 299 0002 1A68     		ldr	r2, [r3]
 300 0004 42F00402 		orr	r2, r2, #4
 301 0008 1A60     		str	r2, [r3]
 240:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Select STANDBY mode */
 241:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_PDDS;
 302              		.loc 1 241 3 is_stmt 1 view .LVU61
 303              		.loc 1 241 11 is_stmt 0 view .LVU62
 304 000a 1A68     		ldr	r2, [r3]
 305 000c 42F00202 		orr	r2, r2, #2
 306 0010 1A60     		str	r2, [r3]
 242:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 243:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 307              		.loc 1 243 3 is_stmt 1 view .LVU63
 308              		.loc 1 243 12 is_stmt 0 view .LVU64
 309 0012 044A     		ldr	r2, .L22+4
 310 0014 1369     		ldr	r3, [r2, #16]
 311 0016 43F00403 		orr	r3, r3, #4
 312 001a 1361     		str	r3, [r2, #16]
 244:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* This option is used to ensure that store operations are completed */
 245:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #if defined ( __CC_ARM   )
 246:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   __force_stores();
 247:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #endif
 248:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Request Wait For Interrupt */
 249:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   __WFI();
 313              		.loc 1 249 3 is_stmt 1 view .LVU65
 314              	.LBB12:
 315              	.LBI12:
ARM GAS  /tmp/ccAlxUot.s 			page 32


1211:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 316              		.loc 2 1211 22 view .LVU66
 317              	.LBB13:
1211:./Libraries/CMSIS/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 318              		.loc 2 1211 53 view .LVU67
 319              		.syntax unified
 320              	@ 1211 "./Libraries/CMSIS/core_cm3.h" 1
 321 001c 30BF     		wfi
 322              	@ 0 "" 2
 323              		.thumb
 324              		.syntax unified
 325              	.LBE13:
 326              	.LBE12:
 250:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 327              		.loc 1 250 1 is_stmt 0 view .LVU68
 328 001e 7047     		bx	lr
 329              	.L23:
 330              		.align	2
 331              	.L22:
 332 0020 00700040 		.word	1073770496
 333 0024 00ED00E0 		.word	-536810240
 334              		.cfi_endproc
 335              	.LFE35:
 337              		.section	.text.PWR_GetFlagStatus,"ax",%progbits
 338              		.align	1
 339              		.global	PWR_GetFlagStatus
 340              		.syntax unified
 341              		.thumb
 342              		.thumb_func
 343              		.fpu softvfp
 345              	PWR_GetFlagStatus:
 346              	.LVL15:
 347              	.LFB36:
 251:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 252:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 253:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Checks whether the specified PWR flag is set or not.
 254:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to check.
 255:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 256:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 257:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 258:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_PVDO: PVD Output
 259:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval The new state of PWR_FLAG (SET or RESET).
 260:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 261:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
 262:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 348              		.loc 1 262 1 is_stmt 1 view -0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 0
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 352              		@ link register save eliminated.
 263:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   FlagStatus bitstatus = RESET;
 353              		.loc 1 263 3 view .LVU70
 264:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 265:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
 354              		.loc 1 265 3 view .LVU71
 266:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   
 267:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
ARM GAS  /tmp/ccAlxUot.s 			page 33


 355              		.loc 1 267 3 view .LVU72
 356              		.loc 1 267 11 is_stmt 0 view .LVU73
 357 0000 034B     		ldr	r3, .L27
 358 0002 5B68     		ldr	r3, [r3, #4]
 359              		.loc 1 267 6 view .LVU74
 360 0004 0342     		tst	r3, r0
 361 0006 01D0     		beq	.L26
 268:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   {
 269:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     bitstatus = SET;
 362              		.loc 1 269 15 view .LVU75
 363 0008 0120     		movs	r0, #1
 364              	.LVL16:
 365              		.loc 1 269 15 view .LVU76
 366 000a 7047     		bx	lr
 367              	.LVL17:
 368              	.L26:
 270:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   }
 271:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   else
 272:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   {
 273:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     bitstatus = RESET;
 369              		.loc 1 273 15 view .LVU77
 370 000c 0020     		movs	r0, #0
 371              	.LVL18:
 274:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   }
 275:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Return the flag status */
 276:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   return bitstatus;
 372              		.loc 1 276 3 is_stmt 1 view .LVU78
 277:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 373              		.loc 1 277 1 is_stmt 0 view .LVU79
 374 000e 7047     		bx	lr
 375              	.L28:
 376              		.align	2
 377              	.L27:
 378 0010 00700040 		.word	1073770496
 379              		.cfi_endproc
 380              	.LFE36:
 382              		.section	.text.PWR_ClearFlag,"ax",%progbits
 383              		.align	1
 384              		.global	PWR_ClearFlag
 385              		.syntax unified
 386              		.thumb
 387              		.thumb_func
 388              		.fpu softvfp
 390              	PWR_ClearFlag:
 391              	.LVL19:
 392              	.LFB37:
 278:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 279:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 280:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Clears the PWR's pending flags.
 281:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to clear.
 282:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 283:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 284:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 285:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 286:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 287:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_ClearFlag(uint32_t PWR_FLAG)
 288:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
ARM GAS  /tmp/ccAlxUot.s 			page 34


 393              		.loc 1 288 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 289:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 290:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
 398              		.loc 1 290 3 view .LVU81
 291:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****          
 292:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR |=  PWR_FLAG << 2;
 399              		.loc 1 292 3 view .LVU82
 400              		.loc 1 292 11 is_stmt 0 view .LVU83
 401 0000 024A     		ldr	r2, .L30
 402 0002 1368     		ldr	r3, [r2]
 403 0004 43EA8003 		orr	r3, r3, r0, lsl #2
 404 0008 1360     		str	r3, [r2]
 293:./Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 405              		.loc 1 293 1 view .LVU84
 406 000a 7047     		bx	lr
 407              	.L31:
 408              		.align	2
 409              	.L30:
 410 000c 00700040 		.word	1073770496
 411              		.cfi_endproc
 412              	.LFE37:
 414              		.text
 415              	.Letext0:
 416              		.file 3 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 417              		.file 4 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 418              		.file 5 "./Libraries/CMSIS/stm32f10x.h"
 419              		.file 6 "./Libraries/STM32F10x_StdPeriph_Driver/inc/stm32f10x_rcc.h"
ARM GAS  /tmp/ccAlxUot.s 			page 35


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f10x_pwr.c
     /tmp/ccAlxUot.s:16     .text.PWR_DeInit:0000000000000000 $t
     /tmp/ccAlxUot.s:24     .text.PWR_DeInit:0000000000000000 PWR_DeInit
     /tmp/ccAlxUot.s:52     .text.PWR_BackupAccessCmd:0000000000000000 $t
     /tmp/ccAlxUot.s:59     .text.PWR_BackupAccessCmd:0000000000000000 PWR_BackupAccessCmd
     /tmp/ccAlxUot.s:77     .text.PWR_BackupAccessCmd:0000000000000008 $d
     /tmp/ccAlxUot.s:82     .text.PWR_PVDCmd:0000000000000000 $t
     /tmp/ccAlxUot.s:89     .text.PWR_PVDCmd:0000000000000000 PWR_PVDCmd
     /tmp/ccAlxUot.s:107    .text.PWR_PVDCmd:0000000000000008 $d
     /tmp/ccAlxUot.s:112    .text.PWR_PVDLevelConfig:0000000000000000 $t
     /tmp/ccAlxUot.s:119    .text.PWR_PVDLevelConfig:0000000000000000 PWR_PVDLevelConfig
     /tmp/ccAlxUot.s:150    .text.PWR_PVDLevelConfig:0000000000000010 $d
     /tmp/ccAlxUot.s:155    .text.PWR_WakeUpPinCmd:0000000000000000 $t
     /tmp/ccAlxUot.s:162    .text.PWR_WakeUpPinCmd:0000000000000000 PWR_WakeUpPinCmd
     /tmp/ccAlxUot.s:180    .text.PWR_WakeUpPinCmd:0000000000000008 $d
     /tmp/ccAlxUot.s:185    .text.PWR_EnterSTOPMode:0000000000000000 $t
     /tmp/ccAlxUot.s:192    .text.PWR_EnterSTOPMode:0000000000000000 PWR_EnterSTOPMode
     /tmp/ccAlxUot.s:274    .text.PWR_EnterSTOPMode:000000000000002c $d
     /tmp/ccAlxUot.s:282    .text.PWR_EnterSTANDBYMode:0000000000000000 $t
     /tmp/ccAlxUot.s:289    .text.PWR_EnterSTANDBYMode:0000000000000000 PWR_EnterSTANDBYMode
     /tmp/ccAlxUot.s:332    .text.PWR_EnterSTANDBYMode:0000000000000020 $d
     /tmp/ccAlxUot.s:338    .text.PWR_GetFlagStatus:0000000000000000 $t
     /tmp/ccAlxUot.s:345    .text.PWR_GetFlagStatus:0000000000000000 PWR_GetFlagStatus
     /tmp/ccAlxUot.s:378    .text.PWR_GetFlagStatus:0000000000000010 $d
     /tmp/ccAlxUot.s:383    .text.PWR_ClearFlag:0000000000000000 $t
     /tmp/ccAlxUot.s:390    .text.PWR_ClearFlag:0000000000000000 PWR_ClearFlag
     /tmp/ccAlxUot.s:410    .text.PWR_ClearFlag:000000000000000c $d

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
