<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='101' type='4'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='101'>// Scheduling for ILP in low register pressure mode.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2483' u='r' c='_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2485' u='r' c='_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2501' u='r' c='_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2502' u='r' c='_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='702' u='r' c='_ZN4llvm18TargetLoweringBaseC1ERKNS_13TargetMachineE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1875' u='r' c='_ZNK4llvm17ARMTargetLowering23getSchedulingPreferenceEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1890' u='r' c='_ZNK4llvm17ARMTargetLowering23getSchedulingPreferenceEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15719' u='r' c='_ZNK4llvm17PPCTargetLowering23getSchedulingPreferenceEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='131' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='133' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
