// Seed: 3449618195
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input uwire id_4
);
  struct {
    logic id_6  = 1 <-> 1;
    id_7  id_8;
  } id_9[{
1
} : -1] = 1;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_4
  );
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1[-1  !=?  1 : 1],
    output supply0 id_2
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_8 = 0;
  wire id_4;
endmodule
module module_2 (
    output wire id_0,
    output supply0 id_1,
    output wand id_2,
    output tri0 id_3,
    output tri id_4,
    input tri0 id_5
);
  wire id_7 = id_7;
  assign module_0.id_9 = 0;
endmodule
