#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1290320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12a85b0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1297680 .functor NOT 1, L_0x13017a0, C4<0>, C4<0>, C4<0>;
L_0x1301580 .functor XOR 2, L_0x1301420, L_0x13014e0, C4<00>, C4<00>;
L_0x1301690 .functor XOR 2, L_0x1301580, L_0x13015f0, C4<00>, C4<00>;
v0x12fa980_0 .net *"_ivl_10", 1 0, L_0x13015f0;  1 drivers
v0x12faa80_0 .net *"_ivl_12", 1 0, L_0x1301690;  1 drivers
v0x12fab60_0 .net *"_ivl_2", 1 0, L_0x12fdca0;  1 drivers
v0x12fac20_0 .net *"_ivl_4", 1 0, L_0x1301420;  1 drivers
v0x12fad00_0 .net *"_ivl_6", 1 0, L_0x13014e0;  1 drivers
v0x12fae30_0 .net *"_ivl_8", 1 0, L_0x1301580;  1 drivers
v0x12faf10_0 .net "a", 0 0, v0x12f65a0_0;  1 drivers
v0x12fafb0_0 .net "b", 0 0, v0x12f6640_0;  1 drivers
v0x12fb050_0 .net "c", 0 0, v0x12f66e0_0;  1 drivers
v0x12fb0f0_0 .var "clk", 0 0;
v0x12fb190_0 .net "d", 0 0, v0x12f6820_0;  1 drivers
v0x12fb230_0 .net "out_pos_dut", 0 0, L_0x1301150;  1 drivers
v0x12fb2d0_0 .net "out_pos_ref", 0 0, L_0x12fc800;  1 drivers
v0x12fb370_0 .net "out_sop_dut", 0 0, v0x12fa5e0_0;  1 drivers
v0x12fb410_0 .net "out_sop_ref", 0 0, L_0x12d1070;  1 drivers
v0x12fb4b0_0 .var/2u "stats1", 223 0;
v0x12fb550_0 .var/2u "strobe", 0 0;
v0x12fb5f0_0 .net "tb_match", 0 0, L_0x13017a0;  1 drivers
v0x12fb6c0_0 .net "tb_mismatch", 0 0, L_0x1297680;  1 drivers
v0x12fb760_0 .net "wavedrom_enable", 0 0, v0x12f6af0_0;  1 drivers
v0x12fb830_0 .net "wavedrom_title", 511 0, v0x12f6b90_0;  1 drivers
L_0x12fdca0 .concat [ 1 1 0 0], L_0x12fc800, L_0x12d1070;
L_0x1301420 .concat [ 1 1 0 0], L_0x12fc800, L_0x12d1070;
L_0x13014e0 .concat [ 1 1 0 0], L_0x1301150, v0x12fa5e0_0;
L_0x13015f0 .concat [ 1 1 0 0], L_0x12fc800, L_0x12d1070;
L_0x13017a0 .cmp/eeq 2, L_0x12fdca0, L_0x1301690;
S_0x12a8740 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x12a85b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1297a60 .functor AND 1, v0x12f66e0_0, v0x12f6820_0, C4<1>, C4<1>;
L_0x1297e40 .functor NOT 1, v0x12f65a0_0, C4<0>, C4<0>, C4<0>;
L_0x1298220 .functor NOT 1, v0x12f6640_0, C4<0>, C4<0>, C4<0>;
L_0x12984a0 .functor AND 1, L_0x1297e40, L_0x1298220, C4<1>, C4<1>;
L_0x12b3330 .functor AND 1, L_0x12984a0, v0x12f66e0_0, C4<1>, C4<1>;
L_0x12d1070 .functor OR 1, L_0x1297a60, L_0x12b3330, C4<0>, C4<0>;
L_0x12fbc80 .functor NOT 1, v0x12f6640_0, C4<0>, C4<0>, C4<0>;
L_0x12fbcf0 .functor OR 1, L_0x12fbc80, v0x12f6820_0, C4<0>, C4<0>;
L_0x12fbe00 .functor AND 1, v0x12f66e0_0, L_0x12fbcf0, C4<1>, C4<1>;
L_0x12fbec0 .functor NOT 1, v0x12f65a0_0, C4<0>, C4<0>, C4<0>;
L_0x12fbf90 .functor OR 1, L_0x12fbec0, v0x12f6640_0, C4<0>, C4<0>;
L_0x12fc000 .functor AND 1, L_0x12fbe00, L_0x12fbf90, C4<1>, C4<1>;
L_0x12fc180 .functor NOT 1, v0x12f6640_0, C4<0>, C4<0>, C4<0>;
L_0x12fc1f0 .functor OR 1, L_0x12fc180, v0x12f6820_0, C4<0>, C4<0>;
L_0x12fc110 .functor AND 1, v0x12f66e0_0, L_0x12fc1f0, C4<1>, C4<1>;
L_0x12fc380 .functor NOT 1, v0x12f65a0_0, C4<0>, C4<0>, C4<0>;
L_0x12fc480 .functor OR 1, L_0x12fc380, v0x12f6820_0, C4<0>, C4<0>;
L_0x12fc540 .functor AND 1, L_0x12fc110, L_0x12fc480, C4<1>, C4<1>;
L_0x12fc6f0 .functor XNOR 1, L_0x12fc000, L_0x12fc540, C4<0>, C4<0>;
v0x1296fb0_0 .net *"_ivl_0", 0 0, L_0x1297a60;  1 drivers
v0x12973b0_0 .net *"_ivl_12", 0 0, L_0x12fbc80;  1 drivers
v0x1297790_0 .net *"_ivl_14", 0 0, L_0x12fbcf0;  1 drivers
v0x1297b70_0 .net *"_ivl_16", 0 0, L_0x12fbe00;  1 drivers
v0x1297f50_0 .net *"_ivl_18", 0 0, L_0x12fbec0;  1 drivers
v0x1298330_0 .net *"_ivl_2", 0 0, L_0x1297e40;  1 drivers
v0x12985b0_0 .net *"_ivl_20", 0 0, L_0x12fbf90;  1 drivers
v0x12f4b10_0 .net *"_ivl_24", 0 0, L_0x12fc180;  1 drivers
v0x12f4bf0_0 .net *"_ivl_26", 0 0, L_0x12fc1f0;  1 drivers
v0x12f4cd0_0 .net *"_ivl_28", 0 0, L_0x12fc110;  1 drivers
v0x12f4db0_0 .net *"_ivl_30", 0 0, L_0x12fc380;  1 drivers
v0x12f4e90_0 .net *"_ivl_32", 0 0, L_0x12fc480;  1 drivers
v0x12f4f70_0 .net *"_ivl_36", 0 0, L_0x12fc6f0;  1 drivers
L_0x7f739c727018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12f5030_0 .net *"_ivl_38", 0 0, L_0x7f739c727018;  1 drivers
v0x12f5110_0 .net *"_ivl_4", 0 0, L_0x1298220;  1 drivers
v0x12f51f0_0 .net *"_ivl_6", 0 0, L_0x12984a0;  1 drivers
v0x12f52d0_0 .net *"_ivl_8", 0 0, L_0x12b3330;  1 drivers
v0x12f53b0_0 .net "a", 0 0, v0x12f65a0_0;  alias, 1 drivers
v0x12f5470_0 .net "b", 0 0, v0x12f6640_0;  alias, 1 drivers
v0x12f5530_0 .net "c", 0 0, v0x12f66e0_0;  alias, 1 drivers
v0x12f55f0_0 .net "d", 0 0, v0x12f6820_0;  alias, 1 drivers
v0x12f56b0_0 .net "out_pos", 0 0, L_0x12fc800;  alias, 1 drivers
v0x12f5770_0 .net "out_sop", 0 0, L_0x12d1070;  alias, 1 drivers
v0x12f5830_0 .net "pos0", 0 0, L_0x12fc000;  1 drivers
v0x12f58f0_0 .net "pos1", 0 0, L_0x12fc540;  1 drivers
L_0x12fc800 .functor MUXZ 1, L_0x7f739c727018, L_0x12fc000, L_0x12fc6f0, C4<>;
S_0x12f5a70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x12a85b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x12f65a0_0 .var "a", 0 0;
v0x12f6640_0 .var "b", 0 0;
v0x12f66e0_0 .var "c", 0 0;
v0x12f6780_0 .net "clk", 0 0, v0x12fb0f0_0;  1 drivers
v0x12f6820_0 .var "d", 0 0;
v0x12f6910_0 .var/2u "fail", 0 0;
v0x12f69b0_0 .var/2u "fail1", 0 0;
v0x12f6a50_0 .net "tb_match", 0 0, L_0x13017a0;  alias, 1 drivers
v0x12f6af0_0 .var "wavedrom_enable", 0 0;
v0x12f6b90_0 .var "wavedrom_title", 511 0;
E_0x12a6e00/0 .event negedge, v0x12f6780_0;
E_0x12a6e00/1 .event posedge, v0x12f6780_0;
E_0x12a6e00 .event/or E_0x12a6e00/0, E_0x12a6e00/1;
S_0x12f5da0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x12f5a70;
 .timescale -12 -12;
v0x12f5fe0_0 .var/2s "i", 31 0;
E_0x12a6ca0 .event posedge, v0x12f6780_0;
S_0x12f60e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x12f5a70;
 .timescale -12 -12;
v0x12f62e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12f63c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x12f5a70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12f6d70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x12a85b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12fc9b0 .functor NOT 1, v0x12f65a0_0, C4<0>, C4<0>, C4<0>;
L_0x12fca40 .functor NOT 1, v0x12f6640_0, C4<0>, C4<0>, C4<0>;
L_0x12fcbe0 .functor AND 1, L_0x12fc9b0, L_0x12fca40, C4<1>, C4<1>;
L_0x12fccf0 .functor NOT 1, v0x12f66e0_0, C4<0>, C4<0>, C4<0>;
L_0x12fcea0 .functor AND 1, L_0x12fcbe0, L_0x12fccf0, C4<1>, C4<1>;
L_0x12fcfb0 .functor NOT 1, v0x12f6820_0, C4<0>, C4<0>, C4<0>;
L_0x12fd170 .functor AND 1, L_0x12fcea0, L_0x12fcfb0, C4<1>, C4<1>;
L_0x12fd280 .functor NOT 1, v0x12f65a0_0, C4<0>, C4<0>, C4<0>;
L_0x12fd450 .functor AND 1, L_0x12fd280, v0x12f6640_0, C4<1>, C4<1>;
L_0x12fd510 .functor NOT 1, v0x12f66e0_0, C4<0>, C4<0>, C4<0>;
L_0x12fd5e0 .functor AND 1, L_0x12fd450, L_0x12fd510, C4<1>, C4<1>;
L_0x12fd6a0 .functor NOT 1, v0x12f6820_0, C4<0>, C4<0>, C4<0>;
L_0x12fd780 .functor AND 1, L_0x12fd5e0, L_0x12fd6a0, C4<1>, C4<1>;
L_0x12fd890 .functor OR 1, L_0x12fd170, L_0x12fd780, C4<0>, C4<0>;
L_0x12fd710 .functor NOT 1, v0x12f65a0_0, C4<0>, C4<0>, C4<0>;
L_0x12fda20 .functor AND 1, L_0x12fd710, v0x12f6640_0, C4<1>, C4<1>;
L_0x12fdb70 .functor AND 1, L_0x12fda20, v0x12f66e0_0, C4<1>, C4<1>;
L_0x12fdc30 .functor NOT 1, v0x12f6820_0, C4<0>, C4<0>, C4<0>;
L_0x12fdd40 .functor AND 1, L_0x12fdb70, L_0x12fdc30, C4<1>, C4<1>;
L_0x12fde50 .functor OR 1, L_0x12fd890, L_0x12fdd40, C4<0>, C4<0>;
L_0x12fe010 .functor NOT 1, v0x12f65a0_0, C4<0>, C4<0>, C4<0>;
L_0x12fe080 .functor AND 1, L_0x12fe010, v0x12f6640_0, C4<1>, C4<1>;
L_0x12fe200 .functor AND 1, L_0x12fe080, v0x12f66e0_0, C4<1>, C4<1>;
L_0x12fe2c0 .functor AND 1, L_0x12fe200, v0x12f6820_0, C4<1>, C4<1>;
L_0x12fe450 .functor OR 1, L_0x12fde50, L_0x12fe2c0, C4<0>, C4<0>;
L_0x12fe560 .functor AND 1, v0x12f65a0_0, v0x12f6640_0, C4<1>, C4<1>;
L_0x12fe6b0 .functor AND 1, L_0x12fe560, v0x12f66e0_0, C4<1>, C4<1>;
L_0x12fe770 .functor AND 1, L_0x12fe6b0, v0x12f6820_0, C4<1>, C4<1>;
L_0x12fe920 .functor OR 1, L_0x12fe450, L_0x12fe770, C4<0>, C4<0>;
L_0x12fea30 .functor NOT 1, v0x12f65a0_0, C4<0>, C4<0>, C4<0>;
L_0x12feba0 .functor AND 1, L_0x12fea30, v0x12f6640_0, C4<1>, C4<1>;
L_0x12fec60 .functor NOT 1, v0x12f66e0_0, C4<0>, C4<0>, C4<0>;
L_0x12fede0 .functor AND 1, L_0x12feba0, L_0x12fec60, C4<1>, C4<1>;
L_0x12feef0 .functor AND 1, L_0x12fede0, v0x12f6820_0, C4<1>, C4<1>;
L_0x12ff0d0 .functor OR 1, L_0x12fe920, L_0x12feef0, C4<0>, C4<0>;
L_0x12ff1e0 .functor NOT 1, v0x12f65a0_0, C4<0>, C4<0>, C4<0>;
L_0x12ff380 .functor NOT 1, v0x12f6640_0, C4<0>, C4<0>, C4<0>;
L_0x12ff3f0 .functor AND 1, L_0x12ff1e0, L_0x12ff380, C4<1>, C4<1>;
L_0x12ff250 .functor AND 1, L_0x12ff3f0, v0x12f66e0_0, C4<1>, C4<1>;
L_0x12ff310 .functor AND 1, L_0x12ff250, v0x12f6820_0, C4<1>, C4<1>;
L_0x12ff7e0 .functor OR 1, L_0x12ff0d0, L_0x12ff310, C4<0>, C4<0>;
L_0x12ff8f0 .functor NOT 1, v0x12f6640_0, C4<0>, C4<0>, C4<0>;
L_0x12ffac0 .functor AND 1, v0x12f65a0_0, L_0x12ff8f0, C4<1>, C4<1>;
L_0x12ffb80 .functor NOT 1, v0x12f66e0_0, C4<0>, C4<0>, C4<0>;
L_0x12ffd60 .functor AND 1, L_0x12ffac0, L_0x12ffb80, C4<1>, C4<1>;
L_0x12ffe70 .functor AND 1, L_0x12ffd60, v0x12f6820_0, C4<1>, C4<1>;
L_0x13000b0 .functor OR 1, L_0x12ff7e0, L_0x12ffe70, C4<0>, C4<0>;
L_0x13001c0 .functor NOT 1, v0x12f6640_0, C4<0>, C4<0>, C4<0>;
L_0x13005d0 .functor AND 1, v0x12f65a0_0, L_0x13001c0, C4<1>, C4<1>;
L_0x1300690 .functor AND 1, L_0x13005d0, v0x12f66e0_0, C4<1>, C4<1>;
L_0x1300b00 .functor AND 1, L_0x1300690, v0x12f6820_0, C4<1>, C4<1>;
L_0x1300dd0 .functor OR 1, L_0x13000b0, L_0x1300b00, C4<0>, C4<0>;
L_0x1301150 .functor BUFZ 1, L_0x1300dd0, C4<0>, C4<0>, C4<0>;
v0x12f6f60_0 .net *"_ivl_0", 0 0, L_0x12fc9b0;  1 drivers
v0x12f7060_0 .net *"_ivl_10", 0 0, L_0x12fcfb0;  1 drivers
v0x12f7140_0 .net *"_ivl_100", 0 0, L_0x1300b00;  1 drivers
v0x12f7230_0 .net *"_ivl_12", 0 0, L_0x12fd170;  1 drivers
v0x12f7310_0 .net *"_ivl_14", 0 0, L_0x12fd280;  1 drivers
v0x12f7440_0 .net *"_ivl_16", 0 0, L_0x12fd450;  1 drivers
v0x12f7520_0 .net *"_ivl_18", 0 0, L_0x12fd510;  1 drivers
v0x12f7600_0 .net *"_ivl_2", 0 0, L_0x12fca40;  1 drivers
v0x12f76e0_0 .net *"_ivl_20", 0 0, L_0x12fd5e0;  1 drivers
v0x12f7850_0 .net *"_ivl_22", 0 0, L_0x12fd6a0;  1 drivers
v0x12f7930_0 .net *"_ivl_24", 0 0, L_0x12fd780;  1 drivers
v0x12f7a10_0 .net *"_ivl_26", 0 0, L_0x12fd890;  1 drivers
v0x12f7af0_0 .net *"_ivl_28", 0 0, L_0x12fd710;  1 drivers
v0x12f7bd0_0 .net *"_ivl_30", 0 0, L_0x12fda20;  1 drivers
v0x12f7cb0_0 .net *"_ivl_32", 0 0, L_0x12fdb70;  1 drivers
v0x12f7d90_0 .net *"_ivl_34", 0 0, L_0x12fdc30;  1 drivers
v0x12f7e70_0 .net *"_ivl_36", 0 0, L_0x12fdd40;  1 drivers
v0x12f8060_0 .net *"_ivl_38", 0 0, L_0x12fde50;  1 drivers
v0x12f8140_0 .net *"_ivl_4", 0 0, L_0x12fcbe0;  1 drivers
v0x12f8220_0 .net *"_ivl_40", 0 0, L_0x12fe010;  1 drivers
v0x12f8300_0 .net *"_ivl_42", 0 0, L_0x12fe080;  1 drivers
v0x12f83e0_0 .net *"_ivl_44", 0 0, L_0x12fe200;  1 drivers
v0x12f84c0_0 .net *"_ivl_46", 0 0, L_0x12fe2c0;  1 drivers
v0x12f85a0_0 .net *"_ivl_48", 0 0, L_0x12fe450;  1 drivers
v0x12f8680_0 .net *"_ivl_50", 0 0, L_0x12fe560;  1 drivers
v0x12f8760_0 .net *"_ivl_52", 0 0, L_0x12fe6b0;  1 drivers
v0x12f8840_0 .net *"_ivl_54", 0 0, L_0x12fe770;  1 drivers
v0x12f8920_0 .net *"_ivl_56", 0 0, L_0x12fe920;  1 drivers
v0x12f8a00_0 .net *"_ivl_58", 0 0, L_0x12fea30;  1 drivers
v0x12f8ae0_0 .net *"_ivl_6", 0 0, L_0x12fccf0;  1 drivers
v0x12f8bc0_0 .net *"_ivl_60", 0 0, L_0x12feba0;  1 drivers
v0x12f8ca0_0 .net *"_ivl_62", 0 0, L_0x12fec60;  1 drivers
v0x12f8d80_0 .net *"_ivl_64", 0 0, L_0x12fede0;  1 drivers
v0x12f9070_0 .net *"_ivl_66", 0 0, L_0x12feef0;  1 drivers
v0x12f9150_0 .net *"_ivl_68", 0 0, L_0x12ff0d0;  1 drivers
v0x12f9230_0 .net *"_ivl_70", 0 0, L_0x12ff1e0;  1 drivers
v0x12f9310_0 .net *"_ivl_72", 0 0, L_0x12ff380;  1 drivers
v0x12f93f0_0 .net *"_ivl_74", 0 0, L_0x12ff3f0;  1 drivers
v0x12f94d0_0 .net *"_ivl_76", 0 0, L_0x12ff250;  1 drivers
v0x12f95b0_0 .net *"_ivl_78", 0 0, L_0x12ff310;  1 drivers
v0x12f9690_0 .net *"_ivl_8", 0 0, L_0x12fcea0;  1 drivers
v0x12f9770_0 .net *"_ivl_80", 0 0, L_0x12ff7e0;  1 drivers
v0x12f9850_0 .net *"_ivl_82", 0 0, L_0x12ff8f0;  1 drivers
v0x12f9930_0 .net *"_ivl_84", 0 0, L_0x12ffac0;  1 drivers
v0x12f9a10_0 .net *"_ivl_86", 0 0, L_0x12ffb80;  1 drivers
v0x12f9af0_0 .net *"_ivl_88", 0 0, L_0x12ffd60;  1 drivers
v0x12f9bd0_0 .net *"_ivl_90", 0 0, L_0x12ffe70;  1 drivers
v0x12f9cb0_0 .net *"_ivl_92", 0 0, L_0x13000b0;  1 drivers
v0x12f9d90_0 .net *"_ivl_94", 0 0, L_0x13001c0;  1 drivers
v0x12f9e70_0 .net *"_ivl_96", 0 0, L_0x13005d0;  1 drivers
v0x12f9f50_0 .net *"_ivl_98", 0 0, L_0x1300690;  1 drivers
v0x12fa030_0 .net "a", 0 0, v0x12f65a0_0;  alias, 1 drivers
v0x12fa0d0_0 .net "b", 0 0, v0x12f6640_0;  alias, 1 drivers
v0x12fa1c0_0 .net "c", 0 0, v0x12f66e0_0;  alias, 1 drivers
v0x12fa2b0_0 .net "d", 0 0, v0x12f6820_0;  alias, 1 drivers
v0x12fa3a0_0 .net "out_pos", 0 0, L_0x1301150;  alias, 1 drivers
v0x12fa460_0 .net "out_pos_wire", 0 0, L_0x1300dd0;  1 drivers
v0x12fa520_0 .net "out_sop", 0 0, v0x12fa5e0_0;  alias, 1 drivers
v0x12fa5e0_0 .var "out_sop_reg", 0 0;
E_0x12d7520 .event anyedge, v0x12f53b0_0, v0x12f5470_0, v0x12f5530_0, v0x12f55f0_0;
S_0x12fa760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x12a85b0;
 .timescale -12 -12;
E_0x128c9f0 .event anyedge, v0x12fb550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12fb550_0;
    %nor/r;
    %assign/vec4 v0x12fb550_0, 0;
    %wait E_0x128c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12f5a70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f6910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f69b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x12f5a70;
T_4 ;
    %wait E_0x12a6e00;
    %load/vec4 v0x12f6a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f6910_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12f5a70;
T_5 ;
    %wait E_0x12a6ca0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
    %wait E_0x12a6ca0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
    %wait E_0x12a6ca0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
    %wait E_0x12a6ca0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
    %wait E_0x12a6ca0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
    %wait E_0x12a6ca0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
    %wait E_0x12a6ca0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
    %wait E_0x12a6ca0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
    %wait E_0x12a6ca0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
    %wait E_0x12a6ca0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
    %wait E_0x12a6ca0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
    %wait E_0x12a6ca0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
    %wait E_0x12a6ca0;
    %load/vec4 v0x12f6910_0;
    %store/vec4 v0x12f69b0_0, 0, 1;
    %fork t_1, S_0x12f5da0;
    %jmp t_0;
    .scope S_0x12f5da0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f5fe0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x12f5fe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x12a6ca0;
    %load/vec4 v0x12f5fe0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12f5fe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12f5fe0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x12f5a70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12a6e00;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12f6820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f66e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f6640_0, 0;
    %assign/vec4 v0x12f65a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x12f6910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x12f69b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x12f6d70;
T_6 ;
    %wait E_0x12d7520;
    %load/vec4 v0x12fa030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0x12fa0d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.3, 10;
    %load/vec4 v0x12fa1c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x12fa2b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12fa5e0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12fa030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.9, 4;
    %load/vec4 v0x12fa0d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.8, 10;
    %load/vec4 v0x12fa1c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v0x12fa2b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12fa5e0_0, 0, 1;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x12fa030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.14, 4;
    %load/vec4 v0x12fa0d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.14;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.13, 10;
    %load/vec4 v0x12fa1c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.12, 9;
    %load/vec4 v0x12fa2b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12fa5e0_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fa5e0_0, 0, 1;
T_6.11 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12a85b0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fb0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fb550_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x12a85b0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x12fb0f0_0;
    %inv;
    %store/vec4 v0x12fb0f0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12a85b0;
T_9 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12f6780_0, v0x12fb6c0_0, v0x12faf10_0, v0x12fafb0_0, v0x12fb050_0, v0x12fb190_0, v0x12fb410_0, v0x12fb370_0, v0x12fb2d0_0, v0x12fb230_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x12a85b0;
T_10 ;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_10.1 ;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_10.3 ;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x12a85b0;
T_11 ;
    %wait E_0x12a6e00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12fb4b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fb4b0_0, 4, 32;
    %load/vec4 v0x12fb5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fb4b0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12fb4b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fb4b0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x12fb410_0;
    %load/vec4 v0x12fb410_0;
    %load/vec4 v0x12fb370_0;
    %xor;
    %load/vec4 v0x12fb410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fb4b0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fb4b0_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x12fb2d0_0;
    %load/vec4 v0x12fb2d0_0;
    %load/vec4 v0x12fb230_0;
    %xor;
    %load/vec4 v0x12fb2d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fb4b0_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x12fb4b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12fb4b0_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response12/top_module.sv";
