#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Oct 21 14:07:10 2017
# Process ID: 16364
# Current directory: C:/Users/nks/Desktop/test_725/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16152 C:\Users\nks\Desktop\test_725\project_1\project_1.xpr
# Log file: C:/Users/nks/Desktop/test_725/project_1/vivado.log
# Journal file: C:/Users/nks/Desktop/test_725/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nks/Desktop/test_725/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-2
Top: led
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 793.691 ; gain = 583.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'SUB_CLK' [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/SUB_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'SUB_CLK' (2#1) [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/SUB_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_2m5' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_2m5' (3#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-638] synthesizing module 'me18' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-256] done synthesizing module 'me18' (4#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (5#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'led' (6#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 819.840 ; gain = 609.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 819.840 ; gain = 609.453
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'myclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.dcp' for cell 'myclk2'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. myclk2/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'myclk2/clk_in_100m' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp_2/SUB_CLK.edf:259]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK_board.xdc] for cell 'myclk2/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK_board.xdc] for cell 'myclk2/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.xdc] for cell 'myclk2/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.xdc] for cell 'myclk2/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1106.094 ; gain = 895.707
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1106.094 ; gain = 333.816
place_ports clk_100m L1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_100m]]
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sat Oct 21 14:09:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/synth_1/runme.log
[Sat Oct 21 14:09:05 2017] Launched impl_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sat Oct 21 14:11:30 2017] Launched synth_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/synth_1/runme.log
[Sat Oct 21 14:11:30 2017] Launched impl_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1575.105 ; gain = 414.445
WARNING: [Constraints 18-619] A clock with name 'clk_in' already exists, overwriting the previous clock with the same name. [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.xdc:56]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led_early.xdc]
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1575.133 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1575.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1649.707 ; gain = 489.047
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'myclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.dcp' for cell 'myclk2'
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance myclk2/inst/clkin1_ibufg. Found overlapping instances within the shape: myclk/inst/clkin1_ibufg and myclk2/inst/clkin1_ibufg.
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK_board.xdc] for cell 'myclk2/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK_board.xdc] for cell 'myclk2/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.xdc] for cell 'myclk2/inst'
WARNING: [Constraints 18-619] A clock with name 'clk_in' already exists, overwriting the previous clock with the same name. [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.xdc:56]
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.xdc] for cell 'myclk2/inst'
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port clk_in can not be placed on PACKAGE_PIN P17 because the PACKAGE_PIN is occupied by port clk_in [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc:2]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-2
Top: led
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:45 ; elapsed = 00:13:25 . Memory (MB): peak = 1670.125 ; gain = 1459.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'SUB_CLK' [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/SUB_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'SUB_CLK' (2#1) [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/SUB_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_2m5' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_2m5' (3#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-638] synthesizing module 'me18' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-256] done synthesizing module 'me18' (4#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (5#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'led' (6#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:46 ; elapsed = 00:13:26 . Memory (MB): peak = 1670.125 ; gain = 1459.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:46 ; elapsed = 00:13:26 . Memory (MB): peak = 1670.125 ; gain = 1459.738
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'myclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.dcp' for cell 'myclk2'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance myclk2/inst/clkin1_ibufg. Found overlapping instances within the shape: myclk/inst/clkin1_ibufg and myclk2/inst/clkin1_ibufg.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK_board.xdc] for cell 'myclk2/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK_board.xdc] for cell 'myclk2/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.xdc] for cell 'myclk2/inst'
WARNING: [Constraints 18-619] A clock with name 'clk_in' already exists, overwriting the previous clock with the same name. [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.xdc:56]
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.xdc] for cell 'myclk2/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port clk_in can not be placed on PACKAGE_PIN P17 because the PACKAGE_PIN is occupied by port clk_in [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc:2]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:02:51 ; elapsed = 00:13:29 . Memory (MB): peak = 1705.762 ; gain = 1495.375
25 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1705.762 ; gain = 35.637
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
WARNING: [Constraints 18-619] A clock with name 'clk_in' already exists, overwriting the previous clock with the same name. [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.xdc:56]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led_early.xdc]
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1850.484 ; gain = 0.020
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1850.484 ; gain = 0.020
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
current_design rtl_1
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {240} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {120} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.MMCM_CLKOUT2_DIVIDE {120} CONFIG.MMCM_CLKOUT3_DIVIDE {10} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT1_JITTER {98.767} CONFIG.CLKOUT1_PHASE_ERROR {87.180} CONFIG.CLKOUT2_JITTER {115.831} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG.CLKOUT3_JITTER {188.586} CONFIG.CLKOUT3_PHASE_ERROR {87.180} CONFIG.CLKOUT4_JITTER {112.035} CONFIG.CLKOUT4_PHASE_ERROR {87.180}] [get_ips MAIN_CLK]
generate_target all [get_files  C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MAIN_CLK'...
catch { config_ip_cache -export [get_ips -all MAIN_CLK] }
export_ip_user_files -of_objects [get_files C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -no_script -sync -force -quiet
reset_run MAIN_CLK_synth_1
launch_runs -jobs 4 MAIN_CLK_synth_1
[Sat Oct 21 14:43:01 2017] Launched MAIN_CLK_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/MAIN_CLK_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -directory C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'adc_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj adc_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/ADC7961.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC7961_cnv_clk
INFO: [VRFC 10-311] analyzing module ADC7961_dco_dat
INFO: [VRFC 10-311] analyzing module ADC7961
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_sim
INFO: [VRFC 10-2458] undeclared symbol adc_cnv, assumed default net type wire [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 981c9c4a152248e8b374d3a3a801109c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adc_sim_behav xil_defaultlib.adc_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADC7961_cnv_clk
Compiling module xil_defaultlib.ADC7961_dco_dat
Compiling module xil_defaultlib.adc_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot adc_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav/xsim.dir/adc_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav/xsim.dir/adc_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Oct 21 14:43:16 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 21 14:43:16 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1971.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adc_sim_behav -key {Behavioral:sim_1:Functional:adc_sim} -tclbatch {adc_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source adc_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adc_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2017.750 ; gain = 46.508
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'adc_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj adc_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/ADC7961.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC7961_cnv_clk
INFO: [VRFC 10-311] analyzing module ADC7961_dco_dat
INFO: [VRFC 10-311] analyzing module ADC7961
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_sim
ERROR: [VRFC 10-1412] syntax error near , [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v:41]
INFO: [VRFC 10-2458] undeclared symbol adc_cnv, assumed default net type wire [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v:62]
ERROR: [VRFC 10-51] ad_clk is an unknown type [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v:41]
ERROR: [VRFC 10-1040] module adc_sim ignored due to previous errors [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'adc_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj adc_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/ADC7961.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC7961_cnv_clk
INFO: [VRFC 10-311] analyzing module ADC7961_dco_dat
INFO: [VRFC 10-311] analyzing module ADC7961
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_sim
INFO: [VRFC 10-2458] undeclared symbol adc_cnv, assumed default net type wire [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 981c9c4a152248e8b374d3a3a801109c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adc_sim_behav xil_defaultlib.adc_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADC7961_cnv_clk
Compiling module xil_defaultlib.ADC7961_dco_dat
Compiling module xil_defaultlib.adc_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot adc_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'adc_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj adc_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/ADC7961.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC7961_cnv_clk
INFO: [VRFC 10-311] analyzing module ADC7961_dco_dat
INFO: [VRFC 10-311] analyzing module ADC7961
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_sim
INFO: [VRFC 10-2458] undeclared symbol adc_cnv, assumed default net type wire [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 981c9c4a152248e8b374d3a3a801109c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adc_sim_behav xil_defaultlib.adc_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADC7961_cnv_clk
Compiling module xil_defaultlib.ADC7961_dco_dat
Compiling module xil_defaultlib.adc_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot adc_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2142.246 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'adc_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj adc_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/ADC7961.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC7961_cnv_clk
INFO: [VRFC 10-311] analyzing module ADC7961_dco_dat
INFO: [VRFC 10-311] analyzing module ADC7961
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_sim
INFO: [VRFC 10-2458] undeclared symbol adc_cnv, assumed default net type wire [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 981c9c4a152248e8b374d3a3a801109c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adc_sim_behav xil_defaultlib.adc_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADC7961_cnv_clk
Compiling module xil_defaultlib.ADC7961_dco_dat
Compiling module xil_defaultlib.adc_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot adc_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2149.797 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'adc_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj adc_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/ADC7961.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC7961_cnv_clk
INFO: [VRFC 10-311] analyzing module ADC7961_dco_dat
INFO: [VRFC 10-311] analyzing module ADC7961
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_sim
INFO: [VRFC 10-2458] undeclared symbol adc_cnv, assumed default net type wire [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 981c9c4a152248e8b374d3a3a801109c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adc_sim_behav xil_defaultlib.adc_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADC7961_cnv_clk
Compiling module xil_defaultlib.ADC7961_dco_dat
Compiling module xil_defaultlib.adc_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot adc_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2178.266 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'adc_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj adc_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/ADC7961.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC7961_cnv_clk
INFO: [VRFC 10-311] analyzing module ADC7961_dco_dat
INFO: [VRFC 10-311] analyzing module ADC7961
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 981c9c4a152248e8b374d3a3a801109c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adc_sim_behav xil_defaultlib.adc_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADC7961_cnv_clk
Compiling module xil_defaultlib.ADC7961_dco_dat
Compiling module xil_defaultlib.adc_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot adc_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2178.266 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'adc_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj adc_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/ADC7961.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC7961_cnv_clk
INFO: [VRFC 10-311] analyzing module ADC7961_dco_dat
INFO: [VRFC 10-311] analyzing module ADC7961
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sim_1/new/adc_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nks/Desktop/test_725/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 981c9c4a152248e8b374d3a3a801109c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adc_sim_behav xil_defaultlib.adc_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADC7961_cnv_clk
Compiling module xil_defaultlib.ADC7961_dco_dat
Compiling module xil_defaultlib.adc_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot adc_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2178.266 ; gain = 0.000
run 100 us
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_240m} CONFIG.CLK_OUT4_PORT {clk_120m}] [get_ips MAIN_CLK]
generate_target all [get_files  C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MAIN_CLK'...
catch { config_ip_cache -export [get_ips -all MAIN_CLK] }
export_ip_user_files -of_objects [get_files C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -no_script -sync -force -quiet
reset_run MAIN_CLK_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/nks/Desktop/test_725/project_1/project_1.runs/MAIN_CLK_synth_1

launch_runs -jobs 4 MAIN_CLK_synth_1
[Sat Oct 21 14:49:58 2017] Launched MAIN_CLK_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/MAIN_CLK_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -directory C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v" into library work [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:1]
[Sat Oct 21 14:51:09 2017] Launched synth_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Oct 21 14:51:56 2017] Launched impl_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:34 ; elapsed = 00:44:55 . Memory (MB): peak = 2178.266 ; gain = 1967.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_2m5' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_2m5' (2#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-638] synthesizing module 'me18' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-256] done synthesizing module 'me18' (3#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'led' (5#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:35 ; elapsed = 00:44:56 . Memory (MB): peak = 2193.684 ; gain = 1983.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:35 ; elapsed = 00:44:56 . Memory (MB): peak = 2193.684 ; gain = 1983.297
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'myclk'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2244.063 ; gain = 65.797
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port clk_250m is not allowed [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:59 ; elapsed = 00:46:20 . Memory (MB): peak = 2244.063 ; gain = 2033.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_2m5' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_2m5' (2#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-638] synthesizing module 'me18' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-256] done synthesizing module 'me18' (3#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'led' (5#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:00 ; elapsed = 00:46:21 . Memory (MB): peak = 2244.063 ; gain = 2033.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:00 ; elapsed = 00:46:21 . Memory (MB): peak = 2244.063 ; gain = 2033.676
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'myclk'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2247.633 ; gain = 3.570
place_ports clk_250m L3
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_250m]]
set_property slew FAST [get_ports [list clk_100m]]
set_property slew FAST [get_ports [list clk_250m]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Oct 21 14:54:52 2017] Launched synth_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/synth_1/runme.log
[Sat Oct 21 14:54:52 2017] Launched impl_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633000451A
set_property PROGRAM.FILE {C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/led.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {s25fl256sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/led.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/251633000451A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/251633000451A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633000451A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/led.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/251633000451A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/251633000451A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633000451A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
close_hw
place_ports led M16
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Oct 21 15:02:22 2017] Launched impl_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633000451A
set_property PROGRAM.FILE {C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/led.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {s25fl256sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/led.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
close_design
refresh_design
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led_early.xdc]
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2303.102 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2303.102 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2303.102 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-2
Top: led
WARNING: [Synth 8-2611] redeclaration of ansi port clk_250m is not allowed [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:27 ; elapsed = 03:12:39 . Memory (MB): peak = 2303.102 ; gain = 2092.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_2m5' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_2m5' (2#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-638] synthesizing module 'me18' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-256] done synthesizing module 'me18' (3#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'led' (5#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:28 ; elapsed = 03:12:40 . Memory (MB): peak = 2303.102 ; gain = 2092.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:11:28 ; elapsed = 03:12:40 . Memory (MB): peak = 2303.102 ; gain = 2092.715
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'myclk'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:11:34 ; elapsed = 03:12:44 . Memory (MB): peak = 2348.930 ; gain = 2138.543
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2348.930 ; gain = 45.828
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port clk_250m is not allowed [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:50 ; elapsed = 03:14:15 . Memory (MB): peak = 2348.930 ; gain = 2138.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_2m5' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_2m5' (2#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
ERROR: [Synth 8-685] variable 'clk_out_2m5' should not be used in output port connection [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:94]
ERROR: [Synth 8-285] failed synthesizing module 'led' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:51 ; elapsed = 03:14:16 . Memory (MB): peak = 2353.859 ; gain = 2143.473
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2353.859 ; gain = 4.930
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port clk_250m is not allowed [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:12:00 ; elapsed = 03:15:20 . Memory (MB): peak = 2353.859 ; gain = 2143.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_2m5' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_2m5' (2#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
WARNING: [Synth 8-3848] Net POF_out in module/entity led does not have driver. [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:65]
INFO: [Synth 8-256] done synthesizing module 'led' (4#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:12:00 ; elapsed = 03:15:21 . Memory (MB): peak = 2358.605 ; gain = 2148.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:12:01 ; elapsed = 03:15:21 . Memory (MB): peak = 2358.605 ; gain = 2148.219
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'myclk'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.258 ; gain = 39.398
reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Oct 21 17:22:58 2017] Launched synth_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/synth_1/runme.log
[Sat Oct 21 17:22:58 2017] Launched impl_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/runme.log
current_design impl_1
create_run synth_2 -flow {Vivado Synthesis 2016} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35tcsg324-2
current_run [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.ARGS.RESOURCE_SHARING off [get_runs synth_2]
launch_runs synth_2 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v" into library work [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v:1]
[Sat Oct 21 17:45:08 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Sat Oct 21 17:46:02 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_2/runme.log
close_design
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port clk_250m is not allowed [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:13:13 ; elapsed = 03:40:54 . Memory (MB): peak = 2393.258 ; gain = 2182.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_2m5' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_2m5' (2#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-638] synthesizing module 'me18' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-256] done synthesizing module 'me18' (3#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'led' (5#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:13:14 ; elapsed = 03:40:55 . Memory (MB): peak = 2393.258 ; gain = 2182.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:13:14 ; elapsed = 03:40:55 . Memory (MB): peak = 2393.258 ; gain = 2182.871
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'myclk'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2393.258 ; gain = 0.000
reset_run synth_2
launch_runs impl_2 -jobs 4
[Sat Oct 21 17:48:33 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/synth_2/runme.log
[Sat Oct 21 17:48:33 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led_early.xdc]
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2393.258 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2393.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
current_design rtl_1
current_design impl_2
current_design rtl_1
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2575.320 ; gain = 47.090
current_design impl_2
reset_run synth_2
launch_runs impl_2 -jobs 4
[Sat Oct 21 20:40:04 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/synth_2/runme.log
[Sat Oct 21 20:40:04 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_2/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led_early.xdc]
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/dcp/led.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2575.320 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2575.320 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2575.320 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_clock_networks -name {network_1}
close_design
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
close_design
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'myclk'
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'myclk/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'myclk/inst'
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT4_USED {false} CONFIG.CLK_OUT1_PORT {clk_10m} CONFIG.CLK_OUT2_PORT {clk_250m} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {250} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {250} CONFIG.CLKOUT3_DRIVES {BUFH} CONFIG.CLKOUT3_USED {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {100.000} CONFIG.MMCM_CLKOUT1_DIVIDE {4} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.MMCM_CLKOUT3_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {209.588} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {110.209} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {110.209} CONFIG.CLKOUT3_PHASE_ERROR {98.575} CONFIG.CLKOUT4_JITTER {245.813} CONFIG.CLKOUT4_PHASE_ERROR {301.601}] [get_ips MAIN_CLK]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT3_REQUESTED_OUT_FREQ' from '10' to '250' has been ignored for IP 'MAIN_CLK'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT3_DRIVES' from 'BUFG' to 'BUFH' has been ignored for IP 'MAIN_CLK'
generate_target all [get_files  C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MAIN_CLK'...
catch { config_ip_cache -export [get_ips -all MAIN_CLK] }
export_ip_user_files -of_objects [get_files C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -no_script -sync -force -quiet
reset_run MAIN_CLK_synth_1
launch_runs -jobs 4 MAIN_CLK_synth_1
[Sat Oct 21 22:19:03 2017] Launched MAIN_CLK_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/MAIN_CLK_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -directory C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'MAIN_CLK' instantiated as 'myclk' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:70]
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2575.320 ; gain = 0.000
set_property top mytop [current_fileset]
reset_run synth_2
launch_runs impl_2 -jobs 4
[Sat Oct 21 22:25:08 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/synth_2/runme.log
[Sat Oct 21 22:25:08 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/mytop.v" into library work [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/mytop.v:1]
[Sat Oct 21 22:26:23 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/synth_2/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-2
Top: mytop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:23:13 ; elapsed = 08:21:01 . Memory (MB): peak = 2575.320 ; gain = 2364.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mytop' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/mytop.v:23]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:22]
INFO: [Synth 8-256] done synthesizing module 'led' (2#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:22]
WARNING: [Synth 8-3848] Net reset in module/entity mytop does not have driver. [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/mytop.v:35]
INFO: [Synth 8-256] done synthesizing module 'mytop' (3#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/mytop.v:23]
WARNING: [Synth 8-3331] design mytop has unconnected port teset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:23:14 ; elapsed = 08:21:02 . Memory (MB): peak = 2575.320 ; gain = 2364.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:23:14 ; elapsed = 08:21:02 . Memory (MB): peak = 2575.320 ; gain = 2364.934
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'clock_1'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mytop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mytop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:23:21 ; elapsed = 08:21:08 . Memory (MB): peak = 2575.320 ; gain = 2364.934
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2575.320 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:23:32 ; elapsed = 08:21:42 . Memory (MB): peak = 2575.320 ; gain = 2364.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mytop' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/mytop.v:23]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/test_725/project_1/.Xil/Vivado-16364-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:22]
INFO: [Synth 8-256] done synthesizing module 'led' (2#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/led.v:22]
INFO: [Synth 8-256] done synthesizing module 'mytop' (3#1) [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/new/mytop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:23:33 ; elapsed = 08:21:43 . Memory (MB): peak = 2575.320 ; gain = 2364.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:23:33 ; elapsed = 08:21:43 . Memory (MB): peak = 2575.320 ; gain = 2364.934
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'clock_1'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mytop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mytop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2575.320 ; gain = 0.000
place_ports clk P17
place_ports led M16
place_ports reset K1
set_property IOSTANDARD LVCMOS33 [get_ports [list led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property PULLTYPE PULLDOWN [get_ports [list reset]]
save_constraints
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sat Oct 21 22:29:53 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/synth_2/runme.log
[Sat Oct 21 22:29:53 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:localhost:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
ERROR: [Labtools 27-2220] Launch Error:
Unable to launch local hw_server executable.

ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
ERROR: [Labtools 27-2220] Launch Error:
Unable to launch local hw_server executable.

ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:localhost:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
ERROR: [Labtools 27-2220] Launch Error:
Unable to launch local hw_server executable.

ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 22:33:49 2017...
