{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78698,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.7976,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0130207,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0122098,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00251335,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0122098,
	"finish__design__instance__count__class:fill_cell": 45851,
	"finish__design__instance__area__class:fill_cell": 289182,
	"finish__design__instance__count__class:tap_cell": 7506,
	"finish__design__instance__area__class:tap_cell": 9391.51,
	"finish__design__instance__count__class:antenna_cell": 258,
	"finish__design__instance__area__class:antenna_cell": 645.619,
	"finish__design__instance__count__class:clock_buffer": 430,
	"finish__design__instance__area__class:clock_buffer": 9122.5,
	"finish__design__instance__count__class:timing_repair_buffer": 1096,
	"finish__design__instance__area__class:timing_repair_buffer": 8664.56,
	"finish__design__instance__count__class:inverter": 582,
	"finish__design__instance__area__class:inverter": 2457.36,
	"finish__design__instance__count__class:clock_inverter": 180,
	"finish__design__instance__area__class:clock_inverter": 1984.4,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78939.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13052,
	"finish__design__instance__area__class:multi_input_combinational_cell": 165955,
	"finish__design__instance__count": 71742,
	"finish__design__instance__area": 566343,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.0283142,
	"finish__timing__hold__ws": 0.336816,
	"finish__clock__skew__setup": 0.137315,
	"finish__clock__skew__hold": 0.137315,
	"finish__timing__drv__max_slew_limit": -1.22135,
	"finish__timing__drv__max_slew": 393,
	"finish__timing__drv__max_cap_limit": -0.951199,
	"finish__timing__drv__max_cap": 8,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.169897,
	"finish__power__switching__total": 0.202575,
	"finish__power__leakage__total": 9.92587e-08,
	"finish__power__total": 0.372472,
	"finish__design__io": 771,
	"finish__design__die__area": 573155,
	"finish__design__core__area": 566343,
	"finish__design__instance__count": 25891,
	"finish__design__instance__area": 277161,
	"finish__design__instance__count__stdcell": 25891,
	"finish__design__instance__area__stdcell": 277161,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.489387,
	"finish__design__instance__utilization__stdcell": 0.489387,
	"finish__design__rows": 276,
	"finish__design__rows:unithd": 276,
	"finish__design__sites": 452640,
	"finish__design__sites:unithd": 452640,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}