0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10/LAB10.srcs/TB_Register_Bank/Reg_Bank_Sim.vhd,1658787810,vhdl,,,,reg_bank_sim,,,,,,,,
C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10/LAB10.srcs/TB_Register_Bank/imports/new/Decoder_2_to_4.vhd,1658769784,vhdl,,,,decoder_2_to_4,,,,,,,,
C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10/LAB10.srcs/TB_Register_Bank/imports/new/Decoder_3_to_8.vhd,1658769784,vhdl,,,,decoder_3_to_8,,,,,,,,
C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10/LAB10.srcs/TB_Register_Bank/imports/new/Reg.vhd,1658769784,vhdl,,,,reg,,,,,,,,
C:/Users/mailt/Documents/A UoM/3. Computer Organization and Digital Design/Lab Sessions/LAB10/LAB10.srcs/TB_Register_Bank/imports/new/Reg_Bank.vhd,1658769784,vhdl,,,,reg_bank,,,,,,,,
