[13:43:32.509] <TB3>     INFO: *** Welcome to pxar ***
[13:43:32.509] <TB3>     INFO: *** Today: 2016/09/14
[13:43:32.516] <TB3>     INFO: *** Version: 47bc-dirty
[13:43:32.516] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C15.dat
[13:43:32.516] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:43:32.516] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//defaultMaskFile.dat
[13:43:32.516] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters_C15.dat
[13:43:32.593] <TB3>     INFO:         clk: 4
[13:43:32.593] <TB3>     INFO:         ctr: 4
[13:43:32.593] <TB3>     INFO:         sda: 19
[13:43:32.593] <TB3>     INFO:         tin: 9
[13:43:32.593] <TB3>     INFO:         level: 15
[13:43:32.593] <TB3>     INFO:         triggerdelay: 0
[13:43:32.593] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:43:32.593] <TB3>     INFO: Log level: DEBUG
[13:43:32.603] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:43:32.613] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:43:32.617] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:43:32.619] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:43:34.175] <TB3>     INFO: DUT info: 
[13:43:34.175] <TB3>     INFO: The DUT currently contains the following objects:
[13:43:34.175] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:43:34.175] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:43:34.175] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:43:34.175] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:43:34.175] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.175] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:43:34.176] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:43:34.177] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:34.178] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:34.180] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31969280
[13:43:34.181] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2657310
[13:43:34.181] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x25c9770
[13:43:34.181] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7ce5d94010
[13:43:34.181] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f7cebfff510
[13:43:34.181] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32034816 fPxarMemory = 0x7f7ce5d94010
[13:43:34.182] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 357.7mA
[13:43:34.183] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[13:43:34.183] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[13:43:34.183] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:43:34.583] <TB3>     INFO: enter 'restricted' command line mode
[13:43:34.583] <TB3>     INFO: enter test to run
[13:43:34.583] <TB3>     INFO:   test: FPIXTest no parameter change
[13:43:34.583] <TB3>     INFO:   running: fpixtest
[13:43:34.583] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:43:34.586] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:43:34.586] <TB3>     INFO: ######################################################################
[13:43:34.586] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:43:34.586] <TB3>     INFO: ######################################################################
[13:43:34.590] <TB3>     INFO: ######################################################################
[13:43:34.590] <TB3>     INFO: PixTestPretest::doTest()
[13:43:34.590] <TB3>     INFO: ######################################################################
[13:43:34.592] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:34.592] <TB3>     INFO:    PixTestPretest::programROC() 
[13:43:34.592] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:52.608] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:43:52.608] <TB3>     INFO: IA differences per ROC:  17.7 19.3 16.1 18.5 16.9 17.7 16.9 19.3 18.5 18.5 19.3 17.7 20.1 19.3 17.7 21.7
[13:43:52.675] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:52.676] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:43:52.676] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:53.929] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:43:54.430] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:43:54.932] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:43:55.433] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:43:55.935] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:43:56.437] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:43:56.938] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:43:57.440] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:43:57.941] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:43:58.443] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:43:58.945] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:43:59.446] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:43:59.948] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:44:00.449] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:44:00.951] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:44:01.453] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:44:01.706] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 2.4 1.6 2.4 1.6 2.4 1.6 1.6 1.6 1.6 1.6 2.4 2.4 2.4 
[13:44:01.706] <TB3>     INFO: Test took 9033 ms.
[13:44:01.706] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:44:01.740] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:01.740] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:44:01.740] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:01.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 65.5312 mA
[13:44:01.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.0687 mA
[13:44:02.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  90 Ia 24.4688 mA
[13:44:02.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  88 Ia 23.6688 mA
[13:44:02.245] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  90 Ia 24.4688 mA
[13:44:02.346] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  88 Ia 24.4688 mA
[13:44:02.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  86 Ia 23.6688 mA
[13:44:02.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  88 Ia 23.6688 mA
[13:44:02.648] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  90 Ia 24.4688 mA
[13:44:02.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  88 Ia 23.6688 mA
[13:44:02.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  90 Ia 24.4688 mA
[13:44:02.950] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  88 Ia 23.6688 mA
[13:44:03.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  90 Ia 24.4688 mA
[13:44:03.152] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.8688 mA
[13:44:03.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  85 Ia 25.2688 mA
[13:44:03.354] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  78 Ia 22.8688 mA
[13:44:03.455] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  85 Ia 25.2688 mA
[13:44:03.556] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  78 Ia 22.8688 mA
[13:44:03.657] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 25.2688 mA
[13:44:03.757] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  78 Ia 22.8688 mA
[13:44:03.858] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  85 Ia 25.2688 mA
[13:44:03.959] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  78 Ia 22.8688 mA
[13:44:04.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  85 Ia 25.2688 mA
[13:44:04.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  78 Ia 22.8688 mA
[13:44:04.262] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  85 Ia 25.2688 mA
[13:44:04.363] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 19.6688 mA
[13:44:04.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana 104 Ia 25.2688 mA
[13:44:04.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  97 Ia 24.4688 mA
[13:44:04.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  95 Ia 23.6688 mA
[13:44:04.766] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  97 Ia 23.6688 mA
[13:44:04.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  99 Ia 24.4688 mA
[13:44:04.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  97 Ia 23.6688 mA
[13:44:05.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  99 Ia 24.4688 mA
[13:44:05.170] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  97 Ia 24.4688 mA
[13:44:05.270] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  95 Ia 23.6688 mA
[13:44:05.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  97 Ia 24.4688 mA
[13:44:05.471] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  95 Ia 23.6688 mA
[13:44:05.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.0687 mA
[13:44:05.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  90 Ia 24.4688 mA
[13:44:05.774] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  88 Ia 23.6688 mA
[13:44:05.875] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  90 Ia 24.4688 mA
[13:44:05.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  88 Ia 23.6688 mA
[13:44:06.077] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  90 Ia 24.4688 mA
[13:44:06.178] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  88 Ia 23.6688 mA
[13:44:06.279] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  90 Ia 23.6688 mA
[13:44:06.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  92 Ia 24.4688 mA
[13:44:06.480] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  90 Ia 24.4688 mA
[13:44:06.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  88 Ia 23.6688 mA
[13:44:06.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  90 Ia 24.4688 mA
[13:44:06.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 21.2687 mA
[13:44:06.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  94 Ia 24.4688 mA
[13:44:06.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  92 Ia 23.6688 mA
[13:44:07.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  94 Ia 24.4688 mA
[13:44:07.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  92 Ia 23.6688 mA
[13:44:07.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  94 Ia 24.4688 mA
[13:44:07.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  92 Ia 24.4688 mA
[13:44:07.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  90 Ia 22.8688 mA
[13:44:07.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  97 Ia 25.2688 mA
[13:44:07.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  90 Ia 23.6688 mA
[13:44:07.790] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  92 Ia 23.6688 mA
[13:44:07.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  94 Ia 23.6688 mA
[13:44:07.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 21.2687 mA
[13:44:08.092] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  94 Ia 25.2688 mA
[13:44:08.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  87 Ia 23.6688 mA
[13:44:08.294] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  89 Ia 23.6688 mA
[13:44:08.394] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  91 Ia 23.6688 mA
[13:44:08.495] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  93 Ia 24.4688 mA
[13:44:08.595] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  91 Ia 23.6688 mA
[13:44:08.696] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  93 Ia 24.4688 mA
[13:44:08.797] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  91 Ia 24.4688 mA
[13:44:08.897] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  89 Ia 23.6688 mA
[13:44:08.998] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  91 Ia 23.6688 mA
[13:44:09.099] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  93 Ia 24.4688 mA
[13:44:09.200] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 20.4688 mA
[13:44:09.301] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  99 Ia 25.2688 mA
[13:44:09.402] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  92 Ia 23.6688 mA
[13:44:09.503] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  94 Ia 23.6688 mA
[13:44:09.604] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  96 Ia 24.4688 mA
[13:44:09.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  94 Ia 24.4688 mA
[13:44:09.805] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  92 Ia 23.6688 mA
[13:44:09.906] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  94 Ia 23.6688 mA
[13:44:10.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  96 Ia 23.6688 mA
[13:44:10.108] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  98 Ia 24.4688 mA
[13:44:10.209] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  96 Ia 24.4688 mA
[13:44:10.310] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  94 Ia 23.6688 mA
[13:44:10.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.8688 mA
[13:44:10.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  85 Ia 25.2688 mA
[13:44:10.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  78 Ia 22.8688 mA
[13:44:10.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  85 Ia 24.4688 mA
[13:44:10.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  83 Ia 24.4688 mA
[13:44:10.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  81 Ia 23.6688 mA
[13:44:11.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  83 Ia 24.4688 mA
[13:44:11.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  81 Ia 23.6688 mA
[13:44:11.219] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  83 Ia 24.4688 mA
[13:44:11.320] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  81 Ia 23.6688 mA
[13:44:11.421] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  83 Ia 24.4688 mA
[13:44:11.521] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  81 Ia 23.6688 mA
[13:44:11.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.0687 mA
[13:44:11.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  90 Ia 24.4688 mA
[13:44:11.824] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  88 Ia 23.6688 mA
[13:44:11.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  90 Ia 24.4688 mA
[13:44:12.026] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  88 Ia 23.6688 mA
[13:44:12.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  90 Ia 23.6688 mA
[13:44:12.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  92 Ia 24.4688 mA
[13:44:12.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  90 Ia 23.6688 mA
[13:44:12.429] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  92 Ia 24.4688 mA
[13:44:12.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  90 Ia 23.6688 mA
[13:44:12.630] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  92 Ia 24.4688 mA
[13:44:12.731] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  90 Ia 24.4688 mA
[13:44:12.833] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.0687 mA
[13:44:12.934] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  90 Ia 24.4688 mA
[13:44:13.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  88 Ia 23.6688 mA
[13:44:13.135] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  90 Ia 24.4688 mA
[13:44:13.235] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  88 Ia 23.6688 mA
[13:44:13.336] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  90 Ia 24.4688 mA
[13:44:13.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  88 Ia 23.6688 mA
[13:44:13.538] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  90 Ia 24.4688 mA
[13:44:13.639] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  88 Ia 24.4688 mA
[13:44:13.740] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  86 Ia 23.6688 mA
[13:44:13.840] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  88 Ia 23.6688 mA
[13:44:13.941] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  90 Ia 24.4688 mA
[13:44:14.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.8688 mA
[13:44:14.143] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  85 Ia 25.2688 mA
[13:44:14.244] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  78 Ia 22.8688 mA
[13:44:14.345] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  85 Ia 25.2688 mA
[13:44:14.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  78 Ia 22.8688 mA
[13:44:14.547] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 24.4688 mA
[13:44:14.648] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  83 Ia 24.4688 mA
[13:44:14.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  81 Ia 24.4688 mA
[13:44:14.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  79 Ia 23.6688 mA
[13:44:14.950] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  81 Ia 23.6688 mA
[13:44:15.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  83 Ia 24.4688 mA
[13:44:15.151] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  81 Ia 23.6688 mA
[13:44:15.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.0687 mA
[13:44:15.353] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  90 Ia 24.4688 mA
[13:44:15.454] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  88 Ia 23.6688 mA
[13:44:15.555] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  90 Ia 24.4688 mA
[13:44:15.655] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  88 Ia 23.6688 mA
[13:44:15.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  90 Ia 24.4688 mA
[13:44:15.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  88 Ia 23.6688 mA
[13:44:15.958] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  90 Ia 24.4688 mA
[13:44:16.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  88 Ia 23.6688 mA
[13:44:16.159] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  90 Ia 24.4688 mA
[13:44:16.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  88 Ia 23.6688 mA
[13:44:16.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  90 Ia 24.4688 mA
[13:44:16.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.4688 mA
[13:44:16.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  76 Ia 23.6688 mA
[13:44:16.663] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  78 Ia 24.4688 mA
[13:44:16.764] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  76 Ia 23.6688 mA
[13:44:16.864] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  78 Ia 23.6688 mA
[13:44:16.965] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  80 Ia 24.4688 mA
[13:44:17.066] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  78 Ia 23.6688 mA
[13:44:17.167] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  80 Ia 24.4688 mA
[13:44:17.267] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  78 Ia 23.6688 mA
[13:44:17.369] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  80 Ia 24.4688 mA
[13:44:17.470] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  78 Ia 24.4688 mA
[13:44:17.571] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  76 Ia 23.6688 mA
[13:44:17.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.8688 mA
[13:44:17.774] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  85 Ia 24.4688 mA
[13:44:17.874] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  83 Ia 24.4688 mA
[13:44:17.975] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  81 Ia 23.6688 mA
[13:44:18.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  83 Ia 24.4688 mA
[13:44:18.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  81 Ia 23.6688 mA
[13:44:18.277] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  83 Ia 24.4688 mA
[13:44:18.378] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  81 Ia 23.6688 mA
[13:44:18.478] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  83 Ia 24.4688 mA
[13:44:18.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  81 Ia 23.6688 mA
[13:44:18.680] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  83 Ia 24.4688 mA
[13:44:18.781] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  81 Ia 23.6688 mA
[13:44:18.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 21.2687 mA
[13:44:18.982] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  94 Ia 24.4688 mA
[13:44:19.083] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  92 Ia 23.6688 mA
[13:44:19.184] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  94 Ia 23.6688 mA
[13:44:19.284] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  96 Ia 24.4688 mA
[13:44:19.385] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  94 Ia 23.6688 mA
[13:44:19.485] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  96 Ia 24.4688 mA
[13:44:19.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  94 Ia 24.4688 mA
[13:44:19.687] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  92 Ia 23.6688 mA
[13:44:19.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  94 Ia 24.4688 mA
[13:44:19.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  92 Ia 23.6688 mA
[13:44:19.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  94 Ia 24.4688 mA
[13:44:20.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 25.2688 mA
[13:44:20.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  71 Ia 23.6688 mA
[13:44:20.292] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  73 Ia 23.6688 mA
[13:44:20.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  75 Ia 23.6688 mA
[13:44:20.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  77 Ia 24.4688 mA
[13:44:20.594] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  75 Ia 24.4688 mA
[13:44:20.695] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  73 Ia 23.6688 mA
[13:44:20.797] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  75 Ia 24.4688 mA
[13:44:20.898] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  73 Ia 23.6688 mA
[13:44:20.998] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  75 Ia 23.6688 mA
[13:44:21.099] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  77 Ia 24.4688 mA
[13:44:21.200] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  75 Ia 24.4688 mA
[13:44:21.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  90
[13:44:21.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  85
[13:44:21.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  95
[13:44:21.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  90
[13:44:21.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  94
[13:44:21.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  93
[13:44:21.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  94
[13:44:21.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  81
[13:44:21.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  90
[13:44:21.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  90
[13:44:21.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[13:44:21.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  90
[13:44:21.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  76
[13:44:21.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  81
[13:44:21.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  94
[13:44:21.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  75
[13:44:23.053] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 393.9 mA = 24.6187 mA/ROC
[13:44:23.053] <TB3>     INFO: i(loss) [mA/ROC]:     20.9  20.9  19.3  20.1  20.1  20.1  20.1  19.3  20.1  20.1  20.1  20.1  19.3  19.3  20.1  20.1
[13:44:23.084] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:23.084] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:44:23.084] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:23.220] <TB3>     INFO: Expecting 231680 events.
[13:44:31.485] <TB3>     INFO: 231680 events read in total (7548ms).
[13:44:31.635] <TB3>     INFO: Test took 8548ms.
[13:44:31.837] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 106 and Delta(CalDel) = 64
[13:44:31.840] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 108 and Delta(CalDel) = 61
[13:44:31.843] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:44:31.847] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 100 and Delta(CalDel) = 63
[13:44:31.850] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:44:31.854] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:44:31.857] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 87 and Delta(CalDel) = 64
[13:44:31.860] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 85 and Delta(CalDel) = 63
[13:44:31.864] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 131 and Delta(CalDel) = 63
[13:44:31.868] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 101 and Delta(CalDel) = 61
[13:44:31.871] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 93 and Delta(CalDel) = 63
[13:44:31.875] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 74 and Delta(CalDel) = 69
[13:44:31.878] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 69 and Delta(CalDel) = 68
[13:44:31.882] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 90 and Delta(CalDel) = 65
[13:44:31.885] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 108 and Delta(CalDel) = 61
[13:44:31.889] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 113 and Delta(CalDel) = 65
[13:44:31.929] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:44:31.964] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:31.964] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:44:31.964] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:32.100] <TB3>     INFO: Expecting 231680 events.
[13:44:40.385] <TB3>     INFO: 231680 events read in total (7570ms).
[13:44:40.391] <TB3>     INFO: Test took 8423ms.
[13:44:40.416] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 32
[13:44:40.727] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 30.5
[13:44:40.731] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31.5
[13:44:40.734] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31.5
[13:44:40.738] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[13:44:40.741] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[13:44:40.745] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:44:40.748] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 32
[13:44:40.752] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31.5
[13:44:40.755] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[13:44:40.759] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 31.5
[13:44:40.763] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 179 +/- 34
[13:44:40.766] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 180 +/- 34.5
[13:44:40.770] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 165 +/- 32.5
[13:44:40.773] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31
[13:44:40.777] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 171 +/- 32.5
[13:44:40.811] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:44:40.811] <TB3>     INFO: CalDel:      155   122   139   133   130   141   143   148   149   139   155   179   180   165   130   171
[13:44:40.811] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:44:40.816] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C0.dat
[13:44:40.816] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C1.dat
[13:44:40.816] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C2.dat
[13:44:40.816] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C3.dat
[13:44:40.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C4.dat
[13:44:40.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C5.dat
[13:44:40.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C6.dat
[13:44:40.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C7.dat
[13:44:40.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C8.dat
[13:44:40.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C9.dat
[13:44:40.818] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C10.dat
[13:44:40.818] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C11.dat
[13:44:40.818] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C12.dat
[13:44:40.818] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C13.dat
[13:44:40.818] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C14.dat
[13:44:40.818] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C15.dat
[13:44:40.819] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:44:40.819] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:44:40.819] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:44:40.819] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:44:40.905] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:44:40.905] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:44:40.905] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:44:40.905] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:44:40.907] <TB3>     INFO: ######################################################################
[13:44:40.907] <TB3>     INFO: PixTestTiming::doTest()
[13:44:40.907] <TB3>     INFO: ######################################################################
[13:44:40.908] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:40.908] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:44:40.908] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:40.908] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:44:47.689] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:44:49.961] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:44:52.235] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:44:54.508] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:44:56.781] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:44:59.054] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:45:01.327] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:45:03.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:45:08.315] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:45:10.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:45:12.862] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:45:15.135] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:45:17.409] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:45:19.681] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:45:21.954] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:45:24.227] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:45:26.124] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:45:27.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:45:29.164] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:45:30.683] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:45:32.202] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:45:33.722] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:45:35.242] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:45:36.762] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:45:42.608] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:45:44.129] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:45:45.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:45:47.170] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:45:50.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:45:52.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:45:53.981] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:45:55.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:46:02.378] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:46:03.898] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:46:05.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:46:06.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:46:12.125] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:46:13.645] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:46:15.165] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:46:16.686] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:46:23.740] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:46:26.015] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:46:28.289] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:46:30.562] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:46:38.007] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:46:40.280] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:46:42.553] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:46:44.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:46:48.710] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:46:50.982] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:46:53.256] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:46:55.529] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:47:01.844] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:47:04.117] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:47:06.390] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:47:08.663] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:47:12.630] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:47:14.903] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:47:17.176] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:47:19.449] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:47:23.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:47:25.779] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:47:28.052] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:47:30.327] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:47:34.291] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:47:36.563] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:47:38.837] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:47:41.110] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:47:43.383] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:47:45.656] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:47:47.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:47:50.202] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:47:53.790] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:47:55.309] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:47:56.829] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:47:58.348] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:47:59.868] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:48:01.388] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:48:02.907] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:48:04.427] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:48:07.638] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:48:09.159] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:48:10.679] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:48:12.200] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:48:13.720] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:48:15.240] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:48:16.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:48:18.281] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:48:20.930] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:48:33.256] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:48:34.778] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:48:36.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:48:48.731] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:49:01.121] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:49:13.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:49:14.957] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:49:31.276] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:49:32.797] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:49:34.318] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:49:35.838] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:49:37.547] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:49:39.067] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:49:40.587] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:49:42.107] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:49:48.327] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:49:50.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:49:52.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:49:55.146] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:49:57.607] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:49:59.880] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:50:02.153] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:50:04.426] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:50:07.262] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:50:09.535] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:50:11.810] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:50:14.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:50:16.917] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:50:19.190] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:50:21.464] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:50:23.737] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:50:26.197] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:50:28.470] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:50:30.743] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:50:33.017] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:50:34.725] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:50:36.998] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:50:39.271] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:50:41.930] <TB3>     INFO: TBM Phase Settings: 200
[13:50:41.930] <TB3>     INFO: 400MHz Phase: 2
[13:50:41.930] <TB3>     INFO: 160MHz Phase: 6
[13:50:41.930] <TB3>     INFO: Functional Phase Area: 3
[13:50:41.933] <TB3>     INFO: Test took 361026 ms.
[13:50:41.933] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:50:41.933] <TB3>     INFO:    ----------------------------------------------------------------------
[13:50:41.933] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:50:41.933] <TB3>     INFO:    ----------------------------------------------------------------------
[13:50:41.934] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:50:43.076] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:50:44.596] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:50:46.117] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:50:47.637] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:50:49.158] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:50:50.678] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:50:52.199] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:50:53.719] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:50:55.239] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:50:56.759] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:50:58.279] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:50:59.799] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:51:01.320] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:51:02.840] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:51:04.361] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:51:05.881] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:51:07.401] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:51:08.921] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:51:11.196] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:51:13.469] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:51:15.742] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:51:18.015] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:51:20.288] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:51:21.808] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:51:23.329] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:51:24.848] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:51:27.121] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:51:29.395] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:51:31.668] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:51:33.941] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:51:36.215] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:51:37.735] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:51:39.255] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:51:40.776] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:51:43.049] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:51:45.322] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:51:47.595] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:51:49.868] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:51:52.141] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:51:53.661] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:51:55.181] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:51:56.701] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:51:58.974] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:52:01.247] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:52:03.520] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:52:05.793] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:52:08.066] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:52:09.586] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:52:11.106] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:52:12.626] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:52:14.145] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:52:15.665] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:52:17.185] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:52:18.704] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:52:20.224] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:52:21.745] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:52:23.265] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:52:24.786] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:52:26.305] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:52:27.825] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:52:29.345] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:52:30.865] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:52:32.386] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:52:34.288] <TB3>     INFO: ROC Delay Settings: 220
[13:52:34.288] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:52:34.288] <TB3>     INFO: ROC Port 0 Delay: 4
[13:52:34.289] <TB3>     INFO: ROC Port 1 Delay: 3
[13:52:34.289] <TB3>     INFO: Functional ROC Area: 4
[13:52:34.292] <TB3>     INFO: Test took 112359 ms.
[13:52:34.292] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:52:34.292] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:34.292] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:52:34.292] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:35.431] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4028 4028 4028 4028 4028 4029 4028 4028 e062 c000 a101 8000 4029 4029 4029 4029 4029 4029 4029 4029 e062 c000 
[13:52:35.431] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a102 8040 4029 4029 4029 4029 4029 4029 4029 4029 e022 c000 
[13:52:35.431] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a103 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 
[13:52:35.431] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:52:49.455] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:49.455] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:53:03.440] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:03.440] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:53:17.443] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:17.443] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:53:31.442] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:31.442] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:53:45.411] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:45.411] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:53:59.423] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:59.423] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:54:13.442] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:13.442] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:54:27.521] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:27.521] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:54:41.556] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:41.556] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:54:55.485] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:55.868] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:55.880] <TB3>     INFO: Decoding statistics:
[13:54:55.880] <TB3>     INFO:   General information:
[13:54:55.880] <TB3>     INFO: 	 16bit words read:         240000000
[13:54:55.880] <TB3>     INFO: 	 valid events total:       20000000
[13:54:55.880] <TB3>     INFO: 	 empty events:             20000000
[13:54:55.880] <TB3>     INFO: 	 valid events with pixels: 0
[13:54:55.880] <TB3>     INFO: 	 valid pixel hits:         0
[13:54:55.880] <TB3>     INFO:   Event errors: 	           0
[13:54:55.880] <TB3>     INFO: 	 start marker:             0
[13:54:55.881] <TB3>     INFO: 	 stop marker:              0
[13:54:55.881] <TB3>     INFO: 	 overflow:                 0
[13:54:55.881] <TB3>     INFO: 	 invalid 5bit words:       0
[13:54:55.881] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:54:55.881] <TB3>     INFO:   TBM errors: 		           0
[13:54:55.881] <TB3>     INFO: 	 flawed TBM headers:       0
[13:54:55.881] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:54:55.881] <TB3>     INFO: 	 event ID mismatches:      0
[13:54:55.881] <TB3>     INFO:   ROC errors: 		           0
[13:54:55.881] <TB3>     INFO: 	 missing ROC header(s):    0
[13:54:55.881] <TB3>     INFO: 	 misplaced readback start: 0
[13:54:55.881] <TB3>     INFO:   Pixel decoding errors:	   0
[13:54:55.881] <TB3>     INFO: 	 pixel data incomplete:    0
[13:54:55.881] <TB3>     INFO: 	 pixel address:            0
[13:54:55.881] <TB3>     INFO: 	 pulse height fill bit:    0
[13:54:55.881] <TB3>     INFO: 	 buffer corruption:        0
[13:54:55.881] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:55.881] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:54:55.881] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:55.881] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:55.881] <TB3>     INFO:    Read back bit status: 1
[13:54:55.881] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:55.881] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:55.881] <TB3>     INFO:    Timings are good!
[13:54:55.881] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:55.881] <TB3>     INFO: Test took 141589 ms.
[13:54:55.881] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:54:55.881] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:54:55.881] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:54:55.881] <TB3>     INFO: PixTestTiming::doTest took 614976 ms.
[13:54:55.881] <TB3>     INFO: PixTestTiming::doTest() done
[13:54:55.882] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:54:55.882] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:54:55.882] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:54:55.882] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:54:55.882] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:54:55.883] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:54:55.883] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:54:56.235] <TB3>     INFO: ######################################################################
[13:54:56.236] <TB3>     INFO: PixTestAlive::doTest()
[13:54:56.236] <TB3>     INFO: ######################################################################
[13:54:56.239] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:56.239] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:54:56.239] <TB3>     INFO:    ----------------------------------------------------------------------
[13:54:56.240] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:54:56.584] <TB3>     INFO: Expecting 41600 events.
[13:55:00.654] <TB3>     INFO: 41600 events read in total (3355ms).
[13:55:00.655] <TB3>     INFO: Test took 4415ms.
[13:55:00.663] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:00.663] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:55:00.663] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:55:01.038] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:55:01.038] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    1
[13:55:01.038] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    1
[13:55:01.041] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:01.041] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:55:01.041] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:01.043] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:55:01.388] <TB3>     INFO: Expecting 41600 events.
[13:55:04.343] <TB3>     INFO: 41600 events read in total (2240ms).
[13:55:04.343] <TB3>     INFO: Test took 3300ms.
[13:55:04.343] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:04.343] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:55:04.343] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:55:04.344] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:55:04.748] <TB3>     INFO: PixTestAlive::maskTest() done
[13:55:04.748] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:55:04.751] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:04.751] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:55:04.751] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:04.752] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:55:05.096] <TB3>     INFO: Expecting 41600 events.
[13:55:09.163] <TB3>     INFO: 41600 events read in total (3352ms).
[13:55:09.164] <TB3>     INFO: Test took 4412ms.
[13:55:09.173] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:09.173] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:55:09.173] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:55:09.547] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:55:09.547] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:55:09.547] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:55:09.547] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:55:09.555] <TB3>     INFO: ######################################################################
[13:55:09.555] <TB3>     INFO: PixTestTrim::doTest()
[13:55:09.555] <TB3>     INFO: ######################################################################
[13:55:09.558] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:09.558] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:55:09.558] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:09.638] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:55:09.638] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:55:09.656] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:09.656] <TB3>     INFO:     run 1 of 1
[13:55:09.656] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:09.000] <TB3>     INFO: Expecting 5025280 events.
[13:55:54.912] <TB3>     INFO: 1413112 events read in total (44197ms).
[13:56:38.848] <TB3>     INFO: 2814472 events read in total (88133ms).
[13:57:21.898] <TB3>     INFO: 4217944 events read in total (131184ms).
[13:57:47.416] <TB3>     INFO: 5025280 events read in total (156701ms).
[13:57:47.456] <TB3>     INFO: Test took 157800ms.
[13:57:47.515] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:47.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:49.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:50.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:51.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:53.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:54.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:56.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:57.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:58.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:00.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:01.748] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:03.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:04.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:05.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:07.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:08.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:09.950] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239902720
[13:58:09.954] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.061 minThrLimit = 103.058 minThrNLimit = 126.831 -> result = 103.061 -> 103
[13:58:09.955] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 122.318 minThrLimit = 122.314 minThrNLimit = 152.512 -> result = 122.318 -> 122
[13:58:09.955] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4184 minThrLimit = 96.4179 minThrNLimit = 121.283 -> result = 96.4184 -> 96
[13:58:09.956] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.736 minThrLimit = 105.702 minThrNLimit = 133.975 -> result = 105.736 -> 105
[13:58:09.956] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.81 minThrLimit = 103.794 minThrNLimit = 131.216 -> result = 103.81 -> 103
[13:58:09.956] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.678 minThrLimit = 102.66 minThrNLimit = 127.311 -> result = 102.678 -> 102
[13:58:09.957] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5306 minThrLimit = 98.5295 minThrNLimit = 118.192 -> result = 98.5306 -> 98
[13:58:09.957] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5363 minThrLimit = 99.5183 minThrNLimit = 122.126 -> result = 99.5363 -> 99
[13:58:09.957] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 111.129 minThrLimit = 111.122 minThrNLimit = 143.951 -> result = 111.129 -> 111
[13:58:09.958] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.572 minThrLimit = 101.538 minThrNLimit = 128.994 -> result = 101.572 -> 101
[13:58:09.958] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.629 minThrLimit = 100.602 minThrNLimit = 126.484 -> result = 100.629 -> 100
[13:58:09.958] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.6807 minThrLimit = 84.6573 minThrNLimit = 104.14 -> result = 84.6807 -> 84
[13:58:09.959] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5106 minThrLimit = 85.3943 minThrNLimit = 104.911 -> result = 85.5106 -> 85
[13:58:09.959] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5994 minThrLimit = 91.5807 minThrNLimit = 112.591 -> result = 91.5994 -> 91
[13:58:09.960] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.561 minThrLimit = 102.488 minThrNLimit = 126.298 -> result = 102.561 -> 102
[13:58:09.960] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.71 minThrLimit = 109.696 minThrNLimit = 140.131 -> result = 109.71 -> 109
[13:58:09.960] <TB3>     INFO: ROC 0 VthrComp = 103
[13:58:09.960] <TB3>     INFO: ROC 1 VthrComp = 122
[13:58:09.960] <TB3>     INFO: ROC 2 VthrComp = 96
[13:58:09.961] <TB3>     INFO: ROC 3 VthrComp = 105
[13:58:09.961] <TB3>     INFO: ROC 4 VthrComp = 103
[13:58:09.961] <TB3>     INFO: ROC 5 VthrComp = 102
[13:58:09.961] <TB3>     INFO: ROC 6 VthrComp = 98
[13:58:09.961] <TB3>     INFO: ROC 7 VthrComp = 99
[13:58:09.961] <TB3>     INFO: ROC 8 VthrComp = 111
[13:58:09.961] <TB3>     INFO: ROC 9 VthrComp = 101
[13:58:09.961] <TB3>     INFO: ROC 10 VthrComp = 100
[13:58:09.961] <TB3>     INFO: ROC 11 VthrComp = 84
[13:58:09.962] <TB3>     INFO: ROC 12 VthrComp = 85
[13:58:09.962] <TB3>     INFO: ROC 13 VthrComp = 91
[13:58:09.962] <TB3>     INFO: ROC 14 VthrComp = 102
[13:58:09.963] <TB3>     INFO: ROC 15 VthrComp = 109
[13:58:09.963] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:58:09.963] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:58:09.977] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:09.977] <TB3>     INFO:     run 1 of 1
[13:58:09.978] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:10.328] <TB3>     INFO: Expecting 5025280 events.
[13:58:45.967] <TB3>     INFO: 889160 events read in total (34924ms).
[13:59:20.910] <TB3>     INFO: 1776552 events read in total (69867ms).
[13:59:55.032] <TB3>     INFO: 2663168 events read in total (103989ms).
[14:00:30.041] <TB3>     INFO: 3540168 events read in total (138998ms).
[14:01:06.121] <TB3>     INFO: 4413688 events read in total (175078ms).
[14:01:29.916] <TB3>     INFO: 5025280 events read in total (198873ms).
[14:01:29.988] <TB3>     INFO: Test took 200011ms.
[14:01:30.169] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:30.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:32.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:33.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:35.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:37.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:38.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:40.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:42.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:43.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:45.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:47.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:48.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:50.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:52.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:53.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:55.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:57.058] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311398400
[14:01:57.061] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.822 for pixel 4/6 mean/min/max = 44.9679/32.0842/57.8516
[14:01:57.061] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.2866 for pixel 14/3 mean/min/max = 46.1498/31.988/60.3116
[14:01:57.061] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.9323 for pixel 23/4 mean/min/max = 44.1875/32.3621/56.0128
[14:01:57.062] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 61.6744 for pixel 3/0 mean/min/max = 47.606/33.4911/61.721
[14:01:57.062] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.8345 for pixel 14/63 mean/min/max = 44.9142/32.9699/56.8584
[14:01:57.062] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.4842 for pixel 0/33 mean/min/max = 45.4508/32.3024/58.5993
[14:01:57.063] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.1098 for pixel 17/9 mean/min/max = 46.1602/32.1172/60.2032
[14:01:57.063] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.3697 for pixel 6/0 mean/min/max = 47.0502/32.4926/61.6078
[14:01:57.063] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 61.6038 for pixel 7/6 mean/min/max = 47.2763/32.8686/61.684
[14:01:57.063] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.6651 for pixel 11/0 mean/min/max = 45.4067/31.996/58.8175
[14:01:57.064] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.1866 for pixel 13/8 mean/min/max = 45.1575/32.1255/58.1894
[14:01:57.064] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.3362 for pixel 5/8 mean/min/max = 46.7405/33.0931/60.3878
[14:01:57.064] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 66.745 for pixel 22/9 mean/min/max = 49.6336/31.9663/67.3008
[14:01:57.065] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 63.6355 for pixel 8/9 mean/min/max = 48.1035/32.5198/63.6872
[14:01:57.065] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.2068 for pixel 10/79 mean/min/max = 46.244/32.2/60.288
[14:01:57.065] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.9542 for pixel 11/10 mean/min/max = 46.9969/34.0107/59.983
[14:01:57.066] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:01:57.197] <TB3>     INFO: Expecting 411648 events.
[14:02:04.823] <TB3>     INFO: 411648 events read in total (6905ms).
[14:02:04.830] <TB3>     INFO: Expecting 411648 events.
[14:02:12.442] <TB3>     INFO: 411648 events read in total (6947ms).
[14:02:12.452] <TB3>     INFO: Expecting 411648 events.
[14:02:20.055] <TB3>     INFO: 411648 events read in total (6946ms).
[14:02:20.067] <TB3>     INFO: Expecting 411648 events.
[14:02:27.687] <TB3>     INFO: 411648 events read in total (6969ms).
[14:02:27.702] <TB3>     INFO: Expecting 411648 events.
[14:02:35.274] <TB3>     INFO: 411648 events read in total (6918ms).
[14:02:35.290] <TB3>     INFO: Expecting 411648 events.
[14:02:42.828] <TB3>     INFO: 411648 events read in total (6887ms).
[14:02:42.848] <TB3>     INFO: Expecting 411648 events.
[14:02:50.388] <TB3>     INFO: 411648 events read in total (6889ms).
[14:02:50.410] <TB3>     INFO: Expecting 411648 events.
[14:02:58.005] <TB3>     INFO: 411648 events read in total (6945ms).
[14:02:58.029] <TB3>     INFO: Expecting 411648 events.
[14:03:05.623] <TB3>     INFO: 411648 events read in total (6945ms).
[14:03:05.650] <TB3>     INFO: Expecting 411648 events.
[14:03:13.254] <TB3>     INFO: 411648 events read in total (6967ms).
[14:03:13.284] <TB3>     INFO: Expecting 411648 events.
[14:03:20.713] <TB3>     INFO: 411648 events read in total (6792ms).
[14:03:20.746] <TB3>     INFO: Expecting 411648 events.
[14:03:28.267] <TB3>     INFO: 411648 events read in total (6882ms).
[14:03:28.302] <TB3>     INFO: Expecting 411648 events.
[14:03:35.742] <TB3>     INFO: 411648 events read in total (6802ms).
[14:03:35.779] <TB3>     INFO: Expecting 411648 events.
[14:03:43.218] <TB3>     INFO: 411648 events read in total (6807ms).
[14:03:43.259] <TB3>     INFO: Expecting 411648 events.
[14:03:50.814] <TB3>     INFO: 411648 events read in total (6926ms).
[14:03:50.858] <TB3>     INFO: Expecting 411648 events.
[14:03:58.440] <TB3>     INFO: 411648 events read in total (6954ms).
[14:03:58.485] <TB3>     INFO: Test took 121420ms.
[14:03:58.984] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0281 < 35 for itrim = 109; old thr = 34.2788 ... break
[14:03:59.025] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0826 < 35 for itrim = 123; old thr = 34.3755 ... break
[14:03:59.066] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2842 < 35 for itrim+1 = 110; old thr = 34.8428 ... break
[14:03:59.105] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8114 < 35 for itrim+1 = 119; old thr = 34.3546 ... break
[14:03:59.146] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0428 < 35 for itrim = 109; old thr = 34.3797 ... break
[14:03:59.179] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3202 < 35 for itrim = 107; old thr = 33.7583 ... break
[14:03:59.212] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0162 < 35 for itrim = 106; old thr = 34.7874 ... break
[14:03:59.249] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3386 < 35 for itrim = 115; old thr = 34.3526 ... break
[14:03:59.291] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7981 < 35 for itrim = 124; old thr = 33.336 ... break
[14:03:59.335] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5756 < 35 for itrim+1 = 117; old thr = 34.7899 ... break
[14:03:59.376] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0353 < 35 for itrim = 108; old thr = 34.0224 ... break
[14:03:59.414] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1639 < 35 for itrim+1 = 111; old thr = 34.3443 ... break
[14:03:59.448] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5782 < 35 for itrim = 135; old thr = 34.0677 ... break
[14:03:59.483] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8124 < 35 for itrim+1 = 134; old thr = 34.8214 ... break
[14:03:59.516] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1388 < 35 for itrim = 110; old thr = 34.0637 ... break
[14:03:59.560] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0762 < 35 for itrim = 117; old thr = 34.818 ... break
[14:03:59.640] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:03:59.653] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:59.653] <TB3>     INFO:     run 1 of 1
[14:03:59.653] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:00.003] <TB3>     INFO: Expecting 5025280 events.
[14:04:35.239] <TB3>     INFO: 870744 events read in total (34520ms).
[14:05:10.052] <TB3>     INFO: 1740136 events read in total (69333ms).
[14:05:44.815] <TB3>     INFO: 2609160 events read in total (104096ms).
[14:06:19.625] <TB3>     INFO: 3468056 events read in total (138906ms).
[14:06:55.063] <TB3>     INFO: 4323048 events read in total (174345ms).
[14:07:22.797] <TB3>     INFO: 5025280 events read in total (202078ms).
[14:07:22.875] <TB3>     INFO: Test took 203223ms.
[14:07:23.061] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:23.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:24.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:26.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:28.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:29.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:31.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:32.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:34.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:35.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:37.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:38.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:40.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:41.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:43.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:45.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:46.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:48.242] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260141056
[14:07:48.243] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.442101 .. 51.398005
[14:07:48.317] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 61 (-1/-1) hits flags = 528 (plus default)
[14:07:48.328] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:48.328] <TB3>     INFO:     run 1 of 1
[14:07:48.328] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:48.670] <TB3>     INFO: Expecting 1763840 events.
[14:08:27.762] <TB3>     INFO: 1087688 events read in total (38377ms).
[14:08:52.287] <TB3>     INFO: 1763840 events read in total (62902ms).
[14:08:52.308] <TB3>     INFO: Test took 63980ms.
[14:08:52.350] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:52.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:53.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:54.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:55.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:56.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:57.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:58.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:59.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:00.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:01.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:02.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:03.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:04.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:05.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:06.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:07.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:08.651] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 225820672
[14:09:08.743] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.051084 .. 45.536095
[14:09:08.820] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:09:08.831] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:08.831] <TB3>     INFO:     run 1 of 1
[14:09:08.832] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:09.189] <TB3>     INFO: Expecting 1597440 events.
[14:09:49.491] <TB3>     INFO: 1141440 events read in total (39586ms).
[14:10:05.836] <TB3>     INFO: 1597440 events read in total (55931ms).
[14:10:05.859] <TB3>     INFO: Test took 57028ms.
[14:10:05.897] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:05.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:06.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:07.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:08.872] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:09.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:10.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:11.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:12.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:13.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:14.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:15.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:16.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:17.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:18.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:19.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:20.741] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:21.756] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240885760
[14:10:21.837] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.181627 .. 42.405420
[14:10:21.914] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:10:21.924] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:21.924] <TB3>     INFO:     run 1 of 1
[14:10:21.924] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:22.273] <TB3>     INFO: Expecting 1331200 events.
[14:11:02.473] <TB3>     INFO: 1133696 events read in total (39485ms).
[14:11:09.690] <TB3>     INFO: 1331200 events read in total (46702ms).
[14:11:09.701] <TB3>     INFO: Test took 47777ms.
[14:11:09.730] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:09.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:10.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:11.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:12.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:13.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:14.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:15.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:16.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:17.293] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:18.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:19.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:20.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:21.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:21.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:22.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:23.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:24.799] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 225820672
[14:11:24.881] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.047127 .. 42.373403
[14:11:24.958] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:11:24.969] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:24.969] <TB3>     INFO:     run 1 of 1
[14:11:24.969] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:25.318] <TB3>     INFO: Expecting 1231360 events.
[14:12:07.126] <TB3>     INFO: 1102360 events read in total (41094ms).
[14:12:12.142] <TB3>     INFO: 1231360 events read in total (46110ms).
[14:12:12.154] <TB3>     INFO: Test took 47185ms.
[14:12:12.184] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:12.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:13.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:14.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:15.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:15.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:16.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:17.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:18.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:19.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:20.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:21.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:22.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:23.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:24.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:25.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:26.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:27.240] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 316469248
[14:12:27.323] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:12:27.323] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:12:27.334] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:27.334] <TB3>     INFO:     run 1 of 1
[14:12:27.334] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:27.678] <TB3>     INFO: Expecting 1364480 events.
[14:13:07.869] <TB3>     INFO: 1075824 events read in total (39476ms).
[14:13:18.535] <TB3>     INFO: 1364480 events read in total (50142ms).
[14:13:18.548] <TB3>     INFO: Test took 51214ms.
[14:13:18.581] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:18.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:19.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:20.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:21.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:22.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:23.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:24.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:25.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:26.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:27.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:28.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:29.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:30.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:31.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:32.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:33.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:34.144] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260550656
[14:13:34.180] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C0.dat
[14:13:34.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C1.dat
[14:13:34.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C2.dat
[14:13:34.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C3.dat
[14:13:34.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C4.dat
[14:13:34.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C5.dat
[14:13:34.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C6.dat
[14:13:34.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C7.dat
[14:13:34.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C8.dat
[14:13:34.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C9.dat
[14:13:34.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C10.dat
[14:13:34.182] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C11.dat
[14:13:34.182] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C12.dat
[14:13:34.182] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C13.dat
[14:13:34.182] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C14.dat
[14:13:34.182] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C15.dat
[14:13:34.182] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C0.dat
[14:13:34.190] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C1.dat
[14:13:34.197] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C2.dat
[14:13:34.204] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C3.dat
[14:13:34.211] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C4.dat
[14:13:34.217] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C5.dat
[14:13:34.224] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C6.dat
[14:13:34.231] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C7.dat
[14:13:34.237] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C8.dat
[14:13:34.244] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C9.dat
[14:13:34.251] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C10.dat
[14:13:34.257] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C11.dat
[14:13:34.264] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C12.dat
[14:13:34.271] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C13.dat
[14:13:34.277] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C14.dat
[14:13:34.284] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C15.dat
[14:13:34.291] <TB3>     INFO: PixTestTrim::trimTest() done
[14:13:34.291] <TB3>     INFO: vtrim:     109 123 110 119 109 107 106 115 124 117 108 111 135 134 110 117 
[14:13:34.291] <TB3>     INFO: vthrcomp:  103 122  96 105 103 102  98  99 111 101 100  84  85  91 102 109 
[14:13:34.291] <TB3>     INFO: vcal mean:  34.96  34.95  34.98  34.98  35.00  35.00  35.04  35.01  34.98  35.01  35.00  35.01  35.01  34.93  35.01  35.01 
[14:13:34.291] <TB3>     INFO: vcal RMS:    0.84   0.87   0.81   0.84   0.97   0.80   0.87   0.86   0.82   0.82   0.80   0.85   0.95   0.88   0.85   1.00 
[14:13:34.291] <TB3>     INFO: bits mean:   9.64   9.43  10.02   8.87   9.83   9.34   9.45   9.21   8.96   9.56   9.47   9.35   9.19   9.09   9.20   8.67 
[14:13:34.291] <TB3>     INFO: bits RMS:    2.69   2.67   2.52   2.62   2.46   2.75   2.69   2.68   2.69   2.69   2.70   2.62   2.57   2.52   2.77   2.69 
[14:13:34.301] <TB3>     INFO:    ----------------------------------------------------------------------
[14:13:34.301] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:13:34.301] <TB3>     INFO:    ----------------------------------------------------------------------
[14:13:34.303] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:13:34.303] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:13:34.313] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:13:34.313] <TB3>     INFO:     run 1 of 1
[14:13:34.314] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:34.656] <TB3>     INFO: Expecting 4160000 events.
[14:14:21.488] <TB3>     INFO: 1182280 events read in total (46117ms).
[14:15:07.686] <TB3>     INFO: 2352300 events read in total (92315ms).
[14:15:52.296] <TB3>     INFO: 3506815 events read in total (136926ms).
[14:16:17.422] <TB3>     INFO: 4160000 events read in total (162051ms).
[14:16:17.488] <TB3>     INFO: Test took 163175ms.
[14:16:17.608] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:17.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:19.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:21.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:23.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:25.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:27.361] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:29.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:31.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:33.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:35.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:37.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:38.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:40.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:42.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:44.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:46.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:48.765] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262426624
[14:16:48.766] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:16:48.839] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:16:48.839] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 190 (-1/-1) hits flags = 528 (plus default)
[14:16:48.849] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:48.849] <TB3>     INFO:     run 1 of 1
[14:16:48.849] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:49.191] <TB3>     INFO: Expecting 3972800 events.
[14:17:36.023] <TB3>     INFO: 1161215 events read in total (46117ms).
[14:18:21.375] <TB3>     INFO: 2309925 events read in total (91469ms).
[14:19:06.093] <TB3>     INFO: 3444300 events read in total (136188ms).
[14:19:27.178] <TB3>     INFO: 3972800 events read in total (157272ms).
[14:19:27.237] <TB3>     INFO: Test took 158388ms.
[14:19:27.352] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:27.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:29.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:31.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:32.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:34.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:36.646] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:38.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:40.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:42.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:43.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:45.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:47.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:49.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:51.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:53.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:54.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:56.764] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 268578816
[14:19:56.765] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:19:56.838] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:19:56.838] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 180 (-1/-1) hits flags = 528 (plus default)
[14:19:56.848] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:19:56.848] <TB3>     INFO:     run 1 of 1
[14:19:56.848] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:57.191] <TB3>     INFO: Expecting 3764800 events.
[14:20:44.861] <TB3>     INFO: 1196135 events read in total (46955ms).
[14:21:31.384] <TB3>     INFO: 2375160 events read in total (93478ms).
[14:22:18.184] <TB3>     INFO: 3542140 events read in total (140278ms).
[14:22:27.393] <TB3>     INFO: 3764800 events read in total (149487ms).
[14:22:27.431] <TB3>     INFO: Test took 150583ms.
[14:22:27.529] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:27.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:29.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:31.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:32.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:34.694] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:36.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:38.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:39.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:41.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:43.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:45.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:46.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:48.769] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:50.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:52.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:54.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:56.148] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306032640
[14:22:56.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:22:56.224] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:22:56.224] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 180 (-1/-1) hits flags = 528 (plus default)
[14:22:56.236] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:56.236] <TB3>     INFO:     run 1 of 1
[14:22:56.236] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:56.580] <TB3>     INFO: Expecting 3764800 events.
[14:23:44.940] <TB3>     INFO: 1195440 events read in total (47645ms).
[14:24:31.709] <TB3>     INFO: 2374180 events read in total (94414ms).
[14:25:17.000] <TB3>     INFO: 3541145 events read in total (140705ms).
[14:25:27.137] <TB3>     INFO: 3764800 events read in total (149842ms).
[14:25:27.186] <TB3>     INFO: Test took 150951ms.
[14:25:27.294] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:27.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:29.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:30.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:32.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:34.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:36.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:38.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:39.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:41.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:43.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:45.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:46.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:48.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:50.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:52.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:54.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:55.804] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 268566528
[14:25:55.805] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:25:55.878] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:25:55.878] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 183 (-1/-1) hits flags = 528 (plus default)
[14:25:55.888] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:55.888] <TB3>     INFO:     run 1 of 1
[14:25:55.888] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:56.237] <TB3>     INFO: Expecting 3827200 events.
[14:26:44.158] <TB3>     INFO: 1184275 events read in total (47206ms).
[14:27:30.301] <TB3>     INFO: 2353050 events read in total (93349ms).
[14:28:16.682] <TB3>     INFO: 3509145 events read in total (139730ms).
[14:28:29.684] <TB3>     INFO: 3827200 events read in total (152732ms).
[14:28:29.729] <TB3>     INFO: Test took 153841ms.
[14:28:29.832] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:30.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:31.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:33.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:35.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:37.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:38.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:40.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:42.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:44.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:46.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:47.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:49.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:51.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:53.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:55.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:56.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:58.808] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305487872
[14:28:58.809] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.0409, thr difference RMS: 1.23183
[14:28:58.809] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.77692, thr difference RMS: 1.41656
[14:28:58.810] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.72071, thr difference RMS: 1.49614
[14:28:58.810] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.3098, thr difference RMS: 1.18375
[14:28:58.810] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.47702, thr difference RMS: 1.54229
[14:28:58.810] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.0363, thr difference RMS: 1.25831
[14:28:58.811] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.4195, thr difference RMS: 1.36601
[14:28:58.811] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.82272, thr difference RMS: 1.34056
[14:28:58.811] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.638, thr difference RMS: 1.17196
[14:28:58.811] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.98088, thr difference RMS: 1.51319
[14:28:58.811] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.97998, thr difference RMS: 1.60201
[14:28:58.811] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.2927, thr difference RMS: 1.47153
[14:28:58.812] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.81134, thr difference RMS: 1.5002
[14:28:58.812] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.61382, thr difference RMS: 1.58874
[14:28:58.812] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.97701, thr difference RMS: 1.23947
[14:28:58.812] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.7837, thr difference RMS: 1.17338
[14:28:58.812] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.85915, thr difference RMS: 1.2198
[14:28:58.813] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.75276, thr difference RMS: 1.43496
[14:28:58.813] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.66681, thr difference RMS: 1.50696
[14:28:58.813] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.3087, thr difference RMS: 1.16346
[14:28:58.813] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.45541, thr difference RMS: 1.52432
[14:28:58.813] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.91782, thr difference RMS: 1.2596
[14:28:58.814] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.4193, thr difference RMS: 1.36996
[14:28:58.814] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.72195, thr difference RMS: 1.33018
[14:28:58.814] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.6229, thr difference RMS: 1.1821
[14:28:58.814] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.94547, thr difference RMS: 1.5341
[14:28:58.814] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.85423, thr difference RMS: 1.58425
[14:28:58.815] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.42504, thr difference RMS: 1.45286
[14:28:58.815] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.79276, thr difference RMS: 1.48257
[14:28:58.815] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.33984, thr difference RMS: 1.60384
[14:28:58.815] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.98185, thr difference RMS: 1.23493
[14:28:58.815] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.81151, thr difference RMS: 1.16754
[14:28:58.815] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.83951, thr difference RMS: 1.23551
[14:28:58.816] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.81005, thr difference RMS: 1.41986
[14:28:58.816] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.70984, thr difference RMS: 1.48911
[14:28:58.816] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.4458, thr difference RMS: 1.1688
[14:28:58.816] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.54398, thr difference RMS: 1.52706
[14:28:58.816] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.86095, thr difference RMS: 1.21444
[14:28:58.817] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.5036, thr difference RMS: 1.34303
[14:28:58.817] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.7054, thr difference RMS: 1.32761
[14:28:58.817] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.708, thr difference RMS: 1.18318
[14:28:58.817] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.01285, thr difference RMS: 1.54184
[14:28:58.817] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.81741, thr difference RMS: 1.6203
[14:28:58.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.65277, thr difference RMS: 1.44012
[14:28:58.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.81007, thr difference RMS: 1.49915
[14:28:58.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.22565, thr difference RMS: 1.63573
[14:28:58.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.1461, thr difference RMS: 1.23774
[14:28:58.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.91226, thr difference RMS: 1.17397
[14:28:58.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.8475, thr difference RMS: 1.23302
[14:28:58.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.96927, thr difference RMS: 1.40081
[14:28:58.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.77114, thr difference RMS: 1.48258
[14:28:58.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.5504, thr difference RMS: 1.17134
[14:28:58.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.64161, thr difference RMS: 1.5214
[14:28:58.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.87418, thr difference RMS: 1.22463
[14:28:58.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.5661, thr difference RMS: 1.38454
[14:28:58.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.70718, thr difference RMS: 1.32964
[14:28:58.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.7471, thr difference RMS: 1.17789
[14:28:58.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.20149, thr difference RMS: 1.54237
[14:28:58.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.76589, thr difference RMS: 1.61588
[14:28:58.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.78821, thr difference RMS: 1.40246
[14:28:58.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.88228, thr difference RMS: 1.48094
[14:28:58.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.15394, thr difference RMS: 1.64849
[14:28:58.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.2968, thr difference RMS: 1.22237
[14:28:58.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.97618, thr difference RMS: 1.17591
[14:28:58.933] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:28:58.936] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2029 seconds
[14:28:58.936] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:28:59.656] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:28:59.656] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:28:59.660] <TB3>     INFO: ######################################################################
[14:28:59.660] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:28:59.660] <TB3>     INFO: ######################################################################
[14:28:59.660] <TB3>     INFO:    ----------------------------------------------------------------------
[14:28:59.660] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:28:59.660] <TB3>     INFO:    ----------------------------------------------------------------------
[14:28:59.660] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:28:59.671] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:28:59.671] <TB3>     INFO:     run 1 of 1
[14:28:59.672] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:00.018] <TB3>     INFO: Expecting 59072000 events.
[14:29:29.026] <TB3>     INFO: 1072600 events read in total (28293ms).
[14:29:57.255] <TB3>     INFO: 2140600 events read in total (56522ms).
[14:30:25.456] <TB3>     INFO: 3208600 events read in total (84723ms).
[14:30:53.726] <TB3>     INFO: 4279400 events read in total (112993ms).
[14:31:21.893] <TB3>     INFO: 5348800 events read in total (141160ms).
[14:31:50.033] <TB3>     INFO: 6417800 events read in total (169300ms).
[14:32:18.230] <TB3>     INFO: 7489400 events read in total (197497ms).
[14:32:46.458] <TB3>     INFO: 8558000 events read in total (225725ms).
[14:33:14.684] <TB3>     INFO: 9626000 events read in total (253951ms).
[14:33:42.936] <TB3>     INFO: 10697200 events read in total (282203ms).
[14:34:11.979] <TB3>     INFO: 11766400 events read in total (311246ms).
[14:34:40.290] <TB3>     INFO: 12834800 events read in total (339557ms).
[14:35:08.510] <TB3>     INFO: 13903800 events read in total (367777ms).
[14:35:36.791] <TB3>     INFO: 14975000 events read in total (396058ms).
[14:36:05.058] <TB3>     INFO: 16043400 events read in total (424325ms).
[14:36:33.351] <TB3>     INFO: 17112800 events read in total (452618ms).
[14:37:01.643] <TB3>     INFO: 18183800 events read in total (480910ms).
[14:37:29.736] <TB3>     INFO: 19252200 events read in total (509003ms).
[14:37:57.881] <TB3>     INFO: 20320200 events read in total (537148ms).
[14:38:26.198] <TB3>     INFO: 21392800 events read in total (565465ms).
[14:38:54.431] <TB3>     INFO: 22461200 events read in total (593698ms).
[14:39:22.558] <TB3>     INFO: 23529200 events read in total (621825ms).
[14:39:50.912] <TB3>     INFO: 24600800 events read in total (650179ms).
[14:40:19.090] <TB3>     INFO: 25669400 events read in total (678357ms).
[14:40:47.266] <TB3>     INFO: 26738000 events read in total (706533ms).
[14:41:15.416] <TB3>     INFO: 27810000 events read in total (734683ms).
[14:41:43.620] <TB3>     INFO: 28878400 events read in total (762887ms).
[14:42:11.822] <TB3>     INFO: 29946400 events read in total (791089ms).
[14:42:40.113] <TB3>     INFO: 31016400 events read in total (819380ms).
[14:43:08.418] <TB3>     INFO: 32086600 events read in total (847685ms).
[14:43:36.665] <TB3>     INFO: 33155000 events read in total (875932ms).
[14:44:04.990] <TB3>     INFO: 34225200 events read in total (904257ms).
[14:44:33.213] <TB3>     INFO: 35295400 events read in total (932480ms).
[14:45:01.465] <TB3>     INFO: 36363400 events read in total (960732ms).
[14:45:29.749] <TB3>     INFO: 37431200 events read in total (989016ms).
[14:45:57.987] <TB3>     INFO: 38503200 events read in total (1017254ms).
[14:46:26.182] <TB3>     INFO: 39571400 events read in total (1045449ms).
[14:46:54.353] <TB3>     INFO: 40639200 events read in total (1073620ms).
[14:47:22.604] <TB3>     INFO: 41709000 events read in total (1101871ms).
[14:47:50.888] <TB3>     INFO: 42779200 events read in total (1130155ms).
[14:48:19.116] <TB3>     INFO: 43846800 events read in total (1158383ms).
[14:48:47.271] <TB3>     INFO: 44914600 events read in total (1186538ms).
[14:49:15.543] <TB3>     INFO: 45986600 events read in total (1214810ms).
[14:49:43.740] <TB3>     INFO: 47054800 events read in total (1243007ms).
[14:50:12.063] <TB3>     INFO: 48122400 events read in total (1271330ms).
[14:50:40.263] <TB3>     INFO: 49192200 events read in total (1299530ms).
[14:51:08.457] <TB3>     INFO: 50261600 events read in total (1327724ms).
[14:51:36.609] <TB3>     INFO: 51329400 events read in total (1355876ms).
[14:52:04.769] <TB3>     INFO: 52397400 events read in total (1384036ms).
[14:52:32.977] <TB3>     INFO: 53467200 events read in total (1412244ms).
[14:53:00.696] <TB3>     INFO: 54536200 events read in total (1439963ms).
[14:53:28.665] <TB3>     INFO: 55603800 events read in total (1467932ms).
[14:53:56.612] <TB3>     INFO: 56672000 events read in total (1495879ms).
[14:54:24.188] <TB3>     INFO: 57742400 events read in total (1523455ms).
[14:54:52.372] <TB3>     INFO: 58811600 events read in total (1551639ms).
[14:54:59.470] <TB3>     INFO: 59072000 events read in total (1558737ms).
[14:54:59.491] <TB3>     INFO: Test took 1559819ms.
[14:54:59.549] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:59.679] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:59.679] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:00.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:00.838] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:01.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:01.998] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:03.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:03.152] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:04.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:04.307] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:05.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:05.465] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:06.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:06.622] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:07.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:07.770] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:08.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:08.938] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:10.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:10.131] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:11.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:11.353] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:12.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:12.561] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:13.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:13.785] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:15.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:15.014] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:16.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:16.207] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:17.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:17.433] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:55:18.670] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500756480
[14:55:18.701] <TB3>     INFO: PixTestScurves::scurves() done 
[14:55:18.701] <TB3>     INFO: Vcal mean:  35.10  35.10  35.04  35.06  35.10  35.07  35.06  35.11  34.98  35.02  35.06  34.93  35.04  35.08  35.10  35.09 
[14:55:18.701] <TB3>     INFO: Vcal RMS:    0.70   0.74   0.69   0.71   0.86   0.67   0.72   0.74   0.70   0.70   0.68   0.72   0.85   0.74   0.72   0.89 
[14:55:18.701] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:55:18.775] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:55:18.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:55:18.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:55:18.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:55:18.775] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:55:18.775] <TB3>     INFO: ######################################################################
[14:55:18.775] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:55:18.775] <TB3>     INFO: ######################################################################
[14:55:18.778] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:55:19.121] <TB3>     INFO: Expecting 41600 events.
[14:55:23.217] <TB3>     INFO: 41600 events read in total (3367ms).
[14:55:23.218] <TB3>     INFO: Test took 4440ms.
[14:55:23.226] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:23.226] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:55:23.226] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:55:23.230] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 39, 79] has eff 0/10
[14:55:23.230] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 39, 79]
[14:55:23.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 79] has eff 0/10
[14:55:23.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 79]
[14:55:23.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[14:55:23.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:55:23.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:55:23.234] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:55:23.574] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:55:23.923] <TB3>     INFO: Expecting 41600 events.
[14:55:28.036] <TB3>     INFO: 41600 events read in total (3398ms).
[14:55:28.036] <TB3>     INFO: Test took 4462ms.
[14:55:28.044] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:28.044] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:55:28.044] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:55:28.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.756
[14:55:28.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 184
[14:55:28.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.117
[14:55:28.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 173
[14:55:28.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.105
[14:55:28.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:55:28.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.833
[14:55:28.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 183
[14:55:28.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.947
[14:55:28.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 183
[14:55:28.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.138
[14:55:28.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 180
[14:55:28.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.991
[14:55:28.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[14:55:28.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.479
[14:55:28.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 167
[14:55:28.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.867
[14:55:28.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.338
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 201.072
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 202
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.451
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.554
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.912
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 163
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.903
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 184
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.906
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:55:28.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:55:28.052] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:55:28.139] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:55:28.484] <TB3>     INFO: Expecting 41600 events.
[14:55:32.616] <TB3>     INFO: 41600 events read in total (3418ms).
[14:55:32.617] <TB3>     INFO: Test took 4478ms.
[14:55:32.625] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:32.625] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:55:32.625] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:55:32.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:55:32.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 1
[14:55:32.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.2141
[14:55:32.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 77
[14:55:32.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.0166
[14:55:32.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[14:55:32.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.313
[14:55:32.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,42] phvalue 81
[14:55:32.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.4955
[14:55:32.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,66] phvalue 78
[14:55:32.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9453
[14:55:32.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 73
[14:55:32.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.5375
[14:55:32.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 74
[14:55:32.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.8323
[14:55:32.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 86
[14:55:32.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.7392
[14:55:32.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 69
[14:55:32.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.676
[14:55:32.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 66
[14:55:32.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.4116
[14:55:32.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,12] phvalue 87
[14:55:32.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 104.616
[14:55:32.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 105
[14:55:32.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0628
[14:55:32.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 77
[14:55:32.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8467
[14:55:32.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,13] phvalue 72
[14:55:32.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0523
[14:55:32.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 71
[14:55:32.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.5811
[14:55:32.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,32] phvalue 81
[14:55:32.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5903
[14:55:32.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 75
[14:55:32.634] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 0 0
[14:55:33.038] <TB3>     INFO: Expecting 2560 events.
[14:55:33.996] <TB3>     INFO: 2560 events read in total (243ms).
[14:55:33.996] <TB3>     INFO: Test took 1362ms.
[14:55:33.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:33.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[14:55:34.506] <TB3>     INFO: Expecting 2560 events.
[14:55:35.462] <TB3>     INFO: 2560 events read in total (241ms).
[14:55:35.462] <TB3>     INFO: Test took 1466ms.
[14:55:35.462] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:35.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 42, 2 2
[14:55:35.970] <TB3>     INFO: Expecting 2560 events.
[14:55:36.928] <TB3>     INFO: 2560 events read in total (244ms).
[14:55:36.928] <TB3>     INFO: Test took 1465ms.
[14:55:36.928] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:36.929] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 66, 3 3
[14:55:37.436] <TB3>     INFO: Expecting 2560 events.
[14:55:38.395] <TB3>     INFO: 2560 events read in total (244ms).
[14:55:38.395] <TB3>     INFO: Test took 1466ms.
[14:55:38.395] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:38.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 4 4
[14:55:38.903] <TB3>     INFO: Expecting 2560 events.
[14:55:39.862] <TB3>     INFO: 2560 events read in total (244ms).
[14:55:39.862] <TB3>     INFO: Test took 1466ms.
[14:55:39.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:39.863] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 5 5
[14:55:40.370] <TB3>     INFO: Expecting 2560 events.
[14:55:41.328] <TB3>     INFO: 2560 events read in total (244ms).
[14:55:41.328] <TB3>     INFO: Test took 1465ms.
[14:55:41.328] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:41.329] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 6 6
[14:55:41.836] <TB3>     INFO: Expecting 2560 events.
[14:55:42.795] <TB3>     INFO: 2560 events read in total (244ms).
[14:55:42.795] <TB3>     INFO: Test took 1466ms.
[14:55:42.795] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:42.796] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 7 7
[14:55:43.303] <TB3>     INFO: Expecting 2560 events.
[14:55:44.261] <TB3>     INFO: 2560 events read in total (243ms).
[14:55:44.261] <TB3>     INFO: Test took 1465ms.
[14:55:44.262] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:44.262] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 8 8
[14:55:44.769] <TB3>     INFO: Expecting 2560 events.
[14:55:45.728] <TB3>     INFO: 2560 events read in total (245ms).
[14:55:45.729] <TB3>     INFO: Test took 1467ms.
[14:55:45.729] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:45.729] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 12, 9 9
[14:55:46.236] <TB3>     INFO: Expecting 2560 events.
[14:55:47.194] <TB3>     INFO: 2560 events read in total (243ms).
[14:55:47.194] <TB3>     INFO: Test took 1465ms.
[14:55:47.195] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:47.195] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 10 10
[14:55:47.702] <TB3>     INFO: Expecting 2560 events.
[14:55:48.660] <TB3>     INFO: 2560 events read in total (243ms).
[14:55:48.660] <TB3>     INFO: Test took 1465ms.
[14:55:48.661] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:48.661] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 11 11
[14:55:49.168] <TB3>     INFO: Expecting 2560 events.
[14:55:50.127] <TB3>     INFO: 2560 events read in total (243ms).
[14:55:50.127] <TB3>     INFO: Test took 1466ms.
[14:55:50.128] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:50.128] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 13, 12 12
[14:55:50.635] <TB3>     INFO: Expecting 2560 events.
[14:55:51.594] <TB3>     INFO: 2560 events read in total (244ms).
[14:55:51.594] <TB3>     INFO: Test took 1466ms.
[14:55:51.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:51.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 13 13
[14:55:52.102] <TB3>     INFO: Expecting 2560 events.
[14:55:53.061] <TB3>     INFO: 2560 events read in total (244ms).
[14:55:53.061] <TB3>     INFO: Test took 1466ms.
[14:55:53.061] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:53.061] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 32, 14 14
[14:55:53.569] <TB3>     INFO: Expecting 2560 events.
[14:55:54.528] <TB3>     INFO: 2560 events read in total (244ms).
[14:55:54.528] <TB3>     INFO: Test took 1467ms.
[14:55:54.528] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:54.528] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[14:55:55.036] <TB3>     INFO: Expecting 2560 events.
[14:55:55.995] <TB3>     INFO: 2560 events read in total (243ms).
[14:55:55.995] <TB3>     INFO: Test took 1467ms.
[14:55:55.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:55.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:55:55.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:55:55.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:55:55.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:55:55.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:55:55.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:55:55.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:55:55.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:55:55.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:55:55.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:55:55.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:55:55.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:55:55.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:55:55.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:55:55.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:55:55.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[14:55:55.998] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:56.505] <TB3>     INFO: Expecting 655360 events.
[14:56:08.197] <TB3>     INFO: 655360 events read in total (10977ms).
[14:56:08.207] <TB3>     INFO: Expecting 655360 events.
[14:56:19.790] <TB3>     INFO: 655360 events read in total (11022ms).
[14:56:19.806] <TB3>     INFO: Expecting 655360 events.
[14:56:31.321] <TB3>     INFO: 655360 events read in total (10959ms).
[14:56:31.342] <TB3>     INFO: Expecting 655360 events.
[14:56:42.914] <TB3>     INFO: 655360 events read in total (11027ms).
[14:56:42.941] <TB3>     INFO: Expecting 655360 events.
[14:56:54.475] <TB3>     INFO: 655360 events read in total (10989ms).
[14:56:54.502] <TB3>     INFO: Expecting 655360 events.
[14:57:06.088] <TB3>     INFO: 655360 events read in total (11045ms).
[14:57:06.120] <TB3>     INFO: Expecting 655360 events.
[14:57:17.598] <TB3>     INFO: 655360 events read in total (10943ms).
[14:57:17.641] <TB3>     INFO: Expecting 655360 events.
[14:57:29.113] <TB3>     INFO: 655360 events read in total (10946ms).
[14:57:29.153] <TB3>     INFO: Expecting 655360 events.
[14:57:40.708] <TB3>     INFO: 655360 events read in total (11022ms).
[14:57:40.752] <TB3>     INFO: Expecting 655360 events.
[14:57:52.314] <TB3>     INFO: 655360 events read in total (11031ms).
[14:57:52.363] <TB3>     INFO: Expecting 655360 events.
[14:58:03.984] <TB3>     INFO: 655360 events read in total (11094ms).
[14:58:04.038] <TB3>     INFO: Expecting 655360 events.
[14:58:15.549] <TB3>     INFO: 655360 events read in total (10985ms).
[14:58:15.606] <TB3>     INFO: Expecting 655360 events.
[14:58:27.172] <TB3>     INFO: 655360 events read in total (11039ms).
[14:58:27.233] <TB3>     INFO: Expecting 655360 events.
[14:58:38.810] <TB3>     INFO: 655360 events read in total (11051ms).
[14:58:38.881] <TB3>     INFO: Expecting 655360 events.
[14:58:50.410] <TB3>     INFO: 655360 events read in total (11002ms).
[14:58:50.507] <TB3>     INFO: Expecting 655360 events.
[14:59:02.111] <TB3>     INFO: 655360 events read in total (11078ms).
[14:59:02.185] <TB3>     INFO: Test took 186187ms.
[14:59:02.286] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:02.585] <TB3>     INFO: Expecting 655360 events.
[14:59:14.230] <TB3>     INFO: 655360 events read in total (10930ms).
[14:59:14.241] <TB3>     INFO: Expecting 655360 events.
[14:59:25.818] <TB3>     INFO: 655360 events read in total (11015ms).
[14:59:25.833] <TB3>     INFO: Expecting 655360 events.
[14:59:37.302] <TB3>     INFO: 655360 events read in total (10918ms).
[14:59:37.321] <TB3>     INFO: Expecting 655360 events.
[14:59:48.820] <TB3>     INFO: 655360 events read in total (10943ms).
[14:59:48.844] <TB3>     INFO: Expecting 655360 events.
[15:00:00.328] <TB3>     INFO: 655360 events read in total (10934ms).
[15:00:00.358] <TB3>     INFO: Expecting 655360 events.
[15:00:11.852] <TB3>     INFO: 655360 events read in total (10948ms).
[15:00:11.883] <TB3>     INFO: Expecting 655360 events.
[15:00:23.417] <TB3>     INFO: 655360 events read in total (10991ms).
[15:00:23.456] <TB3>     INFO: Expecting 655360 events.
[15:00:34.936] <TB3>     INFO: 655360 events read in total (10947ms).
[15:00:34.976] <TB3>     INFO: Expecting 655360 events.
[15:00:46.486] <TB3>     INFO: 655360 events read in total (10974ms).
[15:00:46.530] <TB3>     INFO: Expecting 655360 events.
[15:00:58.102] <TB3>     INFO: 655360 events read in total (11045ms).
[15:00:58.150] <TB3>     INFO: Expecting 655360 events.
[15:01:09.639] <TB3>     INFO: 655360 events read in total (10962ms).
[15:01:09.692] <TB3>     INFO: Expecting 655360 events.
[15:01:21.387] <TB3>     INFO: 655360 events read in total (11169ms).
[15:01:21.444] <TB3>     INFO: Expecting 655360 events.
[15:01:33.005] <TB3>     INFO: 655360 events read in total (11034ms).
[15:01:33.069] <TB3>     INFO: Expecting 655360 events.
[15:01:44.615] <TB3>     INFO: 655360 events read in total (11019ms).
[15:01:44.688] <TB3>     INFO: Expecting 655360 events.
[15:01:56.234] <TB3>     INFO: 655360 events read in total (11019ms).
[15:01:56.305] <TB3>     INFO: Expecting 655360 events.
[15:02:07.789] <TB3>     INFO: 655360 events read in total (10957ms).
[15:02:07.866] <TB3>     INFO: Test took 185580ms.
[15:02:08.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:02:08.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:02:08.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:02:08.040] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.041] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:02:08.041] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.041] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:02:08.041] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.041] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:02:08.041] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.042] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:02:08.042] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.042] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:02:08.042] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.043] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:02:08.043] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.043] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:02:08.043] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.043] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:02:08.043] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.044] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:02:08.044] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.044] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:02:08.044] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.045] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:02:08.045] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.045] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:02:08.045] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:02:08.045] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:02:08.045] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.052] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.059] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.066] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.072] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.079] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:02:08.086] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:02:08.093] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:02:08.100] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:02:08.106] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:02:08.113] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:02:08.120] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:02:08.127] <TB3>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:02:08.134] <TB3>     INFO: safety margin for low PH: adding 9, margin is now 29
[15:02:08.140] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.147] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.154] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.161] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:02:08.167] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.174] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.181] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.187] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.194] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.201] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.208] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.214] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:02:08.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:02:08.250] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C0.dat
[15:02:08.250] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C1.dat
[15:02:08.250] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C2.dat
[15:02:08.251] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C3.dat
[15:02:08.251] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C4.dat
[15:02:08.251] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C5.dat
[15:02:08.251] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C6.dat
[15:02:08.251] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C7.dat
[15:02:08.251] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C8.dat
[15:02:08.251] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C9.dat
[15:02:08.252] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C10.dat
[15:02:08.252] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C11.dat
[15:02:08.252] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C12.dat
[15:02:08.252] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C13.dat
[15:02:08.252] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C14.dat
[15:02:08.252] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C15.dat
[15:02:08.597] <TB3>     INFO: Expecting 41600 events.
[15:02:12.458] <TB3>     INFO: 41600 events read in total (3146ms).
[15:02:12.459] <TB3>     INFO: Test took 4204ms.
[15:02:13.106] <TB3>     INFO: Expecting 41600 events.
[15:02:16.969] <TB3>     INFO: 41600 events read in total (3148ms).
[15:02:16.970] <TB3>     INFO: Test took 4210ms.
[15:02:17.618] <TB3>     INFO: Expecting 41600 events.
[15:02:21.432] <TB3>     INFO: 41600 events read in total (3099ms).
[15:02:21.434] <TB3>     INFO: Test took 4162ms.
[15:02:21.734] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:21.865] <TB3>     INFO: Expecting 2560 events.
[15:02:22.823] <TB3>     INFO: 2560 events read in total (243ms).
[15:02:22.824] <TB3>     INFO: Test took 1090ms.
[15:02:22.825] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:23.332] <TB3>     INFO: Expecting 2560 events.
[15:02:24.289] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:24.290] <TB3>     INFO: Test took 1465ms.
[15:02:24.291] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:24.798] <TB3>     INFO: Expecting 2560 events.
[15:02:25.756] <TB3>     INFO: 2560 events read in total (243ms).
[15:02:25.757] <TB3>     INFO: Test took 1466ms.
[15:02:25.759] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:26.265] <TB3>     INFO: Expecting 2560 events.
[15:02:27.225] <TB3>     INFO: 2560 events read in total (245ms).
[15:02:27.225] <TB3>     INFO: Test took 1466ms.
[15:02:27.227] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:27.733] <TB3>     INFO: Expecting 2560 events.
[15:02:28.691] <TB3>     INFO: 2560 events read in total (243ms).
[15:02:28.692] <TB3>     INFO: Test took 1465ms.
[15:02:28.694] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:29.201] <TB3>     INFO: Expecting 2560 events.
[15:02:30.157] <TB3>     INFO: 2560 events read in total (241ms).
[15:02:30.157] <TB3>     INFO: Test took 1463ms.
[15:02:30.159] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:30.666] <TB3>     INFO: Expecting 2560 events.
[15:02:31.625] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:31.625] <TB3>     INFO: Test took 1466ms.
[15:02:31.627] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:32.134] <TB3>     INFO: Expecting 2560 events.
[15:02:33.092] <TB3>     INFO: 2560 events read in total (243ms).
[15:02:33.092] <TB3>     INFO: Test took 1465ms.
[15:02:33.094] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:33.601] <TB3>     INFO: Expecting 2560 events.
[15:02:34.557] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:34.558] <TB3>     INFO: Test took 1464ms.
[15:02:34.560] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:35.067] <TB3>     INFO: Expecting 2560 events.
[15:02:36.025] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:36.025] <TB3>     INFO: Test took 1465ms.
[15:02:36.027] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:36.533] <TB3>     INFO: Expecting 2560 events.
[15:02:37.491] <TB3>     INFO: 2560 events read in total (243ms).
[15:02:37.491] <TB3>     INFO: Test took 1464ms.
[15:02:37.493] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:37.999] <TB3>     INFO: Expecting 2560 events.
[15:02:38.958] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:38.960] <TB3>     INFO: Test took 1467ms.
[15:02:38.963] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:39.467] <TB3>     INFO: Expecting 2560 events.
[15:02:40.427] <TB3>     INFO: 2560 events read in total (245ms).
[15:02:40.428] <TB3>     INFO: Test took 1465ms.
[15:02:40.430] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:40.936] <TB3>     INFO: Expecting 2560 events.
[15:02:41.893] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:41.893] <TB3>     INFO: Test took 1463ms.
[15:02:41.895] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:42.401] <TB3>     INFO: Expecting 2560 events.
[15:02:43.361] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:43.361] <TB3>     INFO: Test took 1466ms.
[15:02:43.363] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:43.869] <TB3>     INFO: Expecting 2560 events.
[15:02:44.826] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:44.826] <TB3>     INFO: Test took 1463ms.
[15:02:44.829] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:45.335] <TB3>     INFO: Expecting 2560 events.
[15:02:46.294] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:46.294] <TB3>     INFO: Test took 1465ms.
[15:02:46.297] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:46.803] <TB3>     INFO: Expecting 2560 events.
[15:02:47.762] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:47.762] <TB3>     INFO: Test took 1465ms.
[15:02:47.764] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:48.271] <TB3>     INFO: Expecting 2560 events.
[15:02:49.230] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:49.231] <TB3>     INFO: Test took 1467ms.
[15:02:49.233] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:49.739] <TB3>     INFO: Expecting 2560 events.
[15:02:50.696] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:50.697] <TB3>     INFO: Test took 1464ms.
[15:02:50.699] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:51.205] <TB3>     INFO: Expecting 2560 events.
[15:02:52.163] <TB3>     INFO: 2560 events read in total (243ms).
[15:02:52.164] <TB3>     INFO: Test took 1465ms.
[15:02:52.166] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:52.675] <TB3>     INFO: Expecting 2560 events.
[15:02:53.633] <TB3>     INFO: 2560 events read in total (243ms).
[15:02:53.634] <TB3>     INFO: Test took 1468ms.
[15:02:53.636] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:54.142] <TB3>     INFO: Expecting 2560 events.
[15:02:55.100] <TB3>     INFO: 2560 events read in total (243ms).
[15:02:55.101] <TB3>     INFO: Test took 1466ms.
[15:02:55.103] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:55.610] <TB3>     INFO: Expecting 2560 events.
[15:02:56.567] <TB3>     INFO: 2560 events read in total (243ms).
[15:02:56.568] <TB3>     INFO: Test took 1465ms.
[15:02:56.570] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:57.076] <TB3>     INFO: Expecting 2560 events.
[15:02:58.032] <TB3>     INFO: 2560 events read in total (241ms).
[15:02:58.033] <TB3>     INFO: Test took 1463ms.
[15:02:58.037] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:58.541] <TB3>     INFO: Expecting 2560 events.
[15:02:59.500] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:59.501] <TB3>     INFO: Test took 1465ms.
[15:02:59.503] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:00.009] <TB3>     INFO: Expecting 2560 events.
[15:03:00.967] <TB3>     INFO: 2560 events read in total (243ms).
[15:03:00.968] <TB3>     INFO: Test took 1465ms.
[15:03:00.970] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:01.476] <TB3>     INFO: Expecting 2560 events.
[15:03:02.435] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:02.436] <TB3>     INFO: Test took 1466ms.
[15:03:02.437] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:02.946] <TB3>     INFO: Expecting 2560 events.
[15:03:03.905] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:03.905] <TB3>     INFO: Test took 1468ms.
[15:03:03.907] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:04.414] <TB3>     INFO: Expecting 2560 events.
[15:03:05.371] <TB3>     INFO: 2560 events read in total (242ms).
[15:03:05.372] <TB3>     INFO: Test took 1465ms.
[15:03:05.374] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:05.880] <TB3>     INFO: Expecting 2560 events.
[15:03:06.838] <TB3>     INFO: 2560 events read in total (244ms).
[15:03:06.838] <TB3>     INFO: Test took 1464ms.
[15:03:06.840] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:07.346] <TB3>     INFO: Expecting 2560 events.
[15:03:08.306] <TB3>     INFO: 2560 events read in total (245ms).
[15:03:08.306] <TB3>     INFO: Test took 1466ms.
[15:03:09.334] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[15:03:09.334] <TB3>     INFO: PH scale (per ROC):    76  74  67  76  80  71  68  64  76  71  78  75  63  58  75  69
[15:03:09.334] <TB3>     INFO: PH offset (per ROC):  173 189 174 173 176 176 170 187 180 166 150 174 185 188 173 177
[15:03:09.505] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:03:09.509] <TB3>     INFO: ######################################################################
[15:03:09.509] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:03:09.509] <TB3>     INFO: ######################################################################
[15:03:09.509] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:03:09.519] <TB3>     INFO: scanning low vcal = 10
[15:03:09.861] <TB3>     INFO: Expecting 41600 events.
[15:03:13.593] <TB3>     INFO: 41600 events read in total (3016ms).
[15:03:13.593] <TB3>     INFO: Test took 4074ms.
[15:03:13.595] <TB3>     INFO: scanning low vcal = 20
[15:03:14.102] <TB3>     INFO: Expecting 41600 events.
[15:03:17.796] <TB3>     INFO: 41600 events read in total (2979ms).
[15:03:17.797] <TB3>     INFO: Test took 4202ms.
[15:03:17.799] <TB3>     INFO: scanning low vcal = 30
[15:03:18.305] <TB3>     INFO: Expecting 41600 events.
[15:03:22.009] <TB3>     INFO: 41600 events read in total (2990ms).
[15:03:22.010] <TB3>     INFO: Test took 4211ms.
[15:03:22.012] <TB3>     INFO: scanning low vcal = 40
[15:03:22.515] <TB3>     INFO: Expecting 41600 events.
[15:03:26.708] <TB3>     INFO: 41600 events read in total (3478ms).
[15:03:26.709] <TB3>     INFO: Test took 4697ms.
[15:03:26.712] <TB3>     INFO: scanning low vcal = 50
[15:03:27.129] <TB3>     INFO: Expecting 41600 events.
[15:03:31.338] <TB3>     INFO: 41600 events read in total (3495ms).
[15:03:31.339] <TB3>     INFO: Test took 4627ms.
[15:03:31.343] <TB3>     INFO: scanning low vcal = 60
[15:03:31.759] <TB3>     INFO: Expecting 41600 events.
[15:03:35.972] <TB3>     INFO: 41600 events read in total (3498ms).
[15:03:35.972] <TB3>     INFO: Test took 4629ms.
[15:03:35.975] <TB3>     INFO: scanning low vcal = 70
[15:03:36.392] <TB3>     INFO: Expecting 41600 events.
[15:03:40.606] <TB3>     INFO: 41600 events read in total (3499ms).
[15:03:40.607] <TB3>     INFO: Test took 4632ms.
[15:03:40.610] <TB3>     INFO: scanning low vcal = 80
[15:03:41.027] <TB3>     INFO: Expecting 41600 events.
[15:03:45.244] <TB3>     INFO: 41600 events read in total (3502ms).
[15:03:45.244] <TB3>     INFO: Test took 4634ms.
[15:03:45.247] <TB3>     INFO: scanning low vcal = 90
[15:03:45.667] <TB3>     INFO: Expecting 41600 events.
[15:03:49.872] <TB3>     INFO: 41600 events read in total (3491ms).
[15:03:49.872] <TB3>     INFO: Test took 4625ms.
[15:03:49.876] <TB3>     INFO: scanning low vcal = 100
[15:03:50.296] <TB3>     INFO: Expecting 41600 events.
[15:03:54.651] <TB3>     INFO: 41600 events read in total (3640ms).
[15:03:54.651] <TB3>     INFO: Test took 4775ms.
[15:03:54.654] <TB3>     INFO: scanning low vcal = 110
[15:03:55.071] <TB3>     INFO: Expecting 41600 events.
[15:03:59.323] <TB3>     INFO: 41600 events read in total (3537ms).
[15:03:59.323] <TB3>     INFO: Test took 4669ms.
[15:03:59.328] <TB3>     INFO: scanning low vcal = 120
[15:03:59.744] <TB3>     INFO: Expecting 41600 events.
[15:04:04.018] <TB3>     INFO: 41600 events read in total (3560ms).
[15:04:04.018] <TB3>     INFO: Test took 4690ms.
[15:04:04.021] <TB3>     INFO: scanning low vcal = 130
[15:04:04.440] <TB3>     INFO: Expecting 41600 events.
[15:04:08.712] <TB3>     INFO: 41600 events read in total (3558ms).
[15:04:08.712] <TB3>     INFO: Test took 4691ms.
[15:04:08.715] <TB3>     INFO: scanning low vcal = 140
[15:04:09.130] <TB3>     INFO: Expecting 41600 events.
[15:04:13.384] <TB3>     INFO: 41600 events read in total (3539ms).
[15:04:13.384] <TB3>     INFO: Test took 4669ms.
[15:04:13.387] <TB3>     INFO: scanning low vcal = 150
[15:04:13.802] <TB3>     INFO: Expecting 41600 events.
[15:04:18.059] <TB3>     INFO: 41600 events read in total (3542ms).
[15:04:18.060] <TB3>     INFO: Test took 4673ms.
[15:04:18.063] <TB3>     INFO: scanning low vcal = 160
[15:04:18.480] <TB3>     INFO: Expecting 41600 events.
[15:04:22.707] <TB3>     INFO: 41600 events read in total (3513ms).
[15:04:22.707] <TB3>     INFO: Test took 4644ms.
[15:04:22.711] <TB3>     INFO: scanning low vcal = 170
[15:04:23.127] <TB3>     INFO: Expecting 41600 events.
[15:04:27.380] <TB3>     INFO: 41600 events read in total (3538ms).
[15:04:27.381] <TB3>     INFO: Test took 4670ms.
[15:04:27.385] <TB3>     INFO: scanning low vcal = 180
[15:04:27.796] <TB3>     INFO: Expecting 41600 events.
[15:04:32.010] <TB3>     INFO: 41600 events read in total (3499ms).
[15:04:32.010] <TB3>     INFO: Test took 4624ms.
[15:04:32.013] <TB3>     INFO: scanning low vcal = 190
[15:04:32.434] <TB3>     INFO: Expecting 41600 events.
[15:04:36.673] <TB3>     INFO: 41600 events read in total (3524ms).
[15:04:36.674] <TB3>     INFO: Test took 4661ms.
[15:04:36.677] <TB3>     INFO: scanning low vcal = 200
[15:04:37.098] <TB3>     INFO: Expecting 41600 events.
[15:04:41.380] <TB3>     INFO: 41600 events read in total (3567ms).
[15:04:41.381] <TB3>     INFO: Test took 4704ms.
[15:04:41.384] <TB3>     INFO: scanning low vcal = 210
[15:04:41.803] <TB3>     INFO: Expecting 41600 events.
[15:04:46.047] <TB3>     INFO: 41600 events read in total (3529ms).
[15:04:46.048] <TB3>     INFO: Test took 4663ms.
[15:04:46.052] <TB3>     INFO: scanning low vcal = 220
[15:04:46.470] <TB3>     INFO: Expecting 41600 events.
[15:04:50.681] <TB3>     INFO: 41600 events read in total (3496ms).
[15:04:50.682] <TB3>     INFO: Test took 4630ms.
[15:04:50.685] <TB3>     INFO: scanning low vcal = 230
[15:04:51.105] <TB3>     INFO: Expecting 41600 events.
[15:04:55.314] <TB3>     INFO: 41600 events read in total (3494ms).
[15:04:55.315] <TB3>     INFO: Test took 4630ms.
[15:04:55.318] <TB3>     INFO: scanning low vcal = 240
[15:04:55.737] <TB3>     INFO: Expecting 41600 events.
[15:05:00.003] <TB3>     INFO: 41600 events read in total (3551ms).
[15:05:00.004] <TB3>     INFO: Test took 4686ms.
[15:05:00.006] <TB3>     INFO: scanning low vcal = 250
[15:05:00.423] <TB3>     INFO: Expecting 41600 events.
[15:05:04.673] <TB3>     INFO: 41600 events read in total (3535ms).
[15:05:04.673] <TB3>     INFO: Test took 4667ms.
[15:05:04.677] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:05:05.092] <TB3>     INFO: Expecting 41600 events.
[15:05:09.244] <TB3>     INFO: 41600 events read in total (3543ms).
[15:05:09.245] <TB3>     INFO: Test took 4567ms.
[15:05:09.248] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:05:09.665] <TB3>     INFO: Expecting 41600 events.
[15:05:13.915] <TB3>     INFO: 41600 events read in total (3535ms).
[15:05:13.916] <TB3>     INFO: Test took 4668ms.
[15:05:13.919] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:05:14.333] <TB3>     INFO: Expecting 41600 events.
[15:05:18.571] <TB3>     INFO: 41600 events read in total (3523ms).
[15:05:18.572] <TB3>     INFO: Test took 4653ms.
[15:05:18.574] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:05:18.991] <TB3>     INFO: Expecting 41600 events.
[15:05:23.233] <TB3>     INFO: 41600 events read in total (3527ms).
[15:05:23.234] <TB3>     INFO: Test took 4660ms.
[15:05:23.237] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:05:23.654] <TB3>     INFO: Expecting 41600 events.
[15:05:27.908] <TB3>     INFO: 41600 events read in total (3539ms).
[15:05:27.908] <TB3>     INFO: Test took 4671ms.
[15:05:28.477] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:05:28.480] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:05:28.480] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:05:28.480] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:05:28.480] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:05:28.481] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:05:28.481] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:05:28.481] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:05:28.481] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:05:28.481] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:05:28.482] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:05:28.482] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:05:28.482] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:05:28.482] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:05:28.482] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:05:28.482] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:05:28.482] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:06:06.853] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:06:06.853] <TB3>     INFO: non-linearity mean:  0.954 0.964 0.956 0.963 0.963 0.957 0.958 0.967 0.961 0.961 0.959 0.960 0.960 0.957 0.965 0.957
[15:06:06.853] <TB3>     INFO: non-linearity RMS:   0.007 0.007 0.007 0.005 0.004 0.007 0.006 0.006 0.006 0.005 0.005 0.007 0.006 0.008 0.005 0.006
[15:06:06.853] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:06:06.876] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:06:06.899] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:06:06.922] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:06:06.945] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:06:06.967] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:06:06.990] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:06:07.013] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:06:07.036] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:06:07.059] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:06:07.081] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:06:07.105] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:06:07.128] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:06:07.150] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:06:07.173] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:06:07.196] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-39_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:06:07.219] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:06:07.219] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:06:07.226] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:06:07.226] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:06:07.229] <TB3>     INFO: ######################################################################
[15:06:07.229] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:06:07.229] <TB3>     INFO: ######################################################################
[15:06:07.232] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:06:07.242] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:06:07.242] <TB3>     INFO:     run 1 of 1
[15:06:07.242] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:06:07.583] <TB3>     INFO: Expecting 3120000 events.
[15:06:57.287] <TB3>     INFO: 1253435 events read in total (48989ms).
[15:07:46.575] <TB3>     INFO: 2507905 events read in total (98278ms).
[15:08:10.668] <TB3>     INFO: 3120000 events read in total (122370ms).
[15:08:10.717] <TB3>     INFO: Test took 123476ms.
[15:08:10.804] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:10.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:08:12.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:08:14.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:08:15.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:08:17.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:08:18.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:08:20.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:08:21.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:08:23.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:08:24.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:08:26.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:08:27.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:08:29.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:08:30.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:08:31.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:08:33.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:08:34.958] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407715840
[15:08:34.990] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:08:34.990] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4808, RMS = 1.88692
[15:08:34.990] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:08:34.990] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:08:34.990] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.464, RMS = 2.33169
[15:08:34.990] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:08:34.991] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:08:34.991] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 101.453, RMS = 2.17445
[15:08:34.991] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 113
[15:08:34.991] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:08:34.991] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 104.272, RMS = 2.25941
[15:08:34.991] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 116
[15:08:34.992] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:08:34.992] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9913, RMS = 0.930828
[15:08:34.992] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:08:34.992] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:08:34.992] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8728, RMS = 1.20957
[15:08:34.992] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:08:34.994] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:08:34.994] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8825, RMS = 1.91333
[15:08:34.994] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:08:34.994] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:08:34.994] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.9234, RMS = 2.37147
[15:08:34.994] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:08:34.995] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:08:34.995] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8671, RMS = 1.58075
[15:08:34.995] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:08:34.995] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:08:34.995] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.0576, RMS = 1.76107
[15:08:34.995] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:08:34.996] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:08:34.996] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8418, RMS = 1.74323
[15:08:34.996] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:08:34.996] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:08:34.996] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.5727, RMS = 2.25975
[15:08:34.996] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:08:34.997] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:08:34.997] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5489, RMS = 1.26673
[15:08:34.997] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:08:34.997] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:08:34.997] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4902, RMS = 1.81783
[15:08:34.997] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:08:34.998] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:08:34.998] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1352, RMS = 1.20739
[15:08:34.998] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:08:34.998] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:08:34.998] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1164, RMS = 1.28593
[15:08:34.998] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:08:34.999] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:08:34.999] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.7484, RMS = 1.39553
[15:08:34.999] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[15:08:34.999] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:08:34.999] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.5265, RMS = 1.67359
[15:08:34.999] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[15:08:34.000] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:08:34.000] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8175, RMS = 1.91649
[15:08:34.000] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:08:34.000] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:08:34.000] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5163, RMS = 1.90239
[15:08:34.000] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:08:35.002] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:08:35.002] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6075, RMS = 1.53437
[15:08:35.002] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:08:35.002] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:08:35.002] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3935, RMS = 1.63485
[15:08:35.002] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:08:35.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:08:35.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.8341, RMS = 1.88149
[15:08:35.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:08:35.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:08:35.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.1026, RMS = 2.43948
[15:08:35.003] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:08:35.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:08:35.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.9447, RMS = 2.08494
[15:08:35.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[15:08:35.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:08:35.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.5768, RMS = 2.37402
[15:08:35.004] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[15:08:35.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:08:35.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.866, RMS = 1.75337
[15:08:35.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:08:35.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:08:35.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1894, RMS = 2.41425
[15:08:35.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:08:35.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:08:35.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.7881, RMS = 1.84428
[15:08:35.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:08:35.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:08:35.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.8753, RMS = 2.30591
[15:08:35.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:08:35.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:08:35.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.3111, RMS = 1.80219
[15:08:35.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:08:35.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:08:35.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.8294, RMS = 2.23396
[15:08:35.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:08:35.010] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[15:08:35.010] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    1    1    0    0    0
[15:08:35.010] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:08:35.104] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:08:35.104] <TB3>     INFO: enter test to run
[15:08:35.104] <TB3>     INFO:   test:  no parameter change
[15:08:35.105] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 395.5mA
[15:08:35.105] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[15:08:35.105] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:08:35.105] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:08:35.598] <TB3>    QUIET: Connection to board 24 closed.
[15:08:35.606] <TB3>     INFO: pXar: this is the end, my friend
[15:08:35.606] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
