{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710678684389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710678684389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 12:31:24 2024 " "Processing started: Sun Mar 17 12:31:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710678684389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710678684389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C_controller -c I2C_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_controller -c I2C_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710678684389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710678691582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710678691582 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement I2C_controllerNewTest.vhd(116) " "VHDL syntax error at I2C_controllerNewTest.vhd(116) near text \"elsif\";  expecting \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "src/I2C_controllerNewTest.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/I2C/src/I2C_controllerNewTest.vhd" 116 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710678698346 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement I2C_controllerNewTest.vhd(166) " "VHDL syntax error at I2C_controllerNewTest.vhd(166) near text \"elsif\";  expecting \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "src/I2C_controllerNewTest.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/I2C/src/I2C_controllerNewTest.vhd" 166 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710678698346 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement I2C_controllerNewTest.vhd(198) " "VHDL syntax error at I2C_controllerNewTest.vhd(198) near text \"elsif\";  expecting \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "src/I2C_controllerNewTest.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/I2C/src/I2C_controllerNewTest.vhd" 198 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710678698346 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement I2C_controllerNewTest.vhd(221) " "VHDL syntax error at I2C_controllerNewTest.vhd(221) near text \"elsif\";  expecting \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "src/I2C_controllerNewTest.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/I2C/src/I2C_controllerNewTest.vhd" 221 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710678698346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_controllernewtest.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c_controllernewtest.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710678698346 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710678698575 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 17 12:31:38 2024 " "Processing ended: Sun Mar 17 12:31:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710678698575 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710678698575 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710678698575 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710678698575 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710678699293 ""}
