Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May  5 17:09:03 2025
| Host         : Banan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-16  Warning   Large setup violation           487         
TIMING-18  Warning   Missing input or output delay   36          
TIMING-20  Warning   Non-clocked latch               9           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: fetch/pcq_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fetch/pcq_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fetch/pcq_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fetch/pcq_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fetch/pcq_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.198     -749.666                    546                 1379        0.201        0.000                      0                 1379        3.750        0.000                       0                   616  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.198     -749.666                    546                 1349        0.201        0.000                      0                 1349        3.750        0.000                       0                   616  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.385        0.000                      0                   30        1.027        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          546  Failing Endpoints,  Worst Slack       -2.198ns,  Total Violation     -749.666ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.198ns  (required time - arrival time)
  Source:                 fetch/pcq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.168ns  (logic 2.269ns (18.648%)  route 9.899ns (81.352%))
  Logic Levels:           12  (LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.709     5.311    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  fetch/pcq_reg[3]/Q
                         net (fo=60, routed)          0.876     6.706    fetch/CONV_INTEGER[1]
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.124     6.830 r  fetch/pcq[24]_i_2/O
                         net (fo=130, routed)         1.329     8.159    instr_deocde/instruction[15]
    SLICE_X8Y150         LUT6 (Prop_lut6_I2_O)        0.124     8.283 r  instr_deocde/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.822     9.105    instr_deocde/plusOp_carry_i_14_n_0
    SLICE_X11Y154        LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  instr_deocde/plusOp_carry_i_2/O
                         net (fo=115, routed)         1.610    10.838    instr_deocde/rd1[2]
    SLICE_X8Y146         LUT5 (Prop_lut5_I1_O)        0.124    10.962 r  instr_deocde/reg_file[7][7]_i_9/O
                         net (fo=3, routed)           0.612    11.574    instr_deocde/reg_file[7][7]_i_9_n_0
    SLICE_X8Y147         LUT6 (Prop_lut6_I5_O)        0.124    11.698 r  instr_deocde/reg_file[7][5]_i_9/O
                         net (fo=2, routed)           0.844    12.543    instr_deocde/reg_file[7][5]_i_9_n_0
    SLICE_X9Y157         LUT4 (Prop_lut4_I3_O)        0.124    12.667 r  instr_deocde/reg_file[7][5]_i_5/O
                         net (fo=1, routed)           0.579    13.245    instr_deocde/executie/data5[5]
    SLICE_X10Y156        LUT6 (Prop_lut6_I2_O)        0.124    13.369 r  instr_deocde/reg_file[7][5]_i_2/O
                         net (fo=2, routed)           0.000    13.369    instr_deocde/reg_file[7][5]_i_2_n_0
    SLICE_X10Y156        MUXF7 (Prop_muxf7_I1_O)      0.214    13.583 r  instr_deocde/ram_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.007    14.590    instr_deocde/alures[3]
    SLICE_X7Y153         LUT4 (Prop_lut4_I2_O)        0.297    14.887 f  instr_deocde/pcq[31]_i_21/O
                         net (fo=1, routed)           0.916    15.803    instr_deocde/pcq[31]_i_21_n_0
    SLICE_X7Y147         LUT5 (Prop_lut5_I0_O)        0.124    15.927 f  instr_deocde/pcq[31]_i_8/O
                         net (fo=2, routed)           0.726    16.653    instr_deocde/pcq[31]_i_8_n_0
    SLICE_X4Y144         LUT6 (Prop_lut6_I4_O)        0.124    16.777 r  instr_deocde/pcq[31]_i_4_comp/O
                         net (fo=1, routed)           0.578    17.355    fetch/pcsrc_repN_alias
    SLICE_X4Y145         LUT6 (Prop_lut6_I5_O)        0.124    17.479 r  fetch/pcq[16]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.479    fetch/pcd[16]
    SLICE_X4Y145         FDCE                                         r  fetch/pcq_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.587    15.009    fetch/clk_IBUF_BUFG
    SLICE_X4Y145         FDCE                                         r  fetch/pcq_reg[16]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y145         FDCE (Setup_fdce_C_D)        0.031    15.281    fetch/pcq_reg[16]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -17.479    
  -------------------------------------------------------------------
                         slack                                 -2.198    

Slack (VIOLATED) :        -2.193ns  (required time - arrival time)
  Source:                 fetch/pcq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.147ns  (logic 2.269ns (18.679%)  route 9.878ns (81.321%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.709     5.311    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  fetch/pcq_reg[3]/Q
                         net (fo=60, routed)          0.876     6.706    fetch/CONV_INTEGER[1]
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.124     6.830 r  fetch/pcq[24]_i_2/O
                         net (fo=130, routed)         1.329     8.159    instr_deocde/instruction[15]
    SLICE_X8Y150         LUT6 (Prop_lut6_I2_O)        0.124     8.283 r  instr_deocde/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.822     9.105    instr_deocde/plusOp_carry_i_14_n_0
    SLICE_X11Y154        LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  instr_deocde/plusOp_carry_i_2/O
                         net (fo=115, routed)         1.610    10.838    instr_deocde/rd1[2]
    SLICE_X8Y146         LUT5 (Prop_lut5_I1_O)        0.124    10.962 f  instr_deocde/reg_file[7][7]_i_9/O
                         net (fo=3, routed)           0.612    11.574    instr_deocde/reg_file[7][7]_i_9_n_0
    SLICE_X8Y147         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  instr_deocde/reg_file[7][5]_i_9/O
                         net (fo=2, routed)           0.844    12.543    instr_deocde/reg_file[7][5]_i_9_n_0
    SLICE_X9Y157         LUT4 (Prop_lut4_I3_O)        0.124    12.667 f  instr_deocde/reg_file[7][5]_i_5/O
                         net (fo=1, routed)           0.579    13.245    instr_deocde/executie/data5[5]
    SLICE_X10Y156        LUT6 (Prop_lut6_I2_O)        0.124    13.369 f  instr_deocde/reg_file[7][5]_i_2/O
                         net (fo=2, routed)           0.000    13.369    instr_deocde/reg_file[7][5]_i_2_n_0
    SLICE_X10Y156        MUXF7 (Prop_muxf7_I1_O)      0.214    13.583 f  instr_deocde/ram_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.007    14.590    instr_deocde/alures[3]
    SLICE_X7Y153         LUT4 (Prop_lut4_I2_O)        0.297    14.887 r  instr_deocde/pcq[31]_i_21/O
                         net (fo=1, routed)           0.916    15.803    instr_deocde/pcq[31]_i_21_n_0
    SLICE_X7Y147         LUT5 (Prop_lut5_I0_O)        0.124    15.927 r  instr_deocde/pcq[31]_i_8/O
                         net (fo=2, routed)           0.648    16.575    instr_deocde/pcq[31]_i_8_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I2_O)        0.124    16.699 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.636    17.334    fetch/pcsrc
    SLICE_X3Y147         LUT5 (Prop_lut5_I3_O)        0.124    17.458 r  fetch/pcq[11]_i_1/O
                         net (fo=1, routed)           0.000    17.458    fetch/pcd[11]
    SLICE_X3Y147         FDCE                                         r  fetch/pcq_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.590    15.012    fetch/clk_IBUF_BUFG
    SLICE_X3Y147         FDCE                                         r  fetch/pcq_reg[11]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y147         FDCE (Setup_fdce_C_D)        0.029    15.265    fetch/pcq_reg[11]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -17.458    
  -------------------------------------------------------------------
                         slack                                 -2.193    

Slack (VIOLATED) :        -2.188ns  (required time - arrival time)
  Source:                 fetch/pcq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.144ns  (logic 2.269ns (18.684%)  route 9.875ns (81.316%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.709     5.311    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  fetch/pcq_reg[3]/Q
                         net (fo=60, routed)          0.876     6.706    fetch/CONV_INTEGER[1]
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.124     6.830 r  fetch/pcq[24]_i_2/O
                         net (fo=130, routed)         1.329     8.159    instr_deocde/instruction[15]
    SLICE_X8Y150         LUT6 (Prop_lut6_I2_O)        0.124     8.283 r  instr_deocde/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.822     9.105    instr_deocde/plusOp_carry_i_14_n_0
    SLICE_X11Y154        LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  instr_deocde/plusOp_carry_i_2/O
                         net (fo=115, routed)         1.610    10.838    instr_deocde/rd1[2]
    SLICE_X8Y146         LUT5 (Prop_lut5_I1_O)        0.124    10.962 f  instr_deocde/reg_file[7][7]_i_9/O
                         net (fo=3, routed)           0.612    11.574    instr_deocde/reg_file[7][7]_i_9_n_0
    SLICE_X8Y147         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  instr_deocde/reg_file[7][5]_i_9/O
                         net (fo=2, routed)           0.844    12.543    instr_deocde/reg_file[7][5]_i_9_n_0
    SLICE_X9Y157         LUT4 (Prop_lut4_I3_O)        0.124    12.667 f  instr_deocde/reg_file[7][5]_i_5/O
                         net (fo=1, routed)           0.579    13.245    instr_deocde/executie/data5[5]
    SLICE_X10Y156        LUT6 (Prop_lut6_I2_O)        0.124    13.369 f  instr_deocde/reg_file[7][5]_i_2/O
                         net (fo=2, routed)           0.000    13.369    instr_deocde/reg_file[7][5]_i_2_n_0
    SLICE_X10Y156        MUXF7 (Prop_muxf7_I1_O)      0.214    13.583 f  instr_deocde/ram_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.007    14.590    instr_deocde/alures[3]
    SLICE_X7Y153         LUT4 (Prop_lut4_I2_O)        0.297    14.887 r  instr_deocde/pcq[31]_i_21/O
                         net (fo=1, routed)           0.916    15.803    instr_deocde/pcq[31]_i_21_n_0
    SLICE_X7Y147         LUT5 (Prop_lut5_I0_O)        0.124    15.927 r  instr_deocde/pcq[31]_i_8/O
                         net (fo=2, routed)           0.648    16.575    instr_deocde/pcq[31]_i_8_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I2_O)        0.124    16.699 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.633    17.331    fetch/pcsrc
    SLICE_X3Y147         LUT5 (Prop_lut5_I3_O)        0.124    17.455 r  fetch/pcq[12]_i_1/O
                         net (fo=1, routed)           0.000    17.455    fetch/pcd[12]
    SLICE_X3Y147         FDCE                                         r  fetch/pcq_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.590    15.012    fetch/clk_IBUF_BUFG
    SLICE_X3Y147         FDCE                                         r  fetch/pcq_reg[12]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y147         FDCE (Setup_fdce_C_D)        0.031    15.267    fetch/pcq_reg[12]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -17.455    
  -------------------------------------------------------------------
                         slack                                 -2.188    

Slack (VIOLATED) :        -2.132ns  (required time - arrival time)
  Source:                 fetch/pcq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.087ns  (logic 2.269ns (18.772%)  route 9.818ns (81.228%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.709     5.311    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  fetch/pcq_reg[3]/Q
                         net (fo=60, routed)          0.876     6.706    fetch/CONV_INTEGER[1]
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.124     6.830 r  fetch/pcq[24]_i_2/O
                         net (fo=130, routed)         1.329     8.159    instr_deocde/instruction[15]
    SLICE_X8Y150         LUT6 (Prop_lut6_I2_O)        0.124     8.283 r  instr_deocde/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.822     9.105    instr_deocde/plusOp_carry_i_14_n_0
    SLICE_X11Y154        LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  instr_deocde/plusOp_carry_i_2/O
                         net (fo=115, routed)         1.610    10.838    instr_deocde/rd1[2]
    SLICE_X8Y146         LUT5 (Prop_lut5_I1_O)        0.124    10.962 f  instr_deocde/reg_file[7][7]_i_9/O
                         net (fo=3, routed)           0.612    11.574    instr_deocde/reg_file[7][7]_i_9_n_0
    SLICE_X8Y147         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  instr_deocde/reg_file[7][5]_i_9/O
                         net (fo=2, routed)           0.844    12.543    instr_deocde/reg_file[7][5]_i_9_n_0
    SLICE_X9Y157         LUT4 (Prop_lut4_I3_O)        0.124    12.667 f  instr_deocde/reg_file[7][5]_i_5/O
                         net (fo=1, routed)           0.579    13.245    instr_deocde/executie/data5[5]
    SLICE_X10Y156        LUT6 (Prop_lut6_I2_O)        0.124    13.369 f  instr_deocde/reg_file[7][5]_i_2/O
                         net (fo=2, routed)           0.000    13.369    instr_deocde/reg_file[7][5]_i_2_n_0
    SLICE_X10Y156        MUXF7 (Prop_muxf7_I1_O)      0.214    13.583 f  instr_deocde/ram_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.007    14.590    instr_deocde/alures[3]
    SLICE_X7Y153         LUT4 (Prop_lut4_I2_O)        0.297    14.887 r  instr_deocde/pcq[31]_i_21/O
                         net (fo=1, routed)           0.916    15.803    instr_deocde/pcq[31]_i_21_n_0
    SLICE_X7Y147         LUT5 (Prop_lut5_I0_O)        0.124    15.927 r  instr_deocde/pcq[31]_i_8/O
                         net (fo=2, routed)           0.648    16.575    instr_deocde/pcq[31]_i_8_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I2_O)        0.124    16.699 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.576    17.275    fetch/pcsrc
    SLICE_X3Y146         LUT5 (Prop_lut5_I3_O)        0.124    17.399 r  fetch/pcq[7]_i_1/O
                         net (fo=1, routed)           0.000    17.399    fetch/pcd[7]
    SLICE_X3Y146         FDCE                                         r  fetch/pcq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589    15.011    fetch/clk_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  fetch/pcq_reg[7]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y146         FDCE (Setup_fdce_C_D)        0.032    15.267    fetch/pcq_reg[7]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -17.399    
  -------------------------------------------------------------------
                         slack                                 -2.132    

Slack (VIOLATED) :        -2.131ns  (required time - arrival time)
  Source:                 fetch/pcq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.191ns  (logic 2.269ns (18.612%)  route 9.922ns (81.388%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.709     5.311    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  fetch/pcq_reg[3]/Q
                         net (fo=60, routed)          0.876     6.706    fetch/CONV_INTEGER[1]
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.124     6.830 r  fetch/pcq[24]_i_2/O
                         net (fo=130, routed)         1.329     8.159    instr_deocde/instruction[15]
    SLICE_X8Y150         LUT6 (Prop_lut6_I2_O)        0.124     8.283 r  instr_deocde/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.822     9.105    instr_deocde/plusOp_carry_i_14_n_0
    SLICE_X11Y154        LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  instr_deocde/plusOp_carry_i_2/O
                         net (fo=115, routed)         1.610    10.838    instr_deocde/rd1[2]
    SLICE_X8Y146         LUT5 (Prop_lut5_I1_O)        0.124    10.962 f  instr_deocde/reg_file[7][7]_i_9/O
                         net (fo=3, routed)           0.612    11.574    instr_deocde/reg_file[7][7]_i_9_n_0
    SLICE_X8Y147         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  instr_deocde/reg_file[7][5]_i_9/O
                         net (fo=2, routed)           0.844    12.543    instr_deocde/reg_file[7][5]_i_9_n_0
    SLICE_X9Y157         LUT4 (Prop_lut4_I3_O)        0.124    12.667 f  instr_deocde/reg_file[7][5]_i_5/O
                         net (fo=1, routed)           0.579    13.245    instr_deocde/executie/data5[5]
    SLICE_X10Y156        LUT6 (Prop_lut6_I2_O)        0.124    13.369 f  instr_deocde/reg_file[7][5]_i_2/O
                         net (fo=2, routed)           0.000    13.369    instr_deocde/reg_file[7][5]_i_2_n_0
    SLICE_X10Y156        MUXF7 (Prop_muxf7_I1_O)      0.214    13.583 f  instr_deocde/ram_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.007    14.590    instr_deocde/alures[3]
    SLICE_X7Y153         LUT4 (Prop_lut4_I2_O)        0.297    14.887 r  instr_deocde/pcq[31]_i_21/O
                         net (fo=1, routed)           0.916    15.803    instr_deocde/pcq[31]_i_21_n_0
    SLICE_X7Y147         LUT5 (Prop_lut5_I0_O)        0.124    15.927 r  instr_deocde/pcq[31]_i_8/O
                         net (fo=2, routed)           0.648    16.575    instr_deocde/pcq[31]_i_8_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I2_O)        0.124    16.699 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.680    17.378    fetch/pcsrc
    SLICE_X0Y150         LUT5 (Prop_lut5_I3_O)        0.124    17.502 r  fetch/pcq[6]_i_1/O
                         net (fo=1, routed)           0.000    17.502    fetch/pcd[6]
    SLICE_X0Y150         FDCE                                         r  fetch/pcq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.765    15.187    fetch/clk_IBUF_BUFG
    SLICE_X0Y150         FDCE                                         r  fetch/pcq_reg[6]/C
                         clock pessimism              0.188    15.375    
                         clock uncertainty           -0.035    15.340    
    SLICE_X0Y150         FDCE (Setup_fdce_C_D)        0.031    15.371    fetch/pcq_reg[6]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -17.502    
  -------------------------------------------------------------------
                         slack                                 -2.131    

Slack (VIOLATED) :        -2.128ns  (required time - arrival time)
  Source:                 fetch/pcq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.082ns  (logic 2.269ns (18.779%)  route 9.813ns (81.221%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.709     5.311    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  fetch/pcq_reg[3]/Q
                         net (fo=60, routed)          0.876     6.706    fetch/CONV_INTEGER[1]
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.124     6.830 r  fetch/pcq[24]_i_2/O
                         net (fo=130, routed)         1.329     8.159    instr_deocde/instruction[15]
    SLICE_X8Y150         LUT6 (Prop_lut6_I2_O)        0.124     8.283 r  instr_deocde/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.822     9.105    instr_deocde/plusOp_carry_i_14_n_0
    SLICE_X11Y154        LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  instr_deocde/plusOp_carry_i_2/O
                         net (fo=115, routed)         1.610    10.838    instr_deocde/rd1[2]
    SLICE_X8Y146         LUT5 (Prop_lut5_I1_O)        0.124    10.962 f  instr_deocde/reg_file[7][7]_i_9/O
                         net (fo=3, routed)           0.612    11.574    instr_deocde/reg_file[7][7]_i_9_n_0
    SLICE_X8Y147         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  instr_deocde/reg_file[7][5]_i_9/O
                         net (fo=2, routed)           0.844    12.543    instr_deocde/reg_file[7][5]_i_9_n_0
    SLICE_X9Y157         LUT4 (Prop_lut4_I3_O)        0.124    12.667 f  instr_deocde/reg_file[7][5]_i_5/O
                         net (fo=1, routed)           0.579    13.245    instr_deocde/executie/data5[5]
    SLICE_X10Y156        LUT6 (Prop_lut6_I2_O)        0.124    13.369 f  instr_deocde/reg_file[7][5]_i_2/O
                         net (fo=2, routed)           0.000    13.369    instr_deocde/reg_file[7][5]_i_2_n_0
    SLICE_X10Y156        MUXF7 (Prop_muxf7_I1_O)      0.214    13.583 f  instr_deocde/ram_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.007    14.590    instr_deocde/alures[3]
    SLICE_X7Y153         LUT4 (Prop_lut4_I2_O)        0.297    14.887 r  instr_deocde/pcq[31]_i_21/O
                         net (fo=1, routed)           0.916    15.803    instr_deocde/pcq[31]_i_21_n_0
    SLICE_X7Y147         LUT5 (Prop_lut5_I0_O)        0.124    15.927 r  instr_deocde/pcq[31]_i_8/O
                         net (fo=2, routed)           0.648    16.575    instr_deocde/pcq[31]_i_8_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I2_O)        0.124    16.699 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.571    17.270    fetch/pcsrc
    SLICE_X3Y146         LUT5 (Prop_lut5_I3_O)        0.124    17.394 r  fetch/pcq[26]_i_1/O
                         net (fo=1, routed)           0.000    17.394    fetch/pcd[26]
    SLICE_X3Y146         FDCE                                         r  fetch/pcq_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589    15.011    fetch/clk_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  fetch/pcq_reg[26]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y146         FDCE (Setup_fdce_C_D)        0.031    15.266    fetch/pcq_reg[26]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -17.394    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.102ns  (required time - arrival time)
  Source:                 fetch/pcq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 2.269ns (18.745%)  route 9.835ns (81.255%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.709     5.311    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  fetch/pcq_reg[3]/Q
                         net (fo=60, routed)          0.876     6.706    fetch/CONV_INTEGER[1]
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.124     6.830 r  fetch/pcq[24]_i_2/O
                         net (fo=130, routed)         1.329     8.159    instr_deocde/instruction[15]
    SLICE_X8Y150         LUT6 (Prop_lut6_I2_O)        0.124     8.283 r  instr_deocde/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.822     9.105    instr_deocde/plusOp_carry_i_14_n_0
    SLICE_X11Y154        LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  instr_deocde/plusOp_carry_i_2/O
                         net (fo=115, routed)         1.610    10.838    instr_deocde/rd1[2]
    SLICE_X8Y146         LUT5 (Prop_lut5_I1_O)        0.124    10.962 f  instr_deocde/reg_file[7][7]_i_9/O
                         net (fo=3, routed)           0.612    11.574    instr_deocde/reg_file[7][7]_i_9_n_0
    SLICE_X8Y147         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  instr_deocde/reg_file[7][5]_i_9/O
                         net (fo=2, routed)           0.844    12.543    instr_deocde/reg_file[7][5]_i_9_n_0
    SLICE_X9Y157         LUT4 (Prop_lut4_I3_O)        0.124    12.667 f  instr_deocde/reg_file[7][5]_i_5/O
                         net (fo=1, routed)           0.579    13.245    instr_deocde/executie/data5[5]
    SLICE_X10Y156        LUT6 (Prop_lut6_I2_O)        0.124    13.369 f  instr_deocde/reg_file[7][5]_i_2/O
                         net (fo=2, routed)           0.000    13.369    instr_deocde/reg_file[7][5]_i_2_n_0
    SLICE_X10Y156        MUXF7 (Prop_muxf7_I1_O)      0.214    13.583 f  instr_deocde/ram_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.007    14.590    instr_deocde/alures[3]
    SLICE_X7Y153         LUT4 (Prop_lut4_I2_O)        0.297    14.887 r  instr_deocde/pcq[31]_i_21/O
                         net (fo=1, routed)           0.916    15.803    instr_deocde/pcq[31]_i_21_n_0
    SLICE_X7Y147         LUT5 (Prop_lut5_I0_O)        0.124    15.927 r  instr_deocde/pcq[31]_i_8/O
                         net (fo=2, routed)           0.648    16.575    instr_deocde/pcq[31]_i_8_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I2_O)        0.124    16.699 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.593    17.292    fetch/pcsrc
    SLICE_X2Y146         LUT5 (Prop_lut5_I3_O)        0.124    17.416 r  fetch/pcq[25]_i_1/O
                         net (fo=1, routed)           0.000    17.416    fetch/pcd[25]
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589    15.011    fetch/clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[25]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y146         FDCE (Setup_fdce_C_D)        0.079    15.314    fetch/pcq_reg[25]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -17.416    
  -------------------------------------------------------------------
                         slack                                 -2.102    

Slack (VIOLATED) :        -2.098ns  (required time - arrival time)
  Source:                 fetch/pcq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.098ns  (logic 2.269ns (18.754%)  route 9.829ns (81.246%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.709     5.311    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  fetch/pcq_reg[3]/Q
                         net (fo=60, routed)          0.876     6.706    fetch/CONV_INTEGER[1]
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.124     6.830 r  fetch/pcq[24]_i_2/O
                         net (fo=130, routed)         1.329     8.159    instr_deocde/instruction[15]
    SLICE_X8Y150         LUT6 (Prop_lut6_I2_O)        0.124     8.283 r  instr_deocde/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.822     9.105    instr_deocde/plusOp_carry_i_14_n_0
    SLICE_X11Y154        LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  instr_deocde/plusOp_carry_i_2/O
                         net (fo=115, routed)         1.610    10.838    instr_deocde/rd1[2]
    SLICE_X8Y146         LUT5 (Prop_lut5_I1_O)        0.124    10.962 f  instr_deocde/reg_file[7][7]_i_9/O
                         net (fo=3, routed)           0.612    11.574    instr_deocde/reg_file[7][7]_i_9_n_0
    SLICE_X8Y147         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  instr_deocde/reg_file[7][5]_i_9/O
                         net (fo=2, routed)           0.844    12.543    instr_deocde/reg_file[7][5]_i_9_n_0
    SLICE_X9Y157         LUT4 (Prop_lut4_I3_O)        0.124    12.667 f  instr_deocde/reg_file[7][5]_i_5/O
                         net (fo=1, routed)           0.579    13.245    instr_deocde/executie/data5[5]
    SLICE_X10Y156        LUT6 (Prop_lut6_I2_O)        0.124    13.369 f  instr_deocde/reg_file[7][5]_i_2/O
                         net (fo=2, routed)           0.000    13.369    instr_deocde/reg_file[7][5]_i_2_n_0
    SLICE_X10Y156        MUXF7 (Prop_muxf7_I1_O)      0.214    13.583 f  instr_deocde/ram_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.007    14.590    instr_deocde/alures[3]
    SLICE_X7Y153         LUT4 (Prop_lut4_I2_O)        0.297    14.887 r  instr_deocde/pcq[31]_i_21/O
                         net (fo=1, routed)           0.916    15.803    instr_deocde/pcq[31]_i_21_n_0
    SLICE_X7Y147         LUT5 (Prop_lut5_I0_O)        0.124    15.927 r  instr_deocde/pcq[31]_i_8/O
                         net (fo=2, routed)           0.648    16.575    instr_deocde/pcq[31]_i_8_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I2_O)        0.124    16.699 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.587    17.286    fetch/pcsrc
    SLICE_X2Y146         LUT5 (Prop_lut5_I3_O)        0.124    17.410 r  fetch/pcq[21]_i_1/O
                         net (fo=1, routed)           0.000    17.410    fetch/pcd[21]
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589    15.011    fetch/clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[21]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y146         FDCE (Setup_fdce_C_D)        0.077    15.312    fetch/pcq_reg[21]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -17.410    
  -------------------------------------------------------------------
                         slack                                 -2.098    

Slack (VIOLATED) :        -2.092ns  (required time - arrival time)
  Source:                 fetch/pcq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.094ns  (logic 2.269ns (18.761%)  route 9.825ns (81.239%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.709     5.311    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  fetch/pcq_reg[3]/Q
                         net (fo=60, routed)          0.876     6.706    fetch/CONV_INTEGER[1]
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.124     6.830 r  fetch/pcq[24]_i_2/O
                         net (fo=130, routed)         1.329     8.159    instr_deocde/instruction[15]
    SLICE_X8Y150         LUT6 (Prop_lut6_I2_O)        0.124     8.283 r  instr_deocde/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.822     9.105    instr_deocde/plusOp_carry_i_14_n_0
    SLICE_X11Y154        LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  instr_deocde/plusOp_carry_i_2/O
                         net (fo=115, routed)         1.610    10.838    instr_deocde/rd1[2]
    SLICE_X8Y146         LUT5 (Prop_lut5_I1_O)        0.124    10.962 f  instr_deocde/reg_file[7][7]_i_9/O
                         net (fo=3, routed)           0.612    11.574    instr_deocde/reg_file[7][7]_i_9_n_0
    SLICE_X8Y147         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  instr_deocde/reg_file[7][5]_i_9/O
                         net (fo=2, routed)           0.844    12.543    instr_deocde/reg_file[7][5]_i_9_n_0
    SLICE_X9Y157         LUT4 (Prop_lut4_I3_O)        0.124    12.667 f  instr_deocde/reg_file[7][5]_i_5/O
                         net (fo=1, routed)           0.579    13.245    instr_deocde/executie/data5[5]
    SLICE_X10Y156        LUT6 (Prop_lut6_I2_O)        0.124    13.369 f  instr_deocde/reg_file[7][5]_i_2/O
                         net (fo=2, routed)           0.000    13.369    instr_deocde/reg_file[7][5]_i_2_n_0
    SLICE_X10Y156        MUXF7 (Prop_muxf7_I1_O)      0.214    13.583 f  instr_deocde/ram_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.007    14.590    instr_deocde/alures[3]
    SLICE_X7Y153         LUT4 (Prop_lut4_I2_O)        0.297    14.887 r  instr_deocde/pcq[31]_i_21/O
                         net (fo=1, routed)           0.916    15.803    instr_deocde/pcq[31]_i_21_n_0
    SLICE_X7Y147         LUT5 (Prop_lut5_I0_O)        0.124    15.927 r  instr_deocde/pcq[31]_i_8/O
                         net (fo=2, routed)           0.648    16.575    instr_deocde/pcq[31]_i_8_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I2_O)        0.124    16.699 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.583    17.282    fetch/pcsrc
    SLICE_X2Y146         LUT5 (Prop_lut5_I3_O)        0.124    17.406 r  fetch/pcq[18]_i_1/O
                         net (fo=1, routed)           0.000    17.406    fetch/pcd[18]
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589    15.011    fetch/clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[18]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y146         FDCE (Setup_fdce_C_D)        0.079    15.314    fetch/pcq_reg[18]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -17.406    
  -------------------------------------------------------------------
                         slack                                 -2.092    

Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 fetch/pcq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.095ns  (logic 2.269ns (18.759%)  route 9.826ns (81.241%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.709     5.311    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  fetch/pcq_reg[3]/Q
                         net (fo=60, routed)          0.876     6.706    fetch/CONV_INTEGER[1]
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.124     6.830 r  fetch/pcq[24]_i_2/O
                         net (fo=130, routed)         1.329     8.159    instr_deocde/instruction[15]
    SLICE_X8Y150         LUT6 (Prop_lut6_I2_O)        0.124     8.283 r  instr_deocde/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.822     9.105    instr_deocde/plusOp_carry_i_14_n_0
    SLICE_X11Y154        LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  instr_deocde/plusOp_carry_i_2/O
                         net (fo=115, routed)         1.610    10.838    instr_deocde/rd1[2]
    SLICE_X8Y146         LUT5 (Prop_lut5_I1_O)        0.124    10.962 f  instr_deocde/reg_file[7][7]_i_9/O
                         net (fo=3, routed)           0.612    11.574    instr_deocde/reg_file[7][7]_i_9_n_0
    SLICE_X8Y147         LUT6 (Prop_lut6_I5_O)        0.124    11.698 f  instr_deocde/reg_file[7][5]_i_9/O
                         net (fo=2, routed)           0.844    12.543    instr_deocde/reg_file[7][5]_i_9_n_0
    SLICE_X9Y157         LUT4 (Prop_lut4_I3_O)        0.124    12.667 f  instr_deocde/reg_file[7][5]_i_5/O
                         net (fo=1, routed)           0.579    13.245    instr_deocde/executie/data5[5]
    SLICE_X10Y156        LUT6 (Prop_lut6_I2_O)        0.124    13.369 f  instr_deocde/reg_file[7][5]_i_2/O
                         net (fo=2, routed)           0.000    13.369    instr_deocde/reg_file[7][5]_i_2_n_0
    SLICE_X10Y156        MUXF7 (Prop_muxf7_I1_O)      0.214    13.583 f  instr_deocde/ram_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.007    14.590    instr_deocde/alures[3]
    SLICE_X7Y153         LUT4 (Prop_lut4_I2_O)        0.297    14.887 r  instr_deocde/pcq[31]_i_21/O
                         net (fo=1, routed)           0.916    15.803    instr_deocde/pcq[31]_i_21_n_0
    SLICE_X7Y147         LUT5 (Prop_lut5_I0_O)        0.124    15.927 r  instr_deocde/pcq[31]_i_8/O
                         net (fo=2, routed)           0.648    16.575    instr_deocde/pcq[31]_i_8_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I2_O)        0.124    16.699 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.584    17.283    fetch/pcsrc
    SLICE_X2Y146         LUT5 (Prop_lut5_I3_O)        0.124    17.407 r  fetch/pcq[10]_i_1/O
                         net (fo=1, routed)           0.000    17.407    fetch/pcd[10]
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589    15.011    fetch/clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[10]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y146         FDCE (Setup_fdce_C_D)        0.081    15.316    fetch/pcq_reg[10]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -17.407    
  -------------------------------------------------------------------
                         slack                                 -2.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mpg_1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.567     1.486    mpg_1/clk_IBUF_BUFG
    SLICE_X8Y110         FDRE                                         r  mpg_1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  mpg_1/Q1_reg/Q
                         net (fo=1, routed)           0.112     1.762    mpg_1/Q1
    SLICE_X8Y111         FDRE                                         r  mpg_1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.838     2.003    mpg_1/clk_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  mpg_1/Q2_reg/C
                         clock pessimism             -0.500     1.502    
    SLICE_X8Y111         FDRE (Hold_fdre_C_D)         0.059     1.561    mpg_1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mpg_1/cnt_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_1/cnt_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.567     1.486    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y110         FDRE                                         r  mpg_1/cnt_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mpg_1/cnt_int_reg[15]/Q
                         net (fo=2, routed)           0.117     1.745    mpg_1/mpg_2/cnt_int_reg[15]
    SLICE_X9Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  mpg_1/cnt_int_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    mpg_1/cnt_int_reg[12]_i_1_n_4
    SLICE_X9Y110         FDRE                                         r  mpg_1/cnt_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.838     2.003    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y110         FDRE                                         r  mpg_1/cnt_int_reg[15]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X9Y110         FDRE (Hold_fdre_C_D)         0.105     1.591    mpg_1/cnt_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mpg_1/cnt_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_1/cnt_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.568     1.487    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mpg_1/cnt_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  mpg_1/cnt_int_reg[3]/Q
                         net (fo=2, routed)           0.119     1.748    mpg_1/mpg_2/cnt_int_reg[3]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  mpg_1/cnt_int_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    mpg_1/cnt_int_reg[0]_i_1_n_4
    SLICE_X9Y107         FDRE                                         r  mpg_1/cnt_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.839     2.004    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mpg_1/cnt_int_reg[3]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X9Y107         FDRE (Hold_fdre_C_D)         0.105     1.592    mpg_1/cnt_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mpg_1/cnt_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_1/cnt_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.568     1.487    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  mpg_1/cnt_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  mpg_1/cnt_int_reg[7]/Q
                         net (fo=2, routed)           0.119     1.748    mpg_1/mpg_2/cnt_int_reg[7]
    SLICE_X9Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  mpg_1/cnt_int_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    mpg_1/cnt_int_reg[4]_i_1_n_4
    SLICE_X9Y108         FDRE                                         r  mpg_1/cnt_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.839     2.004    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  mpg_1/cnt_int_reg[7]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.105     1.592    mpg_1/cnt_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mpg_2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.794%)  route 0.172ns (51.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.567     1.486    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y110         FDRE                                         r  mpg_2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  mpg_2/Q1_reg/Q
                         net (fo=1, routed)           0.172     1.823    mpg_2/Q1_reg_n_0
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.835     2.000    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q2_reg/C
                         clock pessimism             -0.500     1.499    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.059     1.558    mpg_2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mpg_1/cnt_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_1/cnt_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.568     1.487    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  mpg_1/cnt_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  mpg_1/cnt_int_reg[11]/Q
                         net (fo=2, routed)           0.120     1.749    mpg_1/mpg_2/cnt_int_reg[11]
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  mpg_1/cnt_int_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    mpg_1/cnt_int_reg[8]_i_1_n_4
    SLICE_X9Y109         FDRE                                         r  mpg_1/cnt_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.839     2.004    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  mpg_1/cnt_int_reg[11]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X9Y109         FDRE (Hold_fdre_C_D)         0.105     1.592    mpg_1/cnt_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mpg_1/cnt_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_1/cnt_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.567     1.486    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y110         FDRE                                         r  mpg_1/cnt_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mpg_1/cnt_int_reg[12]/Q
                         net (fo=2, routed)           0.114     1.741    mpg_1/mpg_2/cnt_int_reg[12]
    SLICE_X9Y110         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.856 r  mpg_1/cnt_int_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.856    mpg_1/cnt_int_reg[12]_i_1_n_7
    SLICE_X9Y110         FDRE                                         r  mpg_1/cnt_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.838     2.003    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y110         FDRE                                         r  mpg_1/cnt_int_reg[12]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X9Y110         FDRE (Hold_fdre_C_D)         0.105     1.591    mpg_1/cnt_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mpg_1/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_1/cnt_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.568     1.487    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mpg_1/cnt_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  mpg_1/cnt_int_reg[2]/Q
                         net (fo=2, routed)           0.120     1.749    mpg_1/mpg_2/cnt_int_reg[2]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  mpg_1/cnt_int_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    mpg_1/cnt_int_reg[0]_i_1_n_5
    SLICE_X9Y107         FDRE                                         r  mpg_1/cnt_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.839     2.004    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  mpg_1/cnt_int_reg[2]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X9Y107         FDRE (Hold_fdre_C_D)         0.105     1.592    mpg_1/cnt_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mpg_1/cnt_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_1/cnt_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.568     1.487    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  mpg_1/cnt_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  mpg_1/cnt_int_reg[6]/Q
                         net (fo=2, routed)           0.120     1.749    mpg_1/mpg_2/cnt_int_reg[6]
    SLICE_X9Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  mpg_1/cnt_int_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    mpg_1/cnt_int_reg[4]_i_1_n_5
    SLICE_X9Y108         FDRE                                         r  mpg_1/cnt_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.839     2.004    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  mpg_1/cnt_int_reg[6]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X9Y108         FDRE (Hold_fdre_C_D)         0.105     1.592    mpg_1/cnt_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mpg_1/cnt_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_1/cnt_int_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.567     1.486    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  mpg_1/cnt_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mpg_1/cnt_int_reg[16]/Q
                         net (fo=2, routed)           0.117     1.745    mpg_1/mpg_2/cnt_int_reg[16]
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  mpg_1/cnt_int_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    mpg_1/cnt_int_reg[16]_i_1_n_7
    SLICE_X9Y111         FDRE                                         r  mpg_1/cnt_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.838     2.003    mpg_1/clk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  mpg_1/cnt_int_reg[16]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X9Y111         FDRE (Hold_fdre_C_D)         0.105     1.591    mpg_1/cnt_int_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y146    fetch/pcq_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y147    fetch/pcq_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y147    fetch/pcq_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y147    fetch/pcq_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y147    fetch/pcq_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y145    fetch/pcq_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y145    fetch/pcq_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y145    fetch/pcq_reg[17]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y146    fetch/pcq_reg[18]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y155   memorie/ram_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y155   memorie/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y154    memorie/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y155   memorie/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y155   memorie/ram_reg_0_63_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 mpg_2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.642ns (14.915%)  route 3.662ns (85.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.625     5.227    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  mpg_2/Q3_reg/Q
                         net (fo=1, routed)           0.661     6.406    mpg_2/Q3
    SLICE_X8Y113         LUT2 (Prop_lut2_I1_O)        0.124     6.530 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          3.001     9.532    fetch/AR[0]
    SLICE_X2Y148         FDCE                                         f  fetch/pcq_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.590    15.012    fetch/clk_IBUF_BUFG
    SLICE_X2Y148         FDCE                                         r  fetch/pcq_reg[19]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y148         FDCE (Recov_fdce_C_CLR)     -0.319    14.917    fetch/pcq_reg[19]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 mpg_2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.642ns (14.915%)  route 3.662ns (85.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.625     5.227    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  mpg_2/Q3_reg/Q
                         net (fo=1, routed)           0.661     6.406    mpg_2/Q3
    SLICE_X8Y113         LUT2 (Prop_lut2_I1_O)        0.124     6.530 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          3.001     9.532    fetch/AR[0]
    SLICE_X2Y148         FDCE                                         f  fetch/pcq_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.590    15.012    fetch/clk_IBUF_BUFG
    SLICE_X2Y148         FDCE                                         r  fetch/pcq_reg[24]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y148         FDCE (Recov_fdce_C_CLR)     -0.319    14.917    fetch/pcq_reg[24]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 mpg_2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.642ns (15.585%)  route 3.477ns (84.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.625     5.227    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  mpg_2/Q3_reg/Q
                         net (fo=1, routed)           0.661     6.406    mpg_2/Q3
    SLICE_X8Y113         LUT2 (Prop_lut2_I1_O)        0.124     6.530 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          2.816     9.347    fetch/AR[0]
    SLICE_X1Y147         FDCE                                         f  fetch/pcq_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.590    15.012    fetch/clk_IBUF_BUFG
    SLICE_X1Y147         FDCE                                         r  fetch/pcq_reg[13]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y147         FDCE (Recov_fdce_C_CLR)     -0.405    14.831    fetch/pcq_reg[13]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.484    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 mpg_2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.642ns (15.809%)  route 3.419ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.625     5.227    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  mpg_2/Q3_reg/Q
                         net (fo=1, routed)           0.661     6.406    mpg_2/Q3
    SLICE_X8Y113         LUT2 (Prop_lut2_I1_O)        0.124     6.530 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          2.758     9.288    fetch/AR[0]
    SLICE_X3Y146         FDCE                                         f  fetch/pcq_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589    15.011    fetch/clk_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  fetch/pcq_reg[20]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y146         FDCE (Recov_fdce_C_CLR)     -0.405    14.830    fetch/pcq_reg[20]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 mpg_2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.642ns (15.809%)  route 3.419ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.625     5.227    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  mpg_2/Q3_reg/Q
                         net (fo=1, routed)           0.661     6.406    mpg_2/Q3
    SLICE_X8Y113         LUT2 (Prop_lut2_I1_O)        0.124     6.530 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          2.758     9.288    fetch/AR[0]
    SLICE_X3Y146         FDCE                                         f  fetch/pcq_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589    15.011    fetch/clk_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  fetch/pcq_reg[26]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y146         FDCE (Recov_fdce_C_CLR)     -0.405    14.830    fetch/pcq_reg[26]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 mpg_2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.642ns (15.809%)  route 3.419ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.625     5.227    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  mpg_2/Q3_reg/Q
                         net (fo=1, routed)           0.661     6.406    mpg_2/Q3
    SLICE_X8Y113         LUT2 (Prop_lut2_I1_O)        0.124     6.530 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          2.758     9.288    fetch/AR[0]
    SLICE_X3Y146         FDCE                                         f  fetch/pcq_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589    15.011    fetch/clk_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  fetch/pcq_reg[27]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y146         FDCE (Recov_fdce_C_CLR)     -0.405    14.830    fetch/pcq_reg[27]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 mpg_2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.642ns (15.809%)  route 3.419ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.625     5.227    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  mpg_2/Q3_reg/Q
                         net (fo=1, routed)           0.661     6.406    mpg_2/Q3
    SLICE_X8Y113         LUT2 (Prop_lut2_I1_O)        0.124     6.530 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          2.758     9.288    fetch/AR[0]
    SLICE_X3Y146         FDCE                                         f  fetch/pcq_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589    15.011    fetch/clk_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  fetch/pcq_reg[7]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y146         FDCE (Recov_fdce_C_CLR)     -0.405    14.830    fetch/pcq_reg[7]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 mpg_2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.642ns (15.809%)  route 3.419ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.625     5.227    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  mpg_2/Q3_reg/Q
                         net (fo=1, routed)           0.661     6.406    mpg_2/Q3
    SLICE_X8Y113         LUT2 (Prop_lut2_I1_O)        0.124     6.530 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          2.758     9.288    fetch/AR[0]
    SLICE_X2Y146         FDCE                                         f  fetch/pcq_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589    15.011    fetch/clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[10]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y146         FDCE (Recov_fdce_C_CLR)     -0.319    14.916    fetch/pcq_reg[10]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 mpg_2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.642ns (15.809%)  route 3.419ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.625     5.227    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  mpg_2/Q3_reg/Q
                         net (fo=1, routed)           0.661     6.406    mpg_2/Q3
    SLICE_X8Y113         LUT2 (Prop_lut2_I1_O)        0.124     6.530 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          2.758     9.288    fetch/AR[0]
    SLICE_X2Y146         FDCE                                         f  fetch/pcq_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589    15.011    fetch/clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[18]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y146         FDCE (Recov_fdce_C_CLR)     -0.319    14.916    fetch/pcq_reg[18]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 mpg_2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.642ns (15.809%)  route 3.419ns (84.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.625     5.227    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  mpg_2/Q3_reg/Q
                         net (fo=1, routed)           0.661     6.406    mpg_2/Q3
    SLICE_X8Y113         LUT2 (Prop_lut2_I1_O)        0.124     6.530 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          2.758     9.288    fetch/AR[0]
    SLICE_X2Y146         FDCE                                         f  fetch/pcq_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589    15.011    fetch/clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[21]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y146         FDCE (Recov_fdce_C_CLR)     -0.319    14.916    fetch/pcq_reg[21]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 mpg_2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.209ns (20.307%)  route 0.820ns (79.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.565     1.484    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  mpg_2/Q2_reg/Q
                         net (fo=2, routed)           0.175     1.824    mpg_2/Q2
    SLICE_X8Y113         LUT2 (Prop_lut2_I0_O)        0.045     1.869 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          0.645     2.514    fetch/AR[0]
    SLICE_X6Y144         FDCE                                         f  fetch/pcq_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.867     2.033    fetch/clk_IBUF_BUFG
    SLICE_X6Y144         FDCE                                         r  fetch/pcq_reg[29]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X6Y144         FDCE (Remov_fdce_C_CLR)     -0.067     1.486    fetch/pcq_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 mpg_2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.209ns (19.195%)  route 0.880ns (80.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.565     1.484    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  mpg_2/Q2_reg/Q
                         net (fo=2, routed)           0.175     1.824    mpg_2/Q2
    SLICE_X8Y113         LUT2 (Prop_lut2_I0_O)        0.045     1.869 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          0.705     2.573    fetch/AR[0]
    SLICE_X4Y145         FDCE                                         f  fetch/pcq_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.867     2.033    fetch/clk_IBUF_BUFG
    SLICE_X4Y145         FDCE                                         r  fetch/pcq_reg[15]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y145         FDCE (Remov_fdce_C_CLR)     -0.092     1.461    fetch/pcq_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 mpg_2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.209ns (19.195%)  route 0.880ns (80.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.565     1.484    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  mpg_2/Q2_reg/Q
                         net (fo=2, routed)           0.175     1.824    mpg_2/Q2
    SLICE_X8Y113         LUT2 (Prop_lut2_I0_O)        0.045     1.869 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          0.705     2.573    fetch/AR[0]
    SLICE_X4Y145         FDCE                                         f  fetch/pcq_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.867     2.033    fetch/clk_IBUF_BUFG
    SLICE_X4Y145         FDCE                                         r  fetch/pcq_reg[16]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y145         FDCE (Remov_fdce_C_CLR)     -0.092     1.461    fetch/pcq_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 mpg_2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.209ns (19.195%)  route 0.880ns (80.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.565     1.484    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  mpg_2/Q2_reg/Q
                         net (fo=2, routed)           0.175     1.824    mpg_2/Q2
    SLICE_X8Y113         LUT2 (Prop_lut2_I0_O)        0.045     1.869 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          0.705     2.573    fetch/AR[0]
    SLICE_X4Y145         FDCE                                         f  fetch/pcq_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.867     2.033    fetch/clk_IBUF_BUFG
    SLICE_X4Y145         FDCE                                         r  fetch/pcq_reg[17]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y145         FDCE (Remov_fdce_C_CLR)     -0.092     1.461    fetch/pcq_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.235ns  (arrival time - required time)
  Source:                 mpg_2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.209ns (13.646%)  route 1.323ns (86.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.565     1.484    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  mpg_2/Q2_reg/Q
                         net (fo=2, routed)           0.175     1.824    mpg_2/Q2
    SLICE_X8Y113         LUT2 (Prop_lut2_I0_O)        0.045     1.869 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          1.147     3.016    fetch/AR[0]
    SLICE_X0Y150         FDCE                                         f  fetch/pcq_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.958     2.123    fetch/clk_IBUF_BUFG
    SLICE_X0Y150         FDCE                                         r  fetch/pcq_reg[6]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X0Y150         FDCE (Remov_fdce_C_CLR)     -0.092     1.781    fetch/pcq_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 mpg_2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.209ns (15.222%)  route 1.164ns (84.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.565     1.484    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  mpg_2/Q2_reg/Q
                         net (fo=2, routed)           0.175     1.824    mpg_2/Q2
    SLICE_X8Y113         LUT2 (Prop_lut2_I0_O)        0.045     1.869 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          0.989     2.857    fetch/AR[0]
    SLICE_X4Y144         FDCE                                         f  fetch/pcq_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.867     2.033    fetch/clk_IBUF_BUFG
    SLICE_X4Y144         FDCE                                         r  fetch/pcq_reg[23]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y144         FDCE (Remov_fdce_C_CLR)     -0.092     1.461    fetch/pcq_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 mpg_2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.209ns (15.222%)  route 1.164ns (84.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.565     1.484    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  mpg_2/Q2_reg/Q
                         net (fo=2, routed)           0.175     1.824    mpg_2/Q2
    SLICE_X8Y113         LUT2 (Prop_lut2_I0_O)        0.045     1.869 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          0.989     2.857    fetch/AR[0]
    SLICE_X4Y144         FDCE                                         f  fetch/pcq_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.867     2.033    fetch/clk_IBUF_BUFG
    SLICE_X4Y144         FDCE                                         r  fetch/pcq_reg[28]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y144         FDCE (Remov_fdce_C_CLR)     -0.092     1.461    fetch/pcq_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 mpg_2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.209ns (14.434%)  route 1.239ns (85.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.565     1.484    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  mpg_2/Q2_reg/Q
                         net (fo=2, routed)           0.175     1.824    mpg_2/Q2
    SLICE_X8Y113         LUT2 (Prop_lut2_I0_O)        0.045     1.869 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          1.064     2.932    fetch/AR[0]
    SLICE_X2Y147         FDCE                                         f  fetch/pcq_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.872     2.037    fetch/clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  fetch/pcq_reg[14]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y147         FDCE (Remov_fdce_C_CLR)     -0.067     1.490    fetch/pcq_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 mpg_2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.209ns (14.434%)  route 1.239ns (85.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.565     1.484    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  mpg_2/Q2_reg/Q
                         net (fo=2, routed)           0.175     1.824    mpg_2/Q2
    SLICE_X8Y113         LUT2 (Prop_lut2_I0_O)        0.045     1.869 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          1.064     2.932    fetch/AR[0]
    SLICE_X2Y147         FDCE                                         f  fetch/pcq_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.872     2.037    fetch/clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  fetch/pcq_reg[22]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y147         FDCE (Remov_fdce_C_CLR)     -0.067     1.490    fetch/pcq_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 mpg_2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fetch/pcq_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.209ns (14.434%)  route 1.239ns (85.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.565     1.484    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  mpg_2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  mpg_2/Q2_reg/Q
                         net (fo=2, routed)           0.175     1.824    mpg_2/Q2
    SLICE_X8Y113         LUT2 (Prop_lut2_I0_O)        0.045     1.869 f  mpg_2/pcq[31]_i_3/O
                         net (fo=30, routed)          1.064     2.932    fetch/AR[0]
    SLICE_X2Y147         FDCE                                         f  fetch/pcq_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.872     2.037    fetch/clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  fetch/pcq_reg[30]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y147         FDCE (Remov_fdce_C_CLR)     -0.067     1.490    fetch/pcq_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  1.442    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.469ns  (logic 6.874ns (25.968%)  route 19.596ns (74.032%))
  Logic Levels:           15  (LDCE=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 r  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.469     7.357    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X13Y155        LUT6 (Prop_lut6_I0_O)        0.124     7.481 r  instr_deocde/reg_file[7][9]_i_12/O
                         net (fo=5, routed)           0.784     8.265    instr_deocde/reg_file[7][9]_i_12_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790     9.179    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124     9.303 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475     9.778    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124     9.902 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000     9.902    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    10.114 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    11.064    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    11.660 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    12.437    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    12.561 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    14.042    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    14.166 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    14.166    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    14.413 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    14.413    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    14.511 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    16.376    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    16.695 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.015    17.710    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y156         LUT6 (Prop_lut6_I3_O)        0.124    17.834 r  instr_deocde/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.075    22.909    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    26.469 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.469    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.809ns  (logic 6.850ns (26.542%)  route 18.958ns (73.458%))
  Logic Levels:           15  (LDCE=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 r  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.469     7.357    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X13Y155        LUT6 (Prop_lut6_I0_O)        0.124     7.481 r  instr_deocde/reg_file[7][9]_i_12/O
                         net (fo=5, routed)           0.784     8.265    instr_deocde/reg_file[7][9]_i_12_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790     9.179    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124     9.303 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475     9.778    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124     9.902 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000     9.902    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    10.114 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    11.064    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    11.660 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    12.437    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    12.561 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    14.042    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    14.166 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    14.166    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    14.413 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    14.413    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    14.511 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    16.376    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    16.695 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.509    18.204    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y156         LUT6 (Prop_lut6_I4_O)        0.124    18.328 r  instr_deocde/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.944    22.271    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    25.809 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.809    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.776ns  (logic 6.890ns (26.730%)  route 18.887ns (73.270%))
  Logic Levels:           15  (LDCE=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 r  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.469     7.357    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X13Y155        LUT6 (Prop_lut6_I0_O)        0.124     7.481 r  instr_deocde/reg_file[7][9]_i_12/O
                         net (fo=5, routed)           0.784     8.265    instr_deocde/reg_file[7][9]_i_12_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790     9.179    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124     9.303 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475     9.778    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124     9.902 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000     9.902    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    10.114 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    11.064    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    11.660 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    12.437    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    12.561 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    14.042    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    14.166 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    14.166    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    14.413 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    14.413    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    14.511 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    16.376    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    16.695 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.298    17.993    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y156         LUT6 (Prop_lut6_I3_O)        0.124    18.117 r  instr_deocde/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.083    22.199    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    25.776 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.776    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.685ns  (logic 6.868ns (26.741%)  route 18.817ns (73.259%))
  Logic Levels:           15  (LDCE=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 r  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.469     7.357    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X13Y155        LUT6 (Prop_lut6_I0_O)        0.124     7.481 r  instr_deocde/reg_file[7][9]_i_12/O
                         net (fo=5, routed)           0.784     8.265    instr_deocde/reg_file[7][9]_i_12_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790     9.179    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124     9.303 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475     9.778    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124     9.902 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000     9.902    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    10.114 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    11.064    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    11.660 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    12.437    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    12.561 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    14.042    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    14.166 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    14.166    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    14.413 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    14.413    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    14.511 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    16.376    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    16.695 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.179    17.874    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y157         LUT6 (Prop_lut6_I3_O)        0.124    17.998 r  instr_deocde/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.132    22.130    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    25.685 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.685    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.604ns  (logic 6.846ns (26.739%)  route 18.758ns (73.260%))
  Logic Levels:           15  (LDCE=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 r  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.469     7.357    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X13Y155        LUT6 (Prop_lut6_I0_O)        0.124     7.481 r  instr_deocde/reg_file[7][9]_i_12/O
                         net (fo=5, routed)           0.784     8.265    instr_deocde/reg_file[7][9]_i_12_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790     9.179    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124     9.303 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475     9.778    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124     9.902 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000     9.902    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    10.114 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    11.064    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    11.660 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    12.437    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    12.561 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    14.042    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    14.166 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    14.166    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    14.413 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    14.413    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    14.511 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    16.376    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    16.695 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.012    17.707    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y156         LUT6 (Prop_lut6_I4_O)        0.124    17.831 r  instr_deocde/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.240    22.071    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    25.604 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    25.604    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.129ns  (logic 6.806ns (27.084%)  route 18.323ns (72.916%))
  Logic Levels:           15  (LDCE=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 r  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.469     7.357    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X13Y155        LUT6 (Prop_lut6_I0_O)        0.124     7.481 r  instr_deocde/reg_file[7][9]_i_12/O
                         net (fo=5, routed)           0.784     8.265    instr_deocde/reg_file[7][9]_i_12_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790     9.179    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124     9.303 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475     9.778    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124     9.902 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000     9.902    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    10.114 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    11.064    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    11.660 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    12.437    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    12.561 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    14.042    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    14.166 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    14.166    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    14.413 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    14.413    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    14.511 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    16.376    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    16.695 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.287    17.981    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y156         LUT6 (Prop_lut6_I5_O)        0.124    18.105 r  instr_deocde/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.531    21.636    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    25.129 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.129    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.295ns  (logic 6.863ns (28.249%)  route 17.432ns (71.751%))
  Logic Levels:           15  (LDCE=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 r  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.469     7.357    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X13Y155        LUT6 (Prop_lut6_I0_O)        0.124     7.481 r  instr_deocde/reg_file[7][9]_i_12/O
                         net (fo=5, routed)           0.784     8.265    instr_deocde/reg_file[7][9]_i_12_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790     9.179    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124     9.303 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475     9.778    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124     9.902 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000     9.902    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    10.114 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    11.064    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    11.660 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    12.437    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    12.561 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    14.042    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    14.166 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    14.166    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    14.413 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    14.413    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    14.511 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    16.376    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    16.695 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.953    17.648    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y157         LUT6 (Prop_lut6_I3_O)        0.124    17.772 r  instr_deocde/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.973    20.745    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    24.295 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.295    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/alusrc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.408ns  (logic 6.735ns (36.587%)  route 11.673ns (63.413%))
  Logic Levels:           14  (CARRY4=8 LDCE=1 LUT2=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[0]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  control/alusrc_reg[0]/Q
                         net (fo=33, routed)          5.426     6.275    instr_deocde/led_OBUF[2]
    SLICE_X16Y153        LUT6 (Prop_lut6_I3_O)        0.124     6.399 r  instr_deocde/plusOp_carry_i_26/O
                         net (fo=14, routed)          0.733     7.132    instr_deocde/plusOp_carry_i_26_n_0
    SLICE_X10Y147        LUT2 (Prop_lut2_I1_O)        0.124     7.256 r  instr_deocde/minusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     7.256    executie/pcq[31]_i_30[2]
    SLICE_X10Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.636 r  executie/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.636    executie/minusOp_carry_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.753 r  executie/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.753    executie/minusOp_carry__0_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.870 r  executie/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.870    executie/minusOp_carry__1_n_0
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.987 r  executie/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.987    executie/minusOp_carry__2_n_0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.104 r  executie/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.104    executie/minusOp_carry__3_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.221 r  executie/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.221    executie/minusOp_carry__4_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.338 r  executie/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.338    executie/minusOp_carry__5_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.653 r  executie/minusOp_carry__6/O[3]
                         net (fo=1, routed)           0.777     9.430    instr_deocde/data2[31]
    SLICE_X8Y159         LUT6 (Prop_lut6_I1_O)        0.307     9.737 r  instr_deocde/led_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           0.000     9.737    instr_deocde/led_OBUF[4]_inst_i_3_n_0
    SLICE_X8Y159         MUXF7 (Prop_muxf7_I0_O)      0.209     9.946 r  instr_deocde/led_OBUF[4]_inst_i_1/O
                         net (fo=5, routed)           4.737    14.683    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.725    18.408 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.408    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/regdst_reg/G
                            (positive level-sensitive latch)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.330ns  (logic 4.315ns (51.806%)  route 4.014ns (48.194%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  control/regdst_reg/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  control/regdst_reg/Q
                         net (fo=7, routed)           4.014     4.777    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     8.330 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.330    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/bgez_reg/G
                            (positive level-sensitive latch)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.290ns  (logic 4.401ns (53.088%)  route 3.889ns (46.912%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/bgez_reg/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  control/bgez_reg/Q
                         net (fo=2, routed)           3.889     4.738    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     8.290 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.290    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/memtoreg_reg/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.460ns (68.637%)  route 0.667ns (31.363%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  control/memtoreg_reg/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  control/memtoreg_reg/Q
                         net (fo=45, routed)          0.667     0.891    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.127 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.127    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/extop_reg/G
                            (positive level-sensitive latch)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.433ns (54.874%)  route 1.178ns (45.126%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         LDCE                         0.000     0.000 r  control/extop_reg/G
    SLICE_X8Y121         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control/extop_reg/Q
                         net (fo=2, routed)           1.178     1.356    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.611 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.611    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/aluop_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.483ns (56.347%)  route 1.149ns (43.653%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/aluop_reg[0]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  control/aluop_reg[0]/Q
                         net (fo=4, routed)           1.149     1.400    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.632 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.632    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/aluop_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.503ns (56.984%)  route 1.135ns (43.016%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         LDCE                         0.000     0.000 r  control/aluop_reg[1]/G
    SLICE_X6Y121         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  control/aluop_reg[1]/Q
                         net (fo=4, routed)           1.135     1.386    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.638 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.638    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/branch_reg/G
                            (positive level-sensitive latch)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.507ns (56.858%)  route 1.143ns (43.142%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         LDCE                         0.000     0.000 r  control/branch_reg/G
    SLICE_X6Y121         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  control/branch_reg/Q
                         net (fo=3, routed)           1.143     1.394    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.650 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.650    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.499ns (53.022%)  route 1.328ns (46.978%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          1.328     1.579    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.828 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.828    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/regdst_reg/G
                            (positive level-sensitive latch)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.835ns  (logic 1.477ns (52.110%)  route 1.357ns (47.890%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  control/regdst_reg/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  control/regdst_reg/Q
                         net (fo=7, routed)           1.357     1.581    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.835 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.835    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/alusrc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.507ns (52.858%)  route 1.344ns (47.142%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[0]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  control/alusrc_reg[0]/Q
                         net (fo=33, routed)          1.344     1.595    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.851 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.851    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/bgez_reg/G
                            (positive level-sensitive latch)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.864ns  (logic 1.503ns (52.491%)  route 1.361ns (47.509%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/bgez_reg/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  control/bgez_reg/Q
                         net (fo=2, routed)           1.361     1.612    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.864 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.864    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.409ns  (logic 1.812ns (41.097%)  route 2.597ns (58.903%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=72, routed)          1.065     1.330    instr_deocde/sw_IBUF[0]
    SLICE_X3Y144         LUT6 (Prop_lut6_I4_O)        0.045     1.375 r  instr_deocde/cat_OBUF[6]_inst_i_86/O
                         net (fo=1, routed)           0.000     1.375    instr_deocde/cat_OBUF[6]_inst_i_86_n_0
    SLICE_X3Y144         MUXF7 (Prop_muxf7_I0_O)      0.071     1.446 r  instr_deocde/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     1.446    instr_deocde/digits[8]
    SLICE_X3Y144         MUXF8 (Prop_muxf8_I0_O)      0.023     1.469 r  instr_deocde/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.100     1.569    instr_deocde/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y145         LUT6 (Prop_lut6_I3_O)        0.112     1.681 r  instr_deocde/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.528     2.210    instr_deocde/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y157         LUT6 (Prop_lut6_I4_O)        0.045     2.255 r  instr_deocde/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.903     3.158    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.409 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.409    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch/pcq_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.506ns  (logic 7.148ns (29.167%)  route 17.358ns (70.833%))
  Logic Levels:           17  (LUT5=3 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.894     5.497    fetch/clk_IBUF_BUFG
    SLICE_X0Y150         FDCE                                         r  fetch/pcq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.456     5.953 f  fetch/pcq_reg[6]/Q
                         net (fo=60, routed)          0.903     6.856    fetch/CONV_INTEGER[4]
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.124     6.980 r  fetch/pcq[19]_i_2/O
                         net (fo=131, routed)         1.183     8.163    instr_deocde/instruction[11]
    SLICE_X3Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.287 r  instr_deocde/ram_reg_0_63_27_27_i_5/O
                         net (fo=1, routed)           0.000     8.287    instr_deocde/ram_reg_0_63_27_27_i_5_n_0
    SLICE_X3Y152         MUXF7 (Prop_muxf7_I1_O)      0.245     8.532 r  instr_deocde/ram_reg_0_63_27_27_i_2/O
                         net (fo=2, routed)           0.439     8.971    instr_deocde/ram_reg_0_63_27_27_i_2_n_0
    SLICE_X6Y152         LUT6 (Prop_lut6_I0_O)        0.298     9.269 r  instr_deocde/plusOp_carry__5_i_25/O
                         net (fo=15, routed)          1.301    10.570    instr_deocde/plusOp_carry__5_i_25_n_0
    SLICE_X10Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.694 r  instr_deocde/reg_file[7][3]_i_14/O
                         net (fo=3, routed)           1.104    11.798    instr_deocde/reg_file[7][3]_i_14_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.124    11.922 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790    12.712    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124    12.836 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475    13.311    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124    13.435 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000    13.435    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    13.647 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    14.597    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    15.193 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    15.970    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    16.094 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    17.575    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    17.699 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.699    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    17.946 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    17.946    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    18.044 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    19.909    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    20.228 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.015    21.243    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y156         LUT6 (Prop_lut6_I3_O)        0.124    21.367 r  instr_deocde/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.075    26.442    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    30.002 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    30.002    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.845ns  (logic 7.124ns (29.877%)  route 16.721ns (70.123%))
  Logic Levels:           17  (LUT5=3 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.894     5.497    fetch/clk_IBUF_BUFG
    SLICE_X0Y150         FDCE                                         r  fetch/pcq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.456     5.953 f  fetch/pcq_reg[6]/Q
                         net (fo=60, routed)          0.903     6.856    fetch/CONV_INTEGER[4]
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.124     6.980 r  fetch/pcq[19]_i_2/O
                         net (fo=131, routed)         1.183     8.163    instr_deocde/instruction[11]
    SLICE_X3Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.287 r  instr_deocde/ram_reg_0_63_27_27_i_5/O
                         net (fo=1, routed)           0.000     8.287    instr_deocde/ram_reg_0_63_27_27_i_5_n_0
    SLICE_X3Y152         MUXF7 (Prop_muxf7_I1_O)      0.245     8.532 r  instr_deocde/ram_reg_0_63_27_27_i_2/O
                         net (fo=2, routed)           0.439     8.971    instr_deocde/ram_reg_0_63_27_27_i_2_n_0
    SLICE_X6Y152         LUT6 (Prop_lut6_I0_O)        0.298     9.269 r  instr_deocde/plusOp_carry__5_i_25/O
                         net (fo=15, routed)          1.301    10.570    instr_deocde/plusOp_carry__5_i_25_n_0
    SLICE_X10Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.694 r  instr_deocde/reg_file[7][3]_i_14/O
                         net (fo=3, routed)           1.104    11.798    instr_deocde/reg_file[7][3]_i_14_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.124    11.922 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790    12.712    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124    12.836 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475    13.311    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124    13.435 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000    13.435    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    13.647 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    14.597    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    15.193 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    15.970    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    16.094 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    17.575    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    17.699 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.699    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    17.946 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    17.946    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    18.044 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    19.909    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    20.228 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.509    21.737    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y156         LUT6 (Prop_lut6_I4_O)        0.124    21.861 r  instr_deocde/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.944    25.804    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    29.342 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.342    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.813ns  (logic 7.164ns (30.084%)  route 16.649ns (69.916%))
  Logic Levels:           17  (LUT5=3 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.894     5.497    fetch/clk_IBUF_BUFG
    SLICE_X0Y150         FDCE                                         r  fetch/pcq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.456     5.953 f  fetch/pcq_reg[6]/Q
                         net (fo=60, routed)          0.903     6.856    fetch/CONV_INTEGER[4]
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.124     6.980 r  fetch/pcq[19]_i_2/O
                         net (fo=131, routed)         1.183     8.163    instr_deocde/instruction[11]
    SLICE_X3Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.287 r  instr_deocde/ram_reg_0_63_27_27_i_5/O
                         net (fo=1, routed)           0.000     8.287    instr_deocde/ram_reg_0_63_27_27_i_5_n_0
    SLICE_X3Y152         MUXF7 (Prop_muxf7_I1_O)      0.245     8.532 r  instr_deocde/ram_reg_0_63_27_27_i_2/O
                         net (fo=2, routed)           0.439     8.971    instr_deocde/ram_reg_0_63_27_27_i_2_n_0
    SLICE_X6Y152         LUT6 (Prop_lut6_I0_O)        0.298     9.269 r  instr_deocde/plusOp_carry__5_i_25/O
                         net (fo=15, routed)          1.301    10.570    instr_deocde/plusOp_carry__5_i_25_n_0
    SLICE_X10Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.694 r  instr_deocde/reg_file[7][3]_i_14/O
                         net (fo=3, routed)           1.104    11.798    instr_deocde/reg_file[7][3]_i_14_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.124    11.922 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790    12.712    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124    12.836 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475    13.311    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124    13.435 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000    13.435    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    13.647 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    14.597    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    15.193 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    15.970    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    16.094 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    17.575    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    17.699 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.699    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    17.946 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    17.946    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    18.044 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    19.909    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    20.228 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.298    21.526    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y156         LUT6 (Prop_lut6_I3_O)        0.124    21.650 r  instr_deocde/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.083    25.732    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    29.310 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.310    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.721ns  (logic 7.142ns (30.109%)  route 16.579ns (69.891%))
  Logic Levels:           17  (LUT5=3 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.894     5.497    fetch/clk_IBUF_BUFG
    SLICE_X0Y150         FDCE                                         r  fetch/pcq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.456     5.953 f  fetch/pcq_reg[6]/Q
                         net (fo=60, routed)          0.903     6.856    fetch/CONV_INTEGER[4]
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.124     6.980 r  fetch/pcq[19]_i_2/O
                         net (fo=131, routed)         1.183     8.163    instr_deocde/instruction[11]
    SLICE_X3Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.287 r  instr_deocde/ram_reg_0_63_27_27_i_5/O
                         net (fo=1, routed)           0.000     8.287    instr_deocde/ram_reg_0_63_27_27_i_5_n_0
    SLICE_X3Y152         MUXF7 (Prop_muxf7_I1_O)      0.245     8.532 r  instr_deocde/ram_reg_0_63_27_27_i_2/O
                         net (fo=2, routed)           0.439     8.971    instr_deocde/ram_reg_0_63_27_27_i_2_n_0
    SLICE_X6Y152         LUT6 (Prop_lut6_I0_O)        0.298     9.269 r  instr_deocde/plusOp_carry__5_i_25/O
                         net (fo=15, routed)          1.301    10.570    instr_deocde/plusOp_carry__5_i_25_n_0
    SLICE_X10Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.694 r  instr_deocde/reg_file[7][3]_i_14/O
                         net (fo=3, routed)           1.104    11.798    instr_deocde/reg_file[7][3]_i_14_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.124    11.922 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790    12.712    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124    12.836 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475    13.311    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124    13.435 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000    13.435    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    13.647 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    14.597    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    15.193 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    15.970    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    16.094 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    17.575    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    17.699 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.699    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    17.946 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    17.946    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    18.044 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    19.909    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    20.228 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.179    21.407    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y157         LUT6 (Prop_lut6_I3_O)        0.124    21.531 r  instr_deocde/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.132    25.663    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    29.218 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.218    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.640ns  (logic 7.120ns (30.120%)  route 16.520ns (69.880%))
  Logic Levels:           17  (LUT5=3 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.894     5.497    fetch/clk_IBUF_BUFG
    SLICE_X0Y150         FDCE                                         r  fetch/pcq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.456     5.953 f  fetch/pcq_reg[6]/Q
                         net (fo=60, routed)          0.903     6.856    fetch/CONV_INTEGER[4]
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.124     6.980 r  fetch/pcq[19]_i_2/O
                         net (fo=131, routed)         1.183     8.163    instr_deocde/instruction[11]
    SLICE_X3Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.287 r  instr_deocde/ram_reg_0_63_27_27_i_5/O
                         net (fo=1, routed)           0.000     8.287    instr_deocde/ram_reg_0_63_27_27_i_5_n_0
    SLICE_X3Y152         MUXF7 (Prop_muxf7_I1_O)      0.245     8.532 r  instr_deocde/ram_reg_0_63_27_27_i_2/O
                         net (fo=2, routed)           0.439     8.971    instr_deocde/ram_reg_0_63_27_27_i_2_n_0
    SLICE_X6Y152         LUT6 (Prop_lut6_I0_O)        0.298     9.269 r  instr_deocde/plusOp_carry__5_i_25/O
                         net (fo=15, routed)          1.301    10.570    instr_deocde/plusOp_carry__5_i_25_n_0
    SLICE_X10Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.694 r  instr_deocde/reg_file[7][3]_i_14/O
                         net (fo=3, routed)           1.104    11.798    instr_deocde/reg_file[7][3]_i_14_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.124    11.922 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790    12.712    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124    12.836 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475    13.311    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124    13.435 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000    13.435    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    13.647 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    14.597    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    15.193 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    15.970    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    16.094 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    17.575    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    17.699 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.699    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    17.946 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    17.946    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    18.044 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    19.909    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    20.228 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.012    21.240    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y156         LUT6 (Prop_lut6_I4_O)        0.124    21.364 r  instr_deocde/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.240    25.604    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    29.137 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.137    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.166ns  (logic 7.080ns (30.562%)  route 16.086ns (69.438%))
  Logic Levels:           17  (LUT5=3 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.894     5.497    fetch/clk_IBUF_BUFG
    SLICE_X0Y150         FDCE                                         r  fetch/pcq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.456     5.953 f  fetch/pcq_reg[6]/Q
                         net (fo=60, routed)          0.903     6.856    fetch/CONV_INTEGER[4]
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.124     6.980 r  fetch/pcq[19]_i_2/O
                         net (fo=131, routed)         1.183     8.163    instr_deocde/instruction[11]
    SLICE_X3Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.287 r  instr_deocde/ram_reg_0_63_27_27_i_5/O
                         net (fo=1, routed)           0.000     8.287    instr_deocde/ram_reg_0_63_27_27_i_5_n_0
    SLICE_X3Y152         MUXF7 (Prop_muxf7_I1_O)      0.245     8.532 r  instr_deocde/ram_reg_0_63_27_27_i_2/O
                         net (fo=2, routed)           0.439     8.971    instr_deocde/ram_reg_0_63_27_27_i_2_n_0
    SLICE_X6Y152         LUT6 (Prop_lut6_I0_O)        0.298     9.269 r  instr_deocde/plusOp_carry__5_i_25/O
                         net (fo=15, routed)          1.301    10.570    instr_deocde/plusOp_carry__5_i_25_n_0
    SLICE_X10Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.694 r  instr_deocde/reg_file[7][3]_i_14/O
                         net (fo=3, routed)           1.104    11.798    instr_deocde/reg_file[7][3]_i_14_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.124    11.922 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790    12.712    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124    12.836 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475    13.311    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124    13.435 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000    13.435    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    13.647 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    14.597    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    15.193 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    15.970    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    16.094 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    17.575    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    17.699 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.699    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    17.946 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    17.946    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    18.044 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    19.909    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    20.228 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.287    21.514    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y156         LUT6 (Prop_lut6_I5_O)        0.124    21.639 r  instr_deocde/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.531    25.169    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    28.662 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.662    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.332ns  (logic 7.137ns (31.960%)  route 15.195ns (68.040%))
  Logic Levels:           17  (LUT5=3 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.894     5.497    fetch/clk_IBUF_BUFG
    SLICE_X0Y150         FDCE                                         r  fetch/pcq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.456     5.953 f  fetch/pcq_reg[6]/Q
                         net (fo=60, routed)          0.903     6.856    fetch/CONV_INTEGER[4]
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.124     6.980 r  fetch/pcq[19]_i_2/O
                         net (fo=131, routed)         1.183     8.163    instr_deocde/instruction[11]
    SLICE_X3Y152         LUT6 (Prop_lut6_I2_O)        0.124     8.287 r  instr_deocde/ram_reg_0_63_27_27_i_5/O
                         net (fo=1, routed)           0.000     8.287    instr_deocde/ram_reg_0_63_27_27_i_5_n_0
    SLICE_X3Y152         MUXF7 (Prop_muxf7_I1_O)      0.245     8.532 r  instr_deocde/ram_reg_0_63_27_27_i_2/O
                         net (fo=2, routed)           0.439     8.971    instr_deocde/ram_reg_0_63_27_27_i_2_n_0
    SLICE_X6Y152         LUT6 (Prop_lut6_I0_O)        0.298     9.269 r  instr_deocde/plusOp_carry__5_i_25/O
                         net (fo=15, routed)          1.301    10.570    instr_deocde/plusOp_carry__5_i_25_n_0
    SLICE_X10Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.694 r  instr_deocde/reg_file[7][3]_i_14/O
                         net (fo=3, routed)           1.104    11.798    instr_deocde/reg_file[7][3]_i_14_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.124    11.922 r  instr_deocde/reg_file[7][3]_i_11/O
                         net (fo=2, routed)           0.790    12.712    instr_deocde/reg_file[7][3]_i_11_n_0
    SLICE_X13Y156        LUT5 (Prop_lut5_I2_O)        0.124    12.836 r  instr_deocde/reg_file[7][3]_i_7/O
                         net (fo=1, routed)           0.475    13.311    instr_deocde/executie/data0[3]
    SLICE_X9Y155         LUT6 (Prop_lut6_I5_O)        0.124    13.435 r  instr_deocde/reg_file[7][3]_i_3/O
                         net (fo=2, routed)           0.000    13.435    instr_deocde/reg_file[7][3]_i_3_n_0
    SLICE_X9Y155         MUXF7 (Prop_muxf7_I0_O)      0.212    13.647 r  instr_deocde/ram_reg_0_63_0_0_i_3/O
                         net (fo=34, routed)          0.950    14.597    memorie/ram_reg_0_63_10_10/A1
    SLICE_X8Y154         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.596    15.193 r  memorie/ram_reg_0_63_10_10/SP/O
                         net (fo=3, routed)           0.777    15.970    instr_deocde/do[10]
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.124    16.094 r  instr_deocde/reg_file[7][10]_i_1/O
                         net (fo=8, routed)           1.481    17.575    instr_deocde/wd[10]
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124    17.699 r  instr_deocde/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.699    instr_deocde/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X8Y138         MUXF7 (Prop_muxf7_I1_O)      0.247    17.946 r  instr_deocde/cat_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000    17.946    instr_deocde/digits[10]
    SLICE_X8Y138         MUXF8 (Prop_muxf8_I0_O)      0.098    18.044 r  instr_deocde/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.865    19.909    instr_deocde/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y160         LUT6 (Prop_lut6_I3_O)        0.319    20.228 r  instr_deocde/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.953    21.181    instr_deocde/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y157         LUT6 (Prop_lut6_I3_O)        0.124    21.305 r  instr_deocde/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.973    24.278    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    27.828 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.828    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.742ns  (logic 5.682ns (33.937%)  route 11.060ns (66.063%))
  Logic Levels:           10  (LUT5=2 LUT6=5 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.894     5.497    fetch/clk_IBUF_BUFG
    SLICE_X0Y150         FDCE                                         r  fetch/pcq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.456     5.953 f  fetch/pcq_reg[6]/Q
                         net (fo=60, routed)          0.903     6.856    fetch/CONV_INTEGER[4]
    SLICE_X3Y150         LUT5 (Prop_lut5_I0_O)        0.124     6.980 r  fetch/pcq[19]_i_2/O
                         net (fo=131, routed)         0.991     7.970    instr_deocde/instruction[11]
    SLICE_X3Y148         LUT6 (Prop_lut6_I2_O)        0.124     8.094 r  instr_deocde/ram_reg_0_63_3_3_i_5/O
                         net (fo=1, routed)           0.000     8.094    instr_deocde/ram_reg_0_63_3_3_i_5_n_0
    SLICE_X3Y148         MUXF7 (Prop_muxf7_I1_O)      0.245     8.339 r  instr_deocde/ram_reg_0_63_3_3_i_2/O
                         net (fo=2, routed)           0.814     9.153    instr_deocde/ram_reg_0_63_3_3_i_2_n_0
    SLICE_X6Y150         LUT6 (Prop_lut6_I0_O)        0.298     9.451 r  instr_deocde/plusOp_carry_i_25/O
                         net (fo=13, routed)          1.372    10.823    instr_deocde/plusOp_carry_i_25_n_0
    SLICE_X15Y146        LUT6 (Prop_lut6_I0_O)        0.124    10.947 r  instr_deocde/led_OBUF[4]_inst_i_12/O
                         net (fo=3, routed)           0.580    11.527    instr_deocde/led_OBUF[4]_inst_i_12_n_0
    SLICE_X13Y146        LUT5 (Prop_lut5_I0_O)        0.124    11.651 r  instr_deocde/led_OBUF[4]_inst_i_9/O
                         net (fo=1, routed)           1.350    13.001    instr_deocde/led_OBUF[4]_inst_i_9_n_0
    SLICE_X10Y159        LUT6 (Prop_lut6_I1_O)        0.124    13.125 r  instr_deocde/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.314    13.439    instr_deocde/executie/data5[31]
    SLICE_X8Y159         LUT6 (Prop_lut6_I2_O)        0.124    13.563 r  instr_deocde/led_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.000    13.563    instr_deocde/led_OBUF[4]_inst_i_4_n_0
    SLICE_X8Y159         MUXF7 (Prop_muxf7_I1_O)      0.214    13.777 r  instr_deocde/led_OBUF[4]_inst_i_1/O
                         net (fo=5, routed)           4.737    18.514    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.725    22.239 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.239    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.448ns  (logic 4.366ns (35.077%)  route 8.082ns (64.923%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.890     5.493    ssd_1/clk_IBUF_BUFG
    SLICE_X0Y161         FDRE                                         r  ssd_1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.456     5.949 f  ssd_1/cnt_reg[14]/Q
                         net (fo=24, routed)          2.991     8.939    ssd_1/sel0[0]
    SLICE_X0Y138         LUT3 (Prop_lut3_I1_O)        0.149     9.088 r  ssd_1/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.091    14.179    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    17.941 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.941    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.008ns  (logic 4.154ns (34.598%)  route 7.853ns (65.402%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.890     5.493    ssd_1/clk_IBUF_BUFG
    SLICE_X0Y161         FDRE                                         r  ssd_1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.456     5.949 r  ssd_1/cnt_reg[14]/Q
                         net (fo=24, routed)          2.728     8.676    ssd_1/sel0[0]
    SLICE_X0Y138         LUT3 (Prop_lut3_I1_O)        0.124     8.800 r  ssd_1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.126    13.926    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    17.500 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.500    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch/pcq_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/memtoreg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.091ns  (logic 0.209ns (19.149%)  route 0.882ns (80.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.598     1.517    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  fetch/pcq_reg[2]/Q
                         net (fo=61, routed)          0.882     2.564    fetch/CONV_INTEGER[0]
    SLICE_X4Y122         LUT5 (Prop_lut5_I2_O)        0.045     2.609 r  fetch/memtoreg_reg_i_1/O
                         net (fo=2, routed)           0.000     2.609    control/instruction[2]
    SLICE_X4Y122         LDCE                                         r  control/memtoreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/aluop_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.106ns  (logic 0.209ns (18.892%)  route 0.897ns (81.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.598     1.517    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.681 f  fetch/pcq_reg[2]/Q
                         net (fo=61, routed)          0.897     2.579    fetch/CONV_INTEGER[0]
    SLICE_X6Y121         LUT5 (Prop_lut5_I3_O)        0.045     2.624 r  fetch/aluop_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.624    control/led[12][1]
    SLICE_X6Y121         LDCE                                         r  control/aluop_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/regdst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.210ns  (logic 0.208ns (17.192%)  route 1.002ns (82.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.598     1.517    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  fetch/pcq_reg[2]/Q
                         net (fo=61, routed)          0.882     2.564    fetch/CONV_INTEGER[0]
    SLICE_X4Y122         LUT5 (Prop_lut5_I1_O)        0.044     2.608 r  fetch/regdst_reg_i_1/O
                         net (fo=1, routed)           0.119     2.727    control/led[10]
    SLICE_X4Y122         LDCE                                         r  control/regdst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/aluop_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.372ns  (logic 0.213ns (15.527%)  route 1.159ns (84.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.598     1.517    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  fetch/pcq_reg[4]/Q
                         net (fo=60, routed)          1.040     2.721    fetch/CONV_INTEGER[2]
    SLICE_X10Y121        LUT5 (Prop_lut5_I0_O)        0.049     2.770 r  fetch/aluop_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     2.889    control/led[12][0]
    SLICE_X10Y121        LDCE                                         r  control/aluop_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/alusrc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.490ns  (logic 0.209ns (14.027%)  route 1.281ns (85.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.598     1.517    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.681 f  fetch/pcq_reg[2]/Q
                         net (fo=61, routed)          1.111     2.792    fetch/CONV_INTEGER[0]
    SLICE_X10Y121        LUT5 (Prop_lut5_I1_O)        0.045     2.837 r  fetch/alusrc_reg[1]_i_1/O
                         net (fo=1, routed)           0.170     3.007    control/D[1]
    SLICE_X10Y121        LDCE                                         r  control/alusrc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/alusrc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.490ns  (logic 0.209ns (14.023%)  route 1.281ns (85.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.598     1.517    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  fetch/pcq_reg[2]/Q
                         net (fo=61, routed)          1.111     2.792    fetch/CONV_INTEGER[0]
    SLICE_X10Y121        LUT5 (Prop_lut5_I2_O)        0.045     2.837 r  fetch/alusrc_reg[0]_i_1/O
                         net (fo=1, routed)           0.171     3.008    control/D[0]
    SLICE_X10Y121        LDCE                                         r  control/alusrc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/branch_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.506ns  (logic 0.209ns (13.877%)  route 1.297ns (86.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.598     1.517    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  fetch/pcq_reg[4]/Q
                         net (fo=60, routed)          1.040     2.721    fetch/CONV_INTEGER[2]
    SLICE_X10Y121        LUT5 (Prop_lut5_I3_O)        0.045     2.766 r  fetch/branch_reg_i_1/O
                         net (fo=1, routed)           0.258     3.024    control/led[6]
    SLICE_X6Y121         LDCE                                         r  control/branch_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/extop_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 0.207ns (13.614%)  route 1.313ns (86.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.598     1.517    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  fetch/pcq_reg[2]/Q
                         net (fo=61, routed)          1.111     2.792    fetch/CONV_INTEGER[0]
    SLICE_X10Y121        LUT5 (Prop_lut5_I3_O)        0.043     2.835 r  fetch/extop_reg_i_1/O
                         net (fo=7, routed)           0.203     3.038    control/E[0]
    SLICE_X8Y121         LDCE                                         r  control/extop_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/pcq_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/bgez_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.553ns  (logic 0.207ns (13.327%)  route 1.346ns (86.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.598     1.517    fetch/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  fetch/pcq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.681 f  fetch/pcq_reg[2]/Q
                         net (fo=61, routed)          1.111     2.792    fetch/CONV_INTEGER[0]
    SLICE_X10Y121        LUT5 (Prop_lut5_I2_O)        0.043     2.835 r  fetch/bgez_reg_i_1/O
                         net (fo=1, routed)           0.235     3.071    control/led[5]
    SLICE_X10Y121        LDCE                                         r  control/bgez_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_1/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.437ns (53.179%)  route 1.265ns (46.821%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.677     1.597    ssd_1/clk_IBUF_BUFG
    SLICE_X0Y162         FDRE                                         r  ssd_1/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  ssd_1/cnt_reg[16]/Q
                         net (fo=19, routed)          0.362     2.100    instr_deocde/sel0[2]
    SLICE_X0Y157         LUT6 (Prop_lut6_I1_O)        0.045     2.145 r  instr_deocde/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.903     3.048    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.299 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.299    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1248 Endpoints
Min Delay          1248 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fetch/pcq_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.906ns  (logic 2.347ns (16.878%)  route 11.559ns (83.122%))
  Logic Levels:           11  (LDCE=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 f  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.338     7.226    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I0_O)        0.124     7.350 f  instr_deocde/reg_file[7][14]_i_13/O
                         net (fo=4, routed)           0.998     8.349    instr_deocde/reg_file[7][14]_i_13_n_0
    SLICE_X12Y153        LUT6 (Prop_lut6_I0_O)        0.124     8.473 f  instr_deocde/reg_file[7][8]_i_10/O
                         net (fo=2, routed)           0.771     9.243    instr_deocde/reg_file[7][8]_i_10_n_0
    SLICE_X13Y150        LUT5 (Prop_lut5_I2_O)        0.124     9.367 f  instr_deocde/reg_file[7][8]_i_7/O
                         net (fo=1, routed)           0.651    10.018    instr_deocde/executie/data0[8]
    SLICE_X12Y147        LUT6 (Prop_lut6_I5_O)        0.124    10.142 f  instr_deocde/reg_file[7][8]_i_3/O
                         net (fo=2, routed)           0.000    10.142    instr_deocde/reg_file[7][8]_i_3_n_0
    SLICE_X12Y147        MUXF7 (Prop_muxf7_I0_O)      0.209    10.351 f  instr_deocde/pcq_reg[31]_i_28/O
                         net (fo=2, routed)           0.812    11.163    instr_deocde/alures__0[8]
    SLICE_X15Y147        LUT4 (Prop_lut4_I1_O)        0.297    11.460 f  instr_deocde/pcq[31]_i_20/O
                         net (fo=1, routed)           0.287    11.748    instr_deocde/pcq[31]_i_20_n_0
    SLICE_X13Y147        LUT5 (Prop_lut5_I4_O)        0.124    11.872 r  instr_deocde/pcq[31]_i_7/O
                         net (fo=2, routed)           1.107    12.978    instr_deocde/pcq[31]_i_7_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.680    13.782    fetch/pcsrc
    SLICE_X0Y150         LUT5 (Prop_lut5_I3_O)        0.124    13.906 r  fetch/pcq[6]_i_1/O
                         net (fo=1, routed)           0.000    13.906    fetch/pcd[6]
    SLICE_X0Y150         FDCE                                         r  fetch/pcq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.765     5.187    fetch/clk_IBUF_BUFG
    SLICE_X0Y150         FDCE                                         r  fetch/pcq_reg[6]/C

Slack:                    inf
  Source:                 control/alusrc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            fetch/pcq_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.862ns  (logic 2.233ns (16.109%)  route 11.629ns (83.891%))
  Logic Levels:           10  (LDCE=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[0]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  control/alusrc_reg[0]/Q
                         net (fo=33, routed)          5.426     6.275    instr_deocde/led_OBUF[2]
    SLICE_X16Y153        LUT6 (Prop_lut6_I3_O)        0.124     6.399 r  instr_deocde/plusOp_carry_i_26/O
                         net (fo=14, routed)          1.273     7.672    instr_deocde/plusOp_carry_i_26_n_0
    SLICE_X14Y149        LUT5 (Prop_lut5_I0_O)        0.124     7.796 r  instr_deocde/reg_file[7][9]_i_9/O
                         net (fo=4, routed)           1.222     9.017    instr_deocde/reg_file[7][9]_i_9_n_0
    SLICE_X8Y152         LUT6 (Prop_lut6_I2_O)        0.124     9.141 r  instr_deocde/reg_file[7][7]_i_5/O
                         net (fo=1, routed)           0.672     9.814    instr_deocde/executie/data5[7]
    SLICE_X7Y155         LUT6 (Prop_lut6_I2_O)        0.124     9.938 r  instr_deocde/reg_file[7][7]_i_2/O
                         net (fo=2, routed)           0.000     9.938    instr_deocde/reg_file[7][7]_i_2_n_0
    SLICE_X7Y155         MUXF7 (Prop_muxf7_I1_O)      0.217    10.155 r  instr_deocde/ram_reg_0_63_0_0_i_7/O
                         net (fo=34, routed)          0.817    10.972    instr_deocde/alures[5]
    SLICE_X7Y153         LUT4 (Prop_lut4_I0_O)        0.299    11.271 f  instr_deocde/pcq[31]_i_21/O
                         net (fo=1, routed)           0.916    12.186    instr_deocde/pcq[31]_i_21_n_0
    SLICE_X7Y147         LUT5 (Prop_lut5_I0_O)        0.124    12.310 f  instr_deocde/pcq[31]_i_8/O
                         net (fo=2, routed)           0.726    13.036    instr_deocde/pcq[31]_i_8_n_0
    SLICE_X4Y144         LUT6 (Prop_lut6_I4_O)        0.124    13.160 r  instr_deocde/pcq[31]_i_4_comp/O
                         net (fo=1, routed)           0.578    13.738    fetch/pcsrc_repN_alias
    SLICE_X4Y145         LUT6 (Prop_lut6_I5_O)        0.124    13.862 r  fetch/pcq[16]_i_1_comp/O
                         net (fo=1, routed)           0.000    13.862    fetch/pcd[16]
    SLICE_X4Y145         FDCE                                         r  fetch/pcq_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.587     5.009    fetch/clk_IBUF_BUFG
    SLICE_X4Y145         FDCE                                         r  fetch/pcq_reg[16]/C

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fetch/pcq_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.862ns  (logic 2.347ns (16.931%)  route 11.515ns (83.069%))
  Logic Levels:           11  (LDCE=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 f  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.338     7.226    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I0_O)        0.124     7.350 f  instr_deocde/reg_file[7][14]_i_13/O
                         net (fo=4, routed)           0.998     8.349    instr_deocde/reg_file[7][14]_i_13_n_0
    SLICE_X12Y153        LUT6 (Prop_lut6_I0_O)        0.124     8.473 f  instr_deocde/reg_file[7][8]_i_10/O
                         net (fo=2, routed)           0.771     9.243    instr_deocde/reg_file[7][8]_i_10_n_0
    SLICE_X13Y150        LUT5 (Prop_lut5_I2_O)        0.124     9.367 f  instr_deocde/reg_file[7][8]_i_7/O
                         net (fo=1, routed)           0.651    10.018    instr_deocde/executie/data0[8]
    SLICE_X12Y147        LUT6 (Prop_lut6_I5_O)        0.124    10.142 f  instr_deocde/reg_file[7][8]_i_3/O
                         net (fo=2, routed)           0.000    10.142    instr_deocde/reg_file[7][8]_i_3_n_0
    SLICE_X12Y147        MUXF7 (Prop_muxf7_I0_O)      0.209    10.351 f  instr_deocde/pcq_reg[31]_i_28/O
                         net (fo=2, routed)           0.812    11.163    instr_deocde/alures__0[8]
    SLICE_X15Y147        LUT4 (Prop_lut4_I1_O)        0.297    11.460 f  instr_deocde/pcq[31]_i_20/O
                         net (fo=1, routed)           0.287    11.748    instr_deocde/pcq[31]_i_20_n_0
    SLICE_X13Y147        LUT5 (Prop_lut5_I4_O)        0.124    11.872 r  instr_deocde/pcq[31]_i_7/O
                         net (fo=2, routed)           1.107    12.978    instr_deocde/pcq[31]_i_7_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.636    13.738    fetch/pcsrc
    SLICE_X3Y147         LUT5 (Prop_lut5_I3_O)        0.124    13.862 r  fetch/pcq[11]_i_1/O
                         net (fo=1, routed)           0.000    13.862    fetch/pcd[11]
    SLICE_X3Y147         FDCE                                         r  fetch/pcq_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.590     5.012    fetch/clk_IBUF_BUFG
    SLICE_X3Y147         FDCE                                         r  fetch/pcq_reg[11]/C

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fetch/pcq_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.859ns  (logic 2.347ns (16.935%)  route 11.512ns (83.065%))
  Logic Levels:           11  (LDCE=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 f  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.338     7.226    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I0_O)        0.124     7.350 f  instr_deocde/reg_file[7][14]_i_13/O
                         net (fo=4, routed)           0.998     8.349    instr_deocde/reg_file[7][14]_i_13_n_0
    SLICE_X12Y153        LUT6 (Prop_lut6_I0_O)        0.124     8.473 f  instr_deocde/reg_file[7][8]_i_10/O
                         net (fo=2, routed)           0.771     9.243    instr_deocde/reg_file[7][8]_i_10_n_0
    SLICE_X13Y150        LUT5 (Prop_lut5_I2_O)        0.124     9.367 f  instr_deocde/reg_file[7][8]_i_7/O
                         net (fo=1, routed)           0.651    10.018    instr_deocde/executie/data0[8]
    SLICE_X12Y147        LUT6 (Prop_lut6_I5_O)        0.124    10.142 f  instr_deocde/reg_file[7][8]_i_3/O
                         net (fo=2, routed)           0.000    10.142    instr_deocde/reg_file[7][8]_i_3_n_0
    SLICE_X12Y147        MUXF7 (Prop_muxf7_I0_O)      0.209    10.351 f  instr_deocde/pcq_reg[31]_i_28/O
                         net (fo=2, routed)           0.812    11.163    instr_deocde/alures__0[8]
    SLICE_X15Y147        LUT4 (Prop_lut4_I1_O)        0.297    11.460 f  instr_deocde/pcq[31]_i_20/O
                         net (fo=1, routed)           0.287    11.748    instr_deocde/pcq[31]_i_20_n_0
    SLICE_X13Y147        LUT5 (Prop_lut5_I4_O)        0.124    11.872 r  instr_deocde/pcq[31]_i_7/O
                         net (fo=2, routed)           1.107    12.978    instr_deocde/pcq[31]_i_7_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.633    13.735    fetch/pcsrc
    SLICE_X3Y147         LUT5 (Prop_lut5_I3_O)        0.124    13.859 r  fetch/pcq[12]_i_1/O
                         net (fo=1, routed)           0.000    13.859    fetch/pcd[12]
    SLICE_X3Y147         FDCE                                         r  fetch/pcq_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.590     5.012    fetch/clk_IBUF_BUFG
    SLICE_X3Y147         FDCE                                         r  fetch/pcq_reg[12]/C

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fetch/pcq_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.819ns  (logic 2.347ns (16.983%)  route 11.472ns (83.017%))
  Logic Levels:           11  (LDCE=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 f  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.338     7.226    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I0_O)        0.124     7.350 f  instr_deocde/reg_file[7][14]_i_13/O
                         net (fo=4, routed)           0.998     8.349    instr_deocde/reg_file[7][14]_i_13_n_0
    SLICE_X12Y153        LUT6 (Prop_lut6_I0_O)        0.124     8.473 f  instr_deocde/reg_file[7][8]_i_10/O
                         net (fo=2, routed)           0.771     9.243    instr_deocde/reg_file[7][8]_i_10_n_0
    SLICE_X13Y150        LUT5 (Prop_lut5_I2_O)        0.124     9.367 f  instr_deocde/reg_file[7][8]_i_7/O
                         net (fo=1, routed)           0.651    10.018    instr_deocde/executie/data0[8]
    SLICE_X12Y147        LUT6 (Prop_lut6_I5_O)        0.124    10.142 f  instr_deocde/reg_file[7][8]_i_3/O
                         net (fo=2, routed)           0.000    10.142    instr_deocde/reg_file[7][8]_i_3_n_0
    SLICE_X12Y147        MUXF7 (Prop_muxf7_I0_O)      0.209    10.351 f  instr_deocde/pcq_reg[31]_i_28/O
                         net (fo=2, routed)           0.812    11.163    instr_deocde/alures__0[8]
    SLICE_X15Y147        LUT4 (Prop_lut4_I1_O)        0.297    11.460 f  instr_deocde/pcq[31]_i_20/O
                         net (fo=1, routed)           0.287    11.748    instr_deocde/pcq[31]_i_20_n_0
    SLICE_X13Y147        LUT5 (Prop_lut5_I4_O)        0.124    11.872 r  instr_deocde/pcq[31]_i_7/O
                         net (fo=2, routed)           1.107    12.978    instr_deocde/pcq[31]_i_7_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.593    13.695    fetch/pcsrc
    SLICE_X2Y146         LUT5 (Prop_lut5_I3_O)        0.124    13.819 r  fetch/pcq[25]_i_1/O
                         net (fo=1, routed)           0.000    13.819    fetch/pcd[25]
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589     5.011    fetch/clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[25]/C

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fetch/pcq_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.813ns  (logic 2.347ns (16.991%)  route 11.466ns (83.009%))
  Logic Levels:           11  (LDCE=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 f  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.338     7.226    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I0_O)        0.124     7.350 f  instr_deocde/reg_file[7][14]_i_13/O
                         net (fo=4, routed)           0.998     8.349    instr_deocde/reg_file[7][14]_i_13_n_0
    SLICE_X12Y153        LUT6 (Prop_lut6_I0_O)        0.124     8.473 f  instr_deocde/reg_file[7][8]_i_10/O
                         net (fo=2, routed)           0.771     9.243    instr_deocde/reg_file[7][8]_i_10_n_0
    SLICE_X13Y150        LUT5 (Prop_lut5_I2_O)        0.124     9.367 f  instr_deocde/reg_file[7][8]_i_7/O
                         net (fo=1, routed)           0.651    10.018    instr_deocde/executie/data0[8]
    SLICE_X12Y147        LUT6 (Prop_lut6_I5_O)        0.124    10.142 f  instr_deocde/reg_file[7][8]_i_3/O
                         net (fo=2, routed)           0.000    10.142    instr_deocde/reg_file[7][8]_i_3_n_0
    SLICE_X12Y147        MUXF7 (Prop_muxf7_I0_O)      0.209    10.351 f  instr_deocde/pcq_reg[31]_i_28/O
                         net (fo=2, routed)           0.812    11.163    instr_deocde/alures__0[8]
    SLICE_X15Y147        LUT4 (Prop_lut4_I1_O)        0.297    11.460 f  instr_deocde/pcq[31]_i_20/O
                         net (fo=1, routed)           0.287    11.748    instr_deocde/pcq[31]_i_20_n_0
    SLICE_X13Y147        LUT5 (Prop_lut5_I4_O)        0.124    11.872 r  instr_deocde/pcq[31]_i_7/O
                         net (fo=2, routed)           1.107    12.978    instr_deocde/pcq[31]_i_7_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.587    13.689    fetch/pcsrc
    SLICE_X2Y146         LUT5 (Prop_lut5_I3_O)        0.124    13.813 r  fetch/pcq[21]_i_1/O
                         net (fo=1, routed)           0.000    13.813    fetch/pcd[21]
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589     5.011    fetch/clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[21]/C

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fetch/pcq_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.810ns  (logic 2.347ns (16.995%)  route 11.463ns (83.005%))
  Logic Levels:           11  (LDCE=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 f  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.338     7.226    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I0_O)        0.124     7.350 f  instr_deocde/reg_file[7][14]_i_13/O
                         net (fo=4, routed)           0.998     8.349    instr_deocde/reg_file[7][14]_i_13_n_0
    SLICE_X12Y153        LUT6 (Prop_lut6_I0_O)        0.124     8.473 f  instr_deocde/reg_file[7][8]_i_10/O
                         net (fo=2, routed)           0.771     9.243    instr_deocde/reg_file[7][8]_i_10_n_0
    SLICE_X13Y150        LUT5 (Prop_lut5_I2_O)        0.124     9.367 f  instr_deocde/reg_file[7][8]_i_7/O
                         net (fo=1, routed)           0.651    10.018    instr_deocde/executie/data0[8]
    SLICE_X12Y147        LUT6 (Prop_lut6_I5_O)        0.124    10.142 f  instr_deocde/reg_file[7][8]_i_3/O
                         net (fo=2, routed)           0.000    10.142    instr_deocde/reg_file[7][8]_i_3_n_0
    SLICE_X12Y147        MUXF7 (Prop_muxf7_I0_O)      0.209    10.351 f  instr_deocde/pcq_reg[31]_i_28/O
                         net (fo=2, routed)           0.812    11.163    instr_deocde/alures__0[8]
    SLICE_X15Y147        LUT4 (Prop_lut4_I1_O)        0.297    11.460 f  instr_deocde/pcq[31]_i_20/O
                         net (fo=1, routed)           0.287    11.748    instr_deocde/pcq[31]_i_20_n_0
    SLICE_X13Y147        LUT5 (Prop_lut5_I4_O)        0.124    11.872 r  instr_deocde/pcq[31]_i_7/O
                         net (fo=2, routed)           1.107    12.978    instr_deocde/pcq[31]_i_7_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.584    13.686    fetch/pcsrc
    SLICE_X2Y146         LUT5 (Prop_lut5_I3_O)        0.124    13.810 r  fetch/pcq[10]_i_1/O
                         net (fo=1, routed)           0.000    13.810    fetch/pcd[10]
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589     5.011    fetch/clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[10]/C

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fetch/pcq_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.809ns  (logic 2.347ns (16.996%)  route 11.462ns (83.004%))
  Logic Levels:           11  (LDCE=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 f  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.338     7.226    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I0_O)        0.124     7.350 f  instr_deocde/reg_file[7][14]_i_13/O
                         net (fo=4, routed)           0.998     8.349    instr_deocde/reg_file[7][14]_i_13_n_0
    SLICE_X12Y153        LUT6 (Prop_lut6_I0_O)        0.124     8.473 f  instr_deocde/reg_file[7][8]_i_10/O
                         net (fo=2, routed)           0.771     9.243    instr_deocde/reg_file[7][8]_i_10_n_0
    SLICE_X13Y150        LUT5 (Prop_lut5_I2_O)        0.124     9.367 f  instr_deocde/reg_file[7][8]_i_7/O
                         net (fo=1, routed)           0.651    10.018    instr_deocde/executie/data0[8]
    SLICE_X12Y147        LUT6 (Prop_lut6_I5_O)        0.124    10.142 f  instr_deocde/reg_file[7][8]_i_3/O
                         net (fo=2, routed)           0.000    10.142    instr_deocde/reg_file[7][8]_i_3_n_0
    SLICE_X12Y147        MUXF7 (Prop_muxf7_I0_O)      0.209    10.351 f  instr_deocde/pcq_reg[31]_i_28/O
                         net (fo=2, routed)           0.812    11.163    instr_deocde/alures__0[8]
    SLICE_X15Y147        LUT4 (Prop_lut4_I1_O)        0.297    11.460 f  instr_deocde/pcq[31]_i_20/O
                         net (fo=1, routed)           0.287    11.748    instr_deocde/pcq[31]_i_20_n_0
    SLICE_X13Y147        LUT5 (Prop_lut5_I4_O)        0.124    11.872 r  instr_deocde/pcq[31]_i_7/O
                         net (fo=2, routed)           1.107    12.978    instr_deocde/pcq[31]_i_7_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.583    13.685    fetch/pcsrc
    SLICE_X2Y146         LUT5 (Prop_lut5_I3_O)        0.124    13.809 r  fetch/pcq[18]_i_1/O
                         net (fo=1, routed)           0.000    13.809    fetch/pcd[18]
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589     5.011    fetch/clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  fetch/pcq_reg[18]/C

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fetch/pcq_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.802ns  (logic 2.347ns (17.004%)  route 11.455ns (82.996%))
  Logic Levels:           11  (LDCE=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 f  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.338     7.226    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I0_O)        0.124     7.350 f  instr_deocde/reg_file[7][14]_i_13/O
                         net (fo=4, routed)           0.998     8.349    instr_deocde/reg_file[7][14]_i_13_n_0
    SLICE_X12Y153        LUT6 (Prop_lut6_I0_O)        0.124     8.473 f  instr_deocde/reg_file[7][8]_i_10/O
                         net (fo=2, routed)           0.771     9.243    instr_deocde/reg_file[7][8]_i_10_n_0
    SLICE_X13Y150        LUT5 (Prop_lut5_I2_O)        0.124     9.367 f  instr_deocde/reg_file[7][8]_i_7/O
                         net (fo=1, routed)           0.651    10.018    instr_deocde/executie/data0[8]
    SLICE_X12Y147        LUT6 (Prop_lut6_I5_O)        0.124    10.142 f  instr_deocde/reg_file[7][8]_i_3/O
                         net (fo=2, routed)           0.000    10.142    instr_deocde/reg_file[7][8]_i_3_n_0
    SLICE_X12Y147        MUXF7 (Prop_muxf7_I0_O)      0.209    10.351 f  instr_deocde/pcq_reg[31]_i_28/O
                         net (fo=2, routed)           0.812    11.163    instr_deocde/alures__0[8]
    SLICE_X15Y147        LUT4 (Prop_lut4_I1_O)        0.297    11.460 f  instr_deocde/pcq[31]_i_20/O
                         net (fo=1, routed)           0.287    11.748    instr_deocde/pcq[31]_i_20_n_0
    SLICE_X13Y147        LUT5 (Prop_lut5_I4_O)        0.124    11.872 r  instr_deocde/pcq[31]_i_7/O
                         net (fo=2, routed)           1.107    12.978    instr_deocde/pcq[31]_i_7_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.576    13.678    fetch/pcsrc
    SLICE_X3Y146         LUT5 (Prop_lut5_I3_O)        0.124    13.802 r  fetch/pcq[7]_i_1/O
                         net (fo=1, routed)           0.000    13.802    fetch/pcd[7]
    SLICE_X3Y146         FDCE                                         r  fetch/pcq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589     5.011    fetch/clk_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  fetch/pcq_reg[7]/C

Slack:                    inf
  Source:                 control/alusrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fetch/pcq_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.797ns  (logic 2.347ns (17.011%)  route 11.450ns (82.989%))
  Logic Levels:           11  (LDCE=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        LDCE                         0.000     0.000 r  control/alusrc_reg[1]/G
    SLICE_X10Y121        LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  control/alusrc_reg[1]/Q
                         net (fo=33, routed)          4.916     5.765    instr_deocde/led_OBUF[3]
    SLICE_X8Y148         LUT6 (Prop_lut6_I5_O)        0.124     5.889 f  instr_deocde/plusOp_carry__6_i_21/O
                         net (fo=74, routed)          1.338     7.226    instr_deocde/plusOp_carry__6_i_21_n_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I0_O)        0.124     7.350 f  instr_deocde/reg_file[7][14]_i_13/O
                         net (fo=4, routed)           0.998     8.349    instr_deocde/reg_file[7][14]_i_13_n_0
    SLICE_X12Y153        LUT6 (Prop_lut6_I0_O)        0.124     8.473 f  instr_deocde/reg_file[7][8]_i_10/O
                         net (fo=2, routed)           0.771     9.243    instr_deocde/reg_file[7][8]_i_10_n_0
    SLICE_X13Y150        LUT5 (Prop_lut5_I2_O)        0.124     9.367 f  instr_deocde/reg_file[7][8]_i_7/O
                         net (fo=1, routed)           0.651    10.018    instr_deocde/executie/data0[8]
    SLICE_X12Y147        LUT6 (Prop_lut6_I5_O)        0.124    10.142 f  instr_deocde/reg_file[7][8]_i_3/O
                         net (fo=2, routed)           0.000    10.142    instr_deocde/reg_file[7][8]_i_3_n_0
    SLICE_X12Y147        MUXF7 (Prop_muxf7_I0_O)      0.209    10.351 f  instr_deocde/pcq_reg[31]_i_28/O
                         net (fo=2, routed)           0.812    11.163    instr_deocde/alures__0[8]
    SLICE_X15Y147        LUT4 (Prop_lut4_I1_O)        0.297    11.460 f  instr_deocde/pcq[31]_i_20/O
                         net (fo=1, routed)           0.287    11.748    instr_deocde/pcq[31]_i_20_n_0
    SLICE_X13Y147        LUT5 (Prop_lut5_I4_O)        0.124    11.872 r  instr_deocde/pcq[31]_i_7/O
                         net (fo=2, routed)           1.107    12.978    instr_deocde/pcq[31]_i_7_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I3_O)        0.124    13.102 r  instr_deocde/pcq[31]_i_4_comp_1/O
                         net (fo=29, routed)          0.571    13.673    fetch/pcsrc
    SLICE_X3Y146         LUT5 (Prop_lut5_I3_O)        0.124    13.797 r  fetch/pcq[26]_i_1/O
                         net (fo=1, routed)           0.000    13.797    fetch/pcd[26]
    SLICE_X3Y146         FDCE                                         r  fetch/pcq_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         1.589     5.011    fetch/clk_IBUF_BUFG
    SLICE_X3Y146         FDCE                                         r  fetch/pcq_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            mpg_2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.254ns (24.335%)  route 0.788ns (75.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.788     1.042    mpg_2/btn_IBUF[0]
    SLICE_X8Y110         FDRE                                         r  mpg_2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.838     2.003    mpg_2/clk_IBUF_BUFG
    SLICE_X8Y110         FDRE                                         r  mpg_2/Q1_reg/C

Slack:                    inf
  Source:                 control/memtoreg_reg/G
                            (positive level-sensitive latch)
  Destination:            instr_deocde/reg_file_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.269ns (24.031%)  route 0.850ns (75.969%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  control/memtoreg_reg/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  control/memtoreg_reg/Q
                         net (fo=45, routed)          0.850     1.074    instr_deocde/led_OBUF[0]
    SLICE_X11Y144        LUT5 (Prop_lut5_I4_O)        0.045     1.119 r  instr_deocde/reg_file[7][0]_i_1/O
                         net (fo=17, routed)          0.000     1.119    instr_deocde/wd[0]
    SLICE_X11Y144        FDRE                                         r  instr_deocde/reg_file_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.840     2.005    instr_deocde/clk_IBUF_BUFG
    SLICE_X11Y144        FDRE                                         r  instr_deocde/reg_file_reg[3][0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mpg_1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.244ns (20.899%)  route 0.925ns (79.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.925     1.170    mpg_1/btn_IBUF[0]
    SLICE_X8Y110         FDRE                                         r  mpg_1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.838     2.003    mpg_1/clk_IBUF_BUFG
    SLICE_X8Y110         FDRE                                         r  mpg_1/Q1_reg/C

Slack:                    inf
  Source:                 control/memtoreg_reg/G
                            (positive level-sensitive latch)
  Destination:            instr_deocde/reg_file_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.269ns (21.433%)  route 0.986ns (78.567%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  control/memtoreg_reg/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  control/memtoreg_reg/Q
                         net (fo=45, routed)          0.773     0.997    instr_deocde/led_OBUF[0]
    SLICE_X9Y149         LUT5 (Prop_lut5_I4_O)        0.045     1.042 r  instr_deocde/reg_file[7][5]_i_1/O
                         net (fo=17, routed)          0.214     1.255    instr_deocde/wd[5]
    SLICE_X8Y149         FDRE                                         r  instr_deocde/reg_file_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.841     2.006    instr_deocde/clk_IBUF_BUFG
    SLICE_X8Y149         FDRE                                         r  instr_deocde/reg_file_reg[3][5]/C

Slack:                    inf
  Source:                 control/branch_reg/G
                            (positive level-sensitive latch)
  Destination:            fetch/pcq_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.263ns  (logic 0.341ns (27.007%)  route 0.922ns (72.993%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         LDCE                         0.000     0.000 r  control/branch_reg/G
    SLICE_X6Y121         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 f  control/branch_reg/Q
                         net (fo=3, routed)           0.724     0.975    instr_deocde/led_OBUF[1]
    SLICE_X4Y144         LUT6 (Prop_lut6_I0_O)        0.045     1.020 r  instr_deocde/pcq[31]_i_4_comp/O
                         net (fo=1, routed)           0.197     1.218    fetch/pcsrc_repN_alias
    SLICE_X4Y145         LUT6 (Prop_lut6_I5_O)        0.045     1.263 r  fetch/pcq[16]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.263    fetch/pcd[16]
    SLICE_X4Y145         FDCE                                         r  fetch/pcq_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.867     2.033    fetch/clk_IBUF_BUFG
    SLICE_X4Y145         FDCE                                         r  fetch/pcq_reg[16]/C

Slack:                    inf
  Source:                 control/memtoreg_reg/G
                            (positive level-sensitive latch)
  Destination:            instr_deocde/reg_file_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.269ns (21.164%)  route 1.002ns (78.836%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  control/memtoreg_reg/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  control/memtoreg_reg/Q
                         net (fo=45, routed)          0.850     1.074    instr_deocde/led_OBUF[0]
    SLICE_X11Y144        LUT5 (Prop_lut5_I4_O)        0.045     1.119 r  instr_deocde/reg_file[7][0]_i_1/O
                         net (fo=17, routed)          0.152     1.271    instr_deocde/wd[0]
    SLICE_X10Y144        FDRE                                         r  instr_deocde/reg_file_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.840     2.005    instr_deocde/clk_IBUF_BUFG
    SLICE_X10Y144        FDRE                                         r  instr_deocde/reg_file_reg[0][0]/C

Slack:                    inf
  Source:                 control/memtoreg_reg/G
                            (positive level-sensitive latch)
  Destination:            instr_deocde/reg_file_reg[8][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.269ns (20.420%)  route 1.048ns (79.580%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  control/memtoreg_reg/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  control/memtoreg_reg/Q
                         net (fo=45, routed)          0.773     0.997    instr_deocde/led_OBUF[0]
    SLICE_X9Y149         LUT5 (Prop_lut5_I4_O)        0.045     1.042 r  instr_deocde/reg_file[7][5]_i_1/O
                         net (fo=17, routed)          0.276     1.317    instr_deocde/wd[5]
    SLICE_X8Y145         FDRE                                         r  instr_deocde/reg_file_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.840     2.005    instr_deocde/clk_IBUF_BUFG
    SLICE_X8Y145         FDRE                                         r  instr_deocde/reg_file_reg[8][5]/C

Slack:                    inf
  Source:                 control/memtoreg_reg/G
                            (positive level-sensitive latch)
  Destination:            instr_deocde/reg_file_reg[10][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.269ns (20.353%)  route 1.053ns (79.647%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  control/memtoreg_reg/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  control/memtoreg_reg/Q
                         net (fo=45, routed)          0.773     0.997    instr_deocde/led_OBUF[0]
    SLICE_X9Y149         LUT5 (Prop_lut5_I4_O)        0.045     1.042 r  instr_deocde/reg_file[7][5]_i_1/O
                         net (fo=17, routed)          0.280     1.322    instr_deocde/wd[5]
    SLICE_X8Y151         FDRE                                         r  instr_deocde/reg_file_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.927     2.092    instr_deocde/clk_IBUF_BUFG
    SLICE_X8Y151         FDRE                                         r  instr_deocde/reg_file_reg[10][5]/C

Slack:                    inf
  Source:                 control/memtoreg_reg/G
                            (positive level-sensitive latch)
  Destination:            instr_deocde/reg_file_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.269ns (20.318%)  route 1.055ns (79.682%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  control/memtoreg_reg/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  control/memtoreg_reg/Q
                         net (fo=45, routed)          0.850     1.074    instr_deocde/led_OBUF[0]
    SLICE_X11Y144        LUT5 (Prop_lut5_I4_O)        0.045     1.119 r  instr_deocde/reg_file[7][0]_i_1/O
                         net (fo=17, routed)          0.205     1.324    instr_deocde/wd[0]
    SLICE_X11Y143        FDRE                                         r  instr_deocde/reg_file_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.840     2.005    instr_deocde/clk_IBUF_BUFG
    SLICE_X11Y143        FDRE                                         r  instr_deocde/reg_file_reg[12][0]/C

Slack:                    inf
  Source:                 control/memtoreg_reg/G
                            (positive level-sensitive latch)
  Destination:            instr_deocde/reg_file_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.269ns (20.219%)  route 1.061ns (79.781%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  control/memtoreg_reg/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  control/memtoreg_reg/Q
                         net (fo=45, routed)          0.850     1.074    instr_deocde/led_OBUF[0]
    SLICE_X11Y144        LUT5 (Prop_lut5_I4_O)        0.045     1.119 r  instr_deocde/reg_file[7][0]_i_1/O
                         net (fo=17, routed)          0.211     1.330    instr_deocde/wd[0]
    SLICE_X9Y144         FDRE                                         r  instr_deocde/reg_file_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=615, routed)         0.840     2.005    instr_deocde/clk_IBUF_BUFG
    SLICE_X9Y144         FDRE                                         r  instr_deocde/reg_file_reg[4][0]/C





